Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr  5 00:42:17 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.650        0.000                      0                 1575        0.083        0.000                      0                 1575       54.305        0.000                       0                   583  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.650        0.000                      0                 1571        0.083        0.000                      0                 1571       54.305        0.000                       0                   583  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.463        0.000                      0                    4        0.902        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.650ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.588ns  (logic 60.392ns (58.868%)  route 42.197ns (41.132%))
  Logic Levels:           325  (CARRY4=288 LUT2=1 LUT3=27 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.564     5.148    sm/clk
    SLICE_X31Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         1.735     7.339    sm/D_states_q[3]
    SLICE_X36Y1          LUT5 (Prop_lut5_I3_O)        0.152     7.491 f  sm/ram_reg_i_175/O
                         net (fo=2, routed)           0.958     8.449    sm/ram_reg_i_175_n_0
    SLICE_X41Y4          LUT6 (Prop_lut6_I3_O)        0.332     8.781 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.461     9.242    sm/ram_reg_i_148_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.366 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.040    10.406    L_reg/M_sm_ra1[0]
    SLICE_X47Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.530 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.186    11.716    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.124    11.840 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.593    12.432    sm/M_alum_a[31]
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.124    12.556 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.556    alum/S[0]
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.069 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.069    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.186 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.186    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.303 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.303    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.420 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.420    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.537 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.537    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.654 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.654    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.771 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.771    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.888 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.888    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.142 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.025    15.167    alum/temp_out0[31]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.367    15.534 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.534    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.084 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.084    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.198 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.198    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.312 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.312    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.426 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.426    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.540 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.540    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.654 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.654    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.768 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.882 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.882    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.039 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.950    17.989    alum/temp_out0[30]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    18.318 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.318    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.868 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.868    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.982 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.982    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.096 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.096    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.210 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.210    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.324 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.324    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.438 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.438    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.552    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.666 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.666    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.823 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.163    20.986    alum/temp_out0[29]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    21.315 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.315    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.848 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.848    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.965 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.965    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.082 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.082    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.199 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.199    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.316 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.316    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.433 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.433    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.550 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.550    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.667 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.667    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.824 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.907    23.731    alum/temp_out0[28]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.519 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.519    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.633    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.747 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.747    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.861 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.861    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.975 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.975    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.089 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.098    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.212 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.212    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.326 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.326    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.483 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.980    26.463    alum/temp_out0[27]
    SLICE_X52Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.263 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.263    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.380 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.380    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.497 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.497    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.614 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.614    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.731 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.740    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.857 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.857    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.974 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.974    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.091 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.091    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.248 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.017    29.265    alum/temp_out0[26]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    30.068 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.068    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.185 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.185    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.302 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.009    30.311    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.428 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.428    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.545 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.545    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.662 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.662    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.779 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.779    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.896 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.896    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.053 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.293    32.346    alum/temp_out0[25]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.332    32.678 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.678    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.228 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.228    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.342 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.342    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.456 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.456    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.570 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.579    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.693 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.693    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.807 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.807    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.921 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.921    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.035 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.035    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.192 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.029    35.220    alum/temp_out0[24]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.549 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.549    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.099 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.099    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.213 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.213    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.327 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.327    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.441 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.450    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.564 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.564    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.678 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.678    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.792 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.792    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.906 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.906    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.063 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.068    38.131    alum/temp_out0[23]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.329    38.460 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.460    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.010 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.010    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.124 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.124    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.238 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    39.247    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.361 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.361    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.475 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.475    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.589 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.589    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.703 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.703    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.817 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.817    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.974 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.339    41.313    alum/temp_out0[22]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.642 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.642    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.192 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.192    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.306 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.306    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.420 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.429    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.543 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.543    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.657 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.657    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.771 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.771    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.885 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.885    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.999 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.999    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.156 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.934    44.090    alum/temp_out0[21]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.419 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.419    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.969 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.969    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.083 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.083    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.197 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    45.206    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.320 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.320    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.434 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.434    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.548 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.548    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.662 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.662    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.776 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.776    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.933 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.121    47.054    alum/temp_out0[20]
    SLICE_X46Y21         LUT3 (Prop_lut3_I0_O)        0.329    47.383 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.383    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.916 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.916    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.033 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.033    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.150 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.150    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.267 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.276    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.393 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.393    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.510 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.510    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.627 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.627    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.744 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.744    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.901 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.085    49.986    alum/temp_out0[19]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.332    50.318 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.318    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.719 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.719    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.833 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.833    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.947 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.947    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.061 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    51.070    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.184 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.184    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.298 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.298    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.412 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.412    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.526 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.526    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.683 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.902    52.586    alum/temp_out0[18]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.915 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.915    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.465 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.465    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.579 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.579    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.693 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.702    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.816 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.816    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.930 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.930    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.044 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.044    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.158 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.158    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.272 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.272    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.429 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.028    55.457    alum/temp_out0[17]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.786 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.786    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.319 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.319    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.436 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.436    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.553 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.562    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.679 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.679    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.796 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.796    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.913 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.913    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.030 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.030    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.147 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.147    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.304 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.179    58.482    alum/temp_out0[16]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    58.814 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.814    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.364 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.364    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.478 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.478    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.592 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.592    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.706 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.706    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.820 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.820    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.934 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.943    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.057 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.057    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.171 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.171    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.328 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.998    61.326    alum/temp_out0[15]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    61.655 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.655    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.205 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.205    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.319 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.319    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.433 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.433    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.547 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.547    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.661 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.661    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.775 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.775    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.889 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    62.898    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.012 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.012    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.169 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.996    64.165    alum/temp_out0[14]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.494 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.494    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.044 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.044    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.158 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.158    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.272 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.272    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.386 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.386    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.500 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.614 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.614    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.728 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.728    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.842 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.851    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.008 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.003    67.010    alum/temp_out0[13]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.339 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.339    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.872 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.872    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.989 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.989    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.106 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.106    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.223 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.223    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.340 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.340    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.457 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.457    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.574 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.574    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.691 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.691    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.848 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.088    69.937    alum/temp_out0[12]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.332    70.269 r  alum/D_registers_q[7][11]_i_61/O
                         net (fo=1, routed)           0.000    70.269    alum/D_registers_q[7][11]_i_61_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    70.667 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.667    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.781 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.781    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.895 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.895    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.009 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.009    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.123 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.123    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.237 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.237    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.351 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.351    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.465 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.465    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.622 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.002    72.624    alum/temp_out0[11]
    SLICE_X34Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.424 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.424    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.541 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.541    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.658 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.658    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.775 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.775    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.892 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.892    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.009 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.009    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.126 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.126    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.243 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.243    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.400 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.879    75.279    alum/temp_out0[10]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.332    75.611 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.611    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.161 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.161    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.275 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.275    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.389 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.389    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.503 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.503    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.617 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.617    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.731 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.731    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.845 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.845    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.959 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.959    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.116 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.914    78.030    alum/temp_out0[9]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    78.359 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.359    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.892 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.892    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.009 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.009    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.126 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.126    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.243 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.243    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.360 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.360    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.477 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.477    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.594 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.594    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.711 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.711    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.868 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.057    80.925    alum/temp_out0[8]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.332    81.257 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.257    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.790 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.790    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.907 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.907    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.024 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.024    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.141 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.141    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.258 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.258    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.375 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.375    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.492 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.492    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.609 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.609    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.766 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.968    83.734    alum/temp_out0[7]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    84.066 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.066    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.616 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.616    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.730 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.730    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.844 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.844    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.958 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.958    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.072 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.072    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.186 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.186    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.300 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.300    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.414 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.414    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.571 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.990    86.561    alum/temp_out0[6]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.329    86.890 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.890    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.440 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.440    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.554 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.554    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.668 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.668    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.782 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.782    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.896 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.896    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.010 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.010    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.124 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.124    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.238 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.238    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.395 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.952    89.347    alum/temp_out0[5]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.676 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.676    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.226 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.226    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.340 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.340    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.454 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.454    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.568 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.568    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.682 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.682    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.796 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.796    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.910 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.910    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.024 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.024    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.181 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.957    92.138    alum/temp_out0[4]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.467 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.467    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.000 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.000    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.117 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.117    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.234 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.234    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.351 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.351    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.468 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.468    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.585 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.585    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.702 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.702    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.819 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.819    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.976 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.105    95.081    alum/temp_out0[3]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    95.869 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.869    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.983 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.983    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.097 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.097    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.211 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.211    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.325 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.325    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.439 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.439    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.553 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.553    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.667 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.667    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.824 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.948    97.772    alum/temp_out0[2]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.101 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.101    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.651 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.651    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.765 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.765    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.879 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.879    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.993 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.993    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.107 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.107    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.221 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.221    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.335 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.335    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.449 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.449    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.606 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.831   100.437    alum/temp_out0[1]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329   100.766 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.766    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.316 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.316    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.430 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.430    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.544 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.544    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.658 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.658    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.772 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.772    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.886 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.886    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.000 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.000    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.114 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.114    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.271 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.451   102.722    sm/temp_out0[0]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.329   103.051 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   103.658    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.124   103.782 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.304   104.086    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124   104.210 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.258   105.468    sm/M_alum_out[0]
    SLICE_X44Y8          LUT5 (Prop_lut5_I4_O)        0.152   105.620 r  sm/ram_reg_i_44/O
                         net (fo=2, routed)           1.027   106.647    sm/brams/override_address[0]
    SLICE_X48Y8          LUT4 (Prop_lut4_I2_O)        0.354   107.001 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.736   107.737    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y3          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.387    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.387    
                         arrival time                        -107.737    
  -------------------------------------------------------------------
                         slack                                  7.650    

Slack (MET) :             8.037ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.409ns  (logic 60.364ns (58.944%)  route 42.045ns (41.056%))
  Logic Levels:           325  (CARRY4=288 LUT2=1 LUT3=27 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.564     5.148    sm/clk
    SLICE_X31Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         1.735     7.339    sm/D_states_q[3]
    SLICE_X36Y1          LUT5 (Prop_lut5_I3_O)        0.152     7.491 f  sm/ram_reg_i_175/O
                         net (fo=2, routed)           0.958     8.449    sm/ram_reg_i_175_n_0
    SLICE_X41Y4          LUT6 (Prop_lut6_I3_O)        0.332     8.781 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.461     9.242    sm/ram_reg_i_148_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.366 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.040    10.406    L_reg/M_sm_ra1[0]
    SLICE_X47Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.530 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.186    11.716    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.124    11.840 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.593    12.432    sm/M_alum_a[31]
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.124    12.556 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.556    alum/S[0]
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.069 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.069    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.186 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.186    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.303 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.303    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.420 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.420    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.537 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.537    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.654 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.654    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.771 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.771    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.888 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.888    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.142 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.025    15.167    alum/temp_out0[31]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.367    15.534 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.534    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.084 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.084    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.198 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.198    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.312 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.312    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.426 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.426    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.540 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.540    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.654 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.654    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.768 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.882 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.882    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.039 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.950    17.989    alum/temp_out0[30]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    18.318 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.318    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.868 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.868    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.982 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.982    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.096 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.096    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.210 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.210    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.324 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.324    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.438 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.438    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.552    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.666 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.666    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.823 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.163    20.986    alum/temp_out0[29]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    21.315 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.315    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.848 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.848    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.965 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.965    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.082 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.082    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.199 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.199    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.316 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.316    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.433 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.433    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.550 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.550    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.667 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.667    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.824 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.907    23.731    alum/temp_out0[28]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.519 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.519    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.633    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.747 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.747    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.861 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.861    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.975 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.975    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.089 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.098    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.212 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.212    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.326 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.326    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.483 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.980    26.463    alum/temp_out0[27]
    SLICE_X52Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.263 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.263    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.380 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.380    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.497 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.497    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.614 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.614    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.731 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.740    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.857 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.857    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.974 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.974    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.091 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.091    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.248 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.017    29.265    alum/temp_out0[26]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    30.068 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.068    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.185 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.185    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.302 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.009    30.311    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.428 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.428    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.545 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.545    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.662 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.662    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.779 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.779    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.896 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.896    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.053 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.293    32.346    alum/temp_out0[25]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.332    32.678 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.678    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.228 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.228    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.342 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.342    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.456 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.456    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.570 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.579    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.693 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.693    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.807 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.807    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.921 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.921    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.035 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.035    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.192 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.029    35.220    alum/temp_out0[24]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.549 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.549    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.099 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.099    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.213 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.213    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.327 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.327    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.441 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.450    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.564 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.564    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.678 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.678    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.792 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.792    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.906 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.906    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.063 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.068    38.131    alum/temp_out0[23]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.329    38.460 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.460    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.010 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.010    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.124 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.124    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.238 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    39.247    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.361 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.361    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.475 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.475    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.589 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.589    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.703 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.703    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.817 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.817    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.974 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.339    41.313    alum/temp_out0[22]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.642 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.642    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.192 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.192    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.306 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.306    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.420 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.429    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.543 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.543    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.657 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.657    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.771 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.771    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.885 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.885    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.999 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.999    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.156 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.934    44.090    alum/temp_out0[21]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.419 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.419    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.969 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.969    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.083 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.083    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.197 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    45.206    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.320 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.320    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.434 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.434    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.548 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.548    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.662 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.662    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.776 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.776    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.933 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.121    47.054    alum/temp_out0[20]
    SLICE_X46Y21         LUT3 (Prop_lut3_I0_O)        0.329    47.383 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.383    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.916 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.916    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.033 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.033    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.150 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.150    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.267 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.276    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.393 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.393    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.510 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.510    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.627 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.627    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.744 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.744    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.901 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.085    49.986    alum/temp_out0[19]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.332    50.318 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.318    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.719 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.719    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.833 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.833    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.947 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.947    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.061 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    51.070    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.184 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.184    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.298 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.298    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.412 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.412    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.526 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.526    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.683 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.902    52.586    alum/temp_out0[18]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.915 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.915    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.465 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.465    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.579 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.579    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.693 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.702    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.816 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.816    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.930 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.930    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.044 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.044    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.158 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.158    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.272 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.272    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.429 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.028    55.457    alum/temp_out0[17]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.786 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.786    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.319 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.319    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.436 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.436    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.553 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.562    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.679 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.679    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.796 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.796    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.913 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.913    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.030 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.030    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.147 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.147    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.304 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.179    58.482    alum/temp_out0[16]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    58.814 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.814    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.364 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.364    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.478 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.478    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.592 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.592    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.706 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.706    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.820 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.820    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.934 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.943    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.057 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.057    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.171 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.171    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.328 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.998    61.326    alum/temp_out0[15]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    61.655 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.655    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.205 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.205    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.319 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.319    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.433 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.433    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.547 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.547    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.661 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.661    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.775 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.775    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.889 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    62.898    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.012 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.012    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.169 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.996    64.165    alum/temp_out0[14]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.494 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.494    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.044 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.044    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.158 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.158    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.272 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.272    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.386 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.386    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.500 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.614 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.614    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.728 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.728    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.842 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.851    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.008 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.003    67.010    alum/temp_out0[13]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.339 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.339    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.872 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.872    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.989 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.989    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.106 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.106    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.223 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.223    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.340 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.340    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.457 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.457    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.574 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.574    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.691 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.691    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.848 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.088    69.937    alum/temp_out0[12]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.332    70.269 r  alum/D_registers_q[7][11]_i_61/O
                         net (fo=1, routed)           0.000    70.269    alum/D_registers_q[7][11]_i_61_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    70.667 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.667    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.781 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.781    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.895 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.895    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.009 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.009    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.123 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.123    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.237 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.237    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.351 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.351    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.465 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.465    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.622 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.002    72.624    alum/temp_out0[11]
    SLICE_X34Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.424 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.424    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.541 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.541    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.658 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.658    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.775 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.775    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.892 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.892    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.009 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.009    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.126 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.126    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.243 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.243    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.400 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.879    75.279    alum/temp_out0[10]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.332    75.611 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.611    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.161 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.161    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.275 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.275    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.389 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.389    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.503 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.503    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.617 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.617    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.731 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.731    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.845 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.845    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.959 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.959    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.116 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.914    78.030    alum/temp_out0[9]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    78.359 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.359    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.892 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.892    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.009 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.009    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.126 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.126    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.243 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.243    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.360 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.360    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.477 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.477    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.594 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.594    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.711 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.711    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.868 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.057    80.925    alum/temp_out0[8]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.332    81.257 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.257    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.790 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.790    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.907 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.907    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.024 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.024    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.141 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.141    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.258 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.258    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.375 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.375    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.492 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.492    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.609 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.609    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.766 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.968    83.734    alum/temp_out0[7]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    84.066 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.066    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.616 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.616    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.730 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.730    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.844 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.844    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.958 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.958    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.072 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.072    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.186 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.186    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.300 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.300    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.414 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.414    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.571 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.990    86.561    alum/temp_out0[6]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.329    86.890 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.890    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.440 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.440    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.554 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.554    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.668 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.668    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.782 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.782    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.896 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.896    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.010 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.010    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.124 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.124    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.238 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.238    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.395 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.952    89.347    alum/temp_out0[5]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.676 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.676    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.226 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.226    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.340 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.340    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.454 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.454    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.568 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.568    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.682 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.682    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.796 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.796    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.910 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.910    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.024 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.024    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.181 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.957    92.138    alum/temp_out0[4]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.467 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.467    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.000 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.000    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.117 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.117    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.234 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.234    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.351 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.351    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.468 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.468    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.585 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.585    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.702 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.702    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.819 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.819    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.976 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.105    95.081    alum/temp_out0[3]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    95.869 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.869    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.983 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.983    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.097 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.097    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.211 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.211    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.325 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.325    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.439 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.439    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.553 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.553    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.667 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.667    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.824 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.948    97.772    alum/temp_out0[2]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.101 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.101    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.651 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.651    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.765 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.765    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.879 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.879    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.993 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.993    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.107 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.107    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.221 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.221    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.335 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.335    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.449 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.449    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.606 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.831   100.437    alum/temp_out0[1]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329   100.766 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.766    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.316 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.316    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.430 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.430    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.544 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.544    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.658 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.658    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.772 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.772    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.886 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.886    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.000 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.000    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.114 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.114    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.271 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.451   102.722    sm/temp_out0[0]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.329   103.051 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   103.658    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.124   103.782 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.304   104.086    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124   104.210 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.258   105.468    sm/M_alum_out[0]
    SLICE_X44Y8          LUT5 (Prop_lut5_I4_O)        0.152   105.620 r  sm/ram_reg_i_44/O
                         net (fo=2, routed)           1.027   106.647    sm/brams/override_address[0]
    SLICE_X48Y8          LUT4 (Prop_lut4_I0_O)        0.326   106.973 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.584   107.557    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.493   116.008    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.595    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.595    
                         arrival time                        -107.558    
  -------------------------------------------------------------------
                         slack                                  8.037    

Slack (MET) :             8.741ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.274ns  (logic 60.461ns (59.117%)  route 41.813ns (40.883%))
  Logic Levels:           326  (CARRY4=288 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.564     5.148    sm/clk
    SLICE_X31Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         1.735     7.339    sm/D_states_q[3]
    SLICE_X36Y1          LUT5 (Prop_lut5_I3_O)        0.152     7.491 f  sm/ram_reg_i_175/O
                         net (fo=2, routed)           0.958     8.449    sm/ram_reg_i_175_n_0
    SLICE_X41Y4          LUT6 (Prop_lut6_I3_O)        0.332     8.781 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.461     9.242    sm/ram_reg_i_148_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.366 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.040    10.406    L_reg/M_sm_ra1[0]
    SLICE_X47Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.530 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.186    11.716    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.124    11.840 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.593    12.432    sm/M_alum_a[31]
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.124    12.556 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.556    alum/S[0]
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.069 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.069    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.186 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.186    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.303 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.303    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.420 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.420    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.537 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.537    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.654 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.654    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.771 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.771    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.888 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.888    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.142 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.025    15.167    alum/temp_out0[31]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.367    15.534 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.534    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.084 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.084    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.198 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.198    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.312 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.312    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.426 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.426    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.540 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.540    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.654 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.654    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.768 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.882 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.882    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.039 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.950    17.989    alum/temp_out0[30]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    18.318 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.318    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.868 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.868    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.982 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.982    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.096 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.096    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.210 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.210    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.324 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.324    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.438 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.438    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.552    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.666 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.666    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.823 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.163    20.986    alum/temp_out0[29]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    21.315 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.315    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.848 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.848    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.965 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.965    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.082 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.082    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.199 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.199    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.316 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.316    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.433 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.433    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.550 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.550    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.667 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.667    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.824 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.907    23.731    alum/temp_out0[28]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.519 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.519    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.633    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.747 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.747    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.861 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.861    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.975 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.975    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.089 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.098    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.212 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.212    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.326 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.326    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.483 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.980    26.463    alum/temp_out0[27]
    SLICE_X52Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.263 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.263    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.380 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.380    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.497 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.497    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.614 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.614    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.731 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.740    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.857 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.857    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.974 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.974    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.091 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.091    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.248 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.017    29.265    alum/temp_out0[26]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    30.068 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.068    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.185 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.185    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.302 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.009    30.311    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.428 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.428    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.545 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.545    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.662 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.662    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.779 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.779    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.896 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.896    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.053 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.293    32.346    alum/temp_out0[25]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.332    32.678 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.678    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.228 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.228    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.342 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.342    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.456 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.456    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.570 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.579    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.693 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.693    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.807 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.807    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.921 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.921    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.035 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.035    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.192 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.029    35.220    alum/temp_out0[24]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.549 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.549    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.099 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.099    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.213 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.213    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.327 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.327    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.441 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.450    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.564 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.564    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.678 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.678    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.792 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.792    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.906 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.906    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.063 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.068    38.131    alum/temp_out0[23]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.329    38.460 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.460    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.010 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.010    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.124 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.124    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.238 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    39.247    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.361 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.361    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.475 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.475    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.589 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.589    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.703 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.703    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.817 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.817    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.974 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.339    41.313    alum/temp_out0[22]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.642 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.642    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.192 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.192    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.306 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.306    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.420 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.429    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.543 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.543    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.657 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.657    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.771 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.771    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.885 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.885    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.999 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.999    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.156 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.934    44.090    alum/temp_out0[21]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.419 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.419    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.969 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.969    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.083 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.083    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.197 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    45.206    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.320 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.320    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.434 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.434    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.548 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.548    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.662 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.662    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.776 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.776    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.933 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.121    47.054    alum/temp_out0[20]
    SLICE_X46Y21         LUT3 (Prop_lut3_I0_O)        0.329    47.383 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.383    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.916 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.916    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.033 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.033    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.150 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.150    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.267 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.276    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.393 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.393    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.510 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.510    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.627 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.627    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.744 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.744    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.901 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.085    49.986    alum/temp_out0[19]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.332    50.318 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.318    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.719 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.719    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.833 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.833    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.947 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.947    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.061 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    51.070    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.184 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.184    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.298 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.298    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.412 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.412    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.526 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.526    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.683 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.902    52.586    alum/temp_out0[18]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.915 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.915    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.465 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.465    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.579 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.579    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.693 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.702    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.816 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.816    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.930 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.930    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.044 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.044    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.158 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.158    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.272 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.272    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.429 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.028    55.457    alum/temp_out0[17]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.786 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.786    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.319 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.319    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.436 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.436    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.553 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.562    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.679 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.679    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.796 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.796    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.913 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.913    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.030 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.030    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.147 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.147    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.304 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.179    58.482    alum/temp_out0[16]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    58.814 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.814    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.364 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.364    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.478 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.478    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.592 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.592    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.706 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.706    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.820 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.820    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.934 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.943    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.057 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.057    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.171 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.171    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.328 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.998    61.326    alum/temp_out0[15]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    61.655 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.655    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.205 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.205    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.319 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.319    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.433 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.433    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.547 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.547    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.661 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.661    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.775 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.775    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.889 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    62.898    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.012 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.012    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.169 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.996    64.165    alum/temp_out0[14]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.494 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.494    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.044 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.044    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.158 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.158    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.272 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.272    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.386 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.386    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.500 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.614 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.614    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.728 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.728    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.842 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.851    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.008 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.003    67.010    alum/temp_out0[13]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.339 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.339    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.872 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.872    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.989 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.989    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.106 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.106    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.223 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.223    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.340 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.340    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.457 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.457    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.574 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.574    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.691 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.691    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.848 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.088    69.937    alum/temp_out0[12]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.332    70.269 r  alum/D_registers_q[7][11]_i_61/O
                         net (fo=1, routed)           0.000    70.269    alum/D_registers_q[7][11]_i_61_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    70.667 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.667    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.781 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.781    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.895 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.895    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.009 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.009    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.123 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.123    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.237 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.237    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.351 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.351    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.465 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.465    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.622 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.002    72.624    alum/temp_out0[11]
    SLICE_X34Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.424 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.424    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.541 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.541    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.658 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.658    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.775 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.775    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.892 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.892    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.009 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.009    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.126 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.126    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.243 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.243    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.400 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.879    75.279    alum/temp_out0[10]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.332    75.611 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.611    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.161 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.161    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.275 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.275    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.389 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.389    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.503 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.503    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.617 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.617    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.731 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.731    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.845 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.845    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.959 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.959    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.116 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.914    78.030    alum/temp_out0[9]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    78.359 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.359    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.892 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.892    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.009 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.009    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.126 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.126    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.243 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.243    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.360 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.360    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.477 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.477    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.594 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.594    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.711 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.711    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.868 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.057    80.925    alum/temp_out0[8]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.332    81.257 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.257    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.790 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.790    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.907 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.907    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.024 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.024    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.141 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.141    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.258 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.258    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.375 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.375    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.492 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.492    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.609 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.609    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.766 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.968    83.734    alum/temp_out0[7]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    84.066 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.066    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.616 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.616    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.730 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.730    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.844 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.844    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.958 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.958    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.072 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.072    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.186 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.186    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.300 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.300    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.414 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.414    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.571 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.990    86.561    alum/temp_out0[6]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.329    86.890 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.890    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.440 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.440    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.554 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.554    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.668 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.668    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.782 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.782    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.896 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.896    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.010 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.010    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.124 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.124    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.238 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.238    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.395 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.952    89.347    alum/temp_out0[5]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.676 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.676    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.226 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.226    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.340 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.340    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.454 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.454    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.568 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.568    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.682 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.682    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.796 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.796    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.910 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.910    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.024 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.024    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.181 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.957    92.138    alum/temp_out0[4]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.467 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.467    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.000 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.000    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.117 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.117    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.234 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.234    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.351 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.351    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.468 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.468    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.585 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.585    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.702 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.702    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.819 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.819    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.976 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.105    95.081    alum/temp_out0[3]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    95.869 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.869    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.983 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.983    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.097 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.097    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.211 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.211    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.325 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.325    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.439 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.439    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.553 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.553    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.667 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.667    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.824 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.948    97.772    alum/temp_out0[2]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.101 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.101    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.651 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.651    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.765 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.765    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.879 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.879    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.993 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.993    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.107 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.107    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.221 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.221    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.335 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.335    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.449 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.449    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.606 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.831   100.437    alum/temp_out0[1]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329   100.766 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.766    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.316 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.316    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.430 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.430    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.544 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.544    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.658 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.658    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.772 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.772    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.886 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.886    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.000 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.000    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.114 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.114    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.271 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.451   102.722    sm/temp_out0[0]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.329   103.051 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   103.658    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.124   103.782 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.304   104.086    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124   104.210 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.059   105.269    sm/M_alum_out[0]
    SLICE_X33Y8          LUT3 (Prop_lut3_I1_O)        0.119   105.388 f  sm/D_states_q[3]_i_10/O
                         net (fo=1, routed)           0.466   105.854    sm/D_states_q[3]_i_10_n_0
    SLICE_X33Y7          LUT6 (Prop_lut6_I4_O)        0.332   106.186 f  sm/D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.733   106.919    sm/D_states_q[3]_i_2_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I0_O)        0.124   107.043 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.379   107.422    sm/D_states_d__0[3]
    SLICE_X31Y7          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.444   115.960    sm/clk
    SLICE_X31Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.299   116.259    
                         clock uncertainty           -0.035   116.224    
    SLICE_X31Y7          FDSE (Setup_fdse_C_D)       -0.061   116.163    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.163    
                         arrival time                        -107.422    
  -------------------------------------------------------------------
                         slack                                  8.741    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.218ns  (logic 60.461ns (59.149%)  route 41.757ns (40.851%))
  Logic Levels:           326  (CARRY4=288 LUT2=2 LUT3=27 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.564     5.148    sm/clk
    SLICE_X31Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         1.735     7.339    sm/D_states_q[3]
    SLICE_X36Y1          LUT5 (Prop_lut5_I3_O)        0.152     7.491 f  sm/ram_reg_i_175/O
                         net (fo=2, routed)           0.958     8.449    sm/ram_reg_i_175_n_0
    SLICE_X41Y4          LUT6 (Prop_lut6_I3_O)        0.332     8.781 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.461     9.242    sm/ram_reg_i_148_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.366 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.040    10.406    L_reg/M_sm_ra1[0]
    SLICE_X47Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.530 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.186    11.716    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.124    11.840 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.593    12.432    sm/M_alum_a[31]
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.124    12.556 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.556    alum/S[0]
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.069 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.069    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.186 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.186    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.303 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.303    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.420 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.420    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.537 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.537    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.654 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.654    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.771 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.771    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.888 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.888    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.142 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.025    15.167    alum/temp_out0[31]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.367    15.534 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.534    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.084 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.084    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.198 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.198    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.312 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.312    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.426 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.426    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.540 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.540    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.654 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.654    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.768 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.882 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.882    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.039 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.950    17.989    alum/temp_out0[30]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    18.318 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.318    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.868 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.868    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.982 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.982    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.096 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.096    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.210 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.210    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.324 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.324    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.438 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.438    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.552    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.666 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.666    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.823 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.163    20.986    alum/temp_out0[29]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    21.315 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.315    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.848 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.848    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.965 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.965    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.082 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.082    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.199 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.199    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.316 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.316    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.433 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.433    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.550 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.550    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.667 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.667    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.824 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.907    23.731    alum/temp_out0[28]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.519 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.519    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.633    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.747 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.747    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.861 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.861    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.975 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.975    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.089 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.098    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.212 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.212    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.326 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.326    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.483 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.980    26.463    alum/temp_out0[27]
    SLICE_X52Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.263 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.263    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.380 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.380    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.497 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.497    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.614 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.614    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.731 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.740    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.857 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.857    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.974 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.974    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.091 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.091    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.248 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.017    29.265    alum/temp_out0[26]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    30.068 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.068    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.185 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.185    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.302 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.009    30.311    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.428 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.428    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.545 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.545    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.662 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.662    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.779 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.779    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.896 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.896    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.053 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.293    32.346    alum/temp_out0[25]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.332    32.678 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.678    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.228 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.228    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.342 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.342    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.456 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.456    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.570 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.579    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.693 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.693    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.807 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.807    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.921 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.921    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.035 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.035    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.192 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.029    35.220    alum/temp_out0[24]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.549 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.549    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.099 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.099    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.213 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.213    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.327 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.327    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.441 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.450    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.564 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.564    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.678 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.678    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.792 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.792    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.906 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.906    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.063 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.068    38.131    alum/temp_out0[23]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.329    38.460 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.460    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.010 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.010    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.124 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.124    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.238 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    39.247    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.361 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.361    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.475 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.475    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.589 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.589    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.703 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.703    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.817 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.817    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.974 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.339    41.313    alum/temp_out0[22]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.642 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.642    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.192 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.192    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.306 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.306    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.420 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.429    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.543 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.543    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.657 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.657    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.771 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.771    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.885 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.885    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.999 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.999    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.156 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.934    44.090    alum/temp_out0[21]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.419 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.419    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.969 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.969    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.083 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.083    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.197 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    45.206    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.320 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.320    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.434 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.434    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.548 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.548    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.662 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.662    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.776 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.776    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.933 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.121    47.054    alum/temp_out0[20]
    SLICE_X46Y21         LUT3 (Prop_lut3_I0_O)        0.329    47.383 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.383    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.916 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.916    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.033 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.033    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.150 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.150    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.267 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.276    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.393 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.393    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.510 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.510    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.627 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.627    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.744 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.744    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.901 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.085    49.986    alum/temp_out0[19]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.332    50.318 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.318    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.719 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.719    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.833 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.833    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.947 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.947    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.061 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    51.070    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.184 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.184    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.298 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.298    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.412 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.412    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.526 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.526    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.683 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.902    52.586    alum/temp_out0[18]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.915 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.915    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.465 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.465    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.579 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.579    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.693 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.702    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.816 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.816    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.930 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.930    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.044 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.044    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.158 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.158    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.272 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.272    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.429 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.028    55.457    alum/temp_out0[17]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.786 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.786    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.319 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.319    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.436 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.436    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.553 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.562    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.679 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.679    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.796 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.796    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.913 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.913    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.030 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.030    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.147 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.147    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.304 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.179    58.482    alum/temp_out0[16]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    58.814 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.814    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.364 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.364    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.478 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.478    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.592 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.592    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.706 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.706    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.820 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.820    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.934 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.943    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.057 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.057    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.171 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.171    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.328 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.998    61.326    alum/temp_out0[15]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    61.655 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.655    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.205 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.205    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.319 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.319    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.433 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.433    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.547 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.547    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.661 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.661    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.775 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.775    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.889 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    62.898    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.012 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.012    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.169 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.996    64.165    alum/temp_out0[14]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.494 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.494    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.044 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.044    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.158 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.158    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.272 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.272    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.386 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.386    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.500 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.614 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.614    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.728 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.728    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.842 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.851    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.008 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.003    67.010    alum/temp_out0[13]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.339 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.339    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.872 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.872    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.989 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.989    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.106 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.106    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.223 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.223    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.340 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.340    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.457 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.457    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.574 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.574    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.691 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.691    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.848 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.088    69.937    alum/temp_out0[12]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.332    70.269 r  alum/D_registers_q[7][11]_i_61/O
                         net (fo=1, routed)           0.000    70.269    alum/D_registers_q[7][11]_i_61_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    70.667 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.667    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.781 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.781    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.895 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.895    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.009 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.009    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.123 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.123    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.237 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.237    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.351 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.351    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.465 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.465    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.622 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.002    72.624    alum/temp_out0[11]
    SLICE_X34Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.424 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.424    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.541 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.541    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.658 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.658    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.775 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.775    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.892 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.892    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.009 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.009    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.126 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.126    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.243 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.243    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.400 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.879    75.279    alum/temp_out0[10]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.332    75.611 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.611    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.161 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.161    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.275 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.275    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.389 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.389    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.503 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.503    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.617 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.617    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.731 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.731    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.845 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.845    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.959 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.959    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.116 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.914    78.030    alum/temp_out0[9]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    78.359 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.359    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.892 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.892    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.009 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.009    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.126 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.126    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.243 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.243    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.360 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.360    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.477 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.477    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.594 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.594    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.711 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.711    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.868 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.057    80.925    alum/temp_out0[8]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.332    81.257 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.257    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.790 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.790    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.907 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.907    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.024 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.024    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.141 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.141    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.258 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.258    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.375 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.375    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.492 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.492    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.609 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.609    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.766 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.968    83.734    alum/temp_out0[7]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    84.066 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.066    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.616 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.616    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.730 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.730    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.844 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.844    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.958 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.958    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.072 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.072    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.186 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.186    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.300 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.300    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.414 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.414    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.571 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.990    86.561    alum/temp_out0[6]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.329    86.890 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.890    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.440 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.440    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.554 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.554    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.668 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.668    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.782 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.782    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.896 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.896    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.010 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.010    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.124 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.124    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.238 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.238    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.395 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.952    89.347    alum/temp_out0[5]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.676 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.676    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.226 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.226    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.340 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.340    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.454 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.454    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.568 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.568    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.682 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.682    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.796 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.796    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.910 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.910    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.024 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.024    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.181 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.957    92.138    alum/temp_out0[4]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.467 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.467    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.000 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.000    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.117 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.117    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.234 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.234    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.351 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.351    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.468 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.468    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.585 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.585    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.702 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.702    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.819 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.819    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.976 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.105    95.081    alum/temp_out0[3]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    95.869 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.869    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.983 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.983    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.097 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.097    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.211 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.211    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.325 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.325    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.439 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.439    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.553 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.553    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.667 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.667    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.824 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.948    97.772    alum/temp_out0[2]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.101 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.101    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.651 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.651    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.765 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.765    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.879 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.879    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.993 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.993    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.107 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.107    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.221 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.221    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.335 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.335    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.449 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.449    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.606 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.831   100.437    alum/temp_out0[1]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329   100.766 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.766    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.316 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.316    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.430 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.430    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.544 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.544    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.658 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.658    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.772 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.772    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.886 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.886    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.000 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.000    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.114 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.114    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.271 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.451   102.722    sm/temp_out0[0]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.329   103.051 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   103.658    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.124   103.782 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.304   104.086    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124   104.210 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.057   105.267    sm/M_alum_out[0]
    SLICE_X32Y8          LUT2 (Prop_lut2_I1_O)        0.119   105.386 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.604   105.990    sm/D_states_q[4]_i_8_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I1_O)        0.332   106.322 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.580   106.902    sm/D_states_q[1]_i_5_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I3_O)        0.124   107.026 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.340   107.367    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X31Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.444   115.960    sm/clk
    SLICE_X31Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.299   116.259    
                         clock uncertainty           -0.035   116.224    
    SLICE_X31Y7          FDRE (Setup_fdre_C_D)       -0.047   116.177    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.177    
                         arrival time                        -107.367    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.821ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.183ns  (logic 60.454ns (59.163%)  route 41.729ns (40.837%))
  Logic Levels:           326  (CARRY4=288 LUT2=1 LUT3=27 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.564     5.148    sm/clk
    SLICE_X31Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         1.735     7.339    sm/D_states_q[3]
    SLICE_X36Y1          LUT5 (Prop_lut5_I3_O)        0.152     7.491 f  sm/ram_reg_i_175/O
                         net (fo=2, routed)           0.958     8.449    sm/ram_reg_i_175_n_0
    SLICE_X41Y4          LUT6 (Prop_lut6_I3_O)        0.332     8.781 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.461     9.242    sm/ram_reg_i_148_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.366 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.040    10.406    L_reg/M_sm_ra1[0]
    SLICE_X47Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.530 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.186    11.716    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.124    11.840 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.593    12.432    sm/M_alum_a[31]
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.124    12.556 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.556    alum/S[0]
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.069 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.069    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.186 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.186    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.303 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.303    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.420 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.420    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.537 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.537    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.654 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.654    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.771 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.771    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.888 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.888    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.142 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.025    15.167    alum/temp_out0[31]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.367    15.534 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.534    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.084 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.084    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.198 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.198    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.312 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.312    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.426 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.426    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.540 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.540    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.654 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.654    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.768 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.882 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.882    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.039 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.950    17.989    alum/temp_out0[30]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    18.318 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.318    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.868 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.868    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.982 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.982    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.096 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.096    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.210 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.210    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.324 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.324    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.438 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.438    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.552    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.666 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.666    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.823 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.163    20.986    alum/temp_out0[29]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    21.315 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.315    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.848 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.848    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.965 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.965    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.082 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.082    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.199 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.199    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.316 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.316    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.433 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.433    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.550 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.550    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.667 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.667    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.824 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.907    23.731    alum/temp_out0[28]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.519 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.519    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.633    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.747 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.747    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.861 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.861    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.975 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.975    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.089 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.098    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.212 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.212    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.326 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.326    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.483 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.980    26.463    alum/temp_out0[27]
    SLICE_X52Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.263 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.263    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.380 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.380    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.497 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.497    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.614 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.614    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.731 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.740    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.857 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.857    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.974 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.974    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.091 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.091    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.248 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.017    29.265    alum/temp_out0[26]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    30.068 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.068    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.185 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.185    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.302 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.009    30.311    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.428 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.428    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.545 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.545    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.662 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.662    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.779 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.779    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.896 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.896    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.053 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.293    32.346    alum/temp_out0[25]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.332    32.678 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.678    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.228 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.228    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.342 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.342    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.456 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.456    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.570 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.579    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.693 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.693    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.807 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.807    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.921 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.921    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.035 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.035    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.192 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.029    35.220    alum/temp_out0[24]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.549 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.549    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.099 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.099    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.213 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.213    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.327 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.327    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.441 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.450    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.564 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.564    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.678 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.678    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.792 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.792    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.906 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.906    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.063 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.068    38.131    alum/temp_out0[23]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.329    38.460 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.460    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.010 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.010    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.124 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.124    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.238 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    39.247    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.361 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.361    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.475 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.475    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.589 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.589    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.703 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.703    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.817 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.817    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.974 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.339    41.313    alum/temp_out0[22]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.642 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.642    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.192 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.192    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.306 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.306    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.420 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.429    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.543 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.543    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.657 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.657    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.771 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.771    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.885 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.885    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.999 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.999    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.156 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.934    44.090    alum/temp_out0[21]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.419 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.419    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.969 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.969    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.083 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.083    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.197 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    45.206    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.320 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.320    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.434 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.434    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.548 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.548    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.662 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.662    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.776 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.776    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.933 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.121    47.054    alum/temp_out0[20]
    SLICE_X46Y21         LUT3 (Prop_lut3_I0_O)        0.329    47.383 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.383    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.916 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.916    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.033 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.033    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.150 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.150    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.267 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.276    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.393 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.393    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.510 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.510    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.627 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.627    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.744 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.744    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.901 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.085    49.986    alum/temp_out0[19]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.332    50.318 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.318    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.719 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.719    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.833 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.833    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.947 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.947    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.061 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    51.070    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.184 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.184    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.298 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.298    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.412 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.412    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.526 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.526    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.683 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.902    52.586    alum/temp_out0[18]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.915 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.915    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.465 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.465    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.579 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.579    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.693 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.702    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.816 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.816    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.930 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.930    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.044 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.044    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.158 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.158    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.272 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.272    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.429 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.028    55.457    alum/temp_out0[17]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.786 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.786    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.319 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.319    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.436 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.436    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.553 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.562    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.679 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.679    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.796 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.796    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.913 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.913    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.030 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.030    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.147 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.147    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.304 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.179    58.482    alum/temp_out0[16]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    58.814 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.814    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.364 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.364    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.478 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.478    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.592 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.592    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.706 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.706    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.820 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.820    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.934 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.943    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.057 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.057    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.171 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.171    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.328 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.998    61.326    alum/temp_out0[15]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    61.655 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.655    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.205 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.205    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.319 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.319    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.433 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.433    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.547 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.547    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.661 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.661    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.775 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.775    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.889 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    62.898    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.012 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.012    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.169 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.996    64.165    alum/temp_out0[14]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.494 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.494    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.044 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.044    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.158 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.158    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.272 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.272    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.386 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.386    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.500 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.614 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.614    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.728 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.728    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.842 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.851    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.008 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.003    67.010    alum/temp_out0[13]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.339 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.339    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.872 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.872    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.989 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.989    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.106 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.106    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.223 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.223    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.340 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.340    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.457 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.457    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.574 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.574    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.691 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.691    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.848 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.088    69.937    alum/temp_out0[12]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.332    70.269 r  alum/D_registers_q[7][11]_i_61/O
                         net (fo=1, routed)           0.000    70.269    alum/D_registers_q[7][11]_i_61_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    70.667 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.667    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.781 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.781    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.895 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.895    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.009 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.009    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.123 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.123    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.237 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.237    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.351 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.351    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.465 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.465    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.622 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.002    72.624    alum/temp_out0[11]
    SLICE_X34Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.424 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.424    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.541 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.541    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.658 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.658    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.775 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.775    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.892 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.892    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.009 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.009    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.126 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.126    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.243 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.243    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.400 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.879    75.279    alum/temp_out0[10]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.332    75.611 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.611    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.161 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.161    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.275 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.275    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.389 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.389    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.503 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.503    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.617 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.617    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.731 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.731    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.845 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.845    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.959 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.959    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.116 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.914    78.030    alum/temp_out0[9]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    78.359 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.359    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.892 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.892    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.009 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.009    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.126 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.126    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.243 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.243    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.360 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.360    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.477 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.477    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.594 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.594    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.711 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.711    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.868 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.057    80.925    alum/temp_out0[8]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.332    81.257 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.257    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.790 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.790    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.907 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.907    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.024 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.024    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.141 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.141    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.258 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.258    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.375 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.375    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.492 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.492    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.609 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.609    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.766 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.968    83.734    alum/temp_out0[7]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    84.066 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.066    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.616 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.616    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.730 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.730    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.844 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.844    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.958 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.958    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.072 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.072    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.186 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.186    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.300 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.300    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.414 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.414    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.571 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.990    86.561    alum/temp_out0[6]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.329    86.890 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.890    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.440 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.440    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.554 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.554    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.668 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.668    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.782 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.782    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.896 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.896    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.010 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.010    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.124 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.124    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.238 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.238    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.395 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.952    89.347    alum/temp_out0[5]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.676 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.676    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.226 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.226    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.340 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.340    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.454 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.454    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.568 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.568    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.682 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.682    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.796 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.796    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.910 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.910    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.024 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.024    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.181 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.957    92.138    alum/temp_out0[4]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.467 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.467    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.000 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.000    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.117 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.117    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.234 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.234    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.351 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.351    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.468 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.468    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.585 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.585    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.702 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.702    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.819 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.819    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.976 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.105    95.081    alum/temp_out0[3]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    95.869 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.869    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.983 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.983    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.097 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.097    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.211 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.211    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.325 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.325    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.439 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.439    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.553 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.553    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.667 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.667    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.824 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.948    97.772    alum/temp_out0[2]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.101 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.101    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.651 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.651    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.765 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.765    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.879 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.879    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.993 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.993    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.107 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.107    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.221 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.221    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.335 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.335    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.449 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.449    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.606 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.831   100.437    alum/temp_out0[1]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329   100.766 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.766    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.316 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.316    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.430 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.430    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.544 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.544    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.658 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.658    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.772 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.772    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.886 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.886    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.000 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.000    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.114 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.114    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.271 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.451   102.722    sm/temp_out0[0]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.329   103.051 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   103.658    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.124   103.782 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.304   104.086    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124   104.210 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.090   105.300    sm/M_alum_out[0]
    SLICE_X34Y8          LUT5 (Prop_lut5_I2_O)        0.116   105.416 f  sm/D_states_q[4]_i_13/O
                         net (fo=2, routed)           0.468   105.883    sm/D_states_q[4]_i_13_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I0_O)        0.328   106.211 f  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.616   106.828    sm/D_states_q[4]_i_5_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.124   106.952 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.379   107.331    sm/D_states_d__0[4]
    SLICE_X34Y7          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.443   115.959    sm/clk
    SLICE_X34Y7          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.218    
                         clock uncertainty           -0.035   116.183    
    SLICE_X34Y7          FDSE (Setup_fdse_C_D)       -0.031   116.152    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.152    
                         arrival time                        -107.331    
  -------------------------------------------------------------------
                         slack                                  8.821    

Slack (MET) :             9.193ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.914ns  (logic 60.461ns (59.325%)  route 41.453ns (40.675%))
  Logic Levels:           326  (CARRY4=288 LUT2=2 LUT3=27 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.564     5.148    sm/clk
    SLICE_X31Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         1.735     7.339    sm/D_states_q[3]
    SLICE_X36Y1          LUT5 (Prop_lut5_I3_O)        0.152     7.491 f  sm/ram_reg_i_175/O
                         net (fo=2, routed)           0.958     8.449    sm/ram_reg_i_175_n_0
    SLICE_X41Y4          LUT6 (Prop_lut6_I3_O)        0.332     8.781 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.461     9.242    sm/ram_reg_i_148_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.366 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.040    10.406    L_reg/M_sm_ra1[0]
    SLICE_X47Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.530 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.186    11.716    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.124    11.840 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.593    12.432    sm/M_alum_a[31]
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.124    12.556 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.556    alum/S[0]
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.069 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.069    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.186 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.186    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.303 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.303    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.420 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.420    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.537 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.537    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.654 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.654    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.771 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.771    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.888 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.888    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.142 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.025    15.167    alum/temp_out0[31]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.367    15.534 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.534    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.084 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.084    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.198 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.198    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.312 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.312    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.426 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.426    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.540 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.540    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.654 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.654    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.768 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.882 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.882    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.039 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.950    17.989    alum/temp_out0[30]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    18.318 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.318    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.868 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.868    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.982 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.982    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.096 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.096    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.210 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.210    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.324 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.324    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.438 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.438    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.552    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.666 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.666    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.823 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.163    20.986    alum/temp_out0[29]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    21.315 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.315    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.848 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.848    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.965 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.965    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.082 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.082    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.199 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.199    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.316 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.316    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.433 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.433    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.550 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.550    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.667 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.667    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.824 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.907    23.731    alum/temp_out0[28]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.519 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.519    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.633    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.747 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.747    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.861 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.861    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.975 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.975    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.089 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.098    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.212 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.212    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.326 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.326    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.483 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.980    26.463    alum/temp_out0[27]
    SLICE_X52Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.263 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.263    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.380 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.380    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.497 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.497    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.614 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.614    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.731 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.740    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.857 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.857    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.974 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.974    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.091 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.091    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.248 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.017    29.265    alum/temp_out0[26]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    30.068 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.068    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.185 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.185    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.302 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.009    30.311    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.428 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.428    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.545 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.545    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.662 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.662    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.779 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.779    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.896 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.896    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.053 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.293    32.346    alum/temp_out0[25]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.332    32.678 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.678    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.228 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.228    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.342 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.342    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.456 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.456    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.570 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.579    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.693 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.693    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.807 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.807    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.921 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.921    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.035 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.035    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.192 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.029    35.220    alum/temp_out0[24]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.549 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.549    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.099 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.099    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.213 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.213    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.327 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.327    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.441 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.450    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.564 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.564    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.678 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.678    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.792 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.792    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.906 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.906    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.063 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.068    38.131    alum/temp_out0[23]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.329    38.460 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.460    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.010 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.010    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.124 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.124    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.238 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    39.247    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.361 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.361    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.475 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.475    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.589 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.589    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.703 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.703    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.817 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.817    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.974 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.339    41.313    alum/temp_out0[22]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.642 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.642    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.192 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.192    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.306 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.306    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.420 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.429    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.543 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.543    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.657 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.657    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.771 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.771    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.885 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.885    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.999 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.999    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.156 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.934    44.090    alum/temp_out0[21]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.419 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.419    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.969 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.969    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.083 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.083    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.197 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    45.206    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.320 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.320    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.434 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.434    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.548 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.548    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.662 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.662    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.776 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.776    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.933 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.121    47.054    alum/temp_out0[20]
    SLICE_X46Y21         LUT3 (Prop_lut3_I0_O)        0.329    47.383 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.383    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.916 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.916    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.033 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.033    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.150 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.150    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.267 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.276    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.393 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.393    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.510 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.510    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.627 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.627    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.744 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.744    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.901 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.085    49.986    alum/temp_out0[19]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.332    50.318 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.318    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.719 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.719    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.833 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.833    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.947 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.947    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.061 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    51.070    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.184 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.184    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.298 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.298    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.412 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.412    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.526 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.526    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.683 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.902    52.586    alum/temp_out0[18]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.915 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.915    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.465 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.465    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.579 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.579    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.693 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.702    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.816 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.816    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.930 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.930    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.044 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.044    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.158 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.158    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.272 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.272    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.429 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.028    55.457    alum/temp_out0[17]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.786 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.786    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.319 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.319    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.436 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.436    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.553 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.562    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.679 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.679    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.796 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.796    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.913 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.913    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.030 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.030    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.147 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.147    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.304 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.179    58.482    alum/temp_out0[16]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    58.814 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.814    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.364 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.364    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.478 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.478    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.592 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.592    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.706 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.706    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.820 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.820    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.934 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.943    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.057 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.057    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.171 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.171    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.328 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.998    61.326    alum/temp_out0[15]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    61.655 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.655    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.205 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.205    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.319 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.319    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.433 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.433    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.547 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.547    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.661 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.661    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.775 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.775    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.889 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    62.898    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.012 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.012    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.169 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.996    64.165    alum/temp_out0[14]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.494 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.494    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.044 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.044    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.158 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.158    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.272 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.272    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.386 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.386    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.500 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.614 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.614    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.728 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.728    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.842 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.851    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.008 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.003    67.010    alum/temp_out0[13]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.339 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.339    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.872 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.872    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.989 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.989    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.106 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.106    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.223 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.223    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.340 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.340    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.457 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.457    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.574 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.574    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.691 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.691    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.848 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.088    69.937    alum/temp_out0[12]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.332    70.269 r  alum/D_registers_q[7][11]_i_61/O
                         net (fo=1, routed)           0.000    70.269    alum/D_registers_q[7][11]_i_61_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    70.667 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.667    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.781 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.781    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.895 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.895    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.009 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.009    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.123 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.123    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.237 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.237    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.351 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.351    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.465 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.465    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.622 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.002    72.624    alum/temp_out0[11]
    SLICE_X34Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.424 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.424    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.541 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.541    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.658 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.658    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.775 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.775    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.892 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.892    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.009 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.009    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.126 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.126    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.243 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.243    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.400 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.879    75.279    alum/temp_out0[10]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.332    75.611 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.611    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.161 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.161    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.275 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.275    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.389 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.389    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.503 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.503    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.617 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.617    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.731 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.731    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.845 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.845    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.959 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.959    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.116 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.914    78.030    alum/temp_out0[9]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    78.359 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.359    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.892 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.892    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.009 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.009    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.126 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.126    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.243 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.243    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.360 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.360    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.477 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.477    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.594 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.594    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.711 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.711    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.868 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.057    80.925    alum/temp_out0[8]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.332    81.257 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.257    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.790 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.790    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.907 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.907    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.024 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.024    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.141 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.141    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.258 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.258    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.375 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.375    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.492 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.492    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.609 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.609    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.766 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.968    83.734    alum/temp_out0[7]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    84.066 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.066    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.616 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.616    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.730 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.730    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.844 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.844    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.958 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.958    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.072 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.072    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.186 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.186    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.300 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.300    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.414 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.414    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.571 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.990    86.561    alum/temp_out0[6]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.329    86.890 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.890    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.440 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.440    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.554 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.554    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.668 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.668    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.782 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.782    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.896 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.896    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.010 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.010    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.124 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.124    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.238 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.238    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.395 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.952    89.347    alum/temp_out0[5]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.676 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.676    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.226 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.226    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.340 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.340    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.454 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.454    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.568 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.568    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.682 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.682    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.796 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.796    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.910 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.910    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.024 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.024    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.181 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.957    92.138    alum/temp_out0[4]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.467 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.467    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.000 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.000    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.117 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.117    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.234 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.234    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.351 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.351    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.468 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.468    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.585 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.585    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.702 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.702    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.819 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.819    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.976 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.105    95.081    alum/temp_out0[3]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    95.869 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.869    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.983 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.983    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.097 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.097    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.211 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.211    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.325 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.325    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.439 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.439    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.553 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.553    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.667 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.667    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.824 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.948    97.772    alum/temp_out0[2]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.101 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.101    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.651 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.651    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.765 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.765    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.879 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.879    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.993 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.993    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.107 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.107    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.221 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.221    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.335 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.335    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.449 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.449    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.606 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.831   100.437    alum/temp_out0[1]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329   100.766 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.766    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.316 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.316    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.430 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.430    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.544 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.544    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.658 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.658    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.772 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.772    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.886 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.886    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.000 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.000    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.114 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.114    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.271 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.451   102.722    sm/temp_out0[0]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.329   103.051 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   103.658    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.124   103.782 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.304   104.086    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124   104.210 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.057   105.267    sm/M_alum_out[0]
    SLICE_X32Y8          LUT2 (Prop_lut2_I1_O)        0.119   105.386 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.604   105.990    sm/D_states_q[4]_i_8_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I1_O)        0.332   106.322 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.616   106.938    sm/D_states_q[1]_i_5_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I3_O)        0.124   107.062 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   107.062    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X31Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.444   115.960    sm/clk
    SLICE_X31Y7          FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.299   116.259    
                         clock uncertainty           -0.035   116.224    
    SLICE_X31Y7          FDRE (Setup_fdre_C_D)        0.031   116.255    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.255    
                         arrival time                        -107.063    
  -------------------------------------------------------------------
                         slack                                  9.193    

Slack (MET) :             9.195ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.910ns  (logic 60.461ns (59.328%)  route 41.449ns (40.672%))
  Logic Levels:           326  (CARRY4=288 LUT2=2 LUT3=27 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.564     5.148    sm/clk
    SLICE_X31Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         1.735     7.339    sm/D_states_q[3]
    SLICE_X36Y1          LUT5 (Prop_lut5_I3_O)        0.152     7.491 f  sm/ram_reg_i_175/O
                         net (fo=2, routed)           0.958     8.449    sm/ram_reg_i_175_n_0
    SLICE_X41Y4          LUT6 (Prop_lut6_I3_O)        0.332     8.781 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.461     9.242    sm/ram_reg_i_148_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.366 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.040    10.406    L_reg/M_sm_ra1[0]
    SLICE_X47Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.530 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.186    11.716    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.124    11.840 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.593    12.432    sm/M_alum_a[31]
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.124    12.556 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.556    alum/S[0]
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.069 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.069    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.186 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.186    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.303 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.303    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.420 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.420    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.537 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.537    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.654 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.654    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.771 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.771    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.888 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.888    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.142 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.025    15.167    alum/temp_out0[31]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.367    15.534 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.534    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.084 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.084    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.198 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.198    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.312 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.312    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.426 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.426    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.540 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.540    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.654 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.654    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.768 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.882 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.882    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.039 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.950    17.989    alum/temp_out0[30]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    18.318 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.318    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.868 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.868    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.982 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.982    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.096 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.096    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.210 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.210    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.324 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.324    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.438 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.438    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.552    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.666 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.666    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.823 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.163    20.986    alum/temp_out0[29]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    21.315 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.315    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.848 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.848    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.965 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.965    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.082 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.082    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.199 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.199    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.316 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.316    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.433 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.433    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.550 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.550    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.667 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.667    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.824 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.907    23.731    alum/temp_out0[28]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.519 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.519    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.633    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.747 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.747    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.861 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.861    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.975 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.975    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.089 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.098    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.212 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.212    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.326 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.326    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.483 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.980    26.463    alum/temp_out0[27]
    SLICE_X52Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.263 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.263    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.380 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.380    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.497 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.497    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.614 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.614    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.731 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.740    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.857 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.857    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.974 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.974    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.091 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.091    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.248 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.017    29.265    alum/temp_out0[26]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    30.068 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.068    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.185 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.185    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.302 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.009    30.311    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.428 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.428    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.545 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.545    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.662 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.662    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.779 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.779    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.896 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.896    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.053 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.293    32.346    alum/temp_out0[25]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.332    32.678 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.678    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.228 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.228    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.342 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.342    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.456 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.456    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.570 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.579    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.693 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.693    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.807 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.807    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.921 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.921    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.035 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.035    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.192 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.029    35.220    alum/temp_out0[24]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.549 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.549    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.099 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.099    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.213 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.213    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.327 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.327    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.441 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.450    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.564 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.564    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.678 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.678    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.792 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.792    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.906 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.906    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.063 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.068    38.131    alum/temp_out0[23]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.329    38.460 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.460    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.010 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.010    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.124 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.124    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.238 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    39.247    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.361 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.361    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.475 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.475    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.589 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.589    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.703 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.703    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.817 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.817    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.974 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.339    41.313    alum/temp_out0[22]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.642 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.642    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.192 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.192    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.306 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.306    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.420 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.429    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.543 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.543    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.657 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.657    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.771 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.771    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.885 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.885    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.999 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.999    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.156 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.934    44.090    alum/temp_out0[21]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.419 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.419    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.969 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.969    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.083 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.083    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.197 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    45.206    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.320 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.320    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.434 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.434    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.548 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.548    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.662 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.662    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.776 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.776    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.933 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.121    47.054    alum/temp_out0[20]
    SLICE_X46Y21         LUT3 (Prop_lut3_I0_O)        0.329    47.383 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.383    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.916 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.916    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.033 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.033    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.150 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.150    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.267 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.276    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.393 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.393    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.510 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.510    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.627 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.627    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.744 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.744    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.901 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.085    49.986    alum/temp_out0[19]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.332    50.318 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.318    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.719 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.719    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.833 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.833    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.947 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.947    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.061 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    51.070    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.184 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.184    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.298 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.298    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.412 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.412    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.526 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.526    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.683 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.902    52.586    alum/temp_out0[18]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.915 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.915    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.465 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.465    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.579 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.579    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.693 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.702    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.816 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.816    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.930 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.930    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.044 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.044    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.158 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.158    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.272 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.272    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.429 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.028    55.457    alum/temp_out0[17]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.786 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.786    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.319 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.319    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.436 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.436    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.553 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.562    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.679 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.679    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.796 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.796    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.913 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.913    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.030 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.030    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.147 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.147    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.304 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.179    58.482    alum/temp_out0[16]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    58.814 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.814    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.364 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.364    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.478 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.478    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.592 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.592    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.706 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.706    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.820 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.820    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.934 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.943    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.057 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.057    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.171 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.171    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.328 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.998    61.326    alum/temp_out0[15]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    61.655 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.655    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.205 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.205    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.319 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.319    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.433 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.433    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.547 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.547    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.661 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.661    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.775 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.775    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.889 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    62.898    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.012 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.012    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.169 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.996    64.165    alum/temp_out0[14]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.494 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.494    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.044 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.044    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.158 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.158    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.272 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.272    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.386 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.386    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.500 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.614 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.614    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.728 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.728    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.842 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.851    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.008 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.003    67.010    alum/temp_out0[13]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.339 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.339    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.872 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.872    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.989 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.989    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.106 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.106    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.223 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.223    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.340 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.340    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.457 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.457    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.574 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.574    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.691 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.691    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.848 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.088    69.937    alum/temp_out0[12]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.332    70.269 r  alum/D_registers_q[7][11]_i_61/O
                         net (fo=1, routed)           0.000    70.269    alum/D_registers_q[7][11]_i_61_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    70.667 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.667    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.781 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.781    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.895 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.895    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.009 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.009    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.123 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.123    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.237 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.237    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.351 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.351    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.465 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.465    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.622 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.002    72.624    alum/temp_out0[11]
    SLICE_X34Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.424 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.424    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.541 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.541    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.658 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.658    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.775 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.775    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.892 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.892    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.009 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.009    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.126 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.126    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.243 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.243    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.400 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.879    75.279    alum/temp_out0[10]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.332    75.611 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.611    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.161 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.161    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.275 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.275    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.389 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.389    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.503 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.503    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.617 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.617    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.731 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.731    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.845 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.845    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.959 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.959    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.116 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.914    78.030    alum/temp_out0[9]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    78.359 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.359    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.892 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.892    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.009 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.009    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.126 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.126    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.243 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.243    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.360 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.360    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.477 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.477    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.594 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.594    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.711 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.711    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.868 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.057    80.925    alum/temp_out0[8]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.332    81.257 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.257    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.790 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.790    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.907 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.907    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.024 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.024    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.141 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.141    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.258 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.258    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.375 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.375    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.492 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.492    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.609 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.609    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.766 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.968    83.734    alum/temp_out0[7]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    84.066 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.066    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.616 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.616    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.730 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.730    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.844 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.844    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.958 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.958    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.072 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.072    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.186 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.186    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.300 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.300    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.414 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.414    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.571 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.990    86.561    alum/temp_out0[6]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.329    86.890 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.890    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.440 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.440    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.554 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.554    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.668 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.668    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.782 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.782    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.896 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.896    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.010 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.010    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.124 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.124    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.238 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.238    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.395 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.952    89.347    alum/temp_out0[5]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.676 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.676    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.226 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.226    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.340 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.340    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.454 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.454    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.568 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.568    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.682 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.682    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.796 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.796    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.910 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.910    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.024 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.024    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.181 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.957    92.138    alum/temp_out0[4]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.467 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.467    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.000 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.000    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.117 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.117    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.234 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.234    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.351 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.351    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.468 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.468    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.585 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.585    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.702 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.702    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.819 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.819    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.976 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.105    95.081    alum/temp_out0[3]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    95.869 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.869    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.983 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.983    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.097 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.097    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.211 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.211    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.325 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.325    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.439 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.439    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.553 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.553    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.667 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.667    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.824 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.948    97.772    alum/temp_out0[2]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.101 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.101    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.651 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.651    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.765 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.765    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.879 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.879    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.993 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.993    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.107 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.107    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.221 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.221    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.335 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.335    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.449 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.449    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.606 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.831   100.437    alum/temp_out0[1]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329   100.766 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.766    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.316 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.316    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.430 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.430    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.544 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.544    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.658 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.658    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.772 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.772    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.886 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.886    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.000 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.000    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.114 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.114    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.271 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.451   102.722    sm/temp_out0[0]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.329   103.051 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   103.658    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.124   103.782 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.304   104.086    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124   104.210 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.057   105.267    sm/M_alum_out[0]
    SLICE_X32Y8          LUT2 (Prop_lut2_I1_O)        0.119   105.386 r  sm/D_states_q[4]_i_8/O
                         net (fo=3, routed)           0.604   105.990    sm/D_states_q[4]_i_8_n_0
    SLICE_X31Y8          LUT6 (Prop_lut6_I1_O)        0.332   106.322 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.612   106.934    sm/D_states_q[1]_i_5_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I3_O)        0.124   107.058 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   107.058    sm/D_states_d__0[1]
    SLICE_X31Y7          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.444   115.960    sm/clk
    SLICE_X31Y7          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.299   116.259    
                         clock uncertainty           -0.035   116.224    
    SLICE_X31Y7          FDRE (Setup_fdre_C_D)        0.029   116.253    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.253    
                         arrival time                        -107.059    
  -------------------------------------------------------------------
                         slack                                  9.195    

Slack (MET) :             9.318ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.810ns  (logic 60.454ns (59.379%)  route 41.357ns (40.621%))
  Logic Levels:           326  (CARRY4=288 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.564     5.148    sm/clk
    SLICE_X31Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         1.735     7.339    sm/D_states_q[3]
    SLICE_X36Y1          LUT5 (Prop_lut5_I3_O)        0.152     7.491 f  sm/ram_reg_i_175/O
                         net (fo=2, routed)           0.958     8.449    sm/ram_reg_i_175_n_0
    SLICE_X41Y4          LUT6 (Prop_lut6_I3_O)        0.332     8.781 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.461     9.242    sm/ram_reg_i_148_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.366 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.040    10.406    L_reg/M_sm_ra1[0]
    SLICE_X47Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.530 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.186    11.716    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.124    11.840 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.593    12.432    sm/M_alum_a[31]
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.124    12.556 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.556    alum/S[0]
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.069 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.069    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.186 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.186    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.303 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.303    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.420 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.420    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.537 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.537    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.654 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.654    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.771 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.771    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.888 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.888    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.142 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.025    15.167    alum/temp_out0[31]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.367    15.534 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.534    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.084 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.084    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.198 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.198    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.312 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.312    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.426 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.426    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.540 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.540    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.654 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.654    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.768 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.882 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.882    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.039 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.950    17.989    alum/temp_out0[30]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    18.318 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.318    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.868 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.868    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.982 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.982    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.096 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.096    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.210 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.210    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.324 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.324    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.438 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.438    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.552    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.666 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.666    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.823 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.163    20.986    alum/temp_out0[29]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    21.315 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.315    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.848 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.848    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.965 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.965    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.082 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.082    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.199 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.199    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.316 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.316    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.433 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.433    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.550 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.550    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.667 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.667    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.824 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.907    23.731    alum/temp_out0[28]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.519 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.519    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.633    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.747 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.747    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.861 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.861    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.975 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.975    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.089 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.098    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.212 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.212    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.326 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.326    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.483 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.980    26.463    alum/temp_out0[27]
    SLICE_X52Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.263 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.263    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.380 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.380    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.497 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.497    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.614 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.614    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.731 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.740    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.857 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.857    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.974 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.974    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.091 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.091    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.248 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.017    29.265    alum/temp_out0[26]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    30.068 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.068    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.185 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.185    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.302 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.009    30.311    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.428 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.428    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.545 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.545    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.662 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.662    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.779 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.779    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.896 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.896    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.053 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.293    32.346    alum/temp_out0[25]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.332    32.678 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.678    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.228 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.228    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.342 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.342    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.456 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.456    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.570 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.579    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.693 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.693    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.807 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.807    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.921 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.921    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.035 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.035    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.192 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.029    35.220    alum/temp_out0[24]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.549 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.549    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.099 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.099    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.213 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.213    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.327 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.327    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.441 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.450    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.564 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.564    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.678 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.678    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.792 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.792    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.906 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.906    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.063 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.068    38.131    alum/temp_out0[23]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.329    38.460 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.460    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.010 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.010    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.124 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.124    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.238 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    39.247    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.361 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.361    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.475 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.475    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.589 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.589    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.703 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.703    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.817 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.817    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.974 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.339    41.313    alum/temp_out0[22]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.642 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.642    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.192 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.192    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.306 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.306    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.420 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.429    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.543 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.543    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.657 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.657    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.771 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.771    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.885 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.885    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.999 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.999    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.156 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.934    44.090    alum/temp_out0[21]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.419 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.419    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.969 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.969    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.083 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.083    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.197 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    45.206    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.320 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.320    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.434 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.434    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.548 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.548    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.662 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.662    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.776 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.776    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.933 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.121    47.054    alum/temp_out0[20]
    SLICE_X46Y21         LUT3 (Prop_lut3_I0_O)        0.329    47.383 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.383    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.916 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.916    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.033 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.033    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.150 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.150    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.267 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.276    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.393 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.393    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.510 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.510    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.627 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.627    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.744 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.744    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.901 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.085    49.986    alum/temp_out0[19]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.332    50.318 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.318    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.719 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.719    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.833 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.833    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.947 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.947    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.061 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    51.070    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.184 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.184    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.298 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.298    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.412 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.412    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.526 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.526    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.683 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.902    52.586    alum/temp_out0[18]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.915 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.915    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.465 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.465    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.579 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.579    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.693 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.702    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.816 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.816    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.930 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.930    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.044 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.044    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.158 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.158    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.272 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.272    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.429 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.028    55.457    alum/temp_out0[17]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.786 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.786    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.319 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.319    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.436 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.436    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.553 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.562    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.679 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.679    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.796 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.796    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.913 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.913    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.030 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.030    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.147 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.147    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.304 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.179    58.482    alum/temp_out0[16]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    58.814 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.814    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.364 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.364    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.478 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.478    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.592 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.592    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.706 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.706    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.820 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.820    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.934 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.943    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.057 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.057    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.171 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.171    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.328 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.998    61.326    alum/temp_out0[15]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    61.655 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.655    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.205 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.205    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.319 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.319    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.433 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.433    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.547 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.547    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.661 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.661    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.775 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.775    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.889 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    62.898    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.012 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.012    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.169 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.996    64.165    alum/temp_out0[14]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.494 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.494    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.044 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.044    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.158 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.158    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.272 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.272    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.386 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.386    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.500 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.614 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.614    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.728 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.728    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.842 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.851    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.008 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.003    67.010    alum/temp_out0[13]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.339 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.339    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.872 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.872    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.989 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.989    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.106 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.106    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.223 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.223    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.340 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.340    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.457 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.457    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.574 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.574    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.691 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.691    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.848 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.088    69.937    alum/temp_out0[12]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.332    70.269 r  alum/D_registers_q[7][11]_i_61/O
                         net (fo=1, routed)           0.000    70.269    alum/D_registers_q[7][11]_i_61_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    70.667 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.667    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.781 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.781    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.895 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.895    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.009 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.009    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.123 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.123    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.237 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.237    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.351 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.351    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.465 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.465    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.622 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.002    72.624    alum/temp_out0[11]
    SLICE_X34Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.424 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.424    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.541 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.541    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.658 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.658    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.775 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.775    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.892 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.892    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.009 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.009    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.126 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.126    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.243 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.243    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.400 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.879    75.279    alum/temp_out0[10]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.332    75.611 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.611    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.161 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.161    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.275 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.275    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.389 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.389    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.503 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.503    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.617 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.617    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.731 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.731    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.845 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.845    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.959 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.959    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.116 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.914    78.030    alum/temp_out0[9]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    78.359 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.359    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.892 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.892    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.009 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.009    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.126 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.126    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.243 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.243    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.360 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.360    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.477 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.477    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.594 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.594    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.711 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.711    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.868 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.057    80.925    alum/temp_out0[8]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.332    81.257 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.257    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.790 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.790    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.907 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.907    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.024 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.024    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.141 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.141    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.258 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.258    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.375 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.375    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.492 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.492    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.609 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.609    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.766 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.968    83.734    alum/temp_out0[7]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    84.066 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.066    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.616 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.616    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.730 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.730    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.844 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.844    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.958 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.958    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.072 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.072    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.186 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.186    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.300 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.300    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.414 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.414    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.571 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.990    86.561    alum/temp_out0[6]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.329    86.890 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.890    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.440 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.440    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.554 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.554    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.668 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.668    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.782 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.782    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.896 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.896    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.010 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.010    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.124 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.124    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.238 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.238    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.395 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.952    89.347    alum/temp_out0[5]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.676 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.676    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.226 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.226    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.340 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.340    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.454 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.454    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.568 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.568    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.682 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.682    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.796 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.796    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.910 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.910    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.024 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.024    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.181 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.957    92.138    alum/temp_out0[4]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.467 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.467    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.000 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.000    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.117 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.117    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.234 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.234    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.351 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.351    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.468 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.468    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.585 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.585    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.702 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.702    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.819 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.819    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.976 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.105    95.081    alum/temp_out0[3]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    95.869 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.869    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.983 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.983    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.097 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.097    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.211 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.211    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.325 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.325    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.439 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.439    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.553 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.553    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.667 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.667    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.824 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.948    97.772    alum/temp_out0[2]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.101 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.101    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.651 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.651    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.765 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.765    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.879 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.879    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.993 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.993    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.107 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.107    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.221 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.221    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.335 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.335    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.449 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.449    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.606 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.831   100.437    alum/temp_out0[1]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329   100.766 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.766    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.316 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.316    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.430 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.430    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.544 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.544    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.658 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.658    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.772 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.772    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.886 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.886    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.000 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.000    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.114 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.114    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.271 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.451   102.722    sm/temp_out0[0]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.329   103.051 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   103.658    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.124   103.782 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.304   104.086    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124   104.210 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.055   105.265    sm/M_alum_out[0]
    SLICE_X31Y8          LUT3 (Prop_lut3_I1_O)        0.118   105.383 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.578   105.961    sm/D_states_q[2]_i_19_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.326   106.287 r  sm/D_states_q[2]_i_6/O
                         net (fo=4, routed)           0.548   106.835    sm/D_states_q[2]_i_6_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I5_O)        0.124   106.959 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.000   106.959    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X30Y9          FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.443   115.959    sm/clk
    SLICE_X30Y9          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.274   116.233    
                         clock uncertainty           -0.035   116.198    
    SLICE_X30Y9          FDRE (Setup_fdre_C_D)        0.079   116.277    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.277    
                         arrival time                        -106.959    
  -------------------------------------------------------------------
                         slack                                  9.318    

Slack (MET) :             9.327ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.801ns  (logic 60.454ns (59.384%)  route 41.348ns (40.616%))
  Logic Levels:           326  (CARRY4=288 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.564     5.148    sm/clk
    SLICE_X31Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         1.735     7.339    sm/D_states_q[3]
    SLICE_X36Y1          LUT5 (Prop_lut5_I3_O)        0.152     7.491 f  sm/ram_reg_i_175/O
                         net (fo=2, routed)           0.958     8.449    sm/ram_reg_i_175_n_0
    SLICE_X41Y4          LUT6 (Prop_lut6_I3_O)        0.332     8.781 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.461     9.242    sm/ram_reg_i_148_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.366 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.040    10.406    L_reg/M_sm_ra1[0]
    SLICE_X47Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.530 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.186    11.716    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.124    11.840 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.593    12.432    sm/M_alum_a[31]
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.124    12.556 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.556    alum/S[0]
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.069 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.069    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.186 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.186    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.303 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.303    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.420 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.420    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.537 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.537    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.654 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.654    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.771 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.771    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.888 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.888    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.142 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.025    15.167    alum/temp_out0[31]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.367    15.534 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.534    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.084 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.084    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.198 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.198    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.312 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.312    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.426 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.426    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.540 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.540    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.654 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.654    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.768 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.882 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.882    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.039 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.950    17.989    alum/temp_out0[30]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    18.318 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.318    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.868 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.868    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.982 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.982    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.096 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.096    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.210 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.210    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.324 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.324    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.438 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.438    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.552    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.666 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.666    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.823 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.163    20.986    alum/temp_out0[29]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    21.315 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.315    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.848 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.848    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.965 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.965    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.082 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.082    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.199 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.199    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.316 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.316    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.433 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.433    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.550 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.550    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.667 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.667    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.824 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.907    23.731    alum/temp_out0[28]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.519 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.519    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.633    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.747 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.747    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.861 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.861    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.975 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.975    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.089 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.098    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.212 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.212    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.326 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.326    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.483 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.980    26.463    alum/temp_out0[27]
    SLICE_X52Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.263 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.263    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.380 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.380    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.497 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.497    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.614 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.614    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.731 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.740    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.857 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.857    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.974 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.974    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.091 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.091    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.248 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.017    29.265    alum/temp_out0[26]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    30.068 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.068    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.185 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.185    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.302 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.009    30.311    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.428 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.428    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.545 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.545    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.662 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.662    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.779 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.779    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.896 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.896    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.053 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.293    32.346    alum/temp_out0[25]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.332    32.678 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.678    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.228 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.228    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.342 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.342    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.456 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.456    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.570 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.579    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.693 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.693    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.807 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.807    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.921 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.921    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.035 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.035    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.192 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.029    35.220    alum/temp_out0[24]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.549 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.549    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.099 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.099    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.213 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.213    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.327 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.327    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.441 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.450    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.564 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.564    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.678 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.678    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.792 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.792    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.906 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.906    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.063 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.068    38.131    alum/temp_out0[23]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.329    38.460 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.460    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.010 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.010    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.124 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.124    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.238 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    39.247    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.361 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.361    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.475 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.475    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.589 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.589    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.703 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.703    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.817 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.817    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.974 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.339    41.313    alum/temp_out0[22]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.642 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.642    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.192 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.192    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.306 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.306    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.420 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.429    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.543 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.543    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.657 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.657    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.771 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.771    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.885 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.885    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.999 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.999    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.156 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.934    44.090    alum/temp_out0[21]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.419 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.419    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.969 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.969    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.083 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.083    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.197 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    45.206    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.320 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.320    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.434 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.434    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.548 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.548    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.662 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.662    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.776 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.776    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.933 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.121    47.054    alum/temp_out0[20]
    SLICE_X46Y21         LUT3 (Prop_lut3_I0_O)        0.329    47.383 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.383    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.916 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.916    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.033 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.033    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.150 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.150    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.267 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.276    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.393 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.393    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.510 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.510    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.627 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.627    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.744 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.744    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.901 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.085    49.986    alum/temp_out0[19]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.332    50.318 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.318    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.719 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.719    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.833 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.833    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.947 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.947    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.061 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    51.070    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.184 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.184    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.298 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.298    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.412 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.412    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.526 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.526    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.683 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.902    52.586    alum/temp_out0[18]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.915 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.915    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.465 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.465    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.579 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.579    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.693 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.702    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.816 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.816    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.930 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.930    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.044 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.044    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.158 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.158    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.272 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.272    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.429 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.028    55.457    alum/temp_out0[17]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.786 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.786    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.319 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.319    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.436 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.436    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.553 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.562    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.679 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.679    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.796 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.796    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.913 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.913    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.030 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.030    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.147 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.147    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.304 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.179    58.482    alum/temp_out0[16]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    58.814 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.814    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.364 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.364    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.478 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.478    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.592 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.592    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.706 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.706    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.820 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.820    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.934 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.943    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.057 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.057    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.171 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.171    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.328 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.998    61.326    alum/temp_out0[15]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    61.655 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.655    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.205 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.205    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.319 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.319    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.433 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.433    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.547 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.547    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.661 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.661    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.775 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.775    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.889 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    62.898    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.012 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.012    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.169 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.996    64.165    alum/temp_out0[14]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.494 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.494    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.044 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.044    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.158 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.158    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.272 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.272    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.386 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.386    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.500 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.614 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.614    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.728 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.728    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.842 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.851    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.008 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.003    67.010    alum/temp_out0[13]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.339 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.339    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.872 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.872    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.989 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.989    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.106 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.106    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.223 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.223    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.340 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.340    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.457 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.457    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.574 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.574    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.691 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.691    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.848 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.088    69.937    alum/temp_out0[12]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.332    70.269 r  alum/D_registers_q[7][11]_i_61/O
                         net (fo=1, routed)           0.000    70.269    alum/D_registers_q[7][11]_i_61_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    70.667 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.667    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.781 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.781    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.895 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.895    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.009 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.009    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.123 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.123    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.237 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.237    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.351 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.351    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.465 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.465    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.622 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.002    72.624    alum/temp_out0[11]
    SLICE_X34Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.424 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.424    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.541 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.541    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.658 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.658    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.775 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.775    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.892 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.892    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.009 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.009    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.126 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.126    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.243 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.243    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.400 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.879    75.279    alum/temp_out0[10]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.332    75.611 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.611    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.161 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.161    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.275 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.275    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.389 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.389    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.503 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.503    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.617 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.617    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.731 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.731    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.845 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.845    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.959 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.959    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.116 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.914    78.030    alum/temp_out0[9]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    78.359 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.359    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.892 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.892    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.009 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.009    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.126 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.126    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.243 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.243    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.360 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.360    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.477 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.477    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.594 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.594    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.711 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.711    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.868 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.057    80.925    alum/temp_out0[8]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.332    81.257 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.257    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.790 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.790    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.907 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.907    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.024 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.024    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.141 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.141    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.258 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.258    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.375 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.375    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.492 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.492    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.609 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.609    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.766 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.968    83.734    alum/temp_out0[7]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    84.066 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.066    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.616 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.616    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.730 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.730    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.844 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.844    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.958 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.958    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.072 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.072    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.186 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.186    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.300 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.300    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.414 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.414    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.571 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.990    86.561    alum/temp_out0[6]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.329    86.890 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.890    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.440 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.440    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.554 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.554    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.668 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.668    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.782 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.782    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.896 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.896    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.010 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.010    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.124 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.124    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.238 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.238    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.395 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.952    89.347    alum/temp_out0[5]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.676 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.676    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.226 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.226    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.340 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.340    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.454 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.454    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.568 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.568    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.682 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.682    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.796 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.796    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.910 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.910    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.024 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.024    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.181 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.957    92.138    alum/temp_out0[4]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.467 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.467    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.000 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.000    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.117 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.117    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.234 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.234    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.351 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.351    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.468 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.468    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.585 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.585    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.702 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.702    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.819 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.819    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.976 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.105    95.081    alum/temp_out0[3]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    95.869 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.869    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.983 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.983    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.097 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.097    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.211 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.211    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.325 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.325    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.439 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.439    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.553 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.553    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.667 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.667    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.824 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.948    97.772    alum/temp_out0[2]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.101 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.101    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.651 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.651    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.765 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.765    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.879 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.879    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.993 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.993    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.107 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.107    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.221 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.221    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.335 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.335    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.449 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.449    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.606 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.831   100.437    alum/temp_out0[1]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329   100.766 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.766    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.316 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.316    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.430 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.430    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.544 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.544    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.658 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.658    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.772 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.772    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.886 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.886    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.000 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.000    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.114 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.114    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.271 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.451   102.722    sm/temp_out0[0]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.329   103.051 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   103.658    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.124   103.782 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.304   104.086    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124   104.210 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.055   105.265    sm/M_alum_out[0]
    SLICE_X31Y8          LUT3 (Prop_lut3_I1_O)        0.118   105.383 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.578   105.961    sm/D_states_q[2]_i_19_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.326   106.287 r  sm/D_states_q[2]_i_6/O
                         net (fo=4, routed)           0.539   106.826    sm/D_states_q[2]_i_6_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I5_O)        0.124   106.950 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   106.950    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X30Y9          FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.443   115.959    sm/clk
    SLICE_X30Y9          FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.274   116.233    
                         clock uncertainty           -0.035   116.198    
    SLICE_X30Y9          FDRE (Setup_fdre_C_D)        0.079   116.277    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        116.277    
                         arrival time                        -106.950    
  -------------------------------------------------------------------
                         slack                                  9.327    

Slack (MET) :             9.476ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.650ns  (logic 60.454ns (59.472%)  route 41.196ns (40.528%))
  Logic Levels:           326  (CARRY4=288 LUT2=1 LUT3=28 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.564     5.148    sm/clk
    SLICE_X31Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[3]/Q
                         net (fo=248, routed)         1.735     7.339    sm/D_states_q[3]
    SLICE_X36Y1          LUT5 (Prop_lut5_I3_O)        0.152     7.491 f  sm/ram_reg_i_175/O
                         net (fo=2, routed)           0.958     8.449    sm/ram_reg_i_175_n_0
    SLICE_X41Y4          LUT6 (Prop_lut6_I3_O)        0.332     8.781 r  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.461     9.242    sm/ram_reg_i_148_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.366 r  sm/ram_reg_i_119/O
                         net (fo=64, routed)          1.040    10.406    L_reg/M_sm_ra1[0]
    SLICE_X47Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.530 r  L_reg/D_registers_q[7][31]_i_118/O
                         net (fo=2, routed)           1.186    11.716    L_reg/D_registers_q[7][31]_i_118_n_0
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.124    11.840 r  L_reg/D_registers_q[7][31]_i_69/O
                         net (fo=45, routed)          0.593    12.432    sm/M_alum_a[31]
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.124    12.556 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.556    alum/S[0]
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.069 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    13.069    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.186 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    13.186    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.303 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.303    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.420 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.420    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.537 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.537    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.654 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.654    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.771 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.771    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.888 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.888    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.142 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.025    15.167    alum/temp_out0[31]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.367    15.534 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.534    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.084 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.084    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.198 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.198    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.312 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.312    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.426 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.426    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.540 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.540    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.654 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.654    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.768 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.768    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.882 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.882    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.039 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.950    17.989    alum/temp_out0[30]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    18.318 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.318    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.868 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.868    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.982 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.982    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.096 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.096    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.210 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.210    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.324 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.324    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.438 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.438    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.552 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.552    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.666 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.666    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.823 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.163    20.986    alum/temp_out0[29]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.329    21.315 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    21.315    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.848 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.848    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.965 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.965    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.082 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.082    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.199 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    22.199    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.316 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.316    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.433 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.433    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.550 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.550    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.667 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.000    22.667    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.824 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.907    23.731    alum/temp_out0[28]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    24.519 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.519    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.633 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.633    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.747 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.747    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.861 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.861    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.975 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.975    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.089 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    25.098    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.212 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.212    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.326 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.326    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.483 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.980    26.463    alum/temp_out0[27]
    SLICE_X52Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    27.263 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.263    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.380 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.380    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.497 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.497    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.614 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.614    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.731 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.740    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.857 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.857    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.974 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.974    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.091 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.091    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.248 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.017    29.265    alum/temp_out0[26]
    SLICE_X50Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    30.068 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.068    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.185 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.185    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.302 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.009    30.311    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.428 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.428    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.545 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.545    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.662 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.662    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.779 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.779    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.896 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.896    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.053 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.293    32.346    alum/temp_out0[25]
    SLICE_X47Y21         LUT3 (Prop_lut3_I0_O)        0.332    32.678 r  alum/D_registers_q[7][24]_i_53/O
                         net (fo=1, routed)           0.000    32.678    alum/D_registers_q[7][24]_i_53_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.228 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.228    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.342 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.342    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.456 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.456    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.570 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.009    33.579    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.693 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.693    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.807 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.807    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.921 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.921    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.035 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.035    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.192 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.029    35.220    alum/temp_out0[24]
    SLICE_X48Y21         LUT3 (Prop_lut3_I0_O)        0.329    35.549 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.549    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.099 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.099    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.213 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.213    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.327 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.327    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.441 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.009    36.450    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.564 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.564    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.678 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.678    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.792 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.792    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.906 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.906    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.063 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.068    38.131    alum/temp_out0[23]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.329    38.460 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.460    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.010 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.010    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.124 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.124    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.238 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    39.247    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.361 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.361    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.475 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.475    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.589 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.589    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.703 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.703    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.817 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.817    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.974 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.339    41.313    alum/temp_out0[22]
    SLICE_X45Y22         LUT3 (Prop_lut3_I0_O)        0.329    41.642 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.642    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.192 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.192    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.306 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.306    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.420 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.009    42.429    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.543 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.543    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.657 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.657    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.771 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.771    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.885 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.885    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.999 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.999    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.156 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.934    44.090    alum/temp_out0[21]
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.419 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.419    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.969 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.969    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.083 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.083    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.197 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    45.206    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.320 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.320    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.434 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.434    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.548 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.548    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.662 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.662    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.776 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.776    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.933 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.121    47.054    alum/temp_out0[20]
    SLICE_X46Y21         LUT3 (Prop_lut3_I0_O)        0.329    47.383 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    47.383    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.916 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.916    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.033 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.033    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.150 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.150    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.267 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    48.276    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.393 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.393    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.510 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.510    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.627 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.627    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.744 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.744    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.901 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.085    49.986    alum/temp_out0[19]
    SLICE_X37Y21         LUT3 (Prop_lut3_I0_O)        0.332    50.318 r  alum/D_registers_q[7][18]_i_61/O
                         net (fo=1, routed)           0.000    50.318    alum/D_registers_q[7][18]_i_61_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    50.719 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.719    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.833 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.833    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.947 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.947    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.061 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    51.070    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.184 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.184    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.298 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.298    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.412 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.412    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.526 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.526    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.683 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.902    52.586    alum/temp_out0[18]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    52.915 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.915    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.465 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.465    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.579 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.579    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.693 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    53.702    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.816 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.816    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.930 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.930    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.044 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.044    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.158 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.158    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.272 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.272    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.429 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.028    55.457    alum/temp_out0[17]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    55.786 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.786    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.319 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.319    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.436 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.436    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.553 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.009    56.562    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.679 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.679    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.796 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.796    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.913 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.913    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.030 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.030    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.147 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.147    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.304 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.179    58.482    alum/temp_out0[16]
    SLICE_X41Y19         LUT3 (Prop_lut3_I0_O)        0.332    58.814 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.814    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.364 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.364    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.478 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.478    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.592 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.592    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.706 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.706    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.820 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.820    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.934 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.943    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.057 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.057    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.171 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.171    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.328 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.998    61.326    alum/temp_out0[15]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.329    61.655 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.655    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.205 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.205    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.319 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.319    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.433 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.433    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.547 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.547    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.661 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.661    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.775 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.775    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.889 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.009    62.898    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.012 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.012    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.169 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.996    64.165    alum/temp_out0[14]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    64.494 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.494    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.044 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.044    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.158 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.158    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.272 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.272    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.386 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.386    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.500 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.614 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.614    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.728 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.728    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.842 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.009    65.851    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.008 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.003    67.010    alum/temp_out0[13]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.329    67.339 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.339    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.872 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.872    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.989 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.989    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.106 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.106    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.223 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.223    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.340 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.340    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.457 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.457    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.574 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.574    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.691 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.691    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.848 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.088    69.937    alum/temp_out0[12]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.332    70.269 r  alum/D_registers_q[7][11]_i_61/O
                         net (fo=1, routed)           0.000    70.269    alum/D_registers_q[7][11]_i_61_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    70.667 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.667    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.781 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.781    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.895 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.895    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.009 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.009    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.123 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.123    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.237 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.237    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.351 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.351    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.465 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.465    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.622 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.002    72.624    alum/temp_out0[11]
    SLICE_X34Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    73.424 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.424    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.541 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.541    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.658 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.658    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.775 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.775    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.892 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.892    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.009 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.009    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.126 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.126    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.243 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.243    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.400 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.879    75.279    alum/temp_out0[10]
    SLICE_X35Y13         LUT3 (Prop_lut3_I0_O)        0.332    75.611 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.611    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.161 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.161    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.275 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.275    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.389 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.389    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.503 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.503    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.617 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.617    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.731 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.731    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.845 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.845    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.959 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.959    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.116 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.914    78.030    alum/temp_out0[9]
    SLICE_X38Y12         LUT3 (Prop_lut3_I0_O)        0.329    78.359 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.359    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.892 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.892    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.009 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.009    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.126 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.126    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.243 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.243    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.360 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.360    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.477 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.477    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.594 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.594    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.711 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.711    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.868 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.057    80.925    alum/temp_out0[8]
    SLICE_X46Y12         LUT3 (Prop_lut3_I0_O)        0.332    81.257 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    81.257    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    81.790 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.790    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.907 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.907    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.024 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.024    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.141 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.141    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.258 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.258    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.375 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.375    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.492 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.492    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.609 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.609    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.766 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.968    83.734    alum/temp_out0[7]
    SLICE_X44Y11         LUT3 (Prop_lut3_I0_O)        0.332    84.066 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.066    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.616 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.616    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.730 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.730    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.844 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.844    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.958 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.958    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.072 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.072    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.186 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.186    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.300 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.300    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.414 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.414    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.571 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.990    86.561    alum/temp_out0[6]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.329    86.890 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.890    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.440 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.440    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.554 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.554    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.668 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.668    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.782 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.782    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.896 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.896    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.010 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.010    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.124 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.124    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.238 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.238    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.395 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.952    89.347    alum/temp_out0[5]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    89.676 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.676    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.226 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.226    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.340 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.340    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.454 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.454    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.568 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.568    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.682 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.682    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.796 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.796    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.910 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.910    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.024 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.024    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.181 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.957    92.138    alum/temp_out0[4]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.467 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.467    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.000 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.000    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.117 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.117    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.234 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.234    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.351 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.351    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.468 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.468    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.585 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.585    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.702 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.702    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.819 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.819    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.976 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.105    95.081    alum/temp_out0[3]
    SLICE_X39Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    95.869 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.869    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.983 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.983    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.097 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.097    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.211 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.211    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.325 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.325    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.439 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.439    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.553 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.553    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.667 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.667    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.824 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.948    97.772    alum/temp_out0[2]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.101 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.101    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.651 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.651    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.765 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.765    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.879 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.879    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.993 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.993    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.107 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.107    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.221 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.221    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.335 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.335    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.449 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.449    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.606 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.831   100.437    alum/temp_out0[1]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.329   100.766 r  alum/D_registers_q[7][0]_i_82/O
                         net (fo=1, routed)           0.000   100.766    alum/D_registers_q[7][0]_i_82_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.316 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   101.316    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.430 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   101.430    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.544 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   101.544    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.658 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   101.658    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.772 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.772    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.886 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.886    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.000 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   102.000    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.114 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.114    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.271 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.451   102.722    sm/temp_out0[0]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.329   103.051 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.606   103.658    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X42Y19         LUT4 (Prop_lut4_I1_O)        0.124   103.782 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.304   104.086    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.124   104.210 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.055   105.265    sm/M_alum_out[0]
    SLICE_X31Y8          LUT3 (Prop_lut3_I1_O)        0.118   105.383 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.578   105.961    sm/D_states_q[2]_i_19_n_0
    SLICE_X31Y9          LUT6 (Prop_lut6_I3_O)        0.326   106.287 r  sm/D_states_q[2]_i_6/O
                         net (fo=4, routed)           0.388   106.675    sm/D_states_q[2]_i_6_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I5_O)        0.124   106.799 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   106.799    sm/D_states_d__0[2]
    SLICE_X30Y9          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.443   115.959    sm/clk
    SLICE_X30Y9          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.274   116.233    
                         clock uncertainty           -0.035   116.198    
    SLICE_X30Y9          FDRE (Setup_fdre_C_D)        0.077   116.275    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.275    
                         arrival time                        -106.799    
  -------------------------------------------------------------------
                         slack                                  9.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.032%)  route 0.286ns (66.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.286     1.935    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.032%)  route 0.286ns (66.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.286     1.935    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.032%)  route 0.286ns (66.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.286     1.935    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.032%)  route 0.286ns (66.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.286     1.935    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.080%)  route 0.285ns (66.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.285     1.934    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.080%)  route 0.285ns (66.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.285     1.934    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.080%)  route 0.285ns (66.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.285     1.934    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.080%)  route 0.285ns (66.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y0          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.285     1.934    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1021098910[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1021098910[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.552     1.496    forLoop_idx_0_1021098910[3].cond_butt_dirs/sync/clk
    SLICE_X35Y28         FDRE                                         r  forLoop_idx_0_1021098910[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  forLoop_idx_0_1021098910[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.693    forLoop_idx_0_1021098910[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X35Y28         FDRE                                         r  forLoop_idx_0_1021098910[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.819     2.009    forLoop_idx_0_1021098910[3].cond_butt_dirs/sync/clk
    SLICE_X35Y28         FDRE                                         r  forLoop_idx_0_1021098910[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.496    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.075     1.571    forLoop_idx_0_1021098910[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.562     1.506    cond_butt_next_play/sync/clk
    SLICE_X15Y13         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.703    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X15Y13         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.831     2.021    cond_butt_next_play/sync/clk
    SLICE_X15Y13         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X15Y13         FDRE (Hold_fdre_C_D)         0.075     1.581    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y3    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y24   D_buff1_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y9    D_buff1_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y8    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y13   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y9    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y12   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y13   L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.902ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.463ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.704ns (16.687%)  route 3.515ns (83.313%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.563     5.147    sm/clk
    SLICE_X32Y10         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         1.204     6.807    sm/D_states_q_reg[0]_rep_1
    SLICE_X30Y8          LUT2 (Prop_lut2_I1_O)        0.124     6.931 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           1.746     8.677    sm/D_stage_q[3]_i_3_n_0
    SLICE_X29Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.801 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.565     9.366    fifo_reset_cond/AS[0]
    SLICE_X29Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.448   115.964    fifo_reset_cond/clk
    SLICE_X29Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X29Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.829    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                106.463    

Slack (MET) :             106.463ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.704ns (16.687%)  route 3.515ns (83.313%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.563     5.147    sm/clk
    SLICE_X32Y10         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         1.204     6.807    sm/D_states_q_reg[0]_rep_1
    SLICE_X30Y8          LUT2 (Prop_lut2_I1_O)        0.124     6.931 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           1.746     8.677    sm/D_stage_q[3]_i_3_n_0
    SLICE_X29Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.801 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.565     9.366    fifo_reset_cond/AS[0]
    SLICE_X29Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.448   115.964    fifo_reset_cond/clk
    SLICE_X29Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X29Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.829    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                106.463    

Slack (MET) :             106.463ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.704ns (16.687%)  route 3.515ns (83.313%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.563     5.147    sm/clk
    SLICE_X32Y10         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         1.204     6.807    sm/D_states_q_reg[0]_rep_1
    SLICE_X30Y8          LUT2 (Prop_lut2_I1_O)        0.124     6.931 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           1.746     8.677    sm/D_stage_q[3]_i_3_n_0
    SLICE_X29Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.801 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.565     9.366    fifo_reset_cond/AS[0]
    SLICE_X29Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.448   115.964    fifo_reset_cond/clk
    SLICE_X29Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X29Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.829    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                106.463    

Slack (MET) :             106.463ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.704ns (16.687%)  route 3.515ns (83.313%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.563     5.147    sm/clk
    SLICE_X32Y10         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDSE (Prop_fdse_C_Q)         0.456     5.603 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=121, routed)         1.204     6.807    sm/D_states_q_reg[0]_rep_1
    SLICE_X30Y8          LUT2 (Prop_lut2_I1_O)        0.124     6.931 f  sm/D_stage_q[3]_i_3/O
                         net (fo=8, routed)           1.746     8.677    sm/D_stage_q[3]_i_3_n_0
    SLICE_X29Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.801 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.565     9.366    fifo_reset_cond/AS[0]
    SLICE_X29Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.448   115.964    fifo_reset_cond/clk
    SLICE_X29Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X29Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.829    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                106.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.323%)  route 0.888ns (82.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.562     1.506    sm/clk
    SLICE_X36Y8          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDSE (Prop_fdse_C_Q)         0.141     1.647 r  sm/D_states_q_reg[7]/Q
                         net (fo=190, routed)         0.674     2.320    sm/D_states_q[7]
    SLICE_X29Y2          LUT6 (Prop_lut6_I3_O)        0.045     2.365 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.214     2.579    fifo_reset_cond/AS[0]
    SLICE_X29Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.834     2.024    fifo_reset_cond/clk
    SLICE_X29Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.773    
    SLICE_X29Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.678    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.323%)  route 0.888ns (82.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.562     1.506    sm/clk
    SLICE_X36Y8          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDSE (Prop_fdse_C_Q)         0.141     1.647 r  sm/D_states_q_reg[7]/Q
                         net (fo=190, routed)         0.674     2.320    sm/D_states_q[7]
    SLICE_X29Y2          LUT6 (Prop_lut6_I3_O)        0.045     2.365 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.214     2.579    fifo_reset_cond/AS[0]
    SLICE_X29Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.834     2.024    fifo_reset_cond/clk
    SLICE_X29Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.773    
    SLICE_X29Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.678    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.323%)  route 0.888ns (82.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.562     1.506    sm/clk
    SLICE_X36Y8          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDSE (Prop_fdse_C_Q)         0.141     1.647 r  sm/D_states_q_reg[7]/Q
                         net (fo=190, routed)         0.674     2.320    sm/D_states_q[7]
    SLICE_X29Y2          LUT6 (Prop_lut6_I3_O)        0.045     2.365 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.214     2.579    fifo_reset_cond/AS[0]
    SLICE_X29Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.834     2.024    fifo_reset_cond/clk
    SLICE_X29Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.773    
    SLICE_X29Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.678    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.186ns (17.323%)  route 0.888ns (82.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.562     1.506    sm/clk
    SLICE_X36Y8          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDSE (Prop_fdse_C_Q)         0.141     1.647 r  sm/D_states_q_reg[7]/Q
                         net (fo=190, routed)         0.674     2.320    sm/D_states_q[7]
    SLICE_X29Y2          LUT6 (Prop_lut6_I3_O)        0.045     2.365 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.214     2.579    fifo_reset_cond/AS[0]
    SLICE_X29Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.834     2.024    fifo_reset_cond/clk
    SLICE_X29Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.773    
    SLICE_X29Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.678    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.902    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.460ns  (logic 11.120ns (29.686%)  route 26.339ns (70.314%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=5 LUT4=2 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X50Y7          FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=13, routed)          1.260     6.933    L_reg/M_sm_pbc[5]
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.057 f  L_reg/L_78daf1a9_remainder0_carry__0_i_12__0/O
                         net (fo=2, routed)           0.823     7.879    L_reg/L_78daf1a9_remainder0_carry__0_i_12__0_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.003 r  L_reg/L_78daf1a9_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.684     9.687    L_reg/L_78daf1a9_remainder0_carry__0_i_9__0_n_0
    SLICE_X57Y6          LUT2 (Prop_lut2_I1_O)        0.124     9.811 f  L_reg/L_78daf1a9_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.433    10.245    L_reg/L_78daf1a9_remainder0_carry_i_15__0_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.369 r  L_reg/L_78daf1a9_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.733    11.101    L_reg/L_78daf1a9_remainder0_carry_i_8__0_n_0
    SLICE_X57Y4          LUT2 (Prop_lut2_I0_O)        0.124    11.225 r  L_reg/L_78daf1a9_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.401    11.626    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.022 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.022    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.139 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.139    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry__0_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.378 f  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.132    13.510    L_reg/L_78daf1a9_remainder0_1[10]
    SLICE_X53Y8          LUT5 (Prop_lut5_I0_O)        0.301    13.811 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.163    14.974    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X51Y5          LUT4 (Prop_lut4_I0_O)        0.124    15.098 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.950    16.049    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.173 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.812    16.985    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I2_O)        0.152    17.137 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.019    18.156    L_reg/i__carry_i_20__2_n_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I1_O)        0.354    18.510 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.989    19.499    L_reg/i__carry_i_11__1_n_0
    SLICE_X52Y3          LUT2 (Prop_lut2_I1_O)        0.332    19.831 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.659    20.490    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.010 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.010    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.127 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.127    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.346 f  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.950    22.296    L_reg/L_78daf1a9_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X52Y5          LUT5 (Prop_lut5_I2_O)        0.295    22.591 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.125    23.716    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X52Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.840 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.272    25.112    L_reg/i__carry_i_14__0_0
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.150    25.262 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           1.004    26.266    L_reg/i__carry_i_25__1_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.326    26.592 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.805    27.397    L_reg/i__carry_i_20__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I2_O)        0.124    27.521 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.432    27.953    L_reg/i__carry_i_13__1_n_0
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.118    28.071 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.735    28.805    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X53Y3          LUT5 (Prop_lut5_I0_O)        0.326    29.131 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.131    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.681 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.681    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.795 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.795    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.129 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.780    30.909    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.303    31.212 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.880    32.092    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.216 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.119    33.335    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y5          LUT3 (Prop_lut3_I1_O)        0.124    33.459 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.011    34.470    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I4_O)        0.124    34.594 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.078    35.672    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I1_O)        0.154    35.826 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.091    38.917    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    42.614 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.614    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.384ns  (logic 10.903ns (29.165%)  route 26.481ns (70.835%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=6 LUT4=1 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X50Y7          FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=13, routed)          1.260     6.933    L_reg/M_sm_pbc[5]
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.057 f  L_reg/L_78daf1a9_remainder0_carry__0_i_12__0/O
                         net (fo=2, routed)           0.823     7.879    L_reg/L_78daf1a9_remainder0_carry__0_i_12__0_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.003 r  L_reg/L_78daf1a9_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.684     9.687    L_reg/L_78daf1a9_remainder0_carry__0_i_9__0_n_0
    SLICE_X57Y6          LUT2 (Prop_lut2_I1_O)        0.124     9.811 f  L_reg/L_78daf1a9_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.433    10.245    L_reg/L_78daf1a9_remainder0_carry_i_15__0_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.369 r  L_reg/L_78daf1a9_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.733    11.101    L_reg/L_78daf1a9_remainder0_carry_i_8__0_n_0
    SLICE_X57Y4          LUT2 (Prop_lut2_I0_O)        0.124    11.225 r  L_reg/L_78daf1a9_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.401    11.626    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.022 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.022    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.139 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.139    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry__0_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.378 f  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.132    13.510    L_reg/L_78daf1a9_remainder0_1[10]
    SLICE_X53Y8          LUT5 (Prop_lut5_I0_O)        0.301    13.811 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.163    14.974    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X51Y5          LUT4 (Prop_lut4_I0_O)        0.124    15.098 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.950    16.049    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.173 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.812    16.985    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I2_O)        0.152    17.137 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.019    18.156    L_reg/i__carry_i_20__2_n_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I1_O)        0.354    18.510 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.989    19.499    L_reg/i__carry_i_11__1_n_0
    SLICE_X52Y3          LUT2 (Prop_lut2_I1_O)        0.332    19.831 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.659    20.490    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.010 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.010    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.127 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.127    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.346 f  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.950    22.296    L_reg/L_78daf1a9_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X52Y5          LUT5 (Prop_lut5_I2_O)        0.295    22.591 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.125    23.716    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X52Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.840 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.272    25.112    L_reg/i__carry_i_14__0_0
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.150    25.262 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           1.004    26.266    L_reg/i__carry_i_25__1_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.326    26.592 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.805    27.397    L_reg/i__carry_i_20__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I2_O)        0.124    27.521 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.432    27.953    L_reg/i__carry_i_13__1_n_0
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.118    28.071 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.735    28.805    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X53Y3          LUT5 (Prop_lut5_I0_O)        0.326    29.131 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.131    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.681 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.681    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.795 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.795    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.129 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.780    30.909    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.303    31.212 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.880    32.092    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.216 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.119    33.335    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y5          LUT3 (Prop_lut3_I1_O)        0.124    33.459 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.011    34.470    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I4_O)        0.124    34.594 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.079    35.673    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y5          LUT3 (Prop_lut3_I1_O)        0.124    35.797 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.231    39.028    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    42.538 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.538    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.220ns  (logic 10.939ns (29.392%)  route 26.280ns (70.608%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=3 LUT4=4 LUT5=8 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.838     7.449    L_reg/M_sm_timer[8]
    SLICE_X48Y7          LUT5 (Prop_lut5_I1_O)        0.124     7.573 f  L_reg/L_78daf1a9_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.178     8.750    L_reg/L_78daf1a9_remainder0_carry_i_24__1_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.874 f  L_reg/L_78daf1a9_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.855     9.729    L_reg/L_78daf1a9_remainder0_carry_i_12__1_n_0
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.152     9.881 f  L_reg/L_78daf1a9_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.549    L_reg/L_78daf1a9_remainder0_carry_i_20__1_n_0
    SLICE_X45Y4          LUT5 (Prop_lut5_I4_O)        0.360    10.909 r  L_reg/L_78daf1a9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.849    11.758    L_reg/L_78daf1a9_remainder0_carry_i_10__1_n_0
    SLICE_X47Y3          LUT4 (Prop_lut4_I1_O)        0.326    12.084 r  L_reg/L_78daf1a9_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.084    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X47Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.634 r  timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.634    timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.856 f  timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.137    13.993    L_reg/L_78daf1a9_remainder0_3[4]
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.327    14.320 f  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.880    15.200    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X44Y0          LUT5 (Prop_lut5_I2_O)        0.332    15.532 r  L_reg/i__carry_i_25__4/O
                         net (fo=1, routed)           0.812    16.345    L_reg/i__carry_i_25__4_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I5_O)        0.124    16.469 f  L_reg/i__carry_i_22__1/O
                         net (fo=4, routed)           0.876    17.345    L_reg/i__carry_i_22__1_n_0
    SLICE_X45Y2          LUT5 (Prop_lut5_I3_O)        0.150    17.495 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.602    18.097    L_reg/i__carry_i_19__3_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I1_O)        0.326    18.423 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.681    19.104    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I3_O)        0.124    19.228 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.850    20.078    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X46Y1          LUT6 (Prop_lut6_I2_O)        0.124    20.202 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.202    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X46Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.582 r  timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.582    timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.897 r  timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.875    21.771    L_reg/L_78daf1a9_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X47Y2          LUT5 (Prop_lut5_I0_O)        0.307    22.078 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           1.122    23.200    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X47Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.324 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.242    24.566    timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__0_0
    SLICE_X50Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.690 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.761    25.451    L_reg/i__carry_i_13__3_0
    SLICE_X51Y2          LUT5 (Prop_lut5_I1_O)        0.124    25.575 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.599    26.175    L_reg/i__carry_i_18__3_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.124    26.299 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.838    27.137    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.289 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.442    27.732    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X48Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.058 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.058    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.608 r  timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.608    timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.847 r  timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    29.663    timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X49Y2          LUT6 (Prop_lut6_I4_O)        0.302    29.965 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    30.773    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.897 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.042    31.939    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I2_O)        0.124    32.063 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.656    32.719    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.843 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.834    33.677    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X51Y3          LUT4 (Prop_lut4_I0_O)        0.124    33.801 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.018    38.818    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.374 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.374    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.108ns  (logic 11.130ns (29.992%)  route 25.979ns (70.008%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=5 LUT4=2 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X50Y7          FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=13, routed)          1.260     6.933    L_reg/M_sm_pbc[5]
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.057 f  L_reg/L_78daf1a9_remainder0_carry__0_i_12__0/O
                         net (fo=2, routed)           0.823     7.879    L_reg/L_78daf1a9_remainder0_carry__0_i_12__0_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.003 r  L_reg/L_78daf1a9_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.684     9.687    L_reg/L_78daf1a9_remainder0_carry__0_i_9__0_n_0
    SLICE_X57Y6          LUT2 (Prop_lut2_I1_O)        0.124     9.811 f  L_reg/L_78daf1a9_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.433    10.245    L_reg/L_78daf1a9_remainder0_carry_i_15__0_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.369 r  L_reg/L_78daf1a9_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.733    11.101    L_reg/L_78daf1a9_remainder0_carry_i_8__0_n_0
    SLICE_X57Y4          LUT2 (Prop_lut2_I0_O)        0.124    11.225 r  L_reg/L_78daf1a9_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.401    11.626    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.022 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.022    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.139 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.139    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry__0_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.378 f  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.132    13.510    L_reg/L_78daf1a9_remainder0_1[10]
    SLICE_X53Y8          LUT5 (Prop_lut5_I0_O)        0.301    13.811 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.163    14.974    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X51Y5          LUT4 (Prop_lut4_I0_O)        0.124    15.098 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.950    16.049    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.173 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.812    16.985    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I2_O)        0.152    17.137 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.019    18.156    L_reg/i__carry_i_20__2_n_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I1_O)        0.354    18.510 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.989    19.499    L_reg/i__carry_i_11__1_n_0
    SLICE_X52Y3          LUT2 (Prop_lut2_I1_O)        0.332    19.831 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.659    20.490    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.010 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.010    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.127 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.127    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.346 f  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.950    22.296    L_reg/L_78daf1a9_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X52Y5          LUT5 (Prop_lut5_I2_O)        0.295    22.591 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.125    23.716    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X52Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.840 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.272    25.112    L_reg/i__carry_i_14__0_0
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.150    25.262 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           1.004    26.266    L_reg/i__carry_i_25__1_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.326    26.592 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.805    27.397    L_reg/i__carry_i_20__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I2_O)        0.124    27.521 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.432    27.953    L_reg/i__carry_i_13__1_n_0
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.118    28.071 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.735    28.805    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X53Y3          LUT5 (Prop_lut5_I0_O)        0.326    29.131 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.131    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.681 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.681    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.795 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.795    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.129 f  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.780    30.909    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.303    31.212 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.880    32.092    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.216 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.119    33.335    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y5          LUT3 (Prop_lut3_I1_O)        0.124    33.459 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.013    34.472    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I3_O)        0.124    34.596 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.056    35.652    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I2_O)        0.152    35.804 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.750    38.554    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    42.263 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.263    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.055ns  (logic 10.907ns (29.435%)  route 26.148ns (70.566%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=5 LUT4=2 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X50Y7          FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=13, routed)          1.260     6.933    L_reg/M_sm_pbc[5]
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.057 f  L_reg/L_78daf1a9_remainder0_carry__0_i_12__0/O
                         net (fo=2, routed)           0.823     7.879    L_reg/L_78daf1a9_remainder0_carry__0_i_12__0_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.003 r  L_reg/L_78daf1a9_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.684     9.687    L_reg/L_78daf1a9_remainder0_carry__0_i_9__0_n_0
    SLICE_X57Y6          LUT2 (Prop_lut2_I1_O)        0.124     9.811 f  L_reg/L_78daf1a9_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.433    10.245    L_reg/L_78daf1a9_remainder0_carry_i_15__0_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.369 r  L_reg/L_78daf1a9_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.733    11.101    L_reg/L_78daf1a9_remainder0_carry_i_8__0_n_0
    SLICE_X57Y4          LUT2 (Prop_lut2_I0_O)        0.124    11.225 r  L_reg/L_78daf1a9_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.401    11.626    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.022 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.022    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.139 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.139    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry__0_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.378 f  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.132    13.510    L_reg/L_78daf1a9_remainder0_1[10]
    SLICE_X53Y8          LUT5 (Prop_lut5_I0_O)        0.301    13.811 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.163    14.974    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X51Y5          LUT4 (Prop_lut4_I0_O)        0.124    15.098 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.950    16.049    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.173 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.812    16.985    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I2_O)        0.152    17.137 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.019    18.156    L_reg/i__carry_i_20__2_n_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I1_O)        0.354    18.510 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.989    19.499    L_reg/i__carry_i_11__1_n_0
    SLICE_X52Y3          LUT2 (Prop_lut2_I1_O)        0.332    19.831 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.659    20.490    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.010 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.010    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.127 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.127    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.346 f  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.950    22.296    L_reg/L_78daf1a9_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X52Y5          LUT5 (Prop_lut5_I2_O)        0.295    22.591 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.125    23.716    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X52Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.840 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.272    25.112    L_reg/i__carry_i_14__0_0
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.150    25.262 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           1.004    26.266    L_reg/i__carry_i_25__1_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.326    26.592 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.805    27.397    L_reg/i__carry_i_20__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I2_O)        0.124    27.521 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.432    27.953    L_reg/i__carry_i_13__1_n_0
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.118    28.071 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.735    28.805    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X53Y3          LUT5 (Prop_lut5_I0_O)        0.326    29.131 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.131    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.681 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.681    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.795 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.795    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.129 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.780    30.909    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.303    31.212 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.880    32.092    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.216 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.119    33.335    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y5          LUT3 (Prop_lut3_I1_O)        0.124    33.459 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.011    34.470    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I4_O)        0.124    34.594 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.906    35.500    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I2_O)        0.124    35.624 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.071    38.696    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    42.210 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.210    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.010ns  (logic 10.937ns (29.552%)  route 26.072ns (70.448%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=4 LUT4=3 LUT5=8 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.838     7.449    L_reg/M_sm_timer[8]
    SLICE_X48Y7          LUT5 (Prop_lut5_I1_O)        0.124     7.573 f  L_reg/L_78daf1a9_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.178     8.750    L_reg/L_78daf1a9_remainder0_carry_i_24__1_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.874 f  L_reg/L_78daf1a9_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.855     9.729    L_reg/L_78daf1a9_remainder0_carry_i_12__1_n_0
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.152     9.881 f  L_reg/L_78daf1a9_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.549    L_reg/L_78daf1a9_remainder0_carry_i_20__1_n_0
    SLICE_X45Y4          LUT5 (Prop_lut5_I4_O)        0.360    10.909 r  L_reg/L_78daf1a9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.849    11.758    L_reg/L_78daf1a9_remainder0_carry_i_10__1_n_0
    SLICE_X47Y3          LUT4 (Prop_lut4_I1_O)        0.326    12.084 r  L_reg/L_78daf1a9_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.084    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X47Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.634 r  timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.634    timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.856 f  timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.137    13.993    L_reg/L_78daf1a9_remainder0_3[4]
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.327    14.320 f  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.880    15.200    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X44Y0          LUT5 (Prop_lut5_I2_O)        0.332    15.532 r  L_reg/i__carry_i_25__4/O
                         net (fo=1, routed)           0.812    16.345    L_reg/i__carry_i_25__4_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I5_O)        0.124    16.469 f  L_reg/i__carry_i_22__1/O
                         net (fo=4, routed)           0.876    17.345    L_reg/i__carry_i_22__1_n_0
    SLICE_X45Y2          LUT5 (Prop_lut5_I3_O)        0.150    17.495 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.602    18.097    L_reg/i__carry_i_19__3_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I1_O)        0.326    18.423 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.681    19.104    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I3_O)        0.124    19.228 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.850    20.078    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X46Y1          LUT6 (Prop_lut6_I2_O)        0.124    20.202 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.202    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X46Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.582 r  timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.582    timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.897 r  timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.875    21.771    L_reg/L_78daf1a9_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X47Y2          LUT5 (Prop_lut5_I0_O)        0.307    22.078 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           1.122    23.200    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X47Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.324 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.242    24.566    timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__0_0
    SLICE_X50Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.690 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.761    25.451    L_reg/i__carry_i_13__3_0
    SLICE_X51Y2          LUT5 (Prop_lut5_I1_O)        0.124    25.575 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.599    26.175    L_reg/i__carry_i_18__3_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.124    26.299 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.838    27.137    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.289 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.442    27.732    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X48Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.058 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.058    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.608 r  timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.608    timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.847 r  timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    29.663    timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X49Y2          LUT6 (Prop_lut6_I4_O)        0.302    29.965 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    30.773    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.897 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.042    31.939    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I2_O)        0.124    32.063 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.656    32.719    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.843 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.839    33.682    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.124    33.806 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.805    38.611    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    42.164 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.164    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.966ns  (logic 11.139ns (30.132%)  route 25.827ns (69.868%))
  Logic Levels:           31  (CARRY4=6 LUT2=1 LUT3=3 LUT4=4 LUT5=8 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.838     7.449    L_reg/M_sm_timer[8]
    SLICE_X48Y7          LUT5 (Prop_lut5_I1_O)        0.124     7.573 f  L_reg/L_78daf1a9_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.178     8.750    L_reg/L_78daf1a9_remainder0_carry_i_24__1_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.124     8.874 f  L_reg/L_78daf1a9_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.855     9.729    L_reg/L_78daf1a9_remainder0_carry_i_12__1_n_0
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.152     9.881 f  L_reg/L_78daf1a9_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.549    L_reg/L_78daf1a9_remainder0_carry_i_20__1_n_0
    SLICE_X45Y4          LUT5 (Prop_lut5_I4_O)        0.360    10.909 r  L_reg/L_78daf1a9_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.849    11.758    L_reg/L_78daf1a9_remainder0_carry_i_10__1_n_0
    SLICE_X47Y3          LUT4 (Prop_lut4_I1_O)        0.326    12.084 r  L_reg/L_78daf1a9_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.084    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X47Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.634 r  timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.634    timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.856 f  timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.137    13.993    L_reg/L_78daf1a9_remainder0_3[4]
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.327    14.320 f  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.880    15.200    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X44Y0          LUT5 (Prop_lut5_I2_O)        0.332    15.532 r  L_reg/i__carry_i_25__4/O
                         net (fo=1, routed)           0.812    16.345    L_reg/i__carry_i_25__4_n_0
    SLICE_X44Y1          LUT6 (Prop_lut6_I5_O)        0.124    16.469 f  L_reg/i__carry_i_22__1/O
                         net (fo=4, routed)           0.876    17.345    L_reg/i__carry_i_22__1_n_0
    SLICE_X45Y2          LUT5 (Prop_lut5_I3_O)        0.150    17.495 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.602    18.097    L_reg/i__carry_i_19__3_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I1_O)        0.326    18.423 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.681    19.104    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I3_O)        0.124    19.228 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.850    20.078    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X46Y1          LUT6 (Prop_lut6_I2_O)        0.124    20.202 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.202    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X46Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.582 r  timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.582    timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.897 r  timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.875    21.771    L_reg/L_78daf1a9_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X47Y2          LUT5 (Prop_lut5_I0_O)        0.307    22.078 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           1.122    23.200    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X47Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.324 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.242    24.566    timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__0_0
    SLICE_X50Y0          LUT2 (Prop_lut2_I0_O)        0.124    24.690 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.761    25.451    L_reg/i__carry_i_13__3_0
    SLICE_X51Y2          LUT5 (Prop_lut5_I1_O)        0.124    25.575 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.599    26.175    L_reg/i__carry_i_18__3_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I5_O)        0.124    26.299 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.838    27.137    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.289 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.442    27.732    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X48Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.058 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.058    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.608 r  timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.608    timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.847 r  timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.817    29.663    timerseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X49Y2          LUT6 (Prop_lut6_I4_O)        0.302    29.965 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    30.773    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.897 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.042    31.939    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I2_O)        0.124    32.063 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.656    32.719    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.843 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.429    33.272    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X51Y3          LUT4 (Prop_lut4_I1_O)        0.118    33.390 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.970    38.360    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    42.120 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.120    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.882ns  (logic 10.938ns (29.657%)  route 25.943ns (70.343%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=5 LUT4=2 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X50Y7          FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=13, routed)          1.260     6.933    L_reg/M_sm_pbc[5]
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.057 f  L_reg/L_78daf1a9_remainder0_carry__0_i_12__0/O
                         net (fo=2, routed)           0.823     7.879    L_reg/L_78daf1a9_remainder0_carry__0_i_12__0_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.003 r  L_reg/L_78daf1a9_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.684     9.687    L_reg/L_78daf1a9_remainder0_carry__0_i_9__0_n_0
    SLICE_X57Y6          LUT2 (Prop_lut2_I1_O)        0.124     9.811 f  L_reg/L_78daf1a9_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.433    10.245    L_reg/L_78daf1a9_remainder0_carry_i_15__0_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.369 r  L_reg/L_78daf1a9_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.733    11.101    L_reg/L_78daf1a9_remainder0_carry_i_8__0_n_0
    SLICE_X57Y4          LUT2 (Prop_lut2_I0_O)        0.124    11.225 r  L_reg/L_78daf1a9_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.401    11.626    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.022 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.022    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.139 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.139    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry__0_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.378 f  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.132    13.510    L_reg/L_78daf1a9_remainder0_1[10]
    SLICE_X53Y8          LUT5 (Prop_lut5_I0_O)        0.301    13.811 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.163    14.974    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X51Y5          LUT4 (Prop_lut4_I0_O)        0.124    15.098 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.950    16.049    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.173 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.812    16.985    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I2_O)        0.152    17.137 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.019    18.156    L_reg/i__carry_i_20__2_n_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I1_O)        0.354    18.510 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.989    19.499    L_reg/i__carry_i_11__1_n_0
    SLICE_X52Y3          LUT2 (Prop_lut2_I1_O)        0.332    19.831 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.659    20.490    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.010 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.010    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.127 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.127    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.346 f  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.950    22.296    L_reg/L_78daf1a9_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X52Y5          LUT5 (Prop_lut5_I2_O)        0.295    22.591 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.125    23.716    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X52Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.840 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.272    25.112    L_reg/i__carry_i_14__0_0
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.150    25.262 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           1.004    26.266    L_reg/i__carry_i_25__1_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.326    26.592 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.805    27.397    L_reg/i__carry_i_20__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I2_O)        0.124    27.521 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.432    27.953    L_reg/i__carry_i_13__1_n_0
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.118    28.071 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.735    28.805    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X53Y3          LUT5 (Prop_lut5_I0_O)        0.326    29.131 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.131    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.681 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.681    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.795 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.795    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.129 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.780    30.909    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.303    31.212 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.880    32.092    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.216 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.119    33.335    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y5          LUT3 (Prop_lut3_I1_O)        0.124    33.459 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.011    34.470    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I4_O)        0.124    34.594 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.078    35.672    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I1_O)        0.124    35.796 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.695    38.491    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    42.036 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.036    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.836ns  (logic 10.937ns (29.690%)  route 25.899ns (70.310%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=5 LUT4=2 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X50Y7          FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=13, routed)          1.260     6.933    L_reg/M_sm_pbc[5]
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.057 f  L_reg/L_78daf1a9_remainder0_carry__0_i_12__0/O
                         net (fo=2, routed)           0.823     7.879    L_reg/L_78daf1a9_remainder0_carry__0_i_12__0_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.003 r  L_reg/L_78daf1a9_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.684     9.687    L_reg/L_78daf1a9_remainder0_carry__0_i_9__0_n_0
    SLICE_X57Y6          LUT2 (Prop_lut2_I1_O)        0.124     9.811 f  L_reg/L_78daf1a9_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.433    10.245    L_reg/L_78daf1a9_remainder0_carry_i_15__0_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.369 r  L_reg/L_78daf1a9_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.733    11.101    L_reg/L_78daf1a9_remainder0_carry_i_8__0_n_0
    SLICE_X57Y4          LUT2 (Prop_lut2_I0_O)        0.124    11.225 r  L_reg/L_78daf1a9_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.401    11.626    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.022 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.022    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.139 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.139    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry__0_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.378 f  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.132    13.510    L_reg/L_78daf1a9_remainder0_1[10]
    SLICE_X53Y8          LUT5 (Prop_lut5_I0_O)        0.301    13.811 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.163    14.974    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X51Y5          LUT4 (Prop_lut4_I0_O)        0.124    15.098 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.950    16.049    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.173 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.812    16.985    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I2_O)        0.152    17.137 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.019    18.156    L_reg/i__carry_i_20__2_n_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I1_O)        0.354    18.510 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.989    19.499    L_reg/i__carry_i_11__1_n_0
    SLICE_X52Y3          LUT2 (Prop_lut2_I1_O)        0.332    19.831 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.659    20.490    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.010 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.010    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.127 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.127    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.346 f  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.950    22.296    L_reg/L_78daf1a9_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X52Y5          LUT5 (Prop_lut5_I2_O)        0.295    22.591 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.125    23.716    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X52Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.840 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.272    25.112    L_reg/i__carry_i_14__0_0
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.150    25.262 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           1.004    26.266    L_reg/i__carry_i_25__1_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.326    26.592 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.805    27.397    L_reg/i__carry_i_20__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I2_O)        0.124    27.521 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.432    27.953    L_reg/i__carry_i_13__1_n_0
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.118    28.071 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.735    28.805    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X53Y3          LUT5 (Prop_lut5_I0_O)        0.326    29.131 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.131    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.681 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.681    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.795 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.795    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.129 f  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.780    30.909    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.303    31.212 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.880    32.092    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.216 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.119    33.335    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y5          LUT3 (Prop_lut3_I1_O)        0.124    33.459 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.013    34.472    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I3_O)        0.124    34.596 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.056    35.652    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I3_O)        0.124    35.776 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.671    38.447    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    41.990 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.990    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.833ns  (logic 11.175ns (30.338%)  route 25.658ns (69.662%))
  Logic Levels:           33  (CARRY4=9 LUT2=4 LUT3=5 LUT4=2 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X50Y7          FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=13, routed)          1.260     6.933    L_reg/M_sm_pbc[5]
    SLICE_X54Y5          LUT2 (Prop_lut2_I1_O)        0.124     7.057 f  L_reg/L_78daf1a9_remainder0_carry__0_i_12__0/O
                         net (fo=2, routed)           0.823     7.879    L_reg/L_78daf1a9_remainder0_carry__0_i_12__0_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.003 r  L_reg/L_78daf1a9_remainder0_carry__0_i_9__0/O
                         net (fo=17, routed)          1.684     9.687    L_reg/L_78daf1a9_remainder0_carry__0_i_9__0_n_0
    SLICE_X57Y6          LUT2 (Prop_lut2_I1_O)        0.124     9.811 f  L_reg/L_78daf1a9_remainder0_carry_i_15__0/O
                         net (fo=1, routed)           0.433    10.245    L_reg/L_78daf1a9_remainder0_carry_i_15__0_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.369 r  L_reg/L_78daf1a9_remainder0_carry_i_8__0/O
                         net (fo=3, routed)           0.733    11.101    L_reg/L_78daf1a9_remainder0_carry_i_8__0_n_0
    SLICE_X57Y4          LUT2 (Prop_lut2_I0_O)        0.124    11.225 r  L_reg/L_78daf1a9_remainder0_carry_i_1__0/O
                         net (fo=1, routed)           0.401    11.626    bseg_driver/decimal_renderer/i__carry_i_6__3[2]
    SLICE_X56Y4          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.022 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.022    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.139 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.139    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry__0_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.378 f  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.132    13.510    L_reg/L_78daf1a9_remainder0_1[10]
    SLICE_X53Y8          LUT5 (Prop_lut5_I0_O)        0.301    13.811 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.163    14.974    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X51Y5          LUT4 (Prop_lut4_I0_O)        0.124    15.098 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.950    16.049    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X53Y7          LUT6 (Prop_lut6_I0_O)        0.124    16.173 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           0.812    16.985    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X51Y7          LUT3 (Prop_lut3_I2_O)        0.152    17.137 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.019    18.156    L_reg/i__carry_i_20__2_n_0
    SLICE_X51Y6          LUT3 (Prop_lut3_I1_O)        0.354    18.510 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.989    19.499    L_reg/i__carry_i_11__1_n_0
    SLICE_X52Y3          LUT2 (Prop_lut2_I1_O)        0.332    19.831 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.659    20.490    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X52Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.010 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.010    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.127 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.127    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.346 f  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.950    22.296    L_reg/L_78daf1a9_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X52Y5          LUT5 (Prop_lut5_I2_O)        0.295    22.591 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           1.125    23.716    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X52Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.840 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.272    25.112    L_reg/i__carry_i_14__0_0
    SLICE_X55Y2          LUT3 (Prop_lut3_I0_O)        0.150    25.262 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           1.004    26.266    L_reg/i__carry_i_25__1_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.326    26.592 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           0.805    27.397    L_reg/i__carry_i_20__1_n_0
    SLICE_X56Y3          LUT6 (Prop_lut6_I2_O)        0.124    27.521 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.432    27.953    L_reg/i__carry_i_13__1_n_0
    SLICE_X55Y3          LUT3 (Prop_lut3_I1_O)        0.118    28.071 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.735    28.805    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X53Y3          LUT5 (Prop_lut5_I0_O)        0.326    29.131 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.131    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.681 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.681    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.795 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.795    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.129 r  bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.780    30.909    bseg_driver/decimal_renderer/L_78daf1a9_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.303    31.212 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.880    32.092    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.216 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.119    33.335    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y5          LUT3 (Prop_lut3_I1_O)        0.124    33.459 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.011    34.470    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I4_O)        0.124    34.594 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.906    35.500    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y5          LUT4 (Prop_lut4_I1_O)        0.152    35.652 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.581    38.234    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    41.987 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.987    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.106ns  (logic 1.350ns (64.077%)  route 0.757ns (35.923%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.588     1.532    display/clk
    SLICE_X59Y17         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.757     2.429    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.638 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.638    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.360ns (59.486%)  route 0.927ns (40.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.590     1.534    display/clk
    SLICE_X59Y15         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=6, routed)           0.927     2.601    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.821 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.821    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.406ns (60.537%)  route 0.916ns (39.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.587     1.531    display/clk
    SLICE_X60Y18         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.916     2.611    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.853 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.853    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.345ns  (logic 1.396ns (59.521%)  route 0.949ns (40.479%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.588     1.532    display/clk
    SLICE_X60Y17         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=12, routed)          0.949     2.645    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.877 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.877    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.456ns (61.156%)  route 0.925ns (38.844%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.594     1.538    bseg_driver/ctr/clk
    SLICE_X60Y6          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y6          FDRE (Prop_fdre_C_Q)         0.164     1.702 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.223     1.925    bseg_driver/ctr/S[1]
    SLICE_X64Y7          LUT2 (Prop_lut2_I1_O)        0.045     1.970 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.701     2.672    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.919 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.919    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.395ns  (logic 1.454ns (60.717%)  route 0.941ns (39.283%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.594     1.538    bseg_driver/ctr/clk
    SLICE_X60Y6          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y6          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.219     1.921    bseg_driver/ctr/S[1]
    SLICE_X64Y7          LUT2 (Prop_lut2_I0_O)        0.045     1.966 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.721     2.687    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.932 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.932    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.503ns (62.018%)  route 0.920ns (37.982%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.594     1.538    bseg_driver/ctr/clk
    SLICE_X60Y6          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y6          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.223     1.925    bseg_driver/ctr/S[1]
    SLICE_X64Y7          LUT2 (Prop_lut2_I0_O)        0.048     1.973 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.697     2.670    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.291     3.961 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.961    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.369ns (56.086%)  route 1.072ns (43.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.590     1.534    display/clk
    SLICE_X59Y13         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=11, routed)          1.072     2.746    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.974 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.974    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.407ns (56.601%)  route 1.079ns (43.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.562     1.506    display/clk
    SLICE_X53Y15         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           1.079     2.726    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.992 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.992    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 1.386ns (56.344%)  route 1.074ns (43.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.590     1.534    display/clk
    SLICE_X59Y13         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=7, routed)           1.074     2.748    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.993 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.993    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.562ns  (logic 1.643ns (29.537%)  route 3.919ns (70.463%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.842     4.361    reset_cond/butt_reset_IBUF
    SLICE_X47Y11         LUT1 (Prop_lut1_I0_O)        0.124     4.485 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.077     5.562    reset_cond/M_reset_cond_in
    SLICE_X56Y6          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.453     4.858    reset_cond/clk
    SLICE_X56Y6          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.562ns  (logic 1.643ns (29.537%)  route 3.919ns (70.463%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.842     4.361    reset_cond/butt_reset_IBUF
    SLICE_X47Y11         LUT1 (Prop_lut1_I0_O)        0.124     4.485 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.077     5.562    reset_cond/M_reset_cond_in
    SLICE_X56Y6          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.453     4.858    reset_cond/clk
    SLICE_X56Y6          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.350ns  (logic 1.643ns (30.710%)  route 3.707ns (69.290%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.842     4.361    reset_cond/butt_reset_IBUF
    SLICE_X47Y11         LUT1 (Prop_lut1_I0_O)        0.124     4.485 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.864     5.350    reset_cond/M_reset_cond_in
    SLICE_X50Y11         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.449     4.854    reset_cond/clk
    SLICE_X50Y11         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.350ns  (logic 1.643ns (30.710%)  route 3.707ns (69.290%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.842     4.361    reset_cond/butt_reset_IBUF
    SLICE_X47Y11         LUT1 (Prop_lut1_I0_O)        0.124     4.485 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.864     5.350    reset_cond/M_reset_cond_in
    SLICE_X50Y11         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.449     4.854    reset_cond/clk
    SLICE_X50Y11         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.616ns  (logic 1.474ns (31.930%)  route 3.142ns (68.070%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           3.142     4.616    butt_cond/sync/D_pipe_q_reg[0]_0[0]
    SLICE_X59Y28         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.506     4.911    butt_cond/sync/clk
    SLICE_X59Y28         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1021098910[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.337ns  (logic 1.658ns (38.237%)  route 2.679ns (61.763%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.679     4.213    forLoop_idx_0_1021098910[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X39Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.337 r  forLoop_idx_0_1021098910[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.337    forLoop_idx_0_1021098910[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X39Y32         FDRE                                         r  forLoop_idx_0_1021098910[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.437     4.842    forLoop_idx_0_1021098910[2].cond_butt_dirs/sync/clk
    SLICE_X39Y32         FDRE                                         r  forLoop_idx_0_1021098910[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1799348155[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.236ns  (logic 1.639ns (38.685%)  route 2.597ns (61.315%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.597     4.112    forLoop_idx_0_1799348155[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X42Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.236 r  forLoop_idx_0_1799348155[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.236    forLoop_idx_0_1799348155[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X42Y32         FDRE                                         r  forLoop_idx_0_1799348155[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.439     4.844    forLoop_idx_0_1799348155[1].cond_butt_sel_desel/sync/clk
    SLICE_X42Y32         FDRE                                         r  forLoop_idx_0_1799348155[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1021098910[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.150ns  (logic 1.630ns (39.280%)  route 2.520ns (60.720%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.520     4.026    forLoop_idx_0_1021098910[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.150 r  forLoop_idx_0_1021098910[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.150    forLoop_idx_0_1021098910[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X36Y31         FDRE                                         r  forLoop_idx_0_1021098910[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.435     4.840    forLoop_idx_0_1021098910[0].cond_butt_dirs/sync/clk
    SLICE_X36Y31         FDRE                                         r  forLoop_idx_0_1021098910[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1021098910[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.956ns  (logic 1.653ns (41.784%)  route 2.303ns (58.216%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.303     3.832    forLoop_idx_0_1021098910[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.956 r  forLoop_idx_0_1021098910[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.956    forLoop_idx_0_1021098910[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X35Y28         FDRE                                         r  forLoop_idx_0_1021098910[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.432     4.837    forLoop_idx_0_1021098910[3].cond_butt_dirs/sync/clk
    SLICE_X35Y28         FDRE                                         r  forLoop_idx_0_1021098910[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1799348155[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.929ns  (logic 1.640ns (41.740%)  route 2.289ns (58.260%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.289     3.805    forLoop_idx_0_1799348155[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X43Y22         LUT1 (Prop_lut1_I0_O)        0.124     3.929 r  forLoop_idx_0_1799348155[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.929    forLoop_idx_0_1799348155[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X43Y22         FDRE                                         r  forLoop_idx_0_1799348155[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         1.433     4.838    forLoop_idx_0_1799348155[0].cond_butt_sel_desel/sync/clk
    SLICE_X43Y22         FDRE                                         r  forLoop_idx_0_1799348155[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1021098910[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.313ns (30.731%)  route 0.705ns (69.269%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.705     0.973    forLoop_idx_0_1021098910[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.018 r  forLoop_idx_0_1021098910[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.018    forLoop_idx_0_1021098910[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X14Y19         FDRE                                         r  forLoop_idx_0_1021098910[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.826     2.016    forLoop_idx_0_1021098910[1].cond_butt_dirs/sync/clk
    SLICE_X14Y19         FDRE                                         r  forLoop_idx_0_1021098910[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.166ns  (logic 0.330ns (28.281%)  route 0.837ns (71.719%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.837     1.121    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X15Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.166 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.166    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X15Y13         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.831     2.021    cond_butt_next_play/sync/clk
    SLICE_X15Y13         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1799348155[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.332ns  (logic 0.329ns (24.672%)  route 1.003ns (75.328%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.003     1.287    forLoop_idx_0_1799348155[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X43Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.332 r  forLoop_idx_0_1799348155[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.332    forLoop_idx_0_1799348155[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X43Y22         FDRE                                         r  forLoop_idx_0_1799348155[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.820     2.010    forLoop_idx_0_1799348155[0].cond_butt_sel_desel/sync/clk
    SLICE_X43Y22         FDRE                                         r  forLoop_idx_0_1799348155[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1021098910[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.341ns (24.929%)  route 1.028ns (75.071%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.028     1.325    forLoop_idx_0_1021098910[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.370 r  forLoop_idx_0_1021098910[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.370    forLoop_idx_0_1021098910[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X35Y28         FDRE                                         r  forLoop_idx_0_1021098910[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.819     2.009    forLoop_idx_0_1021098910[3].cond_butt_dirs/sync/clk
    SLICE_X35Y28         FDRE                                         r  forLoop_idx_0_1021098910[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1021098910[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.319ns (22.097%)  route 1.124ns (77.903%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.124     1.398    forLoop_idx_0_1021098910[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X36Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.443 r  forLoop_idx_0_1021098910[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.443    forLoop_idx_0_1021098910[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X36Y31         FDRE                                         r  forLoop_idx_0_1021098910[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.823     2.013    forLoop_idx_0_1021098910[0].cond_butt_dirs/sync/clk
    SLICE_X36Y31         FDRE                                         r  forLoop_idx_0_1021098910[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1799348155[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.473ns  (logic 0.327ns (22.200%)  route 1.146ns (77.800%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.146     1.428    forLoop_idx_0_1799348155[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X42Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.473 r  forLoop_idx_0_1799348155[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.473    forLoop_idx_0_1799348155[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X42Y32         FDRE                                         r  forLoop_idx_0_1799348155[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.825     2.015    forLoop_idx_0_1799348155[1].cond_butt_sel_desel/sync/clk
    SLICE_X42Y32         FDRE                                         r  forLoop_idx_0_1799348155[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.523ns  (logic 0.242ns (15.863%)  route 1.282ns (84.137%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.282     1.523    butt_cond/sync/D_pipe_q_reg[0]_0[0]
    SLICE_X59Y28         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.852     2.042    butt_cond/sync/clk
    SLICE_X59Y28         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1021098910[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.534ns  (logic 0.347ns (22.595%)  route 1.188ns (77.405%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.188     1.489    forLoop_idx_0_1021098910[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X39Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.534 r  forLoop_idx_0_1021098910[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.534    forLoop_idx_0_1021098910[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X39Y32         FDRE                                         r  forLoop_idx_0_1021098910[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.824     2.014    forLoop_idx_0_1021098910[2].cond_butt_dirs/sync/clk
    SLICE_X39Y32         FDRE                                         r  forLoop_idx_0_1021098910[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.945ns  (logic 0.331ns (17.033%)  route 1.614ns (82.967%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.229     1.516    reset_cond/butt_reset_IBUF
    SLICE_X47Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.561 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.384     1.945    reset_cond/M_reset_cond_in
    SLICE_X50Y11         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.835     2.025    reset_cond/clk
    SLICE_X50Y11         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.945ns  (logic 0.331ns (17.033%)  route 1.614ns (82.967%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.229     1.516    reset_cond/butt_reset_IBUF
    SLICE_X47Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.561 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.384     1.945    reset_cond/M_reset_cond_in
    SLICE_X50Y11         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.835     2.025    reset_cond/clk
    SLICE_X50Y11         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





