vlsi cad lab laboratori investig comput aid design vlsi circuit system area includ logic synthesi technolog map physic design test yield enhanc vlsi technolog standard cell gate arrai field programm gate arrai fpga multi chip modul area studi includ structur theori larg scale global optim aris vlsi cad peopl vlsi cad lab faculti jason cong andrew post doctor scholar kei yong graduat student darren chi jie fang lei hong jen huang hwang darko cheng lee patrick john peck alumni charl kenneth eugen ding lar chri kwok kwok leung zheng liu antonio gabriel robin smith albert chung wen vlsi cad lab activ partit benchmark format sigda relat activ sigda public rom dac sigda univers booth relat inform intern symposium low power electron design send comment vlsi cad lab home page ucla comment person home page respect person account
