$date
	Mon Feb 23 21:00:19 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_not1 $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var integer 32 # errors [31:0] $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 ! y $end
$upscope $end
$scope task check $end
$var reg 1 $ exp $end
$var reg 1 % got $end
$var reg 256 & label [255:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
x%
x$
b0 #
0"
1!
$end
#5000
0!
1"
1$
1%
b1001110010011110101010000100000011000010011110100110000 &
#10000
0$
0%
b1001110010011110101010000100000011000010011110100110001 &
#15000
