INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/new/axi-master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado files/axi master and slave implementation/axi-4 implmentation.srcs/sim_1/new/axi_master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master_tb
