0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/SFG/Desktop/Digital_Design_Project/Top_Level_Datapath/Top_Level_Datapath.sim/sim_1/impl/timing/xsim/Top_Level_Datapath_tb_time_impl.v,1654552164,verilog,,,,ALU32Bit;ProgramCounter;RAM32M_HD56;RAM32M_HD57;RAM32M_HD58;RAM32M_HD59;RAM32M_HD60;RAM32M_HD61;RAM32M_HD62;RAM32M_HD63;RAM32M_HD64;RAM32M_HD65;RAM32M_HD66;RAM32M_UNIQ_BASE_;Top_Level_Datapath;glbl;register_file,,,,,,,,
C:/Users/SFG/Desktop/Digital_Design_Project/Top_Level_Datapath/Top_Level_Datapath.srcs/sim_1/new/Top_Level_Datapath_tb.vhd,1654543433,vhdl,,,,top_level_datapath_tb,,,,,,,,
