_______________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________
Control Word:

Clock halt | Step reset | RAM out | RAM write | MAR out BUS | MAR out RAM | MAR write | IR out BUS | IR out CU | IR In | A-reg out | A-reg In | B-reg out | B-reg In | OP-codeALU1 | OP-codeALU2 | OP-codeALU3 | ALU Sum out | PC out | PC count enable | PC load | Flag Reg Update | X Reg In | X Reg out | display x In | display y In | display write
hlt 	   | Sr	        | Ro      | Rw        | MBo         | MRo 	  | Mw	      | IBo	   | ICo       | II    | Ao	   | AI       | Bo        | BI       | OP1         | OP2         | OP3         | So	     | PCo    | PCe             | PCl     | FU              | Xi       | Xo	   | dxI	  | dyI		 | dw
_______________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________


____________________________________________________________________________________________________________________________________________________
   1    2    3    4     5     6    7     8     9    10   11   12   13   14   15    16    17    18   19    20    21    22   23   24   25    26    27
| hlt | Sr | Ro | Rw | MBo | MRo | Mw | IBo | ICo | II | Ao | AI | Bo | BI | OP1 | OP2 | OP3 | So | PCo | PCe | PCl | FU | Xi | Xo | dxI | dyI | dw

	OP code	     Flags    Steps   MicroCode          1                   2                   3
_______________________________________1_2_3_4_5_6_7_8_9_0_1_2_3_4_5_6_7_8_9_0_1_2_3_4_5_6_7_8_9_0_1_2
Fetch	x x x x x x  x x x  0 0 0 0  | 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_2002000
	x x x x x x  x x x  0 0 0 1  | 0 0 1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 HEX_24401000

NULL	0 0 0 0 0 0  x x x  0 0 1 0  | 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 HEX_40000400

LDA	0 0 0 0 0 1  x x x  0 0 1 0  | 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_2800000 		
	0 0 0 0 0 1  x x x  0 0 1 1  | 0 0 1 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_24100000
	0 0 0 0 0 1  x x x  0 1 0 0  | 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_40000000

LDB	0 0 0 0 0 1  x x x  0 0 1 0  | 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_28000000		
	0 0 0 0 0 1  x x x  0 0 1 1  | 0 0 1 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_24040000
	0 0 0 0 0 1  x x x  0 1 0 0  | 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_40000000

LDX	0 0 0 0 1 0  x x x  0 0 1 0  | 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_28000000		
	0 0 0 0 1 0  x x x  0 0 1 1  | 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 HEX_24000200
	0 0 0 0 1 0  x x x  0 1 0 0  | 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_40000000

ADD	0 0 0 0 0 1  x x x  0 0 1 0  | 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_3000000		
	0 0 0 0 0 1  x x x  0 0 1 1  | 0 0 1 0 0 1 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_24060000
	0 0 0 0 0 1  x x x  0 1 0 0  | 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_124000
	0 0 0 0 0 1  x x x  0 1 0 1  | 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_40000000

HLT:	0 0 1 0 1 1  x x x  0 0 1 0  | 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_80000000

Ui	1 0 0 0 0 0  0 0 0  0 0 1 0  | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_ MARo PCi SCr(StepCounterReset)
	1 0 0 0 0 0  0 0 1  0 0 1 1  | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_ IRo MARi
	1 0 0 0 0 0  x x x  0 1 0 0  | InRo RAMwe  reset input Flag reg | reset input reg














_______________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________
Control Word Dragon-2:

Clock halt | Step reset | RAM out | RAM write | MAR out BUS | MAR out RAM | MAR write | IR out BUS | IR out CU | IR In | A-reg out | A-reg In | B-reg out | B-reg In | OP-codeALU1 | OP-codeALU2 | OP-codeALU3 | ALU Sum out | PC out | PC count enable | PC load | Flag Reg Update | X Reg In | X Reg out | display x In | display y In | display write
hlt 	   | Sr	        | Ro      | Rw        | MBo         | MRo 	  | Mw	      | IBo	   | ICo       | II    | Ao	   | AI       | Bo        | BI       | OP1         | OP2         | OP3         | So	     | PCo    | PCe             | PCl     | FU              | Xi       | Xo	   | dxI	  | dyI		 | dw
_______________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________________


____________________________________________________________________________________________________________________________________________________
   1    2    3    4     5     6    7     8     9    10   11   12   13   14   15    16    17    18   19    20    21    22   23   24   25    26    27
| hlt | Sr | Ro | Rw | MBo | MRo | Mw | IBo | ICo | II | Ao | AI | Bo | BI | OP1 | OP2 | OP3 | So | PCo | PCe | PCl | FU | Xi | Xo | dxI | dyI | dw

	OP code	     Flags    Steps   MicroCode          1                   2                   3
_______________________________________1_2_3_4_5_6_7_8_9_0_1_2_3_4_5_6_7_8_9_0_1_2_3_4_5_6_7_8_9_0_1_2
Fetch	x x x x x x  x x x  0 0 0 0  | 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_2002000
	x x x x x x  x x x  0 0 0 1  | 0 0 1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 HEX_24401000

NULL	0 0 0 0 0 0  x x x  0 0 1 0  | 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 HEX_40000400

LDA	0 0 0 0 0 1  x x x  0 0 1 0  | 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_2800000 		
	0 0 0 0 0 1  x x x  0 0 1 1  | 0 0 1 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_24100000
	0 0 0 0 0 1  x x x  0 1 0 0  | 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_40000000

LDB	0 0 0 0 0 1  x x x  0 0 1 0  | 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_28000000		
	0 0 0 0 0 1  x x x  0 0 1 1  | 0 0 1 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_24040000
	0 0 0 0 0 1  x x x  0 1 0 0  | 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_40000000

LDX	0 0 0 0 1 0  x x x  0 0 1 0  | 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_28000000		
	0 0 0 0 1 0  x x x  0 0 1 1  | 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 HEX_24000200
	0 0 0 0 1 0  x x x  0 1 0 0  | 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_40000000

ADD	0 0 0 0 0 1  x x x  0 0 1 0  | 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_3000000		
	0 0 0 0 0 1  x x x  0 0 1 1  | 0 0 1 0 0 1 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_24060000
	0 0 0 0 0 1  x x x  0 1 0 0  | 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_124000
	0 0 0 0 0 1  x x x  0 1 0 1  | 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_40000000

HLT:	0 0 1 0 1 1  x x x  0 0 1 0  | 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_80000000

Ui	1 0 0 0 0 0  0 0 0  0 0 1 0  | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_ MARo PCi SCr(StepCounterReset)
	1 0 0 0 0 0  0 0 1  0 0 1 1  | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 HEX_ IRo MARi
	1 0 0 0 0 0  x x x  0 1 0 0  | InRo RAMwe  reset input Flag reg | reset input reg

