Release 13.3 Map O.76xd (nt)
Xilinx Map Application Log File for Design 'mbx2_system_top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx150t-fgg676-3 -w -logic_opt off -ol
high -xe n -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt 2 -ir
off -pr b -lc off -power off -o mbx2_system_top_map.ncd mbx2_system_top.ngd
mbx2_system_top.pcf 
Target Device  : xc6slx150t
Target Package : fgg676
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Fri Jul 15 15:43:30 2016

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6slx150t' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
WARNING:MapLib:701 - Signal Ethernet_Lite_COL connected to top level port
   Ethernet_Lite_COL has been removed.
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint PATH "TS_TIG_MCB_DDR3_CALIB_DONE_SYNCH_path" TIG ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 46 secs 
Total CPU  time at the beginning of Placer: 46 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:22703b9d) REAL time: 53 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:22703b9d) REAL time: 1 mins 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c15c3749) REAL time: 1 mins 23 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:9e2561d5) REAL time: 3 mins 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:9e2561d5) REAL time: 3 mins 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:9e2561d5) REAL time: 3 mins 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:9e2561d5) REAL time: 3 mins 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:9e2561d5) REAL time: 3 mins 1 secs 

Phase 9.8  Global Placement
.................................
.......................................................................................................................................
...............................................................................................................................................................................................................
.........................................................................................................................................................................................................
..............................................................................................................
Phase 9.8  Global Placement (Checksum:8e6a89fe) REAL time: 10 mins 35 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:8e6a89fe) REAL time: 10 mins 36 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:6675ac3d) REAL time: 19 mins 41 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:6675ac3d) REAL time: 19 mins 41 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:8f1ec949) REAL time: 19 mins 42 secs 

Total REAL time to Placer completion: 19 mins 44 secs 
Total CPU  time to Placer completion: 19 mins 58 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Buf_SigProcs_inst/ila_CONTROL0<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Buf_SigProcs_inst/ila_CONTROL1<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_
   RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DC
   ache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_
   TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_ge
   nerator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DC
   ache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DC
   ache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DC
   ache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DC
   ache.Using_WriteThrough.DCache_I1/Mram_cacheline_copy4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flo
   w_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <mb_system_i/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>
   > is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2191 - Issue with pin connections and/or configuration
   on
   block:<ADC_des_inst/sync_and_deser_x4CH/frame_sync/IODELAY2_da0>:<IODELAY2_IO
   DELAY2>.  With IDELAY_TYPE programming FIXED or DEFAULT any active input pins
   INC, RST, CE and C are not used and will be ignored.
WARNING:PhysDesignRules:2191 - Issue with pin connections and/or configuration
   on
   block:<ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data1/IODELAY2_da0>:<I
   ODELAY2_IODELAY2>.  With IDELAY_TYPE programming FIXED or DEFAULT any active
   input pins INC, RST, CE and C are not used and will be ignored.
WARNING:PhysDesignRules:2191 - Issue with pin connections and/or configuration
   on
   block:<ADC_des_inst/sync_and_deser_x4CH/data_chB/deser_data0/IODELAY2_da0>:<I
   ODELAY2_IODELAY2>.  With IDELAY_TYPE programming FIXED or DEFAULT any active
   input pins INC, RST, CE and C are not used and will be ignored.
WARNING:PhysDesignRules:2191 - Issue with pin connections and/or configuration
   on
   block:<ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/IODELAY2_da0>:<I
   ODELAY2_IODELAY2>.  With IDELAY_TYPE programming FIXED or DEFAULT any active
   input pins INC, RST, CE and C are not used and will be ignored.
WARNING:PhysDesignRules:2191 - Issue with pin connections and/or configuration
   on
   block:<ADC_des_inst/sync_and_deser_x4CH/data_chB/deser_data1/IODELAY2_da0>:<I
   ODELAY2_IODELAY2>.  With IDELAY_TYPE programming FIXED or DEFAULT any active
   input pins INC, RST, CE and C are not used and will be ignored.
WARNING:PhysDesignRules:2191 - Issue with pin connections and/or configuration
   on
   block:<ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/IODELAY2_da0>:<I
   ODELAY2_IODELAY2>.  With IDELAY_TYPE programming FIXED or DEFAULT any active
   input pins INC, RST, CE and C are not used and will be ignored.
WARNING:PhysDesignRules:2191 - Issue with pin connections and/or configuration
   on block:<ADC_des_inst/iob_clk/IODELAY2_dclk_dly_n>:<IODELAY2_IODELAY2>. 
   With IDELAY_TYPE programming FIXED or DEFAULT any active input pins INC, RST,
   CE and C are not used and will be ignored.
WARNING:PhysDesignRules:2191 - Issue with pin connections and/or configuration
   on block:<ADC_des_inst/iob_clk/IODELAY2_dclk_dly_p>:<IODELAY2_IODELAY2>. 
   With IDELAY_TYPE programming FIXED or DEFAULT any active input pins INC, RST,
   CE and C are not used and will be ignored.
WARNING:PhysDesignRules:2191 - Issue with pin connections and/or configuration
   on
   block:<ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data0/IODELAY2_da0>:<I
   ODELAY2_IODELAY2>.  With IDELAY_TYPE programming FIXED or DEFAULT any active
   input pins INC, RST, CE and C are not used and will be ignored.
WARNING:PhysDesignRules:774 - Unexpected DCM configuration. CLKOUT_PHASE_SHIFT
   is not configured VARIABLE for comp clkcross/dcm_sp_inst. The PSEN pin is
   connected to an active signal. The PSEN pin should be connected to GND to
   guarantee the expected operation.
WARNING:PhysDesignRules:2191 - Issue with pin connections and/or configuration
   on
   block:<ADC_des_inst/sync_and_deser_x4CH/data_chC/deser_data0/IODELAY2_da0>:<I
   ODELAY2_IODELAY2>.  With IDELAY_TYPE programming FIXED or DEFAULT any active
   input pins INC, RST, CE and C are not used and will be ignored.
WARNING:PhysDesignRules:2191 - Issue with pin connections and/or configuration
   on
   block:<ADC_des_inst/sync_and_deser_x4CH/data_chA/deser_data1/IODELAY2_da0>:<I
   ODELAY2_IODELAY2>.  With IDELAY_TYPE programming FIXED or DEFAULT any active
   input pins INC, RST, CE and C are not used and will be ignored.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   42
Slice Logic Utilization:
  Number of Slice Registers:                12,991 out of 184,304    7%
    Number used as Flip Flops:              12,975
    Number used as Latches:                      2
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               14
  Number of Slice LUTs:                     23,154 out of  92,152   25%
    Number used as logic:                   21,096 out of  92,152   22%
      Number using O6 output only:          15,803
      Number using O5 output only:             533
      Number using O5 and O6:                4,760
      Number used as ROM:                        0
    Number used as Memory:                   1,454 out of  21,680    6%
      Number used as Dual Port RAM:             96
        Number using O6 output only:             4
        Number using O5 output only:             1
        Number using O5 and O6:                 91
      Number used as Single Port RAM:        1,028
        Number using O6 output only:         1,028
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           330
        Number using O6 output only:           172
        Number using O5 output only:             1
        Number using O5 and O6:                157
    Number used exclusively as route-thrus:    604
      Number with same-slice register load:    466
      Number with same-slice carry load:       114
      Number with other load:                   24

Slice Logic Distribution:
  Number of occupied Slices:                 8,561 out of  23,038   37%
  Nummber of MUXCYs used:                   13,252 out of  46,076   28%
  Number of LUT Flip Flop pairs used:       27,559
    Number with an unused Flip Flop:        15,674 out of  27,559   56%
    Number with an unused LUT:               4,405 out of  27,559   15%
    Number of fully used LUT-FF pairs:       7,480 out of  27,559   27%
    Number of unique control sets:             553
    Number of slice register sites lost
      to control set restrictions:           1,969 out of 184,304    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       175 out of     396   44%
    Number of LOCed IOBs:                      175 out of     175  100%
    IOB Flip Flops:                            104

Specific Feature Utilization:
  Number of RAMB16BWERs:                        32 out of     268   11%
  Number of RAMB8BWERs:                          1 out of     536    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 4 out of      32   12%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 1
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     1 out of      12    8%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                  47 out of     586    8%
    Number used as ILOGIC2s:                    29
    Number used as ISERDES2s:                   18
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        35 out of     586    5%
    Number used as IODELAY2s:                   11
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                 104 out of     586   17%
    Number used as OLOGIC2s:                    58
    Number used as OSERDES2s:                   46
  Number of BSCANs:                              2 out of       4   50%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                           10 out of     180    5%
  Number of GTPA1_DUALs:                         0 out of       4    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       4   25%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

  Number of RPM macros:           18
Average Fanout of Non-Clock Nets:                3.64

Peak Memory Usage:  825 MB
Total REAL time to MAP completion:  19 mins 55 secs 
Total CPU time to MAP completion (all processors):   20 mins 9 secs 

Mapping completed.
See MAP report file "mbx2_system_top_map.mrp" for details.
