<!-- PROJECT LOGO -->
<br />

<div align="center">
   <img src='https://user-images.githubusercontent.com/73131499/166115643-d3187f47-d38f-41b2-ae42-5ecbbc60de14.png' />


<h3 align="center">SURE Trust - Skill Upgradation for Rural-youth Empowerment Trust</h3>
  <h2>VLSI Designing - (Front-End)</h2>
</div>

# Course Report

## Name: EDAGOTTU JANARDHANA

## Qualifications: 4th year B.Tech pursuing

Welcome to the course report for the VLSI Designing - (Front-End)! This README document provides an overview of the course, its mini projects and final project.

### Mini Projects and Final Project

Below is a table summarizing the mini projects and final project completed during the course:

| Description                                  | Link                                    |
|----------------------------------------------|-----------------------------------------|
| Mini Project:1 [Arithematic and Logic Unit]               |(click here) [https://github.com/sure-trust/G9_VLSI/tree/main/Mini%20Projects/EDAGOTTU%20JANARDHANA/ALU]                         |
| Mini Project:2 [Carry Look Ahead Adder]                   |(click here) [https://github.com/sure-trust/G9_VLSI/tree/main/Mini%20Projects/EDAGOTTU%20JANARDHANA/Carry_A_Look_Adder]          |
| Mini Project:3 [Sychronous FIFO]                          |(click here) [https://github.com/sure-trust/G9_VLSI/tree/main/Mini%20Projects/EDAGOTTU%20JANARDHANA/Synchronous_FIFO]            |
| Mini Project:4 [Universal Shift Register ]                |(click here) [https://github.com/sure-trust/G9_VLSI/tree/main/Mini%20Projects/EDAGOTTU%20JANARDHANA/Universal_Shift_Register]    |
| Mini Project:5 [SEQUENCE DETECTOR Mealy & moore]          |(click here) [https://github.com/sure-trust/G9_VLSI/tree/main/Mini%20Projects/EDAGOTTU%20JANARDHANA/Mealy_sequence_detector_ov]  | 
		 [SEQUENCE DETECTOR moore]		    |(click here) [https://github.com/sure-trust/G9_VLSI/tree/main/Mini%20Projects/EDAGOTTU%20JANARDHANA/moore_sequence_detector_nol] |
| Mini Project:6 [Design of RAM]                            |(click here) [https://github.com/sure-trust/G9_VLSI/tree/main/Mini%20Projects/EDAGOTTU%20JANARDHANA/RAM]                         |
| Final Project: [Design of APB-Protocol]                   |(click here) [https://github.com/sure-trust/G9_VLSI/tree/main/Final%20Capstone%20Project/EDAGOTTU%20JANARDHANA/APB_PROTOCOL]     |
