 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -max_paths 10
Design : khu_sensor_pad
Version: L-2016.03-SP5-5
Date   : Tue Nov 17 01:42:43 2020
****************************************

Information: Some cells in the design are using inferred operating conditions.

 * Some/all delay information is back-annotated.
Wire Load Model Mode: top

  Startpoint: khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg/CK (DFFRHQX8MTR)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg/Q (DFFRHQX8MTR)
                                                          0.23       0.98 f    1.08
  khu_sensor_top/divider_by_2/U3/Y (INVX1MTH)             0.00       0.98 r    1.08
  khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg/D (DFFRHQX8MTR)
                                                          0.00       0.98 r    1.08
  data arrival time                                                  0.98      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg/CK (DFFRHQX8MTR)
                                                          0.00       0.75 r    
  library hold time                                       0.12       0.87      
  data required time                                                 0.87      
  ------------------------------------------------------------------------------------
  data required time                                                 0.87      
  data arrival time                                                 -0.98      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.11      


  Startpoint: khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg/CK (DFFRHQX8MTR)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg/Q (DFFRHQX8MTR)
                                                          0.22       0.97 r    1.08
  khu_sensor_top/divider_by_2/U3/Y (INVX1MTH)             0.00       0.97 f    1.08
  khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg/D (DFFRHQX8MTR)
                                                          0.00       0.97 f    1.08
  data arrival time                                                  0.97      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg/CK (DFFRHQX8MTR)
                                                          0.00       0.75 r    
  library hold time                                       0.10       0.85      
  data required time                                                 0.85      
  ------------------------------------------------------------------------------------
  data required time                                                 0.85      
  data arrival time                                                 -0.97      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.12      


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/CK (DFFRHQX8MTR)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/Q (DFFRHQX8MTR)
                                                          0.24       0.99 r    1.08
  khu_sensor_top/ads1292_filter/iir_hpf/U18/Y (AO2B2X1MTH)
                                                          0.15       1.14 r    1.08
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/D (DFFRHQX8MTR)
                                                          0.00       1.14 r    1.08
  data arrival time                                                  1.14      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/CK (DFFRHQX8MTR)
                                                          0.00       0.75 r    
  library hold time                                       0.17       0.92      
  data required time                                                 0.92      
  ------------------------------------------------------------------------------------
  data required time                                                 0.92      
  data arrival time                                                 -1.14      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.23      


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/CK (DFFRHQX8MTR)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/Q (DFFRHQX8MTR)
                                                          0.24       0.99 r    1.08
  khu_sensor_top/ads1292_filter/iir_hpf/U18/Y (AO2B2X1MTH)
                                                          0.15       1.14 r    1.08
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/D (DFFRHQX8MTR)
                                                          0.00       1.14 r    1.08
  data arrival time                                                  1.14      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/CK (DFFRHQX8MTR)
                                                          0.00       0.75 r    
  library hold time                                       0.17       0.92      
  data required time                                                 0.92      
  ------------------------------------------------------------------------------------
  data required time                                                 0.92      
  data arrival time                                                 -1.14      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.23      


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/CK (DFFRHQX8MTR)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/Q (DFFRHQX8MTR)
                                                          0.24       0.99 r    1.08
  khu_sensor_top/ads1292_filter/iir_hpf/U18/Y (AO2B2X1MTH)
                                                          0.16       1.15 r    1.08
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/D (DFFRHQX8MTR)
                                                          0.00       1.15 r    1.08
  data arrival time                                                  1.15      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/CK (DFFRHQX8MTR)
                                                          0.00       0.75 r    
  library hold time                                       0.17       0.92      
  data required time                                                 0.92      
  ------------------------------------------------------------------------------------
  data required time                                                 0.92      
  data arrival time                                                 -1.15      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.24      


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg/CK (DFFTRX1MTH)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg/Q (DFFTRX1MTH)
                                                          0.54       1.29 f    1.08
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg/D (DFFQX1MTH)
                                                          0.00       1.29 f    1.08
  data arrival time                                                  1.29      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/mpr121_controller/i2c_master/last_sda_i_reg_reg/CK (DFFQX1MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.29       1.04      
  data required time                                                 1.04      
  ------------------------------------------------------------------------------------
  data required time                                                 1.04      
  data arrival time                                                 -1.29      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.25      


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_counter_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/CK (DFFRHQX8MTR)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/Q (DFFRHQX8MTR)
                                                          0.24       0.99 r    1.08
  khu_sensor_top/ads1292_filter/iir_hpf/U38/Y (OAI32X1MTH)
                                                          0.07       1.07 f    1.08
  khu_sensor_top/ads1292_filter/iir_hpf/U21/Y (AO2B2X1MTH)
                                                          0.26       1.33 f    1.08
  khu_sensor_top/ads1292_filter/iir_hpf/r_counter_reg[1]/D (DFFRQX4MTH)
                                                          0.00       1.33 f    1.08
  data arrival time                                                  1.33      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_hpf/r_counter_reg[1]/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.32       1.07      
  data required time                                                 1.07      
  ------------------------------------------------------------------------------------
  data required time                                                 1.07      
  data arrival time                                                 -1.33      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.26      


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_counter_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/CK (DFFRHQX8MTR)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/Q (DFFRHQX8MTR)
                                                          0.24       0.99 r    1.08
  khu_sensor_top/ads1292_filter/iir_hpf/U38/Y (OAI32X1MTH)
                                                          0.08       1.07 f    1.08
  khu_sensor_top/ads1292_filter/iir_hpf/U21/Y (AO2B2X1MTH)
                                                          0.26       1.34 f    1.08
  khu_sensor_top/ads1292_filter/iir_hpf/r_counter_reg[1]/D (DFFRQX4MTH)
                                                          0.00       1.34 f    1.08
  data arrival time                                                  1.34      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_hpf/r_counter_reg[1]/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.32       1.07      
  data required time                                                 1.07      
  ------------------------------------------------------------------------------------
  data required time                                                 1.07      
  data arrival time                                                 -1.34      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.26      


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_counter_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/CK (DFFRHQX8MTR)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/Q (DFFRHQX8MTR)
                                                          0.24       0.99 r    1.08
  khu_sensor_top/ads1292_filter/iir_hpf/U38/Y (OAI32X1MTH)
                                                          0.08       1.07 f    1.08
  khu_sensor_top/ads1292_filter/iir_hpf/U21/Y (AO2B2X1MTH)
                                                          0.26       1.34 f    1.08
  khu_sensor_top/ads1292_filter/iir_hpf/r_counter_reg[1]/D (DFFRQX4MTH)
                                                          0.00       1.34 f    1.08
  data arrival time                                                  1.34      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_hpf/r_counter_reg[1]/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.32       1.07      
  data required time                                                 1.07      
  ------------------------------------------------------------------------------------
  data required time                                                 1.07      
  data arrival time                                                 -1.34      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.26      


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/o_Y_DATA_VALID_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/CK (DFFRHQX8MTR)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/ads1292_filter/iir_hpf/r_pstate_reg[1]/Q (DFFRHQX8MTR)
                                                          0.24       0.99 r    1.08
  khu_sensor_top/ads1292_filter/iir_hpf/U28/Y (XNOR2X1MTH)
                                                          0.07       1.07 f    1.08
  khu_sensor_top/ads1292_filter/iir_hpf/U24/Y (AO2B2X1MTH)
                                                          0.27       1.34 f    1.08
  khu_sensor_top/ads1292_filter/iir_hpf/o_Y_DATA_VALID_reg/D (DFFRQX1MTH)
                                                          0.00       1.34 f    1.08
  data arrival time                                                  1.34      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_hpf/o_Y_DATA_VALID_reg/CK (DFFRQX1MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.32       1.07      
  data required time                                                 1.07      
  ------------------------------------------------------------------------------------
  data required time                                                 1.07      
  data arrival time                                                 -1.34      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.26      


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (DFFSQX1MTH)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (DFFSQX1MTH)
                                                          0.53       1.28 f    1.08
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (DFFSQX1MTH)
                                                          0.00       1.28 f    1.08
  data arrival time                                                  1.28      

  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (DFFSQX1MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.32       1.07      
  data required time                                                 1.07      
  ------------------------------------------------------------------------------------
  data required time                                                 1.07      
  data arrival time                                                 -1.28      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.21      


  Startpoint: khu_sensor_top/sensor_core/r_uart_pstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/sensor_core/r_uart_pstate_reg[0]/CK (DFFRQX4MTR)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/sensor_core/r_uart_pstate_reg[0]/Q (DFFRQX4MTR)
                                                          0.43       1.18 f    1.08
  khu_sensor_top/sensor_core/U645/Y (INVX1MTH)            0.10       1.28 r    1.08
  khu_sensor_top/sensor_core/U640/Y (NOR3BX1MTH)          0.09       1.37 f    1.08
  khu_sensor_top/sensor_core/r_uart_pstate_reg[1]/D (DFFRQX4MTH)
                                                          0.00       1.37 f    1.08
  data arrival time                                                  1.37      

  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/sensor_core/r_uart_pstate_reg[1]/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.33       1.08      
  data required time                                                 1.08      
  ------------------------------------------------------------------------------------
  data required time                                                 1.08      
  data arrival time                                                 -1.37      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.29      


  Startpoint: khu_sensor_top/sensor_core/r_uart_pstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/sensor_core/r_uart_pstate_reg[1]/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/sensor_core/r_uart_pstate_reg[1]/Q (DFFRQX4MTH)
                                                          0.56       1.31 r    1.08
  khu_sensor_top/sensor_core/U640/Y (NOR3BX1MTH)          0.09       1.40 f    1.08
  khu_sensor_top/sensor_core/r_uart_pstate_reg[1]/D (DFFRQX4MTH)
                                                          0.00       1.40 f    1.08
  data arrival time                                                  1.40      

  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/sensor_core/r_uart_pstate_reg[1]/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.33       1.08      
  data required time                                                 1.08      
  ------------------------------------------------------------------------------------
  data required time                                                 1.08      
  data arrival time                                                 -1.40      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.32      


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (DFFSQX1MTH)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (DFFSQX1MTH)
                                                          0.50       1.25 r    1.08
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (DFFSQX1MTH)
                                                          0.00       1.25 r    1.08
  data arrival time                                                  1.25      

  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (DFFSQX1MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.17       0.92      
  data required time                                                 0.92      
  ------------------------------------------------------------------------------------
  data required time                                                 0.92      
  data arrival time                                                 -1.25      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.33      


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/CK (DFFRQX4MTR)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/Q (DFFRQX4MTR)
                                                          0.33       1.08 r    1.08
  khu_sensor_top/uart_controller/U33/Y (OAI2BB2X1MTH)     0.11       1.19 f    1.08
  khu_sensor_top/uart_controller/U16/Y (AO2B2X1MTH)       0.27       1.46 f    1.08
  khu_sensor_top/uart_controller/r_data_counter_reg[1]/D (DFFRQX4MTH)
                                                          0.00       1.46 f    1.08
  data arrival time                                                  1.46      

  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/r_data_counter_reg[1]/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.32       1.07      
  data required time                                                 1.07      
  ------------------------------------------------------------------------------------
  data required time                                                 1.07      
  data arrival time                                                 -1.46      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.39      


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/CK (DFFRQX4MTR)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/Q (DFFRQX4MTR)
                                                          0.33       1.08 r    1.08
  khu_sensor_top/uart_controller/U33/Y (OAI2BB2X1MTH)     0.11       1.19 f    1.08
  khu_sensor_top/uart_controller/U16/Y (AO2B2X1MTH)       0.27       1.46 f    1.08
  khu_sensor_top/uart_controller/r_data_counter_reg[1]/D (DFFRQX4MTH)
                                                          0.00       1.46 f    1.08
  data arrival time                                                  1.46      

  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/r_data_counter_reg[1]/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.32       1.07      
  data required time                                                 1.07      
  ------------------------------------------------------------------------------------
  data required time                                                 1.07      
  data arrival time                                                 -1.46      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.39      


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/CK (DFFRQX4MTR)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/Q (DFFRQX4MTR)
                                                          0.33       1.08 r    1.08
  khu_sensor_top/uart_controller/U33/Y (OAI2BB2X1MTH)     0.11       1.19 f    1.08
  khu_sensor_top/uart_controller/U16/Y (AO2B2X1MTH)       0.27       1.46 f    1.08
  khu_sensor_top/uart_controller/r_data_counter_reg[1]/D (DFFRQX4MTH)
                                                          0.00       1.46 f    1.08
  data arrival time                                                  1.46      

  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/r_data_counter_reg[1]/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.32       1.07      
  data required time                                                 1.07      
  ------------------------------------------------------------------------------------
  data required time                                                 1.07      
  data arrival time                                                 -1.46      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.39      


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/CK (DFFRQX4MTR)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/Q (DFFRQX4MTR)
                                                          0.39       1.14 f    1.08
  khu_sensor_top/uart_controller/U17/Y (AO2B2X1MTH)       0.20       1.35 f    1.08
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/D (DFFRQX4MTR)
                                                          0.00       1.35 f    1.08
  data arrival time                                                  1.35      

  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/CK (DFFRQX4MTR)
                                                          0.00       0.75 r    
  library hold time                                       0.20       0.95      
  data required time                                                 0.95      
  ------------------------------------------------------------------------------------
  data required time                                                 0.95      
  data arrival time                                                 -1.35      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.39      


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/CK (DFFRQX4MTR)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/Q (DFFRQX4MTR)
                                                          0.33       1.08 r    1.08
  khu_sensor_top/uart_controller/U17/Y (AO2B2X1MTH)       0.14       1.22 r    1.08
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/D (DFFRQX4MTR)
                                                          0.00       1.22 r    1.08
  data arrival time                                                  1.22      

  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/CK (DFFRQX4MTR)
                                                          0.00       0.75 r    
  library hold time                                       0.06       0.81      
  data required time                                                 0.81      
  ------------------------------------------------------------------------------------
  data required time                                                 0.81      
  data arrival time                                                 -1.22      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.41      


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/CK (DFFRQX4MTR)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/Q (DFFRQX4MTR)
                                                          0.33       1.08 r    1.08
  khu_sensor_top/uart_controller/U17/Y (AO2B2X1MTH)       0.14       1.22 r    1.08
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/D (DFFRQX4MTR)
                                                          0.00       1.22 r    1.08
  data arrival time                                                  1.22      

  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/CK (DFFRQX4MTR)
                                                          0.00       0.75 r    
  library hold time                                       0.06       0.81      
  data required time                                                 0.81      
  ------------------------------------------------------------------------------------
  data required time                                                 0.81      
  data arrival time                                                 -1.22      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.41      


1
