<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3627" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3627{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3627{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3627{left:580px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3627{left:70px;bottom:433px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t5_3627{left:70px;bottom:416px;letter-spacing:-0.17px;word-spacing:-1.13px;}
#t6_3627{left:70px;bottom:400px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#t7_3627{left:362px;bottom:400px;letter-spacing:-0.18px;word-spacing:-1.11px;}
#t8_3627{left:534px;bottom:400px;letter-spacing:-0.13px;word-spacing:-1.19px;}
#t9_3627{left:70px;bottom:383px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ta_3627{left:70px;bottom:324px;letter-spacing:0.14px;}
#tb_3627{left:152px;bottom:324px;letter-spacing:0.15px;word-spacing:0.01px;}
#tc_3627{left:152px;bottom:303px;letter-spacing:0.15px;}
#td_3627{left:70px;bottom:279px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_3627{left:70px;bottom:262px;letter-spacing:-0.2px;word-spacing:-1.42px;}
#tf_3627{left:70px;bottom:245px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tg_3627{left:70px;bottom:228px;letter-spacing:-0.13px;word-spacing:-1.35px;}
#th_3627{left:70px;bottom:212px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_3627{left:76px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.03px;}
#tj_3627{left:172px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tk_3627{left:76px;bottom:1048px;letter-spacing:-0.15px;}
#tl_3627{left:172px;bottom:1048px;letter-spacing:-0.1px;word-spacing:-1.78px;}
#tm_3627{left:223px;bottom:1048px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tn_3627{left:403px;bottom:1048px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#to_3627{left:76px;bottom:1025px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tp_3627{left:76px;bottom:1008px;letter-spacing:-0.14px;}
#tq_3627{left:111px;bottom:1015px;}
#tr_3627{left:72px;bottom:494px;letter-spacing:-0.14px;}
#ts_3627{left:71px;bottom:474px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tt_3627{left:172px;bottom:1025px;letter-spacing:-0.14px;}
#tu_3627{left:76px;bottom:981px;letter-spacing:-0.12px;}
#tv_3627{left:76px;bottom:964px;letter-spacing:-0.12px;}
#tw_3627{left:172px;bottom:981px;letter-spacing:-0.14px;}
#tx_3627{left:222px;bottom:981px;letter-spacing:-0.12px;}
#ty_3627{left:403px;bottom:981px;letter-spacing:-0.11px;}
#tz_3627{left:403px;bottom:959px;letter-spacing:-0.11px;}
#t10_3627{left:403px;bottom:938px;letter-spacing:-0.11px;}
#t11_3627{left:172px;bottom:915px;letter-spacing:-0.14px;}
#t12_3627{left:222px;bottom:915px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t13_3627{left:402px;bottom:915px;letter-spacing:-0.11px;}
#t14_3627{left:172px;bottom:892px;letter-spacing:-0.17px;}
#t15_3627{left:222px;bottom:892px;letter-spacing:-0.12px;}
#t16_3627{left:403px;bottom:892px;letter-spacing:-0.11px;}
#t17_3627{left:172px;bottom:869px;letter-spacing:-0.14px;}
#t18_3627{left:222px;bottom:869px;letter-spacing:-0.12px;}
#t19_3627{left:402px;bottom:869px;letter-spacing:-0.11px;}
#t1a_3627{left:172px;bottom:846px;letter-spacing:-0.12px;}
#t1b_3627{left:222px;bottom:846px;letter-spacing:-0.11px;}
#t1c_3627{left:222px;bottom:830px;letter-spacing:-0.14px;}
#t1d_3627{left:222px;bottom:808px;letter-spacing:-0.12px;}
#t1e_3627{left:403px;bottom:846px;letter-spacing:-0.13px;}
#t1f_3627{left:403px;bottom:825px;letter-spacing:-0.11px;}
#t1g_3627{left:403px;bottom:808px;letter-spacing:-0.13px;}
#t1h_3627{left:403px;bottom:787px;letter-spacing:-0.1px;}
#t1i_3627{left:403px;bottom:765px;letter-spacing:-0.11px;}
#t1j_3627{left:222px;bottom:742px;letter-spacing:-0.11px;}
#t1k_3627{left:222px;bottom:721px;letter-spacing:-0.14px;}
#t1l_3627{left:403px;bottom:742px;letter-spacing:-0.14px;}
#t1m_3627{left:172px;bottom:698px;letter-spacing:-0.13px;}
#t1n_3627{left:222px;bottom:698px;letter-spacing:-0.12px;}
#t1o_3627{left:402px;bottom:698px;letter-spacing:-0.11px;}
#t1p_3627{left:403px;bottom:681px;letter-spacing:-0.12px;}
#t1q_3627{left:172px;bottom:658px;letter-spacing:-0.12px;}
#t1r_3627{left:222px;bottom:658px;letter-spacing:-0.11px;}
#t1s_3627{left:403px;bottom:658px;letter-spacing:-0.11px;}
#t1t_3627{left:172px;bottom:635px;letter-spacing:-0.14px;}
#t1u_3627{left:222px;bottom:635px;letter-spacing:-0.11px;}
#t1v_3627{left:403px;bottom:635px;letter-spacing:-0.11px;}
#t1w_3627{left:76px;bottom:613px;letter-spacing:-0.12px;}
#t1x_3627{left:76px;bottom:596px;letter-spacing:-0.12px;}
#t1y_3627{left:172px;bottom:613px;letter-spacing:-0.12px;}
#t1z_3627{left:222px;bottom:613px;letter-spacing:-0.14px;}
#t20_3627{left:402px;bottom:613px;letter-spacing:-0.13px;}
#t21_3627{left:76px;bottom:573px;letter-spacing:-0.12px;}
#t22_3627{left:76px;bottom:556px;letter-spacing:-0.12px;}
#t23_3627{left:76px;bottom:539px;letter-spacing:-0.09px;}
#t24_3627{left:76px;bottom:522px;letter-spacing:-0.12px;}
#t25_3627{left:133px;bottom:529px;}
#t26_3627{left:172px;bottom:573px;letter-spacing:-0.12px;}

.s1_3627{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3627{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3627{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3627{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3627{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3627{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3627{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3627{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_3627{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_3627{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3627" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3627Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3627" style="-webkit-user-select: none;"><object width="935" height="1210" data="3627/3627.svg" type="image/svg+xml" id="pdf3627" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3627" class="t s1_3627">Vol. 3B </span><span id="t2_3627" class="t s1_3627">17-45 </span>
<span id="t3_3627" class="t s2_3627">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_3627" class="t s3_3627">Table 17-10 provides information on interpreting additional family 0FH model specific fields for cache hierarchy </span>
<span id="t5_3627" class="t s3_3627">errors. These errors are reported in one of the IA32_MCi_STATUS MSRs. These errors are reported, architecturally, </span>
<span id="t6_3627" class="t s3_3627">as compound errors with a general form of </span><span id="t7_3627" class="t s4_3627">0000 0001 RRRR TTLL </span><span id="t8_3627" class="t s3_3627">in the MCA error code field. See Chapter 16 for </span>
<span id="t9_3627" class="t s3_3627">how to interpret the compound error code. </span>
<span id="ta_3627" class="t s5_3627">17.14.1 </span><span id="tb_3627" class="t s5_3627">Model-Specific Machine Check Error Codes for the Intel® Xeon® Processor MP 7100 </span>
<span id="tc_3627" class="t s5_3627">Series </span>
<span id="td_3627" class="t s3_3627">The Intel Xeon processor MP 7100 series has five register banks which contain information related to Machine </span>
<span id="te_3627" class="t s3_3627">Check Errors. MCi_STATUS[63:0] refers to all five register banks. MC0_STATUS[63:0] through MC3_STATUS[63:0] </span>
<span id="tf_3627" class="t s3_3627">is the same as previous generations of Intel Xeon processors within Family 0FH. MC4_STATUS[63:0] is the main </span>
<span id="tg_3627" class="t s3_3627">error logging for the processor’s L3 and front side bus errors. It supports the L3 Errors, Bus and Interconnect Errors </span>
<span id="th_3627" class="t s3_3627">Compound Error Codes in the MCA Error Code Field. </span>
<span id="ti_3627" class="t s6_3627">Table 17-45. </span><span id="tj_3627" class="t s6_3627">Incremental Decoding Information: Processor Family 0FH, Machine Error Codes for Machine Check </span>
<span id="tk_3627" class="t s7_3627">Type </span><span id="tl_3627" class="t s7_3627">Bit No. </span><span id="tm_3627" class="t s7_3627">Bit Function </span><span id="tn_3627" class="t s7_3627">Bit Description </span>
<span id="to_3627" class="t s8_3627">MCA Error </span>
<span id="tp_3627" class="t s8_3627">Codes </span>
<span id="tq_3627" class="t s9_3627">1 </span>
<span id="tr_3627" class="t sa_3627">NOTES: </span>
<span id="ts_3627" class="t s8_3627">1. These fields are architecturally defined. Refer to Chapter 16, “Machine-Check Architecture,” for more information. </span>
<span id="tt_3627" class="t s8_3627">15:0 </span>
<span id="tu_3627" class="t s8_3627">Model-Specific </span>
<span id="tv_3627" class="t s8_3627">Error Codes </span>
<span id="tw_3627" class="t s8_3627">16 </span><span id="tx_3627" class="t s8_3627">FSB Address Parity </span><span id="ty_3627" class="t s8_3627">Address parity error detected: </span>
<span id="tz_3627" class="t s8_3627">1: Address parity error detected. </span>
<span id="t10_3627" class="t s8_3627">0: No address parity error. </span>
<span id="t11_3627" class="t s8_3627">17 </span><span id="t12_3627" class="t s8_3627">Response Hard Fail </span><span id="t13_3627" class="t s8_3627">Hardware failure detected on response. </span>
<span id="t14_3627" class="t s8_3627">18 </span><span id="t15_3627" class="t s8_3627">Response Parity </span><span id="t16_3627" class="t s8_3627">Parity error detected on response. </span>
<span id="t17_3627" class="t s8_3627">19 </span><span id="t18_3627" class="t s8_3627">PIC and FSB Data Parity </span><span id="t19_3627" class="t s8_3627">Data Parity detected on either PIC or FSB access. </span>
<span id="t1a_3627" class="t s8_3627">20 </span><span id="t1b_3627" class="t s8_3627">Processor Signature = </span>
<span id="t1c_3627" class="t s8_3627">00000F04H: </span>
<span id="t1d_3627" class="t s8_3627">Invalid PIC Request </span>
<span id="t1e_3627" class="t s8_3627">Processor Signature = 00000F04H: </span>
<span id="t1f_3627" class="t s8_3627">Indicates error due to an invalid PIC request access was made to PIC space </span>
<span id="t1g_3627" class="t s8_3627">with WB memory): </span>
<span id="t1h_3627" class="t s8_3627">1: Invalid PIC request error. </span>
<span id="t1i_3627" class="t s8_3627">0: No Invalid PIC request error. </span>
<span id="t1j_3627" class="t s8_3627">All other processors: </span>
<span id="t1k_3627" class="t s8_3627">Reserved </span>
<span id="t1l_3627" class="t s8_3627">Reserved </span>
<span id="t1m_3627" class="t s8_3627">21 </span><span id="t1n_3627" class="t s8_3627">Pad State Machine </span><span id="t1o_3627" class="t s8_3627">The state machine that tracks P and N data-strobe relative timing has </span>
<span id="t1p_3627" class="t s8_3627">become unsynchronized or a glitch has been detected. </span>
<span id="t1q_3627" class="t s8_3627">22 </span><span id="t1r_3627" class="t s8_3627">Pad Strobe Glitch </span><span id="t1s_3627" class="t s8_3627">Data strobe glitch. </span>
<span id="t1t_3627" class="t s8_3627">23 </span><span id="t1u_3627" class="t s8_3627">Pad Address Glitch </span><span id="t1v_3627" class="t s8_3627">Address strobe glitch. </span>
<span id="t1w_3627" class="t s8_3627">Other </span>
<span id="t1x_3627" class="t s8_3627">Information </span>
<span id="t1y_3627" class="t s8_3627">56:24 </span><span id="t1z_3627" class="t s8_3627">Reserved </span><span id="t20_3627" class="t s8_3627">Reserved </span>
<span id="t21_3627" class="t s8_3627">Status </span>
<span id="t22_3627" class="t s8_3627">Register </span>
<span id="t23_3627" class="t s8_3627">Validity </span>
<span id="t24_3627" class="t s8_3627">Indicators </span>
<span id="t25_3627" class="t s9_3627">1 </span>
<span id="t26_3627" class="t s8_3627">63:57 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
