0.6
2019.1
May 24 2019
14:51:52
/home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.sim/sim_1/synth/timing/xsim/asmcvd_xp_tb_time_synth.v,1706769867,verilog,,,,adder;adder_0;asmcvd_xp;glbl;multiplier;multiplier_1;pipeline_reg;pipeline_reg_2,,,,,,,,
/home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.srcs/sim_1/new/asmcvd_xp_tb.sv,1706766971,systemVerilog,,,,asmcvd_xp_tb,,,,,,,,
