#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Oct  3 21:01:56 2024
# Process ID: 28004
# Current directory: C:/github/amba_bus/soc_AMBA_BUS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29932 C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.xpr
# Log file: C:/github/amba_bus/soc_AMBA_BUS/vivado.log
# Journal file: C:/github/amba_bus/soc_AMBA_BUS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/amba_bus/ip_repo/myip_axi_interface_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1168.848 ; gain = 507.297
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
Generating merged BMM file for the design top 'tb_AXI_Memory'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_AXI_Memory' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_AXI_Memory_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim'
"xelab -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7dab8022e4904f2da09bcfd16653799a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AXI_Memory_behav xil_defaultlib.tb_AXI_Memory xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'BRESP' [C:/github/amba_bus/tb_AXI.v:64]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ARVALID' is not permitted [C:/github/amba_bus/tb_AXI.v:68]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ARADDR' is not permitted [C:/github/amba_bus/tb_AXI.v:69]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'RREADY' is not permitted [C:/github/amba_bus/tb_AXI.v:73]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1217.715 ; gain = 48.223
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 21:03:41 2024...
