|==============================================================================|
|=========                      OpenRAM v1.1.18                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========     Temp dir: /tmp/openram_vincenzogiannone_8275_temp/     =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 01/31/2022 02:37:01
Technology: sky130A
Total size: 32 bits
Word size: 2
Words: 16
Banks: 1
Write size: None
RW ports: 0
R-only ports: 2
W-only ports: 1
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Words per row: 1
Output files are: 
/home/vincenzogiannone/Desktop/work_OpenRAM-1.1.18/compiler/macro/sram_0rw2r1w_2_16_sky130A/sram_0rw2r1w_2_16_sky130A.lvs
/home/vincenzogiannone/Desktop/work_OpenRAM-1.1.18/compiler/macro/sram_0rw2r1w_2_16_sky130A/sram_0rw2r1w_2_16_sky130A.sp
/home/vincenzogiannone/Desktop/work_OpenRAM-1.1.18/compiler/macro/sram_0rw2r1w_2_16_sky130A/sram_0rw2r1w_2_16_sky130A.v
/home/vincenzogiannone/Desktop/work_OpenRAM-1.1.18/compiler/macro/sram_0rw2r1w_2_16_sky130A/sram_0rw2r1w_2_16_sky130A.lib
/home/vincenzogiannone/Desktop/work_OpenRAM-1.1.18/compiler/macro/sram_0rw2r1w_2_16_sky130A/sram_0rw2r1w_2_16_sky130A.py
/home/vincenzogiannone/Desktop/work_OpenRAM-1.1.18/compiler/macro/sram_0rw2r1w_2_16_sky130A/sram_0rw2r1w_2_16_sky130A.html
/home/vincenzogiannone/Desktop/work_OpenRAM-1.1.18/compiler/macro/sram_0rw2r1w_2_16_sky130A/sram_0rw2r1w_2_16_sky130A.log
/home/vincenzogiannone/Desktop/work_OpenRAM-1.1.18/compiler/macro/sram_0rw2r1w_2_16_sky130A/sram_0rw2r1w_2_16_sky130A.lef
/home/vincenzogiannone/Desktop/work_OpenRAM-1.1.18/compiler/macro/sram_0rw2r1w_2_16_sky130A/sram_0rw2r1w_2_16_sky130A.gds
** Submodules: 0.5 seconds
** Placement: 0.0 seconds
**** Retrieving pins: 0.0 seconds
**** Analyzing pins: 0.0 seconds
**** Finding blockages: 0.1 seconds
**** Converting blockages: 0.0 seconds
WARNING: file pin_group.py: line 654:   Expanding conversion (din0[0] layer=m3 ll=v[7.455,-9.450000000000001] ur=v[7.755,-9.15])

WARNING: file pin_group.py: line 654:   Expanding conversion (din0[1] layer=m3 ll=v[14.865,-9.450000000000001] ur=v[15.165000000000001,-9.15])

**** Converting pins: 0.0 seconds
**** Separating adjacent pins: 0.0 seconds
**** Enclosing pins: 0.0 seconds
*** Finding pins and blockages: 0.9 seconds
*** Maze routing pins: 7.5 seconds
**** Retrieving pins: 0.0 seconds
**** Analyzing pins: 0.0 seconds
**** Finding blockages: 0.1 seconds
**** Converting blockages: 0.0 seconds
**** Converting pins: 0.1 seconds
**** Separating adjacent pins: 0.0 seconds
**** Enclosing pins: 0.1 seconds
*** Finding pins and blockages: 1.2 seconds
*** Maze routing supplies: 11.0 seconds
** Routing: 30.6 seconds
WARNING: file magic.py: line 239: DRC Errors sram_0rw2r1w_2_16_sky130A	6985

ERROR: file magic.py: line 348: sram_0rw2r1w_2_16_sky130A	LVS mismatch (results in /tmp/openram_vincenzogiannone_8275_temp/sram_0rw2r1w_2_16_sky130A.lvs.report)

** Verification: 7.1 seconds
** SRAM creation: 38.2 seconds
SP: Writing to /home/vincenzogiannone/Desktop/work_OpenRAM-1.1.18/compiler/macro/sram_0rw2r1w_2_16_sky130A/sram_0rw2r1w_2_16_sky130A.sp
** Spice writing: 0.0 seconds
GDS: Writing to /home/vincenzogiannone/Desktop/work_OpenRAM-1.1.18/compiler/macro/sram_0rw2r1w_2_16_sky130A/sram_0rw2r1w_2_16_sky130A.gds
** GDS: 0.1 seconds
LEF: Writing to /home/vincenzogiannone/Desktop/work_OpenRAM-1.1.18/compiler/macro/sram_0rw2r1w_2_16_sky130A/sram_0rw2r1w_2_16_sky130A.lef
** LEF: 0.0 seconds
LVS: Writing to /home/vincenzogiannone/Desktop/work_OpenRAM-1.1.18/compiler/macro/sram_0rw2r1w_2_16_sky130A/sram_0rw2r1w_2_16_sky130A.lvs.sp
** LVS writing: 0.0 seconds
LIB: Characterizing... 
WARNING: file elmore.py: line 38: In analytical mode, all ports have the timing of the first read port.

