{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668183028031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668183028032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 11 11:10:27 2022 " "Processing started: Fri Nov 11 11:10:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668183028032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183028032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183028032 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668183028621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668183028621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton_tb " "Found entity 1: skeleton_tb" {  } { { "skeleton_tb.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/skeleton_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183040798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183040798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc4_simpleprocessor_basecode/reference/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file pc4_simpleprocessor_basecode/reference/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "PC4_SimpleProcessor_basecode/reference/regfile.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/reference/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183040798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183040798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc4_simpleprocessor_basecode/reference/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file pc4_simpleprocessor_basecode/reference/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "PC4_SimpleProcessor_basecode/reference/alu.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/reference/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183040798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183040798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc4_simpleprocessor_basecode/cpuone-base/skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file pc4_simpleprocessor_basecode/cpuone-base/skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183040798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183040798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aluop ALUop processor.v(97) " "Verilog HDL Declaration information at processor.v(97): object \"aluop\" differs only in case from object \"ALUop\" in the same scope" {  } { { "PC4_SimpleProcessor_basecode/cpuone-base/processor.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/processor.v" 97 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668183040798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc4_simpleprocessor_basecode/cpuone-base/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file pc4_simpleprocessor_basecode/cpuone-base/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "PC4_SimpleProcessor_basecode/cpuone-base/processor.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183040798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183040798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc4_simpleprocessor_basecode/cpuone-base/imem.v 1 1 " "Found 1 design units, including 1 entities, in source file pc4_simpleprocessor_basecode/cpuone-base/imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183040814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183040814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc4_simpleprocessor_basecode/cpuone-base/dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file pc4_simpleprocessor_basecode/cpuone-base/dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183040814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183040814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_circuit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_circuit " "Found entity 1: control_circuit" {  } { { "control_circuit.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/control_circuit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183040814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183040814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183040814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183040814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe_ref.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/dffe_ref.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183040814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183040814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183040814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183040814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183040829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183040829 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bit12_counter.v(16) " "Verilog HDL Module Instantiation warning at bit12_counter.v(16): ignored dangling comma in List of Port Connections" {  } { { "bit12_counter.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/bit12_counter.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1668183040829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit12_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file bit12_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit12_counter " "Found entity 1: bit12_counter" {  } { { "bit12_counter.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/bit12_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183040829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183040829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock2.v 1 1 " "Found 1 design units, including 1 entities, in source file clock2.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock2 " "Found entity 1: clock2" {  } { { "clock2.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/clock2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183040829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183040829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.v 1 1 " "Found 1 design units, including 1 entities, in source file math.v" { { "Info" "ISGN_ENTITY_NAME" "1 math " "Found entity 1: math" {  } { { "math.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/math.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183040829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183040829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock4.v 1 1 " "Found 1 design units, including 1 entities, in source file clock4.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock4 " "Found entity 1: clock4" {  } { { "clock4.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/clock4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183040829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183040829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668183040939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock2 clock2:c0 " "Elaborating entity \"clock2\" for hierarchy \"clock2:c0\"" {  } { { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "c0" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183040954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"imem:my_imem\"" {  } { { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "my_imem" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183040970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "altsyncram_component" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183041392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183041408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file basic_test.mif " "Parameter \"init_file\" = \"basic_test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041408 ""}  } { { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668183041408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ga1 " "Found entity 1: altsyncram_4ga1" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183041486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183041486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ga1 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated " "Elaborating entity \"altsyncram_4ga1\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183041486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:my_dmem\"" {  } { { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "my_dmem" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183041501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "altsyncram_component" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183041533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183041533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668183041533 ""}  } { { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668183041533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l9g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l9g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l9g1 " "Found entity 1: altsyncram_l9g1" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668183041595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183041595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l9g1 dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated " "Elaborating entity \"altsyncram_l9g1\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183041595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:my_regfile\"" {  } { { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "my_regfile" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183041595 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(15) " "Verilog HDL Always Construct warning at regfile.v(15): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "PC4_SimpleProcessor_basecode/reference/regfile.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/reference/regfile.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1668183041611 "|skeleton|regfile:my_regfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"processor:my_processor\"" {  } { { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "my_processor" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183041611 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "target processor.v(99) " "Verilog HDL or VHDL warning at processor.v(99): object \"target\" assigned a value but never read" {  } { { "PC4_SimpleProcessor_basecode/cpuone-base/processor.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/processor.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668183041626 "|skeleton|processor:my_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc processor:my_processor\|pc:pc1 " "Elaborating entity \"pc\" for hierarchy \"processor:my_processor\|pc:pc1\"" {  } { { "PC4_SimpleProcessor_basecode/cpuone-base/processor.v" "pc1" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/processor.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183041626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register processor:my_processor\|pc:pc1\|register:r1 " "Elaborating entity \"register\" for hierarchy \"processor:my_processor\|pc:pc1\|register:r1\"" {  } { { "pc.v" "r1" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/pc.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183041626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref processor:my_processor\|pc:pc1\|register:r1\|dffe_ref:hi0\[0\].d " "Elaborating entity \"dffe_ref\" for hierarchy \"processor:my_processor\|pc:pc1\|register:r1\|dffe_ref:hi0\[0\].d\"" {  } { { "register.v" "hi0\[0\].d" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/register.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183041626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit12_counter processor:my_processor\|bit12_counter:c2 " "Elaborating entity \"bit12_counter\" for hierarchy \"processor:my_processor\|bit12_counter:c2\"" {  } { { "PC4_SimpleProcessor_basecode/cpuone-base/processor.v" "c2" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/processor.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183041626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder processor:my_processor\|bit12_counter:c2\|full_adder:full1 " "Elaborating entity \"full_adder\" for hierarchy \"processor:my_processor\|bit12_counter:c2\|full_adder:full1\"" {  } { { "bit12_counter.v" "full1" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/bit12_counter.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183041626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "math processor:my_processor\|math:m1 " "Elaborating entity \"math\" for hierarchy \"processor:my_processor\|math:m1\"" {  } { { "PC4_SimpleProcessor_basecode/cpuone-base/processor.v" "m1" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/processor.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183041642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_circuit processor:my_processor\|control_circuit:c1 " "Elaborating entity \"control_circuit\" for hierarchy \"processor:my_processor\|control_circuit:c1\"" {  } { { "PC4_SimpleProcessor_basecode/cpuone-base/processor.v" "c1" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/processor.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183041642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:my_processor\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"processor:my_processor\|alu:alu1\"" {  } { { "PC4_SimpleProcessor_basecode/cpuone-base/processor.v" "alu1" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/processor.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183041642 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(25) " "Verilog HDL Case Statement warning at alu.v(25): incomplete case statement has no default case item" {  } { { "PC4_SimpleProcessor_basecode/reference/alu.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/reference/alu.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1668183041642 "|skeleton|processor:my_processor|alu:alu1"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[1\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[2\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[3\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[4\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[5\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[6\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[7\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[8\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[9\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[10\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[11\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[12\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[13\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[14\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[15\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[16\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[17\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[18\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[19\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[20\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[21\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[22\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[23\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[24\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[25\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[26\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[27\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[28\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 653 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[29\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 675 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[30\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[31\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_l9g1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_l9g1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_l9g1.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v" 86 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_l9g1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[0\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[1\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[2\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[3\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[4\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[5\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[6\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[7\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[8\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[9\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[10\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[11\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[12\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[13\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[14\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[15\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[16\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[17\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[18\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[19\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[20\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[21\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[22\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[23\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[24\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[25\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[26\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[27\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[28\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[29\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[30\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[31\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_4ga1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_4ga1.tdf" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/db/altsyncram_4ga1.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/imem.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v" 82 0 0 } } { "PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" "" { Text "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1668183041923 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_4ga1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1668183041923 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1668183041923 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1668183042674 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668183042861 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1036 " "1036 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668183043502 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183043627 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668183043862 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668183043862 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668183044315 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668183044315 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668183044315 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668183044315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668183044346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 11 11:10:44 2022 " "Processing ended: Fri Nov 11 11:10:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668183044346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668183044346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668183044346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668183044346 ""}
