Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Jun 02 22:01:52 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Project_design_wrapper_control_sets_placed.rpt
| Design       : Project_design_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   146 |
| Unused register locations in slices containing registers |   436 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             480 |          169 |
| No           | No                    | Yes                    |              30 |            8 |
| No           | Yes                   | No                     |             649 |          245 |
| Yes          | No                    | No                     |             820 |          211 |
| Yes          | No                    | Yes                    |              14 |            8 |
| Yes          | Yes                   | No                     |            1235 |          349 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                             Clock Signal                            |                                                                                                            Enable Signal                                                                                                            |                                                                             Set/Reset Signal                                                                            | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   | Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CE                                                                                                                                                                       | Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D_0                                                                                                          |                1 |              1 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                     |                                                                                                                                                                         |                1 |              1 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                     |                                                                                                                                                                         |                1 |              1 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                                                     | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_possible_zero_40_out                                     |                1 |              1 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                           |                                                                                                                                                                         |                1 |              1 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/R_reg[32][0]                                                                                                             |                                                                                                                                                                         |                1 |              1 |
| ~Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE           |                                                                                                                                                                                                                                     | Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                              |                1 |              1 |
|  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                    |                1 |              1 |
|  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0              |                1 |              1 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                                                     | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                                 |                1 |              1 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                                                     | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                    |                1 |              1 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                                                     | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_1                                          |                1 |              1 |
|  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                    |                1 |              1 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_start_div                                                                                                               | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Div_Res_4_reg[34][0]                                              |                1 |              1 |
|  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                    |                1 |              1 |
|  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE           |                                                                                                                                                                                                                                     | Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0                                                                                           |                1 |              1 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_R_reg[7]                                                                                                     | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_R_reg[8]                                         |                1 |              1 |
|  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                            |                2 |              2 |
|  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE           | Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Debug_Rst_i0                                                                                                                                                             |                                                                                                                                                                         |                1 |              2 |
|  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE           |                                                                                                                                                                                                                                     |                                                                                                                                                                         |                1 |              2 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                                                     | Project_design_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                  |                1 |              2 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                                                     | Project_design_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                  |                1 |              2 |
|  Project_design_i/counter_generic_0/U0/clk_dvr1/s_countValue_reg[2] |                                                                                                                                                                                                                                     |                                                                                                                                                                         |                1 |              3 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                                                     | Project_design_i/mdm_1/U0/MDM_Core_I1/Use_Uart.clear_Ext_BRK_reg_0                                                                                                      |                1 |              3 |
| ~Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE           |                                                                                                                                                                                                                                     | Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                          |                1 |              4 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Using_FPGA.Native                                                                                                                                           | Project_design_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                                    |                1 |              4 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                 | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                2 |              4 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                    | Project_design_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                           |                1 |              4 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                                                     | Project_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                 |                1 |              4 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                       | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                2 |              4 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                    | Project_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                    |                1 |              4 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                          | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                1 |              4 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0              | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                2 |              4 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                                                     | Project_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                             |                2 |              4 |
|  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   | Project_design_i/mdm_1/U0/MDM_Core_I1/p_2_out_1                                                                                                                                                                                     | Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                          |                1 |              4 |
|  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE           | Project_design_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                       | Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                          |                1 |              4 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Using_FPGA.Native                                                                                                                                           | Project_design_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                                    |                1 |              4 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                                                     | Project_design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                  |                2 |              4 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                                                     | Project_design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                  |                1 |              4 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                             | Project_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[2]_i_1_n_0                                      |                1 |              4 |
|  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                           |                                                                                                                                                                         |                3 |              4 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                                                     | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4                                             |                3 |              5 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                  |                                                                                                                                                                         |                2 |              5 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                                                     | Project_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                  |                1 |              5 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                        | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                3 |              5 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/wb_instr_reg[31]                                                                                                         | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                      |                1 |              5 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                             | Project_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                     |                1 |              5 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                              | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                1 |              5 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                               | Project_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                            |                1 |              6 |
|  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   | Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status_reg[15]_0[0]                                                                                                                               |                                                                                                                                                                         |                1 |              6 |
|  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   | Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[0]__0[0]                                                                                                                                           |                                                                                                                                                                         |                2 |              6 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                      |                                                                                                                                                                         |                2 |              6 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/mem_float_operation_2                                                                                                                         |                                                                                                                                                                         |                3 |              6 |
|  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   | Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sample_1                                                                                                                                                                 |                                                                                                                                                                         |                1 |              6 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_2_out                                                                                                               | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                3 |              6 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                            | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                2 |              6 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                                                    | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                1 |              6 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                 | Project_design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                 |                3 |              8 |
|  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   | Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_UART.tdo_reg_reg[7][0]                                                                                                                                                                 |                                                                                                                                                                         |                2 |              8 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                                                     | Project_design_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                           |                4 |              8 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                  |                                                                                                                                                                         |                3 |              8 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                         |                                                                                                                                                                         |                2 |              8 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                            |                                                                                                                                                                         |                3 |              8 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native                                                                                                     | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                               |                4 |              8 |
| ~Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE           | Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                         |                2 |              8 |
|  Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE           | Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/command_1_reg[7][0]                                                                                                                                                      |                                                                                                                                                                         |                1 |              8 |
|  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                       |                                                                                                                                                                         |                7 |              8 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                             | Project_design_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                           |                3 |              8 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                  |                                                                                                                                                                         |                2 |              8 |
|  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   | Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                   |                                                                                                                                                                         |                2 |              8 |
|  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   | Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/E[0]                                                                                                                                                                     |                                                                                                                                                                         |                1 |              8 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/incoming_data_valid                                               | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0] |                3 |              8 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                                                     | Project_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                     |                3 |             10 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                           |                                                                                                                                                                         |                4 |             10 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/p_79_in                                                                                                          | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                3 |             10 |
|  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   | Project_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_status_reg[0][0]                                                                                                                |                                                                                                                                                                         |                4 |             10 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                           |                                                                                                                                                                         |                3 |             10 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                          |                                                                                                                                                                         |                3 |             12 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/BinToBCD16_1/U0/get_outputs                                                                                                                                                                                        |                                                                                                                                                                         |                4 |             12 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/BinToBCD16_1/U0/int_rg_c[15]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                         |                3 |             16 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/imm_reg_reg[15]_0[0]                                                                                                   | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                3 |             16 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/BinToBCD16_0/U0/int_rg_c[15]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                         |                3 |             16 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/wb_instr_reg[31]                                                                                                         | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                 |                4 |             17 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/wb_instr_reg[31]                                                                                                         | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                6 |             20 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/BinToBCD16_0/U0/get_outputs                                                                                                                                                                                        |                                                                                                                                                                         |                4 |             20 |
|  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   |                                                                                                                                                                                                                                     | Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                  |                4 |             23 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                | Project_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                     |                7 |             23 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                            |                                                                                                                                                                         |                8 |             24 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[8]_0                                                                                                              | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_reset_Q                                                     |                5 |             24 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/p_79_in                                                                                                          |                                                                                                                                                                         |                6 |             24 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                            |                                                                                                                                                                         |                9 |             24 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_R_reg[7]                                                                                                     |                                                                                                                                                                         |                4 |             24 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[5].MUXCY_I/E[0]                                                                     | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                5 |             25 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                7 |             25 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                           |                                                                                                                                                                         |                4 |             25 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                             | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                7 |             25 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                                                     | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Div_Res_4_reg[34][0]                                              |               11 |             26 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_1                                                                                    |                                                                                                                                                                         |               10 |             30 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                                                     | Project_design_i/counter_generic_0/U0/clk_dvr1/s_divCounter[30]_i_1_n_0                                                                                                 |                9 |             31 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_miss_sel_carry_and/MUXCY_I/E[0]                                                                        | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                8 |             31 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req                                                                                                              | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                5 |             31 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                                                  | Project_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                    |                5 |             32 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                           |                                                                                                                                                                         |                8 |             32 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                                                     | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                             |                7 |             32 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/R_reg[32][0]                                                                                                             | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                               |                8 |             32 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                                                                                 | Project_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                    |                5 |             32 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                   | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                9 |             32 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                  | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |               10 |             32 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                     | Project_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                    |                6 |             32 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                        |                                                                                                                                                                         |                8 |             32 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/wb_instr_reg[31]                                                                                                         | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/p_24_out                                                              |                8 |             32 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/wb_instr_reg[31]                                                                                                         |                                                                                                                                                                         |                5 |             32 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                       | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                9 |             32 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                   | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_Logic_I/R                                                                                 |               11 |             32 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                 |                                                                                                                                                                         |                4 |             32 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                        |                                                                                                                                                                         |                8 |             32 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                        | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                8 |             32 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_pc_i_reg[31][0]                                                                                              | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |                5 |             32 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/Write_Data_Valid |                                                                                                                                                                         |                4 |             32 |
|  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                        |                                                                                                                                                                         |               11 |             32 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/wb_instr_reg[31]                                                                                                         | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result_reg[0][0]                                                                    |               10 |             32 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                          |                                                                                                                                                                         |                8 |             33 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                  |                                                                                                                                                                         |                5 |             33 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                          |                                                                                                                                                                         |                6 |             33 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                        |                                                                                                                                                                         |               10 |             33 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Q_reg[32][0]                                                                                                             | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Q_reg[32][0]                                                                               |                9 |             33 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                |                                                                                                                                                                         |                8 |             34 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                          |                                                                                                                                                                         |                9 |             34 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                        |                                                                                                                                                                         |               10 |             35 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                |                                                                                                                                                                         |               10 |             35 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                |                                                                                                                                                                         |                7 |             35 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                        |                                                                                                                                                                         |                9 |             35 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                                                     | Project_design_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                       |                9 |             36 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                    | Project_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                    |                6 |             42 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                                                     | Project_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                    |               15 |             43 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                                                     | Project_design_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                       |               10 |             44 |
|  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   | Project_design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                              |                                                                                                                                                                         |               12 |             47 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                                                     | Project_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                |               16 |             64 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/incoming_data_valid                                               |                                                                                                                                                                         |                8 |             64 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                      |                                                                                                                                                                         |               10 |             75 |
|  Project_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31   |                                                                                                                                                                                                                                     |                                                                                                                                                                         |               30 |             88 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[10]                                                                                                                                    |                                                                                                                                                                         |               16 |            128 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/lopt_7                                                                                                                   | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |               69 |            183 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_7                                                                                                           | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |               70 |            231 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                                                     | Project_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                           |              145 |            319 |
|  Project_design_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                                                     |                                                                                                                                                                         |              147 |            421 |
+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    17 |
| 2      |                     5 |
| 3      |                     2 |
| 4      |                    17 |
| 5      |                     7 |
| 6      |                     9 |
| 8      |                    15 |
| 10     |                     5 |
| 12     |                     2 |
| 16+    |                    67 |
+--------+-----------------------+


