============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Mon Nov  6 16:43:48 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(96)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../ahb2hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : undeclared symbol 'S_sys_clk_40m', assumed default net type 'wire' in ../../TOP.v(26)
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_hall_sensor/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_hall_sensor/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_hall_sensor/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_hall_sensor/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (119 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_hall_sensor/hall_sendor_u1/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_hall_sensor/hall_sendor_u1/clk as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 832 instances
RUN-0007 : 230 luts, 474 seqs, 67 mslices, 36 lslices, 17 pads, 0 brams, 2 dsps
RUN-1001 : There are total 1129 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 904 nets have 2 pins
RUN-1001 : 172 nets have [3 - 5] pins
RUN-1001 : 20 nets have [6 - 10] pins
RUN-1001 : 8 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     19      
RUN-1001 :   No   |  No   |  Yes  |     50      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     69      
RUN-1001 :   Yes  |  No   |  Yes  |     336     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |   6   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 9
PHY-3001 : Initial placement ...
PHY-3001 : design contains 830 instances, 230 luts, 474 seqs, 103 slices, 11 macros(103 instances: 67 mslices 36 lslices)
PHY-0007 : Cell area utilization is 8%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 160237
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 8%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 110101, overlap = 4
PHY-3002 : Step(2): len = 93820.1, overlap = 4
PHY-3002 : Step(3): len = 59806.9, overlap = 4
PHY-3002 : Step(4): len = 52146.2, overlap = 4.5
PHY-3002 : Step(5): len = 48384.2, overlap = 4
PHY-3002 : Step(6): len = 41943.4, overlap = 2
PHY-3002 : Step(7): len = 39335.8, overlap = 3.3125
PHY-3002 : Step(8): len = 35984.1, overlap = 2.125
PHY-3002 : Step(9): len = 34127.8, overlap = 6.875
PHY-3002 : Step(10): len = 33022.8, overlap = 6.875
PHY-3002 : Step(11): len = 29964, overlap = 7.21875
PHY-3002 : Step(12): len = 28508.3, overlap = 12.0625
PHY-3002 : Step(13): len = 27376, overlap = 19.4375
PHY-3002 : Step(14): len = 27660.8, overlap = 20.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000244197
PHY-3002 : Step(15): len = 26680.1, overlap = 20.1875
PHY-3002 : Step(16): len = 26595.2, overlap = 20.1875
PHY-3002 : Step(17): len = 25719.3, overlap = 18.0938
PHY-3002 : Step(18): len = 25417.8, overlap = 17.6562
PHY-3002 : Step(19): len = 24758, overlap = 16.9062
PHY-3002 : Step(20): len = 24962.4, overlap = 16.8125
PHY-3002 : Step(21): len = 25015.1, overlap = 16.4062
PHY-3002 : Step(22): len = 24981.6, overlap = 18.3438
PHY-3002 : Step(23): len = 24657.4, overlap = 16.1562
PHY-3002 : Step(24): len = 24615.9, overlap = 16.0938
PHY-3002 : Step(25): len = 24582.6, overlap = 16.0312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000488395
PHY-3002 : Step(26): len = 24500, overlap = 16.125
PHY-3002 : Step(27): len = 24483.3, overlap = 16.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000865118
PHY-3002 : Step(28): len = 24537.3, overlap = 16.1875
PHY-3002 : Step(29): len = 24765.3, overlap = 15.6875
PHY-3002 : Step(30): len = 24976.2, overlap = 14.8125
PHY-3002 : Step(31): len = 24626.4, overlap = 14.875
PHY-3002 : Step(32): len = 24567.4, overlap = 13.8438
PHY-3002 : Step(33): len = 24466.8, overlap = 13.7812
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003986s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 11%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.87722e-06
PHY-3002 : Step(34): len = 23178.6, overlap = 27.6875
PHY-3002 : Step(35): len = 23674.8, overlap = 24.4062
PHY-3002 : Step(36): len = 23819.8, overlap = 23.9375
PHY-3002 : Step(37): len = 22158.7, overlap = 23.3125
PHY-3002 : Step(38): len = 18716.7, overlap = 22.8438
PHY-3002 : Step(39): len = 16288.6, overlap = 26.2188
PHY-3002 : Step(40): len = 14605.6, overlap = 27.3125
PHY-3002 : Step(41): len = 14117.5, overlap = 28.4375
PHY-3002 : Step(42): len = 13277.3, overlap = 29.8125
PHY-3002 : Step(43): len = 13083.7, overlap = 31.25
PHY-3002 : Step(44): len = 12269.5, overlap = 31.3438
PHY-3002 : Step(45): len = 12356.9, overlap = 30.8125
PHY-3002 : Step(46): len = 11926, overlap = 27.5625
PHY-3002 : Step(47): len = 11936, overlap = 27.4375
PHY-3002 : Step(48): len = 11901, overlap = 28.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.17544e-05
PHY-3002 : Step(49): len = 11571.9, overlap = 29.25
PHY-3002 : Step(50): len = 11674.6, overlap = 28.375
PHY-3002 : Step(51): len = 11735.2, overlap = 28.7812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.35089e-05
PHY-3002 : Step(52): len = 11518.1, overlap = 29.7812
PHY-3002 : Step(53): len = 11951.4, overlap = 29.5938
PHY-3002 : Step(54): len = 12615.2, overlap = 28.7812
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 11%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.17784e-05
PHY-3002 : Step(55): len = 12709.9, overlap = 59.1562
PHY-3002 : Step(56): len = 12876.4, overlap = 59.0938
PHY-3002 : Step(57): len = 12681.6, overlap = 58.7188
PHY-3002 : Step(58): len = 12888.4, overlap = 57.9688
PHY-3002 : Step(59): len = 12941.4, overlap = 56.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.35568e-05
PHY-3002 : Step(60): len = 13261.9, overlap = 55.7188
PHY-3002 : Step(61): len = 13622, overlap = 52.375
PHY-3002 : Step(62): len = 14151.7, overlap = 47.5
PHY-3002 : Step(63): len = 14377.1, overlap = 49.7188
PHY-3002 : Step(64): len = 14330.2, overlap = 46
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.71136e-05
PHY-3002 : Step(65): len = 14938.4, overlap = 45.4062
PHY-3002 : Step(66): len = 14938.4, overlap = 45.4062
PHY-3002 : Step(67): len = 14869.1, overlap = 43.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.06777e-05
PHY-3002 : Step(68): len = 15569, overlap = 43.2812
PHY-3002 : Step(69): len = 16558.8, overlap = 40.375
PHY-3002 : Step(70): len = 16809.2, overlap = 38.8438
PHY-3002 : Step(71): len = 16514.6, overlap = 38.5625
PHY-3002 : Step(72): len = 16565.2, overlap = 38.3438
PHY-3002 : Step(73): len = 16565.2, overlap = 38.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000161355
PHY-3002 : Step(74): len = 17025.5, overlap = 36.9062
PHY-3002 : Step(75): len = 17357, overlap = 37.125
PHY-3002 : Step(76): len = 17440.6, overlap = 37.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000317401
PHY-3002 : Step(77): len = 17714.3, overlap = 35.9375
PHY-3002 : Step(78): len = 17840.5, overlap = 34.0625
PHY-3002 : Step(79): len = 17973.5, overlap = 32.9688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000524422
PHY-3002 : Step(80): len = 18359.9, overlap = 33.0312
PHY-3002 : Step(81): len = 18219.8, overlap = 33.125
PHY-3002 : Step(82): len = 18185.8, overlap = 32.625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000848515
PHY-3002 : Step(83): len = 18485, overlap = 32.1875
PHY-3002 : Step(84): len = 18878.3, overlap = 31.75
PHY-3002 : Step(85): len = 18987.2, overlap = 30.7188
PHY-3002 : Step(86): len = 18903.4, overlap = 30.5938
PHY-3002 : Step(87): len = 18856.7, overlap = 30.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00169703
PHY-3002 : Step(88): len = 19002, overlap = 30.1875
PHY-3002 : Step(89): len = 19073.9, overlap = 30.0312
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0027458
PHY-3002 : Step(90): len = 19122.7, overlap = 29.6562
PHY-3002 : Step(91): len = 19264.6, overlap = 29.7812
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0044427
PHY-3002 : Step(92): len = 19313.8, overlap = 29.8438
PHY-3002 : Step(93): len = 19364.6, overlap = 29.7188
PHY-3002 : Step(94): len = 19496.1, overlap = 28.2812
PHY-3002 : Step(95): len = 19522.2, overlap = 28.125
PHY-3002 : Step(96): len = 19528.8, overlap = 28.125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00888539
PHY-3002 : Step(97): len = 19576.1, overlap = 28.25
PHY-3002 : Step(98): len = 19603.5, overlap = 28.9062
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0143766
PHY-3002 : Step(99): len = 19627.2, overlap = 28.8438
PHY-3002 : Step(100): len = 19670.4, overlap = 28.8438
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 28.84 peak overflow 1.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1129.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 24624, over cnt = 104(0%), over = 344, worst = 14
PHY-1001 : End global iterations;  0.068985s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (22.6%)

PHY-1001 : Congestion index: top1 = 39.63, top5 = 27.20, top10 = 20.60, top15 = 16.60.
PHY-1001 : End incremental global routing;  0.097932s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (16.0%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4371, tnet num: 1127, tinst num: 830, tnode num: 6201, tedge num: 7407.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.226332s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (48.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.342477s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (41.1%)

OPT-1001 : Current memory(MB): used = 154, reserve = 124, peak = 154.
OPT-1001 : End physical optimization;  0.352372s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (44.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 230 LUT to BLE ...
SYN-4008 : Packed 230 LUT and 134 SEQ to BLE.
SYN-4003 : Packing 340 remaining SEQ's ...
SYN-4005 : Packed 67 SEQ with LUT/SLICE
SYN-4006 : 37 single LUT's are left
SYN-4006 : 273 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 503/701 primitive instances ...
PHY-3001 : End packing;  0.033940s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.1%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 398 instances
RUN-1001 : 187 mslices, 186 lslices, 17 pads, 0 brams, 2 dsps
RUN-1001 : There are total 998 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 762 nets have 2 pins
RUN-1001 : 183 nets have [3 - 5] pins
RUN-1001 : 19 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 396 instances, 373 slices, 11 macros(103 instances: 67 mslices 36 lslices)
PHY-3001 : Cell area utilization is 16%
PHY-3001 : After packing: Len = 19763, Over = 37.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.30863e-05
PHY-3002 : Step(101): len = 17570.8, overlap = 38.25
PHY-3002 : Step(102): len = 17194.1, overlap = 38.5
PHY-3002 : Step(103): len = 16983.1, overlap = 39.5
PHY-3002 : Step(104): len = 16373.9, overlap = 39.25
PHY-3002 : Step(105): len = 16251.1, overlap = 39.75
PHY-3002 : Step(106): len = 16241.3, overlap = 41.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.60243e-05
PHY-3002 : Step(107): len = 16915.6, overlap = 40
PHY-3002 : Step(108): len = 17355.5, overlap = 39
PHY-3002 : Step(109): len = 17555.7, overlap = 39.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000132049
PHY-3002 : Step(110): len = 18145.5, overlap = 37
PHY-3002 : Step(111): len = 18432.9, overlap = 36.75
PHY-3002 : Step(112): len = 18613.3, overlap = 36
PHY-3002 : Step(113): len = 18428.9, overlap = 34.5
PHY-3002 : Step(114): len = 18368.3, overlap = 35.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.137639s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 20906
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 16%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000144901
PHY-3002 : Step(115): len = 19302.2, overlap = 13.75
PHY-3002 : Step(116): len = 18932, overlap = 21.75
PHY-3002 : Step(117): len = 18791.7, overlap = 22.25
PHY-3002 : Step(118): len = 18757.1, overlap = 24.5
PHY-3002 : Step(119): len = 18749.4, overlap = 24.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000289803
PHY-3002 : Step(120): len = 18966.1, overlap = 22.25
PHY-3002 : Step(121): len = 19100.3, overlap = 20.75
PHY-3002 : Step(122): len = 19086.5, overlap = 20.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000550374
PHY-3002 : Step(123): len = 19234.5, overlap = 20.5
PHY-3002 : Step(124): len = 19343.3, overlap = 19.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003434s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 20314, Over = 0
PHY-3001 : End spreading;  0.004464s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 20314, Over = 0
RUN-1003 : finish command "place" in  3.579079s wall, 0.812500s user + 0.421875s system = 1.234375s CPU (34.5%)

RUN-1004 : used memory is 140 MB, reserved memory is 109 MB, peak memory is 155 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 398 instances
RUN-1001 : 187 mslices, 186 lslices, 17 pads, 0 brams, 2 dsps
RUN-1001 : There are total 998 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 762 nets have 2 pins
RUN-1001 : 183 nets have [3 - 5] pins
RUN-1001 : 19 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 3568, tnet num: 996, tinst num: 396, tnode num: 4820, tedge num: 6286.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 187 mslices, 186 lslices, 17 pads, 0 brams, 2 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 996 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 558 clock pins, and constraint 1252 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 24752, over cnt = 62(0%), over = 90, worst = 6
PHY-1002 : len = 25264, over cnt = 17(0%), over = 22, worst = 3
PHY-1002 : len = 25520, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 25552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.101484s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.25, top5 = 23.53, top10 = 19.01, top15 = 15.77.
PHY-1001 : End global routing;  0.126390s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 176, reserve = 146, peak = 186.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_hall_sensor/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_hall_sensor/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_hall_sensor/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : net u_ahb_hall_sensor/hall_sendor_u1/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_hall_sensor/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_hall_sensor/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_hall_sensor/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 272, reserve = 243, peak = 272.
PHY-1001 : End build detailed router design. 2.391657s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (54.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 8592, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.261313s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (41.9%)

PHY-1001 : Current memory(MB): used = 282, reserve = 254, peak = 282.
PHY-1001 : End phase 1; 0.263634s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (41.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 71824, over cnt = 23(0%), over = 23, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 283, reserve = 254, peak = 283.
PHY-1001 : End initial routed; 0.527362s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (29.6%)

PHY-1001 : Current memory(MB): used = 283, reserve = 254, peak = 283.
PHY-1001 : End phase 2; 0.527412s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (29.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 71864, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.019725s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 71872, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.010816s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-1001 : 5 feed throughs used by 4 nets
PHY-1001 : End commit to database; 0.177373s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (61.7%)

PHY-1001 : Current memory(MB): used = 292, reserve = 263, peak = 292.
PHY-1001 : End phase 3; 0.249396s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (50.1%)

PHY-1003 : Routed, final wirelength = 71872
PHY-1001 : Current memory(MB): used = 292, reserve = 264, peak = 292.
PHY-1001 : End export database. 0.004342s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  3.578932s wall, 1.765625s user + 0.031250s system = 1.796875s CPU (50.2%)

RUN-1003 : finish command "route" in  3.958012s wall, 1.859375s user + 0.046875s system = 1.906250s CPU (48.2%)

RUN-1004 : used memory is 260 MB, reserved memory is 233 MB, peak memory is 292 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        11
  #input                    9
  #output                   2
  #inout                    0

Utilization Statistics
#lut                      446   out of   5824    7.66%
#reg                      506   out of   5824    8.69%
#le                       719
  #lut only               213   out of    719   29.62%
  #reg only               273   out of    719   37.97%
  #lut&reg                233   out of    719   32.41%
#dsp                        2   out of     10   20.00%
#bram                       0   out of     26    0.00%
  #bram9k                   0
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       11   out of     55   20.00%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                Type               DriverType         Driver                  Fanout
#1        u_ahb_hall_sensor/hall_sendor_u1/clk    GCLK               pll                u_pll/pll_inst.clkc1    213
#2        u_pll/clk0_buf                          GCLK               pll                u_pll/pll_inst.clkc0    69
#3        I_clk_25m_dup_1                         GCLK               io                 I_clk_25m_syn_2.di      1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
   I_hall_u       INPUT        C10        LVCMOS18          N/A          PULLUP      NONE    
   I_hall_v       INPUT        C11        LVCMOS18          N/A          PULLUP      NONE    
   I_hall_w       INPUT        E11        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP      NONE    
   I_rst_n        INPUT         J2        LVCMOS18          N/A          PULLUP      NONE    
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP      NONE    
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE       NONE    
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE       NONE    
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE       NONE    
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------+
|Instance            |Module          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------+
|top                 |fpga_top        |719    |343     |103     |506     |0       |2       |
|  u_ahb_hall_sensor |ahb2hall_sensor |707    |337     |97      |506     |0       |2       |
|    hall_sendor_u1  |hall_sensor     |564    |227     |97      |373     |0       |2       |
|  u_mcu             |MCU             |0      |0       |0       |0       |0       |0       |
|  u_pll             |pll             |0      |0       |0       |0       |0       |0       |
+------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       751   
    #2          2       137   
    #3          3        40   
    #4          4        5    
    #5        5-10       21   
    #6        11-50      22   
    #7       51-100      1    
    #8       101-500     2    
  Average     2.32            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 396
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 998, pip num: 7413
BIT-1002 : Init feedthrough completely, num: 5
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 533 valid insts, and 19125 bits set as '1'.
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  1.268809s wall, 5.875000s user + 0.062500s system = 5.937500s CPU (468.0%)

RUN-1004 : used memory is 253 MB, reserved memory is 226 MB, peak memory is 438 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231106_164348.log"
