vhdl
====

full adder with carryIn and carryOut

To compile and simulate, go to the folder in Modelsim and run:

<code>
do compile.tcl
</code>

Status: Working! (20/11/13)
