-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 1  
 Total I/O input ports improved: 0       
-------------------------------------



-------------------------
 Min-delay Repair Report 
-------------------------
 Iteration 1  
 Total paths eligible for improvement: 105     
 Total paths improved: 105     
-------------------------

Path 1
------------------------
From: test_0/dsdlq[3]:CLK
  To: test_0/dsdlq[4]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3157 ps
------------------------
  On sink pin: test_0/dsdlq[4]:D
-------------------------------------
  Pin max-delay slack:    11536 ps
  Min-delay inserted:      3268 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdlq[4]_CFG1A_TEST
      mdr_test_0/dsdlq[4]_CFG1D_TEST4
      mdr_test_0/dsdlq[4]_CFG1D_TEST3
      mdr_test_0/dsdlq[4]_CFG1D_TEST2
      mdr_test_0/dsdlq[4]_CFG1D_TEST1
      mdr_test_0/dsdlq[4]_CFG1C_TEST1
      mdr_test_0/dsdlq[4]_CFG1C_TEST0
      mdr_test_0/dsdlq[4]_CFG1C_TEST
      mdr_test_0/dsdlq[4]_CFG1D_TEST0
      mdr_test_0/dsdlq[4]_CFG1D_TEST


Path 2
------------------------
From: test_0/dsdrq[5]:CLK
  To: test_0/dsdrq[6]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3146 ps
------------------------
  On sink pin: test_0/dsdrq[6]:D
-------------------------------------
  Pin max-delay slack:    11525 ps
  Min-delay inserted:      3201 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdrq[6]_CFG1D_TEST5
      mdr_test_0/dsdrq[6]_CFG1D_TEST4
      mdr_test_0/dsdrq[6]_CFG1D_TEST3
      mdr_test_0/dsdrq[6]_CFG1D_TEST2
      mdr_test_0/dsdrq[6]_CFG1D_TEST1
      mdr_test_0/dsdrq[6]_CFG1D_TEST0
      mdr_test_0/dsdrq[6]_CFG1D_TEST


Path 3
------------------------
From: test_0/dsdlq[4]:CLK
  To: test_0/dsdlq[5]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3128 ps
------------------------
  On sink pin: test_0/dsdlq[5]:D
-------------------------------------
  Pin max-delay slack:    11506 ps
  Min-delay inserted:       931 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdlq[5]_CFG1A_TEST


Path 4
------------------------
From: test_0/dsdrq[1]:CLK
  To: test_0/dsdrq[2]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3113 ps
------------------------
  On sink pin: test_0/dsdrq[2]:D
-------------------------------------
  Pin max-delay slack:    11491 ps
  Min-delay inserted:       690 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdrq[2]_CFG1B_TEST
      mdr_test_0/dsdrq[2]_CFG1C_TEST


Path 5
------------------------
From: test_0/dsdrq[3]:CLK
  To: test_0/dsdrq[4]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3106 ps
------------------------
  On sink pin: test_0/dsdrq[4]:D
-------------------------------------
  Pin max-delay slack:    11484 ps
  Min-delay inserted:       664 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdrq[4]_CFG1A_TEST


Path 6
------------------------
From: test_0/dsdlq[6]:CLK
  To: test_0/dsdlq[7]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3102 ps
------------------------
  On sink pin: test_0/dsdlq[7]:D
-------------------------------------
  Pin max-delay slack:    11482 ps
  Min-delay inserted:       590 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdlq[7]_CFG1D_TEST


Path 7
------------------------
From: test_0/dsdrq[2]:CLK
  To: test_0/dsdrq[3]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3097 ps
------------------------
  On sink pin: test_0/dsdrq[3]:D
-------------------------------------
  Pin max-delay slack:    11475 ps
  Min-delay inserted:       590 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdrq[3]_CFG1D_TEST


Path 8
------------------------
From: test_0/dsdlq[2]:CLK
  To: test_0/dsdlq[3]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3091 ps
------------------------
  On sink pin: test_0/dsdlq[3]:D
-------------------------------------
  Pin max-delay slack:    11469 ps
  Min-delay inserted:       524 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdlq[3]_CFG1A_TEST


Path 9
------------------------
From: test_0/dsdrq[6]:CLK
  To: test_0/dsdrq[7]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3054 ps
------------------------
  On sink pin: test_0/dsdrq[7]:D
-------------------------------------
  Pin max-delay slack:    11430 ps
  Min-delay inserted:      3062 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdrq[7]_CFG1D_TEST6
      mdr_test_0/dsdrq[7]_CFG1D_TEST5
      mdr_test_0/dsdrq[7]_CFG1D_TEST4
      mdr_test_0/dsdrq[7]_CFG1D_TEST3
      mdr_test_0/dsdrq[7]_CFG1D_TEST2
      mdr_test_0/dsdrq[7]_CFG1D_TEST1
      mdr_test_0/dsdrq[7]_CFG1D_TEST0
      mdr_test_0/dsdrq[7]_CFG1D_TEST


Path 10
------------------------
From: test_0/dsdrq[4]:CLK
  To: test_0/dsdrq[5]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3050 ps
------------------------
  On sink pin: test_0/dsdrq[5]:D
-------------------------------------
  Pin max-delay slack:    11426 ps
  Min-delay inserted:      3152 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdrq[5]_CFG1A_TEST
      mdr_test_0/dsdrq[5]_CFG1D_TEST4
      mdr_test_0/dsdrq[5]_CFG1D_TEST3
      mdr_test_0/dsdrq[5]_CFG1D_TEST2
      mdr_test_0/dsdrq[5]_CFG1D_TEST1
      mdr_test_0/dsdrq[5]_CFG1D_TEST0
      mdr_test_0/dsdrq[5]_CFG1D_TEST


Path 11
------------------------
From: test_0/dsdlq[1]:CLK
  To: test_0/dsdlq[2]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -3050 ps
------------------------
  On sink pin: test_0/dsdlq[2]:D
-------------------------------------
  Pin max-delay slack:    11424 ps
  Min-delay inserted:      3103 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdlq[2]_CFG1A_TEST
      mdr_test_0/dsdlq[2]_CFG1D_TEST5
      mdr_test_0/dsdlq[2]_CFG1D_TEST4
      mdr_test_0/dsdlq[2]_CFG1D_TEST3
      mdr_test_0/dsdlq[2]_CFG1D_TEST2
      mdr_test_0/dsdlq[2]_CFG1D_TEST1
      mdr_test_0/dsdlq[2]_CFG1D_TEST0
      mdr_test_0/dsdlq[2]_CFG1D_TEST


Path 12
------------------------
From: test_0/dsdlq[5]:CLK
  To: test_0/dsdlq[6]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2697 ps
------------------------
  On sink pin: test_0/dsdlq[6]:D
-------------------------------------
  Pin max-delay slack:    11060 ps
  Min-delay inserted:      2704 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdlq[6]_CFG1C_TEST
      mdr_test_0/dsdlq[6]_CFG1D_TEST4
      mdr_test_0/dsdlq[6]_CFG1D_TEST3
      mdr_test_0/dsdlq[6]_CFG1D_TEST2
      mdr_test_0/dsdlq[6]_CFG1D_TEST1
      mdr_test_0/dsdlq[6]_CFG1D_TEST0
      mdr_test_0/dsdlq[6]_CFG1D_TEST


Path 13
------------------------
From: test_0/u100/uctrl/pcm_left[25]:CLK
  To: test_0/u100/UPCMTX/t1[57]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2607 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[57]:B
-------------------------------------
  Pin max-delay slack:    18402 ps
  Min-delay inserted:      2702 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[57]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1_4[57]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[57]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[57]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[57]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[57]_CFG1D_TEST


Path 14
------------------------
From: test_0/u100/uctrl/pcm_left[31]:CLK
  To: test_0/u100/UPCMTX/t1[63]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2545 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[63]:B
-------------------------------------
  Pin max-delay slack:    18337 ps
  Min-delay inserted:      2636 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[63]_CFG1D_TEST4
      mdr_test_0/u100/UPCMTX/t1_4[63]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[63]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[63]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[63]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[63]_CFG1D_TEST


Path 15
------------------------
From: test_0/u100/uctrl/pcm_left[20]:CLK
  To: test_0/u100/UPCMTX/t1[52]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2512 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[52]:D
-------------------------------------
  Pin max-delay slack:    12974 ps
  Min-delay inserted:      2642 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[52]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1[52]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1[52]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1[52]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1[52]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1[52]_CFG1D_TEST


Path 16
------------------------
From: test_0/u100/uctrl/pcm_left[17]:CLK
  To: test_0/u100/UPCMTX/t1[49]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2506 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[49]:D
-------------------------------------
  Pin max-delay slack:    12964 ps
  Min-delay inserted:      2578 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[49]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1[49]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1[49]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1[49]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1[49]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1[49]_CFG1D_TEST


Path 17
------------------------
From: test_0/u100/uctrl/pcm_left[24]:CLK
  To: test_0/u100/UPCMTX/t1[56]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2457 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[56]:B
-------------------------------------
  Pin max-delay slack:    18246 ps
  Min-delay inserted:      2555 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[56]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1_4[56]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[56]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[56]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[56]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[56]_CFG1D_TEST


Path 18
------------------------
From: test_0/u100/uctrl/pcm_left[18]:CLK
  To: test_0/u100/UPCMTX/t1[50]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2435 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[50]:D
-------------------------------------
  Pin max-delay slack:    12964 ps
  Min-delay inserted:      2478 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1[50]_CFG1D_TEST


Path 19
------------------------
From: test_0/u100/uctrl/pcm_left[30]:CLK
  To: test_0/u100/UPCMTX/t1[62]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2434 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[62]:B
-------------------------------------
  Pin max-delay slack:    18224 ps
  Min-delay inserted:      2461 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[62]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1_4[62]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[62]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[62]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[62]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[62]_CFG1D_TEST


Path 20
------------------------
From: test_0/u100/uctrl/pcm_right[13]:CLK
  To: test_0/u100/UPCMTX/t1[13]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2383 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[13]:B
-------------------------------------
  Pin max-delay slack:    18172 ps
  Min-delay inserted:      2473 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[13]_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/t1_4[13]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[13]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[13]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[13]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[13]_CFG1D_TEST


Path 21
------------------------
From: test_0/u100/uctrl/pcm_right[19]:CLK
  To: test_0/u100/UPCMTX/t1[19]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2378 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[19]:B
-------------------------------------
  Pin max-delay slack:    18167 ps
  Min-delay inserted:      2387 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[19]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1_4[19]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[19]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[19]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[19]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[19]_CFG1D_TEST


Path 22
------------------------
From: test_0/u100/uctrl/pcm_right[9]:CLK
  To: test_0/u100/UPCMTX/t1[9]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2372 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[9]:B
-------------------------------------
  Pin max-delay slack:    18161 ps
  Min-delay inserted:      2468 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[9]_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/t1_4[9]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[9]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[9]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[9]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[9]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1_4[9]_CFG1D_TEST


Path 23
------------------------
From: test_0/u100/uctrl/pcm_right[8]:CLK
  To: test_0/u100/UPCMTX/t1[8]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2368 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[8]:B
-------------------------------------
  Pin max-delay slack:    18154 ps
  Min-delay inserted:      2345 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[8]_CFG1D_TEST4
      mdr_test_0/u100/UPCMTX/t1_4[8]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[8]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[8]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[8]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[8]_CFG1D_TEST


Path 24
------------------------
From: test_0/u100/uctrl/pcm_left[19]:CLK
  To: test_0/u100/UPCMTX/t1[51]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2353 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[51]:D
-------------------------------------
  Pin max-delay slack:    12976 ps
  Min-delay inserted:      2382 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[51]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1[51]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1[51]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1[51]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1[51]_CFG1D_TEST


Path 25
------------------------
From: test_0/u100/uctrl/pcm_left[26]:CLK
  To: test_0/u100/UPCMTX/t1[58]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2350 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[58]:B
-------------------------------------
  Pin max-delay slack:    18137 ps
  Min-delay inserted:      2445 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[58]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1_4[58]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[58]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[58]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[58]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[58]_CFG1D_TEST


Path 26
------------------------
From: test_0/u100/uctrl/pcm_right[31]:CLK
  To: test_0/u100/UPCMTX/t1[31]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2330 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[31]:B
-------------------------------------
  Pin max-delay slack:    18117 ps
  Min-delay inserted:      2423 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[31]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1_4[31]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[31]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[31]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[31]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[31]_CFG1D_TEST


Path 27
------------------------
From: test_0/u100/uctrl/pcm_left[28]:CLK
  To: test_0/u100/UPCMTX/t1[60]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2327 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[60]:B
-------------------------------------
  Pin max-delay slack:    18112 ps
  Min-delay inserted:      2332 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[60]_CFG1D_TEST4
      mdr_test_0/u100/UPCMTX/t1_4[60]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[60]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[60]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[60]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[60]_CFG1D_TEST


Path 28
------------------------
From: test_0/u100/uctrl/pcm_right[11]:CLK
  To: test_0/u100/UPCMTX/t1[11]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2318 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[11]:B
-------------------------------------
  Pin max-delay slack:    18103 ps
  Min-delay inserted:      2381 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[11]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1_4[11]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[11]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[11]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[11]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[11]_CFG1D_TEST


Path 29
------------------------
From: test_0/u100/uctrl/pcm_right[5]:CLK
  To: test_0/u100/UPCMTX/t1[5]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2312 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[5]:B
-------------------------------------
  Pin max-delay slack:    18099 ps
  Min-delay inserted:      2366 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[5]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1_4[5]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[5]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[5]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[5]_CFG1D_TEST
      mdr_test_0/u100/UPCMTX/t1_4[5]_CFG1C_TEST


Path 30
------------------------
From: test_0/u100/UDSDTX/t1[31]:CLK
  To: test_0/dsdlq[0]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2309 ps
------------------------
  On sink pin: test_0/u100/olrck:C
-------------------------------------
  Pin max-delay slack:    18096 ps
  Min-delay inserted:      2339 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/olrck_CFG1D_TEST4
      mdr_test_0/u100/olrck_CFG1D_TEST3
      mdr_test_0/u100/olrck_CFG1D_TEST2
      mdr_test_0/u100/olrck_CFG1D_TEST1
      mdr_test_0/u100/olrck_CFG1D_TEST0
      mdr_test_0/u100/olrck_CFG1D_TEST


Path 31
------------------------
From: test_0/u100/uctrl/pcm_left[12]:CLK
  To: test_0/u100/UPCMTX/t1[44]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2306 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[44]:B
-------------------------------------
  Pin max-delay slack:    18093 ps
  Min-delay inserted:      2352 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[44]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1_4[44]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[44]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[44]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[44]_CFG1D_TEST


Path 32
------------------------
From: test_0/u100/uctrl/pcm_left[9]:CLK
  To: test_0/u100/UPCMTX/t1[41]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2305 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[41]:B
-------------------------------------
  Pin max-delay slack:    18089 ps
  Min-delay inserted:      2286 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[41]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[41]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[41]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[41]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[41]_CFG1D_TEST


Path 33
------------------------
From: test_0/u100/uctrl/pcm_right[10]:CLK
  To: test_0/u100/UPCMTX/t1[10]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2290 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[10]:B
-------------------------------------
  Pin max-delay slack:    18074 ps
  Min-delay inserted:      2321 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[10]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1_4[10]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[10]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[10]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[10]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[10]_CFG1D_TEST


Path 34
------------------------
From: test_0/u100/uctrl/pcm_right[6]:CLK
  To: test_0/u100/UPCMTX/t1[6]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2274 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[6]:B
-------------------------------------
  Pin max-delay slack:    18059 ps
  Min-delay inserted:      2264 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[6]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[6]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[6]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[6]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[6]_CFG1D_TEST


Path 35
------------------------
From: test_0/u100/uctrl/pcm_right[4]:CLK
  To: test_0/u100/UPCMTX/t1[4]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2273 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[4]:B
-------------------------------------
  Pin max-delay slack:    18058 ps
  Min-delay inserted:      2288 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[4]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[4]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[4]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[4]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[4]_CFG1D_TEST


Path 36
------------------------
From: test_0/u100/uctrl/pcm_left[11]:CLK
  To: test_0/u100/UPCMTX/t1[43]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2269 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[43]:B
-------------------------------------
  Pin max-delay slack:    18054 ps
  Min-delay inserted:      2350 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[43]_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/t1_4[43]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[43]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[43]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[43]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[43]_CFG1D_TEST


Path 37
------------------------
From: test_0/u100/uctrl/pcm_right[2]:CLK
  To: test_0/u100/UPCMTX/t1[2]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2267 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[2]:B
-------------------------------------
  Pin max-delay slack:    18051 ps
  Min-delay inserted:      2247 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[2]_CFG1C_TEST5
      mdr_test_0/u100/UPCMTX/t1_4[2]_CFG1C_TEST4
      mdr_test_0/u100/UPCMTX/t1_4[2]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[2]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[2]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[2]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[2]_CFG1C_TEST


Path 38
------------------------
From: test_0/u100/uctrl/pcm_right[3]:CLK
  To: test_0/u100/UPCMTX/t1[3]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2265 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[3]:B
-------------------------------------
  Pin max-delay slack:    18048 ps
  Min-delay inserted:      2347 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[3]_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/t1_4[3]_CFG1C_TEST5
      mdr_test_0/u100/UPCMTX/t1_4[3]_CFG1C_TEST4
      mdr_test_0/u100/UPCMTX/t1_4[3]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[3]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[3]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[3]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[3]_CFG1C_TEST


Path 39
------------------------
From: test_0/u100/uctrl/pcm_left[16]:CLK
  To: test_0/u100/UPCMTX/t1[48]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2264 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[48]:B
-------------------------------------
  Pin max-delay slack:    18049 ps
  Min-delay inserted:      2244 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[48]_CFG1D_TEST4
      mdr_test_0/u100/UPCMTX/t1_4[48]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[48]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[48]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[48]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[48]_CFG1D_TEST


Path 40
------------------------
From: test_0/dsdrq[0]:CLK
  To: test_0/dsdrq[1]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2254 ps
------------------------
  On sink pin: test_0/dsdrq[1]:D
-------------------------------------
  Pin max-delay slack:    10577 ps
  Min-delay inserted:      2254 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdrq[1]_CFG1D_TEST2
      mdr_test_0/dsdrq[1]_CFG1C_TEST0
      mdr_test_0/dsdrq[1]_CFG1D_TEST1
      mdr_test_0/dsdrq[1]_CFG1C_TEST
      mdr_test_0/dsdrq[1]_CFG1D_TEST0
      mdr_test_0/dsdrq[1]_CFG1D_TEST


Path 41
------------------------
From: test_0/u100/uctrl/pcm_left[2]:CLK
  To: test_0/u100/UPCMTX/t1[34]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2244 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[34]:B
-------------------------------------
  Pin max-delay slack:    18029 ps
  Min-delay inserted:      2337 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[34]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1_4[34]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[34]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[34]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[34]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[34]_CFG1D_TEST


Path 42
------------------------
From: test_0/u100/uctrl/pcm_left[13]:CLK
  To: test_0/u100/UPCMTX/t1[45]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2192 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[45]:B
-------------------------------------
  Pin max-delay slack:    17974 ps
  Min-delay inserted:      2291 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[45]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[45]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[45]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[45]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[45]_CFG1D_TEST


Path 43
------------------------
From: test_0/u100/uctrl/pcm_left[21]:CLK
  To: test_0/u100/UPCMTX/t1[53]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2190 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1[53]:D
-------------------------------------
  Pin max-delay slack:    12975 ps
  Min-delay inserted:      2266 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1[53]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1[53]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1[53]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1[53]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1[53]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1[53]_CFG1D_TEST


Path 44
------------------------
From: test_0/u100/uctrl/pcm_right[15]:CLK
  To: test_0/u100/UPCMTX/t1[15]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2175 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[15]:B
-------------------------------------
  Pin max-delay slack:    17957 ps
  Min-delay inserted:      2246 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[15]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1_4[15]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[15]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[15]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[15]_CFG1D_TEST


Path 45
------------------------
From: test_0/u100/uctrl/pcm_left[14]:CLK
  To: test_0/u100/UPCMTX/t1[46]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2148 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[46]:B
-------------------------------------
  Pin max-delay slack:    17928 ps
  Min-delay inserted:      2201 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[46]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1_4[46]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[46]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[46]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[46]_CFG1D_TEST


Path 46
------------------------
From: test_0/u100/uctrl/pcm_left[0]:CLK
  To: test_0/u100/UPCMTX/t1[32]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2146 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[32]:B
-------------------------------------
  Pin max-delay slack:    17926 ps
  Min-delay inserted:      2184 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[32]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1_4[32]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[32]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[32]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[32]_CFG1D_TEST


Path 47
------------------------
From: test_0/u100/uctrl/pcm_left[15]:CLK
  To: test_0/u100/UPCMTX/t1[47]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2136 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[47]:B
-------------------------------------
  Pin max-delay slack:    17917 ps
  Min-delay inserted:      2225 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[47]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[47]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[47]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[47]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[47]_CFG1D_TEST


Path 48
------------------------
From: test_0/u100/uctrl/pcm_left[29]:CLK
  To: test_0/u100/UPCMTX/t1[61]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2135 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[61]:B
-------------------------------------
  Pin max-delay slack:    17915 ps
  Min-delay inserted:      2106 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[61]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[61]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[61]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[61]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[61]_CFG1D_TEST


Path 49
------------------------
From: test_0/u100/uctrl/pcm_left[10]:CLK
  To: test_0/u100/UPCMTX/t1[42]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2130 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[42]:B
-------------------------------------
  Pin max-delay slack:    17909 ps
  Min-delay inserted:      2160 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[42]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[42]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[42]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[42]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[42]_CFG1D_TEST


Path 50
------------------------
From: test_0/u100/uctrl/pcm_left[22]:CLK
  To: test_0/u100/UPCMTX/t1[54]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2118 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[54]:B
-------------------------------------
  Pin max-delay slack:    17897 ps
  Min-delay inserted:      2187 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[54]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[54]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[54]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[54]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[54]_CFG1D_TEST


Path 51
------------------------
From: test_0/u100/uctrl/pcm_left[1]:CLK
  To: test_0/u100/UPCMTX/t1[33]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2118 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[33]:B
-------------------------------------
  Pin max-delay slack:    17896 ps
  Min-delay inserted:      2124 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[33]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1_4[33]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[33]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[33]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[33]_CFG1D_TEST


Path 52
------------------------
From: test_0/u100/uctrl/pcm_right[16]:CLK
  To: test_0/u100/UPCMTX/t1[16]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2109 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[16]:B
-------------------------------------
  Pin max-delay slack:    17888 ps
  Min-delay inserted:      2080 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[16]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[16]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[16]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[16]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[16]_CFG1D_TEST


Path 53
------------------------
From: test_0/u100/uctrl/pcm_right[17]:CLK
  To: test_0/u100/UPCMTX/t1[17]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2107 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[17]:B
-------------------------------------
  Pin max-delay slack:    17885 ps
  Min-delay inserted:      2125 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[17]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[17]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[17]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[17]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[17]_CFG1D_TEST


Path 54
------------------------
From: test_0/u100/uctrl/pcm_left[3]:CLK
  To: test_0/u100/UPCMTX/t1[35]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2095 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[35]:B
-------------------------------------
  Pin max-delay slack:    17866 ps
  Min-delay inserted:      2185 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[35]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[35]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[35]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[35]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[35]_CFG1D_TEST


Path 55
------------------------
From: test_0/u100/uctrl/pcm_right[7]:CLK
  To: test_0/u100/UPCMTX/t1[7]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2092 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[7]:B
-------------------------------------
  Pin max-delay slack:    17870 ps
  Min-delay inserted:      2151 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[7]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[7]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[7]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[7]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[7]_CFG1D_TEST


Path 56
------------------------
From: test_0/u100/uctrl/pcm_left[6]:CLK
  To: test_0/u100/UPCMTX/t1[38]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2080 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[38]:B
-------------------------------------
  Pin max-delay slack:    17860 ps
  Min-delay inserted:      2101 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[38]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1_4[38]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[38]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[38]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[38]_CFG1D_TEST


Path 57
------------------------
From: test_0/u100/uctrl/pcm_left[27]:CLK
  To: test_0/u100/UPCMTX/t1[59]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2078 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[59]:B
-------------------------------------
  Pin max-delay slack:    17858 ps
  Min-delay inserted:      2202 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[59]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1_4[59]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[59]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[59]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[59]_CFG1D_TEST


Path 58
------------------------
From: test_0/u100/uctrl/pcm_right[18]:CLK
  To: test_0/u100/UPCMTX/t1[18]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2041 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[18]:B
-------------------------------------
  Pin max-delay slack:    17817 ps
  Min-delay inserted:      2114 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[18]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1_4[18]_CFG1C_TEST4
      mdr_test_0/u100/UPCMTX/t1_4[18]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[18]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[18]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[18]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[18]_CFG1C_TEST


Path 59
------------------------
From: test_0/u100/uctrl/pcm_left[5]:CLK
  To: test_0/u100/UPCMTX/t1[37]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2037 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[37]:B
-------------------------------------
  Pin max-delay slack:    17816 ps
  Min-delay inserted:      2081 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[37]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[37]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[37]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[37]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[37]_CFG1D_TEST


Path 60
------------------------
From: test_0/u100/uctrl/pcm_right[12]:CLK
  To: test_0/u100/UPCMTX/t1[12]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2023 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[12]:B
-------------------------------------
  Pin max-delay slack:    17799 ps
  Min-delay inserted:      2101 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[12]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[12]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[12]_CFG1D_TEST
      mdr_test_0/u100/UPCMTX/t1_4[12]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[12]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[12]_CFG1C_TEST


Path 61
------------------------
From: test_0/u100/uctrl/pcm_left[23]:CLK
  To: test_0/u100/UPCMTX/t1[55]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2017 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[55]:B
-------------------------------------
  Pin max-delay slack:    17793 ps
  Min-delay inserted:      2089 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[55]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[55]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[55]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[55]_CFG1D_TEST


Path 62
------------------------
From: test_0/u100/uctrl/pcm_right[0]:CLK
  To: test_0/u100/UPCMTX/t1[0]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2009 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[0]:B
-------------------------------------
  Pin max-delay slack:    17780 ps
  Min-delay inserted:      2051 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[0]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1_4[0]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[0]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[0]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[0]_CFG1D_TEST


Path 63
------------------------
From: test_0/u100/uctrl/pcm_left[8]:CLK
  To: test_0/u100/UPCMTX/t1[40]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2009 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[40]:B
-------------------------------------
  Pin max-delay slack:    17785 ps
  Min-delay inserted:      2106 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[40]_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/t1_4[40]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[40]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[40]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[40]_CFG1D_TEST


Path 64
------------------------
From: test_0/u100/uctrl/pcm_right[21]:CLK
  To: test_0/u100/UPCMTX/t1[21]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1998 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[21]:B
-------------------------------------
  Pin max-delay slack:    17774 ps
  Min-delay inserted:      2066 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[21]_CFG1D_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[21]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[21]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[21]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[21]_CFG1D_TEST


Path 65
------------------------
From: test_0/u100/uctrl/pcm_left[7]:CLK
  To: test_0/u100/UPCMTX/t1[39]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1980 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[39]:B
-------------------------------------
  Pin max-delay slack:    17752 ps
  Min-delay inserted:      1993 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[39]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1_4[39]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[39]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[39]_CFG1D_TEST


Path 66
------------------------
From: test_0/u100/uctrl/pcm_right[25]:CLK
  To: test_0/u100/UPCMTX/t1[25]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1955 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[25]:B
-------------------------------------
  Pin max-delay slack:    17727 ps
  Min-delay inserted:      2014 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[25]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[25]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[25]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[25]_CFG1D_TEST


Path 67
------------------------
From: test_0/u100/uctrl/pcm_right[28]:CLK
  To: test_0/u100/UPCMTX/t1[28]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1950 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[28]:B
-------------------------------------
  Pin max-delay slack:    17725 ps
  Min-delay inserted:      2093 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[28]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1_4[28]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[28]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[28]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[28]_CFG1D_TEST


Path 68
------------------------
From: test_0/u100/uctrl/pcm_right[14]:CLK
  To: test_0/u100/UPCMTX/t1[14]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1944 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[14]:B
-------------------------------------
  Pin max-delay slack:    17714 ps
  Min-delay inserted:      2036 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[14]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1_4[14]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[14]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[14]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[14]_CFG1D_TEST


Path 69
------------------------
From: test_0/u100/uctrl/pcm_left[4]:CLK
  To: test_0/u100/UPCMTX/t1[36]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1937 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[36]:B
-------------------------------------
  Pin max-delay slack:    17710 ps
  Min-delay inserted:      1982 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[36]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1_4[36]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[36]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[36]_CFG1D_TEST


Path 70
------------------------
From: test_0/u100/uctrl/pcm_right[23]:CLK
  To: test_0/u100/UPCMTX/t1[23]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1933 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[23]:B
-------------------------------------
  Pin max-delay slack:    17706 ps
  Min-delay inserted:      2006 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[23]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1_4[23]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[23]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[23]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[23]_CFG1D_TEST


Path 71
------------------------
From: test_0/u100/uctrl/pcm_right[20]:CLK
  To: test_0/u100/UPCMTX/t1[20]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1909 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[20]:B
-------------------------------------
  Pin max-delay slack:    17677 ps
  Min-delay inserted:      2006 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[20]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1_4[20]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[20]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[20]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[20]_CFG1D_TEST


Path 72
------------------------
From: test_0/u100/uctrl/pcm_right[24]:CLK
  To: test_0/u100/UPCMTX/t1[24]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1869 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[24]:B
-------------------------------------
  Pin max-delay slack:    17638 ps
  Min-delay inserted:      1940 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[24]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1_4[24]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[24]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[24]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[24]_CFG1D_TEST


Path 73
------------------------
From: test_0/u100/uctrl/pcm_right[27]:CLK
  To: test_0/u100/UPCMTX/t1[27]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1790 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[27]:B
-------------------------------------
  Pin max-delay slack:    17558 ps
  Min-delay inserted:      1802 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[27]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[27]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[27]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[27]_CFG1D_TEST


Path 74
------------------------
From: test_0/u100/uctrl/pcm_right[29]:CLK
  To: test_0/u100/UPCMTX/t1[29]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1742 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[29]:B
-------------------------------------
  Pin max-delay slack:    17505 ps
  Min-delay inserted:      1790 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[29]_CFG1D_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[29]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[29]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[29]_CFG1D_TEST


Path 75
------------------------
From: test_0/u100/uctrl/pcm_right[30]:CLK
  To: test_0/u100/UPCMTX/t1[30]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1722 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[30]:B
-------------------------------------
  Pin max-delay slack:    17489 ps
  Min-delay inserted:      1821 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[30]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1_4[30]_CFG1C_TEST3
      mdr_test_0/u100/UPCMTX/t1_4[30]_CFG1C_TEST2
      mdr_test_0/u100/UPCMTX/t1_4[30]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[30]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[30]_CFG1C_TEST


Path 76
------------------------
From: test_0/u100/uctrl/pcm_right[22]:CLK
  To: test_0/u100/UPCMTX/t1[22]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1635 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[22]:B
-------------------------------------
  Pin max-delay slack:    17392 ps
  Min-delay inserted:      1645 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[22]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1_4[22]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[22]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[22]_CFG1D_TEST


Path 77
------------------------
From: test_0/u100/uctrl/pcm_right[1]:CLK
  To: test_0/u100/UPCMTX/t1[1]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1566 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[1]:B
-------------------------------------
  Pin max-delay slack:    17321 ps
  Min-delay inserted:      1661 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[1]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1_4[1]_CFG1C_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[1]_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[1]_CFG1C_TEST
      mdr_test_0/u100/UPCMTX/t1_4[1]_CFG1D_TEST


Path 78
------------------------
From: test_0/u100/uctrl/pcm_right[26]:CLK
  To: test_0/u100/UPCMTX/t1[26]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1521 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/t1_4[26]:B
-------------------------------------
  Pin max-delay slack:    17259 ps
  Min-delay inserted:      1615 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/t1_4[26]_CFG1A_TEST
      mdr_test_0/u100/UPCMTX/t1_4[26]_CFG1D_TEST1
      mdr_test_0/u100/UPCMTX/t1_4[26]_CFG1D_TEST0
      mdr_test_0/u100/UPCMTX/t1_4[26]_CFG1D_TEST


Path 79
------------------------
From: test_0/u100/UDSDTX/t2[31]:CLK
  To: test_0/dsdrq[0]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1386 ps
------------------------
  On sink pin: test_0/u100/odata:C
-------------------------------------
  Pin max-delay slack:    17133 ps
  Min-delay inserted:      1486 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/odata_CFG1C_TEST
      mdr_test_0/u100/odata_CFG1D_TEST0
      mdr_test_0/u100/odata_CFG1D_TEST


Path 80
------------------------
From: test_0/dsdrq[3]:CLK
  To: test_0/dsd_rpp[3]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -995 ps
------------------------
  On sink pin: test_0/dsd_rpp[3]:Dn
-------------------------------------
  Pin max-delay slack:     4910 ps
  Min-delay inserted:      1011 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_rpp[3]_CFG1C_TEST
      mdr_test_0/dsd_rpp[3]_CFG1D_TEST


Path 81
------------------------
From: test_0/dsdrq[2]:CLK
  To: test_0/dsd_rpp[2]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -967 ps
------------------------
  On sink pin: test_0/dsd_rpp[2]:Dn
-------------------------------------
  Pin max-delay slack:     4884 ps
  Min-delay inserted:       968 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_rpp[2]_CFG1C_TEST
      mdr_test_0/dsd_rpp[2]_CFG1D_TEST


Path 82
------------------------
From: test_0/dsdlq[6]:CLK
  To: test_0/dsd_lpp[6]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -807 ps
------------------------
  On sink pin: test_0/dsd_lpp[6]:Dn
-------------------------------------
  Pin max-delay slack:     4698 ps
  Min-delay inserted:       881 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_lpp[6]_CFG1A_TEST
      mdr_test_0/dsd_lpp[6]_CFG1D_TEST


Path 83
------------------------
From: test_0/dsdlq[5]:CLK
  To: test_0/dsd_lpp[5]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -807 ps
------------------------
  On sink pin: test_0/dsd_lpp[5]:Dn
-------------------------------------
  Pin max-delay slack:     4707 ps
  Min-delay inserted:       825 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_lpp[5]_CFG1D_TEST


Path 84
------------------------
From: test_0/dsdlq[2]:CLK
  To: test_0/dsd_lpp[2]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -806 ps
------------------------
  On sink pin: test_0/dsd_lpp[2]:Dn
-------------------------------------
  Pin max-delay slack:     4704 ps
  Min-delay inserted:       839 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_lpp[2]_CFG1C_TEST


Path 85
------------------------
From: test_0/dsdlq[4]:CLK
  To: test_0/dsd_lpp[4]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -793 ps
------------------------
  On sink pin: test_0/dsd_lpp[4]:Dn
-------------------------------------
  Pin max-delay slack:     4688 ps
  Min-delay inserted:       817 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_lpp[4]_CFG1D_TEST


Path 86
------------------------
From: test_0/dsdlq[3]:CLK
  To: test_0/dsd_lpp[3]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -788 ps
------------------------
  On sink pin: test_0/dsd_lpp[3]:Dn
-------------------------------------
  Pin max-delay slack:     4687 ps
  Min-delay inserted:       889 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_lpp[3]_CFG1A_TEST
      mdr_test_0/dsd_lpp[3]_CFG1D_TEST


Path 87
------------------------
From: test_0/dsdrq[4]:CLK
  To: test_0/dsd_rpp[4]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -769 ps
------------------------
  On sink pin: test_0/dsd_rpp[4]:Dn
-------------------------------------
  Pin max-delay slack:     4654 ps
  Min-delay inserted:       813 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_rpp[4]_CFG1C_TEST


Path 88
------------------------
From: test_0/dsdrq[5]:CLK
  To: test_0/dsd_rpp[5]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -762 ps
------------------------
  On sink pin: test_0/dsd_rpp[5]:Dn
-------------------------------------
  Pin max-delay slack:     4645 ps
  Min-delay inserted:       840 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_rpp[5]_CFG1C_TEST


Path 89
------------------------
From: test_0/dsdlq[1]:CLK
  To: test_0/dsd_lpp[1]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -638 ps
------------------------
  On sink pin: test_0/dsd_lpp[1]:Dn
-------------------------------------
  Pin max-delay slack:     4513 ps
  Min-delay inserted:       759 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_lpp[1]_CFG1A_TEST


Path 90
------------------------
From: test_0/dsdlq[7]:CLK
  To: test_0/dsd_lpp[7]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -635 ps
------------------------
  On sink pin: test_0/dsd_lpp[7]:Dn
-------------------------------------
  Pin max-delay slack:     4501 ps
  Min-delay inserted:       637 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_lpp[7]_CFG1C_TEST


Path 91
------------------------
From: test_0/dsdrq[7]:CLK
  To: test_0/dsd_rpp[7]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -581 ps
------------------------
  On sink pin: test_0/dsd_rpp[7]:Dn
-------------------------------------
  Pin max-delay slack:     4445 ps
  Min-delay inserted:       771 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_rpp[7]_CFG1B_TEST


Path 92
------------------------
From: test_0/dsdrq[6]:CLK
  To: test_0/dsd_rpp[6]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -549 ps
------------------------
  On sink pin: test_0/dsd_rpp[6]:Dn
-------------------------------------
  Pin max-delay slack:     4406 ps
  Min-delay inserted:       728 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_rpp[6]_CFG1A_TEST


Path 93
------------------------
From: test_0/dsdrq[1]:CLK
  To: test_0/dsd_rpp[1]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -493 ps
------------------------
  On sink pin: test_0/dsd_rpp[1]:Dn
-------------------------------------
  Pin max-delay slack:     4338 ps
  Min-delay inserted:       719 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_rpp[1]_CFG1A_TEST


Path 94
------------------------
From: test_0/dsdlq[4]:CLK
  To: test_0/dsd_lnn[4]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -361 ps
------------------------
  On sink pin: test_0/dsd_lnn_RNO[4]:A
-------------------------------------
  Pin max-delay slack:     4268 ps
  Min-delay inserted:       931 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdlq[5]_CFG1A_TEST


Path 95
------------------------
From: test_0/dsdlq[0]:CLK
  To: test_0/dsdlq[1]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -349 ps
------------------------
  On sink pin: test_0/dsdlq[1]:D
-------------------------------------
  Pin max-delay slack:     8600 ps
  Min-delay inserted:       696 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdlq[1]_CFG1D_TEST


Path 96
------------------------
From: test_0/dsdrq[2]:CLK
  To: test_0/dsd_rnn[2]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -303 ps
------------------------
  On sink pin: test_0/dsd_rnn_RNO[2]:A
-------------------------------------
  Pin max-delay slack:     4205 ps
  Min-delay inserted:       590 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdrq[3]_CFG1D_TEST


Path 97
------------------------
From: test_0/dsdrq[1]:CLK
  To: test_0/dsd_rnn[1]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -301 ps
------------------------
  On sink pin: test_0/dsd_rnn_RNO[1]:A
-------------------------------------
  Pin max-delay slack:     4203 ps
  Min-delay inserted:       690 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdrq[2]_CFG1B_TEST
      mdr_test_0/dsdrq[2]_CFG1C_TEST


Path 98
------------------------
From: test_0/dsdrq[4]:CLK
  To: test_0/dsd_rnn[4]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -298 ps
------------------------
  On sink pin: test_0/dsd_rnn_RNO[4]:A
-------------------------------------
  Pin max-delay slack:     4200 ps
  Min-delay inserted:       606 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_rnn_RNO[4]_CFG1C_TEST


Path 99
------------------------
From: test_0/dsdrq[3]:CLK
  To: test_0/dsd_rnn[3]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -277 ps
------------------------
  On sink pin: test_0/dsd_rnn_RNO[3]:A
-------------------------------------
  Pin max-delay slack:     4179 ps
  Min-delay inserted:       664 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdrq[4]_CFG1A_TEST


Path 100
------------------------
From: test_0/dsdrq[5]:CLK
  To: test_0/dsd_rnn[5]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -211 ps
------------------------
  On sink pin: test_0/dsd_rnn_RNO[5]:A
-------------------------------------
  Pin max-delay slack:     4114 ps
  Min-delay inserted:       604 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_rnn_RNO[5]_CFG1C_TEST


Path 101
------------------------
From: test_0/dsdlq[6]:CLK
  To: test_0/dsd_lnn[6]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -194 ps
------------------------
  On sink pin: test_0/dsd_lnn_RNO[6]:A
-------------------------------------
  Pin max-delay slack:     4096 ps
  Min-delay inserted:       590 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdlq[7]_CFG1D_TEST


Path 102
------------------------
From: test_0/dsdlq[3]:CLK
  To: test_0/dsd_lnn[3]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -192 ps
------------------------
  On sink pin: test_0/dsd_lnn_RNO[3]:A
-------------------------------------
  Pin max-delay slack:     4095 ps
  Min-delay inserted:       685 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_lnn_RNO[3]_CFG1A_TEST


Path 103
------------------------
From: test_0/dsdlq[2]:CLK
  To: test_0/dsd_lnn[2]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -148 ps
------------------------
  On sink pin: test_0/dsd_lnn_RNO[2]:A
-------------------------------------
  Pin max-delay slack:     4045 ps
  Min-delay inserted:       524 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsdlq[3]_CFG1A_TEST


Path 104
------------------------
From: test_0/dsdlq[1]:CLK
  To: test_0/dsd_lnn[1]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -144 ps
------------------------
  On sink pin: test_0/dsd_lnn_RNO[1]:A
-------------------------------------
  Pin max-delay slack:     4041 ps
  Min-delay inserted:       460 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_lnn_RNO[1]_CFG1C_TEST


Path 105
------------------------
From: test_0/dsdlq[5]:CLK
  To: test_0/dsd_lnn[5]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -134 ps
------------------------
  On sink pin: test_0/dsd_lnn_RNO[5]:A
-------------------------------------
  Pin max-delay slack:     4033 ps
  Min-delay inserted:       685 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/dsd_lnn_RNO[5]_CFG1A_TEST




-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 2  
 Total I/O input ports improved: 0       
-------------------------------------



-------------------------
 Min-delay Repair Report 
-------------------------
 Iteration 2  
 Total paths eligible for improvement: 77      
 Total paths improved: 77      
-------------------------

Path 1
------------------------
From: test_0/dsdrq[2]:CLK
  To: test_0/dsdrq[3]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2505 ps
------------------------
  On sink pin: mdr_test_0/dsdrq[3]_CFG1D_TEST:A
-------------------------------------
  Pin max-delay slack:     3580 ps
  Min-delay inserted:      1485 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_test_0/dsdrq[3]_CFG1D_TEST_CFG1D_TEST1
      mdr_mdr_test_0/dsdrq[3]_CFG1D_TEST_CFG1D_TEST0
      mdr_mdr_test_0/dsdrq[3]_CFG1D_TEST_CFG1D_TEST


Path 2
------------------------
From: test_0/dsdlq[6]:CLK
  To: test_0/dsdlq[7]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2395 ps
------------------------
  On sink pin: mdr_test_0/dsdlq[7]_CFG1D_TEST:A
-------------------------------------
  Pin max-delay slack:     3364 ps
  Min-delay inserted:      1423 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_test_0/dsdlq[7]_CFG1D_TEST_CFG1C_TEST
      mdr_mdr_test_0/dsdlq[7]_CFG1D_TEST_CFG1D_TEST0
      mdr_mdr_test_0/dsdlq[7]_CFG1D_TEST_CFG1D_TEST


Path 3
------------------------
From: test_0/dsdrq[1]:CLK
  To: test_0/dsdrq[2]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2351 ps
------------------------
  On sink pin: mdr_test_0/dsdrq[2]_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:     3415 ps
  Min-delay inserted:      1494 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_test_0/dsdrq[2]_CFG1B_TEST_CFG1B_TEST
      mdr_mdr_test_0/dsdrq[2]_CFG1B_TEST_CFG1D_TEST0
      mdr_mdr_test_0/dsdrq[2]_CFG1B_TEST_CFG1D_TEST


Path 4
------------------------
From: test_0/dsdlq[2]:CLK
  To: test_0/dsdlq[3]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2261 ps
------------------------
  On sink pin: mdr_test_0/dsdlq[3]_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:     3130 ps
  Min-delay inserted:      1327 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_test_0/dsdlq[3]_CFG1A_TEST_CFG1C_TEST
      mdr_mdr_test_0/dsdlq[3]_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_test_0/dsdlq[3]_CFG1A_TEST_CFG1D_TEST


Path 5
------------------------
From: test_0/dsdrq[3]:CLK
  To: test_0/dsdrq[4]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2215 ps
------------------------
  On sink pin: mdr_test_0/dsdrq[4]_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:     3277 ps
  Min-delay inserted:      1319 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_test_0/dsdrq[4]_CFG1A_TEST_CFG1D_TEST1
      mdr_mdr_test_0/dsdrq[4]_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_test_0/dsdrq[4]_CFG1A_TEST_CFG1D_TEST


Path 6
------------------------
From: test_0/dsdlq[4]:CLK
  To: test_0/dsdlq[5]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:     -2116 ps
------------------------
  On sink pin: mdr_test_0/dsdlq[5]_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:     3085 ps
  Min-delay inserted:      1322 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_test_0/dsdlq[5]_CFG1A_TEST_CFG1A_TEST
      mdr_mdr_test_0/dsdlq[5]_CFG1A_TEST_CFG1D_TEST1
      mdr_mdr_test_0/dsdlq[5]_CFG1A_TEST_CFG1D_TEST0
      mdr_mdr_test_0/dsdlq[5]_CFG1A_TEST_CFG1D_TEST


Path 7
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[46]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1215 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 8
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[47]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1214 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 9
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[45]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1214 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 10
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[43]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1214 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 11
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[44]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1205 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 12
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[42]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1205 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 13
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[35]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1008 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 14
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[41]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1008 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 15
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[40]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1008 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 16
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[39]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1008 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 17
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[36]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1008 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 18
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[33]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:     -1008 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 19
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[38]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -996 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 20
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[37]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -996 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 21
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[34]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -996 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 22
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[32]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -996 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 23
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[31]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -996 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 24
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[30]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -996 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 25
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[8]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -843 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 26
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[7]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -843 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 27
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[3]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -842 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 28
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[2]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -842 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 29
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[0]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -842 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 30
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[9]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -830 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 31
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[6]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -830 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 32
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[5]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -830 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 33
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[4]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -830 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 34
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[1]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -830 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 35
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[10]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -830 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 36
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[53]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -509 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 37
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[51]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -509 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 38
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[52]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -508 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 39
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[50]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -499 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 40
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[49]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -499 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 41
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[48]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -499 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 42
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[63]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -468 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 43
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[60]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -468 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 44
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[56]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -468 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 45
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[54]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -468 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 46
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[55]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -467 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 47
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[62]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -456 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 48
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[61]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -456 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 49
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[59]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -456 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 50
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[58]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -456 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 51
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[57]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -456 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 52
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[29]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -317 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 53
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[26]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -317 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 54
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[25]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -317 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 55
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[23]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -317 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 56
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[20]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -317 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 57
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[28]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -308 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 58
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[27]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -308 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 59
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[24]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -308 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 60
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[22]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -308 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 61
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[21]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -308 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 62
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[18]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -302 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 63
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[17]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -302 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 64
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[14]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -302 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 65
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[12]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -301 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 66
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[11]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -301 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 67
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[19]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -292 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 68
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[16]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -292 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 69
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[15]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -292 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 70
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/t1[13]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -292 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 71
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/i[5]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -172 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 72
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/i[3]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -172 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 73
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/i[1]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -172 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 74
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/i[0]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -172 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 75
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/i[4]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -161 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 76
------------------------
From: test_0/u100/sound_card_ctrl[7]:CLK
  To: test_0/u100/UPCMTX/i[2]:ALn
Operating Conditions: WORST
------------------------
Path min-delay slack:      -161 ps
------------------------
  On sink pin: test_0/u100/UPCMTX/reset_n:A
-------------------------------------
  Pin max-delay slack:    15784 ps
  Min-delay inserted:      1308 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_test_0/u100/UPCMTX/reset_n_CFG1B_TEST
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST0
      mdr_test_0/u100/UPCMTX/reset_n_CFG1C_TEST


Path 77
------------------------
From: test_0/dsdlq[3]:CLK
  To: test_0/dsd_lnn[3]:Dn
Operating Conditions: WORST
------------------------
Path min-delay slack:       -15 ps
------------------------
  On sink pin: mdr_test_0/dsd_lnn_RNO[3]_CFG1A_TEST:A
-------------------------------------
  Pin max-delay slack:     3912 ps
  Min-delay inserted:       571 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_test_0/dsd_lnn_RNO[3]_CFG1A_TEST_CFG1A_TEST




-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 3  
 Total I/O input ports improved: 0       
-------------------------------------



-------------------------
 Min-delay Repair Report 
-------------------------
 Iteration 3  
 Total paths eligible for improvement: 3       
 Total paths improved: 2       
-------------------------

Path 1
------------------------
From: test_0/dsdlq[2]:CLK
  To: test_0/dsdlq[3]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -320 ps
------------------------
  On sink pin: mdr_mdr_test_0/dsdlq[3]_CFG1A_TEST_CFG1C_TEST:A
-------------------------------------
  Pin max-delay slack:     1088 ps
  Min-delay inserted:       377 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_test_0/dsdlq[3]_CFG1A_TEST_CFG1C_TEST_CFG1A_TEST


Path 2
------------------------
From: test_0/dsdrq[1]:CLK
  To: test_0/dsdrq[2]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -213 ps
------------------------
  On sink pin: mdr_mdr_test_0/dsdrq[2]_CFG1B_TEST_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:     1173 ps
  Min-delay inserted:       390 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_mdr_test_0/dsdrq[2]_CFG1B_TEST_CFG1B_TEST_CFG1A_TEST


Path 3
------------------------
From: test_0/dsdlq[6]:CLK
  To: test_0/dsdlq[7]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -287 ps
------------------------
  On sink pin: mdr_mdr_test_0/dsdlq[7]_CFG1D_TEST_CFG1C_TEST:A
-------------------------------------
  Pin max-delay slack:     1146 ps
  Min-delay inserted:         0 ps ( Estimated )
  ----------------------------
  No location is feasible for inserting delay buffers.




-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 4  
 Total I/O input ports improved: 0       
-------------------------------------



-------------------------
 Min-delay Repair Report 
-------------------------
 Iteration 4  
 Total paths eligible for improvement: 1       
 Total paths improved: 0       
-------------------------

Path 1
------------------------
From: test_0/dsdlq[6]:CLK
  To: test_0/dsdlq[7]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -287 ps
------------------------
  On sink pin: mdr_mdr_test_0/dsdlq[7]_CFG1D_TEST_CFG1C_TEST:A
-------------------------------------
  Pin max-delay slack:     1146 ps
  Min-delay inserted:         0 ps ( Estimated )
  ----------------------------
  No location is feasible for inserting delay buffers.



Note:
    [1]: A net cannot be modified for repair if:
         - it is hardwired, preserved, or global;
         - the sink pin is a clock pin;
         - the sink pin has negative max-delay slack allowance;

    [2]: A location is not feasible for inserting a delay buffer if the estimated minimum delay to be inserted might exceed the max-delay slack allowance of the sink pin.

    [3]: The I/O delay taps cannot be used to fix hold violations in RTG4 design if it is a MSIO or MSIOD that drives a GB.



