# Copyright 2020 Intel Corporation.

load("//bzl:plaidml.bzl", "plaidml_cc_library")
load("//vendor/mlir:tblgen.bzl", "gentbl")

package(default_visibility = ["//visibility:public"])

gentbl(
    name = "gen-pass",
    tbl_outs = [("-gen-pass-decls", "passes.h.inc")],
    tblgen = "@llvm-project//mlir:mlir-tblgen",
    td_file = "passes.td",
    td_srcs = ["@llvm-project//mlir:PassBaseTdFiles"],
)

plaidml_cc_library(
    name = "transforms",
    srcs = [
        "contraction.cc",
        "expand_reshape.cc",
        "materialize.cc",
        "pad_constraints.cc",
        "pad_ranges.cc",
        "padding.cc",
        "pass_detail.h",
        "split_main.cc",
        "replace_scfFor_alloc.cc",
    ],
    hdrs = [
        "contraction.h",
        "expand_reshape.h",
        "padding.h",
        "passes.h",
    ],
    deps = [
        ":gen-pass",
        "//pmlc/dialect/stdx/ir",
        "//pmlc/dialect/tile/ir",
        "//pmlc/dialect/pxa/ir",
        "//pmlc/dialect/pxa/analysis",
        "//pmlc/util",
        "//pmlc/util/bilp",
        "//pmlc/util/math",
        "@llvm-project//llvm:Support",
        "@llvm-project//mlir:IR",
    ],
)
