

================================================================
== Vitis HLS Report for 'md'
================================================================
* Date:           Thu Sep  1 13:32:07 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Grid_HLS
* Solution:       Grid_HLS (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.820 ns|     0.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_grid0_x_loop_grid0_y_loop_grid0_z   |        ?|        ?|         ?|          -|          -|    64|        no|
        | + loop_grid1_x_loop_grid1_y_loop_grid1_z  |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ loop_p                                |        ?|        ?|         ?|          -|          -|     ?|        no|
        |   +++ loop_q                              |        ?|        ?|       106|          5|          1|     ?|       yes|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 106


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 195
* Pipeline : 1
  Pipeline-0 : II = 5, D = 106, States = { 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 2 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 10 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 193 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 87 
193 --> 194 
194 --> 195 
195 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 196 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %n_points, i32 666, i32 17, i32 1"   --->   Operation 197 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n_points, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n_points, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n_points"   --->   Operation 200 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%empty_24 = specmemcore i32 @_ssdm_op_SpecMemCore, i192 %force_r, i32 666, i32 17, i32 1"   --->   Operation 201 'specmemcore' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %force_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %force_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i192 %force_r"   --->   Operation 204 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%empty_25 = specmemcore i32 @_ssdm_op_SpecMemCore, i192 %position, i32 666, i32 17, i32 1"   --->   Operation 205 'specmemcore' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %position, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %position, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i192 %position"   --->   Operation 208 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i192 %force_r"   --->   Operation 210 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (1.58ns)   --->   "%br_ln22 = br void" [../CCode_grid/md.c:22]   --->   Operation 211 'br' 'br_ln22' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.54>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%indvar_flatten163 = phi i7 0, void, i7 %add_ln22_2, void" [../CCode_grid/md.c:22]   --->   Operation 212 'phi' 'indvar_flatten163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%b0_x = phi i3 0, void, i3 %select_ln22_2, void" [../CCode_grid/md.c:22]   --->   Operation 213 'phi' 'b0_x' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%indvars_iv68 = phi i3 7, void, i3 %select_ln22_9, void" [../CCode_grid/md.c:22]   --->   Operation 214 'phi' 'indvars_iv68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%indvar_flatten56 = phi i6 0, void, i6 %select_ln23_7, void" [../CCode_grid/md.c:23]   --->   Operation 215 'phi' 'indvar_flatten56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%b0_y = phi i3 0, void, i3 %select_ln23_2, void" [../CCode_grid/md.c:23]   --->   Operation 216 'phi' 'b0_y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%indvars_iv63 = phi i3 7, void, i3 %select_ln23_6, void" [../CCode_grid/md.c:23]   --->   Operation 217 'phi' 'indvars_iv63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%b0_z = phi i3 0, void, i3 %add_ln24, void" [../CCode_grid/md.c:24]   --->   Operation 218 'phi' 'b0_z' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%indvars_iv59 = phi i3 7, void, i3 %add_ln24_1, void" [../CCode_grid/md.c:24]   --->   Operation 219 'phi' 'indvars_iv59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (1.87ns)   --->   "%add_ln22_2 = add i7 %indvar_flatten163, i7 1" [../CCode_grid/md.c:22]   --->   Operation 220 'add' 'add_ln22_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i3 %indvars_iv68" [../CCode_grid/md.c:22]   --->   Operation 221 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (1.13ns)   --->   "%empty_26 = icmp_sgt  i3 %indvars_iv68, i3 0" [../CCode_grid/md.c:22]   --->   Operation 222 'icmp' 'empty_26' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.99ns)   --->   "%smax70 = select i1 %empty_26, i2 %trunc_ln22, i2 0" [../CCode_grid/md.c:22]   --->   Operation 223 'select' 'smax70' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node sub_ln23)   --->   "%smax70_cast63 = zext i2 %smax70" [../CCode_grid/md.c:22]   --->   Operation 224 'zext' 'smax70_cast63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%smax70_cast62 = zext i2 %smax70" [../CCode_grid/md.c:22]   --->   Operation 225 'zext' 'smax70_cast62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%empty_27 = trunc i3 %b0_x" [../CCode_grid/md.c:22]   --->   Operation 226 'trunc' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%b0_x_cast_cast = zext i2 %empty_27" [../CCode_grid/md.c:22]   --->   Operation 227 'zext' 'b0_x_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (1.65ns)   --->   "%empty_28 = add i3 %b0_x, i3 2" [../CCode_grid/md.c:22]   --->   Operation 228 'add' 'empty_28' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (1.13ns)   --->   "%cmp13 = icmp_ugt  i3 %empty_28, i3 4" [../CCode_grid/md.c:22]   --->   Operation 229 'icmp' 'cmp13' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (1.65ns)   --->   "%empty_29 = add i3 %b0_x_cast_cast, i3 2" [../CCode_grid/md.c:22]   --->   Operation 230 'add' 'empty_29' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.98ns)   --->   "%p_add15 = select i1 %cmp13, i3 4, i3 %empty_29" [../CCode_grid/md.c:22]   --->   Operation 231 'select' 'p_add15' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i2.i12, i2 %empty_27, i12 0" [../CCode_grid/md.c:34]   --->   Operation 232 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i14 %shl_ln" [../CCode_grid/md.c:34]   --->   Operation 233 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln34_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %empty_27, i8 0" [../CCode_grid/md.c:34]   --->   Operation 234 'bitconcatenate' 'shl_ln34_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i10 %shl_ln34_1" [../CCode_grid/md.c:34]   --->   Operation 235 'zext' 'zext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (1.81ns)   --->   "%sub_ln34 = sub i15 %zext_ln34, i15 %zext_ln34_1" [../CCode_grid/md.c:34]   --->   Operation 236 'sub' 'sub_ln34' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (1.13ns)   --->   "%empty_30 = icmp_ugt  i3 %smax70_cast62, i3 %p_add15" [../CCode_grid/md.c:22]   --->   Operation 237 'icmp' 'empty_30' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node sub_ln23)   --->   "%smax8 = select i1 %empty_30, i3 %smax70_cast62, i3 %p_add15" [../CCode_grid/md.c:22]   --->   Operation 238 'select' 'smax8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node sub_ln23)   --->   "%zext_ln23 = zext i3 %smax8" [../CCode_grid/md.c:23]   --->   Operation 239 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (1.65ns) (out node of the LUT)   --->   "%sub_ln23 = sub i4 %zext_ln23, i4 %smax70_cast63" [../CCode_grid/md.c:23]   --->   Operation 240 'sub' 'sub_ln23' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i3 %indvars_iv63" [../CCode_grid/md.c:23]   --->   Operation 241 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (1.13ns)   --->   "%empty_31 = icmp_sgt  i3 %indvars_iv63, i3 0" [../CCode_grid/md.c:23]   --->   Operation 242 'icmp' 'empty_31' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.99ns)   --->   "%smax65 = select i1 %empty_31, i2 %trunc_ln23, i2 0" [../CCode_grid/md.c:23]   --->   Operation 243 'select' 'smax65' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node sub_ln24)   --->   "%smax65_cast65 = zext i2 %smax65" [../CCode_grid/md.c:23]   --->   Operation 244 'zext' 'smax65_cast65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%smax65_cast64 = zext i2 %smax65" [../CCode_grid/md.c:23]   --->   Operation 245 'zext' 'smax65_cast64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%empty_32 = trunc i3 %b0_y" [../CCode_grid/md.c:23]   --->   Operation 246 'trunc' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%b0_y_cast_cast = zext i2 %empty_32" [../CCode_grid/md.c:23]   --->   Operation 247 'zext' 'b0_y_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (1.65ns)   --->   "%empty_33 = add i3 %b0_y, i3 2" [../CCode_grid/md.c:23]   --->   Operation 248 'add' 'empty_33' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (1.13ns)   --->   "%cmp28 = icmp_ugt  i3 %empty_33, i3 4" [../CCode_grid/md.c:23]   --->   Operation 249 'icmp' 'cmp28' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (1.65ns)   --->   "%empty_34 = add i3 %b0_y_cast_cast, i3 2" [../CCode_grid/md.c:23]   --->   Operation 250 'add' 'empty_34' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.98ns)   --->   "%p_add30 = select i1 %cmp28, i3 4, i3 %empty_34" [../CCode_grid/md.c:23]   --->   Operation 251 'select' 'p_add30' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%shl_ln34_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 %empty_32, i10 0" [../CCode_grid/md.c:34]   --->   Operation 252 'bitconcatenate' 'shl_ln34_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i12 %shl_ln34_2" [../CCode_grid/md.c:34]   --->   Operation 253 'zext' 'zext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%shl_ln34_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %empty_32, i6 0" [../CCode_grid/md.c:34]   --->   Operation 254 'bitconcatenate' 'shl_ln34_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln34_3 = zext i8 %shl_ln34_3" [../CCode_grid/md.c:34]   --->   Operation 255 'zext' 'zext_ln34_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (1.54ns)   --->   "%sub_ln34_1 = sub i13 %zext_ln34_2, i13 %zext_ln34_3" [../CCode_grid/md.c:34]   --->   Operation 256 'sub' 'sub_ln34_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (1.13ns)   --->   "%empty_35 = icmp_ugt  i3 %smax65_cast64, i3 %p_add30" [../CCode_grid/md.c:23]   --->   Operation 257 'icmp' 'empty_35' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node sub_ln24)   --->   "%smax4 = select i1 %empty_35, i3 %smax65_cast64, i3 %p_add30" [../CCode_grid/md.c:23]   --->   Operation 258 'select' 'smax4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node sub_ln24)   --->   "%zext_ln24 = zext i3 %smax4" [../CCode_grid/md.c:24]   --->   Operation 259 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (1.65ns) (out node of the LUT)   --->   "%sub_ln24 = sub i4 %zext_ln24, i4 %smax65_cast65" [../CCode_grid/md.c:24]   --->   Operation 260 'sub' 'sub_ln24' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (1.48ns)   --->   "%icmp_ln22 = icmp_eq  i7 %indvar_flatten163, i7 64" [../CCode_grid/md.c:22]   --->   Operation 261 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %.split9, void" [../CCode_grid/md.c:22]   --->   Operation 262 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (1.65ns)   --->   "%add_ln22_1 = add i3 %indvars_iv68, i3 1" [../CCode_grid/md.c:22]   --->   Operation 263 'add' 'add_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (1.42ns)   --->   "%icmp_ln23 = icmp_eq  i6 %indvar_flatten56, i6 16" [../CCode_grid/md.c:23]   --->   Operation 264 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.98ns)   --->   "%select_ln22_1 = select i1 %icmp_ln23, i3 7, i3 %indvars_iv63" [../CCode_grid/md.c:22]   --->   Operation 265 'select' 'select_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = trunc i3 %add_ln22_1" [../CCode_grid/md.c:22]   --->   Operation 266 'trunc' 'trunc_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (1.13ns)   --->   "%p_mid179 = icmp_sgt  i3 %add_ln22_1, i3 0" [../CCode_grid/md.c:22]   --->   Operation 267 'icmp' 'p_mid179' <Predicate = (!icmp_ln22)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.99ns)   --->   "%smax70_mid1 = select i1 %p_mid179, i2 %trunc_ln22_1, i2 0" [../CCode_grid/md.c:22]   --->   Operation 268 'select' 'smax70_mid1' <Predicate = (!icmp_ln22)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.99ns)   --->   "%select_ln22_3 = select i1 %icmp_ln23, i2 %smax70_mid1, i2 %smax70" [../CCode_grid/md.c:22]   --->   Operation 269 'select' 'select_ln22_3' <Predicate = (!icmp_ln22)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%xor_ln22 = xor i1 %icmp_ln23, i1 1" [../CCode_grid/md.c:22]   --->   Operation 270 'xor' 'xor_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (1.13ns)   --->   "%icmp_ln24 = icmp_eq  i3 %b0_z, i3 4" [../CCode_grid/md.c:24]   --->   Operation 271 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln22)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln22 = and i1 %icmp_ln24, i1 %xor_ln22" [../CCode_grid/md.c:22]   --->   Operation 272 'and' 'and_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.98ns)   --->   "%select_ln22_9 = select i1 %icmp_ln23, i3 %add_ln22_1, i3 %indvars_iv68" [../CCode_grid/md.c:22]   --->   Operation 273 'select' 'select_ln22_9' <Predicate = (!icmp_ln22)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (1.65ns)   --->   "%add_ln23_1 = add i3 %select_ln22_1, i3 1" [../CCode_grid/md.c:23]   --->   Operation 274 'add' 'add_ln23_1' <Predicate = (!icmp_ln22)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = trunc i3 %add_ln23_1" [../CCode_grid/md.c:23]   --->   Operation 275 'trunc' 'trunc_ln23_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (1.13ns)   --->   "%p_mid1 = icmp_sgt  i3 %add_ln23_1, i3 0" [../CCode_grid/md.c:23]   --->   Operation 276 'icmp' 'p_mid1' <Predicate = (!icmp_ln22)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.99ns)   --->   "%smax65_mid1 = select i1 %p_mid1, i2 %trunc_ln23_1, i2 0" [../CCode_grid/md.c:23]   --->   Operation 277 'select' 'smax65_mid1' <Predicate = (!icmp_ln22)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.98ns)   --->   "%select_ln23_6 = select i1 %and_ln22, i3 %add_ln23_1, i3 %select_ln22_1" [../CCode_grid/md.c:23]   --->   Operation 278 'select' 'select_ln23_6' <Predicate = (!icmp_ln22)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%ret_ln63 = ret" [../CCode_grid/md.c:63]   --->   Operation 279 'ret' 'ret_ln63' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 9.06>
ST_3 : Operation 280 [1/1] (1.65ns)   --->   "%add_ln22 = add i3 %b0_x, i3 1" [../CCode_grid/md.c:22]   --->   Operation 280 'add' 'add_ln22' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.98ns)   --->   "%select_ln22 = select i1 %icmp_ln23, i3 0, i3 %b0_y" [../CCode_grid/md.c:22]   --->   Operation 281 'select' 'select_ln22' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 282 [1/1] (0.98ns)   --->   "%select_ln22_2 = select i1 %icmp_ln23, i3 %add_ln22, i3 %b0_x" [../CCode_grid/md.c:22]   --->   Operation 282 'select' 'select_ln22_2' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node sub_ln23_1)   --->   "%zext_ln22_1 = zext i2 %smax70_mid1" [../CCode_grid/md.c:22]   --->   Operation 283 'zext' 'zext_ln22_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i2 %smax70_mid1" [../CCode_grid/md.c:22]   --->   Operation 284 'zext' 'zext_ln22_2' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%empty_37 = trunc i3 %add_ln22" [../CCode_grid/md.c:22]   --->   Operation 285 'trunc' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%b0_x_cast_cast_mid1 = zext i2 %empty_37" [../CCode_grid/md.c:22]   --->   Operation 286 'zext' 'b0_x_cast_cast_mid1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (1.65ns)   --->   "%p_mid181 = add i3 %b0_x, i3 3" [../CCode_grid/md.c:22]   --->   Operation 287 'add' 'p_mid181' <Predicate = (icmp_ln23)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 288 [1/1] (1.13ns)   --->   "%cmp13_mid1 = icmp_ugt  i3 %p_mid181, i3 4" [../CCode_grid/md.c:22]   --->   Operation 288 'icmp' 'cmp13_mid1' <Predicate = (icmp_ln23)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (1.65ns)   --->   "%p_mid183 = add i3 %b0_x_cast_cast_mid1, i3 2" [../CCode_grid/md.c:22]   --->   Operation 289 'add' 'p_mid183' <Predicate = (icmp_ln23)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.98ns)   --->   "%p_add15_mid1 = select i1 %cmp13_mid1, i3 4, i3 %p_mid183" [../CCode_grid/md.c:22]   --->   Operation 290 'select' 'p_add15_mid1' <Predicate = (icmp_ln23)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%shl_ln34_mid1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i2.i12, i2 %empty_37, i12 0" [../CCode_grid/md.c:34]   --->   Operation 291 'bitconcatenate' 'shl_ln34_mid1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln34_8 = zext i14 %shl_ln34_mid1" [../CCode_grid/md.c:34]   --->   Operation 292 'zext' 'zext_ln34_8' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%shl_ln34_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %empty_37, i8 0" [../CCode_grid/md.c:34]   --->   Operation 293 'bitconcatenate' 'shl_ln34_1_mid1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln34_9 = zext i10 %shl_ln34_1_mid1" [../CCode_grid/md.c:34]   --->   Operation 294 'zext' 'zext_ln34_9' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (1.81ns)   --->   "%sub_ln34_4 = sub i15 %zext_ln34_8, i15 %zext_ln34_9" [../CCode_grid/md.c:34]   --->   Operation 295 'sub' 'sub_ln34_4' <Predicate = (icmp_ln23)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node add_ln34)   --->   "%select_ln22_4 = select i1 %icmp_ln23, i15 %sub_ln34_4, i15 %sub_ln34" [../CCode_grid/md.c:22]   --->   Operation 296 'select' 'select_ln22_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (1.13ns)   --->   "%p_mid197 = icmp_ugt  i3 %zext_ln22_2, i3 %p_add15_mid1" [../CCode_grid/md.c:22]   --->   Operation 297 'icmp' 'p_mid197' <Predicate = (icmp_ln23)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node sub_ln23_1)   --->   "%smax8_mid1 = select i1 %p_mid197, i3 %zext_ln22_2, i3 %p_add15_mid1" [../CCode_grid/md.c:22]   --->   Operation 298 'select' 'smax8_mid1' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node sub_ln23_1)   --->   "%zext_ln23_1 = zext i3 %smax8_mid1" [../CCode_grid/md.c:23]   --->   Operation 299 'zext' 'zext_ln23_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (1.65ns) (out node of the LUT)   --->   "%sub_ln23_1 = sub i4 %zext_ln23_1, i4 %zext_ln22_1" [../CCode_grid/md.c:23]   --->   Operation 300 'sub' 'sub_ln23_1' <Predicate = (icmp_ln23)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 301 [1/1] (1.02ns)   --->   "%select_ln22_5 = select i1 %icmp_ln23, i4 %sub_ln23_1, i4 %sub_ln23" [../CCode_grid/md.c:22]   --->   Operation 301 'select' 'select_ln22_5' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln23_3)   --->   "%select_ln22_6 = select i1 %icmp_ln23, i2 0, i2 %smax65" [../CCode_grid/md.c:22]   --->   Operation 302 'select' 'select_ln22_6' <Predicate = (!and_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln23_4)   --->   "%select_ln22_7 = select i1 %icmp_ln23, i13 0, i13 %sub_ln34_1" [../CCode_grid/md.c:22]   --->   Operation 303 'select' 'select_ln22_7' <Predicate = (!and_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln23_5)   --->   "%select_ln22_8 = select i1 %icmp_ln23, i4 2, i4 %sub_ln24" [../CCode_grid/md.c:22]   --->   Operation 304 'select' 'select_ln22_8' <Predicate = (!and_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (1.65ns)   --->   "%add_ln23 = add i3 %select_ln22, i3 1" [../CCode_grid/md.c:23]   --->   Operation 305 'add' 'add_ln23' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.97ns)   --->   "%or_ln23 = or i1 %and_ln22, i1 %icmp_ln23" [../CCode_grid/md.c:23]   --->   Operation 306 'or' 'or_ln23' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.98ns)   --->   "%select_ln23 = select i1 %or_ln23, i3 0, i3 %b0_z" [../CCode_grid/md.c:23]   --->   Operation 307 'select' 'select_ln23' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.98ns)   --->   "%select_ln23_1 = select i1 %or_ln23, i3 7, i3 %indvars_iv59" [../CCode_grid/md.c:23]   --->   Operation 308 'select' 'select_ln23_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.98ns)   --->   "%select_ln23_2 = select i1 %and_ln22, i3 %add_ln23, i3 %select_ln22" [../CCode_grid/md.c:23]   --->   Operation 309 'select' 'select_ln23_2' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node sub_ln24_1)   --->   "%zext_ln23_3 = zext i2 %smax65_mid1" [../CCode_grid/md.c:23]   --->   Operation 310 'zext' 'zext_ln23_3' <Predicate = (and_ln22)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i2 %smax65_mid1" [../CCode_grid/md.c:23]   --->   Operation 311 'zext' 'zext_ln23_4' <Predicate = (and_ln22)> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln23_3 = select i1 %and_ln22, i2 %smax65_mid1, i2 %select_ln22_6" [../CCode_grid/md.c:23]   --->   Operation 312 'select' 'select_ln23_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%empty_39 = trunc i3 %add_ln23" [../CCode_grid/md.c:23]   --->   Operation 313 'trunc' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%b0_y_cast_cast_mid1 = zext i2 %empty_39" [../CCode_grid/md.c:23]   --->   Operation 314 'zext' 'b0_y_cast_cast_mid1' <Predicate = (and_ln22)> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (1.65ns)   --->   "%p_mid136 = add i3 %select_ln22, i3 3" [../CCode_grid/md.c:22]   --->   Operation 315 'add' 'p_mid136' <Predicate = (and_ln22)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (1.13ns)   --->   "%cmp28_mid1 = icmp_ugt  i3 %p_mid136, i3 4" [../CCode_grid/md.c:22]   --->   Operation 316 'icmp' 'cmp28_mid1' <Predicate = (and_ln22)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (1.65ns)   --->   "%p_mid138 = add i3 %b0_y_cast_cast_mid1, i3 2" [../CCode_grid/md.c:23]   --->   Operation 317 'add' 'p_mid138' <Predicate = (and_ln22)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [1/1] (0.98ns)   --->   "%p_add30_mid1 = select i1 %cmp28_mid1, i3 4, i3 %p_mid138" [../CCode_grid/md.c:22]   --->   Operation 318 'select' 'p_add30_mid1' <Predicate = (and_ln22)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%shl_ln34_2_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 %empty_39, i10 0" [../CCode_grid/md.c:34]   --->   Operation 319 'bitconcatenate' 'shl_ln34_2_mid1' <Predicate = (and_ln22)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln34_10 = zext i12 %shl_ln34_2_mid1" [../CCode_grid/md.c:34]   --->   Operation 320 'zext' 'zext_ln34_10' <Predicate = (and_ln22)> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%shl_ln34_3_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %empty_39, i6 0" [../CCode_grid/md.c:34]   --->   Operation 321 'bitconcatenate' 'shl_ln34_3_mid1' <Predicate = (and_ln22)> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln34_11 = zext i8 %shl_ln34_3_mid1" [../CCode_grid/md.c:34]   --->   Operation 322 'zext' 'zext_ln34_11' <Predicate = (and_ln22)> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (1.54ns)   --->   "%sub_ln34_5 = sub i13 %zext_ln34_10, i13 %zext_ln34_11" [../CCode_grid/md.c:34]   --->   Operation 323 'sub' 'sub_ln34_5' <Predicate = (and_ln22)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 324 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln23_4 = select i1 %and_ln22, i13 %sub_ln34_5, i13 %select_ln22_7" [../CCode_grid/md.c:23]   --->   Operation 324 'select' 'select_ln23_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (1.13ns)   --->   "%p_mid152 = icmp_ugt  i3 %zext_ln23_4, i3 %p_add30_mid1" [../CCode_grid/md.c:23]   --->   Operation 325 'icmp' 'p_mid152' <Predicate = (and_ln22)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node sub_ln24_1)   --->   "%smax4_mid1 = select i1 %p_mid152, i3 %zext_ln23_4, i3 %p_add30_mid1" [../CCode_grid/md.c:23]   --->   Operation 326 'select' 'smax4_mid1' <Predicate = (and_ln22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node sub_ln24_1)   --->   "%zext_ln24_1 = zext i3 %smax4_mid1" [../CCode_grid/md.c:24]   --->   Operation 327 'zext' 'zext_ln24_1' <Predicate = (and_ln22)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (1.65ns) (out node of the LUT)   --->   "%sub_ln24_1 = sub i4 %zext_ln24_1, i4 %zext_ln23_3" [../CCode_grid/md.c:24]   --->   Operation 328 'sub' 'sub_ln24_1' <Predicate = (and_ln22)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln23_5 = select i1 %and_ln22, i4 %sub_ln24_1, i4 %select_ln22_8" [../CCode_grid/md.c:23]   --->   Operation 329 'select' 'select_ln23_5' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i3 %select_ln23_1" [../CCode_grid/md.c:24]   --->   Operation 330 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (1.13ns)   --->   "%empty_41 = icmp_sgt  i3 %select_ln23_1, i3 0" [../CCode_grid/md.c:23]   --->   Operation 331 'icmp' 'empty_41' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 332 [1/1] (0.99ns)   --->   "%smax = select i1 %empty_41, i2 %trunc_ln24, i2 0" [../CCode_grid/md.c:23]   --->   Operation 332 'select' 'smax' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26)   --->   "%smax_cast69 = zext i2 %smax" [../CCode_grid/md.c:23]   --->   Operation 333 'zext' 'smax_cast69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%smax_cast68 = zext i2 %smax" [../CCode_grid/md.c:23]   --->   Operation 334 'zext' 'smax_cast68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%empty_42 = trunc i3 %select_ln23" [../CCode_grid/md.c:23]   --->   Operation 335 'trunc' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%b0_z_cast_cast = zext i2 %empty_42" [../CCode_grid/md.c:23]   --->   Operation 336 'zext' 'b0_z_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (1.65ns)   --->   "%empty_43 = add i3 %select_ln23, i3 2" [../CCode_grid/md.c:23]   --->   Operation 337 'add' 'empty_43' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (1.13ns)   --->   "%cmp43 = icmp_ugt  i3 %empty_43, i3 4" [../CCode_grid/md.c:23]   --->   Operation 338 'icmp' 'cmp43' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 339 [1/1] (1.65ns)   --->   "%empty_44 = add i3 %b0_z_cast_cast, i3 2" [../CCode_grid/md.c:23]   --->   Operation 339 'add' 'empty_44' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 340 [1/1] (0.98ns)   --->   "%p_add45 = select i1 %cmp43, i3 4, i3 %empty_44" [../CCode_grid/md.c:23]   --->   Operation 340 'select' 'p_add45' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%shl_ln34_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %empty_42, i8 0" [../CCode_grid/md.c:34]   --->   Operation 341 'bitconcatenate' 'shl_ln34_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln34_4 = zext i10 %shl_ln34_4" [../CCode_grid/md.c:34]   --->   Operation 342 'zext' 'zext_ln34_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%shl_ln34_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_42, i4 0" [../CCode_grid/md.c:34]   --->   Operation 343 'bitconcatenate' 'shl_ln34_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln34_5 = zext i6 %shl_ln34_5" [../CCode_grid/md.c:34]   --->   Operation 344 'zext' 'zext_ln34_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (1.73ns)   --->   "%sub_ln34_2 = sub i11 %zext_ln34_4, i11 %zext_ln34_5" [../CCode_grid/md.c:34]   --->   Operation 345 'sub' 'sub_ln34_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node add_ln34)   --->   "%sext_ln26 = sext i11 %sub_ln34_2" [../CCode_grid/md.c:26]   --->   Operation 346 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln34 = add i15 %select_ln22_4, i15 %sext_ln26" [../CCode_grid/md.c:34]   --->   Operation 347 'add' 'add_ln34' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 348 [1/1] (1.13ns)   --->   "%empty_45 = icmp_ugt  i3 %smax_cast68, i3 %p_add45" [../CCode_grid/md.c:23]   --->   Operation 348 'icmp' 'empty_45' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26)   --->   "%smax5 = select i1 %empty_45, i3 %smax_cast68, i3 %p_add45" [../CCode_grid/md.c:23]   --->   Operation 349 'select' 'smax5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26)   --->   "%zext_ln26_1 = zext i3 %smax5" [../CCode_grid/md.c:26]   --->   Operation 350 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (1.65ns) (out node of the LUT)   --->   "%sub_ln26 = sub i4 %zext_ln26_1, i4 %smax_cast69" [../CCode_grid/md.c:26]   --->   Operation 351 'sub' 'sub_ln26' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (1.13ns)   --->   "%icmp_ln28 = icmp_ult  i3 %smax_cast68, i3 %p_add45" [../CCode_grid/md.c:28]   --->   Operation 352 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 9.17>
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i4 %select_ln23_5" [../CCode_grid/md.c:16]   --->   Operation 353 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i64 %sext_ln16" [../CCode_grid/md.c:16]   --->   Operation 354 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln16_1 = sext i4 %sub_ln26" [../CCode_grid/md.c:16]   --->   Operation 355 'sext' 'sext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i64 %sext_ln16_1" [../CCode_grid/md.c:16]   --->   Operation 356 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 357 [3/3] (9.17ns)   --->   "%mul_ln16 = mul i128 %zext_ln16, i128 %zext_ln16_1" [../CCode_grid/md.c:16]   --->   Operation 357 'mul' 'mul_ln16' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 9.17>
ST_5 : Operation 358 [2/3] (9.17ns)   --->   "%mul_ln16 = mul i128 %zext_ln16, i128 %zext_ln16_1" [../CCode_grid/md.c:16]   --->   Operation 358 'mul' 'mul_ln16' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 9.17>
ST_6 : Operation 359 [1/3] (9.17ns)   --->   "%mul_ln16 = mul i128 %zext_ln16, i128 %zext_ln16_1" [../CCode_grid/md.c:16]   --->   Operation 359 'mul' 'mul_ln16' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 9.17>
ST_7 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln16_2 = sext i4 %select_ln22_5" [../CCode_grid/md.c:16]   --->   Operation 360 'sext' 'sext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i64 %sext_ln16_2" [../CCode_grid/md.c:16]   --->   Operation 361 'zext' 'zext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i128 %mul_ln16" [../CCode_grid/md.c:16]   --->   Operation 362 'zext' 'zext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 363 [3/3] (9.17ns)   --->   "%mul_ln16_1 = mul i192 %zext_ln16_2, i192 %zext_ln16_3" [../CCode_grid/md.c:16]   --->   Operation 363 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 9.17>
ST_8 : Operation 364 [2/3] (9.17ns)   --->   "%mul_ln16_1 = mul i192 %zext_ln16_2, i192 %zext_ln16_3" [../CCode_grid/md.c:16]   --->   Operation 364 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 9.17>
ST_9 : Operation 365 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_grid0_x_loop_grid0_y_loop_grid0_z_str"   --->   Operation 365 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 366 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 366 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln22_2, i2 0" [../CCode_grid/md.c:22]   --->   Operation 367 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i5 %tmp_s" [../CCode_grid/md.c:22]   --->   Operation 368 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 369 [1/1] (0.00ns)   --->   "%select_ln22_3_cast = zext i2 %select_ln22_3" [../CCode_grid/md.c:22]   --->   Operation 369 'zext' 'select_ln22_3_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 370 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_grid0_y_loop_grid0_z_str"   --->   Operation 370 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 371 [1/1] (0.00ns)   --->   "%select_ln23_2_cast = zext i3 %select_ln23_2" [../CCode_grid/md.c:23]   --->   Operation 371 'zext' 'select_ln23_2_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 372 [1/1] (1.78ns)   --->   "%empty_38 = add i6 %zext_ln22, i6 %select_ln23_2_cast" [../CCode_grid/md.c:22]   --->   Operation 372 'add' 'empty_38' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_38, i2 0" [../CCode_grid/md.c:23]   --->   Operation 373 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i8 %tmp_9" [../CCode_grid/md.c:23]   --->   Operation 374 'zext' 'zext_ln23_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 375 [1/1] (0.00ns)   --->   "%select_ln23_3_cast = zext i2 %select_ln23_3" [../CCode_grid/md.c:23]   --->   Operation 375 'zext' 'select_ln23_3_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 376 [1/1] (0.00ns)   --->   "%select_ln23_4_cast = sext i13 %select_ln23_4" [../CCode_grid/md.c:23]   --->   Operation 376 'sext' 'select_ln23_4_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 377 [1/1] (0.00ns)   --->   "%select_ln23_cast = zext i3 %select_ln23" [../CCode_grid/md.c:23]   --->   Operation 377 'zext' 'select_ln23_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 378 [1/1] (1.91ns)   --->   "%empty_40 = add i63 %zext_ln23_2, i63 %select_ln23_cast" [../CCode_grid/md.c:23]   --->   Operation 378 'add' 'empty_40' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 379 [1/1] (0.00ns)   --->   "%p_cast73 = zext i63 %empty_40" [../CCode_grid/md.c:23]   --->   Operation 379 'zext' 'p_cast73' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 380 [1/1] (0.00ns)   --->   "%n_points_addr = getelementptr i32 %n_points, i64 0, i64 %p_cast73" [../CCode_grid/md.c:23]   --->   Operation 380 'getelementptr' 'n_points_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i63 %empty_40" [../CCode_grid/md.c:33]   --->   Operation 381 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 382 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln33, i3 0" [../CCode_grid/md.c:33]   --->   Operation 382 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln33_3 = trunc i63 %empty_40" [../CCode_grid/md.c:33]   --->   Operation 383 'trunc' 'trunc_ln33_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 384 [1/1] (0.00ns)   --->   "%p_shl1_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln33_3, i1 0" [../CCode_grid/md.c:33]   --->   Operation 384 'bitconcatenate' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 385 [1/1] (1.73ns)   --->   "%add_ln33_1 = add i10 %p_shl_cast, i10 %p_shl1_cast" [../CCode_grid/md.c:33]   --->   Operation 385 'add' 'add_ln33_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 386 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../CCode_grid/md.c:16]   --->   Operation 386 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 387 [1/1] (0.00ns)   --->   "%smax_cast = zext i2 %smax" [../CCode_grid/md.c:23]   --->   Operation 387 'zext' 'smax_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i3 %p_add45" [../CCode_grid/md.c:26]   --->   Operation 388 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln34_1 = sext i15 %add_ln34" [../CCode_grid/md.c:34]   --->   Operation 389 'sext' 'sext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 390 [1/3] (9.17ns)   --->   "%mul_ln16_1 = mul i192 %zext_ln16_2, i192 %zext_ln16_3" [../CCode_grid/md.c:16]   --->   Operation 390 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 391 [1/1] (1.58ns)   --->   "%br_ln26 = br void" [../CCode_grid/md.c:26]   --->   Operation 391 'br' 'br_ln26' <Predicate = true> <Delay = 1.58>

State 10 <SV = 9> <Delay = 7.22>
ST_10 : Operation 392 [1/1] (0.00ns)   --->   "%indvar_flatten18 = phi i192 0, void %.split9, i192 %add_ln26_1, void %._crit_edge50.loopexit" [../CCode_grid/md.c:26]   --->   Operation 392 'phi' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 393 [1/1] (0.00ns)   --->   "%b1_x = phi i64 %select_ln22_3_cast, void %.split9, i64 %select_ln26, void %._crit_edge50.loopexit" [../CCode_grid/md.c:22]   --->   Operation 393 'phi' 'b1_x' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 394 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i128 0, void %.split9, i128 %select_ln27_1, void %._crit_edge50.loopexit" [../CCode_grid/md.c:27]   --->   Operation 394 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 395 [1/1] (0.00ns)   --->   "%b1_y = phi i64 %select_ln23_3_cast, void %.split9, i64 %select_ln27, void %._crit_edge50.loopexit" [../CCode_grid/md.c:23]   --->   Operation 395 'phi' 'b1_y' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 396 [1/1] (0.00ns)   --->   "%b1_z = phi i64 %smax_cast, void %.split9, i64 %add_ln28, void %._crit_edge50.loopexit" [../CCode_grid/md.c:23]   --->   Operation 396 'phi' 'b1_z' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 397 [1/1] (7.22ns)   --->   "%add_ln26_1 = add i192 %indvar_flatten18, i192 1" [../CCode_grid/md.c:26]   --->   Operation 397 'add' 'add_ln26_1' <Predicate = true> <Delay = 7.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 398 [1/1] (4.06ns)   --->   "%icmp_ln26 = icmp_eq  i192 %indvar_flatten18, i192 %mul_ln16_1" [../CCode_grid/md.c:26]   --->   Operation 398 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 4.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.reset13, void" [../CCode_grid/md.c:26]   --->   Operation 399 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 400 [1/1] (3.52ns)   --->   "%add_ln26 = add i64 %b1_x, i64 1" [../CCode_grid/md.c:26]   --->   Operation 400 'add' 'add_ln26' <Predicate = (!icmp_ln26)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 401 [1/1] (3.47ns)   --->   "%icmp_ln27 = icmp_eq  i128 %indvar_flatten, i128 %mul_ln16" [../CCode_grid/md.c:27]   --->   Operation 401 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln26)> <Delay = 3.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 402 [1/1] (1.48ns)   --->   "%select_ln16 = select i1 %icmp_ln27, i64 %select_ln23_3_cast, i64 %b1_y" [../CCode_grid/md.c:16]   --->   Operation 402 'select' 'select_ln16' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node select_ln16_3)   --->   "%select_ln16_1 = select i1 %icmp_ln27, i64 %smax_cast, i64 %b1_z" [../CCode_grid/md.c:16]   --->   Operation 403 'select' 'select_ln16_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 404 [1/1] (2.77ns)   --->   "%icmp_ln28_1 = icmp_slt  i64 %b1_z, i64 %zext_ln26" [../CCode_grid/md.c:28]   --->   Operation 404 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 405 [1/1] (0.99ns)   --->   "%select_ln16_2 = select i1 %icmp_ln27, i1 %icmp_ln28, i1 %icmp_ln28_1" [../CCode_grid/md.c:16]   --->   Operation 405 'select' 'select_ln16_2' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 406 [1/1] (1.48ns)   --->   "%select_ln26 = select i1 %icmp_ln27, i64 %add_ln26, i64 %b1_x" [../CCode_grid/md.c:26]   --->   Operation 406 'select' 'select_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i64 %select_ln26" [../CCode_grid/md.c:27]   --->   Operation 407 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 408 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln16_3 = select i1 %select_ln16_2, i64 %select_ln16_1, i64 %smax_cast" [../CCode_grid/md.c:16]   --->   Operation 408 'select' 'select_ln16_3' <Predicate = (!icmp_ln26)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i64 %select_ln16_3" [../CCode_grid/md.c:27]   --->   Operation 409 'trunc' 'trunc_ln27_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_10 : Operation 410 [1/1] (1.65ns)   --->   "%add_ln24 = add i3 %select_ln23, i3 1" [../CCode_grid/md.c:24]   --->   Operation 410 'add' 'add_ln24' <Predicate = (icmp_ln26)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 411 [1/1] (1.65ns)   --->   "%add_ln24_1 = add i3 %select_ln23_1, i3 1" [../CCode_grid/md.c:24]   --->   Operation 411 'add' 'add_ln24_1' <Predicate = (icmp_ln26)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 412 [1/1] (1.82ns)   --->   "%add_ln23_2 = add i6 %indvar_flatten56, i6 1" [../CCode_grid/md.c:23]   --->   Operation 412 'add' 'add_ln23_2' <Predicate = (icmp_ln26 & !icmp_ln23)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 413 [1/1] (1.18ns)   --->   "%select_ln23_7 = select i1 %icmp_ln23, i6 1, i6 %add_ln23_2" [../CCode_grid/md.c:23]   --->   Operation 413 'select' 'select_ln23_7' <Predicate = (icmp_ln26)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 414 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 414 'br' 'br_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 8.44>
ST_11 : Operation 415 [1/1] (3.52ns)   --->   "%add_ln27 = add i64 %select_ln16, i64 1" [../CCode_grid/md.c:27]   --->   Operation 415 'add' 'add_ln27' <Predicate = (!select_ln16_2)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 416 [1/1] (1.48ns)   --->   "%select_ln27 = select i1 %select_ln16_2, i64 %select_ln16, i64 %add_ln27" [../CCode_grid/md.c:27]   --->   Operation 416 'select' 'select_ln27' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i59.i2, i59 %trunc_ln27, i2 0" [../CCode_grid/md.c:31]   --->   Operation 417 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i64 %select_ln27" [../CCode_grid/md.c:31]   --->   Operation 418 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 419 [1/1] (3.44ns)   --->   "%add_ln31 = add i61 %tmp_10, i61 %trunc_ln31" [../CCode_grid/md.c:31]   --->   Operation 419 'add' 'add_ln31' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.74>
ST_12 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_27_cast = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i61.i2, i61 %add_ln31, i2 0" [../CCode_grid/md.c:31]   --->   Operation 420 'bitconcatenate' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 421 [1/1] (3.49ns)   --->   "%add_ln31_1 = add i63 %tmp_27_cast, i63 %trunc_ln27_1" [../CCode_grid/md.c:31]   --->   Operation 421 'add' 'add_ln31_1' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i63 %add_ln31_1" [../CCode_grid/md.c:31]   --->   Operation 422 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 423 [1/1] (0.00ns)   --->   "%n_points_addr_1 = getelementptr i32 %n_points, i64 0, i64 %zext_ln31" [../CCode_grid/md.c:31]   --->   Operation 423 'getelementptr' 'n_points_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i63 %add_ln31_1" [../CCode_grid/md.c:39]   --->   Operation 424 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 425 [1/1] (0.00ns)   --->   "%p_shl2_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln39, i3 0" [../CCode_grid/md.c:39]   --->   Operation 425 'bitconcatenate' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln39_3 = trunc i63 %add_ln31_1" [../CCode_grid/md.c:39]   --->   Operation 426 'trunc' 'trunc_ln39_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 427 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln39_3, i1 0" [../CCode_grid/md.c:39]   --->   Operation 427 'bitconcatenate' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 428 [1/1] (1.73ns)   --->   "%add_ln39_1 = add i10 %p_shl2_cast, i10 %p_shl3_cast" [../CCode_grid/md.c:39]   --->   Operation 428 'add' 'add_ln39_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 429 [2/2] (3.25ns)   --->   "%q_idx_range = load i6 %n_points_addr_1" [../CCode_grid/md.c:31]   --->   Operation 429 'load' 'q_idx_range' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 430 [1/2] (3.25ns)   --->   "%q_idx_range = load i6 %n_points_addr_1" [../CCode_grid/md.c:31]   --->   Operation 430 'load' 'q_idx_range' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 431 [2/2] (3.25ns)   --->   "%n_points_load = load i6 %n_points_addr" [../CCode_grid/md.c:23]   --->   Operation 431 'load' 'n_points_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 432 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_grid1_x_loop_grid1_y_loop_grid1_z_str"   --->   Operation 432 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 433 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_grid1_y_loop_grid1_z_str"   --->   Operation 433 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 434 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../CCode_grid/md.c:31]   --->   Operation 434 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 435 [1/2] (3.25ns)   --->   "%n_points_load = load i6 %n_points_addr" [../CCode_grid/md.c:23]   --->   Operation 435 'load' 'n_points_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 436 [1/1] (1.58ns)   --->   "%br_ln32 = br void" [../CCode_grid/md.c:32]   --->   Operation 436 'br' 'br_ln32' <Predicate = true> <Delay = 1.58>

State 15 <SV = 14> <Delay = 7.33>
ST_15 : Operation 437 [1/1] (0.00ns)   --->   "%p_idx = phi i32 %add_ln33, void %._crit_edge.loopexit, i32 0, void %.reset13" [../CCode_grid/md.c:33]   --->   Operation 437 'phi' 'p_idx' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 438 [1/1] (2.55ns)   --->   "%add_ln33 = add i32 %p_idx, i32 1" [../CCode_grid/md.c:33]   --->   Operation 438 'add' 'add_ln33' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 439 [1/1] (2.47ns)   --->   "%icmp_ln32 = icmp_eq  i32 %p_idx, i32 %n_points_load" [../CCode_grid/md.c:32]   --->   Operation 439 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %.split3, void %._crit_edge50.loopexit" [../CCode_grid/md.c:32]   --->   Operation 440 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln33_4 = trunc i32 %p_idx" [../CCode_grid/md.c:33]   --->   Operation 441 'trunc' 'trunc_ln33_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 442 [1/1] (1.73ns)   --->   "%add_ln33_2 = add i10 %add_ln33_1, i10 %trunc_ln33_4" [../CCode_grid/md.c:33]   --->   Operation 442 'add' 'add_ln33_2' <Predicate = (!icmp_ln32)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 443 [1/1] (0.00ns)   --->   "%shl_ln34_6 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %p_idx, i5 0" [../CCode_grid/md.c:34]   --->   Operation 443 'bitconcatenate' 'shl_ln34_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln34_6 = zext i37 %shl_ln34_6" [../CCode_grid/md.c:34]   --->   Operation 444 'zext' 'zext_ln34_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 445 [1/1] (0.00ns)   --->   "%shl_ln34_7 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %p_idx, i3 0" [../CCode_grid/md.c:34]   --->   Operation 445 'bitconcatenate' 'shl_ln34_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln34_7 = zext i35 %shl_ln34_7" [../CCode_grid/md.c:34]   --->   Operation 446 'zext' 'zext_ln34_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 447 [1/1] (2.75ns)   --->   "%sub_ln34_3 = sub i38 %zext_ln34_6, i38 %zext_ln34_7" [../CCode_grid/md.c:34]   --->   Operation 447 'sub' 'sub_ln34_3' <Predicate = (!icmp_ln32)> <Delay = 2.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i38 %sub_ln34_3" [../CCode_grid/md.c:34]   --->   Operation 448 'sext' 'sext_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_1 = add i39 %select_ln23_4_cast, i39 %sext_ln34" [../CCode_grid/md.c:34]   --->   Operation 449 'add' 'add_ln34_1' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 450 [1/1] (4.57ns) (root node of TernaryAdder)   --->   "%add_ln34_2 = add i39 %add_ln34_1, i39 %sext_ln34_1" [../CCode_grid/md.c:34]   --->   Operation 450 'add' 'add_ln34_2' <Predicate = (!icmp_ln32)> <Delay = 4.57> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 451 [1/1] (3.52ns)   --->   "%add_ln28 = add i64 %select_ln16_3, i64 1" [../CCode_grid/md.c:28]   --->   Operation 451 'add' 'add_ln28' <Predicate = (icmp_ln32)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 452 [1/1] (5.35ns)   --->   "%add_ln27_1 = add i128 %indvar_flatten, i128 1" [../CCode_grid/md.c:27]   --->   Operation 452 'add' 'add_ln27_1' <Predicate = (icmp_ln32 & !icmp_ln27)> <Delay = 5.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 453 [1/1] (1.92ns)   --->   "%select_ln27_1 = select i1 %icmp_ln27, i128 1, i128 %add_ln27_1" [../CCode_grid/md.c:27]   --->   Operation 453 'select' 'select_ln27_1' <Predicate = (icmp_ln32)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 454 [1/1] (0.00ns)   --->   "%br_ln28 = br void" [../CCode_grid/md.c:28]   --->   Operation 454 'br' 'br_ln28' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 9.17>
ST_16 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln34_2 = sext i39 %add_ln34_2" [../CCode_grid/md.c:34]   --->   Operation 455 'sext' 'sext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln34_12 = zext i64 %sext_ln34_2" [../CCode_grid/md.c:34]   --->   Operation 456 'zext' 'zext_ln34_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 457 [3/3] (9.17ns)   --->   "%mul_ln34 = mul i129 %zext_ln34_12, i129 19676527011956855058" [../CCode_grid/md.c:34]   --->   Operation 457 'mul' 'mul_ln34' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln34_13 = zext i64 %sext_ln34_2" [../CCode_grid/md.c:34]   --->   Operation 458 'zext' 'zext_ln34_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 459 [3/3] (9.17ns)   --->   "%mul_ln34_1 = mul i76 %zext_ln34_13, i76 19676527011956855058" [../CCode_grid/md.c:34]   --->   Operation 459 'mul' 'mul_ln34_1' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln34_14 = zext i64 %sext_ln34_2" [../CCode_grid/md.c:34]   --->   Operation 460 'zext' 'zext_ln34_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 461 [3/3] (9.17ns)   --->   "%mul_ln34_2 = mul i74 %zext_ln34_14, i74 19676527011956855058" [../CCode_grid/md.c:34]   --->   Operation 461 'mul' 'mul_ln34_2' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 462 [3/3] (9.17ns)   --->   "%mul_ln34_3 = mul i129 %zext_ln34_12, i129 24595658764946068822" [../CCode_grid/md.c:34]   --->   Operation 462 'mul' 'mul_ln34_3' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 463 [1/1] (2.83ns)   --->   "%add_ln35 = add i39 %add_ln34_2, i39 8" [../CCode_grid/md.c:35]   --->   Operation 463 'add' 'add_ln35' <Predicate = true> <Delay = 2.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 464 [1/1] (2.83ns)   --->   "%add_ln36 = add i39 %add_ln34_2, i39 16" [../CCode_grid/md.c:36]   --->   Operation 464 'add' 'add_ln36' <Predicate = true> <Delay = 2.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 9.17>
ST_17 : Operation 465 [2/3] (9.17ns)   --->   "%mul_ln34 = mul i129 %zext_ln34_12, i129 19676527011956855058" [../CCode_grid/md.c:34]   --->   Operation 465 'mul' 'mul_ln34' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 466 [2/3] (9.17ns)   --->   "%mul_ln34_1 = mul i76 %zext_ln34_13, i76 19676527011956855058" [../CCode_grid/md.c:34]   --->   Operation 466 'mul' 'mul_ln34_1' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 467 [2/3] (9.17ns)   --->   "%mul_ln34_2 = mul i74 %zext_ln34_14, i74 19676527011956855058" [../CCode_grid/md.c:34]   --->   Operation 467 'mul' 'mul_ln34_2' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 468 [2/3] (9.17ns)   --->   "%mul_ln34_3 = mul i129 %zext_ln34_12, i129 24595658764946068822" [../CCode_grid/md.c:34]   --->   Operation 468 'mul' 'mul_ln34_3' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i39 %add_ln35" [../CCode_grid/md.c:35]   --->   Operation 469 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i64 %sext_ln35" [../CCode_grid/md.c:35]   --->   Operation 470 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 471 [3/3] (9.17ns)   --->   "%mul_ln35 = mul i129 %zext_ln35, i129 19676527011956855058" [../CCode_grid/md.c:35]   --->   Operation 471 'mul' 'mul_ln35' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i64 %sext_ln35" [../CCode_grid/md.c:35]   --->   Operation 472 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 473 [3/3] (9.17ns)   --->   "%mul_ln35_1 = mul i76 %zext_ln35_1, i76 19676527011956855058" [../CCode_grid/md.c:35]   --->   Operation 473 'mul' 'mul_ln35_1' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i64 %sext_ln35" [../CCode_grid/md.c:35]   --->   Operation 474 'zext' 'zext_ln35_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 475 [3/3] (9.17ns)   --->   "%mul_ln35_2 = mul i74 %zext_ln35_2, i74 19676527011956855058" [../CCode_grid/md.c:35]   --->   Operation 475 'mul' 'mul_ln35_2' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i39 %add_ln36" [../CCode_grid/md.c:36]   --->   Operation 476 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i64 %sext_ln36" [../CCode_grid/md.c:36]   --->   Operation 477 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 478 [3/3] (9.17ns)   --->   "%mul_ln36 = mul i129 %zext_ln36, i129 19676527011956855058" [../CCode_grid/md.c:36]   --->   Operation 478 'mul' 'mul_ln36' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i64 %sext_ln36" [../CCode_grid/md.c:36]   --->   Operation 479 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 480 [3/3] (9.17ns)   --->   "%mul_ln36_1 = mul i76 %zext_ln36_1, i76 19676527011956855058" [../CCode_grid/md.c:36]   --->   Operation 480 'mul' 'mul_ln36_1' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i64 %sext_ln36" [../CCode_grid/md.c:36]   --->   Operation 481 'zext' 'zext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 482 [3/3] (9.17ns)   --->   "%mul_ln36_2 = mul i74 %zext_ln36_2, i74 19676527011956855058" [../CCode_grid/md.c:36]   --->   Operation 482 'mul' 'mul_ln36_2' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 9.17>
ST_18 : Operation 483 [1/3] (9.17ns)   --->   "%mul_ln34 = mul i129 %zext_ln34_12, i129 19676527011956855058" [../CCode_grid/md.c:34]   --->   Operation 483 'mul' 'mul_ln34' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 484 [1/3] (9.17ns)   --->   "%mul_ln34_1 = mul i76 %zext_ln34_13, i76 19676527011956855058" [../CCode_grid/md.c:34]   --->   Operation 484 'mul' 'mul_ln34_1' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = partselect i2 @_ssdm_op_PartSelect.i2.i76.i32.i32, i76 %mul_ln34_1, i32 74, i32 75" [../CCode_grid/md.c:34]   --->   Operation 485 'partselect' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 486 [1/3] (9.17ns)   --->   "%mul_ln34_2 = mul i74 %zext_ln34_14, i74 19676527011956855058" [../CCode_grid/md.c:34]   --->   Operation 486 'mul' 'mul_ln34_2' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = partselect i2 @_ssdm_op_PartSelect.i2.i74.i32.i32, i74 %mul_ln34_2, i32 72, i32 73" [../CCode_grid/md.c:34]   --->   Operation 487 'partselect' 'trunc_ln34_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i3 @_ssdm_op_PartSelect.i3.i129.i32.i32, i129 %mul_ln34, i32 76, i32 78" [../CCode_grid/md.c:34]   --->   Operation 488 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i5 @_ssdm_op_PartSelect.i5.i129.i32.i32, i129 %mul_ln34, i32 76, i32 80" [../CCode_grid/md.c:34]   --->   Operation 489 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 490 [1/3] (9.17ns)   --->   "%mul_ln34_3 = mul i129 %zext_ln34_12, i129 24595658764946068822" [../CCode_grid/md.c:34]   --->   Operation 490 'mul' 'mul_ln34_3' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 491 [1/1] (0.00ns)   --->   "%trunc_ln34_3 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln34_3, i32 69, i32 128" [../CCode_grid/md.c:34]   --->   Operation 491 'partselect' 'trunc_ln34_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 492 [2/3] (9.17ns)   --->   "%mul_ln35 = mul i129 %zext_ln35, i129 19676527011956855058" [../CCode_grid/md.c:35]   --->   Operation 492 'mul' 'mul_ln35' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 493 [2/3] (9.17ns)   --->   "%mul_ln35_1 = mul i76 %zext_ln35_1, i76 19676527011956855058" [../CCode_grid/md.c:35]   --->   Operation 493 'mul' 'mul_ln35_1' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 494 [2/3] (9.17ns)   --->   "%mul_ln35_2 = mul i74 %zext_ln35_2, i74 19676527011956855058" [../CCode_grid/md.c:35]   --->   Operation 494 'mul' 'mul_ln35_2' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 495 [2/3] (9.17ns)   --->   "%mul_ln36 = mul i129 %zext_ln36, i129 19676527011956855058" [../CCode_grid/md.c:36]   --->   Operation 495 'mul' 'mul_ln36' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 496 [2/3] (9.17ns)   --->   "%mul_ln36_1 = mul i76 %zext_ln36_1, i76 19676527011956855058" [../CCode_grid/md.c:36]   --->   Operation 496 'mul' 'mul_ln36_1' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 497 [2/3] (9.17ns)   --->   "%mul_ln36_2 = mul i74 %zext_ln36_2, i74 19676527011956855058" [../CCode_grid/md.c:36]   --->   Operation 497 'mul' 'mul_ln36_2' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 9.17>
ST_19 : Operation 498 [64/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 498 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 499 [1/3] (9.17ns)   --->   "%mul_ln35 = mul i129 %zext_ln35, i129 19676527011956855058" [../CCode_grid/md.c:35]   --->   Operation 499 'mul' 'mul_ln35' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 500 [1/3] (9.17ns)   --->   "%mul_ln35_1 = mul i76 %zext_ln35_1, i76 19676527011956855058" [../CCode_grid/md.c:35]   --->   Operation 500 'mul' 'mul_ln35_1' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = partselect i2 @_ssdm_op_PartSelect.i2.i76.i32.i32, i76 %mul_ln35_1, i32 74, i32 75" [../CCode_grid/md.c:35]   --->   Operation 501 'partselect' 'trunc_ln35_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 502 [1/3] (9.17ns)   --->   "%mul_ln35_2 = mul i74 %zext_ln35_2, i74 19676527011956855058" [../CCode_grid/md.c:35]   --->   Operation 502 'mul' 'mul_ln35_2' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln35_2 = partselect i2 @_ssdm_op_PartSelect.i2.i74.i32.i32, i74 %mul_ln35_2, i32 72, i32 73" [../CCode_grid/md.c:35]   --->   Operation 503 'partselect' 'trunc_ln35_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i3 @_ssdm_op_PartSelect.i3.i129.i32.i32, i129 %mul_ln35, i32 76, i32 78" [../CCode_grid/md.c:35]   --->   Operation 504 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i5 @_ssdm_op_PartSelect.i5.i129.i32.i32, i129 %mul_ln35, i32 76, i32 80" [../CCode_grid/md.c:35]   --->   Operation 505 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 506 [1/3] (9.17ns)   --->   "%mul_ln36 = mul i129 %zext_ln36, i129 19676527011956855058" [../CCode_grid/md.c:36]   --->   Operation 506 'mul' 'mul_ln36' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 507 [1/3] (9.17ns)   --->   "%mul_ln36_1 = mul i76 %zext_ln36_1, i76 19676527011956855058" [../CCode_grid/md.c:36]   --->   Operation 507 'mul' 'mul_ln36_1' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln36_1 = partselect i2 @_ssdm_op_PartSelect.i2.i76.i32.i32, i76 %mul_ln36_1, i32 74, i32 75" [../CCode_grid/md.c:36]   --->   Operation 508 'partselect' 'trunc_ln36_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 509 [1/3] (9.17ns)   --->   "%mul_ln36_2 = mul i74 %zext_ln36_2, i74 19676527011956855058" [../CCode_grid/md.c:36]   --->   Operation 509 'mul' 'mul_ln36_2' <Predicate = true> <Delay = 9.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln36_2 = partselect i2 @_ssdm_op_PartSelect.i2.i74.i32.i32, i74 %mul_ln36_2, i32 72, i32 73" [../CCode_grid/md.c:36]   --->   Operation 510 'partselect' 'trunc_ln36_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i3 @_ssdm_op_PartSelect.i3.i129.i32.i32, i129 %mul_ln36, i32 76, i32 78" [../CCode_grid/md.c:36]   --->   Operation 511 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i5 @_ssdm_op_PartSelect.i5.i129.i32.i32, i129 %mul_ln36, i32 76, i32 80" [../CCode_grid/md.c:36]   --->   Operation 512 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 4.93>
ST_20 : Operation 513 [63/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 513 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.93>
ST_21 : Operation 514 [62/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 514 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.93>
ST_22 : Operation 515 [61/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 515 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.93>
ST_23 : Operation 516 [60/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 516 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.93>
ST_24 : Operation 517 [59/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 517 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.93>
ST_25 : Operation 518 [58/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 518 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.93>
ST_26 : Operation 519 [57/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 519 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.93>
ST_27 : Operation 520 [56/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 520 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.93>
ST_28 : Operation 521 [55/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 521 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.93>
ST_29 : Operation 522 [54/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 522 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.93>
ST_30 : Operation 523 [53/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 523 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.93>
ST_31 : Operation 524 [52/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 524 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.93>
ST_32 : Operation 525 [51/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 525 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.93>
ST_33 : Operation 526 [50/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 526 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.93>
ST_34 : Operation 527 [49/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 527 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.93>
ST_35 : Operation 528 [48/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 528 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.93>
ST_36 : Operation 529 [47/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 529 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.93>
ST_37 : Operation 530 [46/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 530 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.93>
ST_38 : Operation 531 [45/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 531 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.93>
ST_39 : Operation 532 [44/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 532 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.93>
ST_40 : Operation 533 [43/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 533 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.93>
ST_41 : Operation 534 [42/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 534 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.93>
ST_42 : Operation 535 [41/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 535 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.93>
ST_43 : Operation 536 [40/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 536 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.93>
ST_44 : Operation 537 [39/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 537 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.93>
ST_45 : Operation 538 [38/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 538 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.93>
ST_46 : Operation 539 [37/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 539 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.93>
ST_47 : Operation 540 [36/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 540 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.93>
ST_48 : Operation 541 [35/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 541 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.93>
ST_49 : Operation 542 [34/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 542 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.93>
ST_50 : Operation 543 [33/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 543 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.93>
ST_51 : Operation 544 [32/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 544 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.93>
ST_52 : Operation 545 [31/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 545 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.93>
ST_53 : Operation 546 [30/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 546 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.93>
ST_54 : Operation 547 [29/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 547 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.93>
ST_55 : Operation 548 [28/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 548 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.93>
ST_56 : Operation 549 [27/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 549 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.93>
ST_57 : Operation 550 [26/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 550 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.93>
ST_58 : Operation 551 [25/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 551 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.93>
ST_59 : Operation 552 [24/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 552 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.93>
ST_60 : Operation 553 [23/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 553 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.93>
ST_61 : Operation 554 [22/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 554 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.93>
ST_62 : Operation 555 [21/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 555 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.93>
ST_63 : Operation 556 [20/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 556 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.93>
ST_64 : Operation 557 [19/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 557 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.93>
ST_65 : Operation 558 [18/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 558 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.93>
ST_66 : Operation 559 [17/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 559 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.93>
ST_67 : Operation 560 [16/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 560 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.93>
ST_68 : Operation 561 [15/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 561 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 4.93>
ST_69 : Operation 562 [14/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 562 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 4.93>
ST_70 : Operation 563 [13/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 563 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 4.93>
ST_71 : Operation 564 [12/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 564 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 4.93>
ST_72 : Operation 565 [11/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 565 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 4.93>
ST_73 : Operation 566 [10/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 566 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 4.93>
ST_74 : Operation 567 [9/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 567 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 4.93>
ST_75 : Operation 568 [8/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 568 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 4.93>
ST_76 : Operation 569 [7/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 569 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 4.93>
ST_77 : Operation 570 [6/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 570 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 4.93>
ST_78 : Operation 571 [5/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 571 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 4.93>
ST_79 : Operation 572 [4/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 572 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 4.93>
ST_80 : Operation 573 [3/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 573 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 4.93>
ST_81 : Operation 574 [2/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 574 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 8.66>
ST_82 : Operation 575 [1/1] (0.00ns)   --->   "%p_shl6_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i2.i2.i3, i3 %tmp_11, i2 %trunc_ln34_1, i2 %trunc_ln34_2, i3 0" [../CCode_grid/md.c:34]   --->   Operation 575 'bitconcatenate' 'p_shl6_cast' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 576 [1/1] (0.00ns)   --->   "%p_shl7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i2.i2.i1, i5 %tmp_12, i2 %trunc_ln34_1, i2 %trunc_ln34_2, i1 0" [../CCode_grid/md.c:34]   --->   Operation 576 'bitconcatenate' 'p_shl7_cast' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34_3 = add i10 %p_shl6_cast, i10 %p_shl7_cast" [../CCode_grid/md.c:34]   --->   Operation 577 'add' 'add_ln34_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_82 : Operation 578 [1/64] (4.93ns)   --->   "%urem_ln34 = urem i60 %trunc_ln34_3, i60 10" [../CCode_grid/md.c:34]   --->   Operation 578 'urem' 'urem_ln34' <Predicate = true> <Delay = 4.93> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 63> <II = 4> <Delay = 4.93> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i4 %urem_ln34" [../CCode_grid/md.c:34]   --->   Operation 579 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln34_15 = zext i4 %trunc_ln34" [../CCode_grid/md.c:34]   --->   Operation 580 'zext' 'zext_ln34_15' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 581 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln34_4 = add i10 %add_ln34_3, i10 %zext_ln34_15" [../CCode_grid/md.c:34]   --->   Operation 581 'add' 'add_ln34_4' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_82 : Operation 582 [1/1] (0.00ns)   --->   "%p_shl8_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i2.i2.i3, i3 %tmp_13, i2 %trunc_ln35_1, i2 %trunc_ln35_2, i3 0" [../CCode_grid/md.c:35]   --->   Operation 582 'bitconcatenate' 'p_shl8_cast' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 583 [1/1] (0.00ns)   --->   "%p_shl9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i2.i2.i1, i5 %tmp_14, i2 %trunc_ln35_1, i2 %trunc_ln35_2, i1 0" [../CCode_grid/md.c:35]   --->   Operation 583 'bitconcatenate' 'p_shl9_cast' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 584 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_1 = add i10 %p_shl8_cast, i10 %p_shl9_cast" [../CCode_grid/md.c:35]   --->   Operation 584 'add' 'add_ln35_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_82 : Operation 585 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln35_2 = add i10 %add_ln35_1, i10 %zext_ln34_15" [../CCode_grid/md.c:35]   --->   Operation 585 'add' 'add_ln35_2' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_82 : Operation 586 [1/1] (0.00ns)   --->   "%p_shl4_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i2.i2.i3, i3 %tmp_15, i2 %trunc_ln36_1, i2 %trunc_ln36_2, i3 0" [../CCode_grid/md.c:36]   --->   Operation 586 'bitconcatenate' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 587 [1/1] (0.00ns)   --->   "%p_shl5_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i2.i2.i1, i5 %tmp_16, i2 %trunc_ln36_1, i2 %trunc_ln36_2, i1 0" [../CCode_grid/md.c:36]   --->   Operation 587 'bitconcatenate' 'p_shl5_cast' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 588 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_1 = add i10 %p_shl4_cast, i10 %p_shl5_cast" [../CCode_grid/md.c:36]   --->   Operation 588 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_82 : Operation 589 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_2 = add i10 %add_ln36_1, i10 %zext_ln34_15" [../CCode_grid/md.c:36]   --->   Operation 589 'add' 'add_ln36_2' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 83 <SV = 82> <Delay = 3.25>
ST_83 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln34_16 = zext i10 %add_ln34_4" [../CCode_grid/md.c:34]   --->   Operation 590 'zext' 'zext_ln34_16' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 591 [1/1] (0.00ns)   --->   "%force_addr = getelementptr i192 %force_r, i64 0, i64 %zext_ln34_16" [../CCode_grid/md.c:34]   --->   Operation 591 'getelementptr' 'force_addr' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 592 [2/2] (3.25ns)   --->   "%force_load = load i10 %force_addr" [../CCode_grid/md.c:34]   --->   Operation 592 'load' 'force_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 192> <Depth = 640> <RAM>

State 84 <SV = 83> <Delay = 3.25>
ST_84 : Operation 593 [1/2] (3.25ns)   --->   "%force_load = load i10 %force_addr" [../CCode_grid/md.c:34]   --->   Operation 593 'load' 'force_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 192> <Depth = 640> <RAM>
ST_84 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln34_4 = trunc i192 %force_load" [../CCode_grid/md.c:34]   --->   Operation 594 'trunc' 'trunc_ln34_4' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i10 %add_ln35_2" [../CCode_grid/md.c:35]   --->   Operation 595 'zext' 'zext_ln35_3' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 596 [1/1] (0.00ns)   --->   "%force_addr_1 = getelementptr i192 %force_r, i64 0, i64 %zext_ln35_3" [../CCode_grid/md.c:35]   --->   Operation 596 'getelementptr' 'force_addr_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 597 [2/2] (3.25ns)   --->   "%force_load_1 = load i10 %force_addr_1" [../CCode_grid/md.c:35]   --->   Operation 597 'load' 'force_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 192> <Depth = 640> <RAM>

State 85 <SV = 84> <Delay = 3.25>
ST_85 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i10 %add_ln33_2" [../CCode_grid/md.c:33]   --->   Operation 598 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 599 [1/1] (0.00ns)   --->   "%position_addr = getelementptr i192 %position, i64 0, i64 %zext_ln33" [../CCode_grid/md.c:33]   --->   Operation 599 'getelementptr' 'position_addr' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 600 [2/2] (3.25ns)   --->   "%position_load = load i10 %position_addr" [../CCode_grid/md.c:33]   --->   Operation 600 'load' 'position_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 192> <Depth = 640> <RAM>
ST_85 : Operation 601 [1/2] (3.25ns)   --->   "%force_load_1 = load i10 %force_addr_1" [../CCode_grid/md.c:35]   --->   Operation 601 'load' 'force_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 192> <Depth = 640> <RAM>
ST_85 : Operation 602 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i64 @_ssdm_op_PartSelect.i64.i192.i32.i32, i192 %force_load_1, i32 64, i32 127" [../CCode_grid/md.c:35]   --->   Operation 602 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i10 %add_ln36_2" [../CCode_grid/md.c:36]   --->   Operation 603 'zext' 'zext_ln36_3' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 604 [1/1] (0.00ns)   --->   "%force_addr_2 = getelementptr i192 %force_r, i64 0, i64 %zext_ln36_3" [../CCode_grid/md.c:36]   --->   Operation 604 'getelementptr' 'force_addr_2' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 605 [2/2] (3.25ns)   --->   "%force_load_2 = load i10 %force_addr_2" [../CCode_grid/md.c:36]   --->   Operation 605 'load' 'force_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 192> <Depth = 640> <RAM>

State 86 <SV = 85> <Delay = 6.14>
ST_86 : Operation 606 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../CCode_grid/md.c:18]   --->   Operation 606 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 607 [1/2] (3.25ns)   --->   "%position_load = load i10 %position_addr" [../CCode_grid/md.c:33]   --->   Operation 607 'load' 'position_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 192> <Depth = 640> <RAM>
ST_86 : Operation 608 [1/1] (0.00ns)   --->   "%trunc_ln33_5 = trunc i192 %position_load" [../CCode_grid/md.c:33]   --->   Operation 608 'trunc' 'trunc_ln33_5' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 609 [1/1] (0.00ns)   --->   "%p_x = bitcast i64 %trunc_ln33_5" [../CCode_grid/md.c:33]   --->   Operation 609 'bitcast' 'p_x' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 610 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = partselect i64 @_ssdm_op_PartSelect.i64.i192.i32.i32, i192 %position_load, i32 64, i32 127" [../CCode_grid/md.c:33]   --->   Operation 610 'partselect' 'trunc_ln33_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 611 [1/1] (0.00ns)   --->   "%p_y = bitcast i64 %trunc_ln33_1" [../CCode_grid/md.c:33]   --->   Operation 611 'bitcast' 'p_y' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 612 [1/1] (0.00ns)   --->   "%trunc_ln33_2 = partselect i64 @_ssdm_op_PartSelect.i64.i192.i32.i32, i192 %position_load, i32 128, i32 191" [../CCode_grid/md.c:33]   --->   Operation 612 'partselect' 'trunc_ln33_2' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 613 [1/1] (0.00ns)   --->   "%p_z = bitcast i64 %trunc_ln33_2" [../CCode_grid/md.c:33]   --->   Operation 613 'bitcast' 'p_z' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 614 [1/1] (0.00ns)   --->   "%sum_x = bitcast i64 %trunc_ln34_4" [../CCode_grid/md.c:34]   --->   Operation 614 'bitcast' 'sum_x' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 615 [1/1] (0.00ns)   --->   "%sum_y = bitcast i64 %trunc_ln5" [../CCode_grid/md.c:35]   --->   Operation 615 'bitcast' 'sum_y' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 616 [1/2] (3.25ns)   --->   "%force_load_2 = load i10 %force_addr_2" [../CCode_grid/md.c:36]   --->   Operation 616 'load' 'force_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 192> <Depth = 640> <RAM>
ST_86 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i64 @_ssdm_op_PartSelect.i64.i192.i32.i32, i192 %force_load_2, i32 128, i32 191" [../CCode_grid/md.c:36]   --->   Operation 617 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 618 [1/1] (0.00ns)   --->   "%sum_z = bitcast i64 %trunc_ln6" [../CCode_grid/md.c:36]   --->   Operation 618 'bitcast' 'sum_z' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 619 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i192 %position_load" [../CCode_grid/md.c:42]   --->   Operation 619 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 620 [1/1] (2.89ns)   --->   "%icmp_ln42_3 = icmp_eq  i52 %trunc_ln42, i52 0" [../CCode_grid/md.c:42]   --->   Operation 620 'icmp' 'icmp_ln42_3' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 621 [1/1] (0.00ns)   --->   "%trunc_ln42_3 = partselect i52 @_ssdm_op_PartSelect.i52.i192.i32.i32, i192 %position_load, i32 64, i32 115" [../CCode_grid/md.c:42]   --->   Operation 621 'partselect' 'trunc_ln42_3' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 622 [1/1] (2.89ns)   --->   "%icmp_ln42_7 = icmp_eq  i52 %trunc_ln42_3, i52 0" [../CCode_grid/md.c:42]   --->   Operation 622 'icmp' 'icmp_ln42_7' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 623 [1/1] (0.00ns)   --->   "%trunc_ln42_5 = partselect i52 @_ssdm_op_PartSelect.i52.i192.i32.i32, i192 %position_load, i32 128, i32 179" [../CCode_grid/md.c:42]   --->   Operation 623 'partselect' 'trunc_ln42_5' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 624 [1/1] (2.89ns)   --->   "%icmp_ln42_11 = icmp_eq  i52 %trunc_ln42_5, i52 0" [../CCode_grid/md.c:42]   --->   Operation 624 'icmp' 'icmp_ln42_11' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 625 [1/1] (1.58ns)   --->   "%br_ln38 = br void" [../CCode_grid/md.c:38]   --->   Operation 625 'br' 'br_ln38' <Predicate = true> <Delay = 1.58>

State 87 <SV = 86> <Delay = 4.98>
ST_87 : Operation 626 [1/1] (0.00ns)   --->   "%q_idx = phi i32 0, void %.split3, i32 %add_ln39, void %.split._crit_edge" [../CCode_grid/md.c:39]   --->   Operation 626 'phi' 'q_idx' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 627 [1/1] (2.47ns)   --->   "%icmp_ln38 = icmp_eq  i32 %q_idx, i32 %q_idx_range" [../CCode_grid/md.c:38]   --->   Operation 627 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 628 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split, void %._crit_edge.loopexit" [../CCode_grid/md.c:38]   --->   Operation 628 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 629 [1/1] (0.00ns)   --->   "%trunc_ln39_4 = trunc i32 %q_idx" [../CCode_grid/md.c:39]   --->   Operation 629 'trunc' 'trunc_ln39_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_87 : Operation 630 [1/1] (1.73ns)   --->   "%add_ln39_2 = add i10 %add_ln39_1, i10 %trunc_ln39_4" [../CCode_grid/md.c:39]   --->   Operation 630 'add' 'add_ln39_2' <Predicate = (!icmp_ln38)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i10 %add_ln39_2" [../CCode_grid/md.c:39]   --->   Operation 631 'zext' 'zext_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_87 : Operation 632 [1/1] (0.00ns)   --->   "%position_addr_1 = getelementptr i192 %position, i64 0, i64 %zext_ln39" [../CCode_grid/md.c:39]   --->   Operation 632 'getelementptr' 'position_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_87 : Operation 633 [2/2] (3.25ns)   --->   "%position_load_1 = load i10 %position_addr_1" [../CCode_grid/md.c:39]   --->   Operation 633 'load' 'position_load_1' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 192> <Depth = 640> <RAM>
ST_87 : Operation 634 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i192.i32.i32, i192 %position_load, i32 52, i32 62" [../CCode_grid/md.c:42]   --->   Operation 634 'partselect' 'tmp_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_87 : Operation 635 [1/1] (1.88ns)   --->   "%icmp_ln42_2 = icmp_ne  i11 %tmp_1, i11 2047" [../CCode_grid/md.c:42]   --->   Operation 635 'icmp' 'icmp_ln42_2' <Predicate = (!icmp_ln38)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i192.i32.i32, i192 %position_load, i32 116, i32 126" [../CCode_grid/md.c:42]   --->   Operation 636 'partselect' 'tmp_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_87 : Operation 637 [1/1] (1.88ns)   --->   "%icmp_ln42_6 = icmp_ne  i11 %tmp_4, i11 2047" [../CCode_grid/md.c:42]   --->   Operation 637 'icmp' 'icmp_ln42_6' <Predicate = (!icmp_ln38)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i192.i32.i32, i192 %position_load, i32 180, i32 190" [../CCode_grid/md.c:42]   --->   Operation 638 'partselect' 'tmp_7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_87 : Operation 639 [1/1] (1.88ns)   --->   "%icmp_ln42_10 = icmp_ne  i11 %tmp_7, i11 2047" [../CCode_grid/md.c:42]   --->   Operation 639 'icmp' 'icmp_ln42_10' <Predicate = (!icmp_ln38)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 8.71>
ST_88 : Operation 640 [1/2] (3.25ns)   --->   "%position_load_1 = load i10 %position_addr_1" [../CCode_grid/md.c:39]   --->   Operation 640 'load' 'position_load_1' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 192> <Depth = 640> <RAM>
ST_88 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln39_5 = trunc i192 %position_load_1" [../CCode_grid/md.c:39]   --->   Operation 641 'trunc' 'trunc_ln39_5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_88 : Operation 642 [1/1] (0.00ns)   --->   "%q_x = bitcast i64 %trunc_ln39_5" [../CCode_grid/md.c:39]   --->   Operation 642 'bitcast' 'q_x' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_88 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln39_1 = partselect i64 @_ssdm_op_PartSelect.i64.i192.i32.i32, i192 %position_load_1, i32 64, i32 127" [../CCode_grid/md.c:39]   --->   Operation 643 'partselect' 'trunc_ln39_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_88 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln39_2 = partselect i64 @_ssdm_op_PartSelect.i64.i192.i32.i32, i192 %position_load_1, i32 128, i32 191" [../CCode_grid/md.c:39]   --->   Operation 644 'partselect' 'trunc_ln39_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_88 : Operation 645 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i192.i32.i32, i192 %position_load_1, i32 52, i32 62" [../CCode_grid/md.c:42]   --->   Operation 645 'partselect' 'tmp' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_88 : Operation 646 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i192 %position_load_1" [../CCode_grid/md.c:42]   --->   Operation 646 'trunc' 'trunc_ln42_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_88 : Operation 647 [1/1] (1.88ns)   --->   "%icmp_ln42 = icmp_ne  i11 %tmp, i11 2047" [../CCode_grid/md.c:42]   --->   Operation 647 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 648 [1/1] (2.89ns)   --->   "%icmp_ln42_1 = icmp_eq  i52 %trunc_ln42_1, i52 0" [../CCode_grid/md.c:42]   --->   Operation 648 'icmp' 'icmp_ln42_1' <Predicate = (!icmp_ln38)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 649 [2/2] (5.46ns)   --->   "%tmp_2 = fcmp_oeq  i64 %q_x, i64 %p_x" [../CCode_grid/md.c:42]   --->   Operation 649 'dcmp' 'tmp_2' <Predicate = (!icmp_ln38)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i192.i32.i32, i192 %position_load_1, i32 116, i32 126" [../CCode_grid/md.c:42]   --->   Operation 650 'partselect' 'tmp_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_88 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = partselect i52 @_ssdm_op_PartSelect.i52.i192.i32.i32, i192 %position_load_1, i32 64, i32 115" [../CCode_grid/md.c:42]   --->   Operation 651 'partselect' 'trunc_ln42_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_88 : Operation 652 [1/1] (1.88ns)   --->   "%icmp_ln42_4 = icmp_ne  i11 %tmp_3, i11 2047" [../CCode_grid/md.c:42]   --->   Operation 652 'icmp' 'icmp_ln42_4' <Predicate = (!icmp_ln38)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 653 [1/1] (2.89ns)   --->   "%icmp_ln42_5 = icmp_eq  i52 %trunc_ln42_2, i52 0" [../CCode_grid/md.c:42]   --->   Operation 653 'icmp' 'icmp_ln42_5' <Predicate = (!icmp_ln38)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i192.i32.i32, i192 %position_load_1, i32 180, i32 190" [../CCode_grid/md.c:42]   --->   Operation 654 'partselect' 'tmp_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_88 : Operation 655 [1/1] (0.00ns)   --->   "%trunc_ln42_4 = partselect i52 @_ssdm_op_PartSelect.i52.i192.i32.i32, i192 %position_load_1, i32 128, i32 179" [../CCode_grid/md.c:42]   --->   Operation 655 'partselect' 'trunc_ln42_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_88 : Operation 656 [1/1] (1.88ns)   --->   "%icmp_ln42_8 = icmp_ne  i11 %tmp_6, i11 2047" [../CCode_grid/md.c:42]   --->   Operation 656 'icmp' 'icmp_ln42_8' <Predicate = (!icmp_ln38)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 657 [1/1] (2.89ns)   --->   "%icmp_ln42_9 = icmp_eq  i52 %trunc_ln42_4, i52 0" [../CCode_grid/md.c:42]   --->   Operation 657 'icmp' 'icmp_ln42_9' <Predicate = (!icmp_ln38)> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 5.46>
ST_89 : Operation 658 [1/1] (0.00ns)   --->   "%q_y = bitcast i64 %trunc_ln39_1" [../CCode_grid/md.c:39]   --->   Operation 658 'bitcast' 'q_y' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_89 : Operation 659 [1/2] (5.46ns)   --->   "%tmp_2 = fcmp_oeq  i64 %q_x, i64 %p_x" [../CCode_grid/md.c:42]   --->   Operation 659 'dcmp' 'tmp_2' <Predicate = (!icmp_ln38)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 660 [2/2] (5.46ns)   --->   "%tmp_5 = fcmp_oeq  i64 %q_y, i64 %p_y" [../CCode_grid/md.c:42]   --->   Operation 660 'dcmp' 'tmp_5' <Predicate = (!icmp_ln38)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 5.46>
ST_90 : Operation 661 [1/1] (0.00ns)   --->   "%q_z = bitcast i64 %trunc_ln39_2" [../CCode_grid/md.c:39]   --->   Operation 661 'bitcast' 'q_z' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_90 : Operation 662 [1/2] (5.46ns)   --->   "%tmp_5 = fcmp_oeq  i64 %q_y, i64 %p_y" [../CCode_grid/md.c:42]   --->   Operation 662 'dcmp' 'tmp_5' <Predicate = (!icmp_ln38)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 663 [2/2] (5.46ns)   --->   "%tmp_8 = fcmp_oeq  i64 %q_z, i64 %p_z" [../CCode_grid/md.c:42]   --->   Operation 663 'dcmp' 'tmp_8' <Predicate = (!icmp_ln38)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 8.39>
ST_91 : Operation 664 [1/1] (2.55ns)   --->   "%add_ln39 = add i32 %q_idx, i32 1" [../CCode_grid/md.c:39]   --->   Operation 664 'add' 'add_ln39' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_7)   --->   "%or_ln42 = or i1 %icmp_ln42_1, i1 %icmp_ln42" [../CCode_grid/md.c:42]   --->   Operation 665 'or' 'or_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_7)   --->   "%or_ln42_1 = or i1 %icmp_ln42_3, i1 %icmp_ln42_2" [../CCode_grid/md.c:42]   --->   Operation 666 'or' 'or_ln42_1' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_7)   --->   "%and_ln42 = and i1 %or_ln42, i1 %or_ln42_1" [../CCode_grid/md.c:42]   --->   Operation 667 'and' 'and_ln42' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_7)   --->   "%and_ln42_1 = and i1 %and_ln42, i1 %tmp_2" [../CCode_grid/md.c:42]   --->   Operation 668 'and' 'and_ln42_1' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_6)   --->   "%or_ln42_2 = or i1 %icmp_ln42_5, i1 %icmp_ln42_4" [../CCode_grid/md.c:42]   --->   Operation 669 'or' 'or_ln42_2' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_6)   --->   "%or_ln42_3 = or i1 %icmp_ln42_7, i1 %icmp_ln42_6" [../CCode_grid/md.c:42]   --->   Operation 670 'or' 'or_ln42_3' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_6)   --->   "%and_ln42_2 = and i1 %or_ln42_2, i1 %or_ln42_3" [../CCode_grid/md.c:42]   --->   Operation 671 'and' 'and_ln42_2' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_6)   --->   "%and_ln42_3 = and i1 %and_ln42_2, i1 %tmp_5" [../CCode_grid/md.c:42]   --->   Operation 672 'and' 'and_ln42_3' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_5)   --->   "%or_ln42_4 = or i1 %icmp_ln42_9, i1 %icmp_ln42_8" [../CCode_grid/md.c:42]   --->   Operation 673 'or' 'or_ln42_4' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_5)   --->   "%or_ln42_5 = or i1 %icmp_ln42_11, i1 %icmp_ln42_10" [../CCode_grid/md.c:42]   --->   Operation 674 'or' 'or_ln42_5' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_5)   --->   "%and_ln42_4 = and i1 %or_ln42_4, i1 %or_ln42_5" [../CCode_grid/md.c:42]   --->   Operation 675 'and' 'and_ln42_4' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 676 [1/2] (5.46ns)   --->   "%tmp_8 = fcmp_oeq  i64 %q_z, i64 %p_z" [../CCode_grid/md.c:42]   --->   Operation 676 'dcmp' 'tmp_8' <Predicate = (!icmp_ln38)> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 677 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln42_5 = and i1 %and_ln42_4, i1 %tmp_8" [../CCode_grid/md.c:42]   --->   Operation 677 'and' 'and_ln42_5' <Predicate = (!icmp_ln38)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 678 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln42_6 = and i1 %and_ln42_3, i1 %and_ln42_5" [../CCode_grid/md.c:42]   --->   Operation 678 'and' 'and_ln42_6' <Predicate = (!icmp_ln38)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 679 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln42_7 = and i1 %and_ln42_6, i1 %and_ln42_1" [../CCode_grid/md.c:42]   --->   Operation 679 'and' 'and_ln42_7' <Predicate = (!icmp_ln38)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 680 [5/5] (8.23ns)   --->   "%dx = dsub i64 %p_x, i64 %q_x" [../CCode_grid/md.c:44]   --->   Operation 680 'dsub' 'dx' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 681 [5/5] (8.23ns)   --->   "%dy = dsub i64 %p_y, i64 %q_y" [../CCode_grid/md.c:45]   --->   Operation 681 'dsub' 'dy' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 682 [5/5] (8.23ns)   --->   "%dz = dsub i64 %p_z, i64 %q_z" [../CCode_grid/md.c:46]   --->   Operation 682 'dsub' 'dz' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 8.23>
ST_92 : Operation 683 [4/5] (8.23ns)   --->   "%dx = dsub i64 %p_x, i64 %q_x" [../CCode_grid/md.c:44]   --->   Operation 683 'dsub' 'dx' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 684 [4/5] (8.23ns)   --->   "%dy = dsub i64 %p_y, i64 %q_y" [../CCode_grid/md.c:45]   --->   Operation 684 'dsub' 'dy' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 685 [4/5] (8.23ns)   --->   "%dz = dsub i64 %p_z, i64 %q_z" [../CCode_grid/md.c:46]   --->   Operation 685 'dsub' 'dz' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 8.23>
ST_93 : Operation 686 [3/5] (8.23ns)   --->   "%dx = dsub i64 %p_x, i64 %q_x" [../CCode_grid/md.c:44]   --->   Operation 686 'dsub' 'dx' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 687 [3/5] (8.23ns)   --->   "%dy = dsub i64 %p_y, i64 %q_y" [../CCode_grid/md.c:45]   --->   Operation 687 'dsub' 'dy' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 688 [3/5] (8.23ns)   --->   "%dz = dsub i64 %p_z, i64 %q_z" [../CCode_grid/md.c:46]   --->   Operation 688 'dsub' 'dz' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 8.23>
ST_94 : Operation 689 [2/5] (8.23ns)   --->   "%dx = dsub i64 %p_x, i64 %q_x" [../CCode_grid/md.c:44]   --->   Operation 689 'dsub' 'dx' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 690 [2/5] (8.23ns)   --->   "%dy = dsub i64 %p_y, i64 %q_y" [../CCode_grid/md.c:45]   --->   Operation 690 'dsub' 'dy' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 691 [2/5] (8.23ns)   --->   "%dz = dsub i64 %p_z, i64 %q_z" [../CCode_grid/md.c:46]   --->   Operation 691 'dsub' 'dz' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 8.23>
ST_95 : Operation 692 [1/5] (8.23ns)   --->   "%dx = dsub i64 %p_x, i64 %q_x" [../CCode_grid/md.c:44]   --->   Operation 692 'dsub' 'dx' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 693 [1/5] (8.23ns)   --->   "%dy = dsub i64 %p_y, i64 %q_y" [../CCode_grid/md.c:45]   --->   Operation 693 'dsub' 'dy' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 694 [1/5] (8.23ns)   --->   "%dz = dsub i64 %p_z, i64 %q_z" [../CCode_grid/md.c:46]   --->   Operation 694 'dsub' 'dz' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.78>
ST_96 : Operation 695 [6/6] (7.78ns)   --->   "%mul = dmul i64 %dx, i64 %dx" [../CCode_grid/md.c:47]   --->   Operation 695 'dmul' 'mul' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 696 [6/6] (7.78ns)   --->   "%mul1 = dmul i64 %dy, i64 %dy" [../CCode_grid/md.c:47]   --->   Operation 696 'dmul' 'mul1' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 697 [6/6] (7.78ns)   --->   "%mul2 = dmul i64 %dz, i64 %dz" [../CCode_grid/md.c:47]   --->   Operation 697 'dmul' 'mul2' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.78>
ST_97 : Operation 698 [5/6] (7.78ns)   --->   "%mul = dmul i64 %dx, i64 %dx" [../CCode_grid/md.c:47]   --->   Operation 698 'dmul' 'mul' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 699 [5/6] (7.78ns)   --->   "%mul1 = dmul i64 %dy, i64 %dy" [../CCode_grid/md.c:47]   --->   Operation 699 'dmul' 'mul1' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 700 [5/6] (7.78ns)   --->   "%mul2 = dmul i64 %dz, i64 %dz" [../CCode_grid/md.c:47]   --->   Operation 700 'dmul' 'mul2' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.78>
ST_98 : Operation 701 [4/6] (7.78ns)   --->   "%mul = dmul i64 %dx, i64 %dx" [../CCode_grid/md.c:47]   --->   Operation 701 'dmul' 'mul' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 702 [4/6] (7.78ns)   --->   "%mul1 = dmul i64 %dy, i64 %dy" [../CCode_grid/md.c:47]   --->   Operation 702 'dmul' 'mul1' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 703 [4/6] (7.78ns)   --->   "%mul2 = dmul i64 %dz, i64 %dz" [../CCode_grid/md.c:47]   --->   Operation 703 'dmul' 'mul2' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.78>
ST_99 : Operation 704 [3/6] (7.78ns)   --->   "%mul = dmul i64 %dx, i64 %dx" [../CCode_grid/md.c:47]   --->   Operation 704 'dmul' 'mul' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 705 [3/6] (7.78ns)   --->   "%mul1 = dmul i64 %dy, i64 %dy" [../CCode_grid/md.c:47]   --->   Operation 705 'dmul' 'mul1' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 706 [3/6] (7.78ns)   --->   "%mul2 = dmul i64 %dz, i64 %dz" [../CCode_grid/md.c:47]   --->   Operation 706 'dmul' 'mul2' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.78>
ST_100 : Operation 707 [2/6] (7.78ns)   --->   "%mul = dmul i64 %dx, i64 %dx" [../CCode_grid/md.c:47]   --->   Operation 707 'dmul' 'mul' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 708 [2/6] (7.78ns)   --->   "%mul1 = dmul i64 %dy, i64 %dy" [../CCode_grid/md.c:47]   --->   Operation 708 'dmul' 'mul1' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 709 [2/6] (7.78ns)   --->   "%mul2 = dmul i64 %dz, i64 %dz" [../CCode_grid/md.c:47]   --->   Operation 709 'dmul' 'mul2' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.78>
ST_101 : Operation 710 [1/6] (7.78ns)   --->   "%mul = dmul i64 %dx, i64 %dx" [../CCode_grid/md.c:47]   --->   Operation 710 'dmul' 'mul' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 711 [1/6] (7.78ns)   --->   "%mul1 = dmul i64 %dy, i64 %dy" [../CCode_grid/md.c:47]   --->   Operation 711 'dmul' 'mul1' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 712 [1/6] (7.78ns)   --->   "%mul2 = dmul i64 %dz, i64 %dz" [../CCode_grid/md.c:47]   --->   Operation 712 'dmul' 'mul2' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 8.23>
ST_102 : Operation 713 [5/5] (8.23ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [../CCode_grid/md.c:47]   --->   Operation 713 'dadd' 'add' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 8.23>
ST_103 : Operation 714 [4/5] (8.23ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [../CCode_grid/md.c:47]   --->   Operation 714 'dadd' 'add' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 8.23>
ST_104 : Operation 715 [3/5] (8.23ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [../CCode_grid/md.c:47]   --->   Operation 715 'dadd' 'add' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 8.23>
ST_105 : Operation 716 [2/5] (8.23ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [../CCode_grid/md.c:47]   --->   Operation 716 'dadd' 'add' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 8.23>
ST_106 : Operation 717 [1/5] (8.23ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [../CCode_grid/md.c:47]   --->   Operation 717 'dadd' 'add' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 8.23>
ST_107 : Operation 718 [5/5] (8.23ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [../CCode_grid/md.c:47]   --->   Operation 718 'dadd' 'add1' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 8.23>
ST_108 : Operation 719 [4/5] (8.23ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [../CCode_grid/md.c:47]   --->   Operation 719 'dadd' 'add1' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 8.23>
ST_109 : Operation 720 [3/5] (8.23ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [../CCode_grid/md.c:47]   --->   Operation 720 'dadd' 'add1' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 8.23>
ST_110 : Operation 721 [2/5] (8.23ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [../CCode_grid/md.c:47]   --->   Operation 721 'dadd' 'add1' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 8.23>
ST_111 : Operation 722 [1/5] (8.23ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [../CCode_grid/md.c:47]   --->   Operation 722 'dadd' 'add1' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 8.62>
ST_112 : Operation 723 [31/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 723 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 8.62>
ST_113 : Operation 724 [30/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 724 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 8.62>
ST_114 : Operation 725 [29/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 725 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 8.62>
ST_115 : Operation 726 [28/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 726 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 8.62>
ST_116 : Operation 727 [27/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 727 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 8.62>
ST_117 : Operation 728 [26/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 728 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 8.62>
ST_118 : Operation 729 [25/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 729 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 8.62>
ST_119 : Operation 730 [24/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 730 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 8.62>
ST_120 : Operation 731 [23/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 731 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 8.62>
ST_121 : Operation 732 [22/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 732 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 8.62>
ST_122 : Operation 733 [21/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 733 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 8.62>
ST_123 : Operation 734 [20/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 734 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 8.62>
ST_124 : Operation 735 [19/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 735 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 8.62>
ST_125 : Operation 736 [18/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 736 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 8.62>
ST_126 : Operation 737 [17/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 737 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 8.62>
ST_127 : Operation 738 [16/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 738 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 8.62>
ST_128 : Operation 739 [15/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 739 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 8.62>
ST_129 : Operation 740 [14/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 740 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 8.62>
ST_130 : Operation 741 [13/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 741 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 8.62>
ST_131 : Operation 742 [12/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 742 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 8.62>
ST_132 : Operation 743 [11/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 743 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 8.62>
ST_133 : Operation 744 [10/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 744 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 8.62>
ST_134 : Operation 745 [9/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 745 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 8.62>
ST_135 : Operation 746 [8/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 746 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 8.62>
ST_136 : Operation 747 [7/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 747 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 8.62>
ST_137 : Operation 748 [6/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 748 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 8.62>
ST_138 : Operation 749 [5/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 749 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 8.62>
ST_139 : Operation 750 [4/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 750 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 8.62>
ST_140 : Operation 751 [3/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 751 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 8.62>
ST_141 : Operation 752 [2/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 752 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 8.62>
ST_142 : Operation 753 [1/31] (8.62ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [../CCode_grid/md.c:47]   --->   Operation 753 'ddiv' 'r2inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 7.78>
ST_143 : Operation 754 [6/6] (7.78ns)   --->   "%mul3 = dmul i64 %r2inv, i64 %r2inv" [../CCode_grid/md.c:48]   --->   Operation 754 'dmul' 'mul3' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.78>
ST_144 : Operation 755 [5/6] (7.78ns)   --->   "%mul3 = dmul i64 %r2inv, i64 %r2inv" [../CCode_grid/md.c:48]   --->   Operation 755 'dmul' 'mul3' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.78>
ST_145 : Operation 756 [4/6] (7.78ns)   --->   "%mul3 = dmul i64 %r2inv, i64 %r2inv" [../CCode_grid/md.c:48]   --->   Operation 756 'dmul' 'mul3' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 7.78>
ST_146 : Operation 757 [3/6] (7.78ns)   --->   "%mul3 = dmul i64 %r2inv, i64 %r2inv" [../CCode_grid/md.c:48]   --->   Operation 757 'dmul' 'mul3' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 7.78>
ST_147 : Operation 758 [2/6] (7.78ns)   --->   "%mul3 = dmul i64 %r2inv, i64 %r2inv" [../CCode_grid/md.c:48]   --->   Operation 758 'dmul' 'mul3' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 7.78>
ST_148 : Operation 759 [1/6] (7.78ns)   --->   "%mul3 = dmul i64 %r2inv, i64 %r2inv" [../CCode_grid/md.c:48]   --->   Operation 759 'dmul' 'mul3' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 7.78>
ST_149 : Operation 760 [6/6] (7.78ns)   --->   "%r6inv = dmul i64 %mul3, i64 %r2inv" [../CCode_grid/md.c:48]   --->   Operation 760 'dmul' 'r6inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 7.78>
ST_150 : Operation 761 [5/6] (7.78ns)   --->   "%r6inv = dmul i64 %mul3, i64 %r2inv" [../CCode_grid/md.c:48]   --->   Operation 761 'dmul' 'r6inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 7.78>
ST_151 : Operation 762 [4/6] (7.78ns)   --->   "%r6inv = dmul i64 %mul3, i64 %r2inv" [../CCode_grid/md.c:48]   --->   Operation 762 'dmul' 'r6inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 7.78>
ST_152 : Operation 763 [3/6] (7.78ns)   --->   "%r6inv = dmul i64 %mul3, i64 %r2inv" [../CCode_grid/md.c:48]   --->   Operation 763 'dmul' 'r6inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 7.78>
ST_153 : Operation 764 [2/6] (7.78ns)   --->   "%r6inv = dmul i64 %mul3, i64 %r2inv" [../CCode_grid/md.c:48]   --->   Operation 764 'dmul' 'r6inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 7.78>
ST_154 : Operation 765 [1/6] (7.78ns)   --->   "%r6inv = dmul i64 %mul3, i64 %r2inv" [../CCode_grid/md.c:48]   --->   Operation 765 'dmul' 'r6inv' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 7.78>
ST_155 : Operation 766 [6/6] (7.78ns)   --->   "%mul5 = dmul i64 %r6inv, i64 1.5" [../CCode_grid/md.c:49]   --->   Operation 766 'dmul' 'mul5' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.78>
ST_156 : Operation 767 [5/6] (7.78ns)   --->   "%mul5 = dmul i64 %r6inv, i64 1.5" [../CCode_grid/md.c:49]   --->   Operation 767 'dmul' 'mul5' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.78>
ST_157 : Operation 768 [4/6] (7.78ns)   --->   "%mul5 = dmul i64 %r6inv, i64 1.5" [../CCode_grid/md.c:49]   --->   Operation 768 'dmul' 'mul5' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 7.78>
ST_158 : Operation 769 [3/6] (7.78ns)   --->   "%mul5 = dmul i64 %r6inv, i64 1.5" [../CCode_grid/md.c:49]   --->   Operation 769 'dmul' 'mul5' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 7.78>
ST_159 : Operation 770 [2/6] (7.78ns)   --->   "%mul5 = dmul i64 %r6inv, i64 1.5" [../CCode_grid/md.c:49]   --->   Operation 770 'dmul' 'mul5' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.78>
ST_160 : Operation 771 [1/6] (7.78ns)   --->   "%mul5 = dmul i64 %r6inv, i64 1.5" [../CCode_grid/md.c:49]   --->   Operation 771 'dmul' 'mul5' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 0.00>

State 162 <SV = 161> <Delay = 8.23>
ST_162 : Operation 772 [5/5] (8.23ns)   --->   "%sub = dadd i64 %mul5, i64 -2" [../CCode_grid/md.c:49]   --->   Operation 772 'dadd' 'sub' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 8.23>
ST_163 : Operation 773 [4/5] (8.23ns)   --->   "%sub = dadd i64 %mul5, i64 -2" [../CCode_grid/md.c:49]   --->   Operation 773 'dadd' 'sub' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 8.23>
ST_164 : Operation 774 [3/5] (8.23ns)   --->   "%sub = dadd i64 %mul5, i64 -2" [../CCode_grid/md.c:49]   --->   Operation 774 'dadd' 'sub' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 8.23>
ST_165 : Operation 775 [2/5] (8.23ns)   --->   "%sub = dadd i64 %mul5, i64 -2" [../CCode_grid/md.c:49]   --->   Operation 775 'dadd' 'sub' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 8.23>
ST_166 : Operation 776 [1/5] (8.23ns)   --->   "%sub = dadd i64 %mul5, i64 -2" [../CCode_grid/md.c:49]   --->   Operation 776 'dadd' 'sub' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 7.78>
ST_167 : Operation 777 [6/6] (7.78ns)   --->   "%potential = dmul i64 %r6inv, i64 %sub" [../CCode_grid/md.c:49]   --->   Operation 777 'dmul' 'potential' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 7.78>
ST_168 : Operation 778 [5/6] (7.78ns)   --->   "%potential = dmul i64 %r6inv, i64 %sub" [../CCode_grid/md.c:49]   --->   Operation 778 'dmul' 'potential' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 7.78>
ST_169 : Operation 779 [4/6] (7.78ns)   --->   "%potential = dmul i64 %r6inv, i64 %sub" [../CCode_grid/md.c:49]   --->   Operation 779 'dmul' 'potential' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 7.78>
ST_170 : Operation 780 [3/6] (7.78ns)   --->   "%potential = dmul i64 %r6inv, i64 %sub" [../CCode_grid/md.c:49]   --->   Operation 780 'dmul' 'potential' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 7.78>
ST_171 : Operation 781 [2/6] (7.78ns)   --->   "%potential = dmul i64 %r6inv, i64 %sub" [../CCode_grid/md.c:49]   --->   Operation 781 'dmul' 'potential' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 7.78>
ST_172 : Operation 782 [1/6] (7.78ns)   --->   "%potential = dmul i64 %r6inv, i64 %sub" [../CCode_grid/md.c:49]   --->   Operation 782 'dmul' 'potential' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 7.78>
ST_173 : Operation 783 [6/6] (7.78ns)   --->   "%f = dmul i64 %r2inv, i64 %potential" [../CCode_grid/md.c:51]   --->   Operation 783 'dmul' 'f' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 7.78>
ST_174 : Operation 784 [5/6] (7.78ns)   --->   "%f = dmul i64 %r2inv, i64 %potential" [../CCode_grid/md.c:51]   --->   Operation 784 'dmul' 'f' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 7.78>
ST_175 : Operation 785 [4/6] (7.78ns)   --->   "%f = dmul i64 %r2inv, i64 %potential" [../CCode_grid/md.c:51]   --->   Operation 785 'dmul' 'f' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 7.78>
ST_176 : Operation 786 [3/6] (7.78ns)   --->   "%f = dmul i64 %r2inv, i64 %potential" [../CCode_grid/md.c:51]   --->   Operation 786 'dmul' 'f' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 7.78>
ST_177 : Operation 787 [2/6] (7.78ns)   --->   "%f = dmul i64 %r2inv, i64 %potential" [../CCode_grid/md.c:51]   --->   Operation 787 'dmul' 'f' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 7.78>
ST_178 : Operation 788 [1/6] (7.78ns)   --->   "%f = dmul i64 %r2inv, i64 %potential" [../CCode_grid/md.c:51]   --->   Operation 788 'dmul' 'f' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 7.78>
ST_179 : Operation 789 [6/6] (7.78ns)   --->   "%mul8 = dmul i64 %f, i64 %dx" [../CCode_grid/md.c:52]   --->   Operation 789 'dmul' 'mul8' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 790 [6/6] (7.78ns)   --->   "%mul9 = dmul i64 %f, i64 %dy" [../CCode_grid/md.c:53]   --->   Operation 790 'dmul' 'mul9' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 7.78>
ST_180 : Operation 791 [5/6] (7.78ns)   --->   "%mul8 = dmul i64 %f, i64 %dx" [../CCode_grid/md.c:52]   --->   Operation 791 'dmul' 'mul8' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 792 [5/6] (7.78ns)   --->   "%mul9 = dmul i64 %f, i64 %dy" [../CCode_grid/md.c:53]   --->   Operation 792 'dmul' 'mul9' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 793 [6/6] (7.78ns)   --->   "%mul4 = dmul i64 %f, i64 %dz" [../CCode_grid/md.c:54]   --->   Operation 793 'dmul' 'mul4' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 7.78>
ST_181 : Operation 794 [4/6] (7.78ns)   --->   "%mul8 = dmul i64 %f, i64 %dx" [../CCode_grid/md.c:52]   --->   Operation 794 'dmul' 'mul8' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 795 [4/6] (7.78ns)   --->   "%mul9 = dmul i64 %f, i64 %dy" [../CCode_grid/md.c:53]   --->   Operation 795 'dmul' 'mul9' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 796 [5/6] (7.78ns)   --->   "%mul4 = dmul i64 %f, i64 %dz" [../CCode_grid/md.c:54]   --->   Operation 796 'dmul' 'mul4' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 7.78>
ST_182 : Operation 797 [3/6] (7.78ns)   --->   "%mul8 = dmul i64 %f, i64 %dx" [../CCode_grid/md.c:52]   --->   Operation 797 'dmul' 'mul8' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 798 [3/6] (7.78ns)   --->   "%mul9 = dmul i64 %f, i64 %dy" [../CCode_grid/md.c:53]   --->   Operation 798 'dmul' 'mul9' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 799 [4/6] (7.78ns)   --->   "%mul4 = dmul i64 %f, i64 %dz" [../CCode_grid/md.c:54]   --->   Operation 799 'dmul' 'mul4' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 7.78>
ST_183 : Operation 800 [2/6] (7.78ns)   --->   "%mul8 = dmul i64 %f, i64 %dx" [../CCode_grid/md.c:52]   --->   Operation 800 'dmul' 'mul8' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 801 [2/6] (7.78ns)   --->   "%mul9 = dmul i64 %f, i64 %dy" [../CCode_grid/md.c:53]   --->   Operation 801 'dmul' 'mul9' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 802 [3/6] (7.78ns)   --->   "%mul4 = dmul i64 %f, i64 %dz" [../CCode_grid/md.c:54]   --->   Operation 802 'dmul' 'mul4' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 7.78>
ST_184 : Operation 803 [1/6] (7.78ns)   --->   "%mul8 = dmul i64 %f, i64 %dx" [../CCode_grid/md.c:52]   --->   Operation 803 'dmul' 'mul8' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 804 [1/6] (7.78ns)   --->   "%mul9 = dmul i64 %f, i64 %dy" [../CCode_grid/md.c:53]   --->   Operation 804 'dmul' 'mul9' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 805 [2/6] (7.78ns)   --->   "%mul4 = dmul i64 %f, i64 %dz" [../CCode_grid/md.c:54]   --->   Operation 805 'dmul' 'mul4' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 7.78>
ST_185 : Operation 806 [1/6] (7.78ns)   --->   "%mul4 = dmul i64 %f, i64 %dz" [../CCode_grid/md.c:54]   --->   Operation 806 'dmul' 'mul4' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 0.00>

State 187 <SV = 186> <Delay = 0.00>

State 188 <SV = 187> <Delay = 8.23>
ST_188 : Operation 807 [1/1] (0.00ns)   --->   "%sum_z_2 = phi i64 %sum_z, void %.split3, i64 %sum_z_1, void %.split._crit_edge"   --->   Operation 807 'phi' 'sum_z_2' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 808 [1/1] (0.00ns)   --->   "%sum_y_2 = phi i64 %sum_y, void %.split3, i64 %sum_y_1, void %.split._crit_edge"   --->   Operation 808 'phi' 'sum_y_2' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 809 [1/1] (0.00ns)   --->   "%sum_x_2 = phi i64 %sum_x, void %.split3, i64 %sum_x_1, void %.split._crit_edge"   --->   Operation 809 'phi' 'sum_x_2' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 810 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 810 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 811 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../CCode_grid/md.c:18]   --->   Operation 811 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_188 : Operation 812 [1/1] (1.58ns)   --->   "%br_ln42 = br i1 %and_ln42_7, void, void %.split._crit_edge" [../CCode_grid/md.c:42]   --->   Operation 812 'br' 'br_ln42' <Predicate = (!icmp_ln38)> <Delay = 1.58>
ST_188 : Operation 813 [5/5] (8.23ns)   --->   "%sum_x_3 = dadd i64 %sum_x_2, i64 %mul8" [../CCode_grid/md.c:52]   --->   Operation 813 'dadd' 'sum_x_3' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 814 [5/5] (8.23ns)   --->   "%sum_y_3 = dadd i64 %sum_y_2, i64 %mul9" [../CCode_grid/md.c:53]   --->   Operation 814 'dadd' 'sum_y_3' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 815 [5/5] (8.23ns)   --->   "%sum_z_3 = dadd i64 %sum_z_2, i64 %mul4" [../CCode_grid/md.c:54]   --->   Operation 815 'dadd' 'sum_z_3' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 8.23>
ST_189 : Operation 816 [4/5] (8.23ns)   --->   "%sum_x_3 = dadd i64 %sum_x_2, i64 %mul8" [../CCode_grid/md.c:52]   --->   Operation 816 'dadd' 'sum_x_3' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 817 [4/5] (8.23ns)   --->   "%sum_y_3 = dadd i64 %sum_y_2, i64 %mul9" [../CCode_grid/md.c:53]   --->   Operation 817 'dadd' 'sum_y_3' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 818 [4/5] (8.23ns)   --->   "%sum_z_3 = dadd i64 %sum_z_2, i64 %mul4" [../CCode_grid/md.c:54]   --->   Operation 818 'dadd' 'sum_z_3' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 8.23>
ST_190 : Operation 819 [3/5] (8.23ns)   --->   "%sum_x_3 = dadd i64 %sum_x_2, i64 %mul8" [../CCode_grid/md.c:52]   --->   Operation 819 'dadd' 'sum_x_3' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 820 [3/5] (8.23ns)   --->   "%sum_y_3 = dadd i64 %sum_y_2, i64 %mul9" [../CCode_grid/md.c:53]   --->   Operation 820 'dadd' 'sum_y_3' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 821 [3/5] (8.23ns)   --->   "%sum_z_3 = dadd i64 %sum_z_2, i64 %mul4" [../CCode_grid/md.c:54]   --->   Operation 821 'dadd' 'sum_z_3' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 8.23>
ST_191 : Operation 822 [2/5] (8.23ns)   --->   "%sum_x_3 = dadd i64 %sum_x_2, i64 %mul8" [../CCode_grid/md.c:52]   --->   Operation 822 'dadd' 'sum_x_3' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 823 [2/5] (8.23ns)   --->   "%sum_y_3 = dadd i64 %sum_y_2, i64 %mul9" [../CCode_grid/md.c:53]   --->   Operation 823 'dadd' 'sum_y_3' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 824 [2/5] (8.23ns)   --->   "%sum_z_3 = dadd i64 %sum_z_2, i64 %mul4" [../CCode_grid/md.c:54]   --->   Operation 824 'dadd' 'sum_z_3' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 9.82>
ST_192 : Operation 825 [1/5] (8.23ns)   --->   "%sum_x_3 = dadd i64 %sum_x_2, i64 %mul8" [../CCode_grid/md.c:52]   --->   Operation 825 'dadd' 'sum_x_3' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 826 [1/5] (8.23ns)   --->   "%sum_y_3 = dadd i64 %sum_y_2, i64 %mul9" [../CCode_grid/md.c:53]   --->   Operation 826 'dadd' 'sum_y_3' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 827 [1/5] (8.23ns)   --->   "%sum_z_3 = dadd i64 %sum_z_2, i64 %mul4" [../CCode_grid/md.c:54]   --->   Operation 827 'dadd' 'sum_z_3' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 828 [1/1] (1.58ns)   --->   "%br_ln55 = br void %.split._crit_edge" [../CCode_grid/md.c:55]   --->   Operation 828 'br' 'br_ln55' <Predicate = (!icmp_ln38 & !and_ln42_7)> <Delay = 1.58>
ST_192 : Operation 829 [1/1] (0.00ns)   --->   "%sum_x_1 = phi i64 %sum_x_3, void, i64 %sum_x_2, void %.split"   --->   Operation 829 'phi' 'sum_x_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_192 : Operation 830 [1/1] (0.00ns)   --->   "%sum_y_1 = phi i64 %sum_y_3, void, i64 %sum_y_2, void %.split"   --->   Operation 830 'phi' 'sum_y_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_192 : Operation 831 [1/1] (0.00ns)   --->   "%sum_z_1 = phi i64 %sum_z_3, void, i64 %sum_z_2, void %.split"   --->   Operation 831 'phi' 'sum_z_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_192 : Operation 832 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 832 'br' 'br_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 193 <SV = 188> <Delay = 3.25>
ST_193 : Operation 833 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast i64 %sum_x_2" [../CCode_grid/md.c:57]   --->   Operation 833 'bitcast' 'bitcast_ln57' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i64 %bitcast_ln57" [../CCode_grid/md.c:57]   --->   Operation 834 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 835 [1/1] (3.25ns)   --->   "%store_ln57 = store void @_ssdm_op_Write.bram.p0L_a3i64packedL, i10 %force_addr, i192 %zext_ln57, i24 255" [../CCode_grid/md.c:57]   --->   Operation 835 'store' 'store_ln57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 192> <Depth = 640> <RAM>

State 194 <SV = 189> <Delay = 3.25>
ST_194 : Operation 836 [1/1] (0.00ns)   --->   "%bitcast_ln58 = bitcast i64 %sum_y_2" [../CCode_grid/md.c:58]   --->   Operation 836 'bitcast' 'bitcast_ln58' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 837 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %bitcast_ln58, i64 0" [../CCode_grid/md.c:58]   --->   Operation 837 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i128 %shl_ln1" [../CCode_grid/md.c:58]   --->   Operation 838 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 839 [1/1] (3.25ns)   --->   "%store_ln58 = store void @_ssdm_op_Write.bram.p0L_a3i64packedL, i10 %force_addr_1, i192 %zext_ln58, i24 65280" [../CCode_grid/md.c:58]   --->   Operation 839 'store' 'store_ln58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 192> <Depth = 640> <RAM>

State 195 <SV = 190> <Delay = 3.25>
ST_195 : Operation 840 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i64 %sum_z_2" [../CCode_grid/md.c:59]   --->   Operation 840 'bitcast' 'bitcast_ln59' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 841 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i64.i128, i64 %bitcast_ln59, i128 0" [../CCode_grid/md.c:59]   --->   Operation 841 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 842 [1/1] (3.25ns)   --->   "%store_ln59 = store void @_ssdm_op_Write.bram.p0L_a3i64packedL, i10 %force_addr_2, i192 %shl_ln2, i24 16711680" [../CCode_grid/md.c:59]   --->   Operation 842 'store' 'store_ln59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 192> <Depth = 640> <RAM>
ST_195 : Operation 843 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 843 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.1ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten163', ../CCode_grid/md.c:22) with incoming values : ('add_ln22_2', ../CCode_grid/md.c:22) [21]  (1.59 ns)

 <State 2>: 6.54ns
The critical path consists of the following:
	'phi' operation ('b0.x', ../CCode_grid/md.c:22) with incoming values : ('select_ln22_2', ../CCode_grid/md.c:22) [22]  (0 ns)
	'add' operation ('empty_28', ../CCode_grid/md.c:22) [37]  (1.65 ns)
	'icmp' operation ('cmp13', ../CCode_grid/md.c:22) [38]  (1.13 ns)
	'select' operation ('p_add15', ../CCode_grid/md.c:22) [40]  (0.98 ns)
	'icmp' operation ('empty_30', ../CCode_grid/md.c:22) [46]  (1.13 ns)
	'select' operation ('smax8', ../CCode_grid/md.c:22) [47]  (0 ns)
	'sub' operation ('sub_ln23', ../CCode_grid/md.c:23) [49]  (1.65 ns)

 <State 3>: 9.06ns
The critical path consists of the following:
	'select' operation ('select_ln22', ../CCode_grid/md.c:22) [78]  (0.98 ns)
	'add' operation ('add_ln23', ../CCode_grid/md.c:23) [114]  (1.65 ns)
	'add' operation ('p_mid138', ../CCode_grid/md.c:23) [136]  (1.65 ns)
	'select' operation ('p_add30_mid1', ../CCode_grid/md.c:22) [137]  (0.98 ns)
	'icmp' operation ('p_mid152', ../CCode_grid/md.c:23) [145]  (1.13 ns)
	'select' operation ('smax4_mid1', ../CCode_grid/md.c:23) [146]  (0 ns)
	'sub' operation ('sub_ln24_1', ../CCode_grid/md.c:24) [148]  (1.65 ns)
	'select' operation ('select_ln23_5', ../CCode_grid/md.c:23) [149]  (1.02 ns)

 <State 4>: 9.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln16', ../CCode_grid/md.c:16) [190]  (9.17 ns)

 <State 5>: 9.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln16', ../CCode_grid/md.c:16) [190]  (9.17 ns)

 <State 6>: 9.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln16', ../CCode_grid/md.c:16) [190]  (9.17 ns)

 <State 7>: 9.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_1', ../CCode_grid/md.c:16) [194]  (9.17 ns)

 <State 8>: 9.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_1', ../CCode_grid/md.c:16) [194]  (9.17 ns)

 <State 9>: 9.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_1', ../CCode_grid/md.c:16) [194]  (9.17 ns)

 <State 10>: 7.22ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten18', ../CCode_grid/md.c:26) with incoming values : ('add_ln26_1', ../CCode_grid/md.c:26) [198]  (0 ns)
	'add' operation ('add_ln26_1', ../CCode_grid/md.c:26) [203]  (7.22 ns)

 <State 11>: 8.44ns
The critical path consists of the following:
	'add' operation ('add_ln27', ../CCode_grid/md.c:27) [216]  (3.52 ns)
	'select' operation ('select_ln27', ../CCode_grid/md.c:27) [220]  (1.48 ns)
	'add' operation ('add_ln31', ../CCode_grid/md.c:31) [223]  (3.44 ns)

 <State 12>: 6.75ns
The critical path consists of the following:
	'add' operation ('add_ln31_1', ../CCode_grid/md.c:31) [225]  (3.49 ns)
	'getelementptr' operation ('n_points_addr_1', ../CCode_grid/md.c:31) [227]  (0 ns)
	'load' operation ('q_idx_range', ../CCode_grid/md.c:31) on array 'n_points' [234]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'load' operation ('q_idx_range', ../CCode_grid/md.c:31) on array 'n_points' [234]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'load' operation ('n_points_load', ../CCode_grid/md.c:23) on array 'n_points' [235]  (3.25 ns)

 <State 15>: 7.33ns
The critical path consists of the following:
	'phi' operation ('p_idx', ../CCode_grid/md.c:33) with incoming values : ('add_ln33', ../CCode_grid/md.c:33) [238]  (0 ns)
	'sub' operation ('sub_ln34_3', ../CCode_grid/md.c:34) [259]  (2.76 ns)
	'add' operation ('add_ln34_1', ../CCode_grid/md.c:34) [261]  (0 ns)
	'add' operation ('add_ln34_2', ../CCode_grid/md.c:34) [262]  (4.58 ns)

 <State 16>: 9.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln34', ../CCode_grid/md.c:34) [265]  (9.17 ns)

 <State 17>: 9.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln34', ../CCode_grid/md.c:34) [265]  (9.17 ns)

 <State 18>: 9.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln34', ../CCode_grid/md.c:34) [265]  (9.17 ns)

 <State 19>: 9.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln35', ../CCode_grid/md.c:35) [291]  (9.17 ns)

 <State 20>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 21>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 22>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 23>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 24>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 25>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 26>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 27>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 28>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 29>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 30>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 31>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 32>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 33>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 34>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 35>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 36>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 37>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 38>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 39>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 40>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 41>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 42>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 43>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 44>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 45>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 46>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 47>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 48>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 49>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 50>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 51>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 52>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 53>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 54>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 55>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 56>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 57>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 58>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 59>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 60>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 61>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 62>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 63>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 64>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 65>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 66>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 67>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 68>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 69>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 70>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 71>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 72>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 73>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 74>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 75>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 76>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 77>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 78>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 79>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 80>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 81>: 4.94ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)

 <State 82>: 8.66ns
The critical path consists of the following:
	'urem' operation ('urem_ln34', ../CCode_grid/md.c:34) [279]  (4.94 ns)
	'add' operation ('add_ln34_4', ../CCode_grid/md.c:34) [282]  (3.73 ns)

 <State 83>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('force_addr', ../CCode_grid/md.c:34) [284]  (0 ns)
	'load' operation ('force_load', ../CCode_grid/md.c:34) on array 'force_r' [285]  (3.25 ns)

 <State 84>: 3.25ns
The critical path consists of the following:
	'load' operation ('force_load', ../CCode_grid/md.c:34) on array 'force_r' [285]  (3.25 ns)

 <State 85>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('position_addr', ../CCode_grid/md.c:33) [246]  (0 ns)
	'load' operation ('position_load', ../CCode_grid/md.c:33) on array 'position' [248]  (3.25 ns)

 <State 86>: 6.15ns
The critical path consists of the following:
	'load' operation ('position_load', ../CCode_grid/md.c:33) on array 'position' [248]  (3.25 ns)
	'icmp' operation ('icmp_ln42_3', ../CCode_grid/md.c:42) [331]  (2.9 ns)

 <State 87>: 4.98ns
The critical path consists of the following:
	'phi' operation ('q_idx', ../CCode_grid/md.c:39) with incoming values : ('add_ln39', ../CCode_grid/md.c:39) [338]  (0 ns)
	'add' operation ('add_ln39_2', ../CCode_grid/md.c:39) [348]  (1.73 ns)
	'getelementptr' operation ('position_addr_1', ../CCode_grid/md.c:39) [350]  (0 ns)
	'load' operation ('position_load_1', ../CCode_grid/md.c:39) on array 'position' [352]  (3.25 ns)

 <State 88>: 8.71ns
The critical path consists of the following:
	'load' operation ('position_load_1', ../CCode_grid/md.c:39) on array 'position' [352]  (3.25 ns)
	'dcmp' operation ('tmp_2', ../CCode_grid/md.c:42) [368]  (5.46 ns)

 <State 89>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_2', ../CCode_grid/md.c:42) [368]  (5.46 ns)

 <State 90>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_5', ../CCode_grid/md.c:42) [379]  (5.46 ns)

 <State 91>: 8.39ns
The critical path consists of the following:
	'dcmp' operation ('tmp_8', ../CCode_grid/md.c:42) [390]  (5.46 ns)
	'and' operation ('and_ln42_5', ../CCode_grid/md.c:42) [391]  (0.978 ns)
	'and' operation ('and_ln42_6', ../CCode_grid/md.c:42) [392]  (0.978 ns)
	'and' operation ('and_ln42_7', ../CCode_grid/md.c:42) [393]  (0.978 ns)

 <State 92>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('dx', ../CCode_grid/md.c:44) [396]  (8.23 ns)

 <State 93>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('dx', ../CCode_grid/md.c:44) [396]  (8.23 ns)

 <State 94>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('dx', ../CCode_grid/md.c:44) [396]  (8.23 ns)

 <State 95>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('dx', ../CCode_grid/md.c:44) [396]  (8.23 ns)

 <State 96>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CCode_grid/md.c:47) [399]  (7.79 ns)

 <State 97>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CCode_grid/md.c:47) [399]  (7.79 ns)

 <State 98>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CCode_grid/md.c:47) [399]  (7.79 ns)

 <State 99>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CCode_grid/md.c:47) [399]  (7.79 ns)

 <State 100>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CCode_grid/md.c:47) [399]  (7.79 ns)

 <State 101>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CCode_grid/md.c:47) [399]  (7.79 ns)

 <State 102>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add', ../CCode_grid/md.c:47) [401]  (8.23 ns)

 <State 103>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add', ../CCode_grid/md.c:47) [401]  (8.23 ns)

 <State 104>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add', ../CCode_grid/md.c:47) [401]  (8.23 ns)

 <State 105>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add', ../CCode_grid/md.c:47) [401]  (8.23 ns)

 <State 106>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add', ../CCode_grid/md.c:47) [401]  (8.23 ns)

 <State 107>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add1', ../CCode_grid/md.c:47) [403]  (8.23 ns)

 <State 108>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add1', ../CCode_grid/md.c:47) [403]  (8.23 ns)

 <State 109>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add1', ../CCode_grid/md.c:47) [403]  (8.23 ns)

 <State 110>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add1', ../CCode_grid/md.c:47) [403]  (8.23 ns)

 <State 111>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add1', ../CCode_grid/md.c:47) [403]  (8.23 ns)

 <State 112>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 113>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 114>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 115>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 116>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 117>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 118>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 119>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 120>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 121>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 122>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 123>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 124>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 125>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 126>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 127>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 128>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 129>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 130>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 131>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 132>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 133>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 134>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 135>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 136>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 137>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 138>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 139>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 140>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 141>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 142>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', ../CCode_grid/md.c:47) [404]  (8.62 ns)

 <State 143>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul3', ../CCode_grid/md.c:48) [405]  (7.79 ns)

 <State 144>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul3', ../CCode_grid/md.c:48) [405]  (7.79 ns)

 <State 145>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul3', ../CCode_grid/md.c:48) [405]  (7.79 ns)

 <State 146>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul3', ../CCode_grid/md.c:48) [405]  (7.79 ns)

 <State 147>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul3', ../CCode_grid/md.c:48) [405]  (7.79 ns)

 <State 148>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul3', ../CCode_grid/md.c:48) [405]  (7.79 ns)

 <State 149>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('r6inv', ../CCode_grid/md.c:48) [406]  (7.79 ns)

 <State 150>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('r6inv', ../CCode_grid/md.c:48) [406]  (7.79 ns)

 <State 151>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('r6inv', ../CCode_grid/md.c:48) [406]  (7.79 ns)

 <State 152>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('r6inv', ../CCode_grid/md.c:48) [406]  (7.79 ns)

 <State 153>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('r6inv', ../CCode_grid/md.c:48) [406]  (7.79 ns)

 <State 154>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('r6inv', ../CCode_grid/md.c:48) [406]  (7.79 ns)

 <State 155>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul5', ../CCode_grid/md.c:49) [407]  (7.79 ns)

 <State 156>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul5', ../CCode_grid/md.c:49) [407]  (7.79 ns)

 <State 157>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul5', ../CCode_grid/md.c:49) [407]  (7.79 ns)

 <State 158>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul5', ../CCode_grid/md.c:49) [407]  (7.79 ns)

 <State 159>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul5', ../CCode_grid/md.c:49) [407]  (7.79 ns)

 <State 160>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul5', ../CCode_grid/md.c:49) [407]  (7.79 ns)

 <State 161>: 0ns
The critical path consists of the following:

 <State 162>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('sub', ../CCode_grid/md.c:49) [408]  (8.23 ns)

 <State 163>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('sub', ../CCode_grid/md.c:49) [408]  (8.23 ns)

 <State 164>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('sub', ../CCode_grid/md.c:49) [408]  (8.23 ns)

 <State 165>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('sub', ../CCode_grid/md.c:49) [408]  (8.23 ns)

 <State 166>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('sub', ../CCode_grid/md.c:49) [408]  (8.23 ns)

 <State 167>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('potential', ../CCode_grid/md.c:49) [409]  (7.79 ns)

 <State 168>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('potential', ../CCode_grid/md.c:49) [409]  (7.79 ns)

 <State 169>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('potential', ../CCode_grid/md.c:49) [409]  (7.79 ns)

 <State 170>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('potential', ../CCode_grid/md.c:49) [409]  (7.79 ns)

 <State 171>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('potential', ../CCode_grid/md.c:49) [409]  (7.79 ns)

 <State 172>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('potential', ../CCode_grid/md.c:49) [409]  (7.79 ns)

 <State 173>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('f', ../CCode_grid/md.c:51) [410]  (7.79 ns)

 <State 174>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('f', ../CCode_grid/md.c:51) [410]  (7.79 ns)

 <State 175>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('f', ../CCode_grid/md.c:51) [410]  (7.79 ns)

 <State 176>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('f', ../CCode_grid/md.c:51) [410]  (7.79 ns)

 <State 177>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('f', ../CCode_grid/md.c:51) [410]  (7.79 ns)

 <State 178>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('f', ../CCode_grid/md.c:51) [410]  (7.79 ns)

 <State 179>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul8', ../CCode_grid/md.c:52) [411]  (7.79 ns)

 <State 180>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul8', ../CCode_grid/md.c:52) [411]  (7.79 ns)

 <State 181>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul8', ../CCode_grid/md.c:52) [411]  (7.79 ns)

 <State 182>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul8', ../CCode_grid/md.c:52) [411]  (7.79 ns)

 <State 183>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul8', ../CCode_grid/md.c:52) [411]  (7.79 ns)

 <State 184>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul8', ../CCode_grid/md.c:52) [411]  (7.79 ns)

 <State 185>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul4', ../CCode_grid/md.c:54) [415]  (7.79 ns)

 <State 186>: 0ns
The critical path consists of the following:

 <State 187>: 0ns
The critical path consists of the following:

 <State 188>: 8.23ns
The critical path consists of the following:
	'phi' operation ('sum_x') with incoming values : ('sum_x', ../CCode_grid/md.c:34) ('sum_x', ../CCode_grid/md.c:52) [341]  (0 ns)
	'dadd' operation ('sum_x', ../CCode_grid/md.c:52) [412]  (8.23 ns)

 <State 189>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('sum_x', ../CCode_grid/md.c:52) [412]  (8.23 ns)

 <State 190>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('sum_x', ../CCode_grid/md.c:52) [412]  (8.23 ns)

 <State 191>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('sum_x', ../CCode_grid/md.c:52) [412]  (8.23 ns)

 <State 192>: 9.82ns
The critical path consists of the following:
	'dadd' operation ('sum_x', ../CCode_grid/md.c:52) [412]  (8.23 ns)
	multiplexor before 'phi' operation ('sum_x') with incoming values : ('sum_x', ../CCode_grid/md.c:34) ('sum_x', ../CCode_grid/md.c:52) [419]  (1.59 ns)
	'phi' operation ('sum_x') with incoming values : ('sum_x', ../CCode_grid/md.c:34) ('sum_x', ../CCode_grid/md.c:52) [419]  (0 ns)

 <State 193>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln57', ../CCode_grid/md.c:57) of constant <constant:_ssdm_op_Write.bram.p0L_a3i64packedL> on array 'force_r' [426]  (3.25 ns)

 <State 194>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln58', ../CCode_grid/md.c:58) of constant <constant:_ssdm_op_Write.bram.p0L_a3i64packedL> on array 'force_r' [430]  (3.25 ns)

 <State 195>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln59', ../CCode_grid/md.c:59) of constant <constant:_ssdm_op_Write.bram.p0L_a3i64packedL> on array 'force_r' [433]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
