

================================================================
== Vivado HLS Report for 'accessMemory_0'
================================================================
* Date:           Wed Apr 22 14:27:07 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        accessMemory_0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.22 ns | 1.622 ns |   0.60 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        7|        ?| 15.554 ns |         ?|    7|    ?|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |     2198|        ?|      2198|          -|          -| 1 ~ ? |    no    |
        | + Loop 1.1  |     1096|     1096|        74|          1|          1|   1024|    yes   |
        | + Loop 1.2  |     1097|     1097|        75|          1|          1|   1024|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|     4160|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        4|      7|     1377|     1433|    -|
|Memory               |       34|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      281|    -|
|Register             |        0|      -|     5591|      576|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       38|      7|     6968|     6450|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        2|   ~0  |    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+-----+
    |accessMemory_0_control_s_axi_U         |accessMemory_0_control_s_axi        |        0|      0|  284|  488|    0|
    |accessMemory_0_gmem_m_axi_U            |accessMemory_0_gmem_m_axi           |        4|      0|  566|  766|    0|
    |accessMemory_0_mul_32ns_64s_64_6_1_U1  |accessMemory_0_mul_32ns_64s_64_6_1  |        0|      7|  527|  179|    0|
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+-----+
    |Total                                  |                                    |        4|      7| 1377| 1433|    0|
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |              Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |loaded_data_U        |accessMemory_0_loaded_data        |        4|  0|   0|    0|  1024|   64|     1|        65536|
    |local_address1819_U  |accessMemory_0_local_address1819  |       15|  0|   0|    0|   128|  512|     1|        65536|
    |update_val_U         |accessMemory_0_local_address1819  |       15|  0|   0|    0|   128|  512|     1|        65536|
    +---------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                                  |       34|  0|   0|    0|  1280| 1088|     3|       196608|
    +---------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+------+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+------+------------+------------+
    |add_ln101_fu_650_p2                  |     +    |      0|  0|    64|          64|          64|
    |add_ln57_fu_343_p2                   |     +    |      0|  0|    61|           2|          61|
    |add_ln65_fu_371_p2                   |     +    |      0|  0|    11|          11|           1|
    |add_ln89_fu_528_p2                   |     +    |      0|  0|    64|          64|          64|
    |add_ln96_fu_574_p2                   |     +    |      0|  0|    11|          11|           1|
    |i_1_fu_359_p2                        |     +    |      0|  0|    54|          54|           1|
    |sub_ln74_fu_469_p2                   |     -    |      0|  0|    64|          64|          64|
    |address_fu_460_p2                    |    and   |      0|  0|    61|          61|          61|
    |ap_block_pp1_stage0_01001            |    and   |      0|  0|     2|           1|           1|
    |ap_block_state11_io                  |    and   |      0|  0|     2|           1|           1|
    |ap_block_state158_pp1_stage0_iter74  |    and   |      0|  0|     2|           1|           1|
    |ap_block_state81_pp0_stage0_iter72   |    and   |      0|  0|     2|           1|           1|
    |ap_block_state89_io                  |    and   |      0|  0|     2|           1|           1|
    |ap_block_state90_io                  |    and   |      0|  0|     2|           1|           1|
    |icmp_ln100_1_fu_635_p2               |   icmp   |      0|  0|    29|          64|          64|
    |icmp_ln100_fu_603_p2                 |   icmp   |      0|  0|     9|           3|           1|
    |icmp_ln57_1_fu_354_p2                |   icmp   |      0|  0|    29|          54|          54|
    |icmp_ln57_fu_335_p2                  |   icmp   |      0|  0|    29|          54|           1|
    |icmp_ln65_fu_365_p2                  |   icmp   |      0|  0|    13|          11|          12|
    |icmp_ln71_fu_412_p2                  |   icmp   |      0|  0|     9|           3|           2|
    |icmp_ln88_fu_519_p2                  |   icmp   |      0|  0|    29|          64|          64|
    |icmp_ln96_fu_568_p2                  |   icmp   |      0|  0|    13|          11|          12|
    |lshr_ln101_fu_676_p2                 |   lshr   |      0|  0|  2171|         512|         512|
    |ap_block_pp0_stage0_11001            |    or    |      0|  0|     2|           1|           1|
    |ap_block_pp1_stage0_11001            |    or    |      0|  0|     2|           1|           1|
    |select_ln100_fu_609_p3               |  select  |      0|  0|   428|           1|         512|
    |select_ln67_fu_392_p3                |  select  |      0|  0|     3|           1|           3|
    |select_ln71_fu_442_p3                |  select  |      0|  0|   428|           1|           1|
    |select_ln74_fu_512_p3                |  select  |      0|  0|   428|           1|           1|
    |ap_enable_pp0                        |    xor   |      0|  0|     2|           1|           2|
    |ap_enable_pp1                        |    xor   |      0|  0|     2|           1|           2|
    |ap_enable_reg_pp0_iter1              |    xor   |      0|  0|     2|           2|           1|
    |ap_enable_reg_pp1_iter1              |    xor   |      0|  0|     2|           2|           1|
    |ran_1_fu_406_p2                      |    xor   |      0|  0|    64|          64|          64|
    |xor_ln101_fu_685_p2                  |    xor   |      0|  0|    64|          64|          64|
    +-------------------------------------+----------+-------+---+------+------------+------------+
    |Total                                |          |      0|  0|  4160|        1253|        1698|
    +-------------------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  56|         13|    1|         13|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter73           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter74           |   9|          2|    1|          2|
    |ap_phi_mux_ld_1_phi_fu_297_p4      |   9|          2|   11|         22|
    |ap_phi_mux_ld_phi_fu_262_p4        |   9|          2|   11|         22|
    |ap_phi_mux_phi_ln74_phi_fu_285_p4  |   9|          2|  448|        896|
    |ap_phi_mux_phi_ln96_phi_fu_309_p4  |   9|          2|  448|        896|
    |gmem_blk_n_AR                      |   9|          2|    1|          2|
    |gmem_blk_n_AW                      |   9|          2|    1|          2|
    |gmem_blk_n_B                       |   9|          2|    1|          2|
    |gmem_blk_n_R                       |   9|          2|    1|          2|
    |gmem_blk_n_W                       |   9|          2|    1|          2|
    |i_reg_247                          |   9|          2|   54|        108|
    |ld_1_reg_293                       |   9|          2|   11|         22|
    |ld_reg_258                         |   9|          2|   11|         22|
    |loaded_data_address0               |  15|          3|   10|         30|
    |local_address1819_address0         |  15|          3|    7|         21|
    |phi_ln71_reg_270                   |   9|          2|  448|        896|
    |phi_ln74_reg_281                   |   9|          2|  448|        896|
    |phi_ln96_reg_305                   |   9|          2|  448|        896|
    |ran_fu_134                         |   9|          2|   64|        128|
    |update_val_address0                |  15|          3|    7|         21|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 281|         62| 2436|       4907|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |add_ln57_reg_750                 |   61|   0|   61|          0|
    |add_ln65_reg_768                 |   11|   0|   11|          0|
    |add_ln96_reg_819                 |   11|   0|   11|          0|
    |address_start_reg_734            |   64|   0|   64|          0|
    |ap_CS_fsm                        |   12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter28         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter29         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter30         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter31         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter32         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter33         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter34         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter35         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter36         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter37         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter38         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter39         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter40         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter41         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter42         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter43         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter44         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter45         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter46         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter47         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter48         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter49         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter50         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter51         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter52         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter53         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter54         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter55         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter56         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter57         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter58         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter59         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter60         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter61         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter62         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter63         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter64         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter65         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter66         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter67         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter68         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter69         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter70         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter71         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter72         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter73         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter74         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9          |    1|   0|    1|          0|
    |ap_rst_n_inv                     |    1|   0|    1|          0|
    |ap_rst_reg_1                     |    1|   0|    1|          0|
    |ap_rst_reg_2                     |    1|   0|    1|          0|
    |data_chunk_read_reg_705          |   64|   0|   64|          0|
    |data_read_reg_717                |   64|   0|   64|          0|
    |empty_17_reg_839                 |    3|   0|    3|          0|
    |gmem_addr_read_reg_810           |   64|   0|   64|          0|
    |i_1_reg_759                      |   54|   0|   54|          0|
    |i_reg_247                        |   54|   0|   54|          0|
    |icmp_ln100_1_reg_859             |    1|   0|    1|          0|
    |icmp_ln57_reg_739                |    1|   0|    1|          0|
    |icmp_ln65_reg_764                |    1|   0|    1|          0|
    |icmp_ln71_reg_773                |    1|   0|    1|          0|
    |icmp_ln88_reg_790                |    1|   0|    1|          0|
    |icmp_ln96_reg_815                |    1|   0|    1|          0|
    |kernel_number_read_reg_700       |   32|   0|   32|          0|
    |ld_1_reg_293                     |   11|   0|   11|          0|
    |ld_reg_258                       |   11|   0|   11|          0|
    |loaded_data_load_reg_878         |   64|   0|   64|          0|
    |local_address1819_load_reg_834   |  512|   0|  512|          0|
    |m_read_reg_712                   |   64|   0|   64|          0|
    |phi_ln71_reg_270                 |  448|   0|  448|          0|
    |phi_ln74_reg_281                 |  448|   0|  448|          0|
    |phi_ln96_reg_305                 |  448|   0|  448|          0|
    |phitmp1_cast_reg_799             |  448|   0|  448|          0|
    |ran_fu_134                       |   64|   0|   64|          0|
    |select_ln100_reg_844             |  512|   0|  512|          0|
    |sub_ln74_reg_778                 |   64|   0|   64|          0|
    |trunc_ln100_1_reg_854            |  448|   0|  448|          0|
    |trunc_ln100_reg_849              |   64|   0|   64|          0|
    |trunc_ln2_reg_873                |   61|   0|   61|          0|
    |trunc_ln2_reg_873_pp1_iter4_reg  |   61|   0|   61|          0|
    |trunc_ln3_reg_794                |   61|   0|   61|          0|
    |trunc_ln57_1_reg_723             |   54|   0|   54|          0|
    |update_val_load_reg_883          |  512|   0|  512|          0|
    |xor_ln101_reg_888                |   64|   0|   64|          0|
    |zext_ln100_reg_824               |    8|   0|   64|         56|
    |empty_17_reg_839                 |   64|  32|    3|          0|
    |icmp_ln100_1_reg_859             |   64|  96|    1|          0|
    |icmp_ln65_reg_764                |   64|  96|    1|          0|
    |icmp_ln88_reg_790                |   64|  96|    1|          0|
    |icmp_ln96_reg_815                |   64|  96|    1|          0|
    |ld_1_reg_293                     |   64|  32|   11|          0|
    |ld_reg_258                       |   64|  96|   11|          0|
    |zext_ln100_reg_824               |   64|  32|   64|         56|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            | 5591| 576| 5228|        112|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |     control    |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |     control    |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |     control    |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |     control    |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |     control    |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |     control    |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |     control    |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |     control    |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |     control    |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |     control    |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |     control    |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |     control    |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |     control    |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |     control    |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |     control    |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |     control    |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |     control    |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs | accessMemory_0 | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs | accessMemory_0 | return value |
|interrupt              | out |    1| ap_ctrl_hs | accessMemory_0 | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WDATA       | out |   64|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WSTRB       | out |    8|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RDATA       |  in |   64|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |      gmem      |    pointer   |
+-----------------------+-----+-----+------------+----------------+--------------+

