Oh no...

Cycle: 0
RARS instruction number: 1	Instruction: addi x1,x0,1
Expected:	Register Write to Reg: 0x01 Val: 0x00000001
Got     :	Register Write to Reg: 0x01 Val: 0x00000000
Incorrect write

Cycle: 1
RARS instruction number: 2	Instruction: addi x2,x0,2
Expected:	Register Write to Reg: 0x02 Val: 0x00000002
Got     :	Register Write to Reg: 0x02 Val: 0x00000000
Incorrect write

Cycle: 2
RARS instruction number: 3	Instruction: addi x3,x0,3
Expected:	Register Write to Reg: 0x03 Val: 0x00000003
Got     :	Register Write to Reg: 0x03 Val: 0x00000000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


