;redcode
;assert 1
	SPL @300, 90
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	SUB -207, <-120
	SPL @300, 90
	SUB @0, @492
	SPL @300, 90
	SUB @121, 106
	SLT -0, 4
	SUB 1, -1
	SUB @127, @106
	CMP -207, <-120
	CMP -10, @10
	SLT 101, 800
	CMP 12, @10
	SUB #0, -40
	SUB #0, -40
	SUB 101, 800
	SUB -207, <-120
	ADD 210, 30
	SUB <0, @2
	SUB <0, @2
	SUB <0, @2
	SUB #10, @180
	SUB -10, @10
	ADD -270, 60
	SUB 1, -1
	CMP @121, 106
	SUB -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	JMP -17, @-20
	MOV -17, <-20
	SUB 910, <17
	ADD 210, 60
	CMP -207, <-120
	CMP @0, @502
	JMZ 1, -1
	JMZ 1, -1
	SUB @-127, 100
	CMP 1, -1
	SLT 101, 800
	DAT <80, <-480
	CMP -207, <-120
	CMP 10, -1
	SPL 0, <402
	MOV -1, <-20
	MOV -1, <-20
	MOV -17, <-20
	MOV -57, <-20
	SUB 1, -1
	SUB 1, -1
