#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bc4870 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1bbebe0 .scope module, "tb" "tb" 3 64;
 .timescale -12 -12;
L_0x1be9ae0 .functor NOT 1, L_0x1c1cbf0, C4<0>, C4<0>, C4<0>;
L_0x1c1ca70 .functor XOR 7, L_0x1c1c610, L_0x1c1c9d0, C4<0000000>, C4<0000000>;
L_0x1c1cb80 .functor XOR 7, L_0x1c1ca70, L_0x1c1cae0, C4<0000000>, C4<0000000>;
v0x1c198d0_0 .net *"_ivl_10", 6 0, L_0x1c1cae0;  1 drivers
v0x1c199d0_0 .net *"_ivl_12", 6 0, L_0x1c1cb80;  1 drivers
v0x1c19ab0_0 .net *"_ivl_2", 6 0, L_0x1c1c520;  1 drivers
v0x1c19b70_0 .net *"_ivl_4", 6 0, L_0x1c1c610;  1 drivers
v0x1c19c50_0 .net *"_ivl_6", 6 0, L_0x1c1c9d0;  1 drivers
v0x1c19d80_0 .net *"_ivl_8", 6 0, L_0x1c1ca70;  1 drivers
v0x1c19e60_0 .net "a", 0 0, v0x1c18420_0;  1 drivers
v0x1c19f00_0 .net "b", 0 0, v0x1c184c0_0;  1 drivers
v0x1c19fa0_0 .var "clk", 0 0;
v0x1c1a0d0_0 .net "out_and_dut", 0 0, L_0x1c1b810;  1 drivers
v0x1c1a170_0 .net "out_and_ref", 0 0, L_0x1bbf610;  1 drivers
v0x1c1a210_0 .net "out_anotb_dut", 0 0, L_0x1c1c460;  1 drivers
v0x1c1a2e0_0 .net "out_anotb_ref", 0 0, L_0x1c1b6a0;  1 drivers
v0x1c1a3b0_0 .net "out_nand_dut", 0 0, L_0x1c1ba90;  1 drivers
v0x1c1a480_0 .net "out_nand_ref", 0 0, L_0x1bd4cf0;  1 drivers
v0x1c1a550_0 .net "out_nor_dut", 0 0, L_0x1c1bc50;  1 drivers
v0x1c1a620_0 .net "out_nor_ref", 0 0, L_0x1c1b410;  1 drivers
v0x1c1a6f0_0 .net "out_or_dut", 0 0, L_0x1c1b880;  1 drivers
v0x1c1a7c0_0 .net "out_or_ref", 0 0, L_0x1bbf8e0;  1 drivers
v0x1c1a890_0 .net "out_xnor_dut", 0 0, L_0x1c1c260;  1 drivers
v0x1c1a960_0 .net "out_xnor_ref", 0 0, L_0x1c1b520;  1 drivers
v0x1c1aa30_0 .net "out_xor_dut", 0 0, L_0x1c1b940;  1 drivers
v0x1c1ab00_0 .net "out_xor_ref", 0 0, L_0x1bbfbc0;  1 drivers
v0x1c1abd0_0 .var/2u "stats1", 543 0;
v0x1c1ac70_0 .var/2u "strobe", 0 0;
v0x1c1ad10_0 .net "tb_match", 0 0, L_0x1c1cbf0;  1 drivers
v0x1c1adb0_0 .net "tb_mismatch", 0 0, L_0x1be9ae0;  1 drivers
v0x1c1ae50_0 .net "wavedrom_enable", 0 0, v0x1c18600_0;  1 drivers
v0x1c1af20_0 .net "wavedrom_title", 511 0, v0x1c186a0_0;  1 drivers
LS_0x1c1c520_0_0 .concat [ 1 1 1 1], L_0x1c1b6a0, L_0x1c1b520, L_0x1c1b410, L_0x1bd4cf0;
LS_0x1c1c520_0_4 .concat [ 1 1 1 0], L_0x1bbfbc0, L_0x1bbf8e0, L_0x1bbf610;
L_0x1c1c520 .concat [ 4 3 0 0], LS_0x1c1c520_0_0, LS_0x1c1c520_0_4;
LS_0x1c1c610_0_0 .concat [ 1 1 1 1], L_0x1c1b6a0, L_0x1c1b520, L_0x1c1b410, L_0x1bd4cf0;
LS_0x1c1c610_0_4 .concat [ 1 1 1 0], L_0x1bbfbc0, L_0x1bbf8e0, L_0x1bbf610;
L_0x1c1c610 .concat [ 4 3 0 0], LS_0x1c1c610_0_0, LS_0x1c1c610_0_4;
LS_0x1c1c9d0_0_0 .concat [ 1 1 1 1], L_0x1c1c460, L_0x1c1c260, L_0x1c1bc50, L_0x1c1ba90;
LS_0x1c1c9d0_0_4 .concat [ 1 1 1 0], L_0x1c1b940, L_0x1c1b880, L_0x1c1b810;
L_0x1c1c9d0 .concat [ 4 3 0 0], LS_0x1c1c9d0_0_0, LS_0x1c1c9d0_0_4;
LS_0x1c1cae0_0_0 .concat [ 1 1 1 1], L_0x1c1b6a0, L_0x1c1b520, L_0x1c1b410, L_0x1bd4cf0;
LS_0x1c1cae0_0_4 .concat [ 1 1 1 0], L_0x1bbfbc0, L_0x1bbf8e0, L_0x1bbf610;
L_0x1c1cae0 .concat [ 4 3 0 0], LS_0x1c1cae0_0_0, LS_0x1c1cae0_0_4;
L_0x1c1cbf0 .cmp/eeq 7, L_0x1c1c520, L_0x1c1cb80;
S_0x1bc58f0 .scope module, "good1" "reference_module" 3 129, 3 4 0, S_0x1bbebe0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out_and";
    .port_info 3 /OUTPUT 1 "out_or";
    .port_info 4 /OUTPUT 1 "out_xor";
    .port_info 5 /OUTPUT 1 "out_nand";
    .port_info 6 /OUTPUT 1 "out_nor";
    .port_info 7 /OUTPUT 1 "out_xnor";
    .port_info 8 /OUTPUT 1 "out_anotb";
L_0x1bbf610 .functor AND 1, v0x1c18420_0, v0x1c184c0_0, C4<1>, C4<1>;
L_0x1bbf8e0 .functor OR 1, v0x1c18420_0, v0x1c184c0_0, C4<0>, C4<0>;
L_0x1bbfbc0 .functor XOR 1, v0x1c18420_0, v0x1c184c0_0, C4<0>, C4<0>;
L_0x1bbff20 .functor AND 1, v0x1c18420_0, v0x1c184c0_0, C4<1>, C4<1>;
L_0x1bd4cf0 .functor NOT 1, L_0x1bbff20, C4<0>, C4<0>, C4<0>;
L_0x1be9b50 .functor OR 1, v0x1c18420_0, v0x1c184c0_0, C4<0>, C4<0>;
L_0x1c1b410 .functor NOT 1, L_0x1be9b50, C4<0>, C4<0>, C4<0>;
L_0x1c1b520 .functor XNOR 1, v0x1c18420_0, v0x1c184c0_0, C4<0>, C4<0>;
L_0x1c1b630 .functor NOT 1, v0x1c184c0_0, C4<0>, C4<0>, C4<0>;
L_0x1c1b6a0 .functor AND 1, v0x1c18420_0, L_0x1c1b630, C4<1>, C4<1>;
v0x1bca110_0 .net *"_ivl_10", 0 0, L_0x1be9b50;  1 drivers
v0x1be9d50_0 .net *"_ivl_16", 0 0, L_0x1c1b630;  1 drivers
v0x1bbf680_0 .net *"_ivl_6", 0 0, L_0x1bbff20;  1 drivers
v0x1bbf9b0_0 .net "a", 0 0, v0x1c18420_0;  alias, 1 drivers
v0x1bbfcd0_0 .net "b", 0 0, v0x1c184c0_0;  alias, 1 drivers
v0x1bc0030_0 .net "out_and", 0 0, L_0x1bbf610;  alias, 1 drivers
v0x1c176c0_0 .net "out_anotb", 0 0, L_0x1c1b6a0;  alias, 1 drivers
v0x1c17780_0 .net "out_nand", 0 0, L_0x1bd4cf0;  alias, 1 drivers
v0x1c17840_0 .net "out_nor", 0 0, L_0x1c1b410;  alias, 1 drivers
v0x1c17900_0 .net "out_or", 0 0, L_0x1bbf8e0;  alias, 1 drivers
v0x1c179c0_0 .net "out_xnor", 0 0, L_0x1c1b520;  alias, 1 drivers
v0x1c17a80_0 .net "out_xor", 0 0, L_0x1bbfbc0;  alias, 1 drivers
S_0x1c17c60 .scope module, "stim1" "stimulus_gen" 3 124, 3 27 0, S_0x1bbebe0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1c18420_0 .var "a", 0 0;
v0x1c184c0_0 .var "b", 0 0;
v0x1c18560_0 .net "clk", 0 0, v0x1c19fa0_0;  1 drivers
v0x1c18600_0 .var "wavedrom_enable", 0 0;
v0x1c186a0_0 .var "wavedrom_title", 511 0;
E_0x1bccbf0/0 .event negedge, v0x1c18560_0;
E_0x1bccbf0/1 .event posedge, v0x1c18560_0;
E_0x1bccbf0 .event/or E_0x1bccbf0/0, E_0x1bccbf0/1;
E_0x1bcd550 .event negedge, v0x1c18560_0;
E_0x1bcce40 .event posedge, v0x1c18560_0;
S_0x1c17f20 .scope task, "wavedrom_start" "wavedrom_start" 3 38, 3 38 0, S_0x1c17c60;
 .timescale -12 -12;
v0x1c18120_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c18220 .scope task, "wavedrom_stop" "wavedrom_stop" 3 41, 3 41 0, S_0x1c17c60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c18850 .scope module, "top_module1" "top_module" 3 140, 4 1 0, S_0x1bbebe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out_and";
    .port_info 3 /OUTPUT 1 "out_or";
    .port_info 4 /OUTPUT 1 "out_xor";
    .port_info 5 /OUTPUT 1 "out_nand";
    .port_info 6 /OUTPUT 1 "out_nor";
    .port_info 7 /OUTPUT 1 "out_xnor";
    .port_info 8 /OUTPUT 1 "out_anotb";
L_0x1c1b810 .functor AND 1, v0x1c18420_0, v0x1c184c0_0, C4<1>, C4<1>;
L_0x1c1b880 .functor OR 1, v0x1c18420_0, v0x1c184c0_0, C4<0>, C4<0>;
L_0x1c1b940 .functor XOR 1, v0x1c18420_0, v0x1c184c0_0, C4<0>, C4<0>;
L_0x1c1ba00 .functor AND 1, v0x1c18420_0, v0x1c184c0_0, C4<1>, C4<1>;
L_0x1c1ba90 .functor NOT 1, L_0x1c1ba00, C4<0>, C4<0>, C4<0>;
L_0x1c1bba0 .functor OR 1, v0x1c18420_0, v0x1c184c0_0, C4<0>, C4<0>;
L_0x1c1bc50 .functor NOT 1, L_0x1c1bba0, C4<0>, C4<0>, C4<0>;
L_0x1c1bd60 .functor XOR 1, v0x1c18420_0, v0x1c184c0_0, C4<0>, C4<0>;
L_0x1c1c260 .functor NOT 1, L_0x1c1bd60, C4<0>, C4<0>, C4<0>;
L_0x1c1c370 .functor NOT 1, v0x1c184c0_0, C4<0>, C4<0>, C4<0>;
L_0x1c1c460 .functor AND 1, v0x1c18420_0, L_0x1c1c370, C4<1>, C4<1>;
v0x1c18a80_0 .net *"_ivl_10", 0 0, L_0x1c1bba0;  1 drivers
v0x1c18b60_0 .net *"_ivl_14", 0 0, L_0x1c1bd60;  1 drivers
v0x1c18c40_0 .net *"_ivl_18", 0 0, L_0x1c1c370;  1 drivers
v0x1c18d00_0 .net *"_ivl_6", 0 0, L_0x1c1ba00;  1 drivers
v0x1c18de0_0 .net "a", 0 0, v0x1c18420_0;  alias, 1 drivers
v0x1c18f20_0 .net "b", 0 0, v0x1c184c0_0;  alias, 1 drivers
v0x1c19010_0 .net "out_and", 0 0, L_0x1c1b810;  alias, 1 drivers
v0x1c190d0_0 .net "out_anotb", 0 0, L_0x1c1c460;  alias, 1 drivers
v0x1c19190_0 .net "out_nand", 0 0, L_0x1c1ba90;  alias, 1 drivers
v0x1c192e0_0 .net "out_nor", 0 0, L_0x1c1bc50;  alias, 1 drivers
v0x1c193a0_0 .net "out_or", 0 0, L_0x1c1b880;  alias, 1 drivers
v0x1c19460_0 .net "out_xnor", 0 0, L_0x1c1c260;  alias, 1 drivers
v0x1c19520_0 .net "out_xor", 0 0, L_0x1c1b940;  alias, 1 drivers
S_0x1c19700 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 153, 3 153 0, S_0x1bbebe0;
 .timescale -12 -12;
E_0x1bb69f0 .event anyedge, v0x1c1ac70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c1ac70_0;
    %nor/r;
    %assign/vec4 v0x1c1ac70_0, 0;
    %wait E_0x1bb69f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c17c60;
T_3 ;
    %wait E_0x1bcd550;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1c184c0_0, 0;
    %assign/vec4 v0x1c18420_0, 0;
    %wait E_0x1bcce40;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1c184c0_0, 0;
    %assign/vec4 v0x1c18420_0, 0;
    %wait E_0x1bcce40;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1c184c0_0, 0;
    %assign/vec4 v0x1c18420_0, 0;
    %wait E_0x1bcce40;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1c184c0_0, 0;
    %assign/vec4 v0x1c18420_0, 0;
    %wait E_0x1bcce40;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1c184c0_0, 0;
    %assign/vec4 v0x1c18420_0, 0;
    %wait E_0x1bcd550;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c18220;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bccbf0;
    %vpi_func 3 58 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1c184c0_0, 0;
    %assign/vec4 v0x1c18420_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 59 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1bbebe0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c19fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c1ac70_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1bbebe0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c19fa0_0;
    %inv;
    %store/vec4 v0x1c19fa0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1bbebe0;
T_6 ;
    %vpi_call/w 3 116 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 117 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c18560_0, v0x1c1adb0_0, v0x1c19e60_0, v0x1c19f00_0, v0x1c1a170_0, v0x1c1a0d0_0, v0x1c1a7c0_0, v0x1c1a6f0_0, v0x1c1ab00_0, v0x1c1aa30_0, v0x1c1a480_0, v0x1c1a3b0_0, v0x1c1a620_0, v0x1c1a550_0, v0x1c1a960_0, v0x1c1a890_0, v0x1c1a2e0_0, v0x1c1a210_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1bbebe0;
T_7 ;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_and", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_and" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 164 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_or", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has no mismatches.", "out_or" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_xor", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 167 "$display", "Hint: Output '%s' has no mismatches.", "out_xor" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 168 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_nand", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 169 "$display", "Hint: Output '%s' has no mismatches.", "out_nand" {0 0 0};
T_7.7 ;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 170 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_nor", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 171 "$display", "Hint: Output '%s' has no mismatches.", "out_nor" {0 0 0};
T_7.9 ;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 172 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_xnor", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 173 "$display", "Hint: Output '%s' has no mismatches.", "out_xnor" {0 0 0};
T_7.11 ;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 174 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_anotb", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 175 "$display", "Hint: Output '%s' has no mismatches.", "out_anotb" {0 0 0};
T_7.13 ;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 177 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 178 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 179 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1bbebe0;
T_8 ;
    %wait E_0x1bccbf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c1abd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1abd0_0, 4, 32;
    %load/vec4 v0x1c1ad10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 190 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1abd0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c1abd0_0;
    %pushi/vec4 512, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1abd0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c1a170_0;
    %load/vec4 v0x1c1a170_0;
    %load/vec4 v0x1c1a0d0_0;
    %xor;
    %load/vec4 v0x1c1a170_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 194 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1abd0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1abd0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1c1a7c0_0;
    %load/vec4 v0x1c1a7c0_0;
    %load/vec4 v0x1c1a6f0_0;
    %xor;
    %load/vec4 v0x1c1a7c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 197 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1abd0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1abd0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1c1ab00_0;
    %load/vec4 v0x1c1ab00_0;
    %load/vec4 v0x1c1aa30_0;
    %xor;
    %load/vec4 v0x1c1ab00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 200 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1abd0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1abd0_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x1c1a480_0;
    %load/vec4 v0x1c1a480_0;
    %load/vec4 v0x1c1a3b0_0;
    %xor;
    %load/vec4 v0x1c1a480_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 203 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1abd0_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1abd0_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x1c1a620_0;
    %load/vec4 v0x1c1a620_0;
    %load/vec4 v0x1c1a550_0;
    %xor;
    %load/vec4 v0x1c1a620_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 206 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1abd0_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1abd0_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x1c1a960_0;
    %load/vec4 v0x1c1a960_0;
    %load/vec4 v0x1c1a890_0;
    %xor;
    %load/vec4 v0x1c1a960_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 209 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1abd0_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1abd0_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x1c1a2e0_0;
    %load/vec4 v0x1c1a2e0_0;
    %load/vec4 v0x1c1a210_0;
    %xor;
    %load/vec4 v0x1c1a2e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 212 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1abd0_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x1c1abd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1abd0_0, 4, 32;
T_8.28 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gates/gates_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth1/human/gates/iter0/response0/top_module.sv";
