module wideexpr_00456(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {((((4'sb0101)<(s5))>>({2'sb00,((~|(1'sb1))>>>((s1)+(3'sb101)))<<({4{u1}}),-(({3{1'sb1}})<<<(-(6'sb011111)))}))>({4{4'sb1100}}))>>>($signed((ctrl[2]?{4{$signed(s7)}}:4'sb0111))),(s0)<<<($signed({2'sb11}))};
  assign y1 = {4{{(2'sb01)>=((ctrl[4]?s5:(ctrl[6]?s5:s4))),$signed(((5'b10101)>>>(5'b01101))<<((1'sb0)<<(4'sb0111))),{s4,+(s1),(~&(2'sb00))<=(6'sb110000)},s2}}};
  assign y2 = u2;
  assign y3 = (ctrl[6]?(ctrl[2]?(+($signed((ctrl[6]?{4{4'sb1011}}:(s4)&(u2)))))>(1'sb1):(ctrl[0]?(ctrl[7]?{(ctrl[3]?$signed(6'sb110001):s4),((s0)<<<(u1))>>>(s1),(4'sb1001)^~((5'sb01000)>>(u1)),((2'sb01)>>(4'b0000))&((1'sb1)<<<(6'sb001001))}:({{u7},^(s2),{u0,u4}})>>>(4'sb1001)):{4{(+(3'sb001))>>(((4'sb0000)+(s1))<($signed(4'b1000)))}})):s4);
  assign y4 = +((5'sb01100)-(1'sb0));
  assign y5 = (ctrl[3]?($unsigned((s1)^((ctrl[5]?(5'sb00011)>>>(u7):6'sb011001))))<<<({4{^(5'sb01000)}}):{(2'sb11)<<(((s0)<<<($signed(s1)))>>>((~|(s1))-((2'b11)&(s1)))),s6});
  assign y6 = (((+(+(5'sb01011)))|(s5))-($signed(4'sb0010)))^~(((ctrl[6]?(ctrl[6]?3'sb000:$signed(3'sb100)):($signed(s4))+((4'sb0001)<<<(6'sb000101))))<<((ctrl[2]?5'b11101:(5'b10100)>>>(s3))));
  assign y7 = (ctrl[6]?(ctrl[6]?-(((4'sb1001)<<(s5))<<<((s4)^({(ctrl[7]?s4:2'sb11)}))):1'sb0):$signed(s5));
endmodule
