
LAB2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002520  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  0800262c  0800262c  0001262c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002650  08002650  00020018  2**0
                  CONTENTS
  4 .ARM          00000000  08002650  08002650  00020018  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002650  08002650  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002650  08002650  00012650  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002654  08002654  00012654  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08002658  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000098  20000018  08002670  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000b0  08002670  000200b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008920  00000000  00000000  00020041  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000167a  00000000  00000000  00028961  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000970  00000000  00000000  00029fe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008b8  00000000  00000000  0002a950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016460  00000000  00000000  0002b208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009c68  00000000  00000000  00041668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008200d  00000000  00000000  0004b2d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cd2dd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002690  00000000  00000000  000cd330  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000018 	.word	0x20000018
 8000128:	00000000 	.word	0x00000000
 800012c:	08002614 	.word	0x08002614

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000001c 	.word	0x2000001c
 8000148:	08002614 	.word	0x08002614

0800014c <setTimer1>:
int timer1_counter = 0;
int timer2_flag = 1;
int timer2_counter = 0;
int TIMER_CYCLE = 10;
void setTimer1(int time)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	timer1_counter = time / TIMER_CYCLE;
 8000154:	4b07      	ldr	r3, [pc, #28]	; (8000174 <setTimer1+0x28>)
 8000156:	681b      	ldr	r3, [r3, #0]
 8000158:	687a      	ldr	r2, [r7, #4]
 800015a:	fb92 f3f3 	sdiv	r3, r2, r3
 800015e:	4a06      	ldr	r2, [pc, #24]	; (8000178 <setTimer1+0x2c>)
 8000160:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8000162:	4b06      	ldr	r3, [pc, #24]	; (800017c <setTimer1+0x30>)
 8000164:	2200      	movs	r2, #0
 8000166:	601a      	str	r2, [r3, #0]
}
 8000168:	bf00      	nop
 800016a:	370c      	adds	r7, #12
 800016c:	46bd      	mov	sp, r7
 800016e:	bc80      	pop	{r7}
 8000170:	4770      	bx	lr
 8000172:	bf00      	nop
 8000174:	20000008 	.word	0x20000008
 8000178:	20000038 	.word	0x20000038
 800017c:	20000000 	.word	0x20000000

08000180 <setTimer2>:
void setTimer2(int time)
{
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	timer2_counter = time / TIMER_CYCLE;
 8000188:	4b07      	ldr	r3, [pc, #28]	; (80001a8 <setTimer2+0x28>)
 800018a:	681b      	ldr	r3, [r3, #0]
 800018c:	687a      	ldr	r2, [r7, #4]
 800018e:	fb92 f3f3 	sdiv	r3, r2, r3
 8000192:	4a06      	ldr	r2, [pc, #24]	; (80001ac <setTimer2+0x2c>)
 8000194:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8000196:	4b06      	ldr	r3, [pc, #24]	; (80001b0 <setTimer2+0x30>)
 8000198:	2200      	movs	r2, #0
 800019a:	601a      	str	r2, [r3, #0]
}
 800019c:	bf00      	nop
 800019e:	370c      	adds	r7, #12
 80001a0:	46bd      	mov	sp, r7
 80001a2:	bc80      	pop	{r7}
 80001a4:	4770      	bx	lr
 80001a6:	bf00      	nop
 80001a8:	20000008 	.word	0x20000008
 80001ac:	2000003c 	.word	0x2000003c
 80001b0:	20000004 	.word	0x20000004

080001b4 <timerRun>:

void timerRun()
{
 80001b4:	b480      	push	{r7}
 80001b6:	af00      	add	r7, sp, #0
	if(timer1_counter > 0)
 80001b8:	4b11      	ldr	r3, [pc, #68]	; (8000200 <timerRun+0x4c>)
 80001ba:	681b      	ldr	r3, [r3, #0]
 80001bc:	2b00      	cmp	r3, #0
 80001be:	dd0b      	ble.n	80001d8 <timerRun+0x24>
	{
		timer1_counter--;
 80001c0:	4b0f      	ldr	r3, [pc, #60]	; (8000200 <timerRun+0x4c>)
 80001c2:	681b      	ldr	r3, [r3, #0]
 80001c4:	3b01      	subs	r3, #1
 80001c6:	4a0e      	ldr	r2, [pc, #56]	; (8000200 <timerRun+0x4c>)
 80001c8:	6013      	str	r3, [r2, #0]
		if(timer1_counter <= 0)
 80001ca:	4b0d      	ldr	r3, [pc, #52]	; (8000200 <timerRun+0x4c>)
 80001cc:	681b      	ldr	r3, [r3, #0]
 80001ce:	2b00      	cmp	r3, #0
 80001d0:	dc02      	bgt.n	80001d8 <timerRun+0x24>
		{
			timer1_flag = 1;
 80001d2:	4b0c      	ldr	r3, [pc, #48]	; (8000204 <timerRun+0x50>)
 80001d4:	2201      	movs	r2, #1
 80001d6:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer2_counter > 0)
 80001d8:	4b0b      	ldr	r3, [pc, #44]	; (8000208 <timerRun+0x54>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	2b00      	cmp	r3, #0
 80001de:	dd0b      	ble.n	80001f8 <timerRun+0x44>
    {
		timer2_counter--;
 80001e0:	4b09      	ldr	r3, [pc, #36]	; (8000208 <timerRun+0x54>)
 80001e2:	681b      	ldr	r3, [r3, #0]
 80001e4:	3b01      	subs	r3, #1
 80001e6:	4a08      	ldr	r2, [pc, #32]	; (8000208 <timerRun+0x54>)
 80001e8:	6013      	str	r3, [r2, #0]
		if(timer2_counter <= 0)
 80001ea:	4b07      	ldr	r3, [pc, #28]	; (8000208 <timerRun+0x54>)
 80001ec:	681b      	ldr	r3, [r3, #0]
 80001ee:	2b00      	cmp	r3, #0
 80001f0:	dc02      	bgt.n	80001f8 <timerRun+0x44>
		{
			timer2_flag = 1;
 80001f2:	4b06      	ldr	r3, [pc, #24]	; (800020c <timerRun+0x58>)
 80001f4:	2201      	movs	r2, #1
 80001f6:	601a      	str	r2, [r3, #0]
		}
	}
}
 80001f8:	bf00      	nop
 80001fa:	46bd      	mov	sp, r7
 80001fc:	bc80      	pop	{r7}
 80001fe:	4770      	bx	lr
 8000200:	20000038 	.word	0x20000038
 8000204:	20000000 	.word	0x20000000
 8000208:	2000003c 	.word	0x2000003c
 800020c:	20000004 	.word	0x20000004

08000210 <updateClockBuffer>:
void updateClockBuffer()
{
 8000210:	b480      	push	{r7}
 8000212:	af00      	add	r7, sp, #0
	if(hour < 10)
 8000214:	4b43      	ldr	r3, [pc, #268]	; (8000324 <updateClockBuffer+0x114>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	2b09      	cmp	r3, #9
 800021a:	dc06      	bgt.n	800022a <updateClockBuffer+0x1a>
	{
		led_buffer[1] = hour;
 800021c:	4b41      	ldr	r3, [pc, #260]	; (8000324 <updateClockBuffer+0x114>)
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	4a41      	ldr	r2, [pc, #260]	; (8000328 <updateClockBuffer+0x118>)
 8000222:	6053      	str	r3, [r2, #4]
		led_buffer[0] = 0;
 8000224:	4b40      	ldr	r3, [pc, #256]	; (8000328 <updateClockBuffer+0x118>)
 8000226:	2200      	movs	r2, #0
 8000228:	601a      	str	r2, [r3, #0]
	}

	if(hour >= 10 && hour <= 24)
 800022a:	4b3e      	ldr	r3, [pc, #248]	; (8000324 <updateClockBuffer+0x114>)
 800022c:	681b      	ldr	r3, [r3, #0]
 800022e:	2b09      	cmp	r3, #9
 8000230:	dd1c      	ble.n	800026c <updateClockBuffer+0x5c>
 8000232:	4b3c      	ldr	r3, [pc, #240]	; (8000324 <updateClockBuffer+0x114>)
 8000234:	681b      	ldr	r3, [r3, #0]
 8000236:	2b18      	cmp	r3, #24
 8000238:	dc18      	bgt.n	800026c <updateClockBuffer+0x5c>
	{
		led_buffer[0] = hour / 10;
 800023a:	4b3a      	ldr	r3, [pc, #232]	; (8000324 <updateClockBuffer+0x114>)
 800023c:	681b      	ldr	r3, [r3, #0]
 800023e:	4a3b      	ldr	r2, [pc, #236]	; (800032c <updateClockBuffer+0x11c>)
 8000240:	fb82 1203 	smull	r1, r2, r2, r3
 8000244:	1092      	asrs	r2, r2, #2
 8000246:	17db      	asrs	r3, r3, #31
 8000248:	1ad3      	subs	r3, r2, r3
 800024a:	4a37      	ldr	r2, [pc, #220]	; (8000328 <updateClockBuffer+0x118>)
 800024c:	6013      	str	r3, [r2, #0]
		led_buffer[1] = hour % 10;
 800024e:	4b35      	ldr	r3, [pc, #212]	; (8000324 <updateClockBuffer+0x114>)
 8000250:	6819      	ldr	r1, [r3, #0]
 8000252:	4b36      	ldr	r3, [pc, #216]	; (800032c <updateClockBuffer+0x11c>)
 8000254:	fb83 2301 	smull	r2, r3, r3, r1
 8000258:	109a      	asrs	r2, r3, #2
 800025a:	17cb      	asrs	r3, r1, #31
 800025c:	1ad2      	subs	r2, r2, r3
 800025e:	4613      	mov	r3, r2
 8000260:	009b      	lsls	r3, r3, #2
 8000262:	4413      	add	r3, r2
 8000264:	005b      	lsls	r3, r3, #1
 8000266:	1aca      	subs	r2, r1, r3
 8000268:	4b2f      	ldr	r3, [pc, #188]	; (8000328 <updateClockBuffer+0x118>)
 800026a:	605a      	str	r2, [r3, #4]
	}

	if(minute < 10)
 800026c:	4b30      	ldr	r3, [pc, #192]	; (8000330 <updateClockBuffer+0x120>)
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	2b09      	cmp	r3, #9
 8000272:	dc06      	bgt.n	8000282 <updateClockBuffer+0x72>
	{
		led_buffer[2] = 0;
 8000274:	4b2c      	ldr	r3, [pc, #176]	; (8000328 <updateClockBuffer+0x118>)
 8000276:	2200      	movs	r2, #0
 8000278:	609a      	str	r2, [r3, #8]
		led_buffer[3] = minute;
 800027a:	4b2d      	ldr	r3, [pc, #180]	; (8000330 <updateClockBuffer+0x120>)
 800027c:	681b      	ldr	r3, [r3, #0]
 800027e:	4a2a      	ldr	r2, [pc, #168]	; (8000328 <updateClockBuffer+0x118>)
 8000280:	60d3      	str	r3, [r2, #12]
	}

	if(minute >= 10 && minute <= 60)
 8000282:	4b2b      	ldr	r3, [pc, #172]	; (8000330 <updateClockBuffer+0x120>)
 8000284:	681b      	ldr	r3, [r3, #0]
 8000286:	2b09      	cmp	r3, #9
 8000288:	dd1c      	ble.n	80002c4 <updateClockBuffer+0xb4>
 800028a:	4b29      	ldr	r3, [pc, #164]	; (8000330 <updateClockBuffer+0x120>)
 800028c:	681b      	ldr	r3, [r3, #0]
 800028e:	2b3c      	cmp	r3, #60	; 0x3c
 8000290:	dc18      	bgt.n	80002c4 <updateClockBuffer+0xb4>
	{
		led_buffer[2] = minute / 10;
 8000292:	4b27      	ldr	r3, [pc, #156]	; (8000330 <updateClockBuffer+0x120>)
 8000294:	681b      	ldr	r3, [r3, #0]
 8000296:	4a25      	ldr	r2, [pc, #148]	; (800032c <updateClockBuffer+0x11c>)
 8000298:	fb82 1203 	smull	r1, r2, r2, r3
 800029c:	1092      	asrs	r2, r2, #2
 800029e:	17db      	asrs	r3, r3, #31
 80002a0:	1ad3      	subs	r3, r2, r3
 80002a2:	4a21      	ldr	r2, [pc, #132]	; (8000328 <updateClockBuffer+0x118>)
 80002a4:	6093      	str	r3, [r2, #8]
		led_buffer[3] = minute % 10;
 80002a6:	4b22      	ldr	r3, [pc, #136]	; (8000330 <updateClockBuffer+0x120>)
 80002a8:	6819      	ldr	r1, [r3, #0]
 80002aa:	4b20      	ldr	r3, [pc, #128]	; (800032c <updateClockBuffer+0x11c>)
 80002ac:	fb83 2301 	smull	r2, r3, r3, r1
 80002b0:	109a      	asrs	r2, r3, #2
 80002b2:	17cb      	asrs	r3, r1, #31
 80002b4:	1ad2      	subs	r2, r2, r3
 80002b6:	4613      	mov	r3, r2
 80002b8:	009b      	lsls	r3, r3, #2
 80002ba:	4413      	add	r3, r2
 80002bc:	005b      	lsls	r3, r3, #1
 80002be:	1aca      	subs	r2, r1, r3
 80002c0:	4b19      	ldr	r3, [pc, #100]	; (8000328 <updateClockBuffer+0x118>)
 80002c2:	60da      	str	r2, [r3, #12]
	}
	if(second < 10)
 80002c4:	4b1b      	ldr	r3, [pc, #108]	; (8000334 <updateClockBuffer+0x124>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	2b09      	cmp	r3, #9
 80002ca:	dc06      	bgt.n	80002da <updateClockBuffer+0xca>
	{
		led_buffer[4] = 0;
 80002cc:	4b16      	ldr	r3, [pc, #88]	; (8000328 <updateClockBuffer+0x118>)
 80002ce:	2200      	movs	r2, #0
 80002d0:	611a      	str	r2, [r3, #16]
		led_buffer[5] = second;
 80002d2:	4b18      	ldr	r3, [pc, #96]	; (8000334 <updateClockBuffer+0x124>)
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	4a14      	ldr	r2, [pc, #80]	; (8000328 <updateClockBuffer+0x118>)
 80002d8:	6153      	str	r3, [r2, #20]
	}
	if(second >= 10 && second <= 60)
 80002da:	4b16      	ldr	r3, [pc, #88]	; (8000334 <updateClockBuffer+0x124>)
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	2b09      	cmp	r3, #9
 80002e0:	dd1c      	ble.n	800031c <updateClockBuffer+0x10c>
 80002e2:	4b14      	ldr	r3, [pc, #80]	; (8000334 <updateClockBuffer+0x124>)
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	2b3c      	cmp	r3, #60	; 0x3c
 80002e8:	dc18      	bgt.n	800031c <updateClockBuffer+0x10c>
	{
		led_buffer[4] = second / 10;
 80002ea:	4b12      	ldr	r3, [pc, #72]	; (8000334 <updateClockBuffer+0x124>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	4a0f      	ldr	r2, [pc, #60]	; (800032c <updateClockBuffer+0x11c>)
 80002f0:	fb82 1203 	smull	r1, r2, r2, r3
 80002f4:	1092      	asrs	r2, r2, #2
 80002f6:	17db      	asrs	r3, r3, #31
 80002f8:	1ad3      	subs	r3, r2, r3
 80002fa:	4a0b      	ldr	r2, [pc, #44]	; (8000328 <updateClockBuffer+0x118>)
 80002fc:	6113      	str	r3, [r2, #16]
		led_buffer[5] = second % 10;
 80002fe:	4b0d      	ldr	r3, [pc, #52]	; (8000334 <updateClockBuffer+0x124>)
 8000300:	6819      	ldr	r1, [r3, #0]
 8000302:	4b0a      	ldr	r3, [pc, #40]	; (800032c <updateClockBuffer+0x11c>)
 8000304:	fb83 2301 	smull	r2, r3, r3, r1
 8000308:	109a      	asrs	r2, r3, #2
 800030a:	17cb      	asrs	r3, r1, #31
 800030c:	1ad2      	subs	r2, r2, r3
 800030e:	4613      	mov	r3, r2
 8000310:	009b      	lsls	r3, r3, #2
 8000312:	4413      	add	r3, r2
 8000314:	005b      	lsls	r3, r3, #1
 8000316:	1aca      	subs	r2, r1, r3
 8000318:	4b03      	ldr	r3, [pc, #12]	; (8000328 <updateClockBuffer+0x118>)
 800031a:	615a      	str	r2, [r3, #20]
	}
}
 800031c:	bf00      	nop
 800031e:	46bd      	mov	sp, r7
 8000320:	bc80      	pop	{r7}
 8000322:	4770      	bx	lr
 8000324:	20000060 	.word	0x20000060
 8000328:	20000044 	.word	0x20000044
 800032c:	66666667 	.word	0x66666667
 8000330:	2000005c 	.word	0x2000005c
 8000334:	20000040 	.word	0x20000040

08000338 <update7SEG>:

void update7SEG(int index)
{
 8000338:	b580      	push	{r7, lr}
 800033a:	b082      	sub	sp, #8
 800033c:	af00      	add	r7, sp, #0
 800033e:	6078      	str	r0, [r7, #4]
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	2b03      	cmp	r3, #3
 8000344:	f200 8447 	bhi.w	8000bd6 <update7SEG+0x89e>
 8000348:	a201      	add	r2, pc, #4	; (adr r2, 8000350 <update7SEG+0x18>)
 800034a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800034e:	bf00      	nop
 8000350:	08000361 	.word	0x08000361
 8000354:	0800056d 	.word	0x0800056d
 8000358:	08000789 	.word	0x08000789
 800035c:	080009b9 	.word	0x080009b9
	switch(index)
		{
		    case 0:
		      if(index_led >= 0 && index_led <= 3)
 8000360:	4bc3      	ldr	r3, [pc, #780]	; (8000670 <update7SEG+0x338>)
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	2b00      	cmp	r3, #0
 8000366:	f2c0 8438 	blt.w	8000bda <update7SEG+0x8a2>
 800036a:	4bc1      	ldr	r3, [pc, #772]	; (8000670 <update7SEG+0x338>)
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	2b03      	cmp	r3, #3
 8000370:	f300 8433 	bgt.w	8000bda <update7SEG+0x8a2>
		      {
		    	switch(led_buffer[index_led])
 8000374:	4bbe      	ldr	r3, [pc, #760]	; (8000670 <update7SEG+0x338>)
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	4abe      	ldr	r2, [pc, #760]	; (8000674 <update7SEG+0x33c>)
 800037a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800037e:	2b09      	cmp	r3, #9
 8000380:	f200 80ef 	bhi.w	8000562 <update7SEG+0x22a>
 8000384:	a201      	add	r2, pc, #4	; (adr r2, 800038c <update7SEG+0x54>)
 8000386:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800038a:	bf00      	nop
 800038c:	080003b5 	.word	0x080003b5
 8000390:	080003e1 	.word	0x080003e1
 8000394:	0800040d 	.word	0x0800040d
 8000398:	08000439 	.word	0x08000439
 800039c:	08000465 	.word	0x08000465
 80003a0:	08000491 	.word	0x08000491
 80003a4:	080004bd 	.word	0x080004bd
 80003a8:	080004e9 	.word	0x080004e9
 80003ac:	08000515 	.word	0x08000515
 80003b0:	08000537 	.word	0x08000537
		    	{
		    	    case 0:
		    	    	 HAL_GPIO_WritePin(GPIOA, EN0_Pin, RESET);
 80003b4:	2200      	movs	r2, #0
 80003b6:	2140      	movs	r1, #64	; 0x40
 80003b8:	48af      	ldr	r0, [pc, #700]	; (8000678 <update7SEG+0x340>)
 80003ba:	f001 f915 	bl	80015e8 <HAL_GPIO_WritePin>
		    	    	 HAL_GPIO_WritePin(GPIOA, EN1_Pin | EN2_Pin | EN3_Pin, SET);
 80003be:	2201      	movs	r2, #1
 80003c0:	f44f 7160 	mov.w	r1, #896	; 0x380
 80003c4:	48ac      	ldr	r0, [pc, #688]	; (8000678 <update7SEG+0x340>)
 80003c6:	f001 f90f 	bl	80015e8 <HAL_GPIO_WritePin>
		    	    	 HAL_GPIO_WritePin(GPIOB, SEG_6_Pin, SET);
 80003ca:	2201      	movs	r2, #1
 80003cc:	2140      	movs	r1, #64	; 0x40
 80003ce:	48ab      	ldr	r0, [pc, #684]	; (800067c <update7SEG+0x344>)
 80003d0:	f001 f90a 	bl	80015e8 <HAL_GPIO_WritePin>
		    	    	 HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_1_Pin | SEG_2_Pin | SEG_3_Pin | SEG_4_Pin | SEG_5_Pin , RESET);
 80003d4:	2200      	movs	r2, #0
 80003d6:	213f      	movs	r1, #63	; 0x3f
 80003d8:	48a8      	ldr	r0, [pc, #672]	; (800067c <update7SEG+0x344>)
 80003da:	f001 f905 	bl	80015e8 <HAL_GPIO_WritePin>
		    	         break;
 80003de:	e0c1      	b.n	8000564 <update7SEG+0x22c>
		    	    case 1:
		    	    	 HAL_GPIO_WritePin(GPIOA, EN0_Pin, RESET);
 80003e0:	2200      	movs	r2, #0
 80003e2:	2140      	movs	r1, #64	; 0x40
 80003e4:	48a4      	ldr	r0, [pc, #656]	; (8000678 <update7SEG+0x340>)
 80003e6:	f001 f8ff 	bl	80015e8 <HAL_GPIO_WritePin>
		    	    	 HAL_GPIO_WritePin(GPIOA, EN1_Pin | EN2_Pin | EN3_Pin, SET);
 80003ea:	2201      	movs	r2, #1
 80003ec:	f44f 7160 	mov.w	r1, #896	; 0x380
 80003f0:	48a1      	ldr	r0, [pc, #644]	; (8000678 <update7SEG+0x340>)
 80003f2:	f001 f8f9 	bl	80015e8 <HAL_GPIO_WritePin>
		    	    	 HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_3_Pin | SEG_4_Pin | SEG_5_Pin | SEG_6_Pin, SET);
 80003f6:	2201      	movs	r2, #1
 80003f8:	2179      	movs	r1, #121	; 0x79
 80003fa:	48a0      	ldr	r0, [pc, #640]	; (800067c <update7SEG+0x344>)
 80003fc:	f001 f8f4 	bl	80015e8 <HAL_GPIO_WritePin>
		    	    	 HAL_GPIO_WritePin(GPIOB, SEG_1_Pin | SEG_2_Pin, RESET);
 8000400:	2200      	movs	r2, #0
 8000402:	2106      	movs	r1, #6
 8000404:	489d      	ldr	r0, [pc, #628]	; (800067c <update7SEG+0x344>)
 8000406:	f001 f8ef 	bl	80015e8 <HAL_GPIO_WritePin>
		    	    	 break;
 800040a:	e0ab      	b.n	8000564 <update7SEG+0x22c>
		    	    case 2:
		    	    	HAL_GPIO_WritePin(GPIOA, EN0_Pin, RESET);
 800040c:	2200      	movs	r2, #0
 800040e:	2140      	movs	r1, #64	; 0x40
 8000410:	4899      	ldr	r0, [pc, #612]	; (8000678 <update7SEG+0x340>)
 8000412:	f001 f8e9 	bl	80015e8 <HAL_GPIO_WritePin>
		    	        HAL_GPIO_WritePin(GPIOA, EN1_Pin | EN2_Pin | EN3_Pin, SET);
 8000416:	2201      	movs	r2, #1
 8000418:	f44f 7160 	mov.w	r1, #896	; 0x380
 800041c:	4896      	ldr	r0, [pc, #600]	; (8000678 <update7SEG+0x340>)
 800041e:	f001 f8e3 	bl	80015e8 <HAL_GPIO_WritePin>
		    	    	HAL_GPIO_WritePin(GPIOB, SEG_2_Pin | SEG_5_Pin , SET);
 8000422:	2201      	movs	r2, #1
 8000424:	2124      	movs	r1, #36	; 0x24
 8000426:	4895      	ldr	r0, [pc, #596]	; (800067c <update7SEG+0x344>)
 8000428:	f001 f8de 	bl	80015e8 <HAL_GPIO_WritePin>
		    	        HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_1_Pin |SEG_3_Pin | SEG_4_Pin | SEG_6_Pin, RESET);
 800042c:	2200      	movs	r2, #0
 800042e:	215b      	movs	r1, #91	; 0x5b
 8000430:	4892      	ldr	r0, [pc, #584]	; (800067c <update7SEG+0x344>)
 8000432:	f001 f8d9 	bl	80015e8 <HAL_GPIO_WritePin>
		    	        break;
 8000436:	e095      	b.n	8000564 <update7SEG+0x22c>
		    	    case 3:
		    	    	HAL_GPIO_WritePin(GPIOA, EN0_Pin, RESET);
 8000438:	2200      	movs	r2, #0
 800043a:	2140      	movs	r1, #64	; 0x40
 800043c:	488e      	ldr	r0, [pc, #568]	; (8000678 <update7SEG+0x340>)
 800043e:	f001 f8d3 	bl	80015e8 <HAL_GPIO_WritePin>
		    	    	HAL_GPIO_WritePin(GPIOA, EN1_Pin | EN2_Pin | EN3_Pin, SET);
 8000442:	2201      	movs	r2, #1
 8000444:	f44f 7160 	mov.w	r1, #896	; 0x380
 8000448:	488b      	ldr	r0, [pc, #556]	; (8000678 <update7SEG+0x340>)
 800044a:	f001 f8cd 	bl	80015e8 <HAL_GPIO_WritePin>
		    	        HAL_GPIO_WritePin(GPIOB, SEG_4_Pin | SEG_5_Pin , SET);
 800044e:	2201      	movs	r2, #1
 8000450:	2130      	movs	r1, #48	; 0x30
 8000452:	488a      	ldr	r0, [pc, #552]	; (800067c <update7SEG+0x344>)
 8000454:	f001 f8c8 	bl	80015e8 <HAL_GPIO_WritePin>
		    	    	HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_1_Pin |SEG_2_Pin | SEG_3_Pin | SEG_6_Pin, RESET);
 8000458:	2200      	movs	r2, #0
 800045a:	214f      	movs	r1, #79	; 0x4f
 800045c:	4887      	ldr	r0, [pc, #540]	; (800067c <update7SEG+0x344>)
 800045e:	f001 f8c3 	bl	80015e8 <HAL_GPIO_WritePin>
		    	    	break;
 8000462:	e07f      	b.n	8000564 <update7SEG+0x22c>
		    	    case 4:
		    	    	HAL_GPIO_WritePin(GPIOA, EN0_Pin, RESET);
 8000464:	2200      	movs	r2, #0
 8000466:	2140      	movs	r1, #64	; 0x40
 8000468:	4883      	ldr	r0, [pc, #524]	; (8000678 <update7SEG+0x340>)
 800046a:	f001 f8bd 	bl	80015e8 <HAL_GPIO_WritePin>
		    	    	HAL_GPIO_WritePin(GPIOA, EN1_Pin | EN2_Pin | EN3_Pin, SET);
 800046e:	2201      	movs	r2, #1
 8000470:	f44f 7160 	mov.w	r1, #896	; 0x380
 8000474:	4880      	ldr	r0, [pc, #512]	; (8000678 <update7SEG+0x340>)
 8000476:	f001 f8b7 	bl	80015e8 <HAL_GPIO_WritePin>
		    	    	HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_3_Pin | SEG_4_Pin , SET);
 800047a:	2201      	movs	r2, #1
 800047c:	2119      	movs	r1, #25
 800047e:	487f      	ldr	r0, [pc, #508]	; (800067c <update7SEG+0x344>)
 8000480:	f001 f8b2 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_1_Pin |SEG_2_Pin | SEG_5_Pin | SEG_6_Pin, RESET);
 8000484:	2200      	movs	r2, #0
 8000486:	2166      	movs	r1, #102	; 0x66
 8000488:	487c      	ldr	r0, [pc, #496]	; (800067c <update7SEG+0x344>)
 800048a:	f001 f8ad 	bl	80015e8 <HAL_GPIO_WritePin>
		    	    	break;
 800048e:	e069      	b.n	8000564 <update7SEG+0x22c>
		    	    case 5:
		    	    	HAL_GPIO_WritePin(GPIOA, EN0_Pin, RESET);
 8000490:	2200      	movs	r2, #0
 8000492:	2140      	movs	r1, #64	; 0x40
 8000494:	4878      	ldr	r0, [pc, #480]	; (8000678 <update7SEG+0x340>)
 8000496:	f001 f8a7 	bl	80015e8 <HAL_GPIO_WritePin>
		    	    	HAL_GPIO_WritePin(GPIOA, EN1_Pin | EN2_Pin | EN3_Pin, SET);
 800049a:	2201      	movs	r2, #1
 800049c:	f44f 7160 	mov.w	r1, #896	; 0x380
 80004a0:	4875      	ldr	r0, [pc, #468]	; (8000678 <update7SEG+0x340>)
 80004a2:	f001 f8a1 	bl	80015e8 <HAL_GPIO_WritePin>
		    	        HAL_GPIO_WritePin(GPIOB, SEG_1_Pin | SEG_4_Pin , SET);
 80004a6:	2201      	movs	r2, #1
 80004a8:	2112      	movs	r1, #18
 80004aa:	4874      	ldr	r0, [pc, #464]	; (800067c <update7SEG+0x344>)
 80004ac:	f001 f89c 	bl	80015e8 <HAL_GPIO_WritePin>
		    	    	HAL_GPIO_WritePin(GPIOB, SEG_0_Pin |SEG_2_Pin | SEG_3_Pin | SEG_5_Pin | SEG_6_Pin, RESET);
 80004b0:	2200      	movs	r2, #0
 80004b2:	216d      	movs	r1, #109	; 0x6d
 80004b4:	4871      	ldr	r0, [pc, #452]	; (800067c <update7SEG+0x344>)
 80004b6:	f001 f897 	bl	80015e8 <HAL_GPIO_WritePin>
		    	        break;
 80004ba:	e053      	b.n	8000564 <update7SEG+0x22c>
		    	    case 6:
		    	    	HAL_GPIO_WritePin(GPIOA, EN0_Pin, RESET);
 80004bc:	2200      	movs	r2, #0
 80004be:	2140      	movs	r1, #64	; 0x40
 80004c0:	486d      	ldr	r0, [pc, #436]	; (8000678 <update7SEG+0x340>)
 80004c2:	f001 f891 	bl	80015e8 <HAL_GPIO_WritePin>
		    	        HAL_GPIO_WritePin(GPIOA, EN1_Pin | EN2_Pin | EN3_Pin, SET);
 80004c6:	2201      	movs	r2, #1
 80004c8:	f44f 7160 	mov.w	r1, #896	; 0x380
 80004cc:	486a      	ldr	r0, [pc, #424]	; (8000678 <update7SEG+0x340>)
 80004ce:	f001 f88b 	bl	80015e8 <HAL_GPIO_WritePin>
		    	        HAL_GPIO_WritePin(GPIOB, SEG_1_Pin , SET);
 80004d2:	2201      	movs	r2, #1
 80004d4:	2102      	movs	r1, #2
 80004d6:	4869      	ldr	r0, [pc, #420]	; (800067c <update7SEG+0x344>)
 80004d8:	f001 f886 	bl	80015e8 <HAL_GPIO_WritePin>
		    	        HAL_GPIO_WritePin(GPIOB, SEG_0_Pin |SEG_2_Pin | SEG_3_Pin | SEG_4_Pin | SEG_5_Pin | SEG_6_Pin, RESET);
 80004dc:	2200      	movs	r2, #0
 80004de:	217d      	movs	r1, #125	; 0x7d
 80004e0:	4866      	ldr	r0, [pc, #408]	; (800067c <update7SEG+0x344>)
 80004e2:	f001 f881 	bl	80015e8 <HAL_GPIO_WritePin>
		    	        break;
 80004e6:	e03d      	b.n	8000564 <update7SEG+0x22c>
		    	    case 7:
		    	    	HAL_GPIO_WritePin(GPIOA, EN0_Pin, RESET);
 80004e8:	2200      	movs	r2, #0
 80004ea:	2140      	movs	r1, #64	; 0x40
 80004ec:	4862      	ldr	r0, [pc, #392]	; (8000678 <update7SEG+0x340>)
 80004ee:	f001 f87b 	bl	80015e8 <HAL_GPIO_WritePin>
		    	    	HAL_GPIO_WritePin(GPIOA, EN1_Pin | EN2_Pin | EN3_Pin, SET);
 80004f2:	2201      	movs	r2, #1
 80004f4:	f44f 7160 	mov.w	r1, #896	; 0x380
 80004f8:	485f      	ldr	r0, [pc, #380]	; (8000678 <update7SEG+0x340>)
 80004fa:	f001 f875 	bl	80015e8 <HAL_GPIO_WritePin>
		    	    	HAL_GPIO_WritePin(GPIOB, SEG_3_Pin | SEG_4_Pin | SEG_5_Pin | SEG_6_Pin, SET);
 80004fe:	2201      	movs	r2, #1
 8000500:	2178      	movs	r1, #120	; 0x78
 8000502:	485e      	ldr	r0, [pc, #376]	; (800067c <update7SEG+0x344>)
 8000504:	f001 f870 	bl	80015e8 <HAL_GPIO_WritePin>
		    	        HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_1_Pin | SEG_2_Pin, RESET);
 8000508:	2200      	movs	r2, #0
 800050a:	2107      	movs	r1, #7
 800050c:	485b      	ldr	r0, [pc, #364]	; (800067c <update7SEG+0x344>)
 800050e:	f001 f86b 	bl	80015e8 <HAL_GPIO_WritePin>
		    	        break;
 8000512:	e027      	b.n	8000564 <update7SEG+0x22c>
		    	    case 8:
		    	    	HAL_GPIO_WritePin(GPIOA, EN0_Pin, RESET);
 8000514:	2200      	movs	r2, #0
 8000516:	2140      	movs	r1, #64	; 0x40
 8000518:	4857      	ldr	r0, [pc, #348]	; (8000678 <update7SEG+0x340>)
 800051a:	f001 f865 	bl	80015e8 <HAL_GPIO_WritePin>
		    	    	HAL_GPIO_WritePin(GPIOA, EN1_Pin | EN2_Pin | EN3_Pin, SET);
 800051e:	2201      	movs	r2, #1
 8000520:	f44f 7160 	mov.w	r1, #896	; 0x380
 8000524:	4854      	ldr	r0, [pc, #336]	; (8000678 <update7SEG+0x340>)
 8000526:	f001 f85f 	bl	80015e8 <HAL_GPIO_WritePin>
		    	        HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_1_Pin | SEG_2_Pin | SEG_3_Pin | SEG_4_Pin | SEG_5_Pin | SEG_6_Pin , RESET);
 800052a:	2200      	movs	r2, #0
 800052c:	217f      	movs	r1, #127	; 0x7f
 800052e:	4853      	ldr	r0, [pc, #332]	; (800067c <update7SEG+0x344>)
 8000530:	f001 f85a 	bl	80015e8 <HAL_GPIO_WritePin>
		    	        break;
 8000534:	e016      	b.n	8000564 <update7SEG+0x22c>
		    	    case 9:
		    	    	HAL_GPIO_WritePin(GPIOA, EN0_Pin, RESET);
 8000536:	2200      	movs	r2, #0
 8000538:	2140      	movs	r1, #64	; 0x40
 800053a:	484f      	ldr	r0, [pc, #316]	; (8000678 <update7SEG+0x340>)
 800053c:	f001 f854 	bl	80015e8 <HAL_GPIO_WritePin>
		    	    	HAL_GPIO_WritePin(GPIOA, EN1_Pin | EN2_Pin | EN3_Pin, SET);
 8000540:	2201      	movs	r2, #1
 8000542:	f44f 7160 	mov.w	r1, #896	; 0x380
 8000546:	484c      	ldr	r0, [pc, #304]	; (8000678 <update7SEG+0x340>)
 8000548:	f001 f84e 	bl	80015e8 <HAL_GPIO_WritePin>
		    	    	HAL_GPIO_WritePin(GPIOB, SEG_4_Pin, SET);
 800054c:	2201      	movs	r2, #1
 800054e:	2110      	movs	r1, #16
 8000550:	484a      	ldr	r0, [pc, #296]	; (800067c <update7SEG+0x344>)
 8000552:	f001 f849 	bl	80015e8 <HAL_GPIO_WritePin>
		    	    	HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_1_Pin | SEG_2_Pin | SEG_3_Pin | SEG_5_Pin | SEG_6_Pin , RESET);
 8000556:	2200      	movs	r2, #0
 8000558:	216f      	movs	r1, #111	; 0x6f
 800055a:	4848      	ldr	r0, [pc, #288]	; (800067c <update7SEG+0x344>)
 800055c:	f001 f844 	bl	80015e8 <HAL_GPIO_WritePin>
		    	    	break;
 8000560:	e000      	b.n	8000564 <update7SEG+0x22c>
	                default:
	                	break;
 8000562:	bf00      	nop
		    	}
		    	index_led = 1;
 8000564:	4b42      	ldr	r3, [pc, #264]	; (8000670 <update7SEG+0x338>)
 8000566:	2201      	movs	r2, #1
 8000568:	601a      	str	r2, [r3, #0]
		      }
		      break;
 800056a:	e336      	b.n	8000bda <update7SEG+0x8a2>
		    case 1:
		       if(index_led >= 0 && index_led <= 3)
 800056c:	4b40      	ldr	r3, [pc, #256]	; (8000670 <update7SEG+0x338>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	2b00      	cmp	r3, #0
 8000572:	f2c0 8334 	blt.w	8000bde <update7SEG+0x8a6>
 8000576:	4b3e      	ldr	r3, [pc, #248]	; (8000670 <update7SEG+0x338>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	2b03      	cmp	r3, #3
 800057c:	f300 832f 	bgt.w	8000bde <update7SEG+0x8a6>
		       {
		    	  switch(led_buffer[index_led])
 8000580:	4b3b      	ldr	r3, [pc, #236]	; (8000670 <update7SEG+0x338>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4a3b      	ldr	r2, [pc, #236]	; (8000674 <update7SEG+0x33c>)
 8000586:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800058a:	2b09      	cmp	r3, #9
 800058c:	f200 80f7 	bhi.w	800077e <update7SEG+0x446>
 8000590:	a201      	add	r2, pc, #4	; (adr r2, 8000598 <update7SEG+0x260>)
 8000592:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000596:	bf00      	nop
 8000598:	080005c1 	.word	0x080005c1
 800059c:	080005ed 	.word	0x080005ed
 80005a0:	08000619 	.word	0x08000619
 80005a4:	08000645 	.word	0x08000645
 80005a8:	08000681 	.word	0x08000681
 80005ac:	080006ad 	.word	0x080006ad
 80005b0:	080006d9 	.word	0x080006d9
 80005b4:	08000705 	.word	0x08000705
 80005b8:	08000731 	.word	0x08000731
 80005bc:	08000753 	.word	0x08000753
		    	  {
		    	    case 0:
		    		    HAL_GPIO_WritePin(GPIOA, EN1_Pin, RESET);
 80005c0:	2200      	movs	r2, #0
 80005c2:	2180      	movs	r1, #128	; 0x80
 80005c4:	482c      	ldr	r0, [pc, #176]	; (8000678 <update7SEG+0x340>)
 80005c6:	f001 f80f 	bl	80015e8 <HAL_GPIO_WritePin>
		    		    HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN2_Pin | EN3_Pin, SET);
 80005ca:	2201      	movs	r2, #1
 80005cc:	f44f 7150 	mov.w	r1, #832	; 0x340
 80005d0:	4829      	ldr	r0, [pc, #164]	; (8000678 <update7SEG+0x340>)
 80005d2:	f001 f809 	bl	80015e8 <HAL_GPIO_WritePin>
		    		    HAL_GPIO_WritePin(GPIOB, SEG_6_Pin, SET);
 80005d6:	2201      	movs	r2, #1
 80005d8:	2140      	movs	r1, #64	; 0x40
 80005da:	4828      	ldr	r0, [pc, #160]	; (800067c <update7SEG+0x344>)
 80005dc:	f001 f804 	bl	80015e8 <HAL_GPIO_WritePin>
		    		    HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_1_Pin | SEG_2_Pin | SEG_3_Pin | SEG_4_Pin | SEG_5_Pin , RESET);
 80005e0:	2200      	movs	r2, #0
 80005e2:	213f      	movs	r1, #63	; 0x3f
 80005e4:	4825      	ldr	r0, [pc, #148]	; (800067c <update7SEG+0x344>)
 80005e6:	f000 ffff 	bl	80015e8 <HAL_GPIO_WritePin>
		    		    break;
 80005ea:	e0c9      	b.n	8000780 <update7SEG+0x448>
		    		case 1:
		    			HAL_GPIO_WritePin(GPIOA, EN1_Pin, RESET);
 80005ec:	2200      	movs	r2, #0
 80005ee:	2180      	movs	r1, #128	; 0x80
 80005f0:	4821      	ldr	r0, [pc, #132]	; (8000678 <update7SEG+0x340>)
 80005f2:	f000 fff9 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN2_Pin | EN3_Pin, SET);
 80005f6:	2201      	movs	r2, #1
 80005f8:	f44f 7150 	mov.w	r1, #832	; 0x340
 80005fc:	481e      	ldr	r0, [pc, #120]	; (8000678 <update7SEG+0x340>)
 80005fe:	f000 fff3 	bl	80015e8 <HAL_GPIO_WritePin>
		    		    HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_3_Pin | SEG_4_Pin | SEG_5_Pin | SEG_6_Pin, SET);
 8000602:	2201      	movs	r2, #1
 8000604:	2179      	movs	r1, #121	; 0x79
 8000606:	481d      	ldr	r0, [pc, #116]	; (800067c <update7SEG+0x344>)
 8000608:	f000 ffee 	bl	80015e8 <HAL_GPIO_WritePin>
		    		    HAL_GPIO_WritePin(GPIOB, SEG_1_Pin | SEG_2_Pin, RESET);
 800060c:	2200      	movs	r2, #0
 800060e:	2106      	movs	r1, #6
 8000610:	481a      	ldr	r0, [pc, #104]	; (800067c <update7SEG+0x344>)
 8000612:	f000 ffe9 	bl	80015e8 <HAL_GPIO_WritePin>
		    		    break;
 8000616:	e0b3      	b.n	8000780 <update7SEG+0x448>
		    		case 2:
						HAL_GPIO_WritePin(GPIOA, EN1_Pin, RESET);
 8000618:	2200      	movs	r2, #0
 800061a:	2180      	movs	r1, #128	; 0x80
 800061c:	4816      	ldr	r0, [pc, #88]	; (8000678 <update7SEG+0x340>)
 800061e:	f000 ffe3 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN2_Pin | EN3_Pin, SET);
 8000622:	2201      	movs	r2, #1
 8000624:	f44f 7150 	mov.w	r1, #832	; 0x340
 8000628:	4813      	ldr	r0, [pc, #76]	; (8000678 <update7SEG+0x340>)
 800062a:	f000 ffdd 	bl	80015e8 <HAL_GPIO_WritePin>
		    		    HAL_GPIO_WritePin(GPIOB, SEG_2_Pin | SEG_5_Pin , SET);
 800062e:	2201      	movs	r2, #1
 8000630:	2124      	movs	r1, #36	; 0x24
 8000632:	4812      	ldr	r0, [pc, #72]	; (800067c <update7SEG+0x344>)
 8000634:	f000 ffd8 	bl	80015e8 <HAL_GPIO_WritePin>
		    		    HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_1_Pin |SEG_3_Pin | SEG_4_Pin | SEG_6_Pin, RESET);
 8000638:	2200      	movs	r2, #0
 800063a:	215b      	movs	r1, #91	; 0x5b
 800063c:	480f      	ldr	r0, [pc, #60]	; (800067c <update7SEG+0x344>)
 800063e:	f000 ffd3 	bl	80015e8 <HAL_GPIO_WritePin>
		    		    break;
 8000642:	e09d      	b.n	8000780 <update7SEG+0x448>
		    		case 3:
		    			HAL_GPIO_WritePin(GPIOA, EN1_Pin, RESET);
 8000644:	2200      	movs	r2, #0
 8000646:	2180      	movs	r1, #128	; 0x80
 8000648:	480b      	ldr	r0, [pc, #44]	; (8000678 <update7SEG+0x340>)
 800064a:	f000 ffcd 	bl	80015e8 <HAL_GPIO_WritePin>
					    HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN2_Pin | EN3_Pin, SET);
 800064e:	2201      	movs	r2, #1
 8000650:	f44f 7150 	mov.w	r1, #832	; 0x340
 8000654:	4808      	ldr	r0, [pc, #32]	; (8000678 <update7SEG+0x340>)
 8000656:	f000 ffc7 	bl	80015e8 <HAL_GPIO_WritePin>
		    		    HAL_GPIO_WritePin(GPIOB, SEG_4_Pin | SEG_5_Pin , SET);
 800065a:	2201      	movs	r2, #1
 800065c:	2130      	movs	r1, #48	; 0x30
 800065e:	4807      	ldr	r0, [pc, #28]	; (800067c <update7SEG+0x344>)
 8000660:	f000 ffc2 	bl	80015e8 <HAL_GPIO_WritePin>
		    		    HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_1_Pin |SEG_2_Pin | SEG_3_Pin | SEG_6_Pin, RESET);
 8000664:	2200      	movs	r2, #0
 8000666:	214f      	movs	r1, #79	; 0x4f
 8000668:	4804      	ldr	r0, [pc, #16]	; (800067c <update7SEG+0x344>)
 800066a:	f000 ffbd 	bl	80015e8 <HAL_GPIO_WritePin>
		    		    break;
 800066e:	e087      	b.n	8000780 <update7SEG+0x448>
 8000670:	20000034 	.word	0x20000034
 8000674:	20000044 	.word	0x20000044
 8000678:	40010800 	.word	0x40010800
 800067c:	40010c00 	.word	0x40010c00
		    		case 4:
		    			HAL_GPIO_WritePin(GPIOA, EN1_Pin, RESET);
 8000680:	2200      	movs	r2, #0
 8000682:	2180      	movs	r1, #128	; 0x80
 8000684:	48c8      	ldr	r0, [pc, #800]	; (80009a8 <update7SEG+0x670>)
 8000686:	f000 ffaf 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN2_Pin | EN3_Pin, SET);
 800068a:	2201      	movs	r2, #1
 800068c:	f44f 7150 	mov.w	r1, #832	; 0x340
 8000690:	48c5      	ldr	r0, [pc, #788]	; (80009a8 <update7SEG+0x670>)
 8000692:	f000 ffa9 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_3_Pin | SEG_4_Pin , SET);
 8000696:	2201      	movs	r2, #1
 8000698:	2119      	movs	r1, #25
 800069a:	48c4      	ldr	r0, [pc, #784]	; (80009ac <update7SEG+0x674>)
 800069c:	f000 ffa4 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_1_Pin |SEG_2_Pin | SEG_5_Pin | SEG_6_Pin, RESET);
 80006a0:	2200      	movs	r2, #0
 80006a2:	2166      	movs	r1, #102	; 0x66
 80006a4:	48c1      	ldr	r0, [pc, #772]	; (80009ac <update7SEG+0x674>)
 80006a6:	f000 ff9f 	bl	80015e8 <HAL_GPIO_WritePin>
		    		    break;
 80006aa:	e069      	b.n	8000780 <update7SEG+0x448>
		    		case 5:
		    			HAL_GPIO_WritePin(GPIOA, EN1_Pin, RESET);
 80006ac:	2200      	movs	r2, #0
 80006ae:	2180      	movs	r1, #128	; 0x80
 80006b0:	48bd      	ldr	r0, [pc, #756]	; (80009a8 <update7SEG+0x670>)
 80006b2:	f000 ff99 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN2_Pin | EN3_Pin, SET);
 80006b6:	2201      	movs	r2, #1
 80006b8:	f44f 7150 	mov.w	r1, #832	; 0x340
 80006bc:	48ba      	ldr	r0, [pc, #744]	; (80009a8 <update7SEG+0x670>)
 80006be:	f000 ff93 	bl	80015e8 <HAL_GPIO_WritePin>
		    		    HAL_GPIO_WritePin(GPIOB, SEG_1_Pin | SEG_4_Pin , SET);
 80006c2:	2201      	movs	r2, #1
 80006c4:	2112      	movs	r1, #18
 80006c6:	48b9      	ldr	r0, [pc, #740]	; (80009ac <update7SEG+0x674>)
 80006c8:	f000 ff8e 	bl	80015e8 <HAL_GPIO_WritePin>
		    		    HAL_GPIO_WritePin(GPIOB, SEG_0_Pin |SEG_2_Pin | SEG_3_Pin | SEG_5_Pin | SEG_6_Pin, RESET);
 80006cc:	2200      	movs	r2, #0
 80006ce:	216d      	movs	r1, #109	; 0x6d
 80006d0:	48b6      	ldr	r0, [pc, #728]	; (80009ac <update7SEG+0x674>)
 80006d2:	f000 ff89 	bl	80015e8 <HAL_GPIO_WritePin>
		    		    break;
 80006d6:	e053      	b.n	8000780 <update7SEG+0x448>
					case 6:
						HAL_GPIO_WritePin(GPIOA, EN1_Pin, RESET);
 80006d8:	2200      	movs	r2, #0
 80006da:	2180      	movs	r1, #128	; 0x80
 80006dc:	48b2      	ldr	r0, [pc, #712]	; (80009a8 <update7SEG+0x670>)
 80006de:	f000 ff83 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN2_Pin | EN3_Pin, SET);
 80006e2:	2201      	movs	r2, #1
 80006e4:	f44f 7150 	mov.w	r1, #832	; 0x340
 80006e8:	48af      	ldr	r0, [pc, #700]	; (80009a8 <update7SEG+0x670>)
 80006ea:	f000 ff7d 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_1_Pin , SET);
 80006ee:	2201      	movs	r2, #1
 80006f0:	2102      	movs	r1, #2
 80006f2:	48ae      	ldr	r0, [pc, #696]	; (80009ac <update7SEG+0x674>)
 80006f4:	f000 ff78 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_0_Pin |SEG_2_Pin | SEG_3_Pin | SEG_4_Pin | SEG_5_Pin | SEG_6_Pin, RESET);
 80006f8:	2200      	movs	r2, #0
 80006fa:	217d      	movs	r1, #125	; 0x7d
 80006fc:	48ab      	ldr	r0, [pc, #684]	; (80009ac <update7SEG+0x674>)
 80006fe:	f000 ff73 	bl	80015e8 <HAL_GPIO_WritePin>
		    		    break;
 8000702:	e03d      	b.n	8000780 <update7SEG+0x448>
					case 7:
						HAL_GPIO_WritePin(GPIOA, EN1_Pin, RESET);
 8000704:	2200      	movs	r2, #0
 8000706:	2180      	movs	r1, #128	; 0x80
 8000708:	48a7      	ldr	r0, [pc, #668]	; (80009a8 <update7SEG+0x670>)
 800070a:	f000 ff6d 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN2_Pin | EN3_Pin, SET);
 800070e:	2201      	movs	r2, #1
 8000710:	f44f 7150 	mov.w	r1, #832	; 0x340
 8000714:	48a4      	ldr	r0, [pc, #656]	; (80009a8 <update7SEG+0x670>)
 8000716:	f000 ff67 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_3_Pin | SEG_4_Pin | SEG_5_Pin | SEG_6_Pin, SET);
 800071a:	2201      	movs	r2, #1
 800071c:	2178      	movs	r1, #120	; 0x78
 800071e:	48a3      	ldr	r0, [pc, #652]	; (80009ac <update7SEG+0x674>)
 8000720:	f000 ff62 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_1_Pin | SEG_2_Pin, RESET);
 8000724:	2200      	movs	r2, #0
 8000726:	2107      	movs	r1, #7
 8000728:	48a0      	ldr	r0, [pc, #640]	; (80009ac <update7SEG+0x674>)
 800072a:	f000 ff5d 	bl	80015e8 <HAL_GPIO_WritePin>
						break;
 800072e:	e027      	b.n	8000780 <update7SEG+0x448>
					case 8:
						HAL_GPIO_WritePin(GPIOA, EN1_Pin, RESET);
 8000730:	2200      	movs	r2, #0
 8000732:	2180      	movs	r1, #128	; 0x80
 8000734:	489c      	ldr	r0, [pc, #624]	; (80009a8 <update7SEG+0x670>)
 8000736:	f000 ff57 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN2_Pin | EN3_Pin, SET);
 800073a:	2201      	movs	r2, #1
 800073c:	f44f 7150 	mov.w	r1, #832	; 0x340
 8000740:	4899      	ldr	r0, [pc, #612]	; (80009a8 <update7SEG+0x670>)
 8000742:	f000 ff51 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_1_Pin | SEG_2_Pin | SEG_3_Pin | SEG_4_Pin | SEG_5_Pin | SEG_6_Pin , RESET);
 8000746:	2200      	movs	r2, #0
 8000748:	217f      	movs	r1, #127	; 0x7f
 800074a:	4898      	ldr	r0, [pc, #608]	; (80009ac <update7SEG+0x674>)
 800074c:	f000 ff4c 	bl	80015e8 <HAL_GPIO_WritePin>
						break;
 8000750:	e016      	b.n	8000780 <update7SEG+0x448>
					case 9:
						HAL_GPIO_WritePin(GPIOA, EN1_Pin, RESET);
 8000752:	2200      	movs	r2, #0
 8000754:	2180      	movs	r1, #128	; 0x80
 8000756:	4894      	ldr	r0, [pc, #592]	; (80009a8 <update7SEG+0x670>)
 8000758:	f000 ff46 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN2_Pin | EN3_Pin, SET);
 800075c:	2201      	movs	r2, #1
 800075e:	f44f 7150 	mov.w	r1, #832	; 0x340
 8000762:	4891      	ldr	r0, [pc, #580]	; (80009a8 <update7SEG+0x670>)
 8000764:	f000 ff40 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_4_Pin, SET);
 8000768:	2201      	movs	r2, #1
 800076a:	2110      	movs	r1, #16
 800076c:	488f      	ldr	r0, [pc, #572]	; (80009ac <update7SEG+0x674>)
 800076e:	f000 ff3b 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_1_Pin | SEG_2_Pin | SEG_3_Pin | SEG_5_Pin | SEG_6_Pin , RESET);
 8000772:	2200      	movs	r2, #0
 8000774:	216f      	movs	r1, #111	; 0x6f
 8000776:	488d      	ldr	r0, [pc, #564]	; (80009ac <update7SEG+0x674>)
 8000778:	f000 ff36 	bl	80015e8 <HAL_GPIO_WritePin>
						break;
 800077c:	e000      	b.n	8000780 <update7SEG+0x448>
					default:
						break;
 800077e:	bf00      	nop
				}
		    	  index_led = 2;
 8000780:	4b8b      	ldr	r3, [pc, #556]	; (80009b0 <update7SEG+0x678>)
 8000782:	2202      	movs	r2, #2
 8000784:	601a      	str	r2, [r3, #0]
			  }
		       break;
 8000786:	e22a      	b.n	8000bde <update7SEG+0x8a6>
		    case 2:
			   if(index_led >= 0 && index_led <= 3)
 8000788:	4b89      	ldr	r3, [pc, #548]	; (80009b0 <update7SEG+0x678>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	2b00      	cmp	r3, #0
 800078e:	f2c0 8228 	blt.w	8000be2 <update7SEG+0x8aa>
 8000792:	4b87      	ldr	r3, [pc, #540]	; (80009b0 <update7SEG+0x678>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	2b03      	cmp	r3, #3
 8000798:	f300 8223 	bgt.w	8000be2 <update7SEG+0x8aa>
			   {
				  switch(led_buffer[index_led])
 800079c:	4b84      	ldr	r3, [pc, #528]	; (80009b0 <update7SEG+0x678>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4a84      	ldr	r2, [pc, #528]	; (80009b4 <update7SEG+0x67c>)
 80007a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007a6:	2b09      	cmp	r3, #9
 80007a8:	f200 80f9 	bhi.w	800099e <update7SEG+0x666>
 80007ac:	a201      	add	r2, pc, #4	; (adr r2, 80007b4 <update7SEG+0x47c>)
 80007ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007b2:	bf00      	nop
 80007b4:	080007dd 	.word	0x080007dd
 80007b8:	0800080b 	.word	0x0800080b
 80007bc:	08000839 	.word	0x08000839
 80007c0:	08000867 	.word	0x08000867
 80007c4:	08000895 	.word	0x08000895
 80007c8:	080008c3 	.word	0x080008c3
 80007cc:	080008f1 	.word	0x080008f1
 80007d0:	0800091f 	.word	0x0800091f
 80007d4:	0800094d 	.word	0x0800094d
 80007d8:	08000971 	.word	0x08000971
				  {
					case 0:
						HAL_GPIO_WritePin(GPIOA, EN2_Pin, RESET);
 80007dc:	2200      	movs	r2, #0
 80007de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007e2:	4871      	ldr	r0, [pc, #452]	; (80009a8 <update7SEG+0x670>)
 80007e4:	f000 ff00 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN3_Pin, SET);
 80007e8:	2201      	movs	r2, #1
 80007ea:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 80007ee:	486e      	ldr	r0, [pc, #440]	; (80009a8 <update7SEG+0x670>)
 80007f0:	f000 fefa 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_6_Pin, SET);
 80007f4:	2201      	movs	r2, #1
 80007f6:	2140      	movs	r1, #64	; 0x40
 80007f8:	486c      	ldr	r0, [pc, #432]	; (80009ac <update7SEG+0x674>)
 80007fa:	f000 fef5 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_1_Pin | SEG_2_Pin | SEG_3_Pin | SEG_4_Pin | SEG_5_Pin , RESET);
 80007fe:	2200      	movs	r2, #0
 8000800:	213f      	movs	r1, #63	; 0x3f
 8000802:	486a      	ldr	r0, [pc, #424]	; (80009ac <update7SEG+0x674>)
 8000804:	f000 fef0 	bl	80015e8 <HAL_GPIO_WritePin>
						break;
 8000808:	e0ca      	b.n	80009a0 <update7SEG+0x668>
					case 1:
						HAL_GPIO_WritePin(GPIOA, EN2_Pin, RESET);
 800080a:	2200      	movs	r2, #0
 800080c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000810:	4865      	ldr	r0, [pc, #404]	; (80009a8 <update7SEG+0x670>)
 8000812:	f000 fee9 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN3_Pin, SET);
 8000816:	2201      	movs	r2, #1
 8000818:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 800081c:	4862      	ldr	r0, [pc, #392]	; (80009a8 <update7SEG+0x670>)
 800081e:	f000 fee3 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_3_Pin | SEG_4_Pin | SEG_5_Pin | SEG_6_Pin, SET);
 8000822:	2201      	movs	r2, #1
 8000824:	2179      	movs	r1, #121	; 0x79
 8000826:	4861      	ldr	r0, [pc, #388]	; (80009ac <update7SEG+0x674>)
 8000828:	f000 fede 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_1_Pin | SEG_2_Pin, RESET);
 800082c:	2200      	movs	r2, #0
 800082e:	2106      	movs	r1, #6
 8000830:	485e      	ldr	r0, [pc, #376]	; (80009ac <update7SEG+0x674>)
 8000832:	f000 fed9 	bl	80015e8 <HAL_GPIO_WritePin>
						break;
 8000836:	e0b3      	b.n	80009a0 <update7SEG+0x668>
					case 2:
						HAL_GPIO_WritePin(GPIOA, EN2_Pin, RESET);
 8000838:	2200      	movs	r2, #0
 800083a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800083e:	485a      	ldr	r0, [pc, #360]	; (80009a8 <update7SEG+0x670>)
 8000840:	f000 fed2 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN3_Pin, SET);
 8000844:	2201      	movs	r2, #1
 8000846:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 800084a:	4857      	ldr	r0, [pc, #348]	; (80009a8 <update7SEG+0x670>)
 800084c:	f000 fecc 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_2_Pin | SEG_5_Pin , SET);
 8000850:	2201      	movs	r2, #1
 8000852:	2124      	movs	r1, #36	; 0x24
 8000854:	4855      	ldr	r0, [pc, #340]	; (80009ac <update7SEG+0x674>)
 8000856:	f000 fec7 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_1_Pin |SEG_3_Pin | SEG_4_Pin | SEG_6_Pin, RESET);
 800085a:	2200      	movs	r2, #0
 800085c:	215b      	movs	r1, #91	; 0x5b
 800085e:	4853      	ldr	r0, [pc, #332]	; (80009ac <update7SEG+0x674>)
 8000860:	f000 fec2 	bl	80015e8 <HAL_GPIO_WritePin>
						break;
 8000864:	e09c      	b.n	80009a0 <update7SEG+0x668>
					case 3:
						HAL_GPIO_WritePin(GPIOA, EN2_Pin, RESET);
 8000866:	2200      	movs	r2, #0
 8000868:	f44f 7180 	mov.w	r1, #256	; 0x100
 800086c:	484e      	ldr	r0, [pc, #312]	; (80009a8 <update7SEG+0x670>)
 800086e:	f000 febb 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN3_Pin, SET);
 8000872:	2201      	movs	r2, #1
 8000874:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 8000878:	484b      	ldr	r0, [pc, #300]	; (80009a8 <update7SEG+0x670>)
 800087a:	f000 feb5 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_4_Pin | SEG_5_Pin , SET);
 800087e:	2201      	movs	r2, #1
 8000880:	2130      	movs	r1, #48	; 0x30
 8000882:	484a      	ldr	r0, [pc, #296]	; (80009ac <update7SEG+0x674>)
 8000884:	f000 feb0 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_1_Pin |SEG_2_Pin | SEG_3_Pin | SEG_6_Pin, RESET);
 8000888:	2200      	movs	r2, #0
 800088a:	214f      	movs	r1, #79	; 0x4f
 800088c:	4847      	ldr	r0, [pc, #284]	; (80009ac <update7SEG+0x674>)
 800088e:	f000 feab 	bl	80015e8 <HAL_GPIO_WritePin>
						break;
 8000892:	e085      	b.n	80009a0 <update7SEG+0x668>
					case 4:
						HAL_GPIO_WritePin(GPIOA, EN2_Pin, RESET);
 8000894:	2200      	movs	r2, #0
 8000896:	f44f 7180 	mov.w	r1, #256	; 0x100
 800089a:	4843      	ldr	r0, [pc, #268]	; (80009a8 <update7SEG+0x670>)
 800089c:	f000 fea4 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN3_Pin, SET);
 80008a0:	2201      	movs	r2, #1
 80008a2:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 80008a6:	4840      	ldr	r0, [pc, #256]	; (80009a8 <update7SEG+0x670>)
 80008a8:	f000 fe9e 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_3_Pin | SEG_4_Pin , SET);
 80008ac:	2201      	movs	r2, #1
 80008ae:	2119      	movs	r1, #25
 80008b0:	483e      	ldr	r0, [pc, #248]	; (80009ac <update7SEG+0x674>)
 80008b2:	f000 fe99 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_1_Pin |SEG_2_Pin | SEG_5_Pin | SEG_6_Pin, RESET);
 80008b6:	2200      	movs	r2, #0
 80008b8:	2166      	movs	r1, #102	; 0x66
 80008ba:	483c      	ldr	r0, [pc, #240]	; (80009ac <update7SEG+0x674>)
 80008bc:	f000 fe94 	bl	80015e8 <HAL_GPIO_WritePin>
						break;
 80008c0:	e06e      	b.n	80009a0 <update7SEG+0x668>
					case 5:
						HAL_GPIO_WritePin(GPIOA, EN2_Pin, RESET);
 80008c2:	2200      	movs	r2, #0
 80008c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008c8:	4837      	ldr	r0, [pc, #220]	; (80009a8 <update7SEG+0x670>)
 80008ca:	f000 fe8d 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN3_Pin, SET);
 80008ce:	2201      	movs	r2, #1
 80008d0:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 80008d4:	4834      	ldr	r0, [pc, #208]	; (80009a8 <update7SEG+0x670>)
 80008d6:	f000 fe87 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_1_Pin | SEG_4_Pin , SET);
 80008da:	2201      	movs	r2, #1
 80008dc:	2112      	movs	r1, #18
 80008de:	4833      	ldr	r0, [pc, #204]	; (80009ac <update7SEG+0x674>)
 80008e0:	f000 fe82 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_0_Pin |SEG_2_Pin | SEG_3_Pin | SEG_5_Pin | SEG_6_Pin, RESET);
 80008e4:	2200      	movs	r2, #0
 80008e6:	216d      	movs	r1, #109	; 0x6d
 80008e8:	4830      	ldr	r0, [pc, #192]	; (80009ac <update7SEG+0x674>)
 80008ea:	f000 fe7d 	bl	80015e8 <HAL_GPIO_WritePin>
						break;
 80008ee:	e057      	b.n	80009a0 <update7SEG+0x668>
					case 6:
						HAL_GPIO_WritePin(GPIOA, EN2_Pin, RESET);
 80008f0:	2200      	movs	r2, #0
 80008f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008f6:	482c      	ldr	r0, [pc, #176]	; (80009a8 <update7SEG+0x670>)
 80008f8:	f000 fe76 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN3_Pin, SET);
 80008fc:	2201      	movs	r2, #1
 80008fe:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 8000902:	4829      	ldr	r0, [pc, #164]	; (80009a8 <update7SEG+0x670>)
 8000904:	f000 fe70 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_1_Pin , SET);
 8000908:	2201      	movs	r2, #1
 800090a:	2102      	movs	r1, #2
 800090c:	4827      	ldr	r0, [pc, #156]	; (80009ac <update7SEG+0x674>)
 800090e:	f000 fe6b 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_0_Pin |SEG_2_Pin | SEG_3_Pin | SEG_4_Pin | SEG_5_Pin | SEG_6_Pin, RESET);
 8000912:	2200      	movs	r2, #0
 8000914:	217d      	movs	r1, #125	; 0x7d
 8000916:	4825      	ldr	r0, [pc, #148]	; (80009ac <update7SEG+0x674>)
 8000918:	f000 fe66 	bl	80015e8 <HAL_GPIO_WritePin>
						break;
 800091c:	e040      	b.n	80009a0 <update7SEG+0x668>
					case 7:
						HAL_GPIO_WritePin(GPIOA, EN2_Pin, RESET);
 800091e:	2200      	movs	r2, #0
 8000920:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000924:	4820      	ldr	r0, [pc, #128]	; (80009a8 <update7SEG+0x670>)
 8000926:	f000 fe5f 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN3_Pin, SET);
 800092a:	2201      	movs	r2, #1
 800092c:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 8000930:	481d      	ldr	r0, [pc, #116]	; (80009a8 <update7SEG+0x670>)
 8000932:	f000 fe59 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_3_Pin | SEG_4_Pin | SEG_5_Pin | SEG_6_Pin, SET);
 8000936:	2201      	movs	r2, #1
 8000938:	2178      	movs	r1, #120	; 0x78
 800093a:	481c      	ldr	r0, [pc, #112]	; (80009ac <update7SEG+0x674>)
 800093c:	f000 fe54 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_1_Pin | SEG_2_Pin, RESET);
 8000940:	2200      	movs	r2, #0
 8000942:	2107      	movs	r1, #7
 8000944:	4819      	ldr	r0, [pc, #100]	; (80009ac <update7SEG+0x674>)
 8000946:	f000 fe4f 	bl	80015e8 <HAL_GPIO_WritePin>
						break;
 800094a:	e029      	b.n	80009a0 <update7SEG+0x668>
					case 8:
						HAL_GPIO_WritePin(GPIOA, EN2_Pin, RESET);
 800094c:	2200      	movs	r2, #0
 800094e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000952:	4815      	ldr	r0, [pc, #84]	; (80009a8 <update7SEG+0x670>)
 8000954:	f000 fe48 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN3_Pin, SET);
 8000958:	2201      	movs	r2, #1
 800095a:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 800095e:	4812      	ldr	r0, [pc, #72]	; (80009a8 <update7SEG+0x670>)
 8000960:	f000 fe42 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_1_Pin | SEG_2_Pin | SEG_3_Pin | SEG_4_Pin | SEG_5_Pin | SEG_6_Pin , RESET);
 8000964:	2200      	movs	r2, #0
 8000966:	217f      	movs	r1, #127	; 0x7f
 8000968:	4810      	ldr	r0, [pc, #64]	; (80009ac <update7SEG+0x674>)
 800096a:	f000 fe3d 	bl	80015e8 <HAL_GPIO_WritePin>
						break;
 800096e:	e017      	b.n	80009a0 <update7SEG+0x668>
					case 9:
						HAL_GPIO_WritePin(GPIOA, EN2_Pin, RESET);
 8000970:	2200      	movs	r2, #0
 8000972:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000976:	480c      	ldr	r0, [pc, #48]	; (80009a8 <update7SEG+0x670>)
 8000978:	f000 fe36 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN3_Pin, SET);
 800097c:	2201      	movs	r2, #1
 800097e:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 8000982:	4809      	ldr	r0, [pc, #36]	; (80009a8 <update7SEG+0x670>)
 8000984:	f000 fe30 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_4_Pin, SET);
 8000988:	2201      	movs	r2, #1
 800098a:	2110      	movs	r1, #16
 800098c:	4807      	ldr	r0, [pc, #28]	; (80009ac <update7SEG+0x674>)
 800098e:	f000 fe2b 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_1_Pin | SEG_2_Pin | SEG_3_Pin | SEG_5_Pin | SEG_6_Pin , RESET);
 8000992:	2200      	movs	r2, #0
 8000994:	216f      	movs	r1, #111	; 0x6f
 8000996:	4805      	ldr	r0, [pc, #20]	; (80009ac <update7SEG+0x674>)
 8000998:	f000 fe26 	bl	80015e8 <HAL_GPIO_WritePin>
						break;
 800099c:	e000      	b.n	80009a0 <update7SEG+0x668>
					default:
						break;
 800099e:	bf00      	nop
				}
				  index_led = 3;
 80009a0:	4b03      	ldr	r3, [pc, #12]	; (80009b0 <update7SEG+0x678>)
 80009a2:	2203      	movs	r2, #3
 80009a4:	601a      	str	r2, [r3, #0]
			  }
			   break;
 80009a6:	e11c      	b.n	8000be2 <update7SEG+0x8aa>
 80009a8:	40010800 	.word	0x40010800
 80009ac:	40010c00 	.word	0x40010c00
 80009b0:	20000034 	.word	0x20000034
 80009b4:	20000044 	.word	0x20000044
		    case 3:
		    	if(index_led >= 0 && index_led <= 3)
 80009b8:	4b8c      	ldr	r3, [pc, #560]	; (8000bec <update7SEG+0x8b4>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	2b00      	cmp	r3, #0
 80009be:	f2c0 810a 	blt.w	8000bd6 <update7SEG+0x89e>
 80009c2:	4b8a      	ldr	r3, [pc, #552]	; (8000bec <update7SEG+0x8b4>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	2b03      	cmp	r3, #3
 80009c8:	f300 8105 	bgt.w	8000bd6 <update7SEG+0x89e>
			   {
				  switch(led_buffer[index_led])
 80009cc:	4b87      	ldr	r3, [pc, #540]	; (8000bec <update7SEG+0x8b4>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	4a87      	ldr	r2, [pc, #540]	; (8000bf0 <update7SEG+0x8b8>)
 80009d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009d6:	2b09      	cmp	r3, #9
 80009d8:	f200 80f9 	bhi.w	8000bce <update7SEG+0x896>
 80009dc:	a201      	add	r2, pc, #4	; (adr r2, 80009e4 <update7SEG+0x6ac>)
 80009de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009e2:	bf00      	nop
 80009e4:	08000a0d 	.word	0x08000a0d
 80009e8:	08000a3b 	.word	0x08000a3b
 80009ec:	08000a69 	.word	0x08000a69
 80009f0:	08000a97 	.word	0x08000a97
 80009f4:	08000ac5 	.word	0x08000ac5
 80009f8:	08000af3 	.word	0x08000af3
 80009fc:	08000b21 	.word	0x08000b21
 8000a00:	08000b4f 	.word	0x08000b4f
 8000a04:	08000b7d 	.word	0x08000b7d
 8000a08:	08000ba1 	.word	0x08000ba1
				  {
					case 0:
						HAL_GPIO_WritePin(GPIOA, EN3_Pin, RESET);
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a12:	4878      	ldr	r0, [pc, #480]	; (8000bf4 <update7SEG+0x8bc>)
 8000a14:	f000 fde8 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN2_Pin, SET);
 8000a18:	2201      	movs	r2, #1
 8000a1a:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8000a1e:	4875      	ldr	r0, [pc, #468]	; (8000bf4 <update7SEG+0x8bc>)
 8000a20:	f000 fde2 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_6_Pin, SET);
 8000a24:	2201      	movs	r2, #1
 8000a26:	2140      	movs	r1, #64	; 0x40
 8000a28:	4873      	ldr	r0, [pc, #460]	; (8000bf8 <update7SEG+0x8c0>)
 8000a2a:	f000 fddd 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_1_Pin | SEG_2_Pin | SEG_3_Pin | SEG_4_Pin | SEG_5_Pin , RESET);
 8000a2e:	2200      	movs	r2, #0
 8000a30:	213f      	movs	r1, #63	; 0x3f
 8000a32:	4871      	ldr	r0, [pc, #452]	; (8000bf8 <update7SEG+0x8c0>)
 8000a34:	f000 fdd8 	bl	80015e8 <HAL_GPIO_WritePin>
						break;
 8000a38:	e0ca      	b.n	8000bd0 <update7SEG+0x898>
					case 1:
						HAL_GPIO_WritePin(GPIOA, EN3_Pin, RESET);
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a40:	486c      	ldr	r0, [pc, #432]	; (8000bf4 <update7SEG+0x8bc>)
 8000a42:	f000 fdd1 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN2_Pin, SET);
 8000a46:	2201      	movs	r2, #1
 8000a48:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8000a4c:	4869      	ldr	r0, [pc, #420]	; (8000bf4 <update7SEG+0x8bc>)
 8000a4e:	f000 fdcb 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_3_Pin | SEG_4_Pin | SEG_5_Pin | SEG_6_Pin, SET);
 8000a52:	2201      	movs	r2, #1
 8000a54:	2179      	movs	r1, #121	; 0x79
 8000a56:	4868      	ldr	r0, [pc, #416]	; (8000bf8 <update7SEG+0x8c0>)
 8000a58:	f000 fdc6 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_1_Pin | SEG_2_Pin, RESET);
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	2106      	movs	r1, #6
 8000a60:	4865      	ldr	r0, [pc, #404]	; (8000bf8 <update7SEG+0x8c0>)
 8000a62:	f000 fdc1 	bl	80015e8 <HAL_GPIO_WritePin>
						break;
 8000a66:	e0b3      	b.n	8000bd0 <update7SEG+0x898>
					case 2:
						HAL_GPIO_WritePin(GPIOA, EN3_Pin, RESET);
 8000a68:	2200      	movs	r2, #0
 8000a6a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a6e:	4861      	ldr	r0, [pc, #388]	; (8000bf4 <update7SEG+0x8bc>)
 8000a70:	f000 fdba 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN2_Pin, SET);
 8000a74:	2201      	movs	r2, #1
 8000a76:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8000a7a:	485e      	ldr	r0, [pc, #376]	; (8000bf4 <update7SEG+0x8bc>)
 8000a7c:	f000 fdb4 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_2_Pin | SEG_5_Pin , SET);
 8000a80:	2201      	movs	r2, #1
 8000a82:	2124      	movs	r1, #36	; 0x24
 8000a84:	485c      	ldr	r0, [pc, #368]	; (8000bf8 <update7SEG+0x8c0>)
 8000a86:	f000 fdaf 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_1_Pin |SEG_3_Pin | SEG_4_Pin | SEG_6_Pin, RESET);
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	215b      	movs	r1, #91	; 0x5b
 8000a8e:	485a      	ldr	r0, [pc, #360]	; (8000bf8 <update7SEG+0x8c0>)
 8000a90:	f000 fdaa 	bl	80015e8 <HAL_GPIO_WritePin>
						break;
 8000a94:	e09c      	b.n	8000bd0 <update7SEG+0x898>
					case 3:
						HAL_GPIO_WritePin(GPIOA, EN3_Pin, RESET);
 8000a96:	2200      	movs	r2, #0
 8000a98:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a9c:	4855      	ldr	r0, [pc, #340]	; (8000bf4 <update7SEG+0x8bc>)
 8000a9e:	f000 fda3 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN2_Pin, SET);
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8000aa8:	4852      	ldr	r0, [pc, #328]	; (8000bf4 <update7SEG+0x8bc>)
 8000aaa:	f000 fd9d 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_4_Pin | SEG_5_Pin , SET);
 8000aae:	2201      	movs	r2, #1
 8000ab0:	2130      	movs	r1, #48	; 0x30
 8000ab2:	4851      	ldr	r0, [pc, #324]	; (8000bf8 <update7SEG+0x8c0>)
 8000ab4:	f000 fd98 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_1_Pin |SEG_2_Pin | SEG_3_Pin | SEG_6_Pin, RESET);
 8000ab8:	2200      	movs	r2, #0
 8000aba:	214f      	movs	r1, #79	; 0x4f
 8000abc:	484e      	ldr	r0, [pc, #312]	; (8000bf8 <update7SEG+0x8c0>)
 8000abe:	f000 fd93 	bl	80015e8 <HAL_GPIO_WritePin>
						break;
 8000ac2:	e085      	b.n	8000bd0 <update7SEG+0x898>
					case 4:
						HAL_GPIO_WritePin(GPIOA, EN3_Pin, RESET);
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000aca:	484a      	ldr	r0, [pc, #296]	; (8000bf4 <update7SEG+0x8bc>)
 8000acc:	f000 fd8c 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN2_Pin, SET);
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8000ad6:	4847      	ldr	r0, [pc, #284]	; (8000bf4 <update7SEG+0x8bc>)
 8000ad8:	f000 fd86 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_3_Pin | SEG_4_Pin , SET);
 8000adc:	2201      	movs	r2, #1
 8000ade:	2119      	movs	r1, #25
 8000ae0:	4845      	ldr	r0, [pc, #276]	; (8000bf8 <update7SEG+0x8c0>)
 8000ae2:	f000 fd81 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_1_Pin |SEG_2_Pin | SEG_5_Pin | SEG_6_Pin, RESET);
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	2166      	movs	r1, #102	; 0x66
 8000aea:	4843      	ldr	r0, [pc, #268]	; (8000bf8 <update7SEG+0x8c0>)
 8000aec:	f000 fd7c 	bl	80015e8 <HAL_GPIO_WritePin>
						break;
 8000af0:	e06e      	b.n	8000bd0 <update7SEG+0x898>
					case 5:
						HAL_GPIO_WritePin(GPIOA, EN3_Pin, RESET);
 8000af2:	2200      	movs	r2, #0
 8000af4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000af8:	483e      	ldr	r0, [pc, #248]	; (8000bf4 <update7SEG+0x8bc>)
 8000afa:	f000 fd75 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN2_Pin, SET);
 8000afe:	2201      	movs	r2, #1
 8000b00:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8000b04:	483b      	ldr	r0, [pc, #236]	; (8000bf4 <update7SEG+0x8bc>)
 8000b06:	f000 fd6f 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_1_Pin | SEG_4_Pin , SET);
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	2112      	movs	r1, #18
 8000b0e:	483a      	ldr	r0, [pc, #232]	; (8000bf8 <update7SEG+0x8c0>)
 8000b10:	f000 fd6a 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_0_Pin |SEG_2_Pin | SEG_3_Pin | SEG_5_Pin | SEG_6_Pin, RESET);
 8000b14:	2200      	movs	r2, #0
 8000b16:	216d      	movs	r1, #109	; 0x6d
 8000b18:	4837      	ldr	r0, [pc, #220]	; (8000bf8 <update7SEG+0x8c0>)
 8000b1a:	f000 fd65 	bl	80015e8 <HAL_GPIO_WritePin>
						break;
 8000b1e:	e057      	b.n	8000bd0 <update7SEG+0x898>
					case 6:
						HAL_GPIO_WritePin(GPIOA, EN3_Pin, RESET);
 8000b20:	2200      	movs	r2, #0
 8000b22:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b26:	4833      	ldr	r0, [pc, #204]	; (8000bf4 <update7SEG+0x8bc>)
 8000b28:	f000 fd5e 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN2_Pin, SET);
 8000b2c:	2201      	movs	r2, #1
 8000b2e:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8000b32:	4830      	ldr	r0, [pc, #192]	; (8000bf4 <update7SEG+0x8bc>)
 8000b34:	f000 fd58 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_1_Pin , SET);
 8000b38:	2201      	movs	r2, #1
 8000b3a:	2102      	movs	r1, #2
 8000b3c:	482e      	ldr	r0, [pc, #184]	; (8000bf8 <update7SEG+0x8c0>)
 8000b3e:	f000 fd53 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_0_Pin |SEG_2_Pin | SEG_3_Pin | SEG_4_Pin | SEG_5_Pin | SEG_6_Pin, RESET);
 8000b42:	2200      	movs	r2, #0
 8000b44:	217d      	movs	r1, #125	; 0x7d
 8000b46:	482c      	ldr	r0, [pc, #176]	; (8000bf8 <update7SEG+0x8c0>)
 8000b48:	f000 fd4e 	bl	80015e8 <HAL_GPIO_WritePin>
						break;
 8000b4c:	e040      	b.n	8000bd0 <update7SEG+0x898>
					case 7:
						HAL_GPIO_WritePin(GPIOA, EN3_Pin, RESET);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b54:	4827      	ldr	r0, [pc, #156]	; (8000bf4 <update7SEG+0x8bc>)
 8000b56:	f000 fd47 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN2_Pin, SET);
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8000b60:	4824      	ldr	r0, [pc, #144]	; (8000bf4 <update7SEG+0x8bc>)
 8000b62:	f000 fd41 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_3_Pin | SEG_4_Pin | SEG_5_Pin | SEG_6_Pin, SET);
 8000b66:	2201      	movs	r2, #1
 8000b68:	2178      	movs	r1, #120	; 0x78
 8000b6a:	4823      	ldr	r0, [pc, #140]	; (8000bf8 <update7SEG+0x8c0>)
 8000b6c:	f000 fd3c 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_1_Pin | SEG_2_Pin, RESET);
 8000b70:	2200      	movs	r2, #0
 8000b72:	2107      	movs	r1, #7
 8000b74:	4820      	ldr	r0, [pc, #128]	; (8000bf8 <update7SEG+0x8c0>)
 8000b76:	f000 fd37 	bl	80015e8 <HAL_GPIO_WritePin>
						break;
 8000b7a:	e029      	b.n	8000bd0 <update7SEG+0x898>
					case 8:
						HAL_GPIO_WritePin(GPIOA, EN3_Pin, RESET);
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b82:	481c      	ldr	r0, [pc, #112]	; (8000bf4 <update7SEG+0x8bc>)
 8000b84:	f000 fd30 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN2_Pin, SET);
 8000b88:	2201      	movs	r2, #1
 8000b8a:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8000b8e:	4819      	ldr	r0, [pc, #100]	; (8000bf4 <update7SEG+0x8bc>)
 8000b90:	f000 fd2a 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_1_Pin | SEG_2_Pin | SEG_3_Pin | SEG_4_Pin | SEG_5_Pin | SEG_6_Pin , RESET);
 8000b94:	2200      	movs	r2, #0
 8000b96:	217f      	movs	r1, #127	; 0x7f
 8000b98:	4817      	ldr	r0, [pc, #92]	; (8000bf8 <update7SEG+0x8c0>)
 8000b9a:	f000 fd25 	bl	80015e8 <HAL_GPIO_WritePin>
						break;
 8000b9e:	e017      	b.n	8000bd0 <update7SEG+0x898>
					case 9:
						HAL_GPIO_WritePin(GPIOA, EN3_Pin, RESET);
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ba6:	4813      	ldr	r0, [pc, #76]	; (8000bf4 <update7SEG+0x8bc>)
 8000ba8:	f000 fd1e 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN2_Pin, SET);
 8000bac:	2201      	movs	r2, #1
 8000bae:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8000bb2:	4810      	ldr	r0, [pc, #64]	; (8000bf4 <update7SEG+0x8bc>)
 8000bb4:	f000 fd18 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_4_Pin, SET);
 8000bb8:	2201      	movs	r2, #1
 8000bba:	2110      	movs	r1, #16
 8000bbc:	480e      	ldr	r0, [pc, #56]	; (8000bf8 <update7SEG+0x8c0>)
 8000bbe:	f000 fd13 	bl	80015e8 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, SEG_0_Pin | SEG_1_Pin | SEG_2_Pin | SEG_3_Pin | SEG_5_Pin | SEG_6_Pin , RESET);
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	216f      	movs	r1, #111	; 0x6f
 8000bc6:	480c      	ldr	r0, [pc, #48]	; (8000bf8 <update7SEG+0x8c0>)
 8000bc8:	f000 fd0e 	bl	80015e8 <HAL_GPIO_WritePin>
						break;
 8000bcc:	e000      	b.n	8000bd0 <update7SEG+0x898>
					default:
						break;
 8000bce:	bf00      	nop
				}
				  index_led = 0;
 8000bd0:	4b06      	ldr	r3, [pc, #24]	; (8000bec <update7SEG+0x8b4>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	601a      	str	r2, [r3, #0]
			  }
		    default:
				break;
 8000bd6:	bf00      	nop
 8000bd8:	e004      	b.n	8000be4 <update7SEG+0x8ac>
		      break;
 8000bda:	bf00      	nop
 8000bdc:	e002      	b.n	8000be4 <update7SEG+0x8ac>
		       break;
 8000bde:	bf00      	nop
 8000be0:	e000      	b.n	8000be4 <update7SEG+0x8ac>
			   break;
 8000be2:	bf00      	nop
	       }
}
 8000be4:	bf00      	nop
 8000be6:	3708      	adds	r7, #8
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	20000034 	.word	0x20000034
 8000bf0:	20000044 	.word	0x20000044
 8000bf4:	40010800 	.word	0x40010800
 8000bf8:	40010c00 	.word	0x40010c00

08000bfc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c02:	f000 fa07 	bl	8001014 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c06:	f000 f865 	bl	8000cd4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c0a:	f000 f8eb 	bl	8000de4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000c0e:	f000 f89d 	bl	8000d4c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000c12:	4829      	ldr	r0, [pc, #164]	; (8000cb8 <main+0xbc>)
 8000c14:	f001 f946 	bl	8001ea4 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  hour = 15;
 8000c18:	4b28      	ldr	r3, [pc, #160]	; (8000cbc <main+0xc0>)
 8000c1a:	220f      	movs	r2, #15
 8000c1c:	601a      	str	r2, [r3, #0]
  minute = 8;
 8000c1e:	4b28      	ldr	r3, [pc, #160]	; (8000cc0 <main+0xc4>)
 8000c20:	2208      	movs	r2, #8
 8000c22:	601a      	str	r2, [r3, #0]
  second = 50;
 8000c24:	4b27      	ldr	r3, [pc, #156]	; (8000cc4 <main+0xc8>)
 8000c26:	2232      	movs	r2, #50	; 0x32
 8000c28:	601a      	str	r2, [r3, #0]
  //setTimer1(0);
  //setTimer2(0);
  int temp = 0;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	607b      	str	r3, [r7, #4]
  while (1)
  {
    /* USER CODE END WHILE */

	  if(timer2_flag == 1)
 8000c2e:	4b26      	ldr	r3, [pc, #152]	; (8000cc8 <main+0xcc>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	2b01      	cmp	r3, #1
 8000c34:	d12d      	bne.n	8000c92 <main+0x96>
	  {
		  setTimer2(1000);
 8000c36:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c3a:	f7ff faa1 	bl	8000180 <setTimer2>

		  if(second >= 60)
 8000c3e:	4b21      	ldr	r3, [pc, #132]	; (8000cc4 <main+0xc8>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	2b3b      	cmp	r3, #59	; 0x3b
 8000c44:	dd07      	ble.n	8000c56 <main+0x5a>
		  {
		  	 minute++;
 8000c46:	4b1e      	ldr	r3, [pc, #120]	; (8000cc0 <main+0xc4>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	3301      	adds	r3, #1
 8000c4c:	4a1c      	ldr	r2, [pc, #112]	; (8000cc0 <main+0xc4>)
 8000c4e:	6013      	str	r3, [r2, #0]
		     second = 0;
 8000c50:	4b1c      	ldr	r3, [pc, #112]	; (8000cc4 <main+0xc8>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	601a      	str	r2, [r3, #0]
		  }
		  if(minute >= 60)
 8000c56:	4b1a      	ldr	r3, [pc, #104]	; (8000cc0 <main+0xc4>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	2b3b      	cmp	r3, #59	; 0x3b
 8000c5c:	dd07      	ble.n	8000c6e <main+0x72>
		  {
		  	hour++;
 8000c5e:	4b17      	ldr	r3, [pc, #92]	; (8000cbc <main+0xc0>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	3301      	adds	r3, #1
 8000c64:	4a15      	ldr	r2, [pc, #84]	; (8000cbc <main+0xc0>)
 8000c66:	6013      	str	r3, [r2, #0]
		  	minute = 0;
 8000c68:	4b15      	ldr	r3, [pc, #84]	; (8000cc0 <main+0xc4>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	601a      	str	r2, [r3, #0]
		  }
		  if(hour >= 24)
 8000c6e:	4b13      	ldr	r3, [pc, #76]	; (8000cbc <main+0xc0>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	2b17      	cmp	r3, #23
 8000c74:	dd02      	ble.n	8000c7c <main+0x80>
		  {
		     hour = 0;
 8000c76:	4b11      	ldr	r3, [pc, #68]	; (8000cbc <main+0xc0>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	601a      	str	r2, [r3, #0]
		  }
		  updateClockBuffer();
 8000c7c:	f7ff fac8 	bl	8000210 <updateClockBuffer>
		  second++;
 8000c80:	4b10      	ldr	r3, [pc, #64]	; (8000cc4 <main+0xc8>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	3301      	adds	r3, #1
 8000c86:	4a0f      	ldr	r2, [pc, #60]	; (8000cc4 <main+0xc8>)
 8000c88:	6013      	str	r3, [r2, #0]
		  HAL_GPIO_TogglePin(GPIOA, DOT_Pin);
 8000c8a:	2110      	movs	r1, #16
 8000c8c:	480f      	ldr	r0, [pc, #60]	; (8000ccc <main+0xd0>)
 8000c8e:	f000 fcc3 	bl	8001618 <HAL_GPIO_TogglePin>
	  }
	  if(timer1_flag == 1)
 8000c92:	4b0f      	ldr	r3, [pc, #60]	; (8000cd0 <main+0xd4>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	2b01      	cmp	r3, #1
 8000c98:	d1c9      	bne.n	8000c2e <main+0x32>
	 	  {
	 		  setTimer1(250);
 8000c9a:	20fa      	movs	r0, #250	; 0xfa
 8000c9c:	f7ff fa56 	bl	800014c <setTimer1>
	 		  //updateClockBuffer();
	 		  update7SEG(temp++);
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	1c5a      	adds	r2, r3, #1
 8000ca4:	607a      	str	r2, [r7, #4]
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f7ff fb46 	bl	8000338 <update7SEG>
	           if(temp >= 4) temp = 0;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2b03      	cmp	r3, #3
 8000cb0:	ddbd      	ble.n	8000c2e <main+0x32>
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	607b      	str	r3, [r7, #4]
	  if(timer2_flag == 1)
 8000cb6:	e7ba      	b.n	8000c2e <main+0x32>
 8000cb8:	20000064 	.word	0x20000064
 8000cbc:	20000060 	.word	0x20000060
 8000cc0:	2000005c 	.word	0x2000005c
 8000cc4:	20000040 	.word	0x20000040
 8000cc8:	20000004 	.word	0x20000004
 8000ccc:	40010800 	.word	0x40010800
 8000cd0:	20000000 	.word	0x20000000

08000cd4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b090      	sub	sp, #64	; 0x40
 8000cd8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cda:	f107 0318 	add.w	r3, r7, #24
 8000cde:	2228      	movs	r2, #40	; 0x28
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f001 fc8e 	bl	8002604 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ce8:	1d3b      	adds	r3, r7, #4
 8000cea:	2200      	movs	r2, #0
 8000cec:	601a      	str	r2, [r3, #0]
 8000cee:	605a      	str	r2, [r3, #4]
 8000cf0:	609a      	str	r2, [r3, #8]
 8000cf2:	60da      	str	r2, [r3, #12]
 8000cf4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cf6:	2302      	movs	r3, #2
 8000cf8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cfe:	2310      	movs	r3, #16
 8000d00:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d02:	2300      	movs	r3, #0
 8000d04:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d06:	f107 0318 	add.w	r3, r7, #24
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f000 fc9e 	bl	800164c <HAL_RCC_OscConfig>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000d16:	f000 f8c3 	bl	8000ea0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d1a:	230f      	movs	r3, #15
 8000d1c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d22:	2300      	movs	r3, #0
 8000d24:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d26:	2300      	movs	r3, #0
 8000d28:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d2e:	1d3b      	adds	r3, r7, #4
 8000d30:	2100      	movs	r1, #0
 8000d32:	4618      	mov	r0, r3
 8000d34:	f000 ff0a 	bl	8001b4c <HAL_RCC_ClockConfig>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000d3e:	f000 f8af 	bl	8000ea0 <Error_Handler>
  }
}
 8000d42:	bf00      	nop
 8000d44:	3740      	adds	r7, #64	; 0x40
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
	...

08000d4c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b086      	sub	sp, #24
 8000d50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d52:	f107 0308 	add.w	r3, r7, #8
 8000d56:	2200      	movs	r2, #0
 8000d58:	601a      	str	r2, [r3, #0]
 8000d5a:	605a      	str	r2, [r3, #4]
 8000d5c:	609a      	str	r2, [r3, #8]
 8000d5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d60:	463b      	mov	r3, r7
 8000d62:	2200      	movs	r2, #0
 8000d64:	601a      	str	r2, [r3, #0]
 8000d66:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d68:	4b1d      	ldr	r3, [pc, #116]	; (8000de0 <MX_TIM2_Init+0x94>)
 8000d6a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d6e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000d70:	4b1b      	ldr	r3, [pc, #108]	; (8000de0 <MX_TIM2_Init+0x94>)
 8000d72:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000d76:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d78:	4b19      	ldr	r3, [pc, #100]	; (8000de0 <MX_TIM2_Init+0x94>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000d7e:	4b18      	ldr	r3, [pc, #96]	; (8000de0 <MX_TIM2_Init+0x94>)
 8000d80:	2209      	movs	r2, #9
 8000d82:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d84:	4b16      	ldr	r3, [pc, #88]	; (8000de0 <MX_TIM2_Init+0x94>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d8a:	4b15      	ldr	r3, [pc, #84]	; (8000de0 <MX_TIM2_Init+0x94>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d90:	4813      	ldr	r0, [pc, #76]	; (8000de0 <MX_TIM2_Init+0x94>)
 8000d92:	f001 f837 	bl	8001e04 <HAL_TIM_Base_Init>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d001      	beq.n	8000da0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000d9c:	f000 f880 	bl	8000ea0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000da0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000da4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000da6:	f107 0308 	add.w	r3, r7, #8
 8000daa:	4619      	mov	r1, r3
 8000dac:	480c      	ldr	r0, [pc, #48]	; (8000de0 <MX_TIM2_Init+0x94>)
 8000dae:	f001 f9b5 	bl	800211c <HAL_TIM_ConfigClockSource>
 8000db2:	4603      	mov	r3, r0
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d001      	beq.n	8000dbc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000db8:	f000 f872 	bl	8000ea0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000dc4:	463b      	mov	r3, r7
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	4805      	ldr	r0, [pc, #20]	; (8000de0 <MX_TIM2_Init+0x94>)
 8000dca:	f001 fb8d 	bl	80024e8 <HAL_TIMEx_MasterConfigSynchronization>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000dd4:	f000 f864 	bl	8000ea0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000dd8:	bf00      	nop
 8000dda:	3718      	adds	r7, #24
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	20000064 	.word	0x20000064

08000de4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b086      	sub	sp, #24
 8000de8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dea:	f107 0308 	add.w	r3, r7, #8
 8000dee:	2200      	movs	r2, #0
 8000df0:	601a      	str	r2, [r3, #0]
 8000df2:	605a      	str	r2, [r3, #4]
 8000df4:	609a      	str	r2, [r3, #8]
 8000df6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df8:	4b21      	ldr	r3, [pc, #132]	; (8000e80 <MX_GPIO_Init+0x9c>)
 8000dfa:	699b      	ldr	r3, [r3, #24]
 8000dfc:	4a20      	ldr	r2, [pc, #128]	; (8000e80 <MX_GPIO_Init+0x9c>)
 8000dfe:	f043 0304 	orr.w	r3, r3, #4
 8000e02:	6193      	str	r3, [r2, #24]
 8000e04:	4b1e      	ldr	r3, [pc, #120]	; (8000e80 <MX_GPIO_Init+0x9c>)
 8000e06:	699b      	ldr	r3, [r3, #24]
 8000e08:	f003 0304 	and.w	r3, r3, #4
 8000e0c:	607b      	str	r3, [r7, #4]
 8000e0e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e10:	4b1b      	ldr	r3, [pc, #108]	; (8000e80 <MX_GPIO_Init+0x9c>)
 8000e12:	699b      	ldr	r3, [r3, #24]
 8000e14:	4a1a      	ldr	r2, [pc, #104]	; (8000e80 <MX_GPIO_Init+0x9c>)
 8000e16:	f043 0308 	orr.w	r3, r3, #8
 8000e1a:	6193      	str	r3, [r2, #24]
 8000e1c:	4b18      	ldr	r3, [pc, #96]	; (8000e80 <MX_GPIO_Init+0x9c>)
 8000e1e:	699b      	ldr	r3, [r3, #24]
 8000e20:	f003 0308 	and.w	r3, r3, #8
 8000e24:	603b      	str	r3, [r7, #0]
 8000e26:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DOT_Pin|LED_RED_Pin|EN0_Pin|EN1_Pin
 8000e28:	2200      	movs	r2, #0
 8000e2a:	f44f 717c 	mov.w	r1, #1008	; 0x3f0
 8000e2e:	4815      	ldr	r0, [pc, #84]	; (8000e84 <MX_GPIO_Init+0xa0>)
 8000e30:	f000 fbda 	bl	80015e8 <HAL_GPIO_WritePin>
                          |EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG_0_Pin|SEG_1_Pin|SEG_2_Pin|SEG_3_Pin
 8000e34:	2200      	movs	r2, #0
 8000e36:	217f      	movs	r1, #127	; 0x7f
 8000e38:	4813      	ldr	r0, [pc, #76]	; (8000e88 <MX_GPIO_Init+0xa4>)
 8000e3a:	f000 fbd5 	bl	80015e8 <HAL_GPIO_WritePin>
                          |SEG_4_Pin|SEG_5_Pin|SEG_6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DOT_Pin LED_RED_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = DOT_Pin|LED_RED_Pin|EN0_Pin|EN1_Pin
 8000e3e:	f44f 737c 	mov.w	r3, #1008	; 0x3f0
 8000e42:	60bb      	str	r3, [r7, #8]
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e44:	2301      	movs	r3, #1
 8000e46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e4c:	2302      	movs	r3, #2
 8000e4e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e50:	f107 0308 	add.w	r3, r7, #8
 8000e54:	4619      	mov	r1, r3
 8000e56:	480b      	ldr	r0, [pc, #44]	; (8000e84 <MX_GPIO_Init+0xa0>)
 8000e58:	f000 fa4c 	bl	80012f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_0_Pin SEG_1_Pin SEG_2_Pin SEG_3_Pin
                           SEG_4_Pin SEG_5_Pin SEG_6_Pin */
  GPIO_InitStruct.Pin = SEG_0_Pin|SEG_1_Pin|SEG_2_Pin|SEG_3_Pin
 8000e5c:	237f      	movs	r3, #127	; 0x7f
 8000e5e:	60bb      	str	r3, [r7, #8]
                          |SEG_4_Pin|SEG_5_Pin|SEG_6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e60:	2301      	movs	r3, #1
 8000e62:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e64:	2300      	movs	r3, #0
 8000e66:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e68:	2302      	movs	r3, #2
 8000e6a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e6c:	f107 0308 	add.w	r3, r7, #8
 8000e70:	4619      	mov	r1, r3
 8000e72:	4805      	ldr	r0, [pc, #20]	; (8000e88 <MX_GPIO_Init+0xa4>)
 8000e74:	f000 fa3e 	bl	80012f4 <HAL_GPIO_Init>

}
 8000e78:	bf00      	nop
 8000e7a:	3718      	adds	r7, #24
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	40021000 	.word	0x40021000
 8000e84:	40010800 	.word	0x40010800
 8000e88:	40010c00 	.word	0x40010c00

08000e8c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
   timerRun();
 8000e94:	f7ff f98e 	bl	80001b4 <timerRun>
}
 8000e98:	bf00      	nop
 8000e9a:	3708      	adds	r7, #8
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ea4:	b672      	cpsid	i
}
 8000ea6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ea8:	e7fe      	b.n	8000ea8 <Error_Handler+0x8>
	...

08000eac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b085      	sub	sp, #20
 8000eb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000eb2:	4b15      	ldr	r3, [pc, #84]	; (8000f08 <HAL_MspInit+0x5c>)
 8000eb4:	699b      	ldr	r3, [r3, #24]
 8000eb6:	4a14      	ldr	r2, [pc, #80]	; (8000f08 <HAL_MspInit+0x5c>)
 8000eb8:	f043 0301 	orr.w	r3, r3, #1
 8000ebc:	6193      	str	r3, [r2, #24]
 8000ebe:	4b12      	ldr	r3, [pc, #72]	; (8000f08 <HAL_MspInit+0x5c>)
 8000ec0:	699b      	ldr	r3, [r3, #24]
 8000ec2:	f003 0301 	and.w	r3, r3, #1
 8000ec6:	60bb      	str	r3, [r7, #8]
 8000ec8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eca:	4b0f      	ldr	r3, [pc, #60]	; (8000f08 <HAL_MspInit+0x5c>)
 8000ecc:	69db      	ldr	r3, [r3, #28]
 8000ece:	4a0e      	ldr	r2, [pc, #56]	; (8000f08 <HAL_MspInit+0x5c>)
 8000ed0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ed4:	61d3      	str	r3, [r2, #28]
 8000ed6:	4b0c      	ldr	r3, [pc, #48]	; (8000f08 <HAL_MspInit+0x5c>)
 8000ed8:	69db      	ldr	r3, [r3, #28]
 8000eda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ede:	607b      	str	r3, [r7, #4]
 8000ee0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000ee2:	4b0a      	ldr	r3, [pc, #40]	; (8000f0c <HAL_MspInit+0x60>)
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	60fb      	str	r3, [r7, #12]
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000eee:	60fb      	str	r3, [r7, #12]
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000ef6:	60fb      	str	r3, [r7, #12]
 8000ef8:	4a04      	ldr	r2, [pc, #16]	; (8000f0c <HAL_MspInit+0x60>)
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000efe:	bf00      	nop
 8000f00:	3714      	adds	r7, #20
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bc80      	pop	{r7}
 8000f06:	4770      	bx	lr
 8000f08:	40021000 	.word	0x40021000
 8000f0c:	40010000 	.word	0x40010000

08000f10 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b084      	sub	sp, #16
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f20:	d113      	bne.n	8000f4a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f22:	4b0c      	ldr	r3, [pc, #48]	; (8000f54 <HAL_TIM_Base_MspInit+0x44>)
 8000f24:	69db      	ldr	r3, [r3, #28]
 8000f26:	4a0b      	ldr	r2, [pc, #44]	; (8000f54 <HAL_TIM_Base_MspInit+0x44>)
 8000f28:	f043 0301 	orr.w	r3, r3, #1
 8000f2c:	61d3      	str	r3, [r2, #28]
 8000f2e:	4b09      	ldr	r3, [pc, #36]	; (8000f54 <HAL_TIM_Base_MspInit+0x44>)
 8000f30:	69db      	ldr	r3, [r3, #28]
 8000f32:	f003 0301 	and.w	r3, r3, #1
 8000f36:	60fb      	str	r3, [r7, #12]
 8000f38:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	2100      	movs	r1, #0
 8000f3e:	201c      	movs	r0, #28
 8000f40:	f000 f9a1 	bl	8001286 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f44:	201c      	movs	r0, #28
 8000f46:	f000 f9ba 	bl	80012be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000f4a:	bf00      	nop
 8000f4c:	3710      	adds	r7, #16
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	40021000 	.word	0x40021000

08000f58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f5c:	e7fe      	b.n	8000f5c <NMI_Handler+0x4>

08000f5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f5e:	b480      	push	{r7}
 8000f60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f62:	e7fe      	b.n	8000f62 <HardFault_Handler+0x4>

08000f64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f68:	e7fe      	b.n	8000f68 <MemManage_Handler+0x4>

08000f6a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f6a:	b480      	push	{r7}
 8000f6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f6e:	e7fe      	b.n	8000f6e <BusFault_Handler+0x4>

08000f70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f74:	e7fe      	b.n	8000f74 <UsageFault_Handler+0x4>

08000f76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f76:	b480      	push	{r7}
 8000f78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f7a:	bf00      	nop
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bc80      	pop	{r7}
 8000f80:	4770      	bx	lr

08000f82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f82:	b480      	push	{r7}
 8000f84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f86:	bf00      	nop
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bc80      	pop	{r7}
 8000f8c:	4770      	bx	lr

08000f8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f92:	bf00      	nop
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bc80      	pop	{r7}
 8000f98:	4770      	bx	lr

08000f9a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f9a:	b580      	push	{r7, lr}
 8000f9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f9e:	f000 f87f 	bl	80010a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fa2:	bf00      	nop
 8000fa4:	bd80      	pop	{r7, pc}
	...

08000fa8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000fac:	4802      	ldr	r0, [pc, #8]	; (8000fb8 <TIM2_IRQHandler+0x10>)
 8000fae:	f000 ffc5 	bl	8001f3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000fb2:	bf00      	nop
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	20000064 	.word	0x20000064

08000fbc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fc0:	bf00      	nop
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bc80      	pop	{r7}
 8000fc6:	4770      	bx	lr

08000fc8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000fc8:	f7ff fff8 	bl	8000fbc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fcc:	480b      	ldr	r0, [pc, #44]	; (8000ffc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000fce:	490c      	ldr	r1, [pc, #48]	; (8001000 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000fd0:	4a0c      	ldr	r2, [pc, #48]	; (8001004 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000fd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fd4:	e002      	b.n	8000fdc <LoopCopyDataInit>

08000fd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fda:	3304      	adds	r3, #4

08000fdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fe0:	d3f9      	bcc.n	8000fd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fe2:	4a09      	ldr	r2, [pc, #36]	; (8001008 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000fe4:	4c09      	ldr	r4, [pc, #36]	; (800100c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000fe6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fe8:	e001      	b.n	8000fee <LoopFillZerobss>

08000fea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fec:	3204      	adds	r2, #4

08000fee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ff0:	d3fb      	bcc.n	8000fea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ff2:	f001 fae3 	bl	80025bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ff6:	f7ff fe01 	bl	8000bfc <main>
  bx lr
 8000ffa:	4770      	bx	lr
  ldr r0, =_sdata
 8000ffc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001000:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8001004:	08002658 	.word	0x08002658
  ldr r2, =_sbss
 8001008:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 800100c:	200000b0 	.word	0x200000b0

08001010 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001010:	e7fe      	b.n	8001010 <ADC1_2_IRQHandler>
	...

08001014 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001018:	4b08      	ldr	r3, [pc, #32]	; (800103c <HAL_Init+0x28>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a07      	ldr	r2, [pc, #28]	; (800103c <HAL_Init+0x28>)
 800101e:	f043 0310 	orr.w	r3, r3, #16
 8001022:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001024:	2003      	movs	r0, #3
 8001026:	f000 f923 	bl	8001270 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800102a:	200f      	movs	r0, #15
 800102c:	f000 f808 	bl	8001040 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001030:	f7ff ff3c 	bl	8000eac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001034:	2300      	movs	r3, #0
}
 8001036:	4618      	mov	r0, r3
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40022000 	.word	0x40022000

08001040 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001048:	4b12      	ldr	r3, [pc, #72]	; (8001094 <HAL_InitTick+0x54>)
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	4b12      	ldr	r3, [pc, #72]	; (8001098 <HAL_InitTick+0x58>)
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	4619      	mov	r1, r3
 8001052:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001056:	fbb3 f3f1 	udiv	r3, r3, r1
 800105a:	fbb2 f3f3 	udiv	r3, r2, r3
 800105e:	4618      	mov	r0, r3
 8001060:	f000 f93b 	bl	80012da <HAL_SYSTICK_Config>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800106a:	2301      	movs	r3, #1
 800106c:	e00e      	b.n	800108c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2b0f      	cmp	r3, #15
 8001072:	d80a      	bhi.n	800108a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001074:	2200      	movs	r2, #0
 8001076:	6879      	ldr	r1, [r7, #4]
 8001078:	f04f 30ff 	mov.w	r0, #4294967295
 800107c:	f000 f903 	bl	8001286 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001080:	4a06      	ldr	r2, [pc, #24]	; (800109c <HAL_InitTick+0x5c>)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001086:	2300      	movs	r3, #0
 8001088:	e000      	b.n	800108c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800108a:	2301      	movs	r3, #1
}
 800108c:	4618      	mov	r0, r3
 800108e:	3708      	adds	r7, #8
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	2000000c 	.word	0x2000000c
 8001098:	20000014 	.word	0x20000014
 800109c:	20000010 	.word	0x20000010

080010a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010a4:	4b05      	ldr	r3, [pc, #20]	; (80010bc <HAL_IncTick+0x1c>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	461a      	mov	r2, r3
 80010aa:	4b05      	ldr	r3, [pc, #20]	; (80010c0 <HAL_IncTick+0x20>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4413      	add	r3, r2
 80010b0:	4a03      	ldr	r2, [pc, #12]	; (80010c0 <HAL_IncTick+0x20>)
 80010b2:	6013      	str	r3, [r2, #0]
}
 80010b4:	bf00      	nop
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bc80      	pop	{r7}
 80010ba:	4770      	bx	lr
 80010bc:	20000014 	.word	0x20000014
 80010c0:	200000ac 	.word	0x200000ac

080010c4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  return uwTick;
 80010c8:	4b02      	ldr	r3, [pc, #8]	; (80010d4 <HAL_GetTick+0x10>)
 80010ca:	681b      	ldr	r3, [r3, #0]
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bc80      	pop	{r7}
 80010d2:	4770      	bx	lr
 80010d4:	200000ac 	.word	0x200000ac

080010d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010d8:	b480      	push	{r7}
 80010da:	b085      	sub	sp, #20
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	f003 0307 	and.w	r3, r3, #7
 80010e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010e8:	4b0c      	ldr	r3, [pc, #48]	; (800111c <__NVIC_SetPriorityGrouping+0x44>)
 80010ea:	68db      	ldr	r3, [r3, #12]
 80010ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010ee:	68ba      	ldr	r2, [r7, #8]
 80010f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010f4:	4013      	ands	r3, r2
 80010f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010fc:	68bb      	ldr	r3, [r7, #8]
 80010fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001100:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001104:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001108:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800110a:	4a04      	ldr	r2, [pc, #16]	; (800111c <__NVIC_SetPriorityGrouping+0x44>)
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	60d3      	str	r3, [r2, #12]
}
 8001110:	bf00      	nop
 8001112:	3714      	adds	r7, #20
 8001114:	46bd      	mov	sp, r7
 8001116:	bc80      	pop	{r7}
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	e000ed00 	.word	0xe000ed00

08001120 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001124:	4b04      	ldr	r3, [pc, #16]	; (8001138 <__NVIC_GetPriorityGrouping+0x18>)
 8001126:	68db      	ldr	r3, [r3, #12]
 8001128:	0a1b      	lsrs	r3, r3, #8
 800112a:	f003 0307 	and.w	r3, r3, #7
}
 800112e:	4618      	mov	r0, r3
 8001130:	46bd      	mov	sp, r7
 8001132:	bc80      	pop	{r7}
 8001134:	4770      	bx	lr
 8001136:	bf00      	nop
 8001138:	e000ed00 	.word	0xe000ed00

0800113c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	4603      	mov	r3, r0
 8001144:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001146:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800114a:	2b00      	cmp	r3, #0
 800114c:	db0b      	blt.n	8001166 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800114e:	79fb      	ldrb	r3, [r7, #7]
 8001150:	f003 021f 	and.w	r2, r3, #31
 8001154:	4906      	ldr	r1, [pc, #24]	; (8001170 <__NVIC_EnableIRQ+0x34>)
 8001156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800115a:	095b      	lsrs	r3, r3, #5
 800115c:	2001      	movs	r0, #1
 800115e:	fa00 f202 	lsl.w	r2, r0, r2
 8001162:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001166:	bf00      	nop
 8001168:	370c      	adds	r7, #12
 800116a:	46bd      	mov	sp, r7
 800116c:	bc80      	pop	{r7}
 800116e:	4770      	bx	lr
 8001170:	e000e100 	.word	0xe000e100

08001174 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001174:	b480      	push	{r7}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
 800117a:	4603      	mov	r3, r0
 800117c:	6039      	str	r1, [r7, #0]
 800117e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001180:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001184:	2b00      	cmp	r3, #0
 8001186:	db0a      	blt.n	800119e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	b2da      	uxtb	r2, r3
 800118c:	490c      	ldr	r1, [pc, #48]	; (80011c0 <__NVIC_SetPriority+0x4c>)
 800118e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001192:	0112      	lsls	r2, r2, #4
 8001194:	b2d2      	uxtb	r2, r2
 8001196:	440b      	add	r3, r1
 8001198:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800119c:	e00a      	b.n	80011b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	b2da      	uxtb	r2, r3
 80011a2:	4908      	ldr	r1, [pc, #32]	; (80011c4 <__NVIC_SetPriority+0x50>)
 80011a4:	79fb      	ldrb	r3, [r7, #7]
 80011a6:	f003 030f 	and.w	r3, r3, #15
 80011aa:	3b04      	subs	r3, #4
 80011ac:	0112      	lsls	r2, r2, #4
 80011ae:	b2d2      	uxtb	r2, r2
 80011b0:	440b      	add	r3, r1
 80011b2:	761a      	strb	r2, [r3, #24]
}
 80011b4:	bf00      	nop
 80011b6:	370c      	adds	r7, #12
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bc80      	pop	{r7}
 80011bc:	4770      	bx	lr
 80011be:	bf00      	nop
 80011c0:	e000e100 	.word	0xe000e100
 80011c4:	e000ed00 	.word	0xe000ed00

080011c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b089      	sub	sp, #36	; 0x24
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	60f8      	str	r0, [r7, #12]
 80011d0:	60b9      	str	r1, [r7, #8]
 80011d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	f003 0307 	and.w	r3, r3, #7
 80011da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011dc:	69fb      	ldr	r3, [r7, #28]
 80011de:	f1c3 0307 	rsb	r3, r3, #7
 80011e2:	2b04      	cmp	r3, #4
 80011e4:	bf28      	it	cs
 80011e6:	2304      	movcs	r3, #4
 80011e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011ea:	69fb      	ldr	r3, [r7, #28]
 80011ec:	3304      	adds	r3, #4
 80011ee:	2b06      	cmp	r3, #6
 80011f0:	d902      	bls.n	80011f8 <NVIC_EncodePriority+0x30>
 80011f2:	69fb      	ldr	r3, [r7, #28]
 80011f4:	3b03      	subs	r3, #3
 80011f6:	e000      	b.n	80011fa <NVIC_EncodePriority+0x32>
 80011f8:	2300      	movs	r3, #0
 80011fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001200:	69bb      	ldr	r3, [r7, #24]
 8001202:	fa02 f303 	lsl.w	r3, r2, r3
 8001206:	43da      	mvns	r2, r3
 8001208:	68bb      	ldr	r3, [r7, #8]
 800120a:	401a      	ands	r2, r3
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001210:	f04f 31ff 	mov.w	r1, #4294967295
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	fa01 f303 	lsl.w	r3, r1, r3
 800121a:	43d9      	mvns	r1, r3
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001220:	4313      	orrs	r3, r2
         );
}
 8001222:	4618      	mov	r0, r3
 8001224:	3724      	adds	r7, #36	; 0x24
 8001226:	46bd      	mov	sp, r7
 8001228:	bc80      	pop	{r7}
 800122a:	4770      	bx	lr

0800122c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	3b01      	subs	r3, #1
 8001238:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800123c:	d301      	bcc.n	8001242 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800123e:	2301      	movs	r3, #1
 8001240:	e00f      	b.n	8001262 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001242:	4a0a      	ldr	r2, [pc, #40]	; (800126c <SysTick_Config+0x40>)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	3b01      	subs	r3, #1
 8001248:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800124a:	210f      	movs	r1, #15
 800124c:	f04f 30ff 	mov.w	r0, #4294967295
 8001250:	f7ff ff90 	bl	8001174 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001254:	4b05      	ldr	r3, [pc, #20]	; (800126c <SysTick_Config+0x40>)
 8001256:	2200      	movs	r2, #0
 8001258:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800125a:	4b04      	ldr	r3, [pc, #16]	; (800126c <SysTick_Config+0x40>)
 800125c:	2207      	movs	r2, #7
 800125e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001260:	2300      	movs	r3, #0
}
 8001262:	4618      	mov	r0, r3
 8001264:	3708      	adds	r7, #8
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	e000e010 	.word	0xe000e010

08001270 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001278:	6878      	ldr	r0, [r7, #4]
 800127a:	f7ff ff2d 	bl	80010d8 <__NVIC_SetPriorityGrouping>
}
 800127e:	bf00      	nop
 8001280:	3708      	adds	r7, #8
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}

08001286 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001286:	b580      	push	{r7, lr}
 8001288:	b086      	sub	sp, #24
 800128a:	af00      	add	r7, sp, #0
 800128c:	4603      	mov	r3, r0
 800128e:	60b9      	str	r1, [r7, #8]
 8001290:	607a      	str	r2, [r7, #4]
 8001292:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001294:	2300      	movs	r3, #0
 8001296:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001298:	f7ff ff42 	bl	8001120 <__NVIC_GetPriorityGrouping>
 800129c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800129e:	687a      	ldr	r2, [r7, #4]
 80012a0:	68b9      	ldr	r1, [r7, #8]
 80012a2:	6978      	ldr	r0, [r7, #20]
 80012a4:	f7ff ff90 	bl	80011c8 <NVIC_EncodePriority>
 80012a8:	4602      	mov	r2, r0
 80012aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012ae:	4611      	mov	r1, r2
 80012b0:	4618      	mov	r0, r3
 80012b2:	f7ff ff5f 	bl	8001174 <__NVIC_SetPriority>
}
 80012b6:	bf00      	nop
 80012b8:	3718      	adds	r7, #24
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}

080012be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012be:	b580      	push	{r7, lr}
 80012c0:	b082      	sub	sp, #8
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	4603      	mov	r3, r0
 80012c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7ff ff35 	bl	800113c <__NVIC_EnableIRQ>
}
 80012d2:	bf00      	nop
 80012d4:	3708      	adds	r7, #8
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}

080012da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012da:	b580      	push	{r7, lr}
 80012dc:	b082      	sub	sp, #8
 80012de:	af00      	add	r7, sp, #0
 80012e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012e2:	6878      	ldr	r0, [r7, #4]
 80012e4:	f7ff ffa2 	bl	800122c <SysTick_Config>
 80012e8:	4603      	mov	r3, r0
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3708      	adds	r7, #8
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
	...

080012f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b08b      	sub	sp, #44	; 0x2c
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012fe:	2300      	movs	r3, #0
 8001300:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001302:	2300      	movs	r3, #0
 8001304:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001306:	e148      	b.n	800159a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001308:	2201      	movs	r2, #1
 800130a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800130c:	fa02 f303 	lsl.w	r3, r2, r3
 8001310:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	69fa      	ldr	r2, [r7, #28]
 8001318:	4013      	ands	r3, r2
 800131a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800131c:	69ba      	ldr	r2, [r7, #24]
 800131e:	69fb      	ldr	r3, [r7, #28]
 8001320:	429a      	cmp	r2, r3
 8001322:	f040 8137 	bne.w	8001594 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	4aa3      	ldr	r2, [pc, #652]	; (80015b8 <HAL_GPIO_Init+0x2c4>)
 800132c:	4293      	cmp	r3, r2
 800132e:	d05e      	beq.n	80013ee <HAL_GPIO_Init+0xfa>
 8001330:	4aa1      	ldr	r2, [pc, #644]	; (80015b8 <HAL_GPIO_Init+0x2c4>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d875      	bhi.n	8001422 <HAL_GPIO_Init+0x12e>
 8001336:	4aa1      	ldr	r2, [pc, #644]	; (80015bc <HAL_GPIO_Init+0x2c8>)
 8001338:	4293      	cmp	r3, r2
 800133a:	d058      	beq.n	80013ee <HAL_GPIO_Init+0xfa>
 800133c:	4a9f      	ldr	r2, [pc, #636]	; (80015bc <HAL_GPIO_Init+0x2c8>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d86f      	bhi.n	8001422 <HAL_GPIO_Init+0x12e>
 8001342:	4a9f      	ldr	r2, [pc, #636]	; (80015c0 <HAL_GPIO_Init+0x2cc>)
 8001344:	4293      	cmp	r3, r2
 8001346:	d052      	beq.n	80013ee <HAL_GPIO_Init+0xfa>
 8001348:	4a9d      	ldr	r2, [pc, #628]	; (80015c0 <HAL_GPIO_Init+0x2cc>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d869      	bhi.n	8001422 <HAL_GPIO_Init+0x12e>
 800134e:	4a9d      	ldr	r2, [pc, #628]	; (80015c4 <HAL_GPIO_Init+0x2d0>)
 8001350:	4293      	cmp	r3, r2
 8001352:	d04c      	beq.n	80013ee <HAL_GPIO_Init+0xfa>
 8001354:	4a9b      	ldr	r2, [pc, #620]	; (80015c4 <HAL_GPIO_Init+0x2d0>)
 8001356:	4293      	cmp	r3, r2
 8001358:	d863      	bhi.n	8001422 <HAL_GPIO_Init+0x12e>
 800135a:	4a9b      	ldr	r2, [pc, #620]	; (80015c8 <HAL_GPIO_Init+0x2d4>)
 800135c:	4293      	cmp	r3, r2
 800135e:	d046      	beq.n	80013ee <HAL_GPIO_Init+0xfa>
 8001360:	4a99      	ldr	r2, [pc, #612]	; (80015c8 <HAL_GPIO_Init+0x2d4>)
 8001362:	4293      	cmp	r3, r2
 8001364:	d85d      	bhi.n	8001422 <HAL_GPIO_Init+0x12e>
 8001366:	2b12      	cmp	r3, #18
 8001368:	d82a      	bhi.n	80013c0 <HAL_GPIO_Init+0xcc>
 800136a:	2b12      	cmp	r3, #18
 800136c:	d859      	bhi.n	8001422 <HAL_GPIO_Init+0x12e>
 800136e:	a201      	add	r2, pc, #4	; (adr r2, 8001374 <HAL_GPIO_Init+0x80>)
 8001370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001374:	080013ef 	.word	0x080013ef
 8001378:	080013c9 	.word	0x080013c9
 800137c:	080013db 	.word	0x080013db
 8001380:	0800141d 	.word	0x0800141d
 8001384:	08001423 	.word	0x08001423
 8001388:	08001423 	.word	0x08001423
 800138c:	08001423 	.word	0x08001423
 8001390:	08001423 	.word	0x08001423
 8001394:	08001423 	.word	0x08001423
 8001398:	08001423 	.word	0x08001423
 800139c:	08001423 	.word	0x08001423
 80013a0:	08001423 	.word	0x08001423
 80013a4:	08001423 	.word	0x08001423
 80013a8:	08001423 	.word	0x08001423
 80013ac:	08001423 	.word	0x08001423
 80013b0:	08001423 	.word	0x08001423
 80013b4:	08001423 	.word	0x08001423
 80013b8:	080013d1 	.word	0x080013d1
 80013bc:	080013e5 	.word	0x080013e5
 80013c0:	4a82      	ldr	r2, [pc, #520]	; (80015cc <HAL_GPIO_Init+0x2d8>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d013      	beq.n	80013ee <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80013c6:	e02c      	b.n	8001422 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	68db      	ldr	r3, [r3, #12]
 80013cc:	623b      	str	r3, [r7, #32]
          break;
 80013ce:	e029      	b.n	8001424 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	68db      	ldr	r3, [r3, #12]
 80013d4:	3304      	adds	r3, #4
 80013d6:	623b      	str	r3, [r7, #32]
          break;
 80013d8:	e024      	b.n	8001424 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	68db      	ldr	r3, [r3, #12]
 80013de:	3308      	adds	r3, #8
 80013e0:	623b      	str	r3, [r7, #32]
          break;
 80013e2:	e01f      	b.n	8001424 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	68db      	ldr	r3, [r3, #12]
 80013e8:	330c      	adds	r3, #12
 80013ea:	623b      	str	r3, [r7, #32]
          break;
 80013ec:	e01a      	b.n	8001424 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d102      	bne.n	80013fc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80013f6:	2304      	movs	r3, #4
 80013f8:	623b      	str	r3, [r7, #32]
          break;
 80013fa:	e013      	b.n	8001424 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	689b      	ldr	r3, [r3, #8]
 8001400:	2b01      	cmp	r3, #1
 8001402:	d105      	bne.n	8001410 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001404:	2308      	movs	r3, #8
 8001406:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	69fa      	ldr	r2, [r7, #28]
 800140c:	611a      	str	r2, [r3, #16]
          break;
 800140e:	e009      	b.n	8001424 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001410:	2308      	movs	r3, #8
 8001412:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	69fa      	ldr	r2, [r7, #28]
 8001418:	615a      	str	r2, [r3, #20]
          break;
 800141a:	e003      	b.n	8001424 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800141c:	2300      	movs	r3, #0
 800141e:	623b      	str	r3, [r7, #32]
          break;
 8001420:	e000      	b.n	8001424 <HAL_GPIO_Init+0x130>
          break;
 8001422:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001424:	69bb      	ldr	r3, [r7, #24]
 8001426:	2bff      	cmp	r3, #255	; 0xff
 8001428:	d801      	bhi.n	800142e <HAL_GPIO_Init+0x13a>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	e001      	b.n	8001432 <HAL_GPIO_Init+0x13e>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	3304      	adds	r3, #4
 8001432:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001434:	69bb      	ldr	r3, [r7, #24]
 8001436:	2bff      	cmp	r3, #255	; 0xff
 8001438:	d802      	bhi.n	8001440 <HAL_GPIO_Init+0x14c>
 800143a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	e002      	b.n	8001446 <HAL_GPIO_Init+0x152>
 8001440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001442:	3b08      	subs	r3, #8
 8001444:	009b      	lsls	r3, r3, #2
 8001446:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	210f      	movs	r1, #15
 800144e:	693b      	ldr	r3, [r7, #16]
 8001450:	fa01 f303 	lsl.w	r3, r1, r3
 8001454:	43db      	mvns	r3, r3
 8001456:	401a      	ands	r2, r3
 8001458:	6a39      	ldr	r1, [r7, #32]
 800145a:	693b      	ldr	r3, [r7, #16]
 800145c:	fa01 f303 	lsl.w	r3, r1, r3
 8001460:	431a      	orrs	r2, r3
 8001462:	697b      	ldr	r3, [r7, #20]
 8001464:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800146e:	2b00      	cmp	r3, #0
 8001470:	f000 8090 	beq.w	8001594 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001474:	4b56      	ldr	r3, [pc, #344]	; (80015d0 <HAL_GPIO_Init+0x2dc>)
 8001476:	699b      	ldr	r3, [r3, #24]
 8001478:	4a55      	ldr	r2, [pc, #340]	; (80015d0 <HAL_GPIO_Init+0x2dc>)
 800147a:	f043 0301 	orr.w	r3, r3, #1
 800147e:	6193      	str	r3, [r2, #24]
 8001480:	4b53      	ldr	r3, [pc, #332]	; (80015d0 <HAL_GPIO_Init+0x2dc>)
 8001482:	699b      	ldr	r3, [r3, #24]
 8001484:	f003 0301 	and.w	r3, r3, #1
 8001488:	60bb      	str	r3, [r7, #8]
 800148a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800148c:	4a51      	ldr	r2, [pc, #324]	; (80015d4 <HAL_GPIO_Init+0x2e0>)
 800148e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001490:	089b      	lsrs	r3, r3, #2
 8001492:	3302      	adds	r3, #2
 8001494:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001498:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800149a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800149c:	f003 0303 	and.w	r3, r3, #3
 80014a0:	009b      	lsls	r3, r3, #2
 80014a2:	220f      	movs	r2, #15
 80014a4:	fa02 f303 	lsl.w	r3, r2, r3
 80014a8:	43db      	mvns	r3, r3
 80014aa:	68fa      	ldr	r2, [r7, #12]
 80014ac:	4013      	ands	r3, r2
 80014ae:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	4a49      	ldr	r2, [pc, #292]	; (80015d8 <HAL_GPIO_Init+0x2e4>)
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d00d      	beq.n	80014d4 <HAL_GPIO_Init+0x1e0>
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	4a48      	ldr	r2, [pc, #288]	; (80015dc <HAL_GPIO_Init+0x2e8>)
 80014bc:	4293      	cmp	r3, r2
 80014be:	d007      	beq.n	80014d0 <HAL_GPIO_Init+0x1dc>
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	4a47      	ldr	r2, [pc, #284]	; (80015e0 <HAL_GPIO_Init+0x2ec>)
 80014c4:	4293      	cmp	r3, r2
 80014c6:	d101      	bne.n	80014cc <HAL_GPIO_Init+0x1d8>
 80014c8:	2302      	movs	r3, #2
 80014ca:	e004      	b.n	80014d6 <HAL_GPIO_Init+0x1e2>
 80014cc:	2303      	movs	r3, #3
 80014ce:	e002      	b.n	80014d6 <HAL_GPIO_Init+0x1e2>
 80014d0:	2301      	movs	r3, #1
 80014d2:	e000      	b.n	80014d6 <HAL_GPIO_Init+0x1e2>
 80014d4:	2300      	movs	r3, #0
 80014d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80014d8:	f002 0203 	and.w	r2, r2, #3
 80014dc:	0092      	lsls	r2, r2, #2
 80014de:	4093      	lsls	r3, r2
 80014e0:	68fa      	ldr	r2, [r7, #12]
 80014e2:	4313      	orrs	r3, r2
 80014e4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80014e6:	493b      	ldr	r1, [pc, #236]	; (80015d4 <HAL_GPIO_Init+0x2e0>)
 80014e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ea:	089b      	lsrs	r3, r3, #2
 80014ec:	3302      	adds	r3, #2
 80014ee:	68fa      	ldr	r2, [r7, #12]
 80014f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d006      	beq.n	800150e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001500:	4b38      	ldr	r3, [pc, #224]	; (80015e4 <HAL_GPIO_Init+0x2f0>)
 8001502:	689a      	ldr	r2, [r3, #8]
 8001504:	4937      	ldr	r1, [pc, #220]	; (80015e4 <HAL_GPIO_Init+0x2f0>)
 8001506:	69bb      	ldr	r3, [r7, #24]
 8001508:	4313      	orrs	r3, r2
 800150a:	608b      	str	r3, [r1, #8]
 800150c:	e006      	b.n	800151c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800150e:	4b35      	ldr	r3, [pc, #212]	; (80015e4 <HAL_GPIO_Init+0x2f0>)
 8001510:	689a      	ldr	r2, [r3, #8]
 8001512:	69bb      	ldr	r3, [r7, #24]
 8001514:	43db      	mvns	r3, r3
 8001516:	4933      	ldr	r1, [pc, #204]	; (80015e4 <HAL_GPIO_Init+0x2f0>)
 8001518:	4013      	ands	r3, r2
 800151a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001524:	2b00      	cmp	r3, #0
 8001526:	d006      	beq.n	8001536 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001528:	4b2e      	ldr	r3, [pc, #184]	; (80015e4 <HAL_GPIO_Init+0x2f0>)
 800152a:	68da      	ldr	r2, [r3, #12]
 800152c:	492d      	ldr	r1, [pc, #180]	; (80015e4 <HAL_GPIO_Init+0x2f0>)
 800152e:	69bb      	ldr	r3, [r7, #24]
 8001530:	4313      	orrs	r3, r2
 8001532:	60cb      	str	r3, [r1, #12]
 8001534:	e006      	b.n	8001544 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001536:	4b2b      	ldr	r3, [pc, #172]	; (80015e4 <HAL_GPIO_Init+0x2f0>)
 8001538:	68da      	ldr	r2, [r3, #12]
 800153a:	69bb      	ldr	r3, [r7, #24]
 800153c:	43db      	mvns	r3, r3
 800153e:	4929      	ldr	r1, [pc, #164]	; (80015e4 <HAL_GPIO_Init+0x2f0>)
 8001540:	4013      	ands	r3, r2
 8001542:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800154c:	2b00      	cmp	r3, #0
 800154e:	d006      	beq.n	800155e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001550:	4b24      	ldr	r3, [pc, #144]	; (80015e4 <HAL_GPIO_Init+0x2f0>)
 8001552:	685a      	ldr	r2, [r3, #4]
 8001554:	4923      	ldr	r1, [pc, #140]	; (80015e4 <HAL_GPIO_Init+0x2f0>)
 8001556:	69bb      	ldr	r3, [r7, #24]
 8001558:	4313      	orrs	r3, r2
 800155a:	604b      	str	r3, [r1, #4]
 800155c:	e006      	b.n	800156c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800155e:	4b21      	ldr	r3, [pc, #132]	; (80015e4 <HAL_GPIO_Init+0x2f0>)
 8001560:	685a      	ldr	r2, [r3, #4]
 8001562:	69bb      	ldr	r3, [r7, #24]
 8001564:	43db      	mvns	r3, r3
 8001566:	491f      	ldr	r1, [pc, #124]	; (80015e4 <HAL_GPIO_Init+0x2f0>)
 8001568:	4013      	ands	r3, r2
 800156a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001574:	2b00      	cmp	r3, #0
 8001576:	d006      	beq.n	8001586 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001578:	4b1a      	ldr	r3, [pc, #104]	; (80015e4 <HAL_GPIO_Init+0x2f0>)
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	4919      	ldr	r1, [pc, #100]	; (80015e4 <HAL_GPIO_Init+0x2f0>)
 800157e:	69bb      	ldr	r3, [r7, #24]
 8001580:	4313      	orrs	r3, r2
 8001582:	600b      	str	r3, [r1, #0]
 8001584:	e006      	b.n	8001594 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001586:	4b17      	ldr	r3, [pc, #92]	; (80015e4 <HAL_GPIO_Init+0x2f0>)
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	69bb      	ldr	r3, [r7, #24]
 800158c:	43db      	mvns	r3, r3
 800158e:	4915      	ldr	r1, [pc, #84]	; (80015e4 <HAL_GPIO_Init+0x2f0>)
 8001590:	4013      	ands	r3, r2
 8001592:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001596:	3301      	adds	r3, #1
 8001598:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015a0:	fa22 f303 	lsr.w	r3, r2, r3
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	f47f aeaf 	bne.w	8001308 <HAL_GPIO_Init+0x14>
  }
}
 80015aa:	bf00      	nop
 80015ac:	bf00      	nop
 80015ae:	372c      	adds	r7, #44	; 0x2c
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bc80      	pop	{r7}
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	10320000 	.word	0x10320000
 80015bc:	10310000 	.word	0x10310000
 80015c0:	10220000 	.word	0x10220000
 80015c4:	10210000 	.word	0x10210000
 80015c8:	10120000 	.word	0x10120000
 80015cc:	10110000 	.word	0x10110000
 80015d0:	40021000 	.word	0x40021000
 80015d4:	40010000 	.word	0x40010000
 80015d8:	40010800 	.word	0x40010800
 80015dc:	40010c00 	.word	0x40010c00
 80015e0:	40011000 	.word	0x40011000
 80015e4:	40010400 	.word	0x40010400

080015e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
 80015f0:	460b      	mov	r3, r1
 80015f2:	807b      	strh	r3, [r7, #2]
 80015f4:	4613      	mov	r3, r2
 80015f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80015f8:	787b      	ldrb	r3, [r7, #1]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d003      	beq.n	8001606 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015fe:	887a      	ldrh	r2, [r7, #2]
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001604:	e003      	b.n	800160e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001606:	887b      	ldrh	r3, [r7, #2]
 8001608:	041a      	lsls	r2, r3, #16
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	611a      	str	r2, [r3, #16]
}
 800160e:	bf00      	nop
 8001610:	370c      	adds	r7, #12
 8001612:	46bd      	mov	sp, r7
 8001614:	bc80      	pop	{r7}
 8001616:	4770      	bx	lr

08001618 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001618:	b480      	push	{r7}
 800161a:	b085      	sub	sp, #20
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
 8001620:	460b      	mov	r3, r1
 8001622:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800162a:	887a      	ldrh	r2, [r7, #2]
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	4013      	ands	r3, r2
 8001630:	041a      	lsls	r2, r3, #16
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	43d9      	mvns	r1, r3
 8001636:	887b      	ldrh	r3, [r7, #2]
 8001638:	400b      	ands	r3, r1
 800163a:	431a      	orrs	r2, r3
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	611a      	str	r2, [r3, #16]
}
 8001640:	bf00      	nop
 8001642:	3714      	adds	r7, #20
 8001644:	46bd      	mov	sp, r7
 8001646:	bc80      	pop	{r7}
 8001648:	4770      	bx	lr
	...

0800164c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b086      	sub	sp, #24
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d101      	bne.n	800165e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800165a:	2301      	movs	r3, #1
 800165c:	e26c      	b.n	8001b38 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f003 0301 	and.w	r3, r3, #1
 8001666:	2b00      	cmp	r3, #0
 8001668:	f000 8087 	beq.w	800177a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800166c:	4b92      	ldr	r3, [pc, #584]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f003 030c 	and.w	r3, r3, #12
 8001674:	2b04      	cmp	r3, #4
 8001676:	d00c      	beq.n	8001692 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001678:	4b8f      	ldr	r3, [pc, #572]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	f003 030c 	and.w	r3, r3, #12
 8001680:	2b08      	cmp	r3, #8
 8001682:	d112      	bne.n	80016aa <HAL_RCC_OscConfig+0x5e>
 8001684:	4b8c      	ldr	r3, [pc, #560]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800168c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001690:	d10b      	bne.n	80016aa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001692:	4b89      	ldr	r3, [pc, #548]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800169a:	2b00      	cmp	r3, #0
 800169c:	d06c      	beq.n	8001778 <HAL_RCC_OscConfig+0x12c>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d168      	bne.n	8001778 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	e246      	b.n	8001b38 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016b2:	d106      	bne.n	80016c2 <HAL_RCC_OscConfig+0x76>
 80016b4:	4b80      	ldr	r3, [pc, #512]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a7f      	ldr	r2, [pc, #508]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 80016ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016be:	6013      	str	r3, [r2, #0]
 80016c0:	e02e      	b.n	8001720 <HAL_RCC_OscConfig+0xd4>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d10c      	bne.n	80016e4 <HAL_RCC_OscConfig+0x98>
 80016ca:	4b7b      	ldr	r3, [pc, #492]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a7a      	ldr	r2, [pc, #488]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 80016d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016d4:	6013      	str	r3, [r2, #0]
 80016d6:	4b78      	ldr	r3, [pc, #480]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a77      	ldr	r2, [pc, #476]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 80016dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016e0:	6013      	str	r3, [r2, #0]
 80016e2:	e01d      	b.n	8001720 <HAL_RCC_OscConfig+0xd4>
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80016ec:	d10c      	bne.n	8001708 <HAL_RCC_OscConfig+0xbc>
 80016ee:	4b72      	ldr	r3, [pc, #456]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4a71      	ldr	r2, [pc, #452]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 80016f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016f8:	6013      	str	r3, [r2, #0]
 80016fa:	4b6f      	ldr	r3, [pc, #444]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4a6e      	ldr	r2, [pc, #440]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 8001700:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001704:	6013      	str	r3, [r2, #0]
 8001706:	e00b      	b.n	8001720 <HAL_RCC_OscConfig+0xd4>
 8001708:	4b6b      	ldr	r3, [pc, #428]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a6a      	ldr	r2, [pc, #424]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 800170e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001712:	6013      	str	r3, [r2, #0]
 8001714:	4b68      	ldr	r3, [pc, #416]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a67      	ldr	r2, [pc, #412]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 800171a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800171e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d013      	beq.n	8001750 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001728:	f7ff fccc 	bl	80010c4 <HAL_GetTick>
 800172c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800172e:	e008      	b.n	8001742 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001730:	f7ff fcc8 	bl	80010c4 <HAL_GetTick>
 8001734:	4602      	mov	r2, r0
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	1ad3      	subs	r3, r2, r3
 800173a:	2b64      	cmp	r3, #100	; 0x64
 800173c:	d901      	bls.n	8001742 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800173e:	2303      	movs	r3, #3
 8001740:	e1fa      	b.n	8001b38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001742:	4b5d      	ldr	r3, [pc, #372]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800174a:	2b00      	cmp	r3, #0
 800174c:	d0f0      	beq.n	8001730 <HAL_RCC_OscConfig+0xe4>
 800174e:	e014      	b.n	800177a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001750:	f7ff fcb8 	bl	80010c4 <HAL_GetTick>
 8001754:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001756:	e008      	b.n	800176a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001758:	f7ff fcb4 	bl	80010c4 <HAL_GetTick>
 800175c:	4602      	mov	r2, r0
 800175e:	693b      	ldr	r3, [r7, #16]
 8001760:	1ad3      	subs	r3, r2, r3
 8001762:	2b64      	cmp	r3, #100	; 0x64
 8001764:	d901      	bls.n	800176a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001766:	2303      	movs	r3, #3
 8001768:	e1e6      	b.n	8001b38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800176a:	4b53      	ldr	r3, [pc, #332]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001772:	2b00      	cmp	r3, #0
 8001774:	d1f0      	bne.n	8001758 <HAL_RCC_OscConfig+0x10c>
 8001776:	e000      	b.n	800177a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001778:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f003 0302 	and.w	r3, r3, #2
 8001782:	2b00      	cmp	r3, #0
 8001784:	d063      	beq.n	800184e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001786:	4b4c      	ldr	r3, [pc, #304]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	f003 030c 	and.w	r3, r3, #12
 800178e:	2b00      	cmp	r3, #0
 8001790:	d00b      	beq.n	80017aa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001792:	4b49      	ldr	r3, [pc, #292]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	f003 030c 	and.w	r3, r3, #12
 800179a:	2b08      	cmp	r3, #8
 800179c:	d11c      	bne.n	80017d8 <HAL_RCC_OscConfig+0x18c>
 800179e:	4b46      	ldr	r3, [pc, #280]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d116      	bne.n	80017d8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017aa:	4b43      	ldr	r3, [pc, #268]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f003 0302 	and.w	r3, r3, #2
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d005      	beq.n	80017c2 <HAL_RCC_OscConfig+0x176>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	691b      	ldr	r3, [r3, #16]
 80017ba:	2b01      	cmp	r3, #1
 80017bc:	d001      	beq.n	80017c2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	e1ba      	b.n	8001b38 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017c2:	4b3d      	ldr	r3, [pc, #244]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	695b      	ldr	r3, [r3, #20]
 80017ce:	00db      	lsls	r3, r3, #3
 80017d0:	4939      	ldr	r1, [pc, #228]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 80017d2:	4313      	orrs	r3, r2
 80017d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017d6:	e03a      	b.n	800184e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	691b      	ldr	r3, [r3, #16]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d020      	beq.n	8001822 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017e0:	4b36      	ldr	r3, [pc, #216]	; (80018bc <HAL_RCC_OscConfig+0x270>)
 80017e2:	2201      	movs	r2, #1
 80017e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017e6:	f7ff fc6d 	bl	80010c4 <HAL_GetTick>
 80017ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017ec:	e008      	b.n	8001800 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017ee:	f7ff fc69 	bl	80010c4 <HAL_GetTick>
 80017f2:	4602      	mov	r2, r0
 80017f4:	693b      	ldr	r3, [r7, #16]
 80017f6:	1ad3      	subs	r3, r2, r3
 80017f8:	2b02      	cmp	r3, #2
 80017fa:	d901      	bls.n	8001800 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80017fc:	2303      	movs	r3, #3
 80017fe:	e19b      	b.n	8001b38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001800:	4b2d      	ldr	r3, [pc, #180]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 0302 	and.w	r3, r3, #2
 8001808:	2b00      	cmp	r3, #0
 800180a:	d0f0      	beq.n	80017ee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800180c:	4b2a      	ldr	r3, [pc, #168]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	695b      	ldr	r3, [r3, #20]
 8001818:	00db      	lsls	r3, r3, #3
 800181a:	4927      	ldr	r1, [pc, #156]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 800181c:	4313      	orrs	r3, r2
 800181e:	600b      	str	r3, [r1, #0]
 8001820:	e015      	b.n	800184e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001822:	4b26      	ldr	r3, [pc, #152]	; (80018bc <HAL_RCC_OscConfig+0x270>)
 8001824:	2200      	movs	r2, #0
 8001826:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001828:	f7ff fc4c 	bl	80010c4 <HAL_GetTick>
 800182c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800182e:	e008      	b.n	8001842 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001830:	f7ff fc48 	bl	80010c4 <HAL_GetTick>
 8001834:	4602      	mov	r2, r0
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	1ad3      	subs	r3, r2, r3
 800183a:	2b02      	cmp	r3, #2
 800183c:	d901      	bls.n	8001842 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800183e:	2303      	movs	r3, #3
 8001840:	e17a      	b.n	8001b38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001842:	4b1d      	ldr	r3, [pc, #116]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 0302 	and.w	r3, r3, #2
 800184a:	2b00      	cmp	r3, #0
 800184c:	d1f0      	bne.n	8001830 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 0308 	and.w	r3, r3, #8
 8001856:	2b00      	cmp	r3, #0
 8001858:	d03a      	beq.n	80018d0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	699b      	ldr	r3, [r3, #24]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d019      	beq.n	8001896 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001862:	4b17      	ldr	r3, [pc, #92]	; (80018c0 <HAL_RCC_OscConfig+0x274>)
 8001864:	2201      	movs	r2, #1
 8001866:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001868:	f7ff fc2c 	bl	80010c4 <HAL_GetTick>
 800186c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800186e:	e008      	b.n	8001882 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001870:	f7ff fc28 	bl	80010c4 <HAL_GetTick>
 8001874:	4602      	mov	r2, r0
 8001876:	693b      	ldr	r3, [r7, #16]
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	2b02      	cmp	r3, #2
 800187c:	d901      	bls.n	8001882 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800187e:	2303      	movs	r3, #3
 8001880:	e15a      	b.n	8001b38 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001882:	4b0d      	ldr	r3, [pc, #52]	; (80018b8 <HAL_RCC_OscConfig+0x26c>)
 8001884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001886:	f003 0302 	and.w	r3, r3, #2
 800188a:	2b00      	cmp	r3, #0
 800188c:	d0f0      	beq.n	8001870 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800188e:	2001      	movs	r0, #1
 8001890:	f000 fa9a 	bl	8001dc8 <RCC_Delay>
 8001894:	e01c      	b.n	80018d0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001896:	4b0a      	ldr	r3, [pc, #40]	; (80018c0 <HAL_RCC_OscConfig+0x274>)
 8001898:	2200      	movs	r2, #0
 800189a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800189c:	f7ff fc12 	bl	80010c4 <HAL_GetTick>
 80018a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018a2:	e00f      	b.n	80018c4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018a4:	f7ff fc0e 	bl	80010c4 <HAL_GetTick>
 80018a8:	4602      	mov	r2, r0
 80018aa:	693b      	ldr	r3, [r7, #16]
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	d908      	bls.n	80018c4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80018b2:	2303      	movs	r3, #3
 80018b4:	e140      	b.n	8001b38 <HAL_RCC_OscConfig+0x4ec>
 80018b6:	bf00      	nop
 80018b8:	40021000 	.word	0x40021000
 80018bc:	42420000 	.word	0x42420000
 80018c0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018c4:	4b9e      	ldr	r3, [pc, #632]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 80018c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018c8:	f003 0302 	and.w	r3, r3, #2
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d1e9      	bne.n	80018a4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 0304 	and.w	r3, r3, #4
 80018d8:	2b00      	cmp	r3, #0
 80018da:	f000 80a6 	beq.w	8001a2a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018de:	2300      	movs	r3, #0
 80018e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018e2:	4b97      	ldr	r3, [pc, #604]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 80018e4:	69db      	ldr	r3, [r3, #28]
 80018e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d10d      	bne.n	800190a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018ee:	4b94      	ldr	r3, [pc, #592]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 80018f0:	69db      	ldr	r3, [r3, #28]
 80018f2:	4a93      	ldr	r2, [pc, #588]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 80018f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018f8:	61d3      	str	r3, [r2, #28]
 80018fa:	4b91      	ldr	r3, [pc, #580]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 80018fc:	69db      	ldr	r3, [r3, #28]
 80018fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001902:	60bb      	str	r3, [r7, #8]
 8001904:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001906:	2301      	movs	r3, #1
 8001908:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800190a:	4b8e      	ldr	r3, [pc, #568]	; (8001b44 <HAL_RCC_OscConfig+0x4f8>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001912:	2b00      	cmp	r3, #0
 8001914:	d118      	bne.n	8001948 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001916:	4b8b      	ldr	r3, [pc, #556]	; (8001b44 <HAL_RCC_OscConfig+0x4f8>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a8a      	ldr	r2, [pc, #552]	; (8001b44 <HAL_RCC_OscConfig+0x4f8>)
 800191c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001920:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001922:	f7ff fbcf 	bl	80010c4 <HAL_GetTick>
 8001926:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001928:	e008      	b.n	800193c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800192a:	f7ff fbcb 	bl	80010c4 <HAL_GetTick>
 800192e:	4602      	mov	r2, r0
 8001930:	693b      	ldr	r3, [r7, #16]
 8001932:	1ad3      	subs	r3, r2, r3
 8001934:	2b64      	cmp	r3, #100	; 0x64
 8001936:	d901      	bls.n	800193c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001938:	2303      	movs	r3, #3
 800193a:	e0fd      	b.n	8001b38 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800193c:	4b81      	ldr	r3, [pc, #516]	; (8001b44 <HAL_RCC_OscConfig+0x4f8>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001944:	2b00      	cmp	r3, #0
 8001946:	d0f0      	beq.n	800192a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	2b01      	cmp	r3, #1
 800194e:	d106      	bne.n	800195e <HAL_RCC_OscConfig+0x312>
 8001950:	4b7b      	ldr	r3, [pc, #492]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 8001952:	6a1b      	ldr	r3, [r3, #32]
 8001954:	4a7a      	ldr	r2, [pc, #488]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 8001956:	f043 0301 	orr.w	r3, r3, #1
 800195a:	6213      	str	r3, [r2, #32]
 800195c:	e02d      	b.n	80019ba <HAL_RCC_OscConfig+0x36e>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	68db      	ldr	r3, [r3, #12]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d10c      	bne.n	8001980 <HAL_RCC_OscConfig+0x334>
 8001966:	4b76      	ldr	r3, [pc, #472]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 8001968:	6a1b      	ldr	r3, [r3, #32]
 800196a:	4a75      	ldr	r2, [pc, #468]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 800196c:	f023 0301 	bic.w	r3, r3, #1
 8001970:	6213      	str	r3, [r2, #32]
 8001972:	4b73      	ldr	r3, [pc, #460]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 8001974:	6a1b      	ldr	r3, [r3, #32]
 8001976:	4a72      	ldr	r2, [pc, #456]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 8001978:	f023 0304 	bic.w	r3, r3, #4
 800197c:	6213      	str	r3, [r2, #32]
 800197e:	e01c      	b.n	80019ba <HAL_RCC_OscConfig+0x36e>
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	68db      	ldr	r3, [r3, #12]
 8001984:	2b05      	cmp	r3, #5
 8001986:	d10c      	bne.n	80019a2 <HAL_RCC_OscConfig+0x356>
 8001988:	4b6d      	ldr	r3, [pc, #436]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 800198a:	6a1b      	ldr	r3, [r3, #32]
 800198c:	4a6c      	ldr	r2, [pc, #432]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 800198e:	f043 0304 	orr.w	r3, r3, #4
 8001992:	6213      	str	r3, [r2, #32]
 8001994:	4b6a      	ldr	r3, [pc, #424]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 8001996:	6a1b      	ldr	r3, [r3, #32]
 8001998:	4a69      	ldr	r2, [pc, #420]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 800199a:	f043 0301 	orr.w	r3, r3, #1
 800199e:	6213      	str	r3, [r2, #32]
 80019a0:	e00b      	b.n	80019ba <HAL_RCC_OscConfig+0x36e>
 80019a2:	4b67      	ldr	r3, [pc, #412]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 80019a4:	6a1b      	ldr	r3, [r3, #32]
 80019a6:	4a66      	ldr	r2, [pc, #408]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 80019a8:	f023 0301 	bic.w	r3, r3, #1
 80019ac:	6213      	str	r3, [r2, #32]
 80019ae:	4b64      	ldr	r3, [pc, #400]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 80019b0:	6a1b      	ldr	r3, [r3, #32]
 80019b2:	4a63      	ldr	r2, [pc, #396]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 80019b4:	f023 0304 	bic.w	r3, r3, #4
 80019b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	68db      	ldr	r3, [r3, #12]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d015      	beq.n	80019ee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019c2:	f7ff fb7f 	bl	80010c4 <HAL_GetTick>
 80019c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019c8:	e00a      	b.n	80019e0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019ca:	f7ff fb7b 	bl	80010c4 <HAL_GetTick>
 80019ce:	4602      	mov	r2, r0
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80019d8:	4293      	cmp	r3, r2
 80019da:	d901      	bls.n	80019e0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80019dc:	2303      	movs	r3, #3
 80019de:	e0ab      	b.n	8001b38 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019e0:	4b57      	ldr	r3, [pc, #348]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 80019e2:	6a1b      	ldr	r3, [r3, #32]
 80019e4:	f003 0302 	and.w	r3, r3, #2
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d0ee      	beq.n	80019ca <HAL_RCC_OscConfig+0x37e>
 80019ec:	e014      	b.n	8001a18 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019ee:	f7ff fb69 	bl	80010c4 <HAL_GetTick>
 80019f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019f4:	e00a      	b.n	8001a0c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019f6:	f7ff fb65 	bl	80010c4 <HAL_GetTick>
 80019fa:	4602      	mov	r2, r0
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	1ad3      	subs	r3, r2, r3
 8001a00:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d901      	bls.n	8001a0c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	e095      	b.n	8001b38 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a0c:	4b4c      	ldr	r3, [pc, #304]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 8001a0e:	6a1b      	ldr	r3, [r3, #32]
 8001a10:	f003 0302 	and.w	r3, r3, #2
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d1ee      	bne.n	80019f6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001a18:	7dfb      	ldrb	r3, [r7, #23]
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d105      	bne.n	8001a2a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a1e:	4b48      	ldr	r3, [pc, #288]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 8001a20:	69db      	ldr	r3, [r3, #28]
 8001a22:	4a47      	ldr	r2, [pc, #284]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 8001a24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a28:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	69db      	ldr	r3, [r3, #28]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	f000 8081 	beq.w	8001b36 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a34:	4b42      	ldr	r3, [pc, #264]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 8001a36:	685b      	ldr	r3, [r3, #4]
 8001a38:	f003 030c 	and.w	r3, r3, #12
 8001a3c:	2b08      	cmp	r3, #8
 8001a3e:	d061      	beq.n	8001b04 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	69db      	ldr	r3, [r3, #28]
 8001a44:	2b02      	cmp	r3, #2
 8001a46:	d146      	bne.n	8001ad6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a48:	4b3f      	ldr	r3, [pc, #252]	; (8001b48 <HAL_RCC_OscConfig+0x4fc>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a4e:	f7ff fb39 	bl	80010c4 <HAL_GetTick>
 8001a52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a54:	e008      	b.n	8001a68 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a56:	f7ff fb35 	bl	80010c4 <HAL_GetTick>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d901      	bls.n	8001a68 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e067      	b.n	8001b38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a68:	4b35      	ldr	r3, [pc, #212]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d1f0      	bne.n	8001a56 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6a1b      	ldr	r3, [r3, #32]
 8001a78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a7c:	d108      	bne.n	8001a90 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001a7e:	4b30      	ldr	r3, [pc, #192]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	492d      	ldr	r1, [pc, #180]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a90:	4b2b      	ldr	r3, [pc, #172]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6a19      	ldr	r1, [r3, #32]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aa0:	430b      	orrs	r3, r1
 8001aa2:	4927      	ldr	r1, [pc, #156]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001aa8:	4b27      	ldr	r3, [pc, #156]	; (8001b48 <HAL_RCC_OscConfig+0x4fc>)
 8001aaa:	2201      	movs	r2, #1
 8001aac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aae:	f7ff fb09 	bl	80010c4 <HAL_GetTick>
 8001ab2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ab4:	e008      	b.n	8001ac8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ab6:	f7ff fb05 	bl	80010c4 <HAL_GetTick>
 8001aba:	4602      	mov	r2, r0
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	1ad3      	subs	r3, r2, r3
 8001ac0:	2b02      	cmp	r3, #2
 8001ac2:	d901      	bls.n	8001ac8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001ac4:	2303      	movs	r3, #3
 8001ac6:	e037      	b.n	8001b38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ac8:	4b1d      	ldr	r3, [pc, #116]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d0f0      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x46a>
 8001ad4:	e02f      	b.n	8001b36 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ad6:	4b1c      	ldr	r3, [pc, #112]	; (8001b48 <HAL_RCC_OscConfig+0x4fc>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001adc:	f7ff faf2 	bl	80010c4 <HAL_GetTick>
 8001ae0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ae2:	e008      	b.n	8001af6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ae4:	f7ff faee 	bl	80010c4 <HAL_GetTick>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	693b      	ldr	r3, [r7, #16]
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	2b02      	cmp	r3, #2
 8001af0:	d901      	bls.n	8001af6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001af2:	2303      	movs	r3, #3
 8001af4:	e020      	b.n	8001b38 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001af6:	4b12      	ldr	r3, [pc, #72]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d1f0      	bne.n	8001ae4 <HAL_RCC_OscConfig+0x498>
 8001b02:	e018      	b.n	8001b36 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	69db      	ldr	r3, [r3, #28]
 8001b08:	2b01      	cmp	r3, #1
 8001b0a:	d101      	bne.n	8001b10 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	e013      	b.n	8001b38 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b10:	4b0b      	ldr	r3, [pc, #44]	; (8001b40 <HAL_RCC_OscConfig+0x4f4>)
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6a1b      	ldr	r3, [r3, #32]
 8001b20:	429a      	cmp	r2, r3
 8001b22:	d106      	bne.n	8001b32 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b2e:	429a      	cmp	r2, r3
 8001b30:	d001      	beq.n	8001b36 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001b32:	2301      	movs	r3, #1
 8001b34:	e000      	b.n	8001b38 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001b36:	2300      	movs	r3, #0
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3718      	adds	r7, #24
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	40021000 	.word	0x40021000
 8001b44:	40007000 	.word	0x40007000
 8001b48:	42420060 	.word	0x42420060

08001b4c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d101      	bne.n	8001b60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e0d0      	b.n	8001d02 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b60:	4b6a      	ldr	r3, [pc, #424]	; (8001d0c <HAL_RCC_ClockConfig+0x1c0>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f003 0307 	and.w	r3, r3, #7
 8001b68:	683a      	ldr	r2, [r7, #0]
 8001b6a:	429a      	cmp	r2, r3
 8001b6c:	d910      	bls.n	8001b90 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b6e:	4b67      	ldr	r3, [pc, #412]	; (8001d0c <HAL_RCC_ClockConfig+0x1c0>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f023 0207 	bic.w	r2, r3, #7
 8001b76:	4965      	ldr	r1, [pc, #404]	; (8001d0c <HAL_RCC_ClockConfig+0x1c0>)
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b7e:	4b63      	ldr	r3, [pc, #396]	; (8001d0c <HAL_RCC_ClockConfig+0x1c0>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f003 0307 	and.w	r3, r3, #7
 8001b86:	683a      	ldr	r2, [r7, #0]
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	d001      	beq.n	8001b90 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	e0b8      	b.n	8001d02 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f003 0302 	and.w	r3, r3, #2
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d020      	beq.n	8001bde <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f003 0304 	and.w	r3, r3, #4
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d005      	beq.n	8001bb4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ba8:	4b59      	ldr	r3, [pc, #356]	; (8001d10 <HAL_RCC_ClockConfig+0x1c4>)
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	4a58      	ldr	r2, [pc, #352]	; (8001d10 <HAL_RCC_ClockConfig+0x1c4>)
 8001bae:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001bb2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f003 0308 	and.w	r3, r3, #8
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d005      	beq.n	8001bcc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001bc0:	4b53      	ldr	r3, [pc, #332]	; (8001d10 <HAL_RCC_ClockConfig+0x1c4>)
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	4a52      	ldr	r2, [pc, #328]	; (8001d10 <HAL_RCC_ClockConfig+0x1c4>)
 8001bc6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001bca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bcc:	4b50      	ldr	r3, [pc, #320]	; (8001d10 <HAL_RCC_ClockConfig+0x1c4>)
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	494d      	ldr	r1, [pc, #308]	; (8001d10 <HAL_RCC_ClockConfig+0x1c4>)
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f003 0301 	and.w	r3, r3, #1
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d040      	beq.n	8001c6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	d107      	bne.n	8001c02 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bf2:	4b47      	ldr	r3, [pc, #284]	; (8001d10 <HAL_RCC_ClockConfig+0x1c4>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d115      	bne.n	8001c2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e07f      	b.n	8001d02 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	2b02      	cmp	r3, #2
 8001c08:	d107      	bne.n	8001c1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c0a:	4b41      	ldr	r3, [pc, #260]	; (8001d10 <HAL_RCC_ClockConfig+0x1c4>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d109      	bne.n	8001c2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	e073      	b.n	8001d02 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c1a:	4b3d      	ldr	r3, [pc, #244]	; (8001d10 <HAL_RCC_ClockConfig+0x1c4>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 0302 	and.w	r3, r3, #2
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d101      	bne.n	8001c2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	e06b      	b.n	8001d02 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c2a:	4b39      	ldr	r3, [pc, #228]	; (8001d10 <HAL_RCC_ClockConfig+0x1c4>)
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	f023 0203 	bic.w	r2, r3, #3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	4936      	ldr	r1, [pc, #216]	; (8001d10 <HAL_RCC_ClockConfig+0x1c4>)
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c3c:	f7ff fa42 	bl	80010c4 <HAL_GetTick>
 8001c40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c42:	e00a      	b.n	8001c5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c44:	f7ff fa3e 	bl	80010c4 <HAL_GetTick>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d901      	bls.n	8001c5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c56:	2303      	movs	r3, #3
 8001c58:	e053      	b.n	8001d02 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c5a:	4b2d      	ldr	r3, [pc, #180]	; (8001d10 <HAL_RCC_ClockConfig+0x1c4>)
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	f003 020c 	and.w	r2, r3, #12
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	d1eb      	bne.n	8001c44 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c6c:	4b27      	ldr	r3, [pc, #156]	; (8001d0c <HAL_RCC_ClockConfig+0x1c0>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f003 0307 	and.w	r3, r3, #7
 8001c74:	683a      	ldr	r2, [r7, #0]
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d210      	bcs.n	8001c9c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c7a:	4b24      	ldr	r3, [pc, #144]	; (8001d0c <HAL_RCC_ClockConfig+0x1c0>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f023 0207 	bic.w	r2, r3, #7
 8001c82:	4922      	ldr	r1, [pc, #136]	; (8001d0c <HAL_RCC_ClockConfig+0x1c0>)
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	4313      	orrs	r3, r2
 8001c88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c8a:	4b20      	ldr	r3, [pc, #128]	; (8001d0c <HAL_RCC_ClockConfig+0x1c0>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 0307 	and.w	r3, r3, #7
 8001c92:	683a      	ldr	r2, [r7, #0]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	d001      	beq.n	8001c9c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	e032      	b.n	8001d02 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f003 0304 	and.w	r3, r3, #4
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d008      	beq.n	8001cba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ca8:	4b19      	ldr	r3, [pc, #100]	; (8001d10 <HAL_RCC_ClockConfig+0x1c4>)
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	68db      	ldr	r3, [r3, #12]
 8001cb4:	4916      	ldr	r1, [pc, #88]	; (8001d10 <HAL_RCC_ClockConfig+0x1c4>)
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f003 0308 	and.w	r3, r3, #8
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d009      	beq.n	8001cda <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001cc6:	4b12      	ldr	r3, [pc, #72]	; (8001d10 <HAL_RCC_ClockConfig+0x1c4>)
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	691b      	ldr	r3, [r3, #16]
 8001cd2:	00db      	lsls	r3, r3, #3
 8001cd4:	490e      	ldr	r1, [pc, #56]	; (8001d10 <HAL_RCC_ClockConfig+0x1c4>)
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001cda:	f000 f821 	bl	8001d20 <HAL_RCC_GetSysClockFreq>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	4b0b      	ldr	r3, [pc, #44]	; (8001d10 <HAL_RCC_ClockConfig+0x1c4>)
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	091b      	lsrs	r3, r3, #4
 8001ce6:	f003 030f 	and.w	r3, r3, #15
 8001cea:	490a      	ldr	r1, [pc, #40]	; (8001d14 <HAL_RCC_ClockConfig+0x1c8>)
 8001cec:	5ccb      	ldrb	r3, [r1, r3]
 8001cee:	fa22 f303 	lsr.w	r3, r2, r3
 8001cf2:	4a09      	ldr	r2, [pc, #36]	; (8001d18 <HAL_RCC_ClockConfig+0x1cc>)
 8001cf4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001cf6:	4b09      	ldr	r3, [pc, #36]	; (8001d1c <HAL_RCC_ClockConfig+0x1d0>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f7ff f9a0 	bl	8001040 <HAL_InitTick>

  return HAL_OK;
 8001d00:	2300      	movs	r3, #0
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3710      	adds	r7, #16
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	40022000 	.word	0x40022000
 8001d10:	40021000 	.word	0x40021000
 8001d14:	0800262c 	.word	0x0800262c
 8001d18:	2000000c 	.word	0x2000000c
 8001d1c:	20000010 	.word	0x20000010

08001d20 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b087      	sub	sp, #28
 8001d24:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d26:	2300      	movs	r3, #0
 8001d28:	60fb      	str	r3, [r7, #12]
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	60bb      	str	r3, [r7, #8]
 8001d2e:	2300      	movs	r3, #0
 8001d30:	617b      	str	r3, [r7, #20]
 8001d32:	2300      	movs	r3, #0
 8001d34:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001d36:	2300      	movs	r3, #0
 8001d38:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001d3a:	4b1e      	ldr	r3, [pc, #120]	; (8001db4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	f003 030c 	and.w	r3, r3, #12
 8001d46:	2b04      	cmp	r3, #4
 8001d48:	d002      	beq.n	8001d50 <HAL_RCC_GetSysClockFreq+0x30>
 8001d4a:	2b08      	cmp	r3, #8
 8001d4c:	d003      	beq.n	8001d56 <HAL_RCC_GetSysClockFreq+0x36>
 8001d4e:	e027      	b.n	8001da0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d50:	4b19      	ldr	r3, [pc, #100]	; (8001db8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d52:	613b      	str	r3, [r7, #16]
      break;
 8001d54:	e027      	b.n	8001da6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	0c9b      	lsrs	r3, r3, #18
 8001d5a:	f003 030f 	and.w	r3, r3, #15
 8001d5e:	4a17      	ldr	r2, [pc, #92]	; (8001dbc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001d60:	5cd3      	ldrb	r3, [r2, r3]
 8001d62:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d010      	beq.n	8001d90 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001d6e:	4b11      	ldr	r3, [pc, #68]	; (8001db4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	0c5b      	lsrs	r3, r3, #17
 8001d74:	f003 0301 	and.w	r3, r3, #1
 8001d78:	4a11      	ldr	r2, [pc, #68]	; (8001dc0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001d7a:	5cd3      	ldrb	r3, [r2, r3]
 8001d7c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4a0d      	ldr	r2, [pc, #52]	; (8001db8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d82:	fb02 f203 	mul.w	r2, r2, r3
 8001d86:	68bb      	ldr	r3, [r7, #8]
 8001d88:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d8c:	617b      	str	r3, [r7, #20]
 8001d8e:	e004      	b.n	8001d9a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	4a0c      	ldr	r2, [pc, #48]	; (8001dc4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001d94:	fb02 f303 	mul.w	r3, r2, r3
 8001d98:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	613b      	str	r3, [r7, #16]
      break;
 8001d9e:	e002      	b.n	8001da6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001da0:	4b05      	ldr	r3, [pc, #20]	; (8001db8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001da2:	613b      	str	r3, [r7, #16]
      break;
 8001da4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001da6:	693b      	ldr	r3, [r7, #16]
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	371c      	adds	r7, #28
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bc80      	pop	{r7}
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	40021000 	.word	0x40021000
 8001db8:	007a1200 	.word	0x007a1200
 8001dbc:	0800263c 	.word	0x0800263c
 8001dc0:	0800264c 	.word	0x0800264c
 8001dc4:	003d0900 	.word	0x003d0900

08001dc8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b085      	sub	sp, #20
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001dd0:	4b0a      	ldr	r3, [pc, #40]	; (8001dfc <RCC_Delay+0x34>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a0a      	ldr	r2, [pc, #40]	; (8001e00 <RCC_Delay+0x38>)
 8001dd6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dda:	0a5b      	lsrs	r3, r3, #9
 8001ddc:	687a      	ldr	r2, [r7, #4]
 8001dde:	fb02 f303 	mul.w	r3, r2, r3
 8001de2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001de4:	bf00      	nop
  }
  while (Delay --);
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	1e5a      	subs	r2, r3, #1
 8001dea:	60fa      	str	r2, [r7, #12]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d1f9      	bne.n	8001de4 <RCC_Delay+0x1c>
}
 8001df0:	bf00      	nop
 8001df2:	bf00      	nop
 8001df4:	3714      	adds	r7, #20
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bc80      	pop	{r7}
 8001dfa:	4770      	bx	lr
 8001dfc:	2000000c 	.word	0x2000000c
 8001e00:	10624dd3 	.word	0x10624dd3

08001e04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d101      	bne.n	8001e16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e12:	2301      	movs	r3, #1
 8001e14:	e041      	b.n	8001e9a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d106      	bne.n	8001e30 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2200      	movs	r2, #0
 8001e26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e2a:	6878      	ldr	r0, [r7, #4]
 8001e2c:	f7ff f870 	bl	8000f10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2202      	movs	r2, #2
 8001e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	3304      	adds	r3, #4
 8001e40:	4619      	mov	r1, r3
 8001e42:	4610      	mov	r0, r2
 8001e44:	f000 fa56 	bl	80022f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2201      	movs	r2, #1
 8001e54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2201      	movs	r2, #1
 8001e64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2201      	movs	r2, #1
 8001e74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2201      	movs	r2, #1
 8001e84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2201      	movs	r2, #1
 8001e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001e98:	2300      	movs	r3, #0
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3708      	adds	r7, #8
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
	...

08001ea4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b085      	sub	sp, #20
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	2b01      	cmp	r3, #1
 8001eb6:	d001      	beq.n	8001ebc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001eb8:	2301      	movs	r3, #1
 8001eba:	e035      	b.n	8001f28 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2202      	movs	r2, #2
 8001ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	68da      	ldr	r2, [r3, #12]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f042 0201 	orr.w	r2, r2, #1
 8001ed2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a16      	ldr	r2, [pc, #88]	; (8001f34 <HAL_TIM_Base_Start_IT+0x90>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d009      	beq.n	8001ef2 <HAL_TIM_Base_Start_IT+0x4e>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ee6:	d004      	beq.n	8001ef2 <HAL_TIM_Base_Start_IT+0x4e>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a12      	ldr	r2, [pc, #72]	; (8001f38 <HAL_TIM_Base_Start_IT+0x94>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d111      	bne.n	8001f16 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	f003 0307 	and.w	r3, r3, #7
 8001efc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	2b06      	cmp	r3, #6
 8001f02:	d010      	beq.n	8001f26 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	681a      	ldr	r2, [r3, #0]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f042 0201 	orr.w	r2, r2, #1
 8001f12:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f14:	e007      	b.n	8001f26 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f042 0201 	orr.w	r2, r2, #1
 8001f24:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f26:	2300      	movs	r3, #0
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3714      	adds	r7, #20
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bc80      	pop	{r7}
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	40012c00 	.word	0x40012c00
 8001f38:	40000400 	.word	0x40000400

08001f3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	68db      	ldr	r3, [r3, #12]
 8001f4a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	691b      	ldr	r3, [r3, #16]
 8001f52:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	f003 0302 	and.w	r3, r3, #2
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d020      	beq.n	8001fa0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	f003 0302 	and.w	r3, r3, #2
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d01b      	beq.n	8001fa0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f06f 0202 	mvn.w	r2, #2
 8001f70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2201      	movs	r2, #1
 8001f76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	699b      	ldr	r3, [r3, #24]
 8001f7e:	f003 0303 	and.w	r3, r3, #3
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d003      	beq.n	8001f8e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f000 f998 	bl	80022bc <HAL_TIM_IC_CaptureCallback>
 8001f8c:	e005      	b.n	8001f9a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	f000 f98b 	bl	80022aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f94:	6878      	ldr	r0, [r7, #4]
 8001f96:	f000 f99a 	bl	80022ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	f003 0304 	and.w	r3, r3, #4
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d020      	beq.n	8001fec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	f003 0304 	and.w	r3, r3, #4
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d01b      	beq.n	8001fec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f06f 0204 	mvn.w	r2, #4
 8001fbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2202      	movs	r2, #2
 8001fc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	699b      	ldr	r3, [r3, #24]
 8001fca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d003      	beq.n	8001fda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001fd2:	6878      	ldr	r0, [r7, #4]
 8001fd4:	f000 f972 	bl	80022bc <HAL_TIM_IC_CaptureCallback>
 8001fd8:	e005      	b.n	8001fe6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	f000 f965 	bl	80022aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f000 f974 	bl	80022ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	f003 0308 	and.w	r3, r3, #8
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d020      	beq.n	8002038 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	f003 0308 	and.w	r3, r3, #8
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d01b      	beq.n	8002038 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f06f 0208 	mvn.w	r2, #8
 8002008:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2204      	movs	r2, #4
 800200e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	69db      	ldr	r3, [r3, #28]
 8002016:	f003 0303 	and.w	r3, r3, #3
 800201a:	2b00      	cmp	r3, #0
 800201c:	d003      	beq.n	8002026 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f000 f94c 	bl	80022bc <HAL_TIM_IC_CaptureCallback>
 8002024:	e005      	b.n	8002032 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f000 f93f 	bl	80022aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800202c:	6878      	ldr	r0, [r7, #4]
 800202e:	f000 f94e 	bl	80022ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2200      	movs	r2, #0
 8002036:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	f003 0310 	and.w	r3, r3, #16
 800203e:	2b00      	cmp	r3, #0
 8002040:	d020      	beq.n	8002084 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	f003 0310 	and.w	r3, r3, #16
 8002048:	2b00      	cmp	r3, #0
 800204a:	d01b      	beq.n	8002084 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f06f 0210 	mvn.w	r2, #16
 8002054:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2208      	movs	r2, #8
 800205a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	69db      	ldr	r3, [r3, #28]
 8002062:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002066:	2b00      	cmp	r3, #0
 8002068:	d003      	beq.n	8002072 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f000 f926 	bl	80022bc <HAL_TIM_IC_CaptureCallback>
 8002070:	e005      	b.n	800207e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f000 f919 	bl	80022aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002078:	6878      	ldr	r0, [r7, #4]
 800207a:	f000 f928 	bl	80022ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2200      	movs	r2, #0
 8002082:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	f003 0301 	and.w	r3, r3, #1
 800208a:	2b00      	cmp	r3, #0
 800208c:	d00c      	beq.n	80020a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	f003 0301 	and.w	r3, r3, #1
 8002094:	2b00      	cmp	r3, #0
 8002096:	d007      	beq.n	80020a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f06f 0201 	mvn.w	r2, #1
 80020a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	f7fe fef2 	bl	8000e8c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d00c      	beq.n	80020cc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d007      	beq.n	80020cc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80020c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f000 fa6f 	bl	80025aa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d00c      	beq.n	80020f0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d007      	beq.n	80020f0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80020e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f000 f8f8 	bl	80022e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	f003 0320 	and.w	r3, r3, #32
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d00c      	beq.n	8002114 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	f003 0320 	and.w	r3, r3, #32
 8002100:	2b00      	cmp	r3, #0
 8002102:	d007      	beq.n	8002114 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f06f 0220 	mvn.w	r2, #32
 800210c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f000 fa42 	bl	8002598 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002114:	bf00      	nop
 8002116:	3710      	adds	r7, #16
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}

0800211c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b084      	sub	sp, #16
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
 8002124:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002126:	2300      	movs	r3, #0
 8002128:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002130:	2b01      	cmp	r3, #1
 8002132:	d101      	bne.n	8002138 <HAL_TIM_ConfigClockSource+0x1c>
 8002134:	2302      	movs	r3, #2
 8002136:	e0b4      	b.n	80022a2 <HAL_TIM_ConfigClockSource+0x186>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2201      	movs	r2, #1
 800213c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2202      	movs	r2, #2
 8002144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002156:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800215e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	68ba      	ldr	r2, [r7, #8]
 8002166:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002170:	d03e      	beq.n	80021f0 <HAL_TIM_ConfigClockSource+0xd4>
 8002172:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002176:	f200 8087 	bhi.w	8002288 <HAL_TIM_ConfigClockSource+0x16c>
 800217a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800217e:	f000 8086 	beq.w	800228e <HAL_TIM_ConfigClockSource+0x172>
 8002182:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002186:	d87f      	bhi.n	8002288 <HAL_TIM_ConfigClockSource+0x16c>
 8002188:	2b70      	cmp	r3, #112	; 0x70
 800218a:	d01a      	beq.n	80021c2 <HAL_TIM_ConfigClockSource+0xa6>
 800218c:	2b70      	cmp	r3, #112	; 0x70
 800218e:	d87b      	bhi.n	8002288 <HAL_TIM_ConfigClockSource+0x16c>
 8002190:	2b60      	cmp	r3, #96	; 0x60
 8002192:	d050      	beq.n	8002236 <HAL_TIM_ConfigClockSource+0x11a>
 8002194:	2b60      	cmp	r3, #96	; 0x60
 8002196:	d877      	bhi.n	8002288 <HAL_TIM_ConfigClockSource+0x16c>
 8002198:	2b50      	cmp	r3, #80	; 0x50
 800219a:	d03c      	beq.n	8002216 <HAL_TIM_ConfigClockSource+0xfa>
 800219c:	2b50      	cmp	r3, #80	; 0x50
 800219e:	d873      	bhi.n	8002288 <HAL_TIM_ConfigClockSource+0x16c>
 80021a0:	2b40      	cmp	r3, #64	; 0x40
 80021a2:	d058      	beq.n	8002256 <HAL_TIM_ConfigClockSource+0x13a>
 80021a4:	2b40      	cmp	r3, #64	; 0x40
 80021a6:	d86f      	bhi.n	8002288 <HAL_TIM_ConfigClockSource+0x16c>
 80021a8:	2b30      	cmp	r3, #48	; 0x30
 80021aa:	d064      	beq.n	8002276 <HAL_TIM_ConfigClockSource+0x15a>
 80021ac:	2b30      	cmp	r3, #48	; 0x30
 80021ae:	d86b      	bhi.n	8002288 <HAL_TIM_ConfigClockSource+0x16c>
 80021b0:	2b20      	cmp	r3, #32
 80021b2:	d060      	beq.n	8002276 <HAL_TIM_ConfigClockSource+0x15a>
 80021b4:	2b20      	cmp	r3, #32
 80021b6:	d867      	bhi.n	8002288 <HAL_TIM_ConfigClockSource+0x16c>
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d05c      	beq.n	8002276 <HAL_TIM_ConfigClockSource+0x15a>
 80021bc:	2b10      	cmp	r3, #16
 80021be:	d05a      	beq.n	8002276 <HAL_TIM_ConfigClockSource+0x15a>
 80021c0:	e062      	b.n	8002288 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6818      	ldr	r0, [r3, #0]
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	6899      	ldr	r1, [r3, #8]
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	685a      	ldr	r2, [r3, #4]
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	68db      	ldr	r3, [r3, #12]
 80021d2:	f000 f96a 	bl	80024aa <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80021e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	68ba      	ldr	r2, [r7, #8]
 80021ec:	609a      	str	r2, [r3, #8]
      break;
 80021ee:	e04f      	b.n	8002290 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6818      	ldr	r0, [r3, #0]
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	6899      	ldr	r1, [r3, #8]
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	685a      	ldr	r2, [r3, #4]
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	68db      	ldr	r3, [r3, #12]
 8002200:	f000 f953 	bl	80024aa <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	689a      	ldr	r2, [r3, #8]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002212:	609a      	str	r2, [r3, #8]
      break;
 8002214:	e03c      	b.n	8002290 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6818      	ldr	r0, [r3, #0]
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	6859      	ldr	r1, [r3, #4]
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	68db      	ldr	r3, [r3, #12]
 8002222:	461a      	mov	r2, r3
 8002224:	f000 f8ca 	bl	80023bc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	2150      	movs	r1, #80	; 0x50
 800222e:	4618      	mov	r0, r3
 8002230:	f000 f921 	bl	8002476 <TIM_ITRx_SetConfig>
      break;
 8002234:	e02c      	b.n	8002290 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6818      	ldr	r0, [r3, #0]
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	6859      	ldr	r1, [r3, #4]
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	461a      	mov	r2, r3
 8002244:	f000 f8e8 	bl	8002418 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	2160      	movs	r1, #96	; 0x60
 800224e:	4618      	mov	r0, r3
 8002250:	f000 f911 	bl	8002476 <TIM_ITRx_SetConfig>
      break;
 8002254:	e01c      	b.n	8002290 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6818      	ldr	r0, [r3, #0]
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	6859      	ldr	r1, [r3, #4]
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	68db      	ldr	r3, [r3, #12]
 8002262:	461a      	mov	r2, r3
 8002264:	f000 f8aa 	bl	80023bc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	2140      	movs	r1, #64	; 0x40
 800226e:	4618      	mov	r0, r3
 8002270:	f000 f901 	bl	8002476 <TIM_ITRx_SetConfig>
      break;
 8002274:	e00c      	b.n	8002290 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4619      	mov	r1, r3
 8002280:	4610      	mov	r0, r2
 8002282:	f000 f8f8 	bl	8002476 <TIM_ITRx_SetConfig>
      break;
 8002286:	e003      	b.n	8002290 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	73fb      	strb	r3, [r7, #15]
      break;
 800228c:	e000      	b.n	8002290 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800228e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2201      	movs	r2, #1
 8002294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2200      	movs	r2, #0
 800229c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80022a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3710      	adds	r7, #16
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}

080022aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022aa:	b480      	push	{r7}
 80022ac:	b083      	sub	sp, #12
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80022b2:	bf00      	nop
 80022b4:	370c      	adds	r7, #12
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bc80      	pop	{r7}
 80022ba:	4770      	bx	lr

080022bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80022c4:	bf00      	nop
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bc80      	pop	{r7}
 80022cc:	4770      	bx	lr

080022ce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80022ce:	b480      	push	{r7}
 80022d0:	b083      	sub	sp, #12
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80022d6:	bf00      	nop
 80022d8:	370c      	adds	r7, #12
 80022da:	46bd      	mov	sp, r7
 80022dc:	bc80      	pop	{r7}
 80022de:	4770      	bx	lr

080022e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80022e8:	bf00      	nop
 80022ea:	370c      	adds	r7, #12
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bc80      	pop	{r7}
 80022f0:	4770      	bx	lr
	...

080022f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b085      	sub	sp, #20
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	4a2b      	ldr	r2, [pc, #172]	; (80023b4 <TIM_Base_SetConfig+0xc0>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d007      	beq.n	800231c <TIM_Base_SetConfig+0x28>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002312:	d003      	beq.n	800231c <TIM_Base_SetConfig+0x28>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	4a28      	ldr	r2, [pc, #160]	; (80023b8 <TIM_Base_SetConfig+0xc4>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d108      	bne.n	800232e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002322:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	68fa      	ldr	r2, [r7, #12]
 800232a:	4313      	orrs	r3, r2
 800232c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	4a20      	ldr	r2, [pc, #128]	; (80023b4 <TIM_Base_SetConfig+0xc0>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d007      	beq.n	8002346 <TIM_Base_SetConfig+0x52>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800233c:	d003      	beq.n	8002346 <TIM_Base_SetConfig+0x52>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	4a1d      	ldr	r2, [pc, #116]	; (80023b8 <TIM_Base_SetConfig+0xc4>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d108      	bne.n	8002358 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800234c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	68fa      	ldr	r2, [r7, #12]
 8002354:	4313      	orrs	r3, r2
 8002356:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	695b      	ldr	r3, [r3, #20]
 8002362:	4313      	orrs	r3, r2
 8002364:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	68fa      	ldr	r2, [r7, #12]
 800236a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	689a      	ldr	r2, [r3, #8]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	4a0d      	ldr	r2, [pc, #52]	; (80023b4 <TIM_Base_SetConfig+0xc0>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d103      	bne.n	800238c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	691a      	ldr	r2, [r3, #16]
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2201      	movs	r2, #1
 8002390:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	691b      	ldr	r3, [r3, #16]
 8002396:	f003 0301 	and.w	r3, r3, #1
 800239a:	2b00      	cmp	r3, #0
 800239c:	d005      	beq.n	80023aa <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	691b      	ldr	r3, [r3, #16]
 80023a2:	f023 0201 	bic.w	r2, r3, #1
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	611a      	str	r2, [r3, #16]
  }
}
 80023aa:	bf00      	nop
 80023ac:	3714      	adds	r7, #20
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bc80      	pop	{r7}
 80023b2:	4770      	bx	lr
 80023b4:	40012c00 	.word	0x40012c00
 80023b8:	40000400 	.word	0x40000400

080023bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80023bc:	b480      	push	{r7}
 80023be:	b087      	sub	sp, #28
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	60f8      	str	r0, [r7, #12]
 80023c4:	60b9      	str	r1, [r7, #8]
 80023c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	6a1b      	ldr	r3, [r3, #32]
 80023cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	6a1b      	ldr	r3, [r3, #32]
 80023d2:	f023 0201 	bic.w	r2, r3, #1
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	699b      	ldr	r3, [r3, #24]
 80023de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80023e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	011b      	lsls	r3, r3, #4
 80023ec:	693a      	ldr	r2, [r7, #16]
 80023ee:	4313      	orrs	r3, r2
 80023f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80023f2:	697b      	ldr	r3, [r7, #20]
 80023f4:	f023 030a 	bic.w	r3, r3, #10
 80023f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80023fa:	697a      	ldr	r2, [r7, #20]
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	4313      	orrs	r3, r2
 8002400:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	693a      	ldr	r2, [r7, #16]
 8002406:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	697a      	ldr	r2, [r7, #20]
 800240c:	621a      	str	r2, [r3, #32]
}
 800240e:	bf00      	nop
 8002410:	371c      	adds	r7, #28
 8002412:	46bd      	mov	sp, r7
 8002414:	bc80      	pop	{r7}
 8002416:	4770      	bx	lr

08002418 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002418:	b480      	push	{r7}
 800241a:	b087      	sub	sp, #28
 800241c:	af00      	add	r7, sp, #0
 800241e:	60f8      	str	r0, [r7, #12]
 8002420:	60b9      	str	r1, [r7, #8]
 8002422:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	6a1b      	ldr	r3, [r3, #32]
 8002428:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	6a1b      	ldr	r3, [r3, #32]
 800242e:	f023 0210 	bic.w	r2, r3, #16
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	699b      	ldr	r3, [r3, #24]
 800243a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002442:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	031b      	lsls	r3, r3, #12
 8002448:	693a      	ldr	r2, [r7, #16]
 800244a:	4313      	orrs	r3, r2
 800244c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002454:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002456:	68bb      	ldr	r3, [r7, #8]
 8002458:	011b      	lsls	r3, r3, #4
 800245a:	697a      	ldr	r2, [r7, #20]
 800245c:	4313      	orrs	r3, r2
 800245e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	693a      	ldr	r2, [r7, #16]
 8002464:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	697a      	ldr	r2, [r7, #20]
 800246a:	621a      	str	r2, [r3, #32]
}
 800246c:	bf00      	nop
 800246e:	371c      	adds	r7, #28
 8002470:	46bd      	mov	sp, r7
 8002472:	bc80      	pop	{r7}
 8002474:	4770      	bx	lr

08002476 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002476:	b480      	push	{r7}
 8002478:	b085      	sub	sp, #20
 800247a:	af00      	add	r7, sp, #0
 800247c:	6078      	str	r0, [r7, #4]
 800247e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800248c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800248e:	683a      	ldr	r2, [r7, #0]
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	4313      	orrs	r3, r2
 8002494:	f043 0307 	orr.w	r3, r3, #7
 8002498:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	68fa      	ldr	r2, [r7, #12]
 800249e:	609a      	str	r2, [r3, #8]
}
 80024a0:	bf00      	nop
 80024a2:	3714      	adds	r7, #20
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bc80      	pop	{r7}
 80024a8:	4770      	bx	lr

080024aa <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80024aa:	b480      	push	{r7}
 80024ac:	b087      	sub	sp, #28
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	60f8      	str	r0, [r7, #12]
 80024b2:	60b9      	str	r1, [r7, #8]
 80024b4:	607a      	str	r2, [r7, #4]
 80024b6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80024c4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	021a      	lsls	r2, r3, #8
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	431a      	orrs	r2, r3
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	697a      	ldr	r2, [r7, #20]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	697a      	ldr	r2, [r7, #20]
 80024dc:	609a      	str	r2, [r3, #8]
}
 80024de:	bf00      	nop
 80024e0:	371c      	adds	r7, #28
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bc80      	pop	{r7}
 80024e6:	4770      	bx	lr

080024e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b085      	sub	sp, #20
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
 80024f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d101      	bne.n	8002500 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80024fc:	2302      	movs	r3, #2
 80024fe:	e041      	b.n	8002584 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2201      	movs	r2, #1
 8002504:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2202      	movs	r2, #2
 800250c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002526:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	68fa      	ldr	r2, [r7, #12]
 800252e:	4313      	orrs	r3, r2
 8002530:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	68fa      	ldr	r2, [r7, #12]
 8002538:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a14      	ldr	r2, [pc, #80]	; (8002590 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d009      	beq.n	8002558 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800254c:	d004      	beq.n	8002558 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a10      	ldr	r2, [pc, #64]	; (8002594 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d10c      	bne.n	8002572 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800255e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	68ba      	ldr	r2, [r7, #8]
 8002566:	4313      	orrs	r3, r2
 8002568:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	68ba      	ldr	r2, [r7, #8]
 8002570:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2201      	movs	r2, #1
 8002576:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2200      	movs	r2, #0
 800257e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002582:	2300      	movs	r3, #0
}
 8002584:	4618      	mov	r0, r3
 8002586:	3714      	adds	r7, #20
 8002588:	46bd      	mov	sp, r7
 800258a:	bc80      	pop	{r7}
 800258c:	4770      	bx	lr
 800258e:	bf00      	nop
 8002590:	40012c00 	.word	0x40012c00
 8002594:	40000400 	.word	0x40000400

08002598 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002598:	b480      	push	{r7}
 800259a:	b083      	sub	sp, #12
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80025a0:	bf00      	nop
 80025a2:	370c      	adds	r7, #12
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bc80      	pop	{r7}
 80025a8:	4770      	bx	lr

080025aa <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80025aa:	b480      	push	{r7}
 80025ac:	b083      	sub	sp, #12
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80025b2:	bf00      	nop
 80025b4:	370c      	adds	r7, #12
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bc80      	pop	{r7}
 80025ba:	4770      	bx	lr

080025bc <__libc_init_array>:
 80025bc:	b570      	push	{r4, r5, r6, lr}
 80025be:	2600      	movs	r6, #0
 80025c0:	4d0c      	ldr	r5, [pc, #48]	; (80025f4 <__libc_init_array+0x38>)
 80025c2:	4c0d      	ldr	r4, [pc, #52]	; (80025f8 <__libc_init_array+0x3c>)
 80025c4:	1b64      	subs	r4, r4, r5
 80025c6:	10a4      	asrs	r4, r4, #2
 80025c8:	42a6      	cmp	r6, r4
 80025ca:	d109      	bne.n	80025e0 <__libc_init_array+0x24>
 80025cc:	f000 f822 	bl	8002614 <_init>
 80025d0:	2600      	movs	r6, #0
 80025d2:	4d0a      	ldr	r5, [pc, #40]	; (80025fc <__libc_init_array+0x40>)
 80025d4:	4c0a      	ldr	r4, [pc, #40]	; (8002600 <__libc_init_array+0x44>)
 80025d6:	1b64      	subs	r4, r4, r5
 80025d8:	10a4      	asrs	r4, r4, #2
 80025da:	42a6      	cmp	r6, r4
 80025dc:	d105      	bne.n	80025ea <__libc_init_array+0x2e>
 80025de:	bd70      	pop	{r4, r5, r6, pc}
 80025e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80025e4:	4798      	blx	r3
 80025e6:	3601      	adds	r6, #1
 80025e8:	e7ee      	b.n	80025c8 <__libc_init_array+0xc>
 80025ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80025ee:	4798      	blx	r3
 80025f0:	3601      	adds	r6, #1
 80025f2:	e7f2      	b.n	80025da <__libc_init_array+0x1e>
 80025f4:	08002650 	.word	0x08002650
 80025f8:	08002650 	.word	0x08002650
 80025fc:	08002650 	.word	0x08002650
 8002600:	08002654 	.word	0x08002654

08002604 <memset>:
 8002604:	4603      	mov	r3, r0
 8002606:	4402      	add	r2, r0
 8002608:	4293      	cmp	r3, r2
 800260a:	d100      	bne.n	800260e <memset+0xa>
 800260c:	4770      	bx	lr
 800260e:	f803 1b01 	strb.w	r1, [r3], #1
 8002612:	e7f9      	b.n	8002608 <memset+0x4>

08002614 <_init>:
 8002614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002616:	bf00      	nop
 8002618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800261a:	bc08      	pop	{r3}
 800261c:	469e      	mov	lr, r3
 800261e:	4770      	bx	lr

08002620 <_fini>:
 8002620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002622:	bf00      	nop
 8002624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002626:	bc08      	pop	{r3}
 8002628:	469e      	mov	lr, r3
 800262a:	4770      	bx	lr
