snd_pcm_hw_params	,	V_92
audio_clk	,	V_73
CYGNUS_SSPMODE_I2S	,	V_99
"i2s_in"	,	L_38
"Bad value for reg %u\n"	,	L_33
AUD_MISC_SEROUT_LRCK_OE	,	V_147
"%s port running in unknown mode\n"	,	L_17
dev	,	V_47
len	,	V_126
"%s Setting MCLKSEL to %d\n"	,	L_21
"Invalid combination of MCLK and BCLK\n"	,	L_6
SPDIF_0_OUT_DITHER_ENA	,	V_42
ARRAY_SIZE	,	F_13
i2s_cap_stream_cfg	,	V_28
"platform_get_irq failed\n"	,	L_43
"%s cmd %d at port = %d\n"	,	L_25
bf_sourcech_ctrl	,	V_58
SNDRV_PCM_FORMAT_S16_LE	,	V_105
I2S_OUT_CFGX_SCLKS_PER_1FS_DIV32	,	V_87
I2S_OUT_CFGX_BITS_PER_SLOT	,	V_167
bit_per_frame	,	V_85
of_node	,	V_198
GFP_KERNEL	,	V_194
"child nodes is %d.  Must be between 1 and %d\n"	,	L_39
snd_pcm_hw_constraint_list	,	F_25
device	,	V_187
cygnus_ssp_set_custom_fsync_width	,	F_28
SNDRV_PCM_TRIGGER_PAUSE_RELEASE	,	V_152
port_type	,	V_12
SND_SOC_DAIFMT_FORMAT_MASK	,	V_137
I2S_OUT_CFG_REG_UPDATE_MASK	,	V_144
"SPDIF does not support 8bit format\n"	,	L_18
pll_clk_num	,	V_168
freq	,	V_111
clk_id	,	V_110
cap_en	,	V_76
device_node	,	V_171
"audio clock initialization failed\n"	,	L_44
I2S_OUT_STREAM_CFG_CHANNEL_GROUPING	,	V_22
SNDRV_PCM_TRIGGER_START	,	V_151
SNDRV_PCM_TRIGGER_STOP	,	V_155
of_property_read_u32	,	F_37
cygnus_ssp_probe	,	F_43
found	,	V_66
CYGNUS_SSP_TRISTATE_MASK	,	V_197
cygnus_ssp_trigger	,	F_30
audio	,	V_14
sel	,	V_113
CAPTURE_FCI_ID_BASE	,	V_31
AUD_MISC_SEROUT_SDAT_OE	,	V_38
"bits per frame = %u, mclk = %u Hz, lrclk = %u Hz\n"	,	L_11
AUD_MISC_SEROUT_OE_REG_BASE	,	V_37
substream	,	V_91
SND_SOC_DAIFMT_MASTER_MASK	,	V_133
devm_ioremap_resource	,	F_47
CYGNUS_PLLCLKSEL_MASK	,	V_124
hweight32	,	F_32
i	,	V_65
regs	,	V_15
cygnus_audio	,	V_4
I2S_OUT_MCLKRATE_SHIFT	,	V_89
cygnus_ssp_regs	,	V_175
irq_num	,	V_203
ssp_curcfg	,	V_129
cygnus_ssp_shutdown	,	F_26
I2S_CAP_STREAM_CFG_MASK	,	V_29
streams_on	,	V_55
IOP_SW_INIT_LOGIC	,	V_63
platform_device	,	V_169
BF_SRC_CFGX_SFIFO_ENA	,	V_59
for_each_available_child_of_node	,	F_49
ratio	,	V_84
"%s In TDM mode, frame bits INVALID (%d)\n"	,	L_28
"Missing reg property\n"	,	L_32
dn	,	V_172
dev_dbg	,	F_17
dir	,	V_112
fmt	,	V_128
cygnus_set_dai_tdm_slot	,	F_31
parse_ssp_child_node	,	F_36
CYGNUS_SSPMODE_TDM	,	V_98
"aud"	,	L_37
ch_clk	,	V_70
platform_get_irq	,	F_51
"Cannot run %d channels at %dHz\n"	,	L_16
bf_destch_ctrl	,	V_50
ret	,	V_96
cygnus_ssp_hw_params	,	F_18
cygnus_ssp_suspend	,	F_34
res	,	V_190
audio_ssp_init_portregs	,	F_3
ssp_outcfg	,	V_131
cygnus_ssp_remove	,	F_54
audio_ssp_in_disable	,	F_9
audio_ssp_out_disable	,	F_11
SND_SOC_DAIFMT_CBS_CFS	,	V_136
active_ports	,	V_154
pll_predef_mclk	,	V_71
cap_clk_en	,	V_77
cpu_dai	,	V_125
slots	,	V_160
clk_name	,	V_185
rate_max	,	V_119
I2S_OUT_CFGX_SLAVE_MODE	,	V_135
SNDRV_PCM_STREAM_PLAYBACK	,	V_101
play_clk_en	,	V_79
params_format	,	F_21
name	,	V_201
bf_sourcech_grp	,	V_19
BF_SRC_CFGX_PROCESS_SEQ_ID_VALID	,	V_26
cygnus_dai_get_portinfo	,	F_1
params_channels	,	F_19
"%s tx_mask must equal rx_mask\n"	,	L_26
dev_set_drvdata	,	F_45
I2S_OUT_STREAM_ENA	,	V_57
audio_clk_init	,	F_39
cygnus_soc_platform_register	,	F_52
SNDRV_PCM_FORMAT_S8	,	V_104
dev_err	,	F_7
bit_rate	,	V_83
rate	,	V_94
BF_DST_CFGX_FCI_ID	,	V_35
cygnus_ssp_set_sysclk	,	F_22
I2S_OUT_CFGX_DATA_ENABLE	,	V_53
mask	,	V_80
CYGNUS_RATE_MIN	,	V_118
active_slots	,	V_164
AUD_MISC_SEROUT_SCLK_OE	,	V_148
devm_clk_get	,	F_40
"%s Enter  fmt: %x\n"	,	L_23
BF_SRC_CFGX_SAMPLE_CH_MODE	,	V_103
clk_disable_unprepare	,	F_27
BIT	,	F_6
ssp_valid_tdm_framesize	,	V_165
SPDIF_CTRL_OFFSET	,	V_41
PROP_LEN_MAX	,	V_186
cygnus_spdif_dai_info	,	V_184
BF_SRC_GRP_SYNC_DIS_OFFSET	,	V_62
BF_SRC_CFGX_BIT_RES	,	V_107
"%s Set MCLK rate failed: %d\n"	,	L_5
ssp_newcfg	,	V_130
i2s_in	,	V_27
BF_SRC_CFG3_OFFSET	,	V_181
SPDIF_STREAM_CFG_OFFSET	,	V_43
I2S_IN_STREAM_CFG_CAP_ENA	,	V_54
play_en	,	V_78
snd_pcm_substream	,	V_90
cygnus_ssp_resume	,	F_35
ENOMEM	,	V_195
"Unknown port type\n"	,	L_9
active_port_count	,	V_193
"platform reg error %d\n"	,	L_45
"ch%d_audio"	,	L_36
ssp_regs	,	V_176
i2s_cfg	,	V_51
snd_soc_dai_set_dma_data	,	F_24
hw	,	V_116
SND_SOC_DAIFMT_I2S	,	V_138
fsync_width	,	V_127
I2S_STREAM_CFG_MASK	,	V_17
mclk_rate	,	V_82
"%s Setting mclk failed.\n"	,	L_20
cygnus_ssp_dai_info	,	V_179
pll_macro_entry	,	V_67
I2S_OUT_CFGX_FSYNC_WIDTH	,	V_140
id	,	V_7
"mclk cfg reg = 0x%x\n"	,	L_10
val	,	V_123
clk	,	V_69
INIT_SSP_REGS	,	F_38
"reg"	,	L_31
PLAYBACK_STREAM_MASK	,	V_60
pll_configure_mclk	,	F_12
params	,	V_93
SNDRV_PCM_TRIGGER_RESUME	,	V_153
BF_SRC_CFGX_NOT_PAUSE_WHEN_EMPTY	,	V_24
"%s Enter port = %d\n"	,	L_19
PORT_SPDIF	,	V_39
I2S_OUT_CFGX_CLK_ENA	,	V_52
__func__	,	V_72
I2S_IN_STREAM_CFG_0_GROUP_ID	,	V_30
BF_DST_CFGX_PROC_SEQ_ID_VALID	,	V_36
cmd	,	V_150
PORT_TDM	,	V_13
bf_sourcech_cfg	,	V_23
status	,	V_11
I2S_OUT_CFGX_DATA_ALIGNMENT	,	V_139
"rate %d\n"	,	L_14
SNDRV_PCM_TRIGGER_PAUSE_PUSH	,	V_156
frame_bits	,	V_163
tx_mask	,	V_158
rate_min	,	V_117
SPDIF_0_OUT_STREAM_ENA	,	V_45
aio	,	V_8
SPDIF_FORMAT_CFG_OFFSET	,	V_61
bf_destch_cfg	,	V_32
bitres	,	V_95
"%s clk_prepare_enable failed\n"	,	L_30
"lrclk = %u, bits/frame = %u, mclk = %u\n"	,	L_7
BF_SRC_CTRL3_OFFSET	,	V_182
BF_SRC_CFGX_BUFFER_PAIR_ENABLE	,	V_102
stream	,	V_100
I2S_OUT_CFGX_TDM_MODE	,	V_143
CH_GRP_STEREO	,	V_21
cygnus_ssp_component	,	V_202
"Activating DAI: %s\n"	,	L_40
BF_DST_CFGX_CAP_MODE	,	V_108
snd_soc_unregister_component	,	F_53
"%s port = %d\n"	,	L_12
node_count	,	V_192
fci_id	,	V_10
clk_prepare_enable	,	F_14
err_irq	,	V_204
err	,	V_191
audio_ssp_out_enable	,	F_10
BF_DST_CFGX_NOT_PAUSE_WHEN_FULL	,	V_34
SND_SOC_DAIFMT_CBM_CFM	,	V_134
SNDRV_PCM_HW_PARAM_RATE	,	V_121
p_dai	,	V_174
SPDIF_MCLK_CFG_OFFSET	,	V_183
"Registering %d DAIs\n"	,	L_41
audio_ssp_in_enable	,	F_8
EINVAL	,	V_48
"%s clk_prepare_enable failed %d\n"	,	L_4
"Clk index %u is out of bounds\n"	,	L_22
of_get_child_count	,	F_48
CAPTURE_STREAM_MASK	,	V_56
p_entry	,	V_68
"Bad value for port_type %d\n"	,	L_34
i2s_mclk_cfg	,	V_88
SNDRV_PCM_FORMAT_S32_LE	,	V_106
ssp_incfg	,	V_132
child_node	,	V_188
CYGNUS_SSPMODE_UNKNOWN	,	V_180
cygnus_ssp_dai	,	V_200
clk_trace	,	V_75
dai	,	V_3
mode	,	V_97
pdev	,	V_170
cygnus_soc_platform_unregister	,	F_55
"Port not supported\n"	,	L_1
u32	,	T_1
cygaud	,	V_5
params_rate	,	F_20
cygnus_ssp_set_fmt	,	F_29
pll_ch_num	,	V_74
BF_SRC_CFGX_SFIFO_SZ_DOUBLE	,	V_25
cygnus_ssp_set_clocks	,	F_16
bits_per_slot	,	V_162
resource	,	V_189
mclk	,	V_64
"%s active_slots %u, bits per frame %d\n"	,	L_29
BF_DST_CFGX_CAP_ENA	,	V_49
runtime	,	V_115
AUD_MISC_SEROUT_SPDIF_OE	,	V_46
"%s portnum = %d\n"	,	L_35
snd_soc_register_component	,	F_50
PTR_ERR	,	F_42
"snd_soc_register_dai failed\n"	,	L_42
cygnus_rate_constraint	,	V_122
i2s_cap_cfg	,	V_145
I2S_IN_CFG_REG_UPDATE_MASK	,	V_146
cygnus_ssp_startup	,	F_23
I2S_OUT_CFGX_VALID_SLOT	,	V_166
clk_set_rate	,	F_15
cygnus_aio_port	,	V_1
devm_kzalloc	,	F_44
portnum	,	V_18
"%s No valid mclk freq (%u) found!\n"	,	L_3
AUD_MISC_SEROUT_MCLK_OE	,	V_149
I2S_OUT_PLLCLKSEL_SHIFT	,	V_114
I2S_OUT_STREAM_CFG_GROUP_ID	,	V_20
BF_DST_CFGX_DFIFO_SZ_DOUBLE	,	V_33
i2s_stream_cfg	,	V_16
portinfo	,	V_6
"%s Defaulting Slot Width to 32\n"	,	L_27
IORESOURCE_MEM	,	V_196
value	,	V_9
SPDIF_STREAM_CFG_MASK	,	V_44
CYGNUS_RATE_MAX	,	V_120
"format %d\n"	,	L_15
"%s  Set OE bits 0x%x\n"	,	L_24
readl	,	F_4
writel	,	F_5
platform_get_resource_byname	,	F_46
CYGNUS_MAX_PORTS	,	V_199
"Port not supported %d\n"	,	L_2
is_slave	,	V_109
slot_width	,	V_161
dev_warn	,	F_33
BF_SRC_GRP3_OFFSET	,	V_40
rawval	,	V_177
cygnus_audio_port_type	,	V_178
snd_soc_dai_get_drvdata	,	F_2
snd_soc_dai	,	V_2
"params_channels %d\n"	,	L_13
sclk	,	V_81
lrclk	,	V_86
SND_SOC_DAIFMT_DSP_A	,	V_141
SND_SOC_DAIFMT_DSP_B	,	V_142
rx_mask	,	V_159
snd_soc_dai_driver	,	V_173
"SCLKS_PER_1FS_DIV32 = 0x%x\n"	,	L_8
SNDRV_PCM_TRIGGER_SUSPEND	,	V_157
IS_ERR	,	F_41
