// Seed: 3096652705
`timescale 1ps / 1ps
module module_0 (
    input  id_0
    , id_8,
    output id_1,
    input  id_2,
    output id_3
    , id_9,
    input  id_4,
    input  id_5,
    input  id_6,
    input  id_7
);
  assign id_3 = 1;
  assign id_1[1] = 1;
  type_13(
      id_0, id_7, id_8 | id_0
  );
  logic id_10 (
      "",
      1'b0,
      1
  );
  logic id_11;
  integer id_12 (
      .id_0(1),
      .id_1(id_8),
      .id_2(1)
  );
endmodule
