Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/FINALCPU_TB_isim_beh.exe" -prj "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/FINALCPU_TB_beh.prj" "work.FINALCPU_TB" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/twomux5.v" into library work
Analyzing Verilog file "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/twomux32.v" into library work
Analyzing Verilog file "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/threemux32.v" into library work
Analyzing Verilog file "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/onestatecontroller.v" into library work
Analyzing Verilog file "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/nbit_register_file.v" into library work
Analyzing Verilog file "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/InstructionDecoder.v" into library work
Analyzing Verilog file "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/IMem.v" into library work
Analyzing Verilog file "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/DMem.v" into library work
Analyzing Verilog file "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/ALU.v" into library work
Analyzing Verilog file "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" into library work
Analyzing Verilog file "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/FINALCPU_TB.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 41: Size mismatch in connection of port <Sel>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 46: Size mismatch in connection of port <IRWrite>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/Datapath.v" Line 67: Size mismatch in connection of port <ALUOP>. Formal port size is 4-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module twomux32
Compiling module IMem
Compiling module InstructionDecoder
Compiling module onestatecontroller
Compiling module twomux5
Compiling module nbit_register_file
Compiling module threemux32
Compiling module ALU
Compiling module DMem
Compiling module Datapath
Compiling module FINALCPU_TB
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 9 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable C:/Users/Jingning Zhang/Documents/GitHub/EC413Project/MulticycleCPU/FINALCPU_TB_isim_beh.exe
Fuse Memory Usage: 27904 KB
Fuse CPU Usage: 686 ms
