
---------- Begin Simulation Statistics ----------
final_tick                               11359819256488                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  90253                       # Simulator instruction rate (inst/s)
host_mem_usage                               16975752                       # Number of bytes of host memory used
host_op_rate                                   173676                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   110.80                       # Real time elapsed on the host
host_tick_rate                               44218259                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000019                       # Number of instructions simulated
sim_ops                                      19243311                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004899                       # Number of seconds simulated
sim_ticks                                  4899374988                       # Number of ticks simulated
system.cpu.committedInsts                          15                       # Number of instructions committed
system.cpu.committedOps                            27                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           9                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          25                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               37                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         37                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    27                       # Number of integer alu accesses
system.cpu.num_int_insts                           27                       # number of integer instructions
system.cpu.num_int_register_reads                  63                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 18                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                            13                       # number of memory refs
system.cpu.num_store_insts                          9                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     51.85%     51.85% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     51.85% # Class of executed instruction
system.cpu.op_class::MemRead                        4     14.81%     66.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       9     33.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         27                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        23200                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         50540                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4924875                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect          699                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       634824                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4925886                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1261419                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4924875                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      3663456                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5565044                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          239099                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       501631                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15004188                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8967923                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       635175                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2201313                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        998519                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     18125512                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       19243284                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14156944                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.359282                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.356851                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      8884136     62.75%     62.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1532613     10.83%     73.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       567802      4.01%     77.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1102117      7.78%     85.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       489235      3.46%     88.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       299113      2.11%     90.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       155804      1.10%     92.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       127605      0.90%     92.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       998519      7.05%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14156944                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             412969                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        91819                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          18793005                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2327418                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.mispred_commit_branch       523456                       # mein_hi_hun
system.switch_cpus.commit.op_class_0::No_OpClass       113126      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     15145421     78.70%     79.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       127880      0.66%     79.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv        40166      0.21%     80.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       160161      0.83%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           58      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc          270      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd           73      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            1      0.00%     81.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       155500      0.81%     81.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            2      0.00%     81.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     81.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult           11      0.00%     81.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2246602     11.67%     93.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1172213      6.09%     99.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        80816      0.42%     99.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          984      0.01%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     19243284                       # Class of committed instruction
system.switch_cpus.commit.refs                3500615                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              19243284                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.762361                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.762361                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       5790907                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       46082933                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3948853                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           5914256                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         636119                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        645521                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3631048                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 15488                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1589223                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 14964                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5565044                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3381926                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              11494193                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        202362                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          297                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               26610788                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          428                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2166                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1272238                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.315772                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4802465                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1500518                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.509951                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16935668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.967221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.605875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          9270086     54.74%     54.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           412288      2.43%     57.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           448187      2.65%     59.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           306424      1.81%     61.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           406550      2.40%     64.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           373383      2.20%     66.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           398540      2.35%     68.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           422099      2.49%     71.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4898111     28.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16935668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads            457026                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           348419                       # number of floating regfile writes
system.switch_cpus.idleCycles                  687946                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.Average_branch_resolution_cycles            0                       # sirf mispred wala
system.switch_cpus.iew.branchMispredicts       803278                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2883776                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.673237                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5239366                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1589192                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.global_million_exceeded_g            0                       # multiple with  million wala
system.switch_cpus.iew.global_million_timer_g 3443235.720000                       # less than million wala
system.switch_cpus.iew.iewBlockCycles         3763456                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4739571                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           71                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        37313                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2202420                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     37368348                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3650174                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1528850                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      29488486                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4888                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        177674                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         636119                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        189642                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         5634                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       192239                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2976                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1919                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.night5         8262                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         8503                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2412151                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1029223                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1919                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       693251                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       110027                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.td                           0                       # Number of td executed instructions
system.switch_cpus.iew.wb_consumers          31822833                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              28855009                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.658212                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          20946175                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.637292                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               29111827                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         39345364                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        24208585                       # number of integer regfile writes
system.switch_cpus.ipc                       0.567421                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.567421                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       283680      0.91%      0.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24373821     78.58%     79.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       224916      0.73%     80.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         44354      0.14%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       242805      0.78%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu          655      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc          489      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd          225      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            1      0.00%     81.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       171691      0.55%     81.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            2      0.00%     81.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult           11      0.00%     81.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3852105     12.42%     94.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1698011      5.47%     99.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        99593      0.32%     99.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        24980      0.08%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       31017339                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          595683                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1193935                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       534307                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       922497                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              529078                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017057                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          472624     89.33%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             1      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          33673      6.36%     95.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         16194      3.06%     98.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           12      0.00%     98.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         6574      1.24%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       30667054                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     78531572                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28320702                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     54572266                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           37368155                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          31017339                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          193                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     18125039                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       226086                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          193                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     25620943                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16935668                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.831480                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.438374                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9158006     54.08%     54.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1163565      6.87%     60.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1165869      6.88%     67.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1013938      5.99%     73.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1288588      7.61%     81.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1023979      6.05%     87.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1029506      6.08%     93.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       708797      4.19%     97.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       383420      2.26%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16935668                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.759987                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3382290                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   494                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       107176                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        93431                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4739571                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2202420                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        11998228                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 17623614                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4727537                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22335048                       # Number of HB maps that are committed
system.switch_cpus.rename.FullRegisterEvents           10                       # Number of times there has been no free registers
system.switch_cpus.rename.IQFullEvents         252919                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4406662                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents         12141                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     105359342                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       43184207                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     49975041                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6028551                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         792857                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         636119                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       1135257                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         27639939                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups       633802                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     62347334                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1531                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            7                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1349248                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            7                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             50527221                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            77563568                       # The number of ROB writes
system.switch_cpus.timesIdled                   20397                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       120688                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1371                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       242416                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1371                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 11359819256488                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              22574                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8086                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15114                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4766                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4766                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22574                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        77880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        77880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  77880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2267264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2267264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2267264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27340                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27340    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27340                       # Request fanout histogram
system.membus.reqLayer2.occupancy           103263168                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          143962792                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   4899374988                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 11359819256488                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 11359819256488                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 11359819256488                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            108781                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        32563                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        74102                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           38440                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              15                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             15                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12938                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12938                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         74627                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        34154                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       223339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       140794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                364133                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      9517568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4580416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               14097984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           24440                       # Total snoops (count)
system.tol2bus.snoopTraffic                    518592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           146157                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010201                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.100486                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 144666     98.98%     98.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1491      1.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             146157                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          122198514                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          39274162                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          62242513                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 11359819256488                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst        69166                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        25196                       # number of demand (read+write) hits
system.l2.demand_hits::total                    94362                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        69166                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        25196                       # number of overall hits
system.l2.overall_hits::total                   94362                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  9                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         5442                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        21887                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27340                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 9                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         5442                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        21887                       # number of overall misses
system.l2.overall_misses::total                 27340                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    383733408                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1604164528                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1987897936                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    383733408                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1604164528                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1987897936                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                9                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst        74608                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        47083                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               121702                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               9                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        74608                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        47083                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              121702                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.072941                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.464860                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.224647                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.072941                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.464860                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.224647                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 70513.305402                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 73293.029104                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72710.239064                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 70513.305402                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 73293.029104                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72710.239064                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                8086                       # number of writebacks
system.l2.writebacks::total                      8086                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         5442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        21887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27329                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         5442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        21887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27329                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    352698272                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1479398712                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1832096984                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    352698272                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1479398712                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1832096984                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.072941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.464860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.224557                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.072941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.464860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.224557                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 64810.413818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 67592.576050                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67038.566504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 64810.413818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 67592.576050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67038.566504                       # average overall mshr miss latency
system.l2.replacements                          24423                       # number of replacements
system.l2.csize                                     0                       # Cache sizes in total
system.l2.WritebackDirty_hits::.writebacks        24477                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            24477                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        24477                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        24477                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        74096                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            74096                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        74096                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        74096                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          131                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           131                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data           15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               15                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         8172                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8172                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         4761                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4766                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    320813112                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     320813112                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        12933                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12938                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.368128                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.368372                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 67383.556396                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 67312.864457                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4761                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4761                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    293667232                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    293667232                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.368128                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.367986                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 61681.838269                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61681.838269                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        69166                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              69166                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         5442                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5444                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    383733408                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    383733408                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        74608                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          74610                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.072941                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.072966                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 70513.305402                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70487.400441                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         5442                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5442                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    352698272                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    352698272                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.072941                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.072939                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 64810.413818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64810.413818                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        17024                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17024                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        17126                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17130                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1283351416                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1283351416                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        34150                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         34154                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.501493                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.501552                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 74935.852855                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74918.354699                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        17126                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17126                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1185731480                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1185731480                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.501493                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.501435                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 69235.751489                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69235.751489                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 11359819256488                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3936.819100                       # Cycle average of tags in use
system.l2.tags.total_refs                      242261                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     28519                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.494723                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              11354919881788                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     189.387664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.082491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         3.597379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  1069.687340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2674.064226                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.046237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.261154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.652848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.961137                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          822                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2068                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1180                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1967655                       # Number of tag accesses
system.l2.tags.data_accesses                  1967655                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 11359819256488                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       348288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1400768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1749760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       348288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        348416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       517504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          517504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         5442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        21887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         8086                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8086                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             26126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            117566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     71088251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    285907489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             357139432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        26126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     71088251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         71114377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      105626534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            105626534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      105626534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            26126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           117566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     71088251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    285907489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            462765966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      8086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      5442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     21734.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000443786318                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          486                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          486                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               62513                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               7576                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       27329                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       8086                       # Number of write requests accepted
system.mem_ctrls.readBursts                     27329                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     8086                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    153                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              263                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    365633678                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  101964352                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               823331870                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13454.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30296.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    17022                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4445                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 27329                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 8086                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   19973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13769                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    163.781248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.539929                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   203.121028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7923     57.54%     57.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3456     25.10%     82.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1022      7.42%     90.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          434      3.15%     93.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          225      1.63%     94.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          150      1.09%     95.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           90      0.65%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           61      0.44%     97.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          408      2.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13769                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.835391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     45.415836                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    130.298031                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           475     97.74%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           10      2.06%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           486                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.588477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.561627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.965055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              349     71.81%     71.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      1.03%     72.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              116     23.87%     96.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      3.09%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           486                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1739264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  515968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1749056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               517504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       355.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       105.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    357.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    105.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4899152300                       # Total gap between requests
system.mem_ctrls.avgGap                     138335.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       348288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1390976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       515968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 71088251.226546034217                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 283908866.622152090073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 105313024.878429651260                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         5442                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        21887                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         8086                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    152620584                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    670711286                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 112392647184                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28044.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30644.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13899659.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         66300631.488000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         32725311.696000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        81871191.360000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       21093653.952000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     405458814.431998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     2007080637.408001                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     487490887.800001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3102021128.135996                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        633.146296                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1081323812                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    163540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3654500880                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         78785336.448000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         38877233.472000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        97993925.568000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       19923480.192000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     405458814.431998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     2128669930.463997                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     385279496.616000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3154988217.191995                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        643.957285                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    850671450                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    163540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3885153242                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       278                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 11354919881500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10296                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     4899364692                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 11359819256488                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           23                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3289124                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3289147                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           23                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3289124                       # number of overall hits
system.cpu.icache.overall_hits::total         3289147                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        92801                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          92803                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        92801                       # number of overall misses
system.cpu.icache.overall_misses::total         92803                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   1154807543                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1154807543                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   1154807543                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1154807543                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3381925                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3381950                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3381925                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3381950                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.027440                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.027441                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.027440                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.027441                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 12443.912706                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12443.644527                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 12443.912706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12443.644527                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3302                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          572                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                98                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.693878                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          286                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        74102                       # number of writebacks
system.cpu.icache.writebacks::total             74102                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        18176                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        18176                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        18176                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        18176                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        74625                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        74625                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        74625                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        74625                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    851516219                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    851516219                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    851516219                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    851516219                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.022066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.022066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.022066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.022066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 11410.602600                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11410.602600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 11410.602600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11410.602600                       # average overall mshr miss latency
system.cpu.icache.replacements                  74102                       # number of replacements
system.cpu.icache.csize                             0                       # Cache sizes in total
system.cpu.icache.ReadReq_hits::.cpu.inst           23                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3289124                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3289147                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        92801                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         92803                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   1154807543                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1154807543                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3381925                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3381950                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.027440                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.027441                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 12443.912706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12443.644527                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        18176                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        18176                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        74625                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        74625                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    851516219                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    851516219                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.022066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.022066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 11410.602600                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11410.602600                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 11359819256488                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.220011                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3363774                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             74627                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             45.074490                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      11354919881788                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000178                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.219833                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000429                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000430                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27130227                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27130227                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 11359819256488                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4448                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 11359819256488                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 11359819256488                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 11359819256488                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 11359819256488                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 11359819256488                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 11359819256488                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4519233                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4519237                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4519241                       # number of overall hits
system.cpu.dcache.overall_hits::total         4519245                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            9                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        71065                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          71074                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            9                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        74096                       # number of overall misses
system.cpu.dcache.overall_misses::total         74105                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2787773983                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2787773983                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2787773983                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2787773983                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           13                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4590298                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4590311                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           13                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4593337                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4593350                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.692308                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.015482                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015483                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.692308                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.016131                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016133                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 39228.508872                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39223.541422                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 37623.812122                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37619.242737                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       229435                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              6081                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.729814                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        24477                       # number of writebacks
system.cpu.dcache.writebacks::total             24477                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        26997                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26997                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        26997                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26997                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        44068                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        44068                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        47098                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        47098                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1620320211                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1620320211                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1792625167                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1792625167                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009600                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009600                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010254                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010254                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 36768.635087                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36768.635087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 38061.598518                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38061.598518                       # average overall mshr miss latency
system.cpu.dcache.replacements                  46580                       # number of replacements
system.cpu.dcache.csize                      15671854                       # Cache sizes in total
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3359146                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3359146                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        57957                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         57961                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2397278790                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2397278790                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3417103                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3417107                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.016961                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016962                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 41363.058647                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41360.204103                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        26828                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        26828                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        31129                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        31129                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1240750140                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1240750140                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.009110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 39858.335957                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39858.335957                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            4                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1160087                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1160091                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            5                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        13108                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    390495193                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    390495193                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            9                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1173195                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1173204                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.555556                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011173                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011177                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 29790.600626                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29779.241440                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          169                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          169                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12939                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12939                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    379570071                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    379570071                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011029                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011029                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 29335.348249                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29335.348249                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data            8                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             8                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3031                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3031                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         3039                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3039                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.997368                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.997368                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         3030                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3030                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    172304956                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    172304956                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.997038                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.997038                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 56866.322112                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 56866.322112                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 11359819256488                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.219389                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4566361                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             47092                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             96.966810                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      11354919882066                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000115                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.219275                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000428                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000428                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          471                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          36793892                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         36793892                       # Number of data accesses

---------- End Simulation Statistics   ----------
