
@InProceedings{	  Bainbridge2003,
  author	= {Bainbridge, W.J. and Toms, W.B. and Edwards, D.A. and
		  Furber, S.B.},
  booktitle	= {Ninth Int. Symp. Asynchronous Circuits Syst. 2003.
		  Proceedings.},
  doi		= {10.1109/ASYNC.2003.1199173},
  isbn		= {0-7695-1898-2},
  pages		= {132--140},
  publisher	= {IEEE Comput. Soc},
  title		= {{Delay-insensitive, point-to-point interconnect using
		  m-of-n codes}},
  url		= {http://ieeexplore.ieee.org/document/1199173/},
  year		= {2003}
}

@InProceedings{	  Brzozowski,
  author	= {Brzozowski, J.A. and Raahemifar, K.},
  booktitle	= {Proc. Second Work. Conf. Asynchronous Des. Methodol.},
  doi		= {10.1109/WCADM.1995.514652},
  isbn		= {0-8186-7098-3},
  pages		= {150--159},
  publisher	= {IEEE Comput. Soc. Press},
  title		= {{Testing C-elements is not elementary}},
  url		= {http://ieeexplore.ieee.org/document/514652/}
}

@Article{	  Burns,
  author	= {Burns, Frank and Shang, Delong and Koelmans, Albert and
		  Yakovlev, Alex},
  title		= {{An Asynchronous Synthesis Toolset using Verilog}},
  url		= {https://www.computer.org/csdl/proceedings/date/2004/2085/01/208510724.pdf}
}

@InProceedings{	  Carthy2014,
  author	= {Carthy, D. Mc and Zeinolabedini, N. and Chen, J. and
		  Popovici, E.},
  booktitle	= {2014 29th Int. Conf. Microelectron. Proc. - MIEL 2014},
  doi		= {10.1109/MIEL.2014.6842177},
  isbn		= {978-1-4799-5296-0},
  month		= may,
  pages		= {409--412},
  publisher	= {IEEE},
  title		= {{Predictable, low-power arithmetic logic unit for the 8051
		  microcontroller using asynchronous logic}},
  url		= {http://ieeexplore.ieee.org/document/6842177/},
  year		= {2014}
}

@InProceedings{	  Chen2014,
  author	= {Chen, Jiaoyan and Tisserand, Arnaud and Popovici, Emanuel
		  and Cotofana, Sorin},
  booktitle	= {2014 24th Int. Work. Power Timing Model. Optim. Simul.},
  doi		= {10.1109/PATMOS.2014.6951863},
  isbn		= {978-1-4799-5412-4},
  month		= sep,
  pages		= {1--7},
  publisher	= {IEEE},
  title		= {{Robust sub-powered asynchronous logic}},
  url		= {http://ieeexplore.ieee.org/document/6951863/},
  year		= {2014}
}

@InProceedings{	  Cheng2013,
  author	= {Cheng, Fu-Chiung and Chen, Chi},
  booktitle	= {2013 IEEE 19th Int. Symp. Asynchronous Circuits Syst.},
  doi		= {10.1109/ASYNC.2013.13},
  isbn		= {978-1-4673-5956-6},
  month		= may,
  pages		= {134--141},
  publisher	= {IEEE},
  title		= {{Can QDI Combinational Circuits be Implemented without
		  C-elements?}},
  url		= {http://ieeexplore.ieee.org/document/6546187/},
  year		= {2013}
}

@InProceedings{	  Cheng2015,
  author	= {Cheng, Fu-Chiung and Peng, An-Hao and Lin, Xiao-Li and
		  Huang, Shu-Chuan},
  booktitle	= {2015 IEEE 13th Int. New Circuits Syst. Conf.},
  doi		= {10.1109/NEWCAS.2015.7182082},
  isbn		= {978-1-4799-8893-8},
  month		= jun,
  pages		= {1--4},
  publisher	= {IEEE},
  title		= {{Hybrid encoded QDI combinational circuits}},
  url		= {http://ieeexplore.ieee.org/document/7182082/},
  year		= {2015}
}

@Article{	  Corsonello2000,
  author	= {Corsonello, Pasquale and Perri, Stefania and Cocorullo,
		  Giuseppe},
  doi		= {10.1080/002072100415648},
  issn		= {0020-7217},
  journal	= {Int. J. Electron.},
  month		= oct,
  number	= {10},
  pages		= {1193--1208},
  publisher	= { Taylor {\&} Francis Group },
  title		= {{High performance mixed-logic asynchronous datapaths with
		  overlapped execution circuits}},
  url		= {http://www.tandfonline.com/doi/abs/10.1080/002072100415648},
  volume	= {87},
  year		= {2000}
}

@Article{	  Elia2014,
  author	= {Elia, Marios},
  keywords	= {m.elia@ncl.ac.uk},
  title		= {{Self â€“ Timed Register Bank with Completion Detection}},
  url		= {http://async.org.uk},
  year		= {2014}
}

@Article{	  Furber1996,
  author	= {Furber, S. B. and Day, Paul},
  doi		= {10.1109/92.502196},
  issn		= {10638210},
  journal	= {IEEE Trans. Very Large Scale Integr. Syst.},
  number	= {2},
  pages		= {247--253},
  title		= {{Four-phase micropipeline latch control circuits}},
  volume	= {4},
  year		= {1996}
}

@InProceedings{	  Gardiner2007,
  author	= {Gardiner, K.T. and Yakovlev, A. and Bystrov, A.},
  booktitle	= {13th IEEE Int. On-Line Test. Symp. (IOLTS 2007)},
  doi		= {10.1109/IOLTS.2007.5},
  isbn		= {0-7695-2918-6},
  month		= jul,
  pages		= {223--230},
  publisher	= {IEEE},
  title		= {{A C-element Latch Scheme with Increased Transient Fault
		  Tolerance for Asynchronous Circuits}},
  url		= {http://ieeexplore.ieee.org/document/4274855/},
  year		= {2007}
}

@Article{	  Gilchrist1955,
  author	= {Gilchrist, Bruce and Pomerene, J. H. and Wong, S. Y.},
  doi		= {10.1109/TEC.1955.5219482},
  issn		= {0367-7508},
  journal	= {IEEE Trans. Electron. Comput.},
  month		= dec,
  number	= {4},
  pages		= {133--136},
  title		= {{Fast Carry Logic for Digital Computers}},
  url		= {http://ieeexplore.ieee.org/document/5219482/},
  volume	= {EC-4},
  year		= {1955}
}

@Article{	  Ho2015,
  author	= {Ho, Weng-Geng and Chang, Joseph Sylvester and Chong,
		  Kwen-Siong and Gwee, Bah-Hwee},
  doi		= {10.1049/iet-cds.2014.0103},
  issn		= {1751-858X},
  journal	= {IET Circuits, Devices Syst.},
  month		= jul,
  number	= {4},
  pages		= {309--318},
  title		= {{Low power sub-threshold asynchronous
		  quasi-delay-insensitive 32-bit arithmetic and logic unit
		  based on autonomous signal-validity half-buffer}},
  url		= {http://digital-library.theiet.org/content/journals/10.1049/iet-cds.2014.0103},
  volume	= {9},
  year		= {2015}
}

@InProceedings{	  Jin2009,
  author	= {Jin, Gang and Wang, Lei and Wang, Zhiying},
  booktitle	= {2009 IEEE Int. Conf. Networking, Archit. Storage},
  doi		= {10.1109/NAS.2009.64},
  isbn		= {978-0-7695-3741-2},
  month		= jul,
  pages		= {357--364},
  publisher	= {IEEE},
  title		= {{The Design of Asynchronous Microprocessor Based on
		  Optimized NCL{\_}X Design-Flow}},
  url		= {http://ieeexplore.ieee.org/document/5197351/},
  year		= {2009}
}

@Article{	  Kondratyev2002,
  author	= {Kondratyev, A. and Lwin, K.},
  doi		= {10.1109/MDT.2002.1018139},
  issn		= {0740-7475},
  journal	= {IEEE Des. Test Comput.},
  month		= jul,
  number	= {4},
  pages		= {107--117},
  title		= {{Design of asynchronous circuits using synchronous CAD
		  tools}},
  url		= {http://ieeexplore.ieee.org/document/1018139/},
  volume	= {19},
  year		= {2002}
}

@Article{	  Lemberski2014,
  author	= {Lemberski, I.},
  doi		= {10.1049/el.2014.0242},
  issn		= {0013-5194},
  journal	= {Electron. Lett.},
  month		= mar,
  number	= {7},
  pages		= {503--505},
  title		= {{LUT-oriented dual-rail quasi-delay-insensitive logic
		  synthesis}},
  url		= {http://digital-library.theiet.org/content/journals/10.1049/el.2014.0242},
  volume	= {50},
  year		= {2014}
}

@Article{	  Li2004,
  author	= {Li, Y.W. and Patounakis, G. and Shepard, K.L. and Nowick,
		  S.M.},
  doi		= {10.1109/JSSC.2004.825246},
  issn		= {0018-9200},
  journal	= {IEEE J. Solid-State Circuits},
  month		= apr,
  number	= {4},
  pages		= {704--708},
  title		= {{High-Throughput Asynchronous Datapath With
		  Software-Controlled Voltage Scaling}},
  url		= {http://ieeexplore.ieee.org/document/1278590/},
  volume	= {39},
  year		= {2004}
}

@InProceedings{	  Lin2012,
  author	= {Lin, Tong and Chong, Kwen-Siong and Chang, Joseph S. and
		  Gwee, Bah-Hwee and Shu, Wei},
  booktitle	= {2012 IEEE Subthreshold Microelectron. Conf.},
  doi		= {10.1109/SubVT.2012.6404298},
  isbn		= {978-1-4673-1587-6},
  month		= oct,
  pages		= {1--3},
  publisher	= {IEEE},
  title		= {{A robust asynchronous approach for realizing ultra-low
		  power digital Self-Adaptive VDD Scaling system}},
  url		= {http://ieeexplore.ieee.org/document/6404298/},
  year		= {2012}
}

@Article{	  Lin2013,
  author	= {Lin, Tong and Chong, Kwen-Siong and Chang, Joseph S. and
		  Gwee, Bah-Hwee},
  doi		= {10.1109/JSSC.2012.2223971},
  issn		= {0018-9200},
  journal	= {IEEE J. Solid-State Circuits},
  month		= feb,
  number	= {2},
  pages		= {573--586},
  title		= {{An Ultra-Low Power Asynchronous-Logic In-Situ
		  Self-Adaptive {\$}V{\_}{\{}\backslashrm DD{\}}{\$} System
		  for Wireless Sensor Networks}},
  url		= {http://ieeexplore.ieee.org/document/6373764/},
  volume	= {48},
  year		= {2013}
}

@Article{	  Martin1992,
  author	= {Martin, Alain J},
  keywords	= {asynchronous adders,circuits,delay-insensitive datapaths},
  pages		= {117--137},
  title		= {{Formal Methods in System Design Asynchronous Datapaths
		  and the Design of an Asynchronous Adder}},
  url		= {https://link.springer.com/content/pdf/10.1007/BF00464358.pdf},
  volume	= {1},
  year		= {1992}
}

@Article{	  Mokhov2010,
  author	= {Mokhov, Andrey and Khomenko, Victor and Sokolov, Danil},
  title		= {{On dual-rail control logic for enhanced circuit
		  robustness}},
  url		= {http://async.org.uk/},
  year		= {2010}
}

@TechReport{	  Muller1955,
  author	= {Muller, David},
  institution	= {University of Illinois},
  title		= {{Theory of Asynchronous Circuits}},
  year		= {1955}
}

@PhDThesis{	  Murphy2008,
  author	= {Murphy, Julian},
  school	= {Newcastle University},
  title		= {{Standard Cell and Full Custom Power-balanced Logic: ASIC
		  Implementation}},
  url		= {http://async.org.uk},
  year		= {2008}
}

@InProceedings{	  Nielsen,
  author	= {Nielsen, L.S. and Sparso, J.},
  booktitle	= {Proc. Second Int. Symp. Adv. Res. Asynchronous Circuits
		  Syst.},
  doi		= {10.1109/ASYNC.1996.494451},
  isbn		= {0-8186-7298-6},
  pages		= {197--207},
  publisher	= {IEEE Comput. Soc. Press},
  title		= {{A low-power asynchronous data-path for a FIR filter
		  bank}},
  url		= {http://ieeexplore.ieee.org/document/494451/}
}

@InProceedings{	  Obridko,
  author	= {Obridko, I. and {Ran Ginosar}},
  booktitle	= {Proc. 2004 11th IEEE Int. Conf. Electron. Circuits Syst.
		  2004. ICECS 2004.},
  doi		= {10.1109/ICECS.2004.1399640},
  isbn		= {0-7803-8715-5},
  pages		= {164--167},
  publisher	= {IEEE},
  title		= {{Low energy asynchronous adders}},
  url		= {http://ieeexplore.ieee.org/document/1399640/}
}

@InProceedings{	  Plana,
  author	= {Plana, L.A. and Nowick, S.M.},
  booktitle	= {Proc. 1996 Int. Symp. Low Power Electron. Des.},
  doi		= {10.1109/LPE.1996.547498},
  isbn		= {0-7803-3571-6},
  pages		= {151--156},
  publisher	= {IEEE},
  title		= {{Concurrency-oriented optimization for low-power
		  asynchronous systems}},
  url		= {http://ieeexplore.ieee.org/document/547498/}
}

@Article{	  Plana1998,
  author	= {Plana, L.A. and Nowick, S.M.},
  doi		= {10.1109/92.661247},
  issn		= {1063-8210},
  journal	= {IEEE Trans. Very Large Scale Integr. Syst.},
  month		= mar,
  number	= {1},
  pages		= {56--65},
  title		= {{Architectural optimization for low-power nonpipelined
		  asynchronous systems}},
  url		= {http://ieeexplore.ieee.org/document/661247/},
  volume	= {6},
  year		= {1998}
}

@Article{	  Sokolov2005,
  author	= {Sokolov, D. and Murphy, J. and Bystrov, A. and Yakovlev,
		  A.},
  doi		= {10.1109/TC.2005.61},
  issn		= {0018-9340},
  journal	= {IEEE Trans. Comput.},
  month		= apr,
  number	= {4},
  pages		= {449--460},
  title		= {{Design and Analysis of Dual-Rail Circuits for Security
		  Applications}},
  url		= {http://ieeexplore.ieee.org/document/1401864/},
  volume	= {54},
  year		= {2005}
}

@Book{		  Sparso2001,
  author	= {Spars{\o}, Jens and Furber, Steve},
  isbn		= {0-7923-7613-7},
  publisher	= {Kluwer Academic Publishers},
  title		= {{Principles of Asynchronous Design: A Systems
		  Perspective}},
  year		= {2001}
}

@Article{	  Toms2006,
  author	= {Toms, William Benjamin},
  title		= {{Synthesis of Quasi-Delay-Insensitive Datapath Circuits}},
  year		= {2006}
}

@InProceedings{	  Wheeldon2017,
  author	= {Wheeldon, Adrian and Morris, Jordan and Sokolov, Danil and
		  Yakovlev, Alex},
  booktitle	= {2017 27th Int. Symp. Power Timing Model. Optim. Simul.},
  doi		= {10.1109/PATMOS.2017.8106973},
  isbn		= {978-1-5090-6462-5},
  month		= sep,
  pages		= {1--6},
  publisher	= {IEEE},
  title		= {{Power proportional adder design for Internet of Things in
		  a 65 nm process}},
  url		= {http://ieeexplore.ieee.org/document/8106973/},
  year		= {2017}
}

@InProceedings{	  Zhou2006,
  author	= {Zhou, Yu and Sokolov, Danil and Yakovlev, Alex},
  booktitle	= {IEEE/ACM Int. Conf. Comput. Des. Dig. Tech. Pap. ICCAD},
  doi		= {10.1109/ICCAD.2006.320080},
  isbn		= {1595933891},
  issn		= {10923152},
  month		= nov,
  pages		= {158--163},
  publisher	= {IEEE},
  title		= {{Cost-aware synthesis of asynchronous circuits based on
		  partial acknowledgement}},
  url		= {http://ieeexplore.ieee.org/document/4110168/},
  year		= {2006}
}
