Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Sun Nov 24 21:53:10 2019
| Host             : DESKTOP-P038UOU running 64-bit major release  (build 9200)
| Command          : report_power -file picture_show_power_routed.rpt -pb picture_show_power_summary_routed.pb -rpx picture_show_power_routed.rpx
| Design           : picture_show
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 165.203 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 164.694                           |
| Device Static (W)        | 0.509                             |
| Effective TJA (C/W)      | 4.8                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |    72.703 |    30444 |       --- |             --- |
|   LUT as Logic          |    52.944 |     7299 |     20800 |           35.09 |
|   CARRY4                |     9.998 |     1759 |      8150 |           21.58 |
|   Register              |     9.722 |    17003 |     41600 |           40.87 |
|   BUFG                  |     0.035 |        3 |        32 |            9.38 |
|   F7/F8 Muxes           |     0.004 |       34 |     32600 |            0.10 |
|   LUT as Shift Register |    <0.001 |      242 |      9600 |            2.52 |
|   Others                |     0.000 |     2623 |       --- |             --- |
| Signals                 |    68.909 |    20565 |       --- |             --- |
| Block RAM               |     5.267 |       36 |        50 |           72.00 |
| DSPs                    |     4.994 |       11 |        90 |           12.22 |
| I/O                     |    12.822 |       70 |       210 |           33.33 |
| Static Power            |     0.509 |          |           |                 |
| Total                   |   165.203 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |   151.852 |     151.500 |      0.352 |
| Vccaux    |       1.800 |     0.520 |       0.466 |      0.053 |
| Vcco33    |       3.300 |     3.604 |       3.603 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.486 |       0.465 |      0.021 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| picture_show                       |   164.694 |
|   OV7725_SIOD_IOBUF_inst           |     0.120 |
|   u_Img_Processor                  |   141.287 |
|     Sobel_Edge_Detect_inst         |     0.386 |
|     u_RGB_YCBCR                    |     1.459 |
|     u_count_study                  |     0.337 |
|     u_dilation2                    |     0.003 |
|     u_dynamic_gest_judge           |     0.376 |
|     u_fuse                         |     0.483 |
|     u_gesture_judge                |     0.009 |
|     u_hu_judge                     |     0.125 |
|     u_hu_martix                    |   138.069 |
|       u1_div_gen_32bit             |    57.097 |
|       u2_div_gen_0                 |    31.902 |
|       u_div_gen_0                  |    31.586 |
|   u_ov7725                         |     7.322 |
|     design_1_IICctrl_0_0           |     0.362 |
|       inst                         |     0.362 |
|     design_1_blk_mem_gen_0_0       |     5.804 |
|       U0                           |     5.804 |
|     design_1_cam_ov7670_ov7725_0_0 |     0.744 |
|       inst                         |     0.744 |
+------------------------------------+-----------+


