#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5596dcd2bf00 .scope module, "axififotb" "axififotb" 2 1;
 .timescale 0 0;
v0x5596dcd4e950_0 .var "m_aclk", 0 0;
v0x5596dcd4ea80_0 .var "m_areset_n", 0 0;
RS_0x7f78f9f4e0d8 .resolv tri, L_0x5596dcce7270, L_0x5596dcd51470;
v0x5596dcd4ebd0_0 .net8 "m_tdata", 31 0, RS_0x7f78f9f4e0d8;  2 drivers
v0x5596dcd4ec70_0 .net "m_tlast", 0 0, L_0x5596dcd514e0;  1 drivers
v0x5596dcd4ed10_0 .var "m_tready", 0 0;
v0x5596dcd4edb0_0 .var "m_tvalid", 0 0;
v0x5596dcd4ee50_0 .var "ren", 0 0;
v0x5596dcd4eef0_0 .var "s_aclk", 0 0;
v0x5596dcd4ef90_0 .var "s_areset_n", 0 0;
v0x5596dcd4f150_0 .var "s_tdata", 31 0;
v0x5596dcd4f1f0_0 .var "s_tlast", 0 0;
v0x5596dcd4f290_0 .var "s_tready", 0 0;
v0x5596dcd4f330_0 .var "s_tvalid", 0 0;
v0x5596dcd4f3d0_0 .var "wen", 0 0;
S_0x5596dcd286f0 .scope module, "fifo" "axis_fifo" 2 5, 3 1 0, S_0x5596dcd2bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s_aclk";
    .port_info 1 /INPUT 1 "s_areset_n";
    .port_info 2 /INPUT 32 "s_tdata";
    .port_info 3 /INPUT 1 "s_tvalid";
    .port_info 4 /INPUT 1 "s_tready";
    .port_info 5 /INPUT 1 "s_tlast";
    .port_info 6 /INPUT 1 "m_aclk";
    .port_info 7 /INPUT 1 "m_areset_n";
    .port_info 8 /OUTPUT 32 "m_tdata";
    .port_info 9 /INPUT 1 "m_tvalid";
    .port_info 10 /INPUT 1 "m_tready";
    .port_info 11 /OUTPUT 1 "m_tlast";
P_0x5596dcd2b260 .param/l "ADDR_DEPTH" 0 3 3, +C4<00000000000000000000000000000100>;
P_0x5596dcd2b2a0 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000100000>;
RS_0x7f78f9f4f278 .resolv tri, L_0x5596dcd51260, v0x5596dcd4f330_0;
L_0x5596dcd510a0 .functor AND 1, RS_0x7f78f9f4f278, v0x5596dcd4f290_0, C4<1>, C4<1>;
RS_0x7f78f9f4f1b8 .resolv tri, L_0x5596dcd51320, v0x5596dcd4edb0_0;
L_0x5596dcd511a0 .functor AND 1, RS_0x7f78f9f4f1b8, v0x5596dcd4ed10_0, C4<1>, C4<1>;
L_0x5596dcd51260 .functor NOT 1, v0x5596dcd4c0c0_0, C4<0>, C4<0>, C4<0>;
L_0x5596dcd51320 .functor NOT 1, v0x5596dcd49950_0, C4<0>, C4<0>, C4<0>;
L_0x5596dcd51470 .functor BUFZ 32, v0x5596dcd4f150_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5596dcd4d6c0_0 .net *"_ivl_0", 32 0, L_0x5596dcd50e70;  1 drivers
v0x5596dcd4d7c0_0 .net "m_aclk", 0 0, v0x5596dcd4e950_0;  1 drivers
v0x5596dcd4d880_0 .net "m_areset_n", 0 0, v0x5596dcd4ea80_0;  1 drivers
v0x5596dcd4d920_0 .net "m_empty", 0 0, v0x5596dcd49950_0;  1 drivers
v0x5596dcd4da10_0 .net8 "m_tdata", 31 0, RS_0x7f78f9f4e0d8;  alias, 2 drivers
o0x7f78f9f4f128 .functor BUFZ 34, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5596dcd4db50_0 .net "m_tdata_int", 33 0, o0x7f78f9f4f128;  0 drivers
v0x5596dcd4dc10_0 .net "m_tlast", 0 0, L_0x5596dcd514e0;  alias, 1 drivers
v0x5596dcd4dcd0_0 .net "m_tready", 0 0, v0x5596dcd4ed10_0;  1 drivers
v0x5596dcd4dd90_0 .net8 "m_tvalid", 0 0, RS_0x7f78f9f4f1b8;  2 drivers
v0x5596dcd4dee0_0 .net "s_aclk", 0 0, v0x5596dcd4eef0_0;  1 drivers
v0x5596dcd4e010_0 .net "s_areset_n", 0 0, v0x5596dcd4ef90_0;  1 drivers
v0x5596dcd4e0b0_0 .net "s_full", 0 0, v0x5596dcd4c0c0_0;  1 drivers
v0x5596dcd4e150_0 .net "s_tdata", 31 0, v0x5596dcd4f150_0;  1 drivers
v0x5596dcd4e230_0 .net "s_tlast", 0 0, v0x5596dcd4f1f0_0;  1 drivers
v0x5596dcd4e2f0_0 .net "s_tready", 0 0, v0x5596dcd4f290_0;  1 drivers
v0x5596dcd4e3b0_0 .net8 "s_tvalid", 0 0, RS_0x7f78f9f4f278;  2 drivers
L_0x5596dcd50e70 .concat [ 32 1 0 0], v0x5596dcd4f150_0, v0x5596dcd4f1f0_0;
L_0x5596dcd50f60 .part L_0x5596dcd50e70, 0, 32;
L_0x5596dcd514e0 .part o0x7f78f9f4f128, 33, 1;
S_0x5596dcd2aef0 .scope module, "fifo" "fifo" 3 29, 4 1 0, S_0x5596dcd286f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "rdata";
    .port_info 1 /OUTPUT 1 "wfull";
    .port_info 2 /OUTPUT 1 "rempty";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 1 "winc";
    .port_info 5 /INPUT 1 "wclk";
    .port_info 6 /INPUT 1 "wrst_n";
    .port_info 7 /INPUT 1 "rinc";
    .port_info 8 /INPUT 1 "rclk";
    .port_info 9 /INPUT 1 "rrst_n";
P_0x5596dcd2e3d0 .param/l "ASIZE" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x5596dcd2e410 .param/l "DSIZE" 0 4 2, +C4<00000000000000000000000000100000>;
v0x5596dcd4c700_0 .net "raddr", 3 0, L_0x5596dcd4f660;  1 drivers
v0x5596dcd4c830_0 .net "rclk", 0 0, v0x5596dcd4e950_0;  alias, 1 drivers
v0x5596dcd4c940_0 .net8 "rdata", 31 0, RS_0x7f78f9f4e0d8;  alias, 2 drivers
v0x5596dcd4c9e0_0 .net "rempty", 0 0, v0x5596dcd49950_0;  alias, 1 drivers
v0x5596dcd4cab0_0 .net "rinc", 0 0, L_0x5596dcd511a0;  1 drivers
v0x5596dcd4cba0_0 .net "rptr", 4 0, v0x5596dcd49c70_0;  1 drivers
v0x5596dcd4cc90_0 .net "rq2_wptr", 4 0, v0x5596dcd4ab50_0;  1 drivers
v0x5596dcd4cd80_0 .net "rrst_n", 0 0, v0x5596dcd4ea80_0;  alias, 1 drivers
v0x5596dcd4ce70_0 .net "waddr", 3 0, L_0x5596dcd4ff50;  1 drivers
v0x5596dcd4cf10_0 .net "wclk", 0 0, v0x5596dcd4eef0_0;  alias, 1 drivers
v0x5596dcd4cfb0_0 .net "wdata", 31 0, L_0x5596dcd50f60;  1 drivers
v0x5596dcd4d050_0 .net "wfull", 0 0, v0x5596dcd4c0c0_0;  alias, 1 drivers
v0x5596dcd4d140_0 .net "winc", 0 0, L_0x5596dcd510a0;  1 drivers
v0x5596dcd4d230_0 .net "wptr", 4 0, v0x5596dcd4c3b0_0;  1 drivers
v0x5596dcd4d320_0 .net "wq2_rptr", 4 0, v0x5596dcd4a4a0_0;  1 drivers
v0x5596dcd4d430_0 .net "wrst_n", 0 0, v0x5596dcd4ef90_0;  alias, 1 drivers
S_0x5596dcd2b710 .scope module, "fifomem" "fifomem" 4 22, 4 41 0, S_0x5596dcd2aef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "rdata";
    .port_info 1 /INPUT 32 "wdata";
    .port_info 2 /INPUT 4 "waddr";
    .port_info 3 /INPUT 4 "raddr";
    .port_info 4 /INPUT 1 "wclken";
    .port_info 5 /INPUT 1 "wfull";
    .port_info 6 /INPUT 1 "wclk";
P_0x5596dcd29ea0 .param/l "ADDRSIZE" 0 4 43, +C4<00000000000000000000000000000100>;
P_0x5596dcd29ee0 .param/l "DATASIZE" 0 4 42, +C4<00000000000000000000000000100000>;
P_0x5596dcd29f20 .param/l "DEPTH" 1 4 58, +C4<000000000000000000000000000000010000>;
L_0x5596dcce7270 .functor BUFZ 32, L_0x5596dcd4f470, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5596dcd29100_0 .net *"_ivl_0", 31 0, L_0x5596dcd4f470;  1 drivers
v0x5596dcd29750_0 .net *"_ivl_2", 5 0, L_0x5596dcd4f510;  1 drivers
L_0x7f78f9f05018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5596dcd29820_0 .net *"_ivl_5", 1 0, L_0x7f78f9f05018;  1 drivers
v0x5596dccee230 .array "mem", 15 0, 31 0;
v0x5596dccf4c30_0 .net "raddr", 3 0, L_0x5596dcd4f660;  alias, 1 drivers
v0x5596dcd23c30_0 .net8 "rdata", 31 0, RS_0x7f78f9f4e0d8;  alias, 2 drivers
v0x5596dcd23d00_0 .net "waddr", 3 0, L_0x5596dcd4ff50;  alias, 1 drivers
v0x5596dcd485c0_0 .net "wclk", 0 0, v0x5596dcd4eef0_0;  alias, 1 drivers
v0x5596dcd48680_0 .net "wclken", 0 0, L_0x5596dcd510a0;  alias, 1 drivers
v0x5596dcd487d0_0 .net "wdata", 31 0, L_0x5596dcd50f60;  alias, 1 drivers
v0x5596dcd488b0_0 .net "wfull", 0 0, v0x5596dcd4c0c0_0;  alias, 1 drivers
E_0x5596dccf9c90 .event posedge, v0x5596dcd485c0_0;
L_0x5596dcd4f470 .array/port v0x5596dccee230, L_0x5596dcd4f510;
L_0x5596dcd4f510 .concat [ 4 2 0 0], L_0x5596dcd4f660, L_0x7f78f9f05018;
S_0x5596dcd48a50 .scope module, "rptr_empty" "rptr_empty" 4 27, 4 113 0, S_0x5596dcd2aef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "rempty";
    .port_info 1 /OUTPUT 4 "raddr";
    .port_info 2 /OUTPUT 5 "rptr";
    .port_info 3 /INPUT 5 "rq2_wptr";
    .port_info 4 /INPUT 1 "rinc";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /INPUT 1 "rrst_n";
P_0x5596dcd48c00 .param/l "ADDRSIZE" 0 4 113, +C4<00000000000000000000000000000100>;
L_0x5596dcd23b10 .functor NOT 5, L_0x5596dcd4f850, C4<00000>, C4<00000>, C4<00000>;
L_0x5596dcd1f770 .functor AND 5, L_0x5596dcd4f790, L_0x5596dcd23b10, C4<11111>, C4<11111>;
L_0x5596dccf3a70 .functor XOR 5, L_0x5596dcd4fc90, L_0x5596dcd4fa30, C4<00000>, C4<00000>;
v0x5596dcd48e00_0 .net *"_ivl_10", 4 0, L_0x5596dcd23b10;  1 drivers
v0x5596dcd48f00_0 .net *"_ivl_12", 4 0, L_0x5596dcd1f770;  1 drivers
v0x5596dcd48fe0_0 .net *"_ivl_16", 4 0, L_0x5596dcd4fc90;  1 drivers
v0x5596dcd490a0_0 .net *"_ivl_18", 3 0, L_0x5596dcd4fba0;  1 drivers
v0x5596dcd49180_0 .net *"_ivl_2", 4 0, L_0x5596dcd4f790;  1 drivers
L_0x7f78f9f050f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5596dcd492b0_0 .net *"_ivl_20", 0 0, L_0x7f78f9f050f0;  1 drivers
L_0x7f78f9f05060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5596dcd49390_0 .net *"_ivl_5", 3 0, L_0x7f78f9f05060;  1 drivers
v0x5596dcd49470_0 .net *"_ivl_6", 4 0, L_0x5596dcd4f850;  1 drivers
L_0x7f78f9f050a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5596dcd49550_0 .net *"_ivl_9", 3 0, L_0x7f78f9f050a8;  1 drivers
v0x5596dcd49630_0 .net "raddr", 3 0, L_0x5596dcd4f660;  alias, 1 drivers
v0x5596dcd496f0_0 .var "rbin", 4 0;
v0x5596dcd497b0_0 .net "rbinnext", 4 0, L_0x5596dcd4fa30;  1 drivers
v0x5596dcd49890_0 .net "rclk", 0 0, v0x5596dcd4e950_0;  alias, 1 drivers
v0x5596dcd49950_0 .var "rempty", 0 0;
v0x5596dcd49a10_0 .net "rempty_val", 0 0, L_0x5596dcd4fe60;  1 drivers
v0x5596dcd49ad0_0 .net "rgraynext", 4 0, L_0x5596dccf3a70;  1 drivers
v0x5596dcd49bb0_0 .net "rinc", 0 0, L_0x5596dcd511a0;  alias, 1 drivers
v0x5596dcd49c70_0 .var "rptr", 4 0;
v0x5596dcd49d50_0 .net "rq2_wptr", 4 0, v0x5596dcd4ab50_0;  alias, 1 drivers
v0x5596dcd49e30_0 .net "rrst_n", 0 0, v0x5596dcd4ea80_0;  alias, 1 drivers
E_0x5596dccfcdb0/0 .event negedge, v0x5596dcd49e30_0;
E_0x5596dccfcdb0/1 .event posedge, v0x5596dcd49890_0;
E_0x5596dccfcdb0 .event/or E_0x5596dccfcdb0/0, E_0x5596dccfcdb0/1;
L_0x5596dcd4f660 .part v0x5596dcd496f0_0, 0, 4;
L_0x5596dcd4f790 .concat [ 1 4 0 0], L_0x5596dcd511a0, L_0x7f78f9f05060;
L_0x5596dcd4f850 .concat [ 1 4 0 0], v0x5596dcd49950_0, L_0x7f78f9f050a8;
L_0x5596dcd4fa30 .arith/sum 5, v0x5596dcd496f0_0, L_0x5596dcd1f770;
L_0x5596dcd4fba0 .part L_0x5596dcd4fa30, 1, 4;
L_0x5596dcd4fc90 .concat [ 4 1 0 0], L_0x5596dcd4fba0, L_0x7f78f9f050f0;
L_0x5596dcd4fe60 .cmp/eq 5, L_0x5596dccf3a70, v0x5596dcd4ab50_0;
S_0x5596dcd49fd0 .scope module, "sync_r2w" "sync_r2w" 4 16, 4 73 0, S_0x5596dcd2aef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "wq2_rptr";
    .port_info 1 /INPUT 5 "rptr";
    .port_info 2 /INPUT 1 "wclk";
    .port_info 3 /INPUT 1 "wrst_n";
P_0x5596dcd4a160 .param/l "ADDRSIZE" 0 4 73, +C4<00000000000000000000000000000100>;
v0x5596dcd4a220_0 .net "rptr", 4 0, v0x5596dcd49c70_0;  alias, 1 drivers
v0x5596dcd4a300_0 .net "wclk", 0 0, v0x5596dcd4eef0_0;  alias, 1 drivers
v0x5596dcd4a3d0_0 .var "wq1_rptr", 4 0;
v0x5596dcd4a4a0_0 .var "wq2_rptr", 4 0;
v0x5596dcd4a560_0 .net "wrst_n", 0 0, v0x5596dcd4ef90_0;  alias, 1 drivers
E_0x5596dccf89e0/0 .event negedge, v0x5596dcd4a560_0;
E_0x5596dccf89e0/1 .event posedge, v0x5596dcd485c0_0;
E_0x5596dccf89e0 .event/or E_0x5596dccf89e0/0, E_0x5596dccf89e0/1;
S_0x5596dcd4a6f0 .scope module, "sync_w2r" "sync_w2r" 4 19, 4 93 0, S_0x5596dcd2aef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "rq2_wptr";
    .port_info 1 /INPUT 5 "wptr";
    .port_info 2 /INPUT 1 "rclk";
    .port_info 3 /INPUT 1 "rrst_n";
P_0x5596dcd4a8d0 .param/l "ADDRSIZE" 0 4 93, +C4<00000000000000000000000000000100>;
v0x5596dcd4a9a0_0 .net "rclk", 0 0, v0x5596dcd4e950_0;  alias, 1 drivers
v0x5596dcd4aa90_0 .var "rq1_wptr", 4 0;
v0x5596dcd4ab50_0 .var "rq2_wptr", 4 0;
v0x5596dcd4ac50_0 .net "rrst_n", 0 0, v0x5596dcd4ea80_0;  alias, 1 drivers
v0x5596dcd4ad20_0 .net "wptr", 4 0, v0x5596dcd4c3b0_0;  alias, 1 drivers
S_0x5596dcd4ae90 .scope module, "wptr_full" "wptr_full" 4 32, 4 154 0, S_0x5596dcd2aef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "wfull";
    .port_info 1 /OUTPUT 4 "waddr";
    .port_info 2 /OUTPUT 5 "wptr";
    .port_info 3 /INPUT 5 "wq2_rptr";
    .port_info 4 /INPUT 1 "winc";
    .port_info 5 /INPUT 1 "wclk";
    .port_info 6 /INPUT 1 "wrst_n";
P_0x5596dcd4b0c0 .param/l "ADDRSIZE" 0 4 154, +C4<00000000000000000000000000000100>;
L_0x5596dcd50260 .functor NOT 5, L_0x5596dcd50130, C4<00000>, C4<00000>, C4<00000>;
L_0x5596dcd50320 .functor AND 5, L_0x5596dcd4fff0, L_0x5596dcd50260, C4<11111>, C4<11111>;
L_0x5596dcd504d0 .functor XOR 5, L_0x5596dcd50700, L_0x5596dcd50430, C4<00000>, C4<00000>;
L_0x5596dcd50970 .functor NOT 2, L_0x5596dcd508d0, C4<00>, C4<00>, C4<00>;
v0x5596dcd4b210_0 .net *"_ivl_10", 4 0, L_0x5596dcd50260;  1 drivers
v0x5596dcd4b310_0 .net *"_ivl_12", 4 0, L_0x5596dcd50320;  1 drivers
v0x5596dcd4b3f0_0 .net *"_ivl_16", 4 0, L_0x5596dcd50700;  1 drivers
v0x5596dcd4b4b0_0 .net *"_ivl_18", 3 0, L_0x5596dcd50610;  1 drivers
v0x5596dcd4b590_0 .net *"_ivl_2", 4 0, L_0x5596dcd4fff0;  1 drivers
L_0x7f78f9f051c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5596dcd4b6c0_0 .net *"_ivl_20", 0 0, L_0x7f78f9f051c8;  1 drivers
v0x5596dcd4b7a0_0 .net *"_ivl_25", 1 0, L_0x5596dcd508d0;  1 drivers
v0x5596dcd4b880_0 .net *"_ivl_26", 1 0, L_0x5596dcd50970;  1 drivers
v0x5596dcd4b960_0 .net *"_ivl_29", 2 0, L_0x5596dcd50a60;  1 drivers
v0x5596dcd4ba40_0 .net *"_ivl_30", 4 0, L_0x5596dcd50be0;  1 drivers
L_0x7f78f9f05138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5596dcd4bb20_0 .net *"_ivl_5", 3 0, L_0x7f78f9f05138;  1 drivers
v0x5596dcd4bc00_0 .net *"_ivl_6", 4 0, L_0x5596dcd50130;  1 drivers
L_0x7f78f9f05180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5596dcd4bce0_0 .net *"_ivl_9", 3 0, L_0x7f78f9f05180;  1 drivers
v0x5596dcd4bdc0_0 .net "waddr", 3 0, L_0x5596dcd4ff50;  alias, 1 drivers
v0x5596dcd4be80_0 .var "wbin", 4 0;
v0x5596dcd4bf40_0 .net "wbinnext", 4 0, L_0x5596dcd50430;  1 drivers
v0x5596dcd4c020_0 .net "wclk", 0 0, v0x5596dcd4eef0_0;  alias, 1 drivers
v0x5596dcd4c0c0_0 .var "wfull", 0 0;
v0x5596dcd4c160_0 .net "wfull_val", 0 0, L_0x5596dcd50cd0;  1 drivers
v0x5596dcd4c200_0 .net "wgraynext", 4 0, L_0x5596dcd504d0;  1 drivers
v0x5596dcd4c2e0_0 .net "winc", 0 0, L_0x5596dcd510a0;  alias, 1 drivers
v0x5596dcd4c3b0_0 .var "wptr", 4 0;
v0x5596dcd4c480_0 .net "wq2_rptr", 4 0, v0x5596dcd4a4a0_0;  alias, 1 drivers
v0x5596dcd4c550_0 .net "wrst_n", 0 0, v0x5596dcd4ef90_0;  alias, 1 drivers
L_0x5596dcd4ff50 .part v0x5596dcd4be80_0, 0, 4;
L_0x5596dcd4fff0 .concat [ 1 4 0 0], L_0x5596dcd510a0, L_0x7f78f9f05138;
L_0x5596dcd50130 .concat [ 1 4 0 0], v0x5596dcd4c0c0_0, L_0x7f78f9f05180;
L_0x5596dcd50430 .arith/sum 5, v0x5596dcd4be80_0, L_0x5596dcd50320;
L_0x5596dcd50610 .part L_0x5596dcd50430, 1, 4;
L_0x5596dcd50700 .concat [ 4 1 0 0], L_0x5596dcd50610, L_0x7f78f9f051c8;
L_0x5596dcd508d0 .part v0x5596dcd4a4a0_0, 3, 2;
L_0x5596dcd50a60 .part v0x5596dcd4a4a0_0, 0, 3;
L_0x5596dcd50be0 .concat [ 3 2 0 0], L_0x5596dcd50a60, L_0x5596dcd50970;
L_0x5596dcd50cd0 .cmp/eq 5, L_0x5596dcd504d0, L_0x5596dcd50be0;
S_0x5596dcd4e5f0 .scope task, "read" "read" 2 50, 2 50 0, S_0x5596dcd2bf00;
 .timescale 0 0;
E_0x5596dcd2e460 .event posedge, v0x5596dcd49890_0;
TD_axififotb.read ;
    %wait E_0x5596dcd2e460;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5596dcd4ee50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5596dcd4ed10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5596dcd4edb0_0, 0, 1;
    %delay 5, 0;
    %wait E_0x5596dcd2e460;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5596dcd4ed10_0, 0, 1;
    %end;
S_0x5596dcd4e7c0 .scope task, "write" "write" 2 22, 2 22 0, S_0x5596dcd2bf00;
 .timescale 0 0;
TD_axififotb.write ;
    %wait E_0x5596dccf9c90;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5596dcd4f3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5596dcd4f330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5596dcd4f290_0, 0, 1;
    %vpi_func 2 34 "$random" 32 {0 0 0};
    %store/vec4 v0x5596dcd4f150_0, 0, 32;
    %delay 5, 0;
    %wait E_0x5596dccf9c90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5596dcd4f330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5596dcd4f3d0_0, 0, 1;
    %end;
    .scope S_0x5596dcd49fd0;
T_2 ;
    %wait E_0x5596dccf89e0;
    %load/vec4 v0x5596dcd4a560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v0x5596dcd4a3d0_0, 0;
    %assign/vec4 v0x5596dcd4a4a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5596dcd4a3d0_0;
    %load/vec4 v0x5596dcd4a220_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v0x5596dcd4a3d0_0, 0;
    %assign/vec4 v0x5596dcd4a4a0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5596dcd4a6f0;
T_3 ;
    %wait E_0x5596dccfcdb0;
    %load/vec4 v0x5596dcd4ac50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v0x5596dcd4aa90_0, 0;
    %assign/vec4 v0x5596dcd4ab50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5596dcd4aa90_0;
    %load/vec4 v0x5596dcd4ad20_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v0x5596dcd4aa90_0, 0;
    %assign/vec4 v0x5596dcd4ab50_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5596dcd2b710;
T_4 ;
    %wait E_0x5596dccf9c90;
    %load/vec4 v0x5596dcd48680_0;
    %load/vec4 v0x5596dcd488b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5596dcd487d0_0;
    %load/vec4 v0x5596dcd23d00_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5596dccee230, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5596dcd48a50;
T_5 ;
    %wait E_0x5596dccfcdb0;
    %load/vec4 v0x5596dcd49e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v0x5596dcd49c70_0, 0;
    %assign/vec4 v0x5596dcd496f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5596dcd497b0_0;
    %load/vec4 v0x5596dcd49ad0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v0x5596dcd49c70_0, 0;
    %assign/vec4 v0x5596dcd496f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5596dcd48a50;
T_6 ;
    %wait E_0x5596dccfcdb0;
    %load/vec4 v0x5596dcd49e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5596dcd49950_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5596dcd49a10_0;
    %assign/vec4 v0x5596dcd49950_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5596dcd4ae90;
T_7 ;
    %wait E_0x5596dccf89e0;
    %load/vec4 v0x5596dcd4c550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 10;
    %split/vec4 5;
    %assign/vec4 v0x5596dcd4c3b0_0, 0;
    %assign/vec4 v0x5596dcd4be80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5596dcd4bf40_0;
    %load/vec4 v0x5596dcd4c200_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v0x5596dcd4c3b0_0, 0;
    %assign/vec4 v0x5596dcd4be80_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5596dcd4ae90;
T_8 ;
    %wait E_0x5596dccf89e0;
    %load/vec4 v0x5596dcd4c550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5596dcd4c0c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5596dcd4c160_0;
    %assign/vec4 v0x5596dcd4c0c0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5596dcd2bf00;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5596dcd4f330_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x5596dcd2bf00;
T_10 ;
    %vpi_call 2 10 "$dumpfile", "axi.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5596dcd2bf00;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5596dcd4eef0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5596dcd4f150_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5596dcd4ef90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5596dcd4eef0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5596dcd4eef0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5596dcd4ef90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5596dcd4e950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5596dcd4ea80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5596dcd4e950_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5596dcd4e950_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5596dcd4ea80_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x5596dcd2bf00;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5596dcd4eef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5596dcd4e950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5596dcd4f330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5596dcd4ed10_0, 0, 1;
T_12.0 ;
    %delay 5, 0;
    %load/vec4 v0x5596dcd4eef0_0;
    %inv;
    %store/vec4 v0x5596dcd4eef0_0, 0, 1;
    %delay 5, 0;
    %load/vec4 v0x5596dcd4e950_0;
    %inv;
    %store/vec4 v0x5596dcd4e950_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x5596dcd2bf00;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5596dcd4ef90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5596dcd4ef90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5596dcd4ea80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5596dcd4ea80_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %fork TD_axififotb.write, S_0x5596dcd4e7c0;
    %join;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5596dcd4f1f0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 4, 0, 32;
T_13.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.3, 5;
    %jmp/1 T_13.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %fork TD_axififotb.read, S_0x5596dcd4e5f0;
    %join;
    %jmp T_13.2;
T_13.3 ;
    %pop/vec4 1;
    %delay 100, 0;
    %vpi_call 2 115 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "axififotb.v";
    "axififo_wr.v";
    "axififo.v";
