TimeQuest Timing Analyzer report for projeto3sd
Wed Nov 21 16:25:41 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clkFPGA'
 12. Slow Model Setup: 'lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]'
 13. Slow Model Setup: 'PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]'
 14. Slow Model Setup: 'SCK'
 15. Slow Model Setup: 'lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]'
 16. Slow Model Hold: 'SCK'
 17. Slow Model Hold: 'PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]'
 18. Slow Model Hold: 'clkFPGA'
 19. Slow Model Hold: 'lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]'
 20. Slow Model Hold: 'lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]'
 21. Slow Model Recovery: 'clkFPGA'
 22. Slow Model Recovery: 'PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]'
 23. Slow Model Removal: 'PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]'
 24. Slow Model Removal: 'clkFPGA'
 25. Slow Model Minimum Pulse Width: 'lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]'
 26. Slow Model Minimum Pulse Width: 'lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]'
 27. Slow Model Minimum Pulse Width: 'clkFPGA'
 28. Slow Model Minimum Pulse Width: 'PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]'
 29. Slow Model Minimum Pulse Width: 'SCK'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Propagation Delay
 35. Minimum Propagation Delay
 36. Fast Model Setup Summary
 37. Fast Model Hold Summary
 38. Fast Model Recovery Summary
 39. Fast Model Removal Summary
 40. Fast Model Minimum Pulse Width Summary
 41. Fast Model Setup: 'clkFPGA'
 42. Fast Model Setup: 'lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]'
 43. Fast Model Setup: 'PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]'
 44. Fast Model Setup: 'SCK'
 45. Fast Model Setup: 'lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]'
 46. Fast Model Hold: 'SCK'
 47. Fast Model Hold: 'clkFPGA'
 48. Fast Model Hold: 'PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]'
 49. Fast Model Hold: 'lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]'
 50. Fast Model Hold: 'lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]'
 51. Fast Model Recovery: 'clkFPGA'
 52. Fast Model Recovery: 'PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]'
 53. Fast Model Removal: 'PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]'
 54. Fast Model Removal: 'clkFPGA'
 55. Fast Model Minimum Pulse Width: 'lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]'
 56. Fast Model Minimum Pulse Width: 'clkFPGA'
 57. Fast Model Minimum Pulse Width: 'SCK'
 58. Fast Model Minimum Pulse Width: 'lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]'
 59. Fast Model Minimum Pulse Width: 'PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Propagation Delay
 65. Minimum Propagation Delay
 66. Multicorner Timing Analysis Summary
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Progagation Delay
 72. Minimum Progagation Delay
 73. Setup Transfers
 74. Hold Transfers
 75. Recovery Transfers
 76. Removal Transfers
 77. Report TCCS
 78. Report RSKM
 79. Unconstrained Paths
 80. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; projeto3sd                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------+
; Clock Name                                                                                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                             ;
+-------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------+
; clkFPGA                                                                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clkFPGA }                                                                                         ;
; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] } ;
; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] }    ;
; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] }          ;
; SCK                                                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SCK }                                                                                             ;
+-------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                                ;
+------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                      ; Note                                                  ;
+------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+
; 167.84 MHz ; 133.8 MHz       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; limit due to high minimum pulse width violation (tch) ;
; 194.59 MHz ; 194.59 MHz      ; clkFPGA                                                                                         ;                                                       ;
; 337.61 MHz ; 337.61 MHz      ; SCK                                                                                             ;                                                       ;
; 581.06 MHz ; 238.1 MHz       ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; limit due to low minimum pulse width violation (tcl)  ;
+------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                 ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; clkFPGA                                                                                         ; -7.194 ; -355.823      ;
; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; -4.958 ; -34.706       ;
; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; -4.009 ; -43.582       ;
; SCK                                                                                             ; -1.962 ; -12.241       ;
; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; -0.721 ; -0.721        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                  ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; SCK                                                                                             ; -4.491 ; -44.710       ;
; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; -2.265 ; -29.212       ;
; clkFPGA                                                                                         ; -2.117 ; -45.642       ;
; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; -1.916 ; -13.156       ;
; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; -0.709 ; -0.709        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                                                     ;
+----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                  ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------+--------+---------------+
; clkFPGA                                                                                ; -7.290 ; -170.453      ;
; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; -4.755 ; -120.245      ;
+----------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                                                     ;
+----------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                  ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------+-------+---------------+
; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.680 ; 0.000         ;
; clkFPGA                                                                                ; 4.063 ; 0.000         ;
+----------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                   ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; -3.237 ; -90.058       ;
; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; -1.600 ; -5.600        ;
; clkFPGA                                                                                         ; -1.423 ; -121.454      ;
; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; -1.328 ; -88.080       ;
; SCK                                                                                             ; -1.222 ; -21.222       ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clkFPGA'                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                          ; Launch Clock                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -7.194 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.532     ; 3.698      ;
; -7.073 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.532     ; 3.577      ;
; -6.999 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.741      ;
; -6.999 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.741      ;
; -6.999 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.741      ;
; -6.999 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.741      ;
; -6.999 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.741      ;
; -6.999 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.741      ;
; -6.999 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.741      ;
; -6.999 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.741      ;
; -6.999 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.741      ;
; -6.999 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.741      ;
; -6.999 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.741      ;
; -6.999 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.741      ;
; -6.997 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.452      ;
; -6.997 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.452      ;
; -6.997 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.452      ;
; -6.997 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.452      ;
; -6.997 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.452      ;
; -6.997 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.452      ;
; -6.997 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.452      ;
; -6.997 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.452      ;
; -6.997 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.452      ;
; -6.997 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.452      ;
; -6.997 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.452      ;
; -6.969 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.532     ; 3.473      ;
; -6.878 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.620      ;
; -6.878 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.620      ;
; -6.878 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.620      ;
; -6.878 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.620      ;
; -6.878 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.620      ;
; -6.878 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.620      ;
; -6.878 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.620      ;
; -6.878 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.620      ;
; -6.878 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.620      ;
; -6.878 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.620      ;
; -6.878 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.620      ;
; -6.878 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.620      ;
; -6.876 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.331      ;
; -6.876 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.331      ;
; -6.876 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.331      ;
; -6.876 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.331      ;
; -6.876 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.331      ;
; -6.876 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.331      ;
; -6.876 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.331      ;
; -6.876 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.331      ;
; -6.876 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.331      ;
; -6.876 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.331      ;
; -6.876 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.331      ;
; -6.872 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.532     ; 3.376      ;
; -6.817 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.532     ; 3.321      ;
; -6.774 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.516      ;
; -6.774 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.516      ;
; -6.774 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.516      ;
; -6.774 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.516      ;
; -6.774 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.516      ;
; -6.774 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.516      ;
; -6.774 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.516      ;
; -6.774 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.516      ;
; -6.774 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.516      ;
; -6.774 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.516      ;
; -6.774 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.516      ;
; -6.774 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.516      ;
; -6.772 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.227      ;
; -6.772 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.227      ;
; -6.772 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.227      ;
; -6.772 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.227      ;
; -6.772 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.227      ;
; -6.772 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.227      ;
; -6.772 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.227      ;
; -6.772 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.227      ;
; -6.772 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.227      ;
; -6.772 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.227      ;
; -6.772 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.227      ;
; -6.711 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.532     ; 3.215      ;
; -6.685 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.532     ; 3.189      ;
; -6.677 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.419      ;
; -6.677 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.419      ;
; -6.677 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.419      ;
; -6.677 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.419      ;
; -6.677 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.419      ;
; -6.677 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.419      ;
; -6.677 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.419      ;
; -6.677 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.419      ;
; -6.677 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.419      ;
; -6.677 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.419      ;
; -6.677 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.419      ;
; -6.677 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.419      ;
; -6.675 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.130      ;
; -6.675 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.130      ;
; -6.675 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.130      ;
; -6.675 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.130      ;
; -6.675 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.130      ;
; -6.675 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.130      ;
; -6.675 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.130      ;
; -6.675 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.130      ;
; -6.675 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.130      ;
; -6.675 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.130      ;
; -6.675 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.130      ;
; -6.622 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.364      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]'                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                  ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.958 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 3.257      ;
; -4.958 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 3.257      ;
; -4.958 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 3.257      ;
; -4.958 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 3.257      ;
; -4.958 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 3.257      ;
; -4.958 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 3.257      ;
; -4.958 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 3.257      ;
; -4.837 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 3.136      ;
; -4.837 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 3.136      ;
; -4.837 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 3.136      ;
; -4.837 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 3.136      ;
; -4.837 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 3.136      ;
; -4.837 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 3.136      ;
; -4.837 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 3.136      ;
; -4.733 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 3.032      ;
; -4.733 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 3.032      ;
; -4.733 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 3.032      ;
; -4.733 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 3.032      ;
; -4.733 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 3.032      ;
; -4.733 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 3.032      ;
; -4.733 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 3.032      ;
; -4.636 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.935      ;
; -4.636 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.935      ;
; -4.636 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.935      ;
; -4.636 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.935      ;
; -4.636 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.935      ;
; -4.636 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.935      ;
; -4.636 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.935      ;
; -4.581 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.880      ;
; -4.581 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.880      ;
; -4.581 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.880      ;
; -4.581 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.880      ;
; -4.581 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.880      ;
; -4.581 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.880      ;
; -4.581 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.880      ;
; -4.475 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.774      ;
; -4.475 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.774      ;
; -4.475 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.774      ;
; -4.475 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.774      ;
; -4.475 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.774      ;
; -4.475 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.774      ;
; -4.475 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.774      ;
; -4.449 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.748      ;
; -4.449 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.748      ;
; -4.449 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.748      ;
; -4.449 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.748      ;
; -4.449 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.748      ;
; -4.449 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.748      ;
; -4.449 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -2.737     ; 2.748      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]'                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                ; Launch Clock                                                                                    ; Latch Clock                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.009 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.028      ;
; -3.938 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.957      ;
; -3.929 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.948      ;
; -3.907 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.926      ;
; -3.867 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.886      ;
; -3.858 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.877      ;
; -3.836 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.855      ;
; -3.787 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.806      ;
; -3.765 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.784      ;
; -3.708 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.727      ;
; -3.704 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.723      ;
; -3.644 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.663      ;
; -3.637 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.656      ;
; -3.633 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.652      ;
; -3.628 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.647      ;
; -3.606 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.625      ;
; -3.573 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.592      ;
; -3.566 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.585      ;
; -3.562 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.581      ;
; -3.557 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.576      ;
; -3.535 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.554      ;
; -3.502 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.521      ;
; -3.495 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.514      ;
; -3.486 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.505      ;
; -3.464 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.483      ;
; -3.415 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.434      ;
; -3.403 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.422      ;
; -3.393 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.412      ;
; -3.344 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.363      ;
; -3.332 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.351      ;
; -3.322 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.341      ;
; -3.317 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.336      ;
; -3.261 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.280      ;
; -3.246 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.265      ;
; -3.203 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.222      ;
; -3.190 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.209      ;
; -3.176 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.195      ;
; -3.175 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.194      ;
; -3.169 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.188      ;
; -3.132 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.151      ;
; -3.109 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.128      ;
; -3.061 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.080      ;
; -3.026 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 2.045      ;
; -2.961 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 1.980      ;
; -2.939 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 1.958      ;
; -2.937 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 1.956      ;
; -2.902 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 1.921      ;
; -2.866 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 1.885      ;
; -2.804 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 1.823      ;
; -2.802 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 1.821      ;
; -2.796 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 1.815      ;
; -2.795 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 1.814      ;
; -2.731 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 1.750      ;
; -2.725 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 1.744      ;
; -2.724 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 1.743      ;
; -2.660 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 1.679      ;
; -2.654 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 1.673      ;
; -2.622 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 1.641      ;
; -2.359 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.016     ; 1.379      ;
; -2.353 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 1.372      ;
; -2.337 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 1.356      ;
; -2.277 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 1.296      ;
; -2.267 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 1.286      ;
; -2.191 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 1.210      ;
; 0.015  ; lpm_ff:inst43|dffs[0]                                                                    ; lpm_ff:inst12|dffs[12] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.533      ;
; 0.086  ; lpm_ff:inst43|dffs[0]                                                                    ; lpm_ff:inst12|dffs[11] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.462      ;
; 0.157  ; lpm_ff:inst43|dffs[0]                                                                    ; lpm_ff:inst12|dffs[10] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.391      ;
; 0.159  ; lpm_ff:inst43|dffs[2]                                                                    ; lpm_ff:inst12|dffs[12] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.389      ;
; 0.230  ; lpm_ff:inst43|dffs[2]                                                                    ; lpm_ff:inst12|dffs[11] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.318      ;
; 0.240  ; lpm_ff:inst45|dffs[0]                                                                    ; lpm_ff:inst12|dffs[12] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.308      ;
; 0.259  ; lpm_ff:inst45|dffs[3]                                                                    ; lpm_ff:inst12|dffs[12] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.289      ;
; 0.269  ; lpm_ff:inst43|dffs[1]                                                                    ; lpm_ff:inst12|dffs[12] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.279      ;
; 0.301  ; lpm_ff:inst45|dffs[4]                                                                    ; lpm_ff:inst12|dffs[12] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.247      ;
; 0.301  ; lpm_ff:inst43|dffs[2]                                                                    ; lpm_ff:inst12|dffs[10] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.247      ;
; 0.311  ; lpm_ff:inst45|dffs[0]                                                                    ; lpm_ff:inst12|dffs[11] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.237      ;
; 0.316  ; lpm_ff:inst43|dffs[0]                                                                    ; lpm_ff:inst12|dffs[9]  ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.232      ;
; 0.319  ; lpm_ff:inst45|dffs[1]                                                                    ; lpm_ff:inst12|dffs[12] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.229      ;
; 0.330  ; lpm_ff:inst45|dffs[3]                                                                    ; lpm_ff:inst12|dffs[11] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.218      ;
; 0.340  ; lpm_ff:inst43|dffs[1]                                                                    ; lpm_ff:inst12|dffs[11] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.208      ;
; 0.372  ; lpm_ff:inst45|dffs[4]                                                                    ; lpm_ff:inst12|dffs[11] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.176      ;
; 0.382  ; lpm_ff:inst45|dffs[0]                                                                    ; lpm_ff:inst12|dffs[10] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.166      ;
; 0.384  ; lpm_ff:inst45|dffs[2]                                                                    ; lpm_ff:inst12|dffs[12] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.164      ;
; 0.387  ; lpm_ff:inst43|dffs[0]                                                                    ; lpm_ff:inst12|dffs[8]  ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.161      ;
; 0.390  ; lpm_ff:inst45|dffs[1]                                                                    ; lpm_ff:inst12|dffs[11] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.158      ;
; 0.396  ; lpm_ff:inst43|dffs[6]                                                                    ; lpm_ff:inst12|dffs[12] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.152      ;
; 0.401  ; lpm_ff:inst45|dffs[3]                                                                    ; lpm_ff:inst12|dffs[10] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.147      ;
; 0.410  ; lpm_ff:inst43|dffs[3]                                                                    ; lpm_ff:inst12|dffs[12] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.138      ;
; 0.411  ; lpm_ff:inst43|dffs[1]                                                                    ; lpm_ff:inst12|dffs[10] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.137      ;
; 0.443  ; lpm_ff:inst45|dffs[4]                                                                    ; lpm_ff:inst12|dffs[10] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.105      ;
; 0.455  ; lpm_ff:inst45|dffs[2]                                                                    ; lpm_ff:inst12|dffs[11] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.093      ;
; 0.458  ; lpm_ff:inst43|dffs[0]                                                                    ; lpm_ff:inst12|dffs[7]  ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.090      ;
; 0.460  ; lpm_ff:inst43|dffs[2]                                                                    ; lpm_ff:inst12|dffs[9]  ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.088      ;
; 0.461  ; lpm_ff:inst45|dffs[1]                                                                    ; lpm_ff:inst12|dffs[10] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.087      ;
; 0.467  ; lpm_ff:inst43|dffs[6]                                                                    ; lpm_ff:inst12|dffs[11] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.081      ;
; 0.481  ; lpm_ff:inst43|dffs[3]                                                                    ; lpm_ff:inst12|dffs[11] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.067      ;
; 0.520  ; lpm_ff:inst43|dffs[4]                                                                    ; lpm_ff:inst12|dffs[12] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.028      ;
; 0.526  ; lpm_ff:inst45|dffs[2]                                                                    ; lpm_ff:inst12|dffs[10] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.022      ;
; 0.529  ; lpm_ff:inst43|dffs[0]                                                                    ; lpm_ff:inst12|dffs[6]  ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.019      ;
; 0.531  ; lpm_ff:inst43|dffs[2]                                                                    ; lpm_ff:inst12|dffs[8]  ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.017      ;
; 0.541  ; lpm_ff:inst45|dffs[0]                                                                    ; lpm_ff:inst12|dffs[9]  ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 2.512      ; 3.007      ;
+--------+------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SCK'                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.962 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 2.998      ;
; -1.962 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 2.998      ;
; -1.962 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 2.998      ;
; -1.962 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 2.998      ;
; -1.838 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 2.874      ;
; -1.838 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 2.874      ;
; -1.838 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 2.874      ;
; -1.838 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 2.874      ;
; -1.728 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 2.764      ;
; -1.728 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 2.764      ;
; -1.728 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 2.764      ;
; -1.728 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 2.764      ;
; -0.625 ; lpm_ff:inst12|dffs[10]                                                                       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; 0.500        ; -0.235     ; 0.926      ;
; -0.623 ; lpm_ff:inst12|dffs[6]                                                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; 0.500        ; -0.235     ; 0.924      ;
; -0.622 ; lpm_ff:inst12|dffs[9]                                                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; 0.500        ; -0.235     ; 0.923      ;
; -0.579 ; lpm_ff:inst12|dffs[12]                                                                       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; 0.500        ; -0.011     ; 1.104      ;
; -0.498 ; lpm_ff:inst12|dffs[5]                                                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; 0.500        ; -0.235     ; 0.799      ;
; -0.496 ; lpm_ff:inst12|dffs[7]                                                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; 0.500        ; -0.235     ; 0.797      ;
; -0.496 ; lpm_ff:inst12|dffs[8]                                                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; 0.500        ; -0.235     ; 0.797      ;
; -0.466 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 2.161      ; 3.163      ;
; -0.465 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 2.161      ; 3.162      ;
; -0.465 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 2.161      ; 3.162      ;
; -0.454 ; lpm_ff:inst12|dffs[11]                                                                       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; 0.500        ; -0.011     ; 0.979      ;
; -0.353 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 2.161      ; 3.050      ;
; -0.352 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 2.161      ; 3.049      ;
; -0.352 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 2.161      ; 3.049      ;
; -0.342 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 2.161      ; 3.039      ;
; -0.341 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 2.161      ; 3.038      ;
; -0.341 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 2.161      ; 3.038      ;
; -0.233 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 2.385      ; 3.154      ;
; -0.232 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 2.161      ; 2.929      ;
; -0.231 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 2.161      ; 2.928      ;
; -0.231 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 2.161      ; 2.928      ;
; -0.229 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 2.161      ; 2.926      ;
; -0.228 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 2.161      ; 2.925      ;
; -0.228 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 2.161      ; 2.925      ;
; -0.119 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 2.161      ; 2.816      ;
; -0.118 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 2.161      ; 2.815      ;
; -0.118 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 2.161      ; 2.815      ;
; -0.113 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 2.385      ; 3.034      ;
; -0.109 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 2.385      ; 3.030      ;
; -0.058 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 1.094      ;
; -0.030 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 1.066      ;
; -0.030 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 1.066      ;
; -0.030 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 1.066      ;
; -0.023 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 1.059      ;
; -0.021 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 1.057      ;
; -0.012 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.224      ; 1.272      ;
; 0.001  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 2.385      ; 2.920      ;
; 0.011  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 2.385      ; 2.910      ;
; 0.121  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 2.385      ; 2.800      ;
; 0.239  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 0.797      ;
; 0.239  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 0.797      ;
; 0.241  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 0.795      ;
; 0.244  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 0.792      ;
; 0.244  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 0.792      ;
; 0.246  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 0.790      ;
; 0.247  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 0.789      ;
; 1.312  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.500        ; 3.626      ; 3.100      ;
; 1.312  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.500        ; 3.626      ; 3.100      ;
; 1.312  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.500        ; 3.626      ; 3.100      ;
; 1.312  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.500        ; 3.626      ; 3.100      ;
; 1.812  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 1.000        ; 3.626      ; 3.100      ;
; 1.812  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 1.000        ; 3.626      ; 3.100      ;
; 1.812  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 1.000        ; 3.626      ; 3.100      ;
; 1.812  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 1.000        ; 3.626      ; 3.100      ;
; 3.308  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.500        ; 5.787      ; 3.265      ;
; 3.309  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.500        ; 5.787      ; 3.264      ;
; 3.309  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.500        ; 5.787      ; 3.264      ;
; 3.421  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.500        ; 5.787      ; 3.152      ;
; 3.422  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.500        ; 5.787      ; 3.151      ;
; 3.422  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.500        ; 5.787      ; 3.151      ;
; 3.541  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.500        ; 6.011      ; 3.256      ;
; 3.661  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.500        ; 6.011      ; 3.136      ;
; 3.808  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 1.000        ; 5.787      ; 3.265      ;
; 3.809  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 1.000        ; 5.787      ; 3.264      ;
; 3.809  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 1.000        ; 5.787      ; 3.264      ;
; 3.921  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 1.000        ; 5.787      ; 3.152      ;
; 3.922  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 1.000        ; 5.787      ; 3.151      ;
; 3.922  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 1.000        ; 5.787      ; 3.151      ;
; 4.041  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 1.000        ; 6.011      ; 3.256      ;
; 4.161  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 1.000        ; 6.011      ; 3.136      ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]'                                                                                                                                                    ;
+--------+-----------+---------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.721 ; inst41    ; inst41  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; 1.000        ; -1.100     ; 0.657      ;
+--------+-----------+---------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SCK'                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.491 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.000        ; 6.011      ; 2.036      ;
; -4.371 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.000        ; 6.011      ; 2.156      ;
; -4.252 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.000        ; 5.787      ; 2.051      ;
; -4.252 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.000        ; 5.787      ; 2.051      ;
; -4.251 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.000        ; 5.787      ; 2.052      ;
; -4.139 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.000        ; 5.787      ; 2.164      ;
; -4.139 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.000        ; 5.787      ; 2.164      ;
; -4.138 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.000        ; 5.787      ; 2.165      ;
; -3.991 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; -0.500       ; 6.011      ; 2.036      ;
; -3.871 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; -0.500       ; 6.011      ; 2.156      ;
; -3.752 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; -0.500       ; 5.787      ; 2.051      ;
; -3.752 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; -0.500       ; 5.787      ; 2.051      ;
; -3.751 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; -0.500       ; 5.787      ; 2.052      ;
; -3.639 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; -0.500       ; 5.787      ; 2.164      ;
; -3.639 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; -0.500       ; 5.787      ; 2.164      ;
; -3.638 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; -0.500       ; 5.787      ; 2.165      ;
; -3.086 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.000        ; 3.626      ; 1.056      ;
; -2.660 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.000        ; 3.626      ; 1.482      ;
; -2.586 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; -0.500       ; 3.626      ; 1.056      ;
; -2.501 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.000        ; 3.626      ; 1.641      ;
; -2.430 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.000        ; 3.626      ; 1.712      ;
; -2.160 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; -0.500       ; 3.626      ; 1.482      ;
; -2.001 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; -0.500       ; 3.626      ; 1.641      ;
; -1.930 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; -0.500       ; 3.626      ; 1.712      ;
; 0.018  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 2.385      ; 2.169      ;
; 0.112  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 2.385      ; 2.263      ;
; 0.138  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 2.385      ; 2.289      ;
; 0.158  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 2.385      ; 2.309      ;
; 0.232  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 2.385      ; 2.383      ;
; 0.257  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 2.161      ; 2.184      ;
; 0.257  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 2.161      ; 2.184      ;
; 0.258  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 2.161      ; 2.185      ;
; 0.278  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 2.385      ; 2.429      ;
; 0.351  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 2.161      ; 2.278      ;
; 0.351  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 2.161      ; 2.278      ;
; 0.352  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 2.161      ; 2.279      ;
; 0.370  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 2.161      ; 2.297      ;
; 0.370  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 2.161      ; 2.297      ;
; 0.371  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 2.161      ; 2.298      ;
; 0.396  ; lpm_ff:inst12|dffs[11]                                                                       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; -0.500       ; 0.817      ; 0.979      ;
; 0.397  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 2.161      ; 2.324      ;
; 0.397  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 2.161      ; 2.324      ;
; 0.398  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 2.161      ; 2.325      ;
; 0.438  ; lpm_ff:inst12|dffs[7]                                                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; -0.500       ; 0.593      ; 0.797      ;
; 0.438  ; lpm_ff:inst12|dffs[8]                                                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; -0.500       ; 0.593      ; 0.797      ;
; 0.440  ; lpm_ff:inst12|dffs[5]                                                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; -0.500       ; 0.593      ; 0.799      ;
; 0.464  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 2.161      ; 2.391      ;
; 0.464  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 2.161      ; 2.391      ;
; 0.465  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 2.161      ; 2.392      ;
; 0.510  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 2.161      ; 2.437      ;
; 0.510  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 2.161      ; 2.437      ;
; 0.511  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 2.161      ; 2.438      ;
; 0.521  ; lpm_ff:inst12|dffs[12]                                                                       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; -0.500       ; 0.817      ; 1.104      ;
; 0.523  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 0.789      ;
; 0.524  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 0.790      ;
; 0.526  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 0.792      ;
; 0.526  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 0.792      ;
; 0.529  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 0.795      ;
; 0.531  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 0.797      ;
; 0.531  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 0.797      ;
; 0.564  ; lpm_ff:inst12|dffs[9]                                                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; -0.500       ; 0.593      ; 0.923      ;
; 0.565  ; lpm_ff:inst12|dffs[6]                                                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; -0.500       ; 0.593      ; 0.924      ;
; 0.567  ; lpm_ff:inst12|dffs[10]                                                                       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; -0.500       ; 0.593      ; 0.926      ;
; 0.782  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.224      ; 1.272      ;
; 0.791  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 1.057      ;
; 0.793  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.798  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 1.064      ;
; 0.798  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 1.064      ;
; 0.800  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 1.066      ;
; 0.800  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 1.066      ;
; 0.800  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 1.066      ;
; 0.809  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 1.075      ;
; 0.828  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 1.094      ;
; 1.220  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 1.486      ;
; 1.273  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 1.539      ;
; 1.344  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 1.610      ;
; 1.867  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 2.133      ;
; 1.961  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 2.227      ;
; 1.961  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 2.227      ;
; 1.961  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 2.227      ;
; 2.007  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 2.273      ;
; 2.007  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 2.273      ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]'                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------+------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                ; Launch Clock ; Latch Clock                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.265 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[1]  ; lpm_ff:inst12|dffs[1]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.300      ; 1.301      ;
; -2.260 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[0]  ; lpm_ff:inst12|dffs[0]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.300      ; 1.306      ;
; -2.254 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[2]  ; lpm_ff:inst12|dffs[2]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.300      ; 1.312      ;
; -1.852 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[3]  ; lpm_ff:inst12|dffs[3]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 1.718      ;
; -1.841 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[4]  ; lpm_ff:inst12|dffs[4]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 1.729      ;
; -1.825 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[7]  ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 1.745      ;
; -1.820 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[6]  ; lpm_ff:inst12|dffs[6]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 1.750      ;
; -1.818 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[11] ; lpm_ff:inst12|dffs[11] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 1.752      ;
; -1.812 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[5]  ; lpm_ff:inst12|dffs[5]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 1.758      ;
; -1.811 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[9]  ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 1.759      ;
; -1.804 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[10] ; lpm_ff:inst12|dffs[10] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 1.766      ;
; -1.795 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[8]  ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 1.775      ;
; -1.792 ; lpm_ff:inst43|dffs[7]                                                                ; lpm_ff:inst12|dffs[10] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 1.814      ;
; -1.698 ; lpm_ff:inst45|dffs[7]                                                                ; lpm_ff:inst12|dffs[10] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 1.908      ;
; -1.692 ; lpm_ff:inst45|dffs[2]                                                                ; lpm_ff:inst12|dffs[5]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 1.914      ;
; -1.670 ; lpm_ff:inst45|dffs[0]                                                                ; lpm_ff:inst12|dffs[3]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 1.936      ;
; -1.661 ; lpm_ff:inst45|dffs[1]                                                                ; lpm_ff:inst12|dffs[4]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 1.945      ;
; -1.656 ; lpm_ff:inst43|dffs[3]                                                                ; lpm_ff:inst12|dffs[6]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 1.950      ;
; -1.651 ; lpm_ff:inst43|dffs[5]                                                                ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 1.955      ;
; -1.648 ; lpm_ff:inst43|dffs[4]                                                                ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 1.958      ;
; -1.625 ; lpm_ff:inst45|dffs[6]                                                                ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 1.981      ;
; -1.620 ; lpm_ff:inst45|dffs[5]                                                                ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 1.986      ;
; -1.610 ; lpm_ff:inst43|dffs[1]                                                                ; lpm_ff:inst12|dffs[4]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 1.996      ;
; -1.506 ; lpm_ff:inst45|dffs[3]                                                                ; lpm_ff:inst12|dffs[6]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.100      ;
; -1.470 ; lpm_ff:inst43|dffs[2]                                                                ; lpm_ff:inst12|dffs[5]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.136      ;
; -1.469 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[3]  ; lpm_ff:inst12|dffs[4]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.101      ;
; -1.454 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[4]  ; lpm_ff:inst12|dffs[5]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.116      ;
; -1.449 ; lpm_ff:inst43|dffs[0]                                                                ; lpm_ff:inst12|dffs[3]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.157      ;
; -1.442 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[7]  ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.128      ;
; -1.435 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[11] ; lpm_ff:inst12|dffs[12] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.135      ;
; -1.434 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[6]  ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.136      ;
; -1.432 ; lpm_ff:inst45|dffs[4]                                                                ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.174      ;
; -1.426 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[5]  ; lpm_ff:inst12|dffs[6]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.144      ;
; -1.417 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[10] ; lpm_ff:inst12|dffs[11] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.153      ;
; -1.408 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[8]  ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.162      ;
; -1.406 ; lpm_ff:inst43|dffs[7]                                                                ; lpm_ff:inst12|dffs[11] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.200      ;
; -1.398 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[3]  ; lpm_ff:inst12|dffs[5]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.172      ;
; -1.383 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[4]  ; lpm_ff:inst12|dffs[6]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.187      ;
; -1.371 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[7]  ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.199      ;
; -1.363 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[6]  ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.207      ;
; -1.355 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[5]  ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.215      ;
; -1.346 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[10] ; lpm_ff:inst12|dffs[12] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.224      ;
; -1.336 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[9]  ; lpm_ff:inst12|dffs[10] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.234      ;
; -1.335 ; lpm_ff:inst43|dffs[7]                                                                ; lpm_ff:inst12|dffs[12] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.271      ;
; -1.327 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[3]  ; lpm_ff:inst12|dffs[6]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.243      ;
; -1.315 ; lpm_ff:inst45|dffs[1]                                                                ; lpm_ff:inst12|dffs[5]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.291      ;
; -1.315 ; lpm_ff:inst45|dffs[2]                                                                ; lpm_ff:inst12|dffs[6]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.291      ;
; -1.312 ; lpm_ff:inst45|dffs[7]                                                                ; lpm_ff:inst12|dffs[11] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.294      ;
; -1.312 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[4]  ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.258      ;
; -1.292 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[6]  ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.278      ;
; -1.284 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[5]  ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.286      ;
; -1.283 ; lpm_ff:inst45|dffs[0]                                                                ; lpm_ff:inst12|dffs[4]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.323      ;
; -1.279 ; lpm_ff:inst45|dffs[6]                                                                ; lpm_ff:inst12|dffs[10] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.327      ;
; -1.269 ; lpm_ff:inst43|dffs[5]                                                                ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.337      ;
; -1.269 ; lpm_ff:inst43|dffs[3]                                                                ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.337      ;
; -1.265 ; lpm_ff:inst43|dffs[4]                                                                ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.341      ;
; -1.265 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[9]  ; lpm_ff:inst12|dffs[11] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.305      ;
; -1.265 ; lpm_ff:inst43|dffs[1]                                                                ; lpm_ff:inst12|dffs[5]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.341      ;
; -1.256 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[3]  ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.314      ;
; -1.254 ; lpm_ff:inst43|dffs[6]                                                                ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.352      ;
; -1.250 ; lpm_ff:inst45|dffs[1]                                                                ; lpm_ff:inst12|dffs[6]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.356      ;
; -1.249 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[8]  ; lpm_ff:inst12|dffs[10] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.321      ;
; -1.241 ; lpm_ff:inst45|dffs[7]                                                                ; lpm_ff:inst12|dffs[12] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.365      ;
; -1.241 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[4]  ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.329      ;
; -1.239 ; lpm_ff:inst45|dffs[0]                                                                ; lpm_ff:inst12|dffs[5]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.367      ;
; -1.239 ; lpm_ff:inst45|dffs[5]                                                                ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.367      ;
; -1.238 ; lpm_ff:inst45|dffs[2]                                                                ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.368      ;
; -1.238 ; lpm_ff:inst43|dffs[5]                                                                ; lpm_ff:inst12|dffs[10] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.368      ;
; -1.213 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[5]  ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.357      ;
; -1.212 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[7]  ; lpm_ff:inst12|dffs[10] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.358      ;
; -1.208 ; lpm_ff:inst45|dffs[5]                                                                ; lpm_ff:inst12|dffs[10] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.398      ;
; -1.200 ; lpm_ff:inst43|dffs[1]                                                                ; lpm_ff:inst12|dffs[6]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.406      ;
; -1.199 ; lpm_ff:inst43|dffs[4]                                                                ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.407      ;
; -1.198 ; lpm_ff:inst43|dffs[3]                                                                ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.408      ;
; -1.194 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[9]  ; lpm_ff:inst12|dffs[12] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.376      ;
; -1.185 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[3]  ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.385      ;
; -1.178 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[8]  ; lpm_ff:inst12|dffs[11] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.392      ;
; -1.174 ; lpm_ff:inst45|dffs[0]                                                                ; lpm_ff:inst12|dffs[6]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.432      ;
; -1.170 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[4]  ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.400      ;
; -1.168 ; lpm_ff:inst43|dffs[4]                                                                ; lpm_ff:inst12|dffs[10] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.438      ;
; -1.167 ; lpm_ff:inst45|dffs[2]                                                                ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.439      ;
; -1.141 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[7]  ; lpm_ff:inst12|dffs[11] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.429      ;
; -1.135 ; lpm_ff:inst45|dffs[1]                                                                ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.471      ;
; -1.133 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[6]  ; lpm_ff:inst12|dffs[10] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.437      ;
; -1.127 ; lpm_ff:inst43|dffs[3]                                                                ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.479      ;
; -1.119 ; lpm_ff:inst45|dffs[3]                                                                ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.487      ;
; -1.114 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[3]  ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.456      ;
; -1.107 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[8]  ; lpm_ff:inst12|dffs[12] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.463      ;
; -1.096 ; lpm_ff:inst45|dffs[2]                                                                ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.510      ;
; -1.090 ; lpm_ff:inst43|dffs[2]                                                                ; lpm_ff:inst12|dffs[6]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.516      ;
; -1.085 ; lpm_ff:inst43|dffs[1]                                                                ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.521      ;
; -1.078 ; lpm_ff:inst45|dffs[6]                                                                ; lpm_ff:inst12|dffs[11] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.528      ;
; -1.070 ; lpm_ff:inst45|dffs[0]                                                                ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.536      ;
; -1.070 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[7]  ; lpm_ff:inst12|dffs[12] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.500      ;
; -1.064 ; lpm_ff:inst45|dffs[1]                                                                ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.542      ;
; -1.062 ; lpm_ff:inst43|dffs[0]                                                                ; lpm_ff:inst12|dffs[4]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.544      ;
; -1.062 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[6]  ; lpm_ff:inst12|dffs[11] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.508      ;
; -1.058 ; lpm_ff:inst43|dffs[3]                                                                ; lpm_ff:inst12|dffs[10] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.548      ;
; -1.054 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[5]  ; lpm_ff:inst12|dffs[10] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.304      ; 2.516      ;
; -1.048 ; lpm_ff:inst45|dffs[3]                                                                ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 3.340      ; 2.558      ;
+--------+--------------------------------------------------------------------------------------+------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clkFPGA'                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                          ; Launch Clock                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.117 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; 0.000        ; 2.676      ; 1.075      ;
; -1.954 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[1]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; 0.000        ; 2.896      ; 1.458      ;
; -1.883 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[2]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; 0.000        ; 2.896      ; 1.529      ;
; -1.812 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[3]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; 0.000        ; 2.896      ; 1.600      ;
; -1.741 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[4]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; 0.000        ; 2.896      ; 1.671      ;
; -1.670 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[5]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; 0.000        ; 2.896      ; 1.742      ;
; -1.617 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; -0.500       ; 2.676      ; 1.075      ;
; -1.599 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[6]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; 0.000        ; 2.896      ; 1.813      ;
; -1.513 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.626      ; 1.629      ;
; -1.454 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[1]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; -0.500       ; 2.896      ; 1.458      ;
; -1.442 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.626      ; 1.700      ;
; -1.440 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[7]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; 0.000        ; 2.896      ; 1.972      ;
; -1.383 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[2]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; -0.500       ; 2.896      ; 1.529      ;
; -1.371 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.626      ; 1.771      ;
; -1.369 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[8]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; 0.000        ; 2.896      ; 2.043      ;
; -1.312 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[3]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; -0.500       ; 2.896      ; 1.600      ;
; -1.298 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[9]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; 0.000        ; 2.896      ; 2.114      ;
; -1.241 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[4]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; -0.500       ; 2.896      ; 1.671      ;
; -1.227 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[10]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; 0.000        ; 2.896      ; 2.185      ;
; -1.212 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.626      ; 1.930      ;
; -1.170 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[5]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; -0.500       ; 2.896      ; 1.742      ;
; -1.156 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[11]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; 0.000        ; 2.896      ; 2.256      ;
; -1.141 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.626      ; 2.001      ;
; -1.099 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[6]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; -0.500       ; 2.896      ; 1.813      ;
; -1.085 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[12]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; 0.000        ; 2.896      ; 2.327      ;
; -1.078 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.675      ; 2.113      ;
; -1.070 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.626      ; 2.072      ;
; -1.013 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.626      ; 1.629      ;
; -0.999 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.626      ; 2.143      ;
; -0.942 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.626      ; 1.700      ;
; -0.940 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[7]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; -0.500       ; 2.896      ; 1.972      ;
; -0.928 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.626      ; 2.214      ;
; -0.871 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.626      ; 1.771      ;
; -0.869 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[8]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; -0.500       ; 2.896      ; 2.043      ;
; -0.857 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.626      ; 2.285      ;
; -0.856 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.913      ; 2.573      ;
; -0.798 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[9]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; -0.500       ; 2.896      ; 2.114      ;
; -0.786 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.626      ; 2.356      ;
; -0.785 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.913      ; 2.644      ;
; -0.727 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[10]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; -0.500       ; 2.896      ; 2.185      ;
; -0.715 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.626      ; 2.427      ;
; -0.714 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.913      ; 2.715      ;
; -0.712 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.626      ; 1.930      ;
; -0.656 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[11]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; -0.500       ; 2.896      ; 2.256      ;
; -0.643 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.913      ; 2.786      ;
; -0.641 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.626      ; 2.001      ;
; -0.585 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[12]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; -0.500       ; 2.896      ; 2.327      ;
; -0.578 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.675      ; 2.113      ;
; -0.572 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.913      ; 2.857      ;
; -0.570 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.626      ; 2.072      ;
; -0.501 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.913      ; 2.928      ;
; -0.499 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.626      ; 2.143      ;
; -0.498 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.913      ; 2.931      ;
; -0.498 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.913      ; 2.931      ;
; -0.498 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.913      ; 2.931      ;
; -0.498 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.913      ; 2.931      ;
; -0.498 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.913      ; 2.931      ;
; -0.498 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 2.913      ; 2.931      ;
; -0.428 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.626      ; 2.214      ;
; -0.357 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.626      ; 2.285      ;
; -0.356 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.913      ; 2.573      ;
; -0.320 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[0]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 2.682      ; 2.878      ;
; -0.320 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[0]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 2.682      ; 2.878      ;
; -0.320 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[1]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 2.682      ; 2.878      ;
; -0.320 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[1]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 2.682      ; 2.878      ;
; -0.320 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[2]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 2.682      ; 2.878      ;
; -0.320 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[2]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 2.682      ; 2.878      ;
; -0.320 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[3]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 2.682      ; 2.878      ;
; -0.320 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[3]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 2.682      ; 2.878      ;
; -0.320 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[4]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 2.682      ; 2.878      ;
; -0.320 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[4]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 2.682      ; 2.878      ;
; -0.320 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[5]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 2.682      ; 2.878      ;
; -0.320 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[5]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 2.682      ; 2.878      ;
; -0.320 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[6]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 2.682      ; 2.878      ;
; -0.320 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[6]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 2.682      ; 2.878      ;
; -0.320 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[7]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 2.682      ; 2.878      ;
; -0.320 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[7]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 2.682      ; 2.878      ;
; -0.286 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.626      ; 2.356      ;
; -0.285 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.913      ; 2.644      ;
; -0.215 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.626      ; 2.427      ;
; -0.214 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.913      ; 2.715      ;
; -0.143 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.913      ; 2.786      ;
; -0.072 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.913      ; 2.857      ;
; -0.001 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.913      ; 2.928      ;
; 0.002  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.913      ; 2.931      ;
; 0.002  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.913      ; 2.931      ;
; 0.002  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.913      ; 2.931      ;
; 0.002  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.913      ; 2.931      ;
; 0.002  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.913      ; 2.931      ;
; 0.002  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 2.913      ; 2.931      ;
; 0.180  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[0]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; -0.500       ; 2.682      ; 2.878      ;
; 0.180  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[0]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; -0.500       ; 2.682      ; 2.878      ;
; 0.180  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[1]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; -0.500       ; 2.682      ; 2.878      ;
; 0.180  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[1]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; -0.500       ; 2.682      ; 2.878      ;
; 0.180  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[2]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; -0.500       ; 2.682      ; 2.878      ;
; 0.180  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[2]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; -0.500       ; 2.682      ; 2.878      ;
; 0.180  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[3]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; -0.500       ; 2.682      ; 2.878      ;
; 0.180  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[3]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; -0.500       ; 2.682      ; 2.878      ;
; 0.180  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[4]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; -0.500       ; 2.682      ; 2.878      ;
; 0.180  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[4]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; -0.500       ; 2.682      ; 2.878      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]'                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                  ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.916 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.087      ;
; -1.902 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.101      ;
; -1.883 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.120      ;
; -1.870 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.133      ;
; -1.865 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.138      ;
; -1.860 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.143      ;
; -1.860 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.143      ;
; -1.519 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.484      ;
; -1.500 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.503      ;
; -1.484 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.519      ;
; -1.479 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.524      ;
; -1.474 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.529      ;
; -1.441 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.562      ;
; -1.429 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.574      ;
; -1.413 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.590      ;
; -1.403 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.600      ;
; -1.370 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.633      ;
; -1.358 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.645      ;
; -1.332 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.671      ;
; -1.320 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.683      ;
; -1.299 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.704      ;
; -1.261 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.742      ;
; -1.249 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.754      ;
; -1.228 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.775      ;
; -1.178 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.825      ;
; -1.157 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.846      ;
; -1.107 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.896      ;
; -1.036 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 1.967      ;
; -0.813 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 2.190      ;
; -0.813 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 2.190      ;
; -0.813 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 2.190      ;
; -0.813 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 2.190      ;
; -0.813 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 2.190      ;
; -0.676 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 2.327      ;
; -0.676 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 2.327      ;
; -0.676 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 2.327      ;
; -0.676 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 2.327      ;
; -0.676 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 2.327      ;
; -0.676 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 2.327      ;
; -0.564 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 2.439      ;
; -0.564 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 2.439      ;
; -0.564 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 2.439      ;
; -0.539 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 2.464      ;
; -0.531 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 2.472      ;
; -0.531 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 2.472      ;
; -0.531 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 2.472      ;
; -0.531 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 2.472      ;
; -0.354 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 2.649      ;
; -0.354 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 2.737      ; 2.649      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]'                                                                                                                                                     ;
+--------+-----------+---------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.709 ; inst41    ; inst41  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; 0.000        ; 1.100      ; 0.657      ;
+--------+-----------+---------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clkFPGA'                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                          ; Launch Clock                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -7.290 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.532     ; 3.794      ;
; -7.169 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.532     ; 3.673      ;
; -7.095 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.837      ;
; -7.095 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.837      ;
; -7.095 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.837      ;
; -7.095 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.837      ;
; -7.095 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.837      ;
; -7.095 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.837      ;
; -7.095 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.837      ;
; -7.095 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.837      ;
; -7.095 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.837      ;
; -7.095 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.837      ;
; -7.095 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.837      ;
; -7.095 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.837      ;
; -7.093 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.548      ;
; -7.093 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.548      ;
; -7.093 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.548      ;
; -7.093 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.548      ;
; -7.093 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.548      ;
; -7.093 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.548      ;
; -7.093 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.548      ;
; -7.093 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.548      ;
; -7.093 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.548      ;
; -7.093 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.548      ;
; -7.093 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.548      ;
; -7.065 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.532     ; 3.569      ;
; -6.974 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.716      ;
; -6.974 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.716      ;
; -6.974 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.716      ;
; -6.974 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.716      ;
; -6.974 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.716      ;
; -6.974 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.716      ;
; -6.974 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.716      ;
; -6.974 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.716      ;
; -6.974 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.716      ;
; -6.974 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.716      ;
; -6.974 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.716      ;
; -6.974 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.716      ;
; -6.972 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.427      ;
; -6.972 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.427      ;
; -6.972 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.427      ;
; -6.972 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.427      ;
; -6.972 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.427      ;
; -6.972 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.427      ;
; -6.972 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.427      ;
; -6.972 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.427      ;
; -6.972 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.427      ;
; -6.972 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.427      ;
; -6.972 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.427      ;
; -6.968 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.532     ; 3.472      ;
; -6.913 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.532     ; 3.417      ;
; -6.870 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.612      ;
; -6.870 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.612      ;
; -6.870 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.612      ;
; -6.870 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.612      ;
; -6.870 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.612      ;
; -6.870 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.612      ;
; -6.870 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.612      ;
; -6.870 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.612      ;
; -6.870 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.612      ;
; -6.870 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.612      ;
; -6.870 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.612      ;
; -6.870 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.612      ;
; -6.868 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.323      ;
; -6.868 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.323      ;
; -6.868 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.323      ;
; -6.868 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.323      ;
; -6.868 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.323      ;
; -6.868 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.323      ;
; -6.868 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.323      ;
; -6.868 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.323      ;
; -6.868 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.323      ;
; -6.868 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.323      ;
; -6.868 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.323      ;
; -6.807 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.532     ; 3.311      ;
; -6.781 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.532     ; 3.285      ;
; -6.773 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.515      ;
; -6.773 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.515      ;
; -6.773 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.515      ;
; -6.773 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.515      ;
; -6.773 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.515      ;
; -6.773 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.515      ;
; -6.773 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.515      ;
; -6.773 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.515      ;
; -6.773 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.515      ;
; -6.773 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.515      ;
; -6.773 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.515      ;
; -6.773 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.515      ;
; -6.771 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.226      ;
; -6.771 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.226      ;
; -6.771 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.226      ;
; -6.771 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.226      ;
; -6.771 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.226      ;
; -6.771 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.226      ;
; -6.771 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.226      ;
; -6.771 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.226      ;
; -6.771 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.226      ;
; -6.771 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.226      ;
; -6.771 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.581     ; 3.226      ;
; -6.718 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -4.294     ; 3.460      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]'                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                ; Launch Clock                                                                                    ; Latch Clock                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.755 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.016     ; 3.775      ;
; -4.742 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.765      ;
; -4.742 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.765      ;
; -4.742 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.765      ;
; -4.742 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.765      ;
; -4.742 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.765      ;
; -4.742 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.765      ;
; -4.742 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.765      ;
; -4.742 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.765      ;
; -4.742 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.765      ;
; -4.742 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.765      ;
; -4.634 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.016     ; 3.654      ;
; -4.621 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.644      ;
; -4.621 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.644      ;
; -4.621 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.644      ;
; -4.621 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.644      ;
; -4.621 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.644      ;
; -4.621 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.644      ;
; -4.621 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.644      ;
; -4.621 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.644      ;
; -4.621 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.644      ;
; -4.621 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.644      ;
; -4.538 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.557      ;
; -4.538 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.557      ;
; -4.538 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.557      ;
; -4.538 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.557      ;
; -4.538 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.557      ;
; -4.538 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.557      ;
; -4.538 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.557      ;
; -4.538 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.557      ;
; -4.538 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.557      ;
; -4.538 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.557      ;
; -4.538 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.557      ;
; -4.538 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.557      ;
; -4.538 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.557      ;
; -4.538 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.557      ;
; -4.538 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.557      ;
; -4.530 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.016     ; 3.550      ;
; -4.517 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.540      ;
; -4.517 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.540      ;
; -4.517 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.540      ;
; -4.517 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.540      ;
; -4.517 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.540      ;
; -4.517 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.540      ;
; -4.517 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.540      ;
; -4.517 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.540      ;
; -4.517 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.540      ;
; -4.517 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.540      ;
; -4.433 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.016     ; 3.453      ;
; -4.420 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.443      ;
; -4.420 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.443      ;
; -4.420 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.443      ;
; -4.420 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.443      ;
; -4.420 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.443      ;
; -4.420 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.443      ;
; -4.420 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.443      ;
; -4.420 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.443      ;
; -4.420 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.443      ;
; -4.420 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.443      ;
; -4.417 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.436      ;
; -4.417 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.436      ;
; -4.417 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.436      ;
; -4.417 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.436      ;
; -4.417 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.436      ;
; -4.417 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.436      ;
; -4.417 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.436      ;
; -4.417 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.436      ;
; -4.417 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.436      ;
; -4.417 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.436      ;
; -4.417 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.436      ;
; -4.417 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.436      ;
; -4.417 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.436      ;
; -4.417 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.436      ;
; -4.417 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.436      ;
; -4.378 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.016     ; 3.398      ;
; -4.365 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.388      ;
; -4.365 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.388      ;
; -4.365 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.388      ;
; -4.365 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.388      ;
; -4.365 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.388      ;
; -4.365 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.388      ;
; -4.365 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.388      ;
; -4.365 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.388      ;
; -4.365 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.388      ;
; -4.365 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.013     ; 3.388      ;
; -4.313 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.332      ;
; -4.313 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.332      ;
; -4.313 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.332      ;
; -4.313 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.332      ;
; -4.313 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.332      ;
; -4.313 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.332      ;
; -4.313 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.332      ;
; -4.313 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.332      ;
; -4.313 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.332      ;
; -4.313 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.332      ;
; -4.313 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.332      ;
; -4.313 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.332      ;
; -4.313 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.332      ;
; -4.313 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.332      ;
; -4.313 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -2.017     ; 3.332      ;
+--------+------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                ; Launch Clock                                                                                    ; Latch Clock                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.680 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.494      ;
; 0.680 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.494      ;
; 0.680 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.494      ;
; 0.680 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.494      ;
; 0.680 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.494      ;
; 0.680 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.494      ;
; 0.680 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.494      ;
; 0.680 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.494      ;
; 0.680 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.494      ;
; 0.680 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.494      ;
; 0.680 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.494      ;
; 0.680 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.494      ;
; 0.680 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.494      ;
; 0.680 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.494      ;
; 0.680 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.494      ;
; 0.817 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst12|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.631      ;
; 0.817 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst12|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.631      ;
; 0.817 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst12|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.631      ;
; 0.817 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.631      ;
; 0.817 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.631      ;
; 0.817 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.631      ;
; 0.817 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.631      ;
; 0.817 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.631      ;
; 0.817 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.631      ;
; 0.817 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.631      ;
; 0.817 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.631      ;
; 0.817 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.631      ;
; 0.817 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.631      ;
; 0.817 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.631      ;
; 0.817 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.631      ;
; 0.840 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.654      ;
; 0.840 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.654      ;
; 0.840 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.654      ;
; 0.840 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.654      ;
; 0.840 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.654      ;
; 0.840 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.654      ;
; 0.840 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.654      ;
; 0.840 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.654      ;
; 0.840 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.654      ;
; 0.840 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.654      ;
; 0.840 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.654      ;
; 0.840 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.654      ;
; 0.840 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.654      ;
; 0.840 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.654      ;
; 0.840 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.654      ;
; 0.884 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.552      ; 2.702      ;
; 0.884 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.552      ; 2.702      ;
; 0.884 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.552      ; 2.702      ;
; 0.884 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.552      ; 2.702      ;
; 0.884 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.552      ; 2.702      ;
; 0.884 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.552      ; 2.702      ;
; 0.884 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.552      ; 2.702      ;
; 0.884 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.552      ; 2.702      ;
; 0.884 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.552      ; 2.702      ;
; 0.884 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.552      ; 2.702      ;
; 0.897 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.549      ; 2.712      ;
; 0.929 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.743      ;
; 0.929 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.743      ;
; 0.929 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.743      ;
; 0.929 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.743      ;
; 0.929 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.743      ;
; 0.929 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.743      ;
; 0.929 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.743      ;
; 0.929 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.743      ;
; 0.929 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.743      ;
; 0.929 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.743      ;
; 0.929 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.743      ;
; 0.929 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.743      ;
; 0.929 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.743      ;
; 0.929 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.743      ;
; 0.929 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.743      ;
; 0.954 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.768      ;
; 0.954 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.768      ;
; 0.954 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.768      ;
; 0.954 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.768      ;
; 0.954 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.768      ;
; 0.954 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.768      ;
; 0.954 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.768      ;
; 0.954 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.768      ;
; 0.954 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.768      ;
; 0.954 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.768      ;
; 0.954 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.768      ;
; 0.954 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.768      ;
; 0.954 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.768      ;
; 0.954 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.768      ;
; 0.954 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.768      ;
; 0.962 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.776      ;
; 0.962 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.776      ;
; 0.962 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.776      ;
; 0.962 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.776      ;
; 0.962 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.776      ;
; 0.962 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.776      ;
; 0.962 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.776      ;
; 0.962 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.776      ;
; 0.962 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.776      ;
; 0.962 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.776      ;
; 0.962 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.776      ;
; 0.962 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.776      ;
; 0.962 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.776      ;
; 0.962 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.548      ; 2.776      ;
+-------+------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clkFPGA'                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                          ; Launch Clock                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 4.063 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.485      ;
; 4.063 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.485      ;
; 4.063 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.485      ;
; 4.063 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.485      ;
; 4.063 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.485      ;
; 4.063 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.485      ;
; 4.063 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.485      ;
; 4.063 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.485      ;
; 4.063 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.485      ;
; 4.063 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.485      ;
; 4.063 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.485      ;
; 4.065 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.774      ;
; 4.065 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.774      ;
; 4.065 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.774      ;
; 4.065 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.774      ;
; 4.065 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.774      ;
; 4.065 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.774      ;
; 4.065 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.774      ;
; 4.065 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.774      ;
; 4.065 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.774      ;
; 4.065 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.774      ;
; 4.065 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.774      ;
; 4.065 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.774      ;
; 4.200 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.622      ;
; 4.200 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.622      ;
; 4.200 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.622      ;
; 4.200 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.622      ;
; 4.200 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.622      ;
; 4.200 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.622      ;
; 4.200 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.622      ;
; 4.200 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.622      ;
; 4.200 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.622      ;
; 4.200 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.622      ;
; 4.200 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.622      ;
; 4.202 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.911      ;
; 4.202 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.911      ;
; 4.202 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.911      ;
; 4.202 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.911      ;
; 4.202 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.911      ;
; 4.202 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.911      ;
; 4.202 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.911      ;
; 4.202 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.911      ;
; 4.202 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.911      ;
; 4.202 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.911      ;
; 4.202 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.911      ;
; 4.202 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.911      ;
; 4.223 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.645      ;
; 4.223 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.645      ;
; 4.223 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.645      ;
; 4.223 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.645      ;
; 4.223 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.645      ;
; 4.223 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.645      ;
; 4.223 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.645      ;
; 4.223 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.645      ;
; 4.223 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.645      ;
; 4.223 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.645      ;
; 4.223 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.645      ;
; 4.225 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.934      ;
; 4.225 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.934      ;
; 4.225 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.934      ;
; 4.225 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.934      ;
; 4.225 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.934      ;
; 4.225 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.934      ;
; 4.225 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.934      ;
; 4.225 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.934      ;
; 4.225 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.934      ;
; 4.225 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.934      ;
; 4.225 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.934      ;
; 4.225 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 2.934      ;
; 4.260 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.795     ; 2.731      ;
; 4.312 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.734      ;
; 4.312 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.734      ;
; 4.312 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.734      ;
; 4.312 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.734      ;
; 4.312 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.734      ;
; 4.312 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.734      ;
; 4.312 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.734      ;
; 4.312 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.734      ;
; 4.312 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.734      ;
; 4.312 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.734      ;
; 4.312 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.734      ;
; 4.314 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 3.023      ;
; 4.314 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 3.023      ;
; 4.314 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 3.023      ;
; 4.314 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 3.023      ;
; 4.314 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 3.023      ;
; 4.314 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 3.023      ;
; 4.314 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 3.023      ;
; 4.314 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 3.023      ;
; 4.314 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 3.023      ;
; 4.314 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 3.023      ;
; 4.314 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 3.023      ;
; 4.314 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.557     ; 3.023      ;
; 4.337 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.759      ;
; 4.337 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.759      ;
; 4.337 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.759      ;
; 4.337 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.759      ;
; 4.337 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.759      ;
; 4.337 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.759      ;
; 4.337 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -1.844     ; 2.759      ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]'                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                           ; Clock Edge ; Target                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
; -3.237 ; -2.237       ; 1.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ;
; -3.237 ; -2.237       ; 1.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ;
; -3.237 ; -2.237       ; 1.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ;
; -3.237 ; -2.237       ; 1.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ;
; -3.237 ; -2.237       ; 1.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ;
; -3.237 ; -2.237       ; 1.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ;
; -3.237 ; -2.237       ; 1.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ;
; -3.237 ; -2.237       ; 1.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ;
; -3.237 ; -2.237       ; 1.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ;
; -3.237 ; -2.237       ; 1.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ;
; -3.237 ; -2.237       ; 1.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ;
; -3.237 ; -2.237       ; 1.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ;
; -3.237 ; -2.237       ; 1.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ;
; -3.237 ; -2.237       ; 1.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ;
; -2.237 ; -2.237       ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                      ;
; -2.237 ; -2.237       ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                      ;
; -2.237 ; -2.237       ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                      ;
; -2.237 ; -2.237       ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                      ;
; -2.237 ; -2.237       ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                      ;
; -2.237 ; -2.237       ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                      ;
; -2.237 ; -2.237       ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                      ;
; -2.237 ; -2.237       ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                      ;
; -2.237 ; -2.237       ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                      ;
; -2.237 ; -2.237       ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                      ;
; -2.237 ; -2.237       ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                      ;
; -2.237 ; -2.237       ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                      ;
; -2.237 ; -2.237       ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                      ;
; -2.237 ; -2.237       ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                      ;
; -2.237 ; -2.237       ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|cout_actual|combout                          ;
; -2.237 ; -2.237       ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|cout_actual|combout                          ;
; -2.237 ; -2.237       ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|inclk[0]                 ;
; -2.237 ; -2.237       ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|inclk[0]                 ;
; -2.237 ; -2.237       ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|outclk                   ;
; -2.237 ; -2.237       ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|outclk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~6|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~6|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~6|datac            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~6|datac            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita0|datab                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita0|datab                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita20|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita20|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita20|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita20|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita21|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita21|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita21|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita21|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita22|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita22|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita22|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita22|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita23|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita23|cin                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]'                                                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                        ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; -1.600 ; -0.600       ; 1.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst41                                                                         ;
; -1.600 ; -0.600       ; 1.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst41                                                                         ;
; -0.600 ; -0.600       ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; -0.600 ; -0.600       ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; -0.600 ; -0.600       ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst41|clk                                                                     ;
; -0.600 ; -0.600       ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst41|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0|datad   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0|datad   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0|dataa            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0|dataa            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cin              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cin              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0|cin            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0|cin            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0|combout        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0|combout        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|regout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|regout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual|datac                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual|datac                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual|datad                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual|datad                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clkFPGA'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[10]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[10]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[11]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[11]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[9]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[9]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clkFPGA ; Rise       ; clkFPGA                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[10]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[10]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[11]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[11]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[12]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[12]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[7]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[7]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[8]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[8]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[9]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[9]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[10]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[10]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[11]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[11]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[12]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[12]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[7]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[7]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[8]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[8]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[9]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[9]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13]             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]'                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+------------------------+
; -1.328 ; -0.328       ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[0]  ;
; -1.328 ; -0.328       ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[0]  ;
; -1.328 ; -0.328       ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[10] ;
; -1.328 ; -0.328       ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[10] ;
; -1.328 ; -0.328       ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[11] ;
; -1.328 ; -0.328       ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[11] ;
; -1.328 ; -0.328       ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[12] ;
; -1.328 ; -0.328       ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[12] ;
; -1.328 ; -0.328       ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[1]  ;
; -1.328 ; -0.328       ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[1]  ;
; -1.328 ; -0.328       ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[2]  ;
; -1.328 ; -0.328       ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[2]  ;
; -1.328 ; -0.328       ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[3]  ;
; -1.328 ; -0.328       ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[3]  ;
; -1.328 ; -0.328       ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[4]  ;
; -1.328 ; -0.328       ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[4]  ;
; -1.328 ; -0.328       ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[5]  ;
; -1.328 ; -0.328       ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[5]  ;
; -1.328 ; -0.328       ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[6]  ;
; -1.328 ; -0.328       ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[6]  ;
; -1.328 ; -0.328       ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[7]  ;
; -1.328 ; -0.328       ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[7]  ;
; -1.328 ; -0.328       ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[8]  ;
; -1.328 ; -0.328       ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[8]  ;
; -1.328 ; -0.328       ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[9]  ;
; -1.328 ; -0.328       ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[9]  ;
; -1.328 ; -0.328       ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[0]  ;
; -1.328 ; -0.328       ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[0]  ;
; -1.328 ; -0.328       ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[10] ;
; -1.328 ; -0.328       ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[10] ;
; -1.328 ; -0.328       ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[11] ;
; -1.328 ; -0.328       ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[11] ;
; -1.328 ; -0.328       ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[12] ;
; -1.328 ; -0.328       ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[12] ;
; -1.328 ; -0.328       ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[1]  ;
; -1.328 ; -0.328       ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[1]  ;
; -1.328 ; -0.328       ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[2]  ;
; -1.328 ; -0.328       ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[2]  ;
; -1.328 ; -0.328       ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[3]  ;
; -1.328 ; -0.328       ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[3]  ;
; -1.328 ; -0.328       ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[4]  ;
; -1.328 ; -0.328       ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[4]  ;
; -1.328 ; -0.328       ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[5]  ;
; -1.328 ; -0.328       ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[5]  ;
; -1.328 ; -0.328       ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[6]  ;
; -1.328 ; -0.328       ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[6]  ;
; -1.328 ; -0.328       ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[7]  ;
; -1.328 ; -0.328       ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[7]  ;
; -1.328 ; -0.328       ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[8]  ;
; -1.328 ; -0.328       ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[8]  ;
; -1.328 ; -0.328       ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[9]  ;
; -1.328 ; -0.328       ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[9]  ;
; -0.328 ; -0.328       ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[0]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[0]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[10]|clk    ;
; -0.328 ; -0.328       ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[10]|clk    ;
; -0.328 ; -0.328       ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[11]|clk    ;
; -0.328 ; -0.328       ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[11]|clk    ;
; -0.328 ; -0.328       ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[12]|clk    ;
; -0.328 ; -0.328       ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[12]|clk    ;
; -0.328 ; -0.328       ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[1]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[1]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[2]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[2]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[3]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[3]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[4]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[4]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[5]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[5]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[6]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[6]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[7]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[7]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[8]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[8]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[9]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[9]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[0]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[0]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[10]|clk    ;
; -0.328 ; -0.328       ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[10]|clk    ;
; -0.328 ; -0.328       ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[11]|clk    ;
; -0.328 ; -0.328       ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[11]|clk    ;
; -0.328 ; -0.328       ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[12]|clk    ;
; -0.328 ; -0.328       ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[12]|clk    ;
; -0.328 ; -0.328       ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[1]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[1]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[2]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[2]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[3]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[3]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[4]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[4]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[5]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[5]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[6]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[6]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[7]|clk     ;
; -0.328 ; -0.328       ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[7]|clk     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SCK'                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; SCK   ; Rise       ; SCK                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; SCK|combout                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; SCK|combout                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[0]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[0]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[1]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[1]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[2]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[2]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[3]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[3]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[4]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[4]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[5]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[5]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[6]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[6]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[7]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[7]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[1]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[1]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[2]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[2]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[3]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[3]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[4]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[4]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[5]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[5]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[6]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[6]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[7]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[7]|clk                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                  ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+
; MOSI      ; SCK                                                                                             ; 3.731  ; 3.731  ; Rise       ; SCK                                                                                             ;
; SS        ; SCK                                                                                             ; 3.814  ; 3.814  ; Rise       ; SCK                                                                                             ;
; SCK       ; clkFPGA                                                                                         ; 1.442  ; 1.442  ; Rise       ; clkFPGA                                                                                         ;
; chave     ; clkFPGA                                                                                         ; 1.975  ; 1.975  ; Rise       ; clkFPGA                                                                                         ;
; chave     ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; -0.265 ; -0.265 ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                   ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+
; MOSI      ; SCK                                                                                             ; -3.501 ; -3.501 ; Rise       ; SCK                                                                                             ;
; SS        ; SCK                                                                                             ; -3.584 ; -3.584 ; Rise       ; SCK                                                                                             ;
; SCK       ; clkFPGA                                                                                         ; -1.212 ; -1.212 ; Rise       ; clkFPGA                                                                                         ;
; chave     ; clkFPGA                                                                                         ; -1.548 ; -1.548 ; Rise       ; clkFPGA                                                                                         ;
; chave     ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 3.232  ; 3.232  ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                        ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+
; PWM1      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; 15.393 ; 15.393 ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ;
; PWM2      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; 13.793 ; 13.793 ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ;
; PWM1      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; 8.487  ;        ; Fall       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ;
; MISO      ; SCK                                                                                             ; 11.167 ; 11.167 ; Fall       ; SCK                                                                                             ;
; PWM1      ; clkFPGA                                                                                         ; 11.505 ; 11.505 ; Rise       ; clkFPGA                                                                                         ;
; PWM2      ; clkFPGA                                                                                         ; 10.940 ; 10.940 ; Rise       ; clkFPGA                                                                                         ;
; LED_ATIV  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 15.546 ; 15.546 ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ;
; chave_out ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 15.436 ; 15.436 ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+
; PWM1      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; 13.147 ; 8.487  ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ;
; PWM2      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; 11.914 ; 11.914 ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ;
; PWM1      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; 8.487  ;        ; Fall       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ;
; MISO      ; SCK                                                                                             ; 11.167 ; 11.167 ; Fall       ; SCK                                                                                             ;
; PWM1      ; clkFPGA                                                                                         ; 10.068 ; 10.068 ; Rise       ; clkFPGA                                                                                         ;
; PWM2      ; clkFPGA                                                                                         ; 9.449  ; 9.449  ; Rise       ; clkFPGA                                                                                         ;
; LED_ATIV  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 11.746 ; 11.746 ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ;
; chave_out ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 11.636 ; 11.636 ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; chave      ; LED_ATIV    ; 9.327 ;    ;    ; 9.327 ;
; chave      ; chave_out   ; 9.217 ;    ;    ; 9.217 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; chave      ; LED_ATIV    ; 9.327 ;    ;    ; 9.327 ;
; chave      ; chave_out   ; 9.217 ;    ;    ; 9.217 ;
+------------+-------------+-------+----+----+-------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                 ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; clkFPGA                                                                                         ; -2.902 ; -127.651      ;
; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; -1.830 ; -12.810       ;
; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; -1.270 ; -12.617       ;
; SCK                                                                                             ; -0.364 ; -1.948        ;
; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; 0.181  ; 0.000         ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                  ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; SCK                                                                                             ; -2.480 ; -25.179       ;
; clkFPGA                                                                                         ; -1.431 ; -38.004       ;
; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; -0.980 ; -13.773       ;
; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; -0.938 ; -6.454        ;
; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; -0.269 ; -0.269        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                                                     ;
+----------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                  ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------+--------+---------------+
; clkFPGA                                                                                ; -2.974 ; -71.240       ;
; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; -1.699 ; -42.674       ;
+----------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                                                     ;
+----------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                  ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------+-------+---------------+
; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.331 ; 0.000         ;
; clkFPGA                                                                                ; 1.971 ; 0.000         ;
+----------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                   ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; -1.807 ; -41.438       ;
; clkFPGA                                                                                         ; -1.423 ; -121.454      ;
; SCK                                                                                             ; -1.222 ; -21.222       ;
; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; -0.984 ; -1.968        ;
; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; -0.871 ; -45.292       ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clkFPGA'                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                          ; Launch Clock                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.902 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.644      ;
; -2.902 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.644      ;
; -2.902 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.644      ;
; -2.902 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.644      ;
; -2.902 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.644      ;
; -2.902 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.644      ;
; -2.902 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.644      ;
; -2.902 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.644      ;
; -2.902 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.644      ;
; -2.902 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.644      ;
; -2.902 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.644      ;
; -2.899 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.773      ;
; -2.899 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.773      ;
; -2.899 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.773      ;
; -2.899 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.773      ;
; -2.899 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.773      ;
; -2.899 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.773      ;
; -2.899 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.773      ;
; -2.899 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.773      ;
; -2.899 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.773      ;
; -2.899 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.773      ;
; -2.899 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.773      ;
; -2.899 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.773      ;
; -2.840 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.582      ;
; -2.840 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.582      ;
; -2.840 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.582      ;
; -2.840 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.582      ;
; -2.840 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.582      ;
; -2.840 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.582      ;
; -2.840 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.582      ;
; -2.840 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.582      ;
; -2.840 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.582      ;
; -2.840 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.582      ;
; -2.840 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.582      ;
; -2.837 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.711      ;
; -2.837 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.711      ;
; -2.837 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.711      ;
; -2.837 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.711      ;
; -2.837 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.711      ;
; -2.837 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.711      ;
; -2.837 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.711      ;
; -2.837 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.711      ;
; -2.837 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.711      ;
; -2.837 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.711      ;
; -2.837 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.711      ;
; -2.837 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.711      ;
; -2.802 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.080     ; 1.754      ;
; -2.777 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.519      ;
; -2.777 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.519      ;
; -2.777 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.519      ;
; -2.777 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.519      ;
; -2.777 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.519      ;
; -2.777 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.519      ;
; -2.777 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.519      ;
; -2.777 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.519      ;
; -2.777 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.519      ;
; -2.777 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.519      ;
; -2.777 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.519      ;
; -2.774 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.648      ;
; -2.774 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.648      ;
; -2.774 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.648      ;
; -2.774 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.648      ;
; -2.774 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.648      ;
; -2.774 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.648      ;
; -2.774 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.648      ;
; -2.774 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.648      ;
; -2.774 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.648      ;
; -2.774 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.648      ;
; -2.774 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.648      ;
; -2.774 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.648      ;
; -2.740 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.080     ; 1.692      ;
; -2.731 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.473      ;
; -2.731 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.473      ;
; -2.731 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.473      ;
; -2.731 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.473      ;
; -2.731 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.473      ;
; -2.731 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.473      ;
; -2.731 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.473      ;
; -2.731 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.473      ;
; -2.731 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.473      ;
; -2.731 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.473      ;
; -2.731 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.473      ;
; -2.728 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.602      ;
; -2.728 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.602      ;
; -2.728 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.602      ;
; -2.728 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.602      ;
; -2.728 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.602      ;
; -2.728 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.602      ;
; -2.728 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.602      ;
; -2.728 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.602      ;
; -2.728 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.602      ;
; -2.728 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.602      ;
; -2.728 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.602      ;
; -2.728 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.602      ;
; -2.701 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.443      ;
; -2.701 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.443      ;
; -2.701 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.443      ;
; -2.701 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.443      ;
; -2.701 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.443      ;
; -2.701 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.443      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]'                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                  ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.830 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.555      ;
; -1.830 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.555      ;
; -1.830 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.555      ;
; -1.830 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.555      ;
; -1.830 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.555      ;
; -1.830 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.555      ;
; -1.830 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.555      ;
; -1.768 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.493      ;
; -1.768 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.493      ;
; -1.768 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.493      ;
; -1.768 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.493      ;
; -1.768 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.493      ;
; -1.768 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.493      ;
; -1.768 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.493      ;
; -1.705 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.430      ;
; -1.705 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.430      ;
; -1.705 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.430      ;
; -1.705 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.430      ;
; -1.705 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.430      ;
; -1.705 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.430      ;
; -1.705 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.430      ;
; -1.659 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.384      ;
; -1.659 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.384      ;
; -1.659 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.384      ;
; -1.659 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.384      ;
; -1.659 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.384      ;
; -1.659 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.384      ;
; -1.659 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.384      ;
; -1.629 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.354      ;
; -1.629 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.354      ;
; -1.629 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.354      ;
; -1.629 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.354      ;
; -1.629 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.354      ;
; -1.629 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.354      ;
; -1.629 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.354      ;
; -1.581 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.306      ;
; -1.581 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.306      ;
; -1.581 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.306      ;
; -1.581 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.306      ;
; -1.581 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.306      ;
; -1.581 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.306      ;
; -1.581 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.306      ;
; -1.563 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.288      ;
; -1.563 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.288      ;
; -1.563 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.288      ;
; -1.563 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.288      ;
; -1.563 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.288      ;
; -1.563 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.288      ;
; -1.563 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.000        ; -1.307     ; 1.288      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]'                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                ; Launch Clock                                                                                    ; Latch Clock                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.270 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.386      ;
; -1.235 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.351      ;
; -1.229 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.345      ;
; -1.219 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.335      ;
; -1.200 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.316      ;
; -1.194 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.310      ;
; -1.184 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.300      ;
; -1.159 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.275      ;
; -1.149 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.265      ;
; -1.132 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.248      ;
; -1.106 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.222      ;
; -1.097 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.213      ;
; -1.081 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.197      ;
; -1.071 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.187      ;
; -1.065 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.181      ;
; -1.062 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.178      ;
; -1.055 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.171      ;
; -1.046 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.162      ;
; -1.036 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.152      ;
; -1.030 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.146      ;
; -1.020 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.136      ;
; -1.011 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.127      ;
; -1.001 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.117      ;
; -0.995 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.111      ;
; -0.985 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.101      ;
; -0.968 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.084      ;
; -0.960 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.076      ;
; -0.950 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.066      ;
; -0.946 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.062      ;
; -0.936 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.052      ;
; -0.933 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.049      ;
; -0.925 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.041      ;
; -0.915 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.031      ;
; -0.910 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.026      ;
; -0.905 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.021      ;
; -0.901 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.017      ;
; -0.898 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.014      ;
; -0.870 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 0.986      ;
; -0.866 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 0.982      ;
; -0.863 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 0.979      ;
; -0.861 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 0.977      ;
; -0.835 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 0.951      ;
; -0.817 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 0.933      ;
; -0.790 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 0.906      ;
; -0.780 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 0.896      ;
; -0.777 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 0.893      ;
; -0.742 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 0.858      ;
; -0.741 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 0.857      ;
; -0.723 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 0.839      ;
; -0.710 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 0.826      ;
; -0.707 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 0.823      ;
; -0.706 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 0.822      ;
; -0.675 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 0.791      ;
; -0.672 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 0.788      ;
; -0.671 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 0.787      ;
; -0.653 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 0.769      ;
; -0.640 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 0.756      ;
; -0.636 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 0.752      ;
; -0.564 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 0.680      ;
; -0.563 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.914     ; 0.681      ;
; -0.532 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 0.648      ;
; -0.502 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 0.618      ;
; -0.498 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 0.614      ;
; -0.461 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 0.577      ;
; 0.625  ; lpm_ff:inst43|dffs[0]                                                                    ; lpm_ff:inst12|dffs[12] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.568      ;
; 0.660  ; lpm_ff:inst43|dffs[0]                                                                    ; lpm_ff:inst12|dffs[11] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.533      ;
; 0.694  ; lpm_ff:inst43|dffs[2]                                                                    ; lpm_ff:inst12|dffs[12] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.499      ;
; 0.695  ; lpm_ff:inst43|dffs[0]                                                                    ; lpm_ff:inst12|dffs[10] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.498      ;
; 0.726  ; lpm_ff:inst45|dffs[0]                                                                    ; lpm_ff:inst12|dffs[12] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.467      ;
; 0.729  ; lpm_ff:inst43|dffs[2]                                                                    ; lpm_ff:inst12|dffs[11] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.464      ;
; 0.739  ; lpm_ff:inst45|dffs[3]                                                                    ; lpm_ff:inst12|dffs[12] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.454      ;
; 0.741  ; lpm_ff:inst43|dffs[1]                                                                    ; lpm_ff:inst12|dffs[12] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.452      ;
; 0.761  ; lpm_ff:inst45|dffs[0]                                                                    ; lpm_ff:inst12|dffs[11] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.432      ;
; 0.763  ; lpm_ff:inst45|dffs[1]                                                                    ; lpm_ff:inst12|dffs[12] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.430      ;
; 0.764  ; lpm_ff:inst43|dffs[2]                                                                    ; lpm_ff:inst12|dffs[10] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.429      ;
; 0.767  ; lpm_ff:inst45|dffs[4]                                                                    ; lpm_ff:inst12|dffs[12] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.426      ;
; 0.774  ; lpm_ff:inst45|dffs[3]                                                                    ; lpm_ff:inst12|dffs[11] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.419      ;
; 0.776  ; lpm_ff:inst43|dffs[1]                                                                    ; lpm_ff:inst12|dffs[11] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.417      ;
; 0.789  ; lpm_ff:inst43|dffs[0]                                                                    ; lpm_ff:inst12|dffs[9]  ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.404      ;
; 0.795  ; lpm_ff:inst45|dffs[2]                                                                    ; lpm_ff:inst12|dffs[12] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.398      ;
; 0.796  ; lpm_ff:inst45|dffs[0]                                                                    ; lpm_ff:inst12|dffs[10] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.397      ;
; 0.798  ; lpm_ff:inst45|dffs[1]                                                                    ; lpm_ff:inst12|dffs[11] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.395      ;
; 0.802  ; lpm_ff:inst45|dffs[4]                                                                    ; lpm_ff:inst12|dffs[11] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.391      ;
; 0.809  ; lpm_ff:inst43|dffs[3]                                                                    ; lpm_ff:inst12|dffs[12] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.384      ;
; 0.809  ; lpm_ff:inst45|dffs[3]                                                                    ; lpm_ff:inst12|dffs[10] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.384      ;
; 0.811  ; lpm_ff:inst43|dffs[1]                                                                    ; lpm_ff:inst12|dffs[10] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.382      ;
; 0.824  ; lpm_ff:inst43|dffs[0]                                                                    ; lpm_ff:inst12|dffs[8]  ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.369      ;
; 0.829  ; lpm_ff:inst43|dffs[6]                                                                    ; lpm_ff:inst12|dffs[12] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.364      ;
; 0.830  ; lpm_ff:inst45|dffs[2]                                                                    ; lpm_ff:inst12|dffs[11] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.363      ;
; 0.833  ; lpm_ff:inst45|dffs[1]                                                                    ; lpm_ff:inst12|dffs[10] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.360      ;
; 0.837  ; lpm_ff:inst45|dffs[4]                                                                    ; lpm_ff:inst12|dffs[10] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.356      ;
; 0.844  ; lpm_ff:inst43|dffs[3]                                                                    ; lpm_ff:inst12|dffs[11] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.349      ;
; 0.858  ; lpm_ff:inst43|dffs[2]                                                                    ; lpm_ff:inst12|dffs[9]  ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.335      ;
; 0.860  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[3]      ; lpm_ff:inst12|dffs[12] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.112      ; 1.284      ;
; 0.861  ; lpm_ff:inst43|dffs[4]                                                                    ; lpm_ff:inst12|dffs[12] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.332      ;
; 0.862  ; lpm_ff:inst43|dffs[0]                                                                    ; lpm_ff:inst12|dffs[7]  ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.331      ;
; 0.864  ; lpm_ff:inst43|dffs[6]                                                                    ; lpm_ff:inst12|dffs[11] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.329      ;
; 0.865  ; lpm_ff:inst45|dffs[2]                                                                    ; lpm_ff:inst12|dffs[10] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.328      ;
; 0.879  ; lpm_ff:inst43|dffs[3]                                                                    ; lpm_ff:inst12|dffs[10] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.161      ; 1.314      ;
; 0.889  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[4]      ; lpm_ff:inst12|dffs[12] ; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; 1.112      ; 1.255      ;
+--------+------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SCK'                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.364 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 1.396      ;
; -0.364 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 1.396      ;
; -0.364 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 1.396      ;
; -0.364 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 1.396      ;
; -0.287 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 1.319      ;
; -0.287 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 1.319      ;
; -0.287 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 1.319      ;
; -0.287 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 1.319      ;
; -0.238 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 1.270      ;
; -0.238 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 1.270      ;
; -0.238 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 1.270      ;
; -0.238 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 1.270      ;
; -0.095 ; lpm_ff:inst12|dffs[10]                                                                       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; 0.500        ; -0.177     ; 0.450      ;
; -0.093 ; lpm_ff:inst12|dffs[6]                                                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; 0.500        ; -0.177     ; 0.448      ;
; -0.092 ; lpm_ff:inst12|dffs[9]                                                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; 0.500        ; -0.177     ; 0.447      ;
; -0.070 ; lpm_ff:inst12|dffs[12]                                                                       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; 0.500        ; -0.074     ; 0.528      ;
; -0.042 ; lpm_ff:inst12|dffs[5]                                                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; 0.500        ; -0.177     ; 0.397      ;
; -0.041 ; lpm_ff:inst12|dffs[7]                                                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; 0.500        ; -0.177     ; 0.396      ;
; -0.041 ; lpm_ff:inst12|dffs[8]                                                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; 0.500        ; -0.177     ; 0.396      ;
; -0.018 ; lpm_ff:inst12|dffs[11]                                                                       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; 0.500        ; -0.074     ; 0.476      ;
; 0.146  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 1.052      ; 1.438      ;
; 0.160  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 1.052      ; 1.424      ;
; 0.172  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 1.052      ; 1.412      ;
; 0.200  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 1.052      ; 1.384      ;
; 0.201  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 1.052      ; 1.383      ;
; 0.201  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 1.052      ; 1.383      ;
; 0.223  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 1.052      ; 1.361      ;
; 0.237  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 1.052      ; 1.347      ;
; 0.249  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 1.052      ; 1.335      ;
; 0.267  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 1.155      ; 1.420      ;
; 0.272  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 1.052      ; 1.312      ;
; 0.277  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 1.052      ; 1.307      ;
; 0.278  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 1.052      ; 1.306      ;
; 0.278  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 1.052      ; 1.306      ;
; 0.286  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 1.052      ; 1.298      ;
; 0.298  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 1.052      ; 1.286      ;
; 0.326  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 1.052      ; 1.258      ;
; 0.327  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 1.155      ; 1.360      ;
; 0.327  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 1.052      ; 1.257      ;
; 0.327  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 1.052      ; 1.257      ;
; 0.344  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 1.155      ; 1.343      ;
; 0.393  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 1.155      ; 1.294      ;
; 0.404  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 1.155      ; 1.283      ;
; 0.453  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; SCK                                                                                          ; SCK         ; 0.500        ; 1.155      ; 1.234      ;
; 0.512  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 0.520      ;
; 0.521  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 0.511      ;
; 0.521  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 0.511      ;
; 0.521  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 0.511      ;
; 0.524  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 0.508      ;
; 0.525  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 0.507      ;
; 0.538  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.103      ; 0.597      ;
; 0.635  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 0.397      ;
; 0.636  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 0.396      ;
; 0.637  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 0.395      ;
; 0.638  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 0.394      ;
; 0.639  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 0.393      ;
; 0.640  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 0.392      ;
; 0.641  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; SCK                                                                                          ; SCK         ; 1.000        ; 0.000      ; 0.391      ;
; 1.185  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.500        ; 1.959      ; 1.447      ;
; 1.185  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.500        ; 1.959      ; 1.447      ;
; 1.185  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.500        ; 1.959      ; 1.447      ;
; 1.185  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.500        ; 1.959      ; 1.447      ;
; 1.685  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 1.000        ; 1.959      ; 1.447      ;
; 1.685  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 1.000        ; 1.959      ; 1.447      ;
; 1.685  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 1.000        ; 1.959      ; 1.447      ;
; 1.685  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 1.000        ; 1.959      ; 1.447      ;
; 2.195  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.500        ; 3.011      ; 1.489      ;
; 2.209  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.500        ; 3.011      ; 1.475      ;
; 2.221  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.500        ; 3.011      ; 1.463      ;
; 2.249  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.500        ; 3.011      ; 1.435      ;
; 2.250  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.500        ; 3.011      ; 1.434      ;
; 2.250  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.500        ; 3.011      ; 1.434      ;
; 2.316  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.500        ; 3.114      ; 1.471      ;
; 2.376  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.500        ; 3.114      ; 1.411      ;
; 2.695  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 1.000        ; 3.011      ; 1.489      ;
; 2.709  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 1.000        ; 3.011      ; 1.475      ;
; 2.721  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 1.000        ; 3.011      ; 1.463      ;
; 2.749  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 1.000        ; 3.011      ; 1.435      ;
; 2.750  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 1.000        ; 3.011      ; 1.434      ;
; 2.750  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 1.000        ; 3.011      ; 1.434      ;
; 2.816  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 1.000        ; 3.114      ; 1.471      ;
; 2.876  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 1.000        ; 3.114      ; 1.411      ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]'                                                                                                                                                   ;
+-------+-----------+---------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.181 ; inst41    ; inst41  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; 1.000        ; -0.484     ; 0.367      ;
+-------+-----------+---------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SCK'                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock                                                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.480 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.000        ; 3.114      ; 0.927      ;
; -2.420 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.000        ; 3.114      ; 0.987      ;
; -2.354 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.000        ; 3.011      ; 0.950      ;
; -2.354 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.000        ; 3.011      ; 0.950      ;
; -2.353 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.000        ; 3.011      ; 0.951      ;
; -2.325 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.000        ; 3.011      ; 0.979      ;
; -2.313 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.000        ; 3.011      ; 0.991      ;
; -2.299 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.000        ; 3.011      ; 1.005      ;
; -1.980 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; -0.500       ; 3.114      ; 0.927      ;
; -1.920 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; -0.500       ; 3.114      ; 0.987      ;
; -1.854 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; -0.500       ; 3.011      ; 0.950      ;
; -1.854 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; -0.500       ; 3.011      ; 0.950      ;
; -1.853 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; -0.500       ; 3.011      ; 0.951      ;
; -1.825 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; -0.500       ; 3.011      ; 0.979      ;
; -1.813 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; -0.500       ; 3.011      ; 0.991      ;
; -1.799 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; -0.500       ; 3.011      ; 1.005      ;
; -1.731 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.000        ; 1.959      ; 0.521      ;
; -1.591 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.000        ; 1.959      ; 0.661      ;
; -1.497 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.000        ; 1.959      ; 0.755      ;
; -1.462 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; 0.000        ; 1.959      ; 0.790      ;
; -1.231 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; -0.500       ; 1.959      ; 0.521      ;
; -1.091 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; -0.500       ; 1.959      ; 0.661      ;
; -0.997 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; -0.500       ; 1.959      ; 0.755      ;
; -0.962 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK         ; -0.500       ; 1.959      ; 0.790      ;
; 0.172  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 1.155      ; 0.979      ;
; 0.232  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 1.155      ; 1.039      ;
; 0.239  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 1.155      ; 1.049      ;
; 0.243  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.258  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 1.155      ; 1.065      ;
; 0.298  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 1.052      ; 1.002      ;
; 0.298  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 1.052      ; 1.002      ;
; 0.299  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 1.052      ; 1.003      ;
; 0.302  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 1.155      ; 1.109      ;
; 0.318  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 1.155      ; 1.125      ;
; 0.327  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 1.052      ; 1.031      ;
; 0.339  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 1.052      ; 1.043      ;
; 0.342  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.103      ; 0.597      ;
; 0.353  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 1.052      ; 1.057      ;
; 0.355  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.356  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 0.508      ;
; 0.358  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.368  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 1.052      ; 1.072      ;
; 0.368  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 1.052      ; 1.072      ;
; 0.368  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 1.052      ; 1.073      ;
; 0.370  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 0.522      ;
; 0.384  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 1.052      ; 1.088      ;
; 0.384  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 1.052      ; 1.088      ;
; 0.385  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 1.052      ; 1.089      ;
; 0.397  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 1.052      ; 1.101      ;
; 0.409  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 1.052      ; 1.113      ;
; 0.413  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 1.052      ; 1.117      ;
; 0.423  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 1.052      ; 1.127      ;
; 0.425  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 1.052      ; 1.129      ;
; 0.439  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; SCK                                                                                          ; SCK         ; -0.500       ; 1.052      ; 1.143      ;
; 0.510  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 0.662      ;
; 0.527  ; lpm_ff:inst12|dffs[11]                                                                       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; -0.500       ; 0.297      ; 0.476      ;
; 0.550  ; lpm_ff:inst12|dffs[7]                                                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; -0.500       ; 0.194      ; 0.396      ;
; 0.550  ; lpm_ff:inst12|dffs[8]                                                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; -0.500       ; 0.194      ; 0.396      ;
; 0.551  ; lpm_ff:inst12|dffs[5]                                                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; -0.500       ; 0.194      ; 0.397      ;
; 0.552  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 0.704      ;
; 0.579  ; lpm_ff:inst12|dffs[12]                                                                       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; -0.500       ; 0.297      ; 0.528      ;
; 0.587  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 0.739      ;
; 0.601  ; lpm_ff:inst12|dffs[9]                                                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; -0.500       ; 0.194      ; 0.447      ;
; 0.602  ; lpm_ff:inst12|dffs[6]                                                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; -0.500       ; 0.194      ; 0.448      ;
; 0.604  ; lpm_ff:inst12|dffs[10]                                                                       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]       ; SCK         ; -0.500       ; 0.194      ; 0.450      ;
; 0.863  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 1.015      ;
; 0.933  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 1.085      ;
; 0.933  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 1.085      ;
; 0.933  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 1.085      ;
; 0.949  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 1.101      ;
; 0.949  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ; SCK                                                                                          ; SCK         ; 0.000        ; 0.000      ; 1.101      ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clkFPGA'                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                          ; Launch Clock                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.431 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; 0.000        ; 1.651      ; 0.513      ;
; -1.199 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[1]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; 0.000        ; 1.557      ; 0.651      ;
; -1.164 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[2]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; 0.000        ; 1.557      ; 0.686      ;
; -1.129 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[3]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; 0.000        ; 1.557      ; 0.721      ;
; -1.094 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[4]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; 0.000        ; 1.557      ; 0.756      ;
; -1.059 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[5]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; 0.000        ; 1.557      ; 0.791      ;
; -1.024 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[6]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; 0.000        ; 1.557      ; 0.826      ;
; -1.001 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.439      ; 0.731      ;
; -0.974 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.649      ; 0.968      ;
; -0.966 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.439      ; 0.766      ;
; -0.931 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.439      ; 0.801      ;
; -0.931 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; -0.500       ; 1.651      ; 0.513      ;
; -0.930 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[7]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; 0.000        ; 1.557      ; 0.920      ;
; -0.895 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[8]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; 0.000        ; 1.557      ; 0.955      ;
; -0.860 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[9]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; 0.000        ; 1.557      ; 0.990      ;
; -0.837 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.439      ; 0.895      ;
; -0.825 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[10]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; 0.000        ; 1.557      ; 1.025      ;
; -0.802 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.439      ; 0.930      ;
; -0.790 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[11]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; 0.000        ; 1.557      ; 1.060      ;
; -0.767 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.439      ; 0.965      ;
; -0.755 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[12]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; 0.000        ; 1.557      ; 1.095      ;
; -0.732 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.439      ; 1.000      ;
; -0.699 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[1]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; -0.500       ; 1.557      ; 0.651      ;
; -0.697 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.439      ; 1.035      ;
; -0.664 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[2]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; -0.500       ; 1.557      ; 0.686      ;
; -0.662 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.439      ; 1.070      ;
; -0.637 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.571      ; 1.227      ;
; -0.629 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[3]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; -0.500       ; 1.557      ; 0.721      ;
; -0.627 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.439      ; 1.105      ;
; -0.602 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.571      ; 1.262      ;
; -0.594 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[4]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; -0.500       ; 1.557      ; 0.756      ;
; -0.592 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.439      ; 1.140      ;
; -0.568 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[0]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 1.656      ; 1.381      ;
; -0.568 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[1]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 1.656      ; 1.381      ;
; -0.568 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[2]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 1.656      ; 1.381      ;
; -0.568 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[3]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 1.656      ; 1.381      ;
; -0.568 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[4]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 1.656      ; 1.381      ;
; -0.568 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[5]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 1.656      ; 1.381      ;
; -0.568 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[6]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 1.656      ; 1.381      ;
; -0.568 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[7]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 1.656      ; 1.381      ;
; -0.567 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.571      ; 1.297      ;
; -0.567 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[0]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 1.656      ; 1.382      ;
; -0.567 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[1]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 1.656      ; 1.382      ;
; -0.567 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[2]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 1.656      ; 1.382      ;
; -0.567 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[3]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 1.656      ; 1.382      ;
; -0.567 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[4]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 1.656      ; 1.382      ;
; -0.567 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[5]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 1.656      ; 1.382      ;
; -0.567 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[6]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 1.656      ; 1.382      ;
; -0.567 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[7]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; 0.000        ; 1.656      ; 1.382      ;
; -0.559 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[5]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; -0.500       ; 1.557      ; 0.791      ;
; -0.532 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.571      ; 1.332      ;
; -0.524 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[6]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; -0.500       ; 1.557      ; 0.826      ;
; -0.501 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.439      ; 0.731      ;
; -0.497 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.571      ; 1.367      ;
; -0.478 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.571      ; 1.386      ;
; -0.478 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.571      ; 1.386      ;
; -0.478 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.571      ; 1.386      ;
; -0.478 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.571      ; 1.386      ;
; -0.478 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.571      ; 1.386      ;
; -0.478 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.571      ; 1.386      ;
; -0.478 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; 1.571      ; 1.386      ;
; -0.474 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.649      ; 0.968      ;
; -0.466 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.439      ; 0.766      ;
; -0.431 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.439      ; 0.801      ;
; -0.430 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[7]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; -0.500       ; 1.557      ; 0.920      ;
; -0.395 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[8]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; -0.500       ; 1.557      ; 0.955      ;
; -0.360 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[9]           ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; -0.500       ; 1.557      ; 0.990      ;
; -0.337 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.439      ; 0.895      ;
; -0.325 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[10]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; -0.500       ; 1.557      ; 1.025      ;
; -0.302 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.439      ; 0.930      ;
; -0.290 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[11]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; -0.500       ; 1.557      ; 1.060      ;
; -0.267 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.439      ; 0.965      ;
; -0.255 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[12]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA     ; -0.500       ; 1.557      ; 1.095      ;
; -0.232 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.439      ; 1.000      ;
; -0.197 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.439      ; 1.035      ;
; -0.162 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.439      ; 1.070      ;
; -0.137 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.571      ; 1.227      ;
; -0.127 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.439      ; 1.105      ;
; -0.102 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.571      ; 1.262      ;
; -0.092 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.439      ; 1.140      ;
; -0.068 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[0]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; -0.500       ; 1.656      ; 1.381      ;
; -0.068 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[1]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; -0.500       ; 1.656      ; 1.381      ;
; -0.068 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[2]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; -0.500       ; 1.656      ; 1.381      ;
; -0.068 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[3]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; -0.500       ; 1.656      ; 1.381      ;
; -0.068 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[4]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; -0.500       ; 1.656      ; 1.381      ;
; -0.068 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[5]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; -0.500       ; 1.656      ; 1.381      ;
; -0.068 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[6]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; -0.500       ; 1.656      ; 1.381      ;
; -0.068 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst45|dffs[7]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; -0.500       ; 1.656      ; 1.381      ;
; -0.067 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.571      ; 1.297      ;
; -0.067 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[0]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; -0.500       ; 1.656      ; 1.382      ;
; -0.067 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[1]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; -0.500       ; 1.656      ; 1.382      ;
; -0.067 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[2]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; -0.500       ; 1.656      ; 1.382      ;
; -0.067 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[3]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; -0.500       ; 1.656      ; 1.382      ;
; -0.067 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[4]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; -0.500       ; 1.656      ; 1.382      ;
; -0.067 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[5]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; -0.500       ; 1.656      ; 1.382      ;
; -0.067 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[6]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; -0.500       ; 1.656      ; 1.382      ;
; -0.067 ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_ff:inst43|dffs[7]                                                                            ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA     ; -0.500       ; 1.656      ; 1.382      ;
; -0.032 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.571      ; 1.332      ;
; 0.003  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.571      ; 1.367      ;
; 0.022  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; -0.500       ; 1.571      ; 1.386      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]'                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------+------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                ; Launch Clock ; Latch Clock                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.980 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[1]  ; lpm_ff:inst12|dffs[1]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.479      ; 0.651      ;
; -0.977 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[0]  ; lpm_ff:inst12|dffs[0]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.479      ; 0.654      ;
; -0.974 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[2]  ; lpm_ff:inst12|dffs[2]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.479      ; 0.657      ;
; -0.848 ; lpm_ff:inst43|dffs[7]                                                                ; lpm_ff:inst12|dffs[10] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 0.836      ;
; -0.825 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[3]  ; lpm_ff:inst12|dffs[3]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 0.810      ;
; -0.822 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[4]  ; lpm_ff:inst12|dffs[4]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 0.813      ;
; -0.816 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[6]  ; lpm_ff:inst12|dffs[6]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 0.819      ;
; -0.813 ; lpm_ff:inst45|dffs[2]                                                                ; lpm_ff:inst12|dffs[5]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 0.871      ;
; -0.812 ; lpm_ff:inst45|dffs[7]                                                                ; lpm_ff:inst12|dffs[10] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 0.872      ;
; -0.811 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[5]  ; lpm_ff:inst12|dffs[5]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 0.824      ;
; -0.809 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[7]  ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 0.826      ;
; -0.807 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[11] ; lpm_ff:inst12|dffs[11] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 0.828      ;
; -0.807 ; lpm_ff:inst45|dffs[0]                                                                ; lpm_ff:inst12|dffs[3]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 0.877      ;
; -0.804 ; lpm_ff:inst45|dffs[1]                                                                ; lpm_ff:inst12|dffs[4]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 0.880      ;
; -0.802 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[9]  ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 0.833      ;
; -0.795 ; lpm_ff:inst43|dffs[3]                                                                ; lpm_ff:inst12|dffs[6]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 0.889      ;
; -0.794 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[10] ; lpm_ff:inst12|dffs[10] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 0.841      ;
; -0.794 ; lpm_ff:inst43|dffs[4]                                                                ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 0.890      ;
; -0.793 ; lpm_ff:inst43|dffs[5]                                                                ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 0.891      ;
; -0.791 ; lpm_ff:inst45|dffs[6]                                                                ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 0.893      ;
; -0.789 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[8]  ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 0.846      ;
; -0.787 ; lpm_ff:inst45|dffs[5]                                                                ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 0.897      ;
; -0.784 ; lpm_ff:inst43|dffs[1]                                                                ; lpm_ff:inst12|dffs[4]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 0.900      ;
; -0.723 ; lpm_ff:inst45|dffs[3]                                                                ; lpm_ff:inst12|dffs[6]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 0.961      ;
; -0.714 ; lpm_ff:inst43|dffs[2]                                                                ; lpm_ff:inst12|dffs[5]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 0.970      ;
; -0.711 ; lpm_ff:inst43|dffs[0]                                                                ; lpm_ff:inst12|dffs[3]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 0.973      ;
; -0.708 ; lpm_ff:inst43|dffs[7]                                                                ; lpm_ff:inst12|dffs[11] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 0.976      ;
; -0.702 ; lpm_ff:inst45|dffs[4]                                                                ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 0.982      ;
; -0.690 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[3]  ; lpm_ff:inst12|dffs[4]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 0.945      ;
; -0.684 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[4]  ; lpm_ff:inst12|dffs[5]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 0.951      ;
; -0.678 ; lpm_ff:inst45|dffs[1]                                                                ; lpm_ff:inst12|dffs[5]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.006      ;
; -0.676 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[6]  ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 0.959      ;
; -0.676 ; lpm_ff:inst45|dffs[2]                                                                ; lpm_ff:inst12|dffs[6]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.008      ;
; -0.673 ; lpm_ff:inst43|dffs[7]                                                                ; lpm_ff:inst12|dffs[12] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.011      ;
; -0.672 ; lpm_ff:inst45|dffs[7]                                                                ; lpm_ff:inst12|dffs[11] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.012      ;
; -0.671 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[7]  ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 0.964      ;
; -0.671 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[5]  ; lpm_ff:inst12|dffs[6]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 0.964      ;
; -0.669 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[11] ; lpm_ff:inst12|dffs[12] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 0.966      ;
; -0.667 ; lpm_ff:inst45|dffs[0]                                                                ; lpm_ff:inst12|dffs[4]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.017      ;
; -0.661 ; lpm_ff:inst45|dffs[6]                                                                ; lpm_ff:inst12|dffs[10] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.023      ;
; -0.659 ; lpm_ff:inst43|dffs[5]                                                                ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.025      ;
; -0.657 ; lpm_ff:inst43|dffs[3]                                                                ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.027      ;
; -0.656 ; lpm_ff:inst43|dffs[4]                                                                ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.028      ;
; -0.656 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[10] ; lpm_ff:inst12|dffs[11] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 0.979      ;
; -0.656 ; lpm_ff:inst43|dffs[1]                                                                ; lpm_ff:inst12|dffs[5]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.028      ;
; -0.655 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[3]  ; lpm_ff:inst12|dffs[5]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 0.980      ;
; -0.651 ; lpm_ff:inst45|dffs[5]                                                                ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.033      ;
; -0.651 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[8]  ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 0.984      ;
; -0.649 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[4]  ; lpm_ff:inst12|dffs[6]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 0.986      ;
; -0.644 ; lpm_ff:inst45|dffs[1]                                                                ; lpm_ff:inst12|dffs[6]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.040      ;
; -0.641 ; lpm_ff:inst45|dffs[0]                                                                ; lpm_ff:inst12|dffs[5]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.043      ;
; -0.641 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[6]  ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 0.994      ;
; -0.640 ; lpm_ff:inst45|dffs[2]                                                                ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.044      ;
; -0.637 ; lpm_ff:inst45|dffs[7]                                                                ; lpm_ff:inst12|dffs[12] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.047      ;
; -0.636 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[7]  ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 0.999      ;
; -0.636 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[5]  ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 0.999      ;
; -0.634 ; lpm_ff:inst43|dffs[5]                                                                ; lpm_ff:inst12|dffs[10] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.050      ;
; -0.626 ; lpm_ff:inst45|dffs[5]                                                                ; lpm_ff:inst12|dffs[10] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.058      ;
; -0.625 ; lpm_ff:inst43|dffs[4]                                                                ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.059      ;
; -0.623 ; lpm_ff:inst43|dffs[6]                                                                ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.061      ;
; -0.622 ; lpm_ff:inst43|dffs[1]                                                                ; lpm_ff:inst12|dffs[6]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.062      ;
; -0.622 ; lpm_ff:inst43|dffs[3]                                                                ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.062      ;
; -0.621 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[10] ; lpm_ff:inst12|dffs[12] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 1.014      ;
; -0.620 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[3]  ; lpm_ff:inst12|dffs[6]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 1.015      ;
; -0.614 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[4]  ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 1.021      ;
; -0.609 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[9]  ; lpm_ff:inst12|dffs[10] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 1.026      ;
; -0.607 ; lpm_ff:inst45|dffs[0]                                                                ; lpm_ff:inst12|dffs[6]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.077      ;
; -0.606 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[6]  ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 1.029      ;
; -0.605 ; lpm_ff:inst45|dffs[2]                                                                ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.079      ;
; -0.601 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[5]  ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 1.034      ;
; -0.600 ; lpm_ff:inst43|dffs[4]                                                                ; lpm_ff:inst12|dffs[10] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.084      ;
; -0.594 ; lpm_ff:inst45|dffs[1]                                                                ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.090      ;
; -0.587 ; lpm_ff:inst43|dffs[3]                                                                ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.097      ;
; -0.585 ; lpm_ff:inst45|dffs[3]                                                                ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.099      ;
; -0.585 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[3]  ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 1.050      ;
; -0.579 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[4]  ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 1.056      ;
; -0.576 ; lpm_ff:inst43|dffs[2]                                                                ; lpm_ff:inst12|dffs[6]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.108      ;
; -0.574 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[9]  ; lpm_ff:inst12|dffs[11] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 1.061      ;
; -0.574 ; lpm_ff:inst43|dffs[1]                                                                ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.110      ;
; -0.571 ; lpm_ff:inst43|dffs[0]                                                                ; lpm_ff:inst12|dffs[4]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.113      ;
; -0.570 ; lpm_ff:inst45|dffs[2]                                                                ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.114      ;
; -0.566 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[5]  ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 1.069      ;
; -0.562 ; lpm_ff:inst45|dffs[4]                                                                ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.122      ;
; -0.562 ; lpm_ff:inst45|dffs[0]                                                                ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.122      ;
; -0.562 ; lpm_ff:inst45|dffs[6]                                                                ; lpm_ff:inst12|dffs[11] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.122      ;
; -0.559 ; lpm_ff:inst45|dffs[1]                                                                ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.125      ;
; -0.557 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[8]  ; lpm_ff:inst12|dffs[10] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 1.078      ;
; -0.550 ; lpm_ff:inst45|dffs[3]                                                                ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.134      ;
; -0.550 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[3]  ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 1.085      ;
; -0.548 ; lpm_ff:inst43|dffs[3]                                                                ; lpm_ff:inst12|dffs[10] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.136      ;
; -0.544 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[4]  ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 1.091      ;
; -0.542 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[7]  ; lpm_ff:inst12|dffs[10] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 1.093      ;
; -0.541 ; lpm_ff:inst43|dffs[2]                                                                ; lpm_ff:inst12|dffs[7]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.143      ;
; -0.540 ; lpm_ff:inst43|dffs[0]                                                                ; lpm_ff:inst12|dffs[5]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.144      ;
; -0.539 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[9]  ; lpm_ff:inst12|dffs[12] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.483      ; 1.096      ;
; -0.539 ; lpm_ff:inst43|dffs[1]                                                                ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.145      ;
; -0.534 ; lpm_ff:inst45|dffs[2]                                                                ; lpm_ff:inst12|dffs[10] ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.150      ;
; -0.531 ; lpm_ff:inst45|dffs[4]                                                                ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.153      ;
; -0.527 ; lpm_ff:inst45|dffs[1]                                                                ; lpm_ff:inst12|dffs[9]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.157      ;
; -0.527 ; lpm_ff:inst45|dffs[0]                                                                ; lpm_ff:inst12|dffs[8]  ; clkFPGA      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 1.532      ; 1.157      ;
+--------+--------------------------------------------------------------------------------------+------------------------+--------------+----------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]'                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                  ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.938 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.521      ;
; -0.930 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.529      ;
; -0.922 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.537      ;
; -0.919 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.540      ;
; -0.917 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.542      ;
; -0.915 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.544      ;
; -0.913 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.546      ;
; -0.792 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.667      ;
; -0.784 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.675      ;
; -0.779 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.680      ;
; -0.777 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.682      ;
; -0.773 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.686      ;
; -0.749 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.710      ;
; -0.745 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.714      ;
; -0.744 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.715      ;
; -0.738 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.721      ;
; -0.714 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.745      ;
; -0.710 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.749      ;
; -0.703 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.756      ;
; -0.683 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.776      ;
; -0.675 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.784      ;
; -0.668 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.791      ;
; -0.648 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.811      ;
; -0.640 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.819      ;
; -0.613 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.846      ;
; -0.605 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.854      ;
; -0.578 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.881      ;
; -0.543 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 0.916      ;
; -0.408 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 1.051      ;
; -0.408 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 1.051      ;
; -0.408 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 1.051      ;
; -0.408 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 1.051      ;
; -0.408 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 1.051      ;
; -0.330 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 1.129      ;
; -0.330 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 1.129      ;
; -0.330 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 1.129      ;
; -0.330 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 1.129      ;
; -0.330 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 1.129      ;
; -0.330 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 1.129      ;
; -0.276 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 1.183      ;
; -0.276 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 1.183      ;
; -0.276 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 1.183      ;
; -0.272 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 1.187      ;
; -0.272 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 1.187      ;
; -0.272 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 1.187      ;
; -0.272 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 1.187      ;
; -0.264 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 1.195      ;
; -0.177 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 1.282      ;
; -0.177 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 0.000        ; 1.307      ; 1.282      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]'                                                                                                                                                     ;
+--------+-----------+---------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                                 ; Latch Clock                                                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.269 ; inst41    ; inst41  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; 0.000        ; 0.484      ; 0.367      ;
+--------+-----------+---------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clkFPGA'                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                          ; Launch Clock                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.974 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.716      ;
; -2.974 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.716      ;
; -2.974 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.716      ;
; -2.974 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.716      ;
; -2.974 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.716      ;
; -2.974 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.716      ;
; -2.974 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.716      ;
; -2.974 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.716      ;
; -2.974 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.716      ;
; -2.974 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.716      ;
; -2.974 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.716      ;
; -2.971 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.845      ;
; -2.971 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.845      ;
; -2.971 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.845      ;
; -2.971 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.845      ;
; -2.971 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.845      ;
; -2.971 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.845      ;
; -2.971 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.845      ;
; -2.971 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.845      ;
; -2.971 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.845      ;
; -2.971 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.845      ;
; -2.971 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.845      ;
; -2.971 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.845      ;
; -2.912 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.654      ;
; -2.912 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.654      ;
; -2.912 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.654      ;
; -2.912 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.654      ;
; -2.912 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.654      ;
; -2.912 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.654      ;
; -2.912 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.654      ;
; -2.912 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.654      ;
; -2.912 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.654      ;
; -2.912 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.654      ;
; -2.912 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.654      ;
; -2.909 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.783      ;
; -2.909 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.783      ;
; -2.909 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.783      ;
; -2.909 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.783      ;
; -2.909 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.783      ;
; -2.909 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.783      ;
; -2.909 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.783      ;
; -2.909 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.783      ;
; -2.909 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.783      ;
; -2.909 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.783      ;
; -2.909 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.783      ;
; -2.909 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.783      ;
; -2.874 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.080     ; 1.826      ;
; -2.849 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.591      ;
; -2.849 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.591      ;
; -2.849 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.591      ;
; -2.849 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.591      ;
; -2.849 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.591      ;
; -2.849 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.591      ;
; -2.849 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.591      ;
; -2.849 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.591      ;
; -2.849 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.591      ;
; -2.849 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.591      ;
; -2.849 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.591      ;
; -2.846 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.720      ;
; -2.846 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.720      ;
; -2.846 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.720      ;
; -2.846 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.720      ;
; -2.846 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.720      ;
; -2.846 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.720      ;
; -2.846 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.720      ;
; -2.846 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.720      ;
; -2.846 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.720      ;
; -2.846 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.720      ;
; -2.846 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.720      ;
; -2.846 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.720      ;
; -2.812 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.080     ; 1.764      ;
; -2.803 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.545      ;
; -2.803 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.545      ;
; -2.803 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.545      ;
; -2.803 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.545      ;
; -2.803 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.545      ;
; -2.803 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.545      ;
; -2.803 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.545      ;
; -2.803 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.545      ;
; -2.803 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.545      ;
; -2.803 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.545      ;
; -2.803 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.545      ;
; -2.800 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.674      ;
; -2.800 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.674      ;
; -2.800 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.674      ;
; -2.800 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.674      ;
; -2.800 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.674      ;
; -2.800 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.674      ;
; -2.800 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.674      ;
; -2.800 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.674      ;
; -2.800 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.674      ;
; -2.800 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.674      ;
; -2.800 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.674      ;
; -2.800 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.158     ; 1.674      ;
; -2.773 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.515      ;
; -2.773 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.515      ;
; -2.773 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.515      ;
; -2.773 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.515      ;
; -2.773 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.515      ;
; -2.773 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 1.000        ; -2.290     ; 1.515      ;
+--------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]'                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                ; Launch Clock                                                                                    ; Latch Clock                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.699 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.914     ; 1.817      ;
; -1.690 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.810      ;
; -1.690 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.810      ;
; -1.690 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.810      ;
; -1.690 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.810      ;
; -1.690 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.810      ;
; -1.690 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.810      ;
; -1.690 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.810      ;
; -1.690 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.810      ;
; -1.690 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.810      ;
; -1.690 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.810      ;
; -1.637 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.914     ; 1.755      ;
; -1.628 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.748      ;
; -1.628 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.748      ;
; -1.628 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.748      ;
; -1.628 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.748      ;
; -1.628 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.748      ;
; -1.628 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.748      ;
; -1.628 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.748      ;
; -1.628 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.748      ;
; -1.628 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.748      ;
; -1.628 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.748      ;
; -1.605 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.721      ;
; -1.605 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.721      ;
; -1.605 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.721      ;
; -1.605 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.721      ;
; -1.605 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.721      ;
; -1.605 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.721      ;
; -1.605 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.721      ;
; -1.605 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.721      ;
; -1.605 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.721      ;
; -1.605 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.721      ;
; -1.605 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.721      ;
; -1.605 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.721      ;
; -1.605 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.721      ;
; -1.605 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.721      ;
; -1.605 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.721      ;
; -1.574 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.914     ; 1.692      ;
; -1.565 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.685      ;
; -1.565 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.685      ;
; -1.565 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.685      ;
; -1.565 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.685      ;
; -1.565 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.685      ;
; -1.565 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.685      ;
; -1.565 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.685      ;
; -1.565 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.685      ;
; -1.565 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.685      ;
; -1.565 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.685      ;
; -1.543 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.659      ;
; -1.543 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.659      ;
; -1.543 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.659      ;
; -1.543 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.659      ;
; -1.543 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.659      ;
; -1.543 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.659      ;
; -1.543 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.659      ;
; -1.543 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.659      ;
; -1.543 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.659      ;
; -1.543 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.659      ;
; -1.543 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.659      ;
; -1.543 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.659      ;
; -1.543 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.659      ;
; -1.543 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.659      ;
; -1.543 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.659      ;
; -1.528 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.914     ; 1.646      ;
; -1.519 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.639      ;
; -1.519 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.639      ;
; -1.519 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.639      ;
; -1.519 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.639      ;
; -1.519 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.639      ;
; -1.519 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.639      ;
; -1.519 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.639      ;
; -1.519 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.639      ;
; -1.519 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.639      ;
; -1.519 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.639      ;
; -1.498 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.914     ; 1.616      ;
; -1.489 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.609      ;
; -1.489 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.609      ;
; -1.489 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.609      ;
; -1.489 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.609      ;
; -1.489 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.609      ;
; -1.489 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.609      ;
; -1.489 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.609      ;
; -1.489 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.609      ;
; -1.489 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.609      ;
; -1.489 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.912     ; 1.609      ;
; -1.480 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.596      ;
; -1.480 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.596      ;
; -1.480 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst12|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.596      ;
; -1.480 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.596      ;
; -1.480 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.596      ;
; -1.480 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.596      ;
; -1.480 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.596      ;
; -1.480 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.596      ;
; -1.480 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.596      ;
; -1.480 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.596      ;
; -1.480 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.596      ;
; -1.480 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.596      ;
; -1.480 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.596      ;
; -1.480 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.596      ;
; -1.480 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 1.000        ; -0.916     ; 1.596      ;
+--------+------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                ; Launch Clock                                                                                    ; Latch Clock                                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.331 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.245      ;
; 0.331 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.245      ;
; 0.331 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.245      ;
; 0.331 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.245      ;
; 0.331 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.245      ;
; 0.331 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.245      ;
; 0.331 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.245      ;
; 0.331 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.245      ;
; 0.331 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.245      ;
; 0.331 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.245      ;
; 0.331 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.245      ;
; 0.331 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.245      ;
; 0.331 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.245      ;
; 0.331 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.245      ;
; 0.331 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.245      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst12|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst12|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst12|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst12|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.409 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_ff:inst13|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.323      ;
; 0.416 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.766      ; 1.334      ;
; 0.416 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.766      ; 1.334      ;
; 0.416 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.766      ; 1.334      ;
; 0.416 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.766      ; 1.334      ;
; 0.416 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.766      ; 1.334      ;
; 0.416 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.766      ; 1.334      ;
; 0.416 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.766      ; 1.334      ;
; 0.416 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.766      ; 1.334      ;
; 0.416 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.766      ; 1.334      ;
; 0.416 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst12|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.766      ; 1.334      ;
; 0.425 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_ff:inst13|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.764      ; 1.341      ;
; 0.463 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.377      ;
; 0.463 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.377      ;
; 0.463 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst12|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.377      ;
; 0.463 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.377      ;
; 0.463 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.377      ;
; 0.463 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.377      ;
; 0.463 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.377      ;
; 0.463 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.377      ;
; 0.463 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.377      ;
; 0.463 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.377      ;
; 0.463 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.377      ;
; 0.463 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.377      ;
; 0.463 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.377      ;
; 0.463 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.377      ;
; 0.463 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.377      ;
; 0.467 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.381      ;
; 0.467 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.381      ;
; 0.467 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst12|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.381      ;
; 0.467 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.381      ;
; 0.467 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.381      ;
; 0.467 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.381      ;
; 0.467 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.381      ;
; 0.467 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.381      ;
; 0.467 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.381      ;
; 0.467 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.381      ;
; 0.467 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.381      ;
; 0.467 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.381      ;
; 0.467 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.381      ;
; 0.467 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.381      ;
; 0.467 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_ff:inst13|dffs[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.381      ;
; 0.473 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.387      ;
; 0.473 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.387      ;
; 0.473 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst12|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.387      ;
; 0.473 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.387      ;
; 0.473 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.387      ;
; 0.473 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.387      ;
; 0.473 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.387      ;
; 0.473 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.387      ;
; 0.473 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.387      ;
; 0.473 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.387      ;
; 0.473 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.387      ;
; 0.473 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.387      ;
; 0.473 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.387      ;
; 0.473 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 0.000        ; 0.762      ; 1.387      ;
+-------+------------------------------------------------------------------------------------------+------------------------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clkFPGA'                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                          ; Launch Clock                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.971 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.773     ; 1.350      ;
; 2.049 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.773     ; 1.428      ;
; 2.049 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.773     ; 1.428      ;
; 2.068 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.369      ;
; 2.068 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.369      ;
; 2.068 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.369      ;
; 2.068 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.369      ;
; 2.068 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.369      ;
; 2.068 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.369      ;
; 2.068 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.369      ;
; 2.068 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.369      ;
; 2.068 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.369      ;
; 2.068 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.369      ;
; 2.068 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.369      ;
; 2.068 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.369      ;
; 2.071 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.240      ;
; 2.071 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.240      ;
; 2.071 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.240      ;
; 2.071 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.240      ;
; 2.071 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.240      ;
; 2.071 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.240      ;
; 2.071 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.240      ;
; 2.071 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.240      ;
; 2.071 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.240      ;
; 2.071 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.240      ;
; 2.071 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.240      ;
; 2.103 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.773     ; 1.482      ;
; 2.107 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.773     ; 1.486      ;
; 2.113 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.773     ; 1.492      ;
; 2.146 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.447      ;
; 2.146 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.447      ;
; 2.146 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.447      ;
; 2.146 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.447      ;
; 2.146 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.447      ;
; 2.146 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.447      ;
; 2.146 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.447      ;
; 2.146 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.447      ;
; 2.146 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.447      ;
; 2.146 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.447      ;
; 2.146 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.447      ;
; 2.146 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.447      ;
; 2.146 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.447      ;
; 2.146 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.447      ;
; 2.146 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.447      ;
; 2.146 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.447      ;
; 2.146 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.447      ;
; 2.146 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.447      ;
; 2.146 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.447      ;
; 2.146 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.447      ;
; 2.146 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.447      ;
; 2.146 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.447      ;
; 2.146 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.447      ;
; 2.146 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.447      ;
; 2.149 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.318      ;
; 2.149 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.318      ;
; 2.149 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.318      ;
; 2.149 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.318      ;
; 2.149 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.318      ;
; 2.149 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.318      ;
; 2.149 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.318      ;
; 2.149 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.318      ;
; 2.149 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.318      ;
; 2.149 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.318      ;
; 2.149 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.318      ;
; 2.149 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.318      ;
; 2.149 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.318      ;
; 2.149 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.318      ;
; 2.149 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.318      ;
; 2.149 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.318      ;
; 2.149 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.318      ;
; 2.149 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.318      ;
; 2.149 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.318      ;
; 2.149 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.318      ;
; 2.149 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.318      ;
; 2.149 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.318      ;
; 2.200 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.773     ; 1.579      ;
; 2.200 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.501      ;
; 2.200 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.501      ;
; 2.200 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[14] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.501      ;
; 2.200 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[15] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.501      ;
; 2.200 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[16] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.501      ;
; 2.200 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[17] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.501      ;
; 2.200 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[18] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.501      ;
; 2.200 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[19] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.501      ;
; 2.200 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[20] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.501      ;
; 2.200 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[21] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.501      ;
; 2.200 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[22] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.501      ;
; 2.200 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[23] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.501      ;
; 2.203 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[1]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.372      ;
; 2.203 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[2]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.372      ;
; 2.203 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[3]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.372      ;
; 2.203 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[4]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.372      ;
; 2.203 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[5]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.372      ;
; 2.203 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[6]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.372      ;
; 2.203 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[7]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.372      ;
; 2.203 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[8]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.372      ;
; 2.203 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[9]  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.372      ;
; 2.203 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.372      ;
; 2.203 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.983     ; 1.372      ;
; 2.204 ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA     ; 0.000        ; -0.851     ; 1.505      ;
+-------+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]'                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                           ; Clock Edge ; Target                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
; -1.807 ; -0.807       ; 1.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ;
; -1.807 ; -0.807       ; 1.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ;
; -1.807 ; -0.807       ; 1.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ;
; -1.807 ; -0.807       ; 1.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ;
; -1.807 ; -0.807       ; 1.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ;
; -1.807 ; -0.807       ; 1.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ;
; -1.807 ; -0.807       ; 1.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ;
; -1.807 ; -0.807       ; 1.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ;
; -1.807 ; -0.807       ; 1.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ;
; -1.807 ; -0.807       ; 1.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ;
; -1.807 ; -0.807       ; 1.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ;
; -1.807 ; -0.807       ; 1.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ;
; -1.807 ; -0.807       ; 1.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ;
; -1.807 ; -0.807       ; 1.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; lpm_counter025:inst1|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ;
; -0.807 ; -0.807       ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                      ;
; -0.807 ; -0.807       ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                      ;
; -0.807 ; -0.807       ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                      ;
; -0.807 ; -0.807       ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                      ;
; -0.807 ; -0.807       ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                      ;
; -0.807 ; -0.807       ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                      ;
; -0.807 ; -0.807       ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                      ;
; -0.807 ; -0.807       ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                      ;
; -0.807 ; -0.807       ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                      ;
; -0.807 ; -0.807       ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                      ;
; -0.807 ; -0.807       ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                      ;
; -0.807 ; -0.807       ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                      ;
; -0.807 ; -0.807       ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                      ;
; -0.807 ; -0.807       ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                      ;
; -0.807 ; -0.807       ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|cout_actual|combout                          ;
; -0.807 ; -0.807       ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|cout_actual|combout                          ;
; -0.807 ; -0.807       ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|inclk[0]                 ;
; -0.807 ; -0.807       ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|inclk[0]                 ;
; -0.807 ; -0.807       ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|outclk                   ;
; -0.807 ; -0.807       ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|outclk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~6|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~6|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~6|datac            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~6|datac            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita0|datab                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita0|datab                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita20|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita20|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita20|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita20|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita21|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita21|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita21|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita21|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita22|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Fall       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita22|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita22|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita22|cout                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita23|cin                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita23|cin                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clkFPGA'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[10]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[10]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[11]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[11]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[9]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|q_a[9]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_dp71:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clkFPGA ; Rise       ; clkFPGA                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[10]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[10]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[11]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[11]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[12]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[12]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[7]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[7]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[8]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[8]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[9]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[9]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[10]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[10]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[11]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[11]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[12]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[12]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[7]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[7]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[8]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[8]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[9]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[9]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[10]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[11]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12]             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[12]             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[13]             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SCK'                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; SCK   ; Rise       ; SCK                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; SCK|combout                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; SCK|combout                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[0]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[0]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[1]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[1]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[2]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[2]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[3]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[3]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[4]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[4]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[5]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[5]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[6]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[6]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[7]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[7]|clk                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[0]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[1]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[1]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[2]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[2]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[3]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[3]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[4]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[4]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[5]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[5]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[6]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[6]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[7]|clk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[7]|clk                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]'                                                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                        ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; -0.984 ; 0.016        ; 1.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst41                                                                         ;
; -0.984 ; 0.016        ; 1.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst41                                                                         ;
; 0.016  ; 0.016        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; 0.016  ; 0.016        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; 0.016  ; 0.016        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst41|clk                                                                     ;
; 0.016  ; 0.016        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst41|clk                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0|datad   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cmpr2|aneb_result_wire[0]~0|datad   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0|dataa            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0|dataa            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cin              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cin              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cout             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0|cin            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0|cin            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0|combout        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0|combout        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|regout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|regout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual|datac                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual|datac                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual|datad                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual|datad                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]'                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                  ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+------------------------+
; -0.871 ; 0.129        ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[0]  ;
; -0.871 ; 0.129        ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[0]  ;
; -0.871 ; 0.129        ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[10] ;
; -0.871 ; 0.129        ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[10] ;
; -0.871 ; 0.129        ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[11] ;
; -0.871 ; 0.129        ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[11] ;
; -0.871 ; 0.129        ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[12] ;
; -0.871 ; 0.129        ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[12] ;
; -0.871 ; 0.129        ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[1]  ;
; -0.871 ; 0.129        ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[1]  ;
; -0.871 ; 0.129        ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[2]  ;
; -0.871 ; 0.129        ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[2]  ;
; -0.871 ; 0.129        ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[3]  ;
; -0.871 ; 0.129        ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[3]  ;
; -0.871 ; 0.129        ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[4]  ;
; -0.871 ; 0.129        ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[4]  ;
; -0.871 ; 0.129        ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[5]  ;
; -0.871 ; 0.129        ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[5]  ;
; -0.871 ; 0.129        ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[6]  ;
; -0.871 ; 0.129        ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[6]  ;
; -0.871 ; 0.129        ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[7]  ;
; -0.871 ; 0.129        ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[7]  ;
; -0.871 ; 0.129        ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[8]  ;
; -0.871 ; 0.129        ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[8]  ;
; -0.871 ; 0.129        ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[9]  ;
; -0.871 ; 0.129        ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst12|dffs[9]  ;
; -0.871 ; 0.129        ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[0]  ;
; -0.871 ; 0.129        ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[0]  ;
; -0.871 ; 0.129        ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[10] ;
; -0.871 ; 0.129        ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[10] ;
; -0.871 ; 0.129        ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[11] ;
; -0.871 ; 0.129        ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[11] ;
; -0.871 ; 0.129        ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[12] ;
; -0.871 ; 0.129        ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[12] ;
; -0.871 ; 0.129        ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[1]  ;
; -0.871 ; 0.129        ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[1]  ;
; -0.871 ; 0.129        ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[2]  ;
; -0.871 ; 0.129        ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[2]  ;
; -0.871 ; 0.129        ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[3]  ;
; -0.871 ; 0.129        ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[3]  ;
; -0.871 ; 0.129        ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[4]  ;
; -0.871 ; 0.129        ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[4]  ;
; -0.871 ; 0.129        ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[5]  ;
; -0.871 ; 0.129        ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[5]  ;
; -0.871 ; 0.129        ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[6]  ;
; -0.871 ; 0.129        ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[6]  ;
; -0.871 ; 0.129        ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[7]  ;
; -0.871 ; 0.129        ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[7]  ;
; -0.871 ; 0.129        ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[8]  ;
; -0.871 ; 0.129        ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[8]  ;
; -0.871 ; 0.129        ; 1.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[9]  ;
; -0.871 ; 0.129        ; 1.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; lpm_ff:inst13|dffs[9]  ;
; 0.129  ; 0.129        ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[0]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[0]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[10]|clk    ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[10]|clk    ;
; 0.129  ; 0.129        ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[11]|clk    ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[11]|clk    ;
; 0.129  ; 0.129        ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[12]|clk    ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[12]|clk    ;
; 0.129  ; 0.129        ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[1]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[1]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[2]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[2]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[3]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[3]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[4]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[4]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[5]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[5]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[6]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[6]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[7]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[7]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[8]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[8]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[9]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst12|dffs[9]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[0]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[0]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[10]|clk    ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[10]|clk    ;
; 0.129  ; 0.129        ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[11]|clk    ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[11]|clk    ;
; 0.129  ; 0.129        ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[12]|clk    ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[12]|clk    ;
; 0.129  ; 0.129        ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[1]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[1]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[2]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[2]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[3]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[3]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[4]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[4]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[5]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[5]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[6]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[6]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; High Pulse Width ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[7]|clk     ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; Rise       ; inst13|dffs[7]|clk     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------+------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                  ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+
; MOSI      ; SCK                                                                                             ; 2.224  ; 2.224  ; Rise       ; SCK                                                                                             ;
; SS        ; SCK                                                                                             ; 2.325  ; 2.325  ; Rise       ; SCK                                                                                             ;
; SCK       ; clkFPGA                                                                                         ; 0.496  ; 0.496  ; Rise       ; clkFPGA                                                                                         ;
; chave     ; clkFPGA                                                                                         ; 0.826  ; 0.826  ; Rise       ; clkFPGA                                                                                         ;
; chave     ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; -0.246 ; -0.246 ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                   ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+
; MOSI      ; SCK                                                                                             ; -2.104 ; -2.104 ; Rise       ; SCK                                                                                             ;
; SS        ; SCK                                                                                             ; -2.205 ; -2.205 ; Rise       ; SCK                                                                                             ;
; SCK       ; clkFPGA                                                                                         ; -0.375 ; -0.375 ; Rise       ; clkFPGA                                                                                         ;
; chave     ; clkFPGA                                                                                         ; -0.606 ; -0.606 ; Rise       ; clkFPGA                                                                                         ;
; chave     ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 1.673  ; 1.673  ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                      ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; PWM1      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; 7.732 ; 7.732 ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ;
; PWM2      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; 7.011 ; 7.011 ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ;
; PWM1      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; 4.131 ;       ; Fall       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ;
; MISO      ; SCK                                                                                             ; 5.808 ; 5.808 ; Fall       ; SCK                                                                                             ;
; PWM1      ; clkFPGA                                                                                         ; 5.768 ; 5.768 ; Rise       ; clkFPGA                                                                                         ;
; PWM2      ; clkFPGA                                                                                         ; 5.704 ; 5.704 ; Rise       ; clkFPGA                                                                                         ;
; LED_ATIV  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 7.902 ; 7.902 ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ;
; chave_out ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 7.784 ; 7.784 ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                              ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; PWM1      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; 6.729 ; 4.131 ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ;
; PWM2      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; 6.156 ; 6.156 ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ;
; PWM1      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; 4.131 ;       ; Fall       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ;
; MISO      ; SCK                                                                                             ; 5.808 ; 5.808 ; Fall       ; SCK                                                                                             ;
; PWM1      ; clkFPGA                                                                                         ; 5.115 ; 5.115 ; Rise       ; clkFPGA                                                                                         ;
; PWM2      ; clkFPGA                                                                                         ; 5.020 ; 5.020 ; Rise       ; clkFPGA                                                                                         ;
; LED_ATIV  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 6.119 ; 6.119 ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ;
; chave_out ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 6.001 ; 6.001 ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; chave      ; LED_ATIV    ; 4.826 ;    ;    ; 4.826 ;
; chave      ; chave_out   ; 4.708 ;    ;    ; 4.708 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; chave      ; LED_ATIV    ; 4.826 ;    ;    ; 4.826 ;
; chave      ; chave_out   ; 4.708 ;    ;    ; 4.708 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                               ;
+--------------------------------------------------------------------------------------------------+----------+----------+----------+---------+---------------------+
; Clock                                                                                            ; Setup    ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------------+----------+----------+----------+---------+---------------------+
; Worst-case Slack                                                                                 ; -7.194   ; -4.491   ; -7.290   ; 0.331   ; -3.237              ;
;  PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; -4.009   ; -2.265   ; -4.755   ; 0.331   ; -1.328              ;
;  SCK                                                                                             ; -1.962   ; -4.491   ; N/A      ; N/A     ; -1.222              ;
;  clkFPGA                                                                                         ; -7.194   ; -2.117   ; -7.290   ; 1.971   ; -1.423              ;
;  lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; -4.958   ; -1.916   ; N/A      ; N/A     ; -3.237              ;
;  lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; -0.721   ; -0.709   ; N/A      ; N/A     ; -1.600              ;
; Design-wide TNS                                                                                  ; -447.073 ; -133.429 ; -290.698 ; 0.0     ; -326.414            ;
;  PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; -43.582  ; -29.212  ; -120.245 ; 0.000   ; -88.080             ;
;  SCK                                                                                             ; -12.241  ; -44.710  ; N/A      ; N/A     ; -21.222             ;
;  clkFPGA                                                                                         ; -355.823 ; -45.642  ; -170.453 ; 0.000   ; -121.454            ;
;  lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; -34.706  ; -13.156  ; N/A      ; N/A     ; -90.058             ;
;  lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; -0.721   ; -0.709   ; N/A      ; N/A     ; -5.600              ;
+--------------------------------------------------------------------------------------------------+----------+----------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                  ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+
; MOSI      ; SCK                                                                                             ; 3.731  ; 3.731  ; Rise       ; SCK                                                                                             ;
; SS        ; SCK                                                                                             ; 3.814  ; 3.814  ; Rise       ; SCK                                                                                             ;
; SCK       ; clkFPGA                                                                                         ; 1.442  ; 1.442  ; Rise       ; clkFPGA                                                                                         ;
; chave     ; clkFPGA                                                                                         ; 1.975  ; 1.975  ; Rise       ; clkFPGA                                                                                         ;
; chave     ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; -0.246 ; -0.246 ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                   ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+
; MOSI      ; SCK                                                                                             ; -2.104 ; -2.104 ; Rise       ; SCK                                                                                             ;
; SS        ; SCK                                                                                             ; -2.205 ; -2.205 ; Rise       ; SCK                                                                                             ;
; SCK       ; clkFPGA                                                                                         ; -0.375 ; -0.375 ; Rise       ; clkFPGA                                                                                         ;
; chave     ; clkFPGA                                                                                         ; -0.606 ; -0.606 ; Rise       ; clkFPGA                                                                                         ;
; chave     ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 3.232  ; 3.232  ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                        ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+
; PWM1      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; 15.393 ; 15.393 ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ;
; PWM2      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; 13.793 ; 13.793 ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ;
; PWM1      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; 8.487  ;        ; Fall       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ;
; MISO      ; SCK                                                                                             ; 11.167 ; 11.167 ; Fall       ; SCK                                                                                             ;
; PWM1      ; clkFPGA                                                                                         ; 11.505 ; 11.505 ; Rise       ; clkFPGA                                                                                         ;
; PWM2      ; clkFPGA                                                                                         ; 10.940 ; 10.940 ; Rise       ; clkFPGA                                                                                         ;
; LED_ATIV  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 15.546 ; 15.546 ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ;
; chave_out ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 15.436 ; 15.436 ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ;
+-----------+-------------------------------------------------------------------------------------------------+--------+--------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                              ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; PWM1      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; 6.729 ; 4.131 ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ;
; PWM2      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; 6.156 ; 6.156 ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ;
; PWM1      ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; 4.131 ;       ; Fall       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ;
; MISO      ; SCK                                                                                             ; 5.808 ; 5.808 ; Fall       ; SCK                                                                                             ;
; PWM1      ; clkFPGA                                                                                         ; 5.115 ; 5.115 ; Rise       ; clkFPGA                                                                                         ;
; PWM2      ; clkFPGA                                                                                         ; 5.020 ; 5.020 ; Rise       ; clkFPGA                                                                                         ;
; LED_ATIV  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 6.119 ; 6.119 ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ;
; chave_out ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 6.001 ; 6.001 ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; chave      ; LED_ATIV    ; 9.327 ;    ;    ; 9.327 ;
; chave      ; chave_out   ; 9.217 ;    ;    ; 9.217 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; chave      ; LED_ATIV    ; 4.826 ;    ;    ; 4.826 ;
; chave      ; chave_out   ; 4.708 ;    ;    ; 4.708 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                      ; To Clock                                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clkFPGA                                                                                         ; clkFPGA                                                                                         ; 2283     ; 0        ; 0        ; 0        ;
; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA                                                                                         ; 415      ; 72       ; 0        ; 0        ;
; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA                                                                                         ; 32       ; 48       ; 0        ; 0        ;
; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA                                                                                         ; 39       ; 39       ; 0        ; 0        ;
; SCK                                                                                             ; clkFPGA                                                                                         ; 128      ; 16       ; 0        ; 0        ;
; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 224      ; 0        ; 0        ; 0        ;
; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; 0        ; 0        ; 0        ; 1        ;
; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; 441      ; 0        ; 0        ; 0        ;
; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; 213      ; 0        ; 0        ; 0        ;
; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; SCK                                                                                             ; 12       ; 12       ; 16       ; 16       ;
; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; SCK                                                                                             ; 0        ; 0        ; 8        ; 0        ;
; SCK                                                                                             ; SCK                                                                                             ; 37       ; 0        ; 48       ; 7        ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                      ; To Clock                                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clkFPGA                                                                                         ; clkFPGA                                                                                         ; 2283     ; 0        ; 0        ; 0        ;
; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA                                                                                         ; 415      ; 72       ; 0        ; 0        ;
; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; clkFPGA                                                                                         ; 32       ; 48       ; 0        ; 0        ;
; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; clkFPGA                                                                                         ; 39       ; 39       ; 0        ; 0        ;
; SCK                                                                                             ; clkFPGA                                                                                         ; 128      ; 16       ; 0        ; 0        ;
; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; 224      ; 0        ; 0        ; 0        ;
; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; 0        ; 0        ; 0        ; 1        ;
; clkFPGA                                                                                         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; 441      ; 0        ; 0        ; 0        ;
; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; 213      ; 0        ; 0        ; 0        ;
; lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]    ; SCK                                                                                             ; 12       ; 12       ; 16       ; 16       ;
; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]          ; SCK                                                                                             ; 0        ; 0        ; 8        ; 0        ;
; SCK                                                                                             ; SCK                                                                                             ; 37       ; 0        ; 48       ; 7        ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                      ; To Clock                                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA                                                                                ; 336      ; 0        ; 0        ; 0        ;
; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 364      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                      ; To Clock                                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; clkFPGA                                                                                ; 336      ; 0        ; 0        ; 0        ;
; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] ; 364      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 101   ; 101  ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 69    ; 69   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 21 16:25:36 2018
Info: Command: quartus_sta projeto3sd -c projeto3sd
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'projeto3sd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0]
    Info (332105): create_clock -period 1.000 -name clkFPGA clkFPGA
    Info (332105): create_clock -period 1.000 -name PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0]
    Info (332105): create_clock -period 1.000 -name lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0]
    Info (332105): create_clock -period 1.000 -name SCK SCK
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita9  from: cin  to: combout
    Info (332098): Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita9  from: cin  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.194
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.194      -355.823 clkFPGA 
    Info (332119):    -4.958       -34.706 lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] 
    Info (332119):    -4.009       -43.582 PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] 
    Info (332119):    -1.962       -12.241 SCK 
    Info (332119):    -0.721        -0.721 lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] 
Info (332146): Worst-case hold slack is -4.491
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.491       -44.710 SCK 
    Info (332119):    -2.265       -29.212 PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] 
    Info (332119):    -2.117       -45.642 clkFPGA 
    Info (332119):    -1.916       -13.156 lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] 
    Info (332119):    -0.709        -0.709 lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] 
Info (332146): Worst-case recovery slack is -7.290
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.290      -170.453 clkFPGA 
    Info (332119):    -4.755      -120.245 PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] 
Info (332146): Worst-case removal slack is 0.680
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.680         0.000 PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] 
    Info (332119):     4.063         0.000 clkFPGA 
Info (332146): Worst-case minimum pulse width slack is -3.237
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.237       -90.058 lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] 
    Info (332119):    -1.600        -5.600 lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] 
    Info (332119):    -1.423      -121.454 clkFPGA 
    Info (332119):    -1.328       -88.080 PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] 
    Info (332119):    -1.222       -21.222 SCK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst22|LPM_COUNTER_component|auto_generated|counter_comb_bita9  from: cin  to: combout
    Info (332098): Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst9|LPM_COUNTER_component|auto_generated|counter_comb_bita9  from: cin  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.902
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.902      -127.651 clkFPGA 
    Info (332119):    -1.830       -12.810 lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] 
    Info (332119):    -1.270       -12.617 PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] 
    Info (332119):    -0.364        -1.948 SCK 
    Info (332119):     0.181         0.000 lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] 
Info (332146): Worst-case hold slack is -2.480
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.480       -25.179 SCK 
    Info (332119):    -1.431       -38.004 clkFPGA 
    Info (332119):    -0.980       -13.773 PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] 
    Info (332119):    -0.938        -6.454 lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] 
    Info (332119):    -0.269        -0.269 lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] 
Info (332146): Worst-case recovery slack is -2.974
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.974       -71.240 clkFPGA 
    Info (332119):    -1.699       -42.674 PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] 
Info (332146): Worst-case removal slack is 0.331
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.331         0.000 PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] 
    Info (332119):     1.971         0.000 clkFPGA 
Info (332146): Worst-case minimum pulse width slack is -1.807
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.807       -41.438 lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_ksk:auto_generated|safe_q[0] 
    Info (332119):    -1.423      -121.454 clkFPGA 
    Info (332119):    -1.222       -21.222 SCK 
    Info (332119):    -0.984        -1.968 lpm_counterSPI:inst3|lpm_counter:LPM_COUNTER_component|cntr_nml:auto_generated|pre_hazard[0] 
    Info (332119):    -0.871       -45.292 PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_mjj:auto_generated|safe_q[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4565 megabytes
    Info: Processing ended: Wed Nov 21 16:25:41 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


