Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Oct 10 17:55:14 2022
| Host         : mitrelab-OptiPlex-5050 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ringoscillator_timing_summary_routed.rpt -pb ringoscillator_timing_summary_routed.pb -rpx ringoscillator_timing_summary_routed.rpx -warn_on_violation
| Design       : ringoscillator
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description               Violations  
---------  --------  ------------------------  ----------  
TIMING-23  Warning   Combinational loop found  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (4)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (4)
---------------------
 There are 4 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R_in3
                            (input port)
  Destination:            R_out3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.124ns  (logic 6.322ns (34.881%)  route 11.802ns (65.119%))
  Logic Levels:           18  (IBUF=1 LUT1=15 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M5                                                0.000     0.000 f  R_in3 (IN)
                         net (fo=0)                   0.000     0.000    R_in3
    M5                   IBUF (Prop_ibuf_I_O)         0.845     0.845 f  R_in3_IBUF_inst/O
                         net (fo=2, routed)           2.493     3.338    led_OBUF[3]
    SLICE_X62Y0          LUT2 (Prop_lut2_I1_O)        0.124     3.462 f  not0000_i_1/O
                         net (fo=1, routed)           0.279     3.741    not0000/X
    SLICE_X62Y0          LUT1 (Prop_lut1_I0_O)        0.124     3.865 r  not0000/Y_INST_0/O
                         net (fo=1, routed)           0.158     4.023    not0001/X
    SLICE_X62Y0          LUT1 (Prop_lut1_I0_O)        0.124     4.147 f  not0001/Y_INST_0/O
                         net (fo=1, routed)           0.433     4.581    not0002/X
    SLICE_X62Y0          LUT1 (Prop_lut1_I0_O)        0.124     4.705 r  not0002/Y_INST_0/O
                         net (fo=1, routed)           0.873     5.577    not0003/X
    SLICE_X63Y0          LUT1 (Prop_lut1_I0_O)        0.124     5.701 f  not0003/Y_INST_0/O
                         net (fo=1, routed)           0.264     5.966    not0004/X
    SLICE_X63Y0          LUT1 (Prop_lut1_I0_O)        0.124     6.090 r  not0004/Y_INST_0/O
                         net (fo=1, routed)           0.149     6.239    not0005/X
    SLICE_X63Y0          LUT1 (Prop_lut1_I0_O)        0.124     6.363 f  not0005/Y_INST_0/O
                         net (fo=1, routed)           0.433     6.796    not0006/X
    SLICE_X63Y0          LUT1 (Prop_lut1_I0_O)        0.124     6.920 r  not0006/Y_INST_0/O
                         net (fo=1, routed)           0.298     7.218    not0007/X
    SLICE_X64Y0          LUT1 (Prop_lut1_I0_O)        0.124     7.342 f  not0007/Y_INST_0/O
                         net (fo=1, routed)           0.286     7.628    not0008/X
    SLICE_X64Y0          LUT1 (Prop_lut1_I0_O)        0.124     7.752 r  not0008/Y_INST_0/O
                         net (fo=1, routed)           0.161     7.913    not0009/X
    SLICE_X64Y0          LUT1 (Prop_lut1_I0_O)        0.124     8.037 f  not0009/Y_INST_0/O
                         net (fo=1, routed)           0.466     8.503    not00010/X
    SLICE_X64Y0          LUT1 (Prop_lut1_I0_O)        0.124     8.627 r  not00010/Y_INST_0/O
                         net (fo=1, routed)           0.873     9.501    not00011/X
    SLICE_X65Y0          LUT1 (Prop_lut1_I0_O)        0.124     9.625 f  not00011/Y_INST_0/O
                         net (fo=1, routed)           0.264     9.889    not00012/X
    SLICE_X65Y0          LUT1 (Prop_lut1_I0_O)        0.124    10.013 r  not00012/Y_INST_0/O
                         net (fo=1, routed)           0.149    10.162    not00013/X
    SLICE_X65Y0          LUT1 (Prop_lut1_I0_O)        0.124    10.286 f  not00013/Y_INST_0/O
                         net (fo=1, routed)           0.433    10.719    not00014/X
    SLICE_X65Y0          LUT1 (Prop_lut1_I0_O)        0.124    10.843 r  not00014/Y_INST_0/O
                         net (fo=2, routed)           3.788    14.631    R_out3_OBUF
    T13                  OBUF (Prop_obuf_I_O)         3.493    18.124 r  R_out3_OBUF_inst/O
                         net (fo=0)                   0.000    18.124    R_out3
    T13                                                               r  R_out3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in1
                            (input port)
  Destination:            R_out1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.858ns  (logic 5.465ns (30.601%)  route 12.393ns (69.399%))
  Logic Levels:           6  (IBUF=1 LUT1=3 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 f  R_in1 (IN)
                         net (fo=0)                   0.000     0.000    R_in1
    H18                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  R_in1_IBUF_inst/O
                         net (fo=2, routed)           5.203     6.664    led_OBUF[1]
    SLICE_X57Y149        LUT2 (Prop_lut2_I1_O)        0.124     6.788 f  not00_i_1/O
                         net (fo=1, routed)           0.264     7.052    not00/X
    SLICE_X57Y149        LUT1 (Prop_lut1_I0_O)        0.124     7.176 r  not00/Y_INST_0/O
                         net (fo=1, routed)           0.149     7.325    not01/X
    SLICE_X57Y149        LUT1 (Prop_lut1_I0_O)        0.124     7.449 f  not01/Y_INST_0/O
                         net (fo=1, routed)           0.433     7.882    not02/X
    SLICE_X57Y149        LUT1 (Prop_lut1_I0_O)        0.124     8.006 r  not02/Y_INST_0/O
                         net (fo=2, routed)           6.344    14.350    R_out1_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.508    17.858 r  R_out1_OBUF_inst/O
                         net (fo=0)                   0.000    17.858    R_out1
    T11                                                               r  R_out1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in2
                            (input port)
  Destination:            R_out2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.158ns  (logic 5.713ns (35.358%)  route 10.445ns (64.642%))
  Logic Levels:           8  (IBUF=1 LUT1=5 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  R_in2 (IN)
                         net (fo=0)                   0.000     0.000    R_in2
    G18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  R_in2_IBUF_inst/O
                         net (fo=2, routed)           3.476     4.940    led_OBUF[2]
    SLICE_X0Y149         LUT2 (Prop_lut2_I1_O)        0.124     5.064 f  not000_i_1/O
                         net (fo=1, routed)           0.492     5.556    not000/X
    SLICE_X1Y149         LUT1 (Prop_lut1_I0_O)        0.124     5.680 r  not000/Y_INST_0/O
                         net (fo=1, routed)           0.264     5.944    not001/X
    SLICE_X1Y149         LUT1 (Prop_lut1_I0_O)        0.124     6.068 f  not001/Y_INST_0/O
                         net (fo=1, routed)           0.659     6.727    not002/X
    SLICE_X0Y149         LUT1 (Prop_lut1_I0_O)        0.124     6.851 r  not002/Y_INST_0/O
                         net (fo=1, routed)           0.158     7.009    not003/X
    SLICE_X0Y149         LUT1 (Prop_lut1_I0_O)        0.124     7.133 f  not003/Y_INST_0/O
                         net (fo=1, routed)           0.433     7.566    not004/X
    SLICE_X0Y149         LUT1 (Prop_lut1_I0_O)        0.124     7.690 r  not004/Y_INST_0/O
                         net (fo=2, routed)           4.962    12.653    R_out2_OBUF
    R11                  OBUF (Prop_obuf_I_O)         3.505    16.158 r  R_out2_OBUF_inst/O
                         net (fo=0)                   0.000    16.158    R_out2
    R11                                                               r  R_out2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in
                            (input port)
  Destination:            R_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.360ns  (logic 6.435ns (41.895%)  route 8.925ns (58.105%))
  Logic Levels:           14  (IBUF=1 LUT1=11 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  R_in (IN)
                         net (fo=0)                   0.000     0.000    R_in
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 f  R_in_IBUF_inst/O
                         net (fo=2, routed)           3.147     4.593    led_OBUF[0]
    SLICE_X0Y0           LUT2 (Prop_lut2_I1_O)        0.124     4.717 f  not0_i_1/O
                         net (fo=1, routed)           0.279     4.997    not0/X
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.124     5.121 r  not0/Y_INST_0/O
                         net (fo=1, routed)           0.158     5.279    not1/X
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.124     5.403 f  not1/Y_INST_0/O
                         net (fo=1, routed)           0.433     5.836    not2/X
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.124     5.960 r  not2/Y_INST_0/O
                         net (fo=1, routed)           0.873     6.833    not3/X
    SLICE_X1Y0           LUT1 (Prop_lut1_I0_O)        0.124     6.957 f  not3/Y_INST_0/O
                         net (fo=1, routed)           0.264     7.221    not4/X
    SLICE_X1Y0           LUT1 (Prop_lut1_I0_O)        0.124     7.345 r  not4/Y_INST_0/O
                         net (fo=1, routed)           0.149     7.494    not5/X
    SLICE_X1Y0           LUT1 (Prop_lut1_I0_O)        0.124     7.618 f  not5/Y_INST_0/O
                         net (fo=1, routed)           0.433     8.051    not6/X
    SLICE_X1Y0           LUT1 (Prop_lut1_I0_O)        0.124     8.175 r  not6/Y_INST_0/O
                         net (fo=1, routed)           0.298     8.473    not7/X
    SLICE_X2Y0           LUT1 (Prop_lut1_I0_O)        0.124     8.597 f  not7/Y_INST_0/O
                         net (fo=1, routed)           0.286     8.884    not8/X
    SLICE_X2Y0           LUT1 (Prop_lut1_I0_O)        0.124     9.008 r  not8/Y_INST_0/O
                         net (fo=1, routed)           0.161     9.169    not9/X
    SLICE_X2Y0           LUT1 (Prop_lut1_I0_O)        0.124     9.293 f  not9/Y_INST_0/O
                         net (fo=1, routed)           0.466     9.759    not10/X
    SLICE_X2Y0           LUT1 (Prop_lut1_I0_O)        0.124     9.883 r  not10/Y_INST_0/O
                         net (fo=2, routed)           1.977    11.860    R_out_OBUF
    U11                  OBUF (Prop_obuf_I_O)         3.501    15.360 r  R_out_OBUF_inst/O
                         net (fo=0)                   0.000    15.360    R_out
    U11                                                               r  R_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in3
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.174ns  (logic 4.363ns (47.560%)  route 4.811ns (52.440%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M5                                                0.000     0.000 r  R_in3 (IN)
                         net (fo=0)                   0.000     0.000    R_in3
    M5                   IBUF (Prop_ibuf_I_O)         0.845     0.845 r  R_in3_IBUF_inst/O
                         net (fo=2, routed)           4.811     5.656    led_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         3.518     9.174 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.174    led[3]
    H15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in2
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.128ns  (logic 4.987ns (69.964%)  route 2.141ns (30.036%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  R_in2 (IN)
                         net (fo=0)                   0.000     0.000    R_in2
    G18                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  R_in2_IBUF_inst/O
                         net (fo=2, routed)           2.141     3.605    led_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         3.523     7.128 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.128    led[2]
    E13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in1
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.126ns  (logic 4.985ns (69.957%)  route 2.141ns (30.043%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  R_in1 (IN)
                         net (fo=0)                   0.000     0.000    R_in1
    H18                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  R_in1_IBUF_inst/O
                         net (fo=2, routed)           2.141     3.602    led_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         3.525     7.126 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.126    led[1]
    F13                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.111ns  (logic 4.970ns (69.892%)  route 2.141ns (30.108%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  R_in (IN)
                         net (fo=0)                   0.000     0.000    R_in
    H14                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  R_in_IBUF_inst/O
                         net (fo=2, routed)           2.141     3.588    led_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         3.523     7.111 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.111    led[0]
    E18                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R_in
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.439ns (75.622%)  route 0.464ns (24.378%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  R_in (IN)
                         net (fo=0)                   0.000     0.000    R_in
    H14                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  R_in_IBUF_inst/O
                         net (fo=2, routed)           0.464     0.679    led_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         1.224     1.903 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.903    led[0]
    E18                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in1
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.918ns  (logic 1.454ns (75.816%)  route 0.464ns (24.184%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  R_in1 (IN)
                         net (fo=0)                   0.000     0.000    R_in1
    H18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  R_in1_IBUF_inst/O
                         net (fo=2, routed)           0.464     0.693    led_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         1.225     1.918 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.918    led[1]
    F13                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in2
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.456ns (75.836%)  route 0.464ns (24.164%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  R_in2 (IN)
                         net (fo=0)                   0.000     0.000    R_in2
    G18                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  R_in2_IBUF_inst/O
                         net (fo=2, routed)           0.464     0.696    led_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         1.224     1.920 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.920    led[2]
    E13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in3
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.331ns  (logic 1.529ns (45.911%)  route 1.802ns (54.089%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M5                                                0.000     0.000 r  R_in3 (IN)
                         net (fo=0)                   0.000     0.000    R_in3
    M5                   IBUF (Prop_ibuf_I_O)         0.310     0.310 r  R_in3_IBUF_inst/O
                         net (fo=2, routed)           1.802     2.112    led_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         1.219     3.331 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.331    led[3]
    H15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in
                            (input port)
  Destination:            R_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.907ns  (logic 1.957ns (39.876%)  route 2.950ns (60.124%))
  Logic Levels:           14  (IBUF=1 LUT1=11 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 f  R_in (IN)
                         net (fo=0)                   0.000     0.000    R_in
    H14                  IBUF (Prop_ibuf_I_O)         0.215     0.215 f  R_in_IBUF_inst/O
                         net (fo=2, routed)           1.301     1.516    led_OBUF[0]
    SLICE_X0Y0           LUT2 (Prop_lut2_I1_O)        0.045     1.561 f  not0_i_1/O
                         net (fo=1, routed)           0.097     1.658    not0/X
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.045     1.703 r  not0/Y_INST_0/O
                         net (fo=1, routed)           0.058     1.761    not1/X
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.045     1.806 f  not1/Y_INST_0/O
                         net (fo=1, routed)           0.137     1.943    not2/X
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.045     1.988 r  not2/Y_INST_0/O
                         net (fo=1, routed)           0.300     2.288    not3/X
    SLICE_X1Y0           LUT1 (Prop_lut1_I0_O)        0.045     2.333 f  not3/Y_INST_0/O
                         net (fo=1, routed)           0.082     2.415    not4/X
    SLICE_X1Y0           LUT1 (Prop_lut1_I0_O)        0.045     2.460 r  not4/Y_INST_0/O
                         net (fo=1, routed)           0.049     2.509    not5/X
    SLICE_X1Y0           LUT1 (Prop_lut1_I0_O)        0.045     2.554 f  not5/Y_INST_0/O
                         net (fo=1, routed)           0.137     2.691    not6/X
    SLICE_X1Y0           LUT1 (Prop_lut1_I0_O)        0.045     2.736 r  not6/Y_INST_0/O
                         net (fo=1, routed)           0.101     2.837    not7/X
    SLICE_X2Y0           LUT1 (Prop_lut1_I0_O)        0.045     2.882 f  not7/Y_INST_0/O
                         net (fo=1, routed)           0.091     2.974    not8/X
    SLICE_X2Y0           LUT1 (Prop_lut1_I0_O)        0.045     3.019 r  not8/Y_INST_0/O
                         net (fo=1, routed)           0.054     3.073    not9/X
    SLICE_X2Y0           LUT1 (Prop_lut1_I0_O)        0.045     3.118 f  not9/Y_INST_0/O
                         net (fo=1, routed)           0.122     3.240    not10/X
    SLICE_X2Y0           LUT1 (Prop_lut1_I0_O)        0.045     3.285 r  not10/Y_INST_0/O
                         net (fo=2, routed)           0.420     3.705    R_out_OBUF
    U11                  OBUF (Prop_obuf_I_O)         1.202     4.907 r  R_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.907    R_out
    U11                                                               r  R_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in2
                            (input port)
  Destination:            R_out2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.275ns  (logic 1.708ns (32.384%)  route 3.567ns (67.616%))
  Logic Levels:           8  (IBUF=1 LUT1=5 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  R_in2 (IN)
                         net (fo=0)                   0.000     0.000    R_in2
    G18                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  R_in2_IBUF_inst/O
                         net (fo=2, routed)           1.334     1.566    led_OBUF[2]
    SLICE_X0Y149         LUT2 (Prop_lut2_I1_O)        0.045     1.611 f  not000_i_1/O
                         net (fo=1, routed)           0.155     1.766    not000/X
    SLICE_X1Y149         LUT1 (Prop_lut1_I0_O)        0.045     1.811 r  not000/Y_INST_0/O
                         net (fo=1, routed)           0.082     1.893    not001/X
    SLICE_X1Y149         LUT1 (Prop_lut1_I0_O)        0.045     1.938 f  not001/Y_INST_0/O
                         net (fo=1, routed)           0.223     2.161    not002/X
    SLICE_X0Y149         LUT1 (Prop_lut1_I0_O)        0.045     2.206 r  not002/Y_INST_0/O
                         net (fo=1, routed)           0.058     2.264    not003/X
    SLICE_X0Y149         LUT1 (Prop_lut1_I0_O)        0.045     2.309 f  not003/Y_INST_0/O
                         net (fo=1, routed)           0.137     2.446    not004/X
    SLICE_X0Y149         LUT1 (Prop_lut1_I0_O)        0.045     2.491 r  not004/Y_INST_0/O
                         net (fo=2, routed)           1.577     4.069    R_out2_OBUF
    R11                  OBUF (Prop_obuf_I_O)         1.207     5.275 r  R_out2_OBUF_inst/O
                         net (fo=0)                   0.000     5.275    R_out2
    R11                                                               r  R_out2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in3
                            (input port)
  Destination:            R_out3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.436ns  (logic 2.224ns (34.562%)  route 4.211ns (65.438%))
  Logic Levels:           18  (IBUF=1 LUT1=15 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M5                                                0.000     0.000 f  R_in3 (IN)
                         net (fo=0)                   0.000     0.000    R_in3
    M5                   IBUF (Prop_ibuf_I_O)         0.310     0.310 f  R_in3_IBUF_inst/O
                         net (fo=2, routed)           1.010     1.320    led_OBUF[3]
    SLICE_X62Y0          LUT2 (Prop_lut2_I1_O)        0.045     1.365 f  not0000_i_1/O
                         net (fo=1, routed)           0.097     1.462    not0000/X
    SLICE_X62Y0          LUT1 (Prop_lut1_I0_O)        0.045     1.507 r  not0000/Y_INST_0/O
                         net (fo=1, routed)           0.058     1.565    not0001/X
    SLICE_X62Y0          LUT1 (Prop_lut1_I0_O)        0.045     1.610 f  not0001/Y_INST_0/O
                         net (fo=1, routed)           0.137     1.748    not0002/X
    SLICE_X62Y0          LUT1 (Prop_lut1_I0_O)        0.045     1.793 r  not0002/Y_INST_0/O
                         net (fo=1, routed)           0.300     2.093    not0003/X
    SLICE_X63Y0          LUT1 (Prop_lut1_I0_O)        0.045     2.138 f  not0003/Y_INST_0/O
                         net (fo=1, routed)           0.082     2.220    not0004/X
    SLICE_X63Y0          LUT1 (Prop_lut1_I0_O)        0.045     2.265 r  not0004/Y_INST_0/O
                         net (fo=1, routed)           0.049     2.314    not0005/X
    SLICE_X63Y0          LUT1 (Prop_lut1_I0_O)        0.045     2.359 f  not0005/Y_INST_0/O
                         net (fo=1, routed)           0.137     2.496    not0006/X
    SLICE_X63Y0          LUT1 (Prop_lut1_I0_O)        0.045     2.541 r  not0006/Y_INST_0/O
                         net (fo=1, routed)           0.101     2.642    not0007/X
    SLICE_X64Y0          LUT1 (Prop_lut1_I0_O)        0.045     2.687 f  not0007/Y_INST_0/O
                         net (fo=1, routed)           0.091     2.778    not0008/X
    SLICE_X64Y0          LUT1 (Prop_lut1_I0_O)        0.045     2.823 r  not0008/Y_INST_0/O
                         net (fo=1, routed)           0.054     2.877    not0009/X
    SLICE_X64Y0          LUT1 (Prop_lut1_I0_O)        0.045     2.922 f  not0009/Y_INST_0/O
                         net (fo=1, routed)           0.122     3.044    not00010/X
    SLICE_X64Y0          LUT1 (Prop_lut1_I0_O)        0.045     3.089 r  not00010/Y_INST_0/O
                         net (fo=1, routed)           0.299     3.389    not00011/X
    SLICE_X65Y0          LUT1 (Prop_lut1_I0_O)        0.045     3.434 f  not00011/Y_INST_0/O
                         net (fo=1, routed)           0.082     3.516    not00012/X
    SLICE_X65Y0          LUT1 (Prop_lut1_I0_O)        0.045     3.561 r  not00012/Y_INST_0/O
                         net (fo=1, routed)           0.049     3.610    not00013/X
    SLICE_X65Y0          LUT1 (Prop_lut1_I0_O)        0.045     3.655 f  not00013/Y_INST_0/O
                         net (fo=1, routed)           0.137     3.792    not00014/X
    SLICE_X65Y0          LUT1 (Prop_lut1_I0_O)        0.045     3.837 r  not00014/Y_INST_0/O
                         net (fo=2, routed)           1.404     5.242    R_out3_OBUF
    T13                  OBUF (Prop_obuf_I_O)         1.194     6.436 r  R_out3_OBUF_inst/O
                         net (fo=0)                   0.000     6.436    R_out3
    T13                                                               r  R_out3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R_in1
                            (input port)
  Destination:            R_out1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.532ns  (logic 1.618ns (24.767%)  route 4.914ns (75.233%))
  Logic Levels:           6  (IBUF=1 LUT1=3 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 f  R_in1 (IN)
                         net (fo=0)                   0.000     0.000    R_in1
    H18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  R_in1_IBUF_inst/O
                         net (fo=2, routed)           2.261     2.490    led_OBUF[1]
    SLICE_X57Y149        LUT2 (Prop_lut2_I1_O)        0.045     2.535 f  not00_i_1/O
                         net (fo=1, routed)           0.082     2.617    not00/X
    SLICE_X57Y149        LUT1 (Prop_lut1_I0_O)        0.045     2.662 r  not00/Y_INST_0/O
                         net (fo=1, routed)           0.049     2.711    not01/X
    SLICE_X57Y149        LUT1 (Prop_lut1_I0_O)        0.045     2.756 f  not01/Y_INST_0/O
                         net (fo=1, routed)           0.137     2.893    not02/X
    SLICE_X57Y149        LUT1 (Prop_lut1_I0_O)        0.045     2.938 r  not02/Y_INST_0/O
                         net (fo=2, routed)           2.385     5.323    R_out1_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.209     6.532 r  R_out1_OBUF_inst/O
                         net (fo=0)                   0.000     6.532    R_out1
    T11                                                               r  R_out1 (OUT)
  -------------------------------------------------------------------    -------------------





