0.6
2016.4
Jan 23 2017
19:37:30
D:/Computer Architecture/My-CPU/project_2/project_2.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/ctrl.v,1393645206,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/defines.v,ctrl,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/defines.v,1393748686,verilog,,,,,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/div.v,1393725174,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/defines.v,div,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/ex.v,1394940272,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/defines.v,ex,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/ex_mem.v,1393685542,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/defines.v,ex_mem,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/hilo_reg.v,1392001756,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/defines.v,hilo_reg,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/id.v,1496684604,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/defines.v,id,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/id_ex.v,1394808404,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/defines.v,id_ex,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/if_id.v,1393429266,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/defines.v,if_id,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/inst_rom.v,1496684925,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/defines.v,inst_rom,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/mem.v,1393209942,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/defines.v,mem,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/mem_wb.v,1393429470,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/defines.v,mem_wb,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/openmips.v,1396151540,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/defines.v,openmips,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/openmips_min_sopc.v,1396151574,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/defines.v,openmips_min_sopc,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/openmips_min_sopc_tb.v,1496686522,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/defines.v,openmips_min_sopc_tb,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/pc_reg.v,1396151500,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/defines.v,pc_reg,,,,,,,,
D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/regfile.v,1496685963,verilog,,,D:/Computer Architecture/My-CPU/project_2/project_2.srcs/sources_1/imports/Chapter8/defines.v,regfile,,,,,,,,
