
-- VHDL Instantiation Created from source file display_test.vhd -- 15:41:21 11/11/2018
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT display_test
	PORT(
		CLK : IN std_logic;          
		AN0 : OUT std_logic;
		AN1 : OUT std_logic;
		AN2 : OUT std_logic;
		AN3 : OUT std_logic;
		CA : OUT std_logic;
		CB : OUT std_logic;
		CC : OUT std_logic;
		CD : OUT std_logic;
		CE : OUT std_logic;
		CF : OUT std_logic;
		CG : OUT std_logic;
		DP : OUT std_logic
		);
	END COMPONENT;

	Inst_display_test: display_test PORT MAP(
		AN0 => ,
		AN1 => ,
		AN2 => ,
		AN3 => ,
		CA => ,
		CB => ,
		CC => ,
		CD => ,
		CE => ,
		CF => ,
		CG => ,
		DP => ,
		CLK => 
	);


