{
    "CMSSW_7_2_THREADED_X_2014-09-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-18-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-09-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-17-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-17-0200": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-09-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-18-0200": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_2_ROOT6_X_2014-09-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-11-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-09-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-14-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-16-0200": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-09-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-09-17-1600": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-17-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-11-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_3_X_2014-09-16-1900": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-12-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-13-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-14-0200": "slc5_amd64_gcc462", 
    "CMSSW_5_3_X_2014-09-13-0200": "slc5_amd64_gcc462", 
    "CMSSW_7_2_ROOT6_X_2014-09-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-13-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-12-0200": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-13-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-14-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-09-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-13-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-15-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_THREADED_X_2014-09-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-16-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-13-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-14-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-16-0200": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-09-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-15-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-09-13-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-14-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-16-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-09-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-18-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-14-1400": "slc5_amd64_gcc462", 
    "CMSSW_7_2_CLANG_X_2014-09-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-12-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-17-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-13-0200": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-09-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-15-0200": "slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-16-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-09-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-13-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-15-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-09-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-12-0200": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_2_X_2014-09-12-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-16-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-17-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-09-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-12-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-14-0200": "slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-11-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-09-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-12-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-17-0200": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-09-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-17-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-16-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-11-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-14-1400": "slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2014-09-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-13-0200": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-09-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-16-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-15-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-12-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-09-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-15-1500": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-15-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-17-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-09-17-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-17-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-11-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_3_ROOT6_X_2014-09-18-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-18-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-09-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-11-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-17-1400": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_2_THREADED_X_2014-09-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-15-0200": "slc5_amd64_gcc472,slc6_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-09-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-11-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-12-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-12-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-17-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-16-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-14-1400": "slc6_amd64_gcc481"
}