Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Jun 07 14:50:06 2017
| Host         : DESKTOP-EEMGN0L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file task_design_1_wrapper_timing_summary_routed.rpt -rpx task_design_1_wrapper_timing_summary_routed.rpx
| Design       : task_design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1038 register/latch pins with no clock driven by root clock pin: task_design_1_i/FSM_max_common_divisor_0/U0/C_S_reg[0]/Q (HIGH)

 There are 1038 register/latch pins with no clock driven by root clock pin: task_design_1_i/FSM_max_common_divisor_0/U0/C_S_reg[1]/Q (HIGH)

 There are 1038 register/latch pins with no clock driven by root clock pin: task_design_1_i/FSM_max_common_divisor_0/U0/C_S_reg[2]/Q (HIGH)

 There are 1000 register/latch pins with no clock driven by root clock pin: task_design_1_i/FSM_max_common_divisor_0/U0/count_reg[0]/Q (HIGH)

 There are 1000 register/latch pins with no clock driven by root clock pin: task_design_1_i/FSM_max_common_divisor_0/U0/count_reg[1]/Q (HIGH)

 There are 1000 register/latch pins with no clock driven by root clock pin: task_design_1_i/FSM_max_common_divisor_0/U0/count_reg[2]/Q (HIGH)

 There are 1000 register/latch pins with no clock driven by root clock pin: task_design_1_i/FSM_max_common_divisor_0/U0/count_reg[3]/Q (HIGH)

 There are 1000 register/latch pins with no clock driven by root clock pin: task_design_1_i/FSM_max_common_divisor_0/U0/count_reg[4]/Q (HIGH)

 There are 1000 register/latch pins with no clock driven by root clock pin: task_design_1_i/FSM_max_common_divisor_0/U0/count_reg[5]/Q (HIGH)

 There are 1000 register/latch pins with no clock driven by root clock pin: task_design_1_i/FSM_max_common_divisor_0/U0/count_reg[6]/Q (HIGH)

 There are 1000 register/latch pins with no clock driven by root clock pin: task_design_1_i/FSM_max_common_divisor_0/U0/count_reg[7]/Q (HIGH)

 There are 1000 register/latch pins with no clock driven by root clock pin: task_design_1_i/FSM_max_common_divisor_0/U0/count_reg[8]/Q (HIGH)

 There are 1000 register/latch pins with no clock driven by root clock pin: task_design_1_i/FSM_max_common_divisor_0/U0/count_reg[9]/Q (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: task_design_1_i/VGA_for_block_0/U0/divider/divided_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1283 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2583 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.713     -275.471                    771                 5750        0.057        0.000                      0                 5750        3.000        0.000                       0                  2886  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                            ------------       ----------      --------------
clk                                                              {0.000 5.000}      10.000          100.000         
  clk_out1_task_design_1_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_task_design_1_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
sys_clk_pin                                                      {0.000 5.000}      10.000          100.000         
  clk_out1_task_design_1_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
  clkfbout_task_design_1_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_task_design_1_clk_wiz_1_0                                  -5.713     -275.471                    771                 5456        0.131        0.000                      0                 5456        3.950        0.000                       0                  2585  
  clkfbout_task_design_1_clk_wiz_1_0                                                                                                                                                                               8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_task_design_1_clk_wiz_1_0_1                                -5.712     -274.814                    770                 5456        0.131        0.000                      0                 5456        3.950        0.000                       0                  2585  
  clkfbout_task_design_1_clk_wiz_1_0_1                                                                                                                                                                             8.408        0.000                       0                     3  
task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         14.417        0.000                      0                  245        0.145        0.000                      0                  245       15.896        0.000                       0                   256  
task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       13.197        0.000                      0                   48        0.260        0.000                      0                   48       16.166        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_task_design_1_clk_wiz_1_0_1  clk_out1_task_design_1_clk_wiz_1_0         -5.713     -275.471                    771                 5456        0.057        0.000                      0                 5456  
clk_out1_task_design_1_clk_wiz_1_0    clk_out1_task_design_1_clk_wiz_1_0_1       -5.713     -275.471                    771                 5456        0.057        0.000                      0                 5456  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                       From Clock                                                       To Clock                                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                       ----------                                                       --------                                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       14.821        0.000                      0                    1       17.433        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_task_design_1_clk_wiz_1_0
  To Clock:  clk_out1_task_design_1_clk_wiz_1_0

Setup :          771  Failing Endpoints,  Worst Slack       -5.713ns,  Total Violation     -275.471ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.713ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        15.629ns  (logic 7.330ns (46.900%)  route 8.299ns (53.100%))
  Logic Levels:           40  (CARRY4=24 LUT2=2 LUT3=7 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.835 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.835    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.992 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2/O[0]
                         net (fo=3, routed)           0.285    13.277    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2_n_7
    SLICE_X45Y105        LUT2 (Prop_lut2_I0_O)        0.209    13.486 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5/O
                         net (fo=1, routed)           0.470    13.956    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.053 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4/O
                         net (fo=1, routed)           0.270    14.323    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.097    14.420 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3/O
                         net (fo=6, routed)           0.332    14.753    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3_n_0
    SLICE_X41Y103        LUT6 (Prop_lut6_I3_O)        0.097    14.850 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_3/O
                         net (fo=1, routed)           0.294    15.144    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_3_n_0
    SLICE_X41Y103        LUT5 (Prop_lut5_I2_O)        0.097    15.241 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_1/O
                         net (fo=1, routed)           0.000    15.241    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_1_n_0
    SLICE_X41Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.128     9.224    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X41Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]/C
                         clock pessimism              0.346     9.570    
                         clock uncertainty           -0.074     9.495    
    SLICE_X41Y103        FDRE (Setup_fdre_C_D)        0.032     9.527    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]
  -------------------------------------------------------------------
                         required time                          9.527    
                         arrival time                         -15.241    
  -------------------------------------------------------------------
                         slack                                 -5.713    

Slack (VIOLATED) :        -5.640ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        15.556ns  (logic 7.330ns (47.120%)  route 8.226ns (52.880%))
  Logic Levels:           40  (CARRY4=24 LUT2=2 LUT3=7 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.835 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.835    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.992 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2/O[0]
                         net (fo=3, routed)           0.285    13.277    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2_n_7
    SLICE_X45Y105        LUT2 (Prop_lut2_I0_O)        0.209    13.486 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5/O
                         net (fo=1, routed)           0.470    13.956    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.053 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4/O
                         net (fo=1, routed)           0.270    14.323    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.097    14.420 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3/O
                         net (fo=6, routed)           0.458    14.878    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3_n_0
    SLICE_X37Y105        LUT6 (Prop_lut6_I5_O)        0.097    14.975 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[8]_i_2/O
                         net (fo=1, routed)           0.096    15.071    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[8]_i_2_n_0
    SLICE_X37Y105        LUT6 (Prop_lut6_I2_O)        0.097    15.168 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[8]_i_1/O
                         net (fo=1, routed)           0.000    15.168    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[8]_i_1_n_0
    SLICE_X37Y105        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.130     9.226    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X37Y105        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[8]/C
                         clock pessimism              0.346     9.572    
                         clock uncertainty           -0.074     9.497    
    SLICE_X37Y105        FDRE (Setup_fdre_C_D)        0.030     9.527    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[8]
  -------------------------------------------------------------------
                         required time                          9.527    
                         arrival time                         -15.168    
  -------------------------------------------------------------------
                         slack                                 -5.640    

Slack (VIOLATED) :        -5.637ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        15.554ns  (logic 7.330ns (47.126%)  route 8.224ns (52.874%))
  Logic Levels:           40  (CARRY4=24 LUT2=2 LUT3=8 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.835 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.835    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.992 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2/O[0]
                         net (fo=3, routed)           0.285    13.277    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2_n_7
    SLICE_X45Y105        LUT2 (Prop_lut2_I0_O)        0.209    13.486 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5/O
                         net (fo=1, routed)           0.470    13.956    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.053 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4/O
                         net (fo=1, routed)           0.270    14.323    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.097    14.420 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3/O
                         net (fo=6, routed)           0.361    14.781    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I2_O)        0.097    14.878 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[5]_i_2/O
                         net (fo=1, routed)           0.191    15.069    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next0[5]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.097    15.166 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[5]_i_1/O
                         net (fo=1, routed)           0.000    15.166    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[5]_i_1_n_0
    SLICE_X37Y102        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.130     9.226    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X37Y102        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[5]/C
                         clock pessimism              0.346     9.572    
                         clock uncertainty           -0.074     9.497    
    SLICE_X37Y102        FDRE (Setup_fdre_C_D)        0.032     9.529    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[5]
  -------------------------------------------------------------------
                         required time                          9.529    
                         arrival time                         -15.166    
  -------------------------------------------------------------------
                         slack                                 -5.637    

Slack (VIOLATED) :        -5.571ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        15.503ns  (logic 7.330ns (47.282%)  route 8.173ns (52.718%))
  Logic Levels:           40  (CARRY4=24 LUT2=2 LUT3=7 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 9.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.835 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.835    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.992 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2/O[0]
                         net (fo=3, routed)           0.285    13.277    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2_n_7
    SLICE_X45Y105        LUT2 (Prop_lut2_I0_O)        0.209    13.486 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5/O
                         net (fo=1, routed)           0.470    13.956    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.053 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4/O
                         net (fo=1, routed)           0.270    14.323    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.097    14.420 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3/O
                         net (fo=6, routed)           0.310    14.731    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3_n_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I5_O)        0.097    14.828 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_3/O
                         net (fo=1, routed)           0.190    15.018    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_3_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I2_O)        0.097    15.115 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_1/O
                         net (fo=1, routed)           0.000    15.115    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_1_n_0
    SLICE_X43Y104        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.126     9.222    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X43Y104        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]/C
                         clock pessimism              0.364     9.586    
                         clock uncertainty           -0.074     9.511    
    SLICE_X43Y104        FDRE (Setup_fdre_C_D)        0.032     9.543    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]
  -------------------------------------------------------------------
                         required time                          9.543    
                         arrival time                         -15.115    
  -------------------------------------------------------------------
                         slack                                 -5.571    

Slack (VIOLATED) :        -5.536ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        15.452ns  (logic 7.330ns (47.437%)  route 8.122ns (52.563%))
  Logic Levels:           40  (CARRY4=24 LUT2=2 LUT3=8 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.835 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.835    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.992 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2/O[0]
                         net (fo=3, routed)           0.285    13.277    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2_n_7
    SLICE_X45Y105        LUT2 (Prop_lut2_I0_O)        0.209    13.486 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5/O
                         net (fo=1, routed)           0.470    13.956    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.053 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4/O
                         net (fo=1, routed)           0.270    14.323    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.097    14.420 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3/O
                         net (fo=6, routed)           0.356    14.776    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3_n_0
    SLICE_X39Y105        LUT6 (Prop_lut6_I4_O)        0.097    14.873 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_2/O
                         net (fo=1, routed)           0.094    14.967    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_2_n_0
    SLICE_X39Y105        LUT3 (Prop_lut3_I1_O)        0.097    15.064 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_1/O
                         net (fo=1, routed)           0.000    15.064    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next[4]
    SLICE_X39Y105        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.128     9.224    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X39Y105        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[4]/C
                         clock pessimism              0.346     9.570    
                         clock uncertainty           -0.074     9.495    
    SLICE_X39Y105        FDRE (Setup_fdre_C_D)        0.032     9.527    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[4]
  -------------------------------------------------------------------
                         required time                          9.527    
                         arrival time                         -15.064    
  -------------------------------------------------------------------
                         slack                                 -5.536    

Slack (VIOLATED) :        -5.472ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        15.404ns  (logic 7.330ns (47.586%)  route 8.074ns (52.414%))
  Logic Levels:           40  (CARRY4=24 LUT2=2 LUT3=7 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 9.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.835 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.835    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.992 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2/O[0]
                         net (fo=3, routed)           0.285    13.277    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2_n_7
    SLICE_X45Y105        LUT2 (Prop_lut2_I0_O)        0.209    13.486 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5/O
                         net (fo=1, routed)           0.470    13.956    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.053 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4/O
                         net (fo=1, routed)           0.270    14.323    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.097    14.420 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3/O
                         net (fo=6, routed)           0.211    14.632    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.729 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[7]_i_2/O
                         net (fo=1, routed)           0.190    14.918    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[7]_i_2_n_0
    SLICE_X43Y103        LUT5 (Prop_lut5_I2_O)        0.097    15.015 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[7]_i_1/O
                         net (fo=1, routed)           0.000    15.015    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[7]_i_1_n_0
    SLICE_X43Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.126     9.222    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X43Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[7]/C
                         clock pessimism              0.364     9.586    
                         clock uncertainty           -0.074     9.511    
    SLICE_X43Y103        FDRE (Setup_fdre_C_D)        0.032     9.543    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[7]
  -------------------------------------------------------------------
                         required time                          9.543    
                         arrival time                         -15.015    
  -------------------------------------------------------------------
                         slack                                 -5.472    

Slack (VIOLATED) :        -4.625ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.541ns  (logic 6.967ns (47.913%)  route 7.574ns (52.087%))
  Logic Levels:           36  (CARRY4=23 LUT2=1 LUT3=7 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.802 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/O[0]
                         net (fo=2, routed)           0.606    12.408    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_7
    SLICE_X42Y106        LUT3 (Prop_lut3_I2_O)        0.224    12.632 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_8/O
                         net (fo=1, routed)           0.000    12.632    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_8_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.034 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_2/CO[3]
                         net (fo=10, routed)          0.590    13.624    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_2_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.097    13.721 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_3/O
                         net (fo=1, routed)           0.334    14.056    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next0[2]
    SLICE_X41Y102        LUT5 (Prop_lut5_I3_O)        0.097    14.153 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_1/O
                         net (fo=1, routed)           0.000    14.153    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next[2]
    SLICE_X41Y102        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.128     9.224    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X41Y102        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]/C
                         clock pessimism              0.346     9.570    
                         clock uncertainty           -0.074     9.495    
    SLICE_X41Y102        FDRE (Setup_fdre_C_D)        0.032     9.527    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]
  -------------------------------------------------------------------
                         required time                          9.527    
                         arrival time                         -14.153    
  -------------------------------------------------------------------
                         slack                                 -4.625    

Slack (VIOLATED) :        -4.604ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.560ns  (logic 7.071ns (48.566%)  route 7.489ns (51.434%))
  Logic Levels:           37  (CARRY4=23 LUT2=1 LUT3=8 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 9.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481    12.914 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/O[3]
                         net (fo=4, routed)           0.554    13.469    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_4
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.222    13.691 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[3]_i_3/O
                         net (fo=1, routed)           0.186    13.877    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[3]_i_3_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I4_O)        0.097    13.974 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[3]_i_2/O
                         net (fo=1, routed)           0.101    14.075    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[3]_i_2_n_0
    SLICE_X44Y103        LUT3 (Prop_lut3_I1_O)        0.097    14.172 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[3]_i_1/O
                         net (fo=1, routed)           0.000    14.172    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next[3]
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.126     9.222    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[3]/C
                         clock pessimism              0.390     9.612    
                         clock uncertainty           -0.074     9.537    
    SLICE_X44Y103        FDRE (Setup_fdre_C_D)        0.030     9.567    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[3]
  -------------------------------------------------------------------
                         required time                          9.567    
                         arrival time                         -14.172    
  -------------------------------------------------------------------
                         slack                                 -4.604    

Slack (VIOLATED) :        -4.600ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.516ns  (logic 6.967ns (47.996%)  route 7.549ns (52.004%))
  Logic Levels:           36  (CARRY4=23 LUT2=1 LUT3=8 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.802 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/O[0]
                         net (fo=2, routed)           0.606    12.408    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_7
    SLICE_X42Y106        LUT3 (Prop_lut3_I2_O)        0.224    12.632 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_8/O
                         net (fo=1, routed)           0.000    12.632    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_8_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.034 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_2/CO[3]
                         net (fo=10, routed)          0.483    13.517    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_2_n_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I3_O)        0.097    13.614 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[0]_i_2/O
                         net (fo=1, routed)           0.416    14.031    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[0]_i_2_n_0
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.097    14.128 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[0]_i_1/O
                         net (fo=1, routed)           0.000    14.128    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next[0]
    SLICE_X41Y102        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.128     9.224    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X41Y102        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[0]/C
                         clock pessimism              0.346     9.570    
                         clock uncertainty           -0.074     9.495    
    SLICE_X41Y102        FDRE (Setup_fdre_C_D)        0.032     9.527    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[0]
  -------------------------------------------------------------------
                         required time                          9.527    
                         arrival time                         -14.128    
  -------------------------------------------------------------------
                         slack                                 -4.600    

Slack (VIOLATED) :        -4.448ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.405ns  (logic 6.967ns (48.364%)  route 7.438ns (51.636%))
  Logic Levels:           36  (CARRY4=23 LUT2=1 LUT3=7 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 9.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.802 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/O[0]
                         net (fo=2, routed)           0.606    12.408    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_7
    SLICE_X42Y106        LUT3 (Prop_lut3_I2_O)        0.224    12.632 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_8/O
                         net (fo=1, routed)           0.000    12.632    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_8_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.034 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_2/CO[3]
                         net (fo=10, routed)          0.594    13.628    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_2_n_0
    SLICE_X43Y103        LUT5 (Prop_lut5_I0_O)        0.097    13.725 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]_i_2/O
                         net (fo=1, routed)           0.195    13.920    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next0[1]
    SLICE_X44Y103        LUT5 (Prop_lut5_I3_O)        0.097    14.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]_i_1/O
                         net (fo=1, routed)           0.000    14.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next[1]
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.126     9.222    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                         clock pessimism              0.390     9.612    
                         clock uncertainty           -0.074     9.537    
    SLICE_X44Y103        FDRE (Setup_fdre_C_D)        0.032     9.569    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]
  -------------------------------------------------------------------
                         required time                          9.569    
                         arrival time                         -14.017    
  -------------------------------------------------------------------
                         slack                                 -4.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.560    -0.604    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X55Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/Q
                         net (fo=1, routed)           0.079    -0.384    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[11]
    SLICE_X54Y85         LUT5 (Prop_lut5_I4_O)        0.045    -0.339 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]
    SLICE_X54Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.829    -0.844    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X54Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                         clock pessimism              0.253    -0.591    
    SLICE_X54Y85         FDRE (Hold_fdre_C_D)         0.121    -0.470    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[31].GPIO2_DBus_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.923%)  route 0.056ns (23.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.562    -0.602    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y88         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[31].GPIO2_DBus_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[31].GPIO2_DBus_i_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.405    task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[31].GPIO2_DBus_i_reg
    SLICE_X52Y88         LUT6 (Prop_lut6_I0_O)        0.045    -0.360 r  task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    task_design_1_i/axi_gpio_0/U0/ip2bus_data[31]
    SLICE_X52Y88         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.832    -0.841    task_design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X52Y88         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X52Y88         FDRE (Hold_fdre_C_D)         0.092    -0.497    task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.902%)  route 0.055ns (28.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.558    -0.606    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X53Y82         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.055    -0.410    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[31]
    SLICE_X52Y82         FDRE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.826    -0.847    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X52Y82         FDRE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[0]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X52Y82         FDRE (Hold_fdre_C_D)         0.046    -0.547    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.132%)  route 0.146ns (50.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.557    -0.607    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X36Y75         FDSE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDSE (Prop_fdse_C_Q)         0.141    -0.466 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[18]/Q
                         net (fo=4, routed)           0.146    -0.320    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S62_in
    SLICE_X34Y74         SRL16E                                       r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.825    -0.848    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X34Y74         SRL16E                                       r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4/CLK
                         clock pessimism              0.275    -0.573    
    SLICE_X34Y74         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.458    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[10].GPIO2_DBus_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.559    -0.605    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y82         FDSE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.378    task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio2_io_t[21]
    SLICE_X56Y82         LUT5 (Prop_lut5_I0_O)        0.045    -0.333 r  task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[10].GPIO2_DBus_i[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    task_design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg2_In[10]
    SLICE_X56Y82         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[10].GPIO2_DBus_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.827    -0.846    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y82         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[10].GPIO2_DBus_i_reg[10]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X56Y82         FDRE (Hold_fdre_C_D)         0.120    -0.472    task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[10].GPIO2_DBus_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.561    -0.603    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y86         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg[20]/Q
                         net (fo=1, routed)           0.086    -0.376    task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg
    SLICE_X56Y86         LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    task_design_1_i/axi_gpio_0/U0/ip2bus_data[20]
    SLICE_X56Y86         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.830    -0.843    task_design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X56Y86         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X56Y86         FDRE (Hold_fdre_C_D)         0.120    -0.470    task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.560    -0.604    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X55Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/Q
                         net (fo=1, routed)           0.086    -0.377    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[12]
    SLICE_X54Y85         LUT5 (Prop_lut5_I4_O)        0.045    -0.332 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]
    SLICE_X54Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.829    -0.844    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X54Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                         clock pessimism              0.253    -0.591    
    SLICE_X54Y85         FDRE (Hold_fdre_C_D)         0.120    -0.471    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.561    -0.603    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X51Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/Q
                         net (fo=1, routed)           0.086    -0.376    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[16]
    SLICE_X50Y85         LUT5 (Prop_lut5_I4_O)        0.045    -0.331 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]
    SLICE_X50Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.830    -0.843    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X50Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X50Y85         FDRE (Hold_fdre_C_D)         0.120    -0.470    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.559    -0.605    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y83         FDSE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[12]/Q
                         net (fo=1, routed)           0.090    -0.374    task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[19]
    SLICE_X54Y83         LUT5 (Prop_lut5_I0_O)        0.045    -0.329 r  task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[12].GPIO_DBus_i[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[12]_0
    SLICE_X54Y83         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.827    -0.846    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y83         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[12]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.121    -0.471    task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[12]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.836%)  route 0.115ns (38.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.557    -0.607    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y80         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.351    task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[1].GPIO_DBus_i_reg
    SLICE_X54Y80         LUT6 (Prop_lut6_I5_O)        0.045    -0.306 r  task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    task_design_1_i/axi_gpio_0/U0/ip2bus_data[1]
    SLICE_X54Y80         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.824    -0.849    task_design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X54Y80         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]/C
                         clock pessimism              0.275    -0.574    
    SLICE_X54Y80         FDRE (Hold_fdre_C_D)         0.120    -0.454    task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_task_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X0Y14     task_design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X0Y14     task_design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X1Y15     task_design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X1Y15     task_design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X1Y14     task_design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X1Y14     task_design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X0Y15     task_design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X0Y15     task_design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X1Y36     task_design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X1Y36     task_design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X42Y78     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X42Y78     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X42Y78     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X42Y78     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X42Y78     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X42Y78     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X42Y78     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X42Y78     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X42Y78     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X42Y78     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X46Y74     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X46Y74     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X46Y74     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X46Y74     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X46Y74     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X46Y74     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X46Y74     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X46Y74     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X42Y75     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X42Y75     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_task_design_1_clk_wiz_1_0
  To Clock:  clkfbout_task_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_task_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   task_design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_task_design_1_clk_wiz_1_0_1
  To Clock:  clk_out1_task_design_1_clk_wiz_1_0_1

Setup :          770  Failing Endpoints,  Worst Slack       -5.712ns,  Total Violation     -274.814ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.712ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        15.629ns  (logic 7.330ns (46.900%)  route 8.299ns (53.100%))
  Logic Levels:           40  (CARRY4=24 LUT2=2 LUT3=7 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.835 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.835    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.992 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2/O[0]
                         net (fo=3, routed)           0.285    13.277    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2_n_7
    SLICE_X45Y105        LUT2 (Prop_lut2_I0_O)        0.209    13.486 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5/O
                         net (fo=1, routed)           0.470    13.956    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.053 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4/O
                         net (fo=1, routed)           0.270    14.323    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.097    14.420 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3/O
                         net (fo=6, routed)           0.332    14.753    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3_n_0
    SLICE_X41Y103        LUT6 (Prop_lut6_I3_O)        0.097    14.850 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_3/O
                         net (fo=1, routed)           0.294    15.144    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_3_n_0
    SLICE_X41Y103        LUT5 (Prop_lut5_I2_O)        0.097    15.241 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_1/O
                         net (fo=1, routed)           0.000    15.241    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_1_n_0
    SLICE_X41Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.128     9.224    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X41Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]/C
                         clock pessimism              0.346     9.570    
                         clock uncertainty           -0.074     9.496    
    SLICE_X41Y103        FDRE (Setup_fdre_C_D)        0.032     9.528    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]
  -------------------------------------------------------------------
                         required time                          9.528    
                         arrival time                         -15.241    
  -------------------------------------------------------------------
                         slack                                 -5.712    

Slack (VIOLATED) :        -5.639ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        15.556ns  (logic 7.330ns (47.120%)  route 8.226ns (52.880%))
  Logic Levels:           40  (CARRY4=24 LUT2=2 LUT3=7 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.835 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.835    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.992 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2/O[0]
                         net (fo=3, routed)           0.285    13.277    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2_n_7
    SLICE_X45Y105        LUT2 (Prop_lut2_I0_O)        0.209    13.486 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5/O
                         net (fo=1, routed)           0.470    13.956    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.053 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4/O
                         net (fo=1, routed)           0.270    14.323    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.097    14.420 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3/O
                         net (fo=6, routed)           0.458    14.878    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3_n_0
    SLICE_X37Y105        LUT6 (Prop_lut6_I5_O)        0.097    14.975 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[8]_i_2/O
                         net (fo=1, routed)           0.096    15.071    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[8]_i_2_n_0
    SLICE_X37Y105        LUT6 (Prop_lut6_I2_O)        0.097    15.168 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[8]_i_1/O
                         net (fo=1, routed)           0.000    15.168    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[8]_i_1_n_0
    SLICE_X37Y105        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.130     9.226    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X37Y105        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[8]/C
                         clock pessimism              0.346     9.572    
                         clock uncertainty           -0.074     9.498    
    SLICE_X37Y105        FDRE (Setup_fdre_C_D)        0.030     9.528    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[8]
  -------------------------------------------------------------------
                         required time                          9.528    
                         arrival time                         -15.168    
  -------------------------------------------------------------------
                         slack                                 -5.639    

Slack (VIOLATED) :        -5.636ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        15.554ns  (logic 7.330ns (47.126%)  route 8.224ns (52.874%))
  Logic Levels:           40  (CARRY4=24 LUT2=2 LUT3=8 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.835 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.835    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.992 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2/O[0]
                         net (fo=3, routed)           0.285    13.277    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2_n_7
    SLICE_X45Y105        LUT2 (Prop_lut2_I0_O)        0.209    13.486 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5/O
                         net (fo=1, routed)           0.470    13.956    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.053 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4/O
                         net (fo=1, routed)           0.270    14.323    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.097    14.420 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3/O
                         net (fo=6, routed)           0.361    14.781    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I2_O)        0.097    14.878 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[5]_i_2/O
                         net (fo=1, routed)           0.191    15.069    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next0[5]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.097    15.166 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[5]_i_1/O
                         net (fo=1, routed)           0.000    15.166    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[5]_i_1_n_0
    SLICE_X37Y102        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.130     9.226    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X37Y102        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[5]/C
                         clock pessimism              0.346     9.572    
                         clock uncertainty           -0.074     9.498    
    SLICE_X37Y102        FDRE (Setup_fdre_C_D)        0.032     9.530    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[5]
  -------------------------------------------------------------------
                         required time                          9.530    
                         arrival time                         -15.166    
  -------------------------------------------------------------------
                         slack                                 -5.636    

Slack (VIOLATED) :        -5.570ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        15.503ns  (logic 7.330ns (47.282%)  route 8.173ns (52.718%))
  Logic Levels:           40  (CARRY4=24 LUT2=2 LUT3=7 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 9.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.835 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.835    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.992 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2/O[0]
                         net (fo=3, routed)           0.285    13.277    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2_n_7
    SLICE_X45Y105        LUT2 (Prop_lut2_I0_O)        0.209    13.486 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5/O
                         net (fo=1, routed)           0.470    13.956    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.053 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4/O
                         net (fo=1, routed)           0.270    14.323    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.097    14.420 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3/O
                         net (fo=6, routed)           0.310    14.731    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3_n_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I5_O)        0.097    14.828 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_3/O
                         net (fo=1, routed)           0.190    15.018    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_3_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I2_O)        0.097    15.115 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_1/O
                         net (fo=1, routed)           0.000    15.115    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_1_n_0
    SLICE_X43Y104        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.126     9.222    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X43Y104        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]/C
                         clock pessimism              0.364     9.586    
                         clock uncertainty           -0.074     9.512    
    SLICE_X43Y104        FDRE (Setup_fdre_C_D)        0.032     9.544    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]
  -------------------------------------------------------------------
                         required time                          9.544    
                         arrival time                         -15.115    
  -------------------------------------------------------------------
                         slack                                 -5.570    

Slack (VIOLATED) :        -5.536ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        15.452ns  (logic 7.330ns (47.437%)  route 8.122ns (52.563%))
  Logic Levels:           40  (CARRY4=24 LUT2=2 LUT3=8 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.835 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.835    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.992 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2/O[0]
                         net (fo=3, routed)           0.285    13.277    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2_n_7
    SLICE_X45Y105        LUT2 (Prop_lut2_I0_O)        0.209    13.486 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5/O
                         net (fo=1, routed)           0.470    13.956    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.053 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4/O
                         net (fo=1, routed)           0.270    14.323    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.097    14.420 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3/O
                         net (fo=6, routed)           0.356    14.776    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3_n_0
    SLICE_X39Y105        LUT6 (Prop_lut6_I4_O)        0.097    14.873 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_2/O
                         net (fo=1, routed)           0.094    14.967    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_2_n_0
    SLICE_X39Y105        LUT3 (Prop_lut3_I1_O)        0.097    15.064 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_1/O
                         net (fo=1, routed)           0.000    15.064    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next[4]
    SLICE_X39Y105        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.128     9.224    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X39Y105        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[4]/C
                         clock pessimism              0.346     9.570    
                         clock uncertainty           -0.074     9.496    
    SLICE_X39Y105        FDRE (Setup_fdre_C_D)        0.032     9.528    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[4]
  -------------------------------------------------------------------
                         required time                          9.528    
                         arrival time                         -15.064    
  -------------------------------------------------------------------
                         slack                                 -5.536    

Slack (VIOLATED) :        -5.471ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        15.404ns  (logic 7.330ns (47.586%)  route 8.074ns (52.414%))
  Logic Levels:           40  (CARRY4=24 LUT2=2 LUT3=7 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 9.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.835 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.835    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.992 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2/O[0]
                         net (fo=3, routed)           0.285    13.277    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2_n_7
    SLICE_X45Y105        LUT2 (Prop_lut2_I0_O)        0.209    13.486 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5/O
                         net (fo=1, routed)           0.470    13.956    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.053 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4/O
                         net (fo=1, routed)           0.270    14.323    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.097    14.420 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3/O
                         net (fo=6, routed)           0.211    14.632    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.729 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[7]_i_2/O
                         net (fo=1, routed)           0.190    14.918    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[7]_i_2_n_0
    SLICE_X43Y103        LUT5 (Prop_lut5_I2_O)        0.097    15.015 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[7]_i_1/O
                         net (fo=1, routed)           0.000    15.015    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[7]_i_1_n_0
    SLICE_X43Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.126     9.222    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X43Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[7]/C
                         clock pessimism              0.364     9.586    
                         clock uncertainty           -0.074     9.512    
    SLICE_X43Y103        FDRE (Setup_fdre_C_D)        0.032     9.544    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[7]
  -------------------------------------------------------------------
                         required time                          9.544    
                         arrival time                         -15.015    
  -------------------------------------------------------------------
                         slack                                 -5.471    

Slack (VIOLATED) :        -4.624ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.541ns  (logic 6.967ns (47.913%)  route 7.574ns (52.087%))
  Logic Levels:           36  (CARRY4=23 LUT2=1 LUT3=7 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.802 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/O[0]
                         net (fo=2, routed)           0.606    12.408    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_7
    SLICE_X42Y106        LUT3 (Prop_lut3_I2_O)        0.224    12.632 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_8/O
                         net (fo=1, routed)           0.000    12.632    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_8_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.034 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_2/CO[3]
                         net (fo=10, routed)          0.590    13.624    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_2_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.097    13.721 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_3/O
                         net (fo=1, routed)           0.334    14.056    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next0[2]
    SLICE_X41Y102        LUT5 (Prop_lut5_I3_O)        0.097    14.153 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_1/O
                         net (fo=1, routed)           0.000    14.153    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next[2]
    SLICE_X41Y102        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.128     9.224    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X41Y102        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]/C
                         clock pessimism              0.346     9.570    
                         clock uncertainty           -0.074     9.496    
    SLICE_X41Y102        FDRE (Setup_fdre_C_D)        0.032     9.528    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]
  -------------------------------------------------------------------
                         required time                          9.528    
                         arrival time                         -14.153    
  -------------------------------------------------------------------
                         slack                                 -4.624    

Slack (VIOLATED) :        -4.603ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.560ns  (logic 7.071ns (48.566%)  route 7.489ns (51.434%))
  Logic Levels:           37  (CARRY4=23 LUT2=1 LUT3=8 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 9.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481    12.914 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/O[3]
                         net (fo=4, routed)           0.554    13.469    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_4
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.222    13.691 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[3]_i_3/O
                         net (fo=1, routed)           0.186    13.877    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[3]_i_3_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I4_O)        0.097    13.974 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[3]_i_2/O
                         net (fo=1, routed)           0.101    14.075    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[3]_i_2_n_0
    SLICE_X44Y103        LUT3 (Prop_lut3_I1_O)        0.097    14.172 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[3]_i_1/O
                         net (fo=1, routed)           0.000    14.172    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next[3]
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.126     9.222    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[3]/C
                         clock pessimism              0.390     9.612    
                         clock uncertainty           -0.074     9.538    
    SLICE_X44Y103        FDRE (Setup_fdre_C_D)        0.030     9.568    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[3]
  -------------------------------------------------------------------
                         required time                          9.568    
                         arrival time                         -14.172    
  -------------------------------------------------------------------
                         slack                                 -4.603    

Slack (VIOLATED) :        -4.599ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.516ns  (logic 6.967ns (47.996%)  route 7.549ns (52.004%))
  Logic Levels:           36  (CARRY4=23 LUT2=1 LUT3=8 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.802 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/O[0]
                         net (fo=2, routed)           0.606    12.408    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_7
    SLICE_X42Y106        LUT3 (Prop_lut3_I2_O)        0.224    12.632 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_8/O
                         net (fo=1, routed)           0.000    12.632    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_8_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.034 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_2/CO[3]
                         net (fo=10, routed)          0.483    13.517    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_2_n_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I3_O)        0.097    13.614 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[0]_i_2/O
                         net (fo=1, routed)           0.416    14.031    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[0]_i_2_n_0
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.097    14.128 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[0]_i_1/O
                         net (fo=1, routed)           0.000    14.128    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next[0]
    SLICE_X41Y102        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.128     9.224    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X41Y102        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[0]/C
                         clock pessimism              0.346     9.570    
                         clock uncertainty           -0.074     9.496    
    SLICE_X41Y102        FDRE (Setup_fdre_C_D)        0.032     9.528    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[0]
  -------------------------------------------------------------------
                         required time                          9.528    
                         arrival time                         -14.128    
  -------------------------------------------------------------------
                         slack                                 -4.599    

Slack (VIOLATED) :        -4.447ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.405ns  (logic 6.967ns (48.364%)  route 7.438ns (51.636%))
  Logic Levels:           36  (CARRY4=23 LUT2=1 LUT3=7 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 9.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.802 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/O[0]
                         net (fo=2, routed)           0.606    12.408    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_7
    SLICE_X42Y106        LUT3 (Prop_lut3_I2_O)        0.224    12.632 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_8/O
                         net (fo=1, routed)           0.000    12.632    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_8_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.034 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_2/CO[3]
                         net (fo=10, routed)          0.594    13.628    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_2_n_0
    SLICE_X43Y103        LUT5 (Prop_lut5_I0_O)        0.097    13.725 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]_i_2/O
                         net (fo=1, routed)           0.195    13.920    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next0[1]
    SLICE_X44Y103        LUT5 (Prop_lut5_I3_O)        0.097    14.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]_i_1/O
                         net (fo=1, routed)           0.000    14.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next[1]
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.126     9.222    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                         clock pessimism              0.390     9.612    
                         clock uncertainty           -0.074     9.538    
    SLICE_X44Y103        FDRE (Setup_fdre_C_D)        0.032     9.570    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]
  -------------------------------------------------------------------
                         required time                          9.570    
                         arrival time                         -14.017    
  -------------------------------------------------------------------
                         slack                                 -4.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.560    -0.604    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X55Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/Q
                         net (fo=1, routed)           0.079    -0.384    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[11]
    SLICE_X54Y85         LUT5 (Prop_lut5_I4_O)        0.045    -0.339 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]
    SLICE_X54Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.829    -0.844    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X54Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                         clock pessimism              0.253    -0.591    
    SLICE_X54Y85         FDRE (Hold_fdre_C_D)         0.121    -0.470    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[31].GPIO2_DBus_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.923%)  route 0.056ns (23.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.562    -0.602    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y88         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[31].GPIO2_DBus_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[31].GPIO2_DBus_i_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.405    task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[31].GPIO2_DBus_i_reg
    SLICE_X52Y88         LUT6 (Prop_lut6_I0_O)        0.045    -0.360 r  task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    task_design_1_i/axi_gpio_0/U0/ip2bus_data[31]
    SLICE_X52Y88         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.832    -0.841    task_design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X52Y88         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X52Y88         FDRE (Hold_fdre_C_D)         0.092    -0.497    task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.902%)  route 0.055ns (28.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.558    -0.606    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X53Y82         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.055    -0.410    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[31]
    SLICE_X52Y82         FDRE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.826    -0.847    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X52Y82         FDRE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[0]/C
                         clock pessimism              0.254    -0.593    
    SLICE_X52Y82         FDRE (Hold_fdre_C_D)         0.046    -0.547    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.132%)  route 0.146ns (50.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.557    -0.607    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X36Y75         FDSE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDSE (Prop_fdse_C_Q)         0.141    -0.466 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[18]/Q
                         net (fo=4, routed)           0.146    -0.320    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S62_in
    SLICE_X34Y74         SRL16E                                       r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.825    -0.848    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X34Y74         SRL16E                                       r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4/CLK
                         clock pessimism              0.275    -0.573    
    SLICE_X34Y74         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.458    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[10].GPIO2_DBus_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.559    -0.605    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y82         FDSE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.378    task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio2_io_t[21]
    SLICE_X56Y82         LUT5 (Prop_lut5_I0_O)        0.045    -0.333 r  task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[10].GPIO2_DBus_i[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    task_design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg2_In[10]
    SLICE_X56Y82         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[10].GPIO2_DBus_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.827    -0.846    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y82         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[10].GPIO2_DBus_i_reg[10]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X56Y82         FDRE (Hold_fdre_C_D)         0.120    -0.472    task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[10].GPIO2_DBus_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.561    -0.603    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y86         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg[20]/Q
                         net (fo=1, routed)           0.086    -0.376    task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg
    SLICE_X56Y86         LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    task_design_1_i/axi_gpio_0/U0/ip2bus_data[20]
    SLICE_X56Y86         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.830    -0.843    task_design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X56Y86         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X56Y86         FDRE (Hold_fdre_C_D)         0.120    -0.470    task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.560    -0.604    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X55Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/Q
                         net (fo=1, routed)           0.086    -0.377    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[12]
    SLICE_X54Y85         LUT5 (Prop_lut5_I4_O)        0.045    -0.332 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]
    SLICE_X54Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.829    -0.844    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X54Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                         clock pessimism              0.253    -0.591    
    SLICE_X54Y85         FDRE (Hold_fdre_C_D)         0.120    -0.471    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.561    -0.603    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X51Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/Q
                         net (fo=1, routed)           0.086    -0.376    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[16]
    SLICE_X50Y85         LUT5 (Prop_lut5_I4_O)        0.045    -0.331 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]
    SLICE_X50Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.830    -0.843    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X50Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X50Y85         FDRE (Hold_fdre_C_D)         0.120    -0.470    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.559    -0.605    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y83         FDSE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[12]/Q
                         net (fo=1, routed)           0.090    -0.374    task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[19]
    SLICE_X54Y83         LUT5 (Prop_lut5_I0_O)        0.045    -0.329 r  task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[12].GPIO_DBus_i[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[12]_0
    SLICE_X54Y83         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.827    -0.846    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y83         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[12]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.121    -0.471    task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[12]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.836%)  route 0.115ns (38.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.557    -0.607    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y80         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.351    task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[1].GPIO_DBus_i_reg
    SLICE_X54Y80         LUT6 (Prop_lut6_I5_O)        0.045    -0.306 r  task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    task_design_1_i/axi_gpio_0/U0/ip2bus_data[1]
    SLICE_X54Y80         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.824    -0.849    task_design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X54Y80         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]/C
                         clock pessimism              0.275    -0.574    
    SLICE_X54Y80         FDRE (Hold_fdre_C_D)         0.120    -0.454    task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_task_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X0Y14     task_design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X0Y14     task_design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X1Y15     task_design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X1Y15     task_design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X1Y14     task_design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X1Y14     task_design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB36_X0Y15     task_design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB36_X0Y15     task_design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X1Y36     task_design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X1Y36     task_design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X42Y78     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X42Y78     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X42Y78     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X42Y78     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X42Y78     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X42Y78     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X42Y78     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X42Y78     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X42Y78     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X42Y78     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X46Y74     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X46Y74     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X46Y74     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X46Y74     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X46Y74     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X46Y74     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X46Y74     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.050         5.000       3.950      SLICE_X46Y74     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X42Y75     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X42Y75     task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_task_design_1_clk_wiz_1_0_1
  To Clock:  clkfbout_task_design_1_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_task_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   task_design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.417ns  (required time - arrival time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.215ns  (logic 0.541ns (24.422%)  route 1.674ns (75.578%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.533ns = ( 35.866 - 33.333 ) 
    Source Clock Delay      (SCD):    2.864ns = ( 19.531 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.540    18.206    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.282 f  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.249    19.531    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y89         FDRE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.347    19.878 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.722    20.599    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X37Y88         LUT6 (Prop_lut6_I4_O)        0.097    20.696 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.953    21.649    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X40Y86         LUT3 (Prop_lut3_I0_O)        0.097    21.746 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    21.746    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X40Y86         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.318    34.651    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.723 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.143    35.866    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y86         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.286    36.151    
                         clock uncertainty           -0.035    36.116    
    SLICE_X40Y86         FDCE (Setup_fdce_C_D)        0.047    36.163    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.163    
                         arrival time                         -21.746    
  -------------------------------------------------------------------
                         slack                                 14.417    

Slack (MET) :             14.471ns  (required time - arrival time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.587ns (29.715%)  route 1.388ns (70.285%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.537ns = ( 19.203 - 16.667 ) 
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.540     1.540    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.616 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.247     2.862    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X38Y88         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDCE (Prop_fdce_C_Q)         0.393     3.255 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=6, routed)           0.753     4.009    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/tdi_shifter_reg[0][7]
    SLICE_X37Y89         LUT6 (Prop_lut6_I3_O)        0.097     4.106 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.302     4.407    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I0_O)        0.097     4.504 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.334     4.838    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
    SLICE_X35Y89         FDRE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.318    17.984    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    18.056 f  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.147    19.203    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y89         FDRE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.286    19.489    
                         clock uncertainty           -0.035    19.454    
    SLICE_X35Y89         FDRE (Setup_fdre_C_CE)      -0.145    19.309    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.309    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 14.471    

Slack (MET) :             14.563ns  (required time - arrival time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.869ns  (logic 0.444ns (23.755%)  route 1.425ns (76.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.530ns = ( 35.863 - 33.333 ) 
    Source Clock Delay      (SCD):    2.864ns = ( 19.531 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.540    18.206    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.282 f  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.249    19.531    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y89         FDRE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.347    19.878 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.722    20.599    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X37Y88         LUT6 (Prop_lut6_I4_O)        0.097    20.696 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.704    21.400    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X43Y85         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.318    34.651    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.723 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.140    35.863    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X43Y85         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]/C
                         clock pessimism              0.286    36.148    
                         clock uncertainty           -0.035    36.113    
    SLICE_X43Y85         FDCE (Setup_fdce_C_CE)      -0.150    35.963    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[0]
  -------------------------------------------------------------------
                         required time                         35.963    
                         arrival time                         -21.400    
  -------------------------------------------------------------------
                         slack                                 14.563    

Slack (MET) :             14.563ns  (required time - arrival time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.869ns  (logic 0.444ns (23.755%)  route 1.425ns (76.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.530ns = ( 35.863 - 33.333 ) 
    Source Clock Delay      (SCD):    2.864ns = ( 19.531 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.540    18.206    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.282 f  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.249    19.531    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y89         FDRE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.347    19.878 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.722    20.599    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X37Y88         LUT6 (Prop_lut6_I4_O)        0.097    20.696 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.704    21.400    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X43Y85         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.318    34.651    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.723 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.140    35.863    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X43Y85         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
                         clock pessimism              0.286    36.148    
                         clock uncertainty           -0.035    36.113    
    SLICE_X43Y85         FDCE (Setup_fdce_C_CE)      -0.150    35.963    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]
  -------------------------------------------------------------------
                         required time                         35.963    
                         arrival time                         -21.400    
  -------------------------------------------------------------------
                         slack                                 14.563    

Slack (MET) :             14.563ns  (required time - arrival time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.869ns  (logic 0.444ns (23.755%)  route 1.425ns (76.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.530ns = ( 35.863 - 33.333 ) 
    Source Clock Delay      (SCD):    2.864ns = ( 19.531 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.540    18.206    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.282 f  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.249    19.531    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y89         FDRE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.347    19.878 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.722    20.599    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X37Y88         LUT6 (Prop_lut6_I4_O)        0.097    20.696 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.704    21.400    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X43Y85         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.318    34.651    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.723 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.140    35.863    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X43Y85         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]/C
                         clock pessimism              0.286    36.148    
                         clock uncertainty           -0.035    36.113    
    SLICE_X43Y85         FDCE (Setup_fdce_C_CE)      -0.150    35.963    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[2]
  -------------------------------------------------------------------
                         required time                         35.963    
                         arrival time                         -21.400    
  -------------------------------------------------------------------
                         slack                                 14.563    

Slack (MET) :             14.563ns  (required time - arrival time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.869ns  (logic 0.444ns (23.755%)  route 1.425ns (76.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.530ns = ( 35.863 - 33.333 ) 
    Source Clock Delay      (SCD):    2.864ns = ( 19.531 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.540    18.206    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.282 f  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.249    19.531    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y89         FDRE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.347    19.878 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.722    20.599    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X37Y88         LUT6 (Prop_lut6_I4_O)        0.097    20.696 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.704    21.400    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X43Y85         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.318    34.651    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.723 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.140    35.863    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X43Y85         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]/C
                         clock pessimism              0.286    36.148    
                         clock uncertainty           -0.035    36.113    
    SLICE_X43Y85         FDCE (Setup_fdce_C_CE)      -0.150    35.963    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[3]
  -------------------------------------------------------------------
                         required time                         35.963    
                         arrival time                         -21.400    
  -------------------------------------------------------------------
                         slack                                 14.563    

Slack (MET) :             14.563ns  (required time - arrival time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.869ns  (logic 0.444ns (23.755%)  route 1.425ns (76.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.530ns = ( 35.863 - 33.333 ) 
    Source Clock Delay      (SCD):    2.864ns = ( 19.531 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.540    18.206    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.282 f  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.249    19.531    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y89         FDRE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.347    19.878 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.722    20.599    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X37Y88         LUT6 (Prop_lut6_I4_O)        0.097    20.696 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.704    21.400    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X43Y85         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.318    34.651    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.723 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.140    35.863    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X43Y85         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]/C
                         clock pessimism              0.286    36.148    
                         clock uncertainty           -0.035    36.113    
    SLICE_X43Y85         FDCE (Setup_fdce_C_CE)      -0.150    35.963    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[4]
  -------------------------------------------------------------------
                         required time                         35.963    
                         arrival time                         -21.400    
  -------------------------------------------------------------------
                         slack                                 14.563    

Slack (MET) :             14.563ns  (required time - arrival time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.869ns  (logic 0.444ns (23.755%)  route 1.425ns (76.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.530ns = ( 35.863 - 33.333 ) 
    Source Clock Delay      (SCD):    2.864ns = ( 19.531 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.540    18.206    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.282 f  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.249    19.531    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y89         FDRE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.347    19.878 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.722    20.599    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X37Y88         LUT6 (Prop_lut6_I4_O)        0.097    20.696 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.704    21.400    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X43Y85         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.318    34.651    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.723 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.140    35.863    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X43Y85         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]/C
                         clock pessimism              0.286    36.148    
                         clock uncertainty           -0.035    36.113    
    SLICE_X43Y85         FDCE (Setup_fdce_C_CE)      -0.150    35.963    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[5]
  -------------------------------------------------------------------
                         required time                         35.963    
                         arrival time                         -21.400    
  -------------------------------------------------------------------
                         slack                                 14.563    

Slack (MET) :             14.563ns  (required time - arrival time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.869ns  (logic 0.444ns (23.755%)  route 1.425ns (76.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.530ns = ( 35.863 - 33.333 ) 
    Source Clock Delay      (SCD):    2.864ns = ( 19.531 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.540    18.206    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.282 f  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.249    19.531    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y89         FDRE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.347    19.878 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.722    20.599    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X37Y88         LUT6 (Prop_lut6_I4_O)        0.097    20.696 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.704    21.400    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X43Y85         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.318    34.651    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.723 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.140    35.863    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X43Y85         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]/C
                         clock pessimism              0.286    36.148    
                         clock uncertainty           -0.035    36.113    
    SLICE_X43Y85         FDCE (Setup_fdce_C_CE)      -0.150    35.963    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[6]
  -------------------------------------------------------------------
                         required time                         35.963    
                         arrival time                         -21.400    
  -------------------------------------------------------------------
                         slack                                 14.563    

Slack (MET) :             14.563ns  (required time - arrival time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.869ns  (logic 0.444ns (23.755%)  route 1.425ns (76.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.530ns = ( 35.863 - 33.333 ) 
    Source Clock Delay      (SCD):    2.864ns = ( 19.531 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.540    18.206    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    18.282 f  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.249    19.531    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y89         FDRE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.347    19.878 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.722    20.599    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X37Y88         LUT6 (Prop_lut6_I4_O)        0.097    20.696 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.704    21.400    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X43Y85         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.318    34.651    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    34.723 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.140    35.863    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X43Y85         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]/C
                         clock pessimism              0.286    36.148    
                         clock uncertainty           -0.035    36.113    
    SLICE_X43Y85         FDCE (Setup_fdce_C_CE)      -0.150    35.963    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[7]
  -------------------------------------------------------------------
                         required time                         35.963    
                         arrival time                         -21.400    
  -------------------------------------------------------------------
                         slack                                 14.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.839%)  route 0.063ns (25.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.802     0.802    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.568     1.396    task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X28Y89         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDCE (Prop_fdce_C_Q)         0.141     1.537 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/Q
                         net (fo=2, routed)           0.063     1.599    task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1_n_0
    SLICE_X29Y89         LUT2 (Prop_lut2_I1_O)        0.045     1.644 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate/O
                         net (fo=1, routed)           0.000     1.644    task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate_n_0
    SLICE_X29Y89         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.934     0.934    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.963 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.838     1.801    task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X29Y89         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                         clock pessimism             -0.392     1.409    
    SLICE_X29Y89         FDCE (Hold_fdce_C_D)         0.091     1.500    task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.390%)  route 0.123ns (46.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.792ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.802     0.802    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.562     1.390    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y80         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDCE (Prop_fdce_C_Q)         0.141     1.531 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/Q
                         net (fo=2, routed)           0.123     1.654    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[7]
    SLICE_X30Y79         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.934     0.934    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.963 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.829     1.792    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y79         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                         clock pessimism             -0.369     1.423    
    SLICE_X30Y79         FDCE (Hold_fdce_C_D)         0.076     1.499    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/C
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.928%)  route 0.125ns (47.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.802     0.802    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.564     1.392    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y85         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDCE (Prop_fdce_C_Q)         0.141     1.533 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/Q
                         net (fo=2, routed)           0.125     1.658    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/unchanged
    SLICE_X39Y85         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.934     0.934    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.963 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.833     1.796    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y85         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/C
                         clock pessimism             -0.369     1.427    
    SLICE_X39Y85         FDCE (Hold_fdce_C_D)         0.075     1.502    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.370%)  route 0.170ns (54.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.802     0.802    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.568     1.396    task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X29Y89         FDPE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.537 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.170     1.706    task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X30Y89         SRL16E                                       r  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.934     0.934    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.963 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.838     1.801    task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X30Y89         SRL16E                                       r  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.369     1.432    
    SLICE_X30Y89         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.549    task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.802     0.802    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.562     1.390    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X35Y82         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.141     1.531 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.107     1.638    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sleep_synced
    SLICE_X35Y81         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.934     0.934    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.963 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.830     1.793    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y81         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/C
                         clock pessimism             -0.390     1.403    
    SLICE_X35Y81         FDCE (Hold_fdce_C_D)         0.075     1.478    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.508%)  route 0.113ns (44.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.802     0.802    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.562     1.390    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X40Y85         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDCE (Prop_fdce_C_Q)         0.141     1.531 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.113     1.644    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    SLICE_X41Y85         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.934     0.934    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.963 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.833     1.796    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y85         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -0.393     1.403    
    SLICE_X41Y85         FDCE (Hold_fdce_C_D)         0.070     1.473    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.576%)  route 0.117ns (45.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.802     0.802    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.568     1.396    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X33Y91         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDCE (Prop_fdce_C_Q)         0.141     1.537 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[15]/Q
                         net (fo=3, routed)           0.117     1.654    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[15]
    SLICE_X33Y90         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.934     0.934    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.963 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.839     1.802    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X33Y90         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/C
                         clock pessimism             -0.390     1.412    
    SLICE_X33Y90         FDCE (Hold_fdce_C_D)         0.071     1.483    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.303%)  route 0.119ns (45.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.802     0.802    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.565     1.393    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y83         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDCE (Prop_fdce_C_Q)         0.141     1.534 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/Q
                         net (fo=3, routed)           0.119     1.652    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[10]
    SLICE_X29Y82         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.934     0.934    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.963 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.832     1.795    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y82         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
                         clock pessimism             -0.389     1.406    
    SLICE_X29Y82         FDCE (Hold_fdce_C_D)         0.075     1.481    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.802     0.802    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.558     1.386    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y73         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDCE (Prop_fdce_C_Q)         0.141     1.527 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.114     1.641    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[21]
    SLICE_X29Y73         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.934     0.934    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.963 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.825     1.788    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y73         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                         clock pessimism             -0.389     1.399    
    SLICE_X29Y73         FDCE (Hold_fdce_C_D)         0.070     1.469    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.802     0.802    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.828 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.568     1.396    task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X29Y89         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDCE (Prop_fdce_C_Q)         0.141     1.537 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.107     1.644    task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X29Y89         FDPE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.934     0.934    task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.963 r  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.838     1.801    task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X29Y89         FDPE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.405     1.396    
    SLICE_X29Y89         FDPE (Hold_fdpe_C_D)         0.072     1.468    task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592         33.333      31.741     BUFGCTRL_X0Y0  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y90   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y90   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y90   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y91   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X35Y92   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X35Y92   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X35Y92   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X35Y94   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X35Y94   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.770         16.666      15.896     SLICE_X38Y76   task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.770         16.666      15.896     SLICE_X38Y77   task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.770         16.666      15.896     SLICE_X38Y84   task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.770         16.666      15.896     SLICE_X38Y84   task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.770         16.666      15.896     SLICE_X42Y86   task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.770         16.666      15.896     SLICE_X42Y86   task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.770         16.666      15.896     SLICE_X38Y84   task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.770         16.666      15.896     SLICE_X38Y84   task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.770         16.666      15.896     SLICE_X38Y86   task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.770         16.666      15.896     SLICE_X38Y86   task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         16.666      15.896     SLICE_X38Y84   task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         16.666      15.896     SLICE_X38Y84   task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         16.666      15.896     SLICE_X42Y86   task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         16.666      15.896     SLICE_X42Y86   task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         16.666      15.896     SLICE_X38Y84   task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         16.666      15.896     SLICE_X38Y84   task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         16.666      15.896     SLICE_X38Y69   task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.770         16.666      15.896     SLICE_X38Y69   task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.770         16.666      15.896     SLICE_X38Y80   task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         16.666      15.896     SLICE_X34Y86   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       13.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.197ns  (required time - arrival time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.255ns  (logic 0.845ns (25.963%)  route 2.410ns (74.037%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 35.955 - 33.333 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 19.637 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.646    18.313    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    18.389 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.249    19.637    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X34Y89         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDCE (Prop_fdce_C_Q)         0.396    20.033 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.682    20.715    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X35Y87         LUT3 (Prop_lut3_I1_O)        0.113    20.828 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.729    21.557    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y87         LUT4 (Prop_lut4_I1_O)        0.239    21.796 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.422    22.219    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I2_O)        0.097    22.316 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.576    22.892    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X36Y83         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.407    34.740    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.812 r  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.143    35.955    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X36Y83         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.320    36.275    
                         clock uncertainty           -0.035    36.239    
    SLICE_X36Y83         FDCE (Setup_fdce_C_CE)      -0.150    36.089    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.089    
                         arrival time                         -22.892    
  -------------------------------------------------------------------
                         slack                                 13.197    

Slack (MET) :             13.385ns  (required time - arrival time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.070ns  (logic 0.845ns (27.528%)  route 2.225ns (72.472%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.624ns = ( 35.957 - 33.333 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 19.637 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.646    18.313    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    18.389 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.249    19.637    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X34Y89         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDCE (Prop_fdce_C_Q)         0.396    20.033 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.682    20.715    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X35Y87         LUT3 (Prop_lut3_I1_O)        0.113    20.828 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.729    21.557    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y87         LUT4 (Prop_lut4_I1_O)        0.239    21.796 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.417    22.213    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I0_O)        0.097    22.310 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.397    22.707    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X36Y86         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.407    34.740    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.812 r  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.145    35.957    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X36Y86         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.320    36.277    
                         clock uncertainty           -0.035    36.241    
    SLICE_X36Y86         FDCE (Setup_fdce_C_CE)      -0.150    36.091    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.091    
                         arrival time                         -22.707    
  -------------------------------------------------------------------
                         slack                                 13.385    

Slack (MET) :             13.385ns  (required time - arrival time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.070ns  (logic 0.845ns (27.528%)  route 2.225ns (72.472%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.624ns = ( 35.957 - 33.333 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 19.637 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.646    18.313    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    18.389 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.249    19.637    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X34Y89         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDCE (Prop_fdce_C_Q)         0.396    20.033 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.682    20.715    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X35Y87         LUT3 (Prop_lut3_I1_O)        0.113    20.828 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.729    21.557    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y87         LUT4 (Prop_lut4_I1_O)        0.239    21.796 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.417    22.213    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I0_O)        0.097    22.310 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.397    22.707    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X36Y86         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.407    34.740    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.812 r  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.145    35.957    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X36Y86         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.320    36.277    
                         clock uncertainty           -0.035    36.241    
    SLICE_X36Y86         FDCE (Setup_fdce_C_CE)      -0.150    36.091    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.091    
                         arrival time                         -22.707    
  -------------------------------------------------------------------
                         slack                                 13.385    

Slack (MET) :             13.385ns  (required time - arrival time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.051ns  (logic 0.845ns (27.695%)  route 2.206ns (72.305%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns = ( 35.956 - 33.333 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 19.637 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.646    18.313    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    18.389 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.249    19.637    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X34Y89         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDCE (Prop_fdce_C_Q)         0.396    20.033 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.682    20.715    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X35Y87         LUT3 (Prop_lut3_I1_O)        0.113    20.828 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.729    21.557    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y87         LUT4 (Prop_lut4_I1_O)        0.239    21.796 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.422    22.219    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I2_O)        0.097    22.316 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.372    22.688    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y83         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.407    34.740    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.812 r  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.144    35.956    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y83         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.303    36.259    
                         clock uncertainty           -0.035    36.223    
    SLICE_X31Y83         FDCE (Setup_fdce_C_CE)      -0.150    36.073    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.073    
                         arrival time                         -22.688    
  -------------------------------------------------------------------
                         slack                                 13.385    

Slack (MET) :             13.385ns  (required time - arrival time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.051ns  (logic 0.845ns (27.695%)  route 2.206ns (72.305%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns = ( 35.956 - 33.333 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 19.637 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.646    18.313    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    18.389 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.249    19.637    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X34Y89         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDCE (Prop_fdce_C_Q)         0.396    20.033 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.682    20.715    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X35Y87         LUT3 (Prop_lut3_I1_O)        0.113    20.828 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.729    21.557    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y87         LUT4 (Prop_lut4_I1_O)        0.239    21.796 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.422    22.219    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I2_O)        0.097    22.316 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.372    22.688    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y83         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.407    34.740    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.812 r  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.144    35.956    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y83         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.303    36.259    
                         clock uncertainty           -0.035    36.223    
    SLICE_X31Y83         FDCE (Setup_fdce_C_CE)      -0.150    36.073    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.073    
                         arrival time                         -22.688    
  -------------------------------------------------------------------
                         slack                                 13.385    

Slack (MET) :             13.385ns  (required time - arrival time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.051ns  (logic 0.845ns (27.695%)  route 2.206ns (72.305%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns = ( 35.956 - 33.333 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 19.637 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.646    18.313    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    18.389 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.249    19.637    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X34Y89         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDCE (Prop_fdce_C_Q)         0.396    20.033 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.682    20.715    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X35Y87         LUT3 (Prop_lut3_I1_O)        0.113    20.828 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.729    21.557    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y87         LUT4 (Prop_lut4_I1_O)        0.239    21.796 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.422    22.219    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I2_O)        0.097    22.316 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.372    22.688    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y83         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.407    34.740    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.812 r  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.144    35.956    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y83         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.303    36.259    
                         clock uncertainty           -0.035    36.223    
    SLICE_X31Y83         FDCE (Setup_fdce_C_CE)      -0.150    36.073    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.073    
                         arrival time                         -22.688    
  -------------------------------------------------------------------
                         slack                                 13.385    

Slack (MET) :             13.385ns  (required time - arrival time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.051ns  (logic 0.845ns (27.695%)  route 2.206ns (72.305%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns = ( 35.956 - 33.333 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 19.637 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.646    18.313    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    18.389 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.249    19.637    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X34Y89         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDCE (Prop_fdce_C_Q)         0.396    20.033 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.682    20.715    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X35Y87         LUT3 (Prop_lut3_I1_O)        0.113    20.828 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.729    21.557    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y87         LUT4 (Prop_lut4_I1_O)        0.239    21.796 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.422    22.219    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I2_O)        0.097    22.316 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.372    22.688    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y83         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.407    34.740    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.812 r  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.144    35.956    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y83         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.303    36.259    
                         clock uncertainty           -0.035    36.223    
    SLICE_X31Y83         FDCE (Setup_fdce_C_CE)      -0.150    36.073    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.073    
                         arrival time                         -22.688    
  -------------------------------------------------------------------
                         slack                                 13.385    

Slack (MET) :             13.388ns  (required time - arrival time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.049ns  (logic 0.845ns (27.715%)  route 2.204ns (72.286%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.624ns = ( 35.957 - 33.333 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 19.637 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.646    18.313    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    18.389 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.249    19.637    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X34Y89         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDCE (Prop_fdce_C_Q)         0.396    20.033 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.682    20.715    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X35Y87         LUT3 (Prop_lut3_I1_O)        0.113    20.828 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.729    21.557    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y87         LUT4 (Prop_lut4_I1_O)        0.239    21.796 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.422    22.219    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I2_O)        0.097    22.316 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.370    22.686    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y84         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.407    34.740    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.812 r  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.145    35.957    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y84         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.303    36.260    
                         clock uncertainty           -0.035    36.224    
    SLICE_X29Y84         FDCE (Setup_fdce_C_CE)      -0.150    36.074    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.074    
                         arrival time                         -22.686    
  -------------------------------------------------------------------
                         slack                                 13.388    

Slack (MET) :             13.416ns  (required time - arrival time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.051ns  (logic 0.845ns (27.695%)  route 2.206ns (72.305%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns = ( 35.956 - 33.333 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 19.637 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.646    18.313    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    18.389 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.249    19.637    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X34Y89         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDCE (Prop_fdce_C_Q)         0.396    20.033 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.682    20.715    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X35Y87         LUT3 (Prop_lut3_I1_O)        0.113    20.828 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.729    21.557    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y87         LUT4 (Prop_lut4_I1_O)        0.239    21.796 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.422    22.219    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I2_O)        0.097    22.316 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.372    22.688    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y83         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.407    34.740    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.812 r  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.144    35.956    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y83         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.303    36.259    
                         clock uncertainty           -0.035    36.223    
    SLICE_X30Y83         FDCE (Setup_fdce_C_CE)      -0.119    36.104    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.104    
                         arrival time                         -22.688    
  -------------------------------------------------------------------
                         slack                                 13.416    

Slack (MET) :             13.508ns  (required time - arrival time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.929ns  (logic 0.845ns (28.850%)  route 2.084ns (71.150%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.624ns = ( 35.957 - 33.333 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 19.637 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.646    18.313    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    18.389 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.249    19.637    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X34Y89         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDCE (Prop_fdce_C_Q)         0.396    20.033 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.682    20.715    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X35Y87         LUT3 (Prop_lut3_I1_O)        0.113    20.828 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=3, routed)           0.729    21.557    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X36Y87         LUT4 (Prop_lut4_I1_O)        0.239    21.796 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           0.422    22.219    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I2_O)        0.097    22.316 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.250    22.566    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y85         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.407    34.740    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.812 r  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.145    35.957    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y85         FDCE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.303    36.260    
                         clock uncertainty           -0.035    36.224    
    SLICE_X31Y85         FDCE (Setup_fdce_C_CE)      -0.150    36.074    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.074    
                         arrival time                         -22.566    
  -------------------------------------------------------------------
                         slack                                 13.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.989%)  route 0.165ns (47.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.854     0.854    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.880 r  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.447    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y90         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.165     1.753    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl
    SLICE_X35Y90         LUT3 (Prop_lut3_I2_O)        0.045     1.798 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_35
    SLICE_X35Y90         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.996     0.996    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.025 r  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.838     1.863    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y90         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.416     1.447    
    SLICE_X35Y90         FDCE (Hold_fdce_C_D)         0.091     1.538    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.785%)  route 0.229ns (55.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.854     0.854    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.880 r  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.566     1.446    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y88         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.229     1.816    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/in0
    SLICE_X37Y88         LUT4 (Prop_lut4_I3_O)        0.045     1.861 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     1.861    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_37
    SLICE_X37Y88         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.996     0.996    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.025 r  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.837     1.862    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y88         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.416     1.446    
    SLICE_X37Y88         FDCE (Hold_fdce_C_D)         0.092     1.538    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.498ns  (logic 0.191ns (38.341%)  route 0.307ns (61.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 18.529 - 16.667 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 18.113 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.854    17.521    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.547 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.567    18.113    task_design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y88         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.146    18.259 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.157    18.416    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X32Y88         LUT5 (Prop_lut5_I4_O)        0.045    18.461 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.150    18.611    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X33Y88         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.996    17.663    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.692 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.838    18.529    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y88         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.403    18.126    
    SLICE_X33Y88         FDCE (Hold_fdce_C_CE)       -0.032    18.094    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.094    
                         arrival time                          18.611    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.585ns  (logic 0.212ns (36.224%)  route 0.373ns (63.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 18.528 - 16.667 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 18.112 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.854    17.521    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.547 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.566    18.112    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X34Y89         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDCE (Prop_fdce_C_Q)         0.167    18.279 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.205    18.484    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.045    18.529 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_1__3/O
                         net (fo=2, routed)           0.169    18.698    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D_0
    SLICE_X34Y89         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.996    17.663    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.692 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.837    18.528    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X34Y89         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.416    18.112    
    SLICE_X34Y89         FDCE (Hold_fdce_C_D)         0.063    18.175    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.175    
                         arrival time                          18.698    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.579ns  (logic 0.191ns (32.980%)  route 0.388ns (67.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 18.528 - 16.667 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 18.113 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.854    17.521    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.547 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.567    18.113    task_design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y88         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.146    18.259 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.157    18.416    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X32Y88         LUT5 (Prop_lut5_I4_O)        0.045    18.461 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.231    18.692    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X35Y88         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.996    17.663    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.692 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.837    18.528    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y88         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.149    
    SLICE_X35Y88         FDCE (Hold_fdce_C_CE)       -0.032    18.117    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.117    
                         arrival time                          18.692    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.579ns  (logic 0.191ns (32.980%)  route 0.388ns (67.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 18.528 - 16.667 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 18.113 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.854    17.521    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.547 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.567    18.113    task_design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y88         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.146    18.259 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.157    18.416    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X32Y88         LUT5 (Prop_lut5_I4_O)        0.045    18.461 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.231    18.692    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X35Y88         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.996    17.663    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.692 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.837    18.528    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y88         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.149    
    SLICE_X35Y88         FDCE (Hold_fdce_C_CE)       -0.032    18.117    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.117    
                         arrival time                          18.692    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.579ns  (logic 0.191ns (32.980%)  route 0.388ns (67.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 18.528 - 16.667 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 18.113 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.854    17.521    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.547 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.567    18.113    task_design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y88         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.146    18.259 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.157    18.416    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X32Y88         LUT5 (Prop_lut5_I4_O)        0.045    18.461 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.231    18.692    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X35Y88         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.996    17.663    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.692 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.837    18.528    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y88         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.149    
    SLICE_X35Y88         FDCE (Hold_fdce_C_CE)       -0.032    18.117    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.117    
                         arrival time                          18.692    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.579ns  (logic 0.191ns (32.980%)  route 0.388ns (67.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 18.528 - 16.667 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 18.113 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.854    17.521    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.547 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.567    18.113    task_design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y88         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.146    18.259 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.157    18.416    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X32Y88         LUT5 (Prop_lut5_I4_O)        0.045    18.461 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.231    18.692    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X35Y88         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.996    17.663    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.692 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.837    18.528    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y88         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.149    
    SLICE_X35Y88         FDCE (Hold_fdce_C_CE)       -0.032    18.117    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.117    
                         arrival time                          18.692    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.674ns  (logic 0.191ns (28.321%)  route 0.483ns (71.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 18.526 - 16.667 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 18.113 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.854    17.521    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.547 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.567    18.113    task_design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y88         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.146    18.259 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.157    18.416    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X32Y88         LUT5 (Prop_lut5_I4_O)        0.045    18.461 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.327    18.788    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X36Y87         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.996    17.663    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.692 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.835    18.526    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y87         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.147    
    SLICE_X36Y87         FDCE (Hold_fdce_C_CE)       -0.032    18.115    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.115    
                         arrival time                          18.788    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.674ns  (logic 0.191ns (28.321%)  route 0.483ns (71.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 18.526 - 16.667 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 18.113 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.854    17.521    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.547 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.567    18.113    task_design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X32Y88         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.146    18.259 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.157    18.416    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X32Y88         LUT5 (Prop_lut5_I4_O)        0.045    18.461 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.327    18.788    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X36Y87         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.996    17.663    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.692 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.835    18.526    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y87         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.147    
    SLICE_X36Y87         FDCE (Hold_fdce_C_CE)       -0.032    18.115    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.115    
                         arrival time                          18.788    
  -------------------------------------------------------------------
                         slack                                  0.672    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         33.333      31.741     BUFGCTRL_X0Y2  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y87   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y88   task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y83   task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_task_design_1_clk_wiz_1_0_1
  To Clock:  clk_out1_task_design_1_clk_wiz_1_0

Setup :          771  Failing Endpoints,  Worst Slack       -5.713ns,  Total Violation     -275.471ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.713ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        15.629ns  (logic 7.330ns (46.900%)  route 8.299ns (53.100%))
  Logic Levels:           40  (CARRY4=24 LUT2=2 LUT3=7 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.835 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.835    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.992 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2/O[0]
                         net (fo=3, routed)           0.285    13.277    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2_n_7
    SLICE_X45Y105        LUT2 (Prop_lut2_I0_O)        0.209    13.486 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5/O
                         net (fo=1, routed)           0.470    13.956    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.053 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4/O
                         net (fo=1, routed)           0.270    14.323    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.097    14.420 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3/O
                         net (fo=6, routed)           0.332    14.753    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3_n_0
    SLICE_X41Y103        LUT6 (Prop_lut6_I3_O)        0.097    14.850 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_3/O
                         net (fo=1, routed)           0.294    15.144    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_3_n_0
    SLICE_X41Y103        LUT5 (Prop_lut5_I2_O)        0.097    15.241 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_1/O
                         net (fo=1, routed)           0.000    15.241    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_1_n_0
    SLICE_X41Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.128     9.224    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X41Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]/C
                         clock pessimism              0.346     9.570    
                         clock uncertainty           -0.074     9.495    
    SLICE_X41Y103        FDRE (Setup_fdre_C_D)        0.032     9.527    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]
  -------------------------------------------------------------------
                         required time                          9.527    
                         arrival time                         -15.241    
  -------------------------------------------------------------------
                         slack                                 -5.713    

Slack (VIOLATED) :        -5.640ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        15.556ns  (logic 7.330ns (47.120%)  route 8.226ns (52.880%))
  Logic Levels:           40  (CARRY4=24 LUT2=2 LUT3=7 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.835 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.835    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.992 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2/O[0]
                         net (fo=3, routed)           0.285    13.277    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2_n_7
    SLICE_X45Y105        LUT2 (Prop_lut2_I0_O)        0.209    13.486 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5/O
                         net (fo=1, routed)           0.470    13.956    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.053 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4/O
                         net (fo=1, routed)           0.270    14.323    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.097    14.420 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3/O
                         net (fo=6, routed)           0.458    14.878    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3_n_0
    SLICE_X37Y105        LUT6 (Prop_lut6_I5_O)        0.097    14.975 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[8]_i_2/O
                         net (fo=1, routed)           0.096    15.071    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[8]_i_2_n_0
    SLICE_X37Y105        LUT6 (Prop_lut6_I2_O)        0.097    15.168 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[8]_i_1/O
                         net (fo=1, routed)           0.000    15.168    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[8]_i_1_n_0
    SLICE_X37Y105        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.130     9.226    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X37Y105        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[8]/C
                         clock pessimism              0.346     9.572    
                         clock uncertainty           -0.074     9.497    
    SLICE_X37Y105        FDRE (Setup_fdre_C_D)        0.030     9.527    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[8]
  -------------------------------------------------------------------
                         required time                          9.527    
                         arrival time                         -15.168    
  -------------------------------------------------------------------
                         slack                                 -5.640    

Slack (VIOLATED) :        -5.637ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        15.554ns  (logic 7.330ns (47.126%)  route 8.224ns (52.874%))
  Logic Levels:           40  (CARRY4=24 LUT2=2 LUT3=8 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.835 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.835    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.992 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2/O[0]
                         net (fo=3, routed)           0.285    13.277    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2_n_7
    SLICE_X45Y105        LUT2 (Prop_lut2_I0_O)        0.209    13.486 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5/O
                         net (fo=1, routed)           0.470    13.956    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.053 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4/O
                         net (fo=1, routed)           0.270    14.323    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.097    14.420 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3/O
                         net (fo=6, routed)           0.361    14.781    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I2_O)        0.097    14.878 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[5]_i_2/O
                         net (fo=1, routed)           0.191    15.069    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next0[5]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.097    15.166 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[5]_i_1/O
                         net (fo=1, routed)           0.000    15.166    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[5]_i_1_n_0
    SLICE_X37Y102        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.130     9.226    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X37Y102        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[5]/C
                         clock pessimism              0.346     9.572    
                         clock uncertainty           -0.074     9.497    
    SLICE_X37Y102        FDRE (Setup_fdre_C_D)        0.032     9.529    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[5]
  -------------------------------------------------------------------
                         required time                          9.529    
                         arrival time                         -15.166    
  -------------------------------------------------------------------
                         slack                                 -5.637    

Slack (VIOLATED) :        -5.571ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        15.503ns  (logic 7.330ns (47.282%)  route 8.173ns (52.718%))
  Logic Levels:           40  (CARRY4=24 LUT2=2 LUT3=7 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 9.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.835 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.835    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.992 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2/O[0]
                         net (fo=3, routed)           0.285    13.277    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2_n_7
    SLICE_X45Y105        LUT2 (Prop_lut2_I0_O)        0.209    13.486 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5/O
                         net (fo=1, routed)           0.470    13.956    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.053 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4/O
                         net (fo=1, routed)           0.270    14.323    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.097    14.420 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3/O
                         net (fo=6, routed)           0.310    14.731    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3_n_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I5_O)        0.097    14.828 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_3/O
                         net (fo=1, routed)           0.190    15.018    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_3_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I2_O)        0.097    15.115 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_1/O
                         net (fo=1, routed)           0.000    15.115    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_1_n_0
    SLICE_X43Y104        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.126     9.222    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X43Y104        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]/C
                         clock pessimism              0.364     9.586    
                         clock uncertainty           -0.074     9.511    
    SLICE_X43Y104        FDRE (Setup_fdre_C_D)        0.032     9.543    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]
  -------------------------------------------------------------------
                         required time                          9.543    
                         arrival time                         -15.115    
  -------------------------------------------------------------------
                         slack                                 -5.571    

Slack (VIOLATED) :        -5.536ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        15.452ns  (logic 7.330ns (47.437%)  route 8.122ns (52.563%))
  Logic Levels:           40  (CARRY4=24 LUT2=2 LUT3=8 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.835 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.835    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.992 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2/O[0]
                         net (fo=3, routed)           0.285    13.277    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2_n_7
    SLICE_X45Y105        LUT2 (Prop_lut2_I0_O)        0.209    13.486 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5/O
                         net (fo=1, routed)           0.470    13.956    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.053 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4/O
                         net (fo=1, routed)           0.270    14.323    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.097    14.420 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3/O
                         net (fo=6, routed)           0.356    14.776    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3_n_0
    SLICE_X39Y105        LUT6 (Prop_lut6_I4_O)        0.097    14.873 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_2/O
                         net (fo=1, routed)           0.094    14.967    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_2_n_0
    SLICE_X39Y105        LUT3 (Prop_lut3_I1_O)        0.097    15.064 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_1/O
                         net (fo=1, routed)           0.000    15.064    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next[4]
    SLICE_X39Y105        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.128     9.224    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X39Y105        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[4]/C
                         clock pessimism              0.346     9.570    
                         clock uncertainty           -0.074     9.495    
    SLICE_X39Y105        FDRE (Setup_fdre_C_D)        0.032     9.527    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[4]
  -------------------------------------------------------------------
                         required time                          9.527    
                         arrival time                         -15.064    
  -------------------------------------------------------------------
                         slack                                 -5.536    

Slack (VIOLATED) :        -5.472ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        15.404ns  (logic 7.330ns (47.586%)  route 8.074ns (52.414%))
  Logic Levels:           40  (CARRY4=24 LUT2=2 LUT3=7 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 9.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.835 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.835    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.992 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2/O[0]
                         net (fo=3, routed)           0.285    13.277    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2_n_7
    SLICE_X45Y105        LUT2 (Prop_lut2_I0_O)        0.209    13.486 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5/O
                         net (fo=1, routed)           0.470    13.956    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.053 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4/O
                         net (fo=1, routed)           0.270    14.323    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.097    14.420 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3/O
                         net (fo=6, routed)           0.211    14.632    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.729 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[7]_i_2/O
                         net (fo=1, routed)           0.190    14.918    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[7]_i_2_n_0
    SLICE_X43Y103        LUT5 (Prop_lut5_I2_O)        0.097    15.015 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[7]_i_1/O
                         net (fo=1, routed)           0.000    15.015    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[7]_i_1_n_0
    SLICE_X43Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.126     9.222    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X43Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[7]/C
                         clock pessimism              0.364     9.586    
                         clock uncertainty           -0.074     9.511    
    SLICE_X43Y103        FDRE (Setup_fdre_C_D)        0.032     9.543    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[7]
  -------------------------------------------------------------------
                         required time                          9.543    
                         arrival time                         -15.015    
  -------------------------------------------------------------------
                         slack                                 -5.472    

Slack (VIOLATED) :        -4.625ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.541ns  (logic 6.967ns (47.913%)  route 7.574ns (52.087%))
  Logic Levels:           36  (CARRY4=23 LUT2=1 LUT3=7 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.802 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/O[0]
                         net (fo=2, routed)           0.606    12.408    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_7
    SLICE_X42Y106        LUT3 (Prop_lut3_I2_O)        0.224    12.632 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_8/O
                         net (fo=1, routed)           0.000    12.632    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_8_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.034 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_2/CO[3]
                         net (fo=10, routed)          0.590    13.624    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_2_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.097    13.721 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_3/O
                         net (fo=1, routed)           0.334    14.056    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next0[2]
    SLICE_X41Y102        LUT5 (Prop_lut5_I3_O)        0.097    14.153 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_1/O
                         net (fo=1, routed)           0.000    14.153    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next[2]
    SLICE_X41Y102        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.128     9.224    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X41Y102        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]/C
                         clock pessimism              0.346     9.570    
                         clock uncertainty           -0.074     9.495    
    SLICE_X41Y102        FDRE (Setup_fdre_C_D)        0.032     9.527    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]
  -------------------------------------------------------------------
                         required time                          9.527    
                         arrival time                         -14.153    
  -------------------------------------------------------------------
                         slack                                 -4.625    

Slack (VIOLATED) :        -4.604ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.560ns  (logic 7.071ns (48.566%)  route 7.489ns (51.434%))
  Logic Levels:           37  (CARRY4=23 LUT2=1 LUT3=8 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 9.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481    12.914 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/O[3]
                         net (fo=4, routed)           0.554    13.469    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_4
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.222    13.691 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[3]_i_3/O
                         net (fo=1, routed)           0.186    13.877    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[3]_i_3_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I4_O)        0.097    13.974 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[3]_i_2/O
                         net (fo=1, routed)           0.101    14.075    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[3]_i_2_n_0
    SLICE_X44Y103        LUT3 (Prop_lut3_I1_O)        0.097    14.172 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[3]_i_1/O
                         net (fo=1, routed)           0.000    14.172    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next[3]
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.126     9.222    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[3]/C
                         clock pessimism              0.390     9.612    
                         clock uncertainty           -0.074     9.537    
    SLICE_X44Y103        FDRE (Setup_fdre_C_D)        0.030     9.567    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[3]
  -------------------------------------------------------------------
                         required time                          9.567    
                         arrival time                         -14.172    
  -------------------------------------------------------------------
                         slack                                 -4.604    

Slack (VIOLATED) :        -4.600ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.516ns  (logic 6.967ns (47.996%)  route 7.549ns (52.004%))
  Logic Levels:           36  (CARRY4=23 LUT2=1 LUT3=8 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.802 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/O[0]
                         net (fo=2, routed)           0.606    12.408    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_7
    SLICE_X42Y106        LUT3 (Prop_lut3_I2_O)        0.224    12.632 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_8/O
                         net (fo=1, routed)           0.000    12.632    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_8_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.034 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_2/CO[3]
                         net (fo=10, routed)          0.483    13.517    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_2_n_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I3_O)        0.097    13.614 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[0]_i_2/O
                         net (fo=1, routed)           0.416    14.031    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[0]_i_2_n_0
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.097    14.128 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[0]_i_1/O
                         net (fo=1, routed)           0.000    14.128    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next[0]
    SLICE_X41Y102        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.128     9.224    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X41Y102        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[0]/C
                         clock pessimism              0.346     9.570    
                         clock uncertainty           -0.074     9.495    
    SLICE_X41Y102        FDRE (Setup_fdre_C_D)        0.032     9.527    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[0]
  -------------------------------------------------------------------
                         required time                          9.527    
                         arrival time                         -14.128    
  -------------------------------------------------------------------
                         slack                                 -4.600    

Slack (VIOLATED) :        -4.448ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        14.405ns  (logic 6.967ns (48.364%)  route 7.438ns (51.636%))
  Logic Levels:           36  (CARRY4=23 LUT2=1 LUT3=7 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 9.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.802 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/O[0]
                         net (fo=2, routed)           0.606    12.408    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_7
    SLICE_X42Y106        LUT3 (Prop_lut3_I2_O)        0.224    12.632 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_8/O
                         net (fo=1, routed)           0.000    12.632    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_8_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.034 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_2/CO[3]
                         net (fo=10, routed)          0.594    13.628    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_2_n_0
    SLICE_X43Y103        LUT5 (Prop_lut5_I0_O)        0.097    13.725 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]_i_2/O
                         net (fo=1, routed)           0.195    13.920    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next0[1]
    SLICE_X44Y103        LUT5 (Prop_lut5_I3_O)        0.097    14.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]_i_1/O
                         net (fo=1, routed)           0.000    14.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next[1]
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.126     9.222    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                         clock pessimism              0.390     9.612    
                         clock uncertainty           -0.074     9.537    
    SLICE_X44Y103        FDRE (Setup_fdre_C_D)        0.032     9.569    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]
  -------------------------------------------------------------------
                         required time                          9.569    
                         arrival time                         -14.017    
  -------------------------------------------------------------------
                         slack                                 -4.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.560    -0.604    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X55Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/Q
                         net (fo=1, routed)           0.079    -0.384    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[11]
    SLICE_X54Y85         LUT5 (Prop_lut5_I4_O)        0.045    -0.339 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]
    SLICE_X54Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.829    -0.844    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X54Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                         clock pessimism              0.253    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X54Y85         FDRE (Hold_fdre_C_D)         0.121    -0.396    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[31].GPIO2_DBus_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.923%)  route 0.056ns (23.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.562    -0.602    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y88         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[31].GPIO2_DBus_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[31].GPIO2_DBus_i_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.405    task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[31].GPIO2_DBus_i_reg
    SLICE_X52Y88         LUT6 (Prop_lut6_I0_O)        0.045    -0.360 r  task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    task_design_1_i/axi_gpio_0/U0/ip2bus_data[31]
    SLICE_X52Y88         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.832    -0.841    task_design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X52Y88         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X52Y88         FDRE (Hold_fdre_C_D)         0.092    -0.423    task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.902%)  route 0.055ns (28.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.558    -0.606    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X53Y82         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.055    -0.410    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[31]
    SLICE_X52Y82         FDRE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.826    -0.847    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X52Y82         FDRE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[0]/C
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X52Y82         FDRE (Hold_fdre_C_D)         0.046    -0.473    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.132%)  route 0.146ns (50.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.557    -0.607    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X36Y75         FDSE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDSE (Prop_fdse_C_Q)         0.141    -0.466 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[18]/Q
                         net (fo=4, routed)           0.146    -0.320    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S62_in
    SLICE_X34Y74         SRL16E                                       r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.825    -0.848    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X34Y74         SRL16E                                       r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4/CLK
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.074    -0.499    
    SLICE_X34Y74         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.384    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[10].GPIO2_DBus_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.559    -0.605    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y82         FDSE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.378    task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio2_io_t[21]
    SLICE_X56Y82         LUT5 (Prop_lut5_I0_O)        0.045    -0.333 r  task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[10].GPIO2_DBus_i[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    task_design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg2_In[10]
    SLICE_X56Y82         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[10].GPIO2_DBus_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.827    -0.846    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y82         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[10].GPIO2_DBus_i_reg[10]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.074    -0.518    
    SLICE_X56Y82         FDRE (Hold_fdre_C_D)         0.120    -0.398    task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[10].GPIO2_DBus_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.561    -0.603    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y86         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg[20]/Q
                         net (fo=1, routed)           0.086    -0.376    task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg
    SLICE_X56Y86         LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    task_design_1_i/axi_gpio_0/U0/ip2bus_data[20]
    SLICE_X56Y86         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.830    -0.843    task_design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X56Y86         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X56Y86         FDRE (Hold_fdre_C_D)         0.120    -0.396    task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.560    -0.604    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X55Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/Q
                         net (fo=1, routed)           0.086    -0.377    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[12]
    SLICE_X54Y85         LUT5 (Prop_lut5_I4_O)        0.045    -0.332 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]
    SLICE_X54Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.829    -0.844    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X54Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                         clock pessimism              0.253    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X54Y85         FDRE (Hold_fdre_C_D)         0.120    -0.397    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.561    -0.603    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X51Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/Q
                         net (fo=1, routed)           0.086    -0.376    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[16]
    SLICE_X50Y85         LUT5 (Prop_lut5_I4_O)        0.045    -0.331 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]
    SLICE_X50Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.830    -0.843    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X50Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X50Y85         FDRE (Hold_fdre_C_D)         0.120    -0.396    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.559    -0.605    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y83         FDSE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[12]/Q
                         net (fo=1, routed)           0.090    -0.374    task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[19]
    SLICE_X54Y83         LUT5 (Prop_lut5_I0_O)        0.045    -0.329 r  task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[12].GPIO_DBus_i[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[12]_0
    SLICE_X54Y83         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.827    -0.846    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y83         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[12]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.074    -0.518    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.121    -0.397    task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[12]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.836%)  route 0.115ns (38.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.557    -0.607    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y80         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.351    task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[1].GPIO_DBus_i_reg
    SLICE_X54Y80         LUT6 (Prop_lut6_I5_O)        0.045    -0.306 r  task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    task_design_1_i/axi_gpio_0/U0/ip2bus_data[1]
    SLICE_X54Y80         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.824    -0.849    task_design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X54Y80         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X54Y80         FDRE (Hold_fdre_C_D)         0.120    -0.380    task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_task_design_1_clk_wiz_1_0
  To Clock:  clk_out1_task_design_1_clk_wiz_1_0_1

Setup :          771  Failing Endpoints,  Worst Slack       -5.713ns,  Total Violation     -275.471ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.713ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        15.629ns  (logic 7.330ns (46.900%)  route 8.299ns (53.100%))
  Logic Levels:           40  (CARRY4=24 LUT2=2 LUT3=7 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.835 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.835    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.992 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2/O[0]
                         net (fo=3, routed)           0.285    13.277    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2_n_7
    SLICE_X45Y105        LUT2 (Prop_lut2_I0_O)        0.209    13.486 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5/O
                         net (fo=1, routed)           0.470    13.956    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.053 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4/O
                         net (fo=1, routed)           0.270    14.323    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.097    14.420 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3/O
                         net (fo=6, routed)           0.332    14.753    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3_n_0
    SLICE_X41Y103        LUT6 (Prop_lut6_I3_O)        0.097    14.850 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_3/O
                         net (fo=1, routed)           0.294    15.144    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_3_n_0
    SLICE_X41Y103        LUT5 (Prop_lut5_I2_O)        0.097    15.241 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_1/O
                         net (fo=1, routed)           0.000    15.241    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_1_n_0
    SLICE_X41Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.128     9.224    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X41Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]/C
                         clock pessimism              0.346     9.570    
                         clock uncertainty           -0.074     9.495    
    SLICE_X41Y103        FDRE (Setup_fdre_C_D)        0.032     9.527    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]
  -------------------------------------------------------------------
                         required time                          9.527    
                         arrival time                         -15.241    
  -------------------------------------------------------------------
                         slack                                 -5.713    

Slack (VIOLATED) :        -5.640ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        15.556ns  (logic 7.330ns (47.120%)  route 8.226ns (52.880%))
  Logic Levels:           40  (CARRY4=24 LUT2=2 LUT3=7 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.835 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.835    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.992 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2/O[0]
                         net (fo=3, routed)           0.285    13.277    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2_n_7
    SLICE_X45Y105        LUT2 (Prop_lut2_I0_O)        0.209    13.486 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5/O
                         net (fo=1, routed)           0.470    13.956    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.053 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4/O
                         net (fo=1, routed)           0.270    14.323    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.097    14.420 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3/O
                         net (fo=6, routed)           0.458    14.878    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3_n_0
    SLICE_X37Y105        LUT6 (Prop_lut6_I5_O)        0.097    14.975 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[8]_i_2/O
                         net (fo=1, routed)           0.096    15.071    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[8]_i_2_n_0
    SLICE_X37Y105        LUT6 (Prop_lut6_I2_O)        0.097    15.168 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[8]_i_1/O
                         net (fo=1, routed)           0.000    15.168    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[8]_i_1_n_0
    SLICE_X37Y105        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.130     9.226    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X37Y105        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[8]/C
                         clock pessimism              0.346     9.572    
                         clock uncertainty           -0.074     9.497    
    SLICE_X37Y105        FDRE (Setup_fdre_C_D)        0.030     9.527    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[8]
  -------------------------------------------------------------------
                         required time                          9.527    
                         arrival time                         -15.168    
  -------------------------------------------------------------------
                         slack                                 -5.640    

Slack (VIOLATED) :        -5.637ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        15.554ns  (logic 7.330ns (47.126%)  route 8.224ns (52.874%))
  Logic Levels:           40  (CARRY4=24 LUT2=2 LUT3=8 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 9.226 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.835 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.835    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.992 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2/O[0]
                         net (fo=3, routed)           0.285    13.277    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2_n_7
    SLICE_X45Y105        LUT2 (Prop_lut2_I0_O)        0.209    13.486 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5/O
                         net (fo=1, routed)           0.470    13.956    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.053 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4/O
                         net (fo=1, routed)           0.270    14.323    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.097    14.420 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3/O
                         net (fo=6, routed)           0.361    14.781    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I2_O)        0.097    14.878 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[5]_i_2/O
                         net (fo=1, routed)           0.191    15.069    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next0[5]
    SLICE_X37Y102        LUT3 (Prop_lut3_I0_O)        0.097    15.166 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[5]_i_1/O
                         net (fo=1, routed)           0.000    15.166    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[5]_i_1_n_0
    SLICE_X37Y102        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.130     9.226    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X37Y102        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[5]/C
                         clock pessimism              0.346     9.572    
                         clock uncertainty           -0.074     9.497    
    SLICE_X37Y102        FDRE (Setup_fdre_C_D)        0.032     9.529    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[5]
  -------------------------------------------------------------------
                         required time                          9.529    
                         arrival time                         -15.166    
  -------------------------------------------------------------------
                         slack                                 -5.637    

Slack (VIOLATED) :        -5.571ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        15.503ns  (logic 7.330ns (47.282%)  route 8.173ns (52.718%))
  Logic Levels:           40  (CARRY4=24 LUT2=2 LUT3=7 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 9.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.835 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.835    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.992 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2/O[0]
                         net (fo=3, routed)           0.285    13.277    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2_n_7
    SLICE_X45Y105        LUT2 (Prop_lut2_I0_O)        0.209    13.486 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5/O
                         net (fo=1, routed)           0.470    13.956    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.053 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4/O
                         net (fo=1, routed)           0.270    14.323    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.097    14.420 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3/O
                         net (fo=6, routed)           0.310    14.731    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3_n_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I5_O)        0.097    14.828 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_3/O
                         net (fo=1, routed)           0.190    15.018    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_3_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I2_O)        0.097    15.115 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_1/O
                         net (fo=1, routed)           0.000    15.115    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_1_n_0
    SLICE_X43Y104        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.126     9.222    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X43Y104        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]/C
                         clock pessimism              0.364     9.586    
                         clock uncertainty           -0.074     9.511    
    SLICE_X43Y104        FDRE (Setup_fdre_C_D)        0.032     9.543    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]
  -------------------------------------------------------------------
                         required time                          9.543    
                         arrival time                         -15.115    
  -------------------------------------------------------------------
                         slack                                 -5.571    

Slack (VIOLATED) :        -5.536ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        15.452ns  (logic 7.330ns (47.437%)  route 8.122ns (52.563%))
  Logic Levels:           40  (CARRY4=24 LUT2=2 LUT3=8 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.835 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.835    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.992 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2/O[0]
                         net (fo=3, routed)           0.285    13.277    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2_n_7
    SLICE_X45Y105        LUT2 (Prop_lut2_I0_O)        0.209    13.486 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5/O
                         net (fo=1, routed)           0.470    13.956    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.053 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4/O
                         net (fo=1, routed)           0.270    14.323    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.097    14.420 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3/O
                         net (fo=6, routed)           0.356    14.776    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3_n_0
    SLICE_X39Y105        LUT6 (Prop_lut6_I4_O)        0.097    14.873 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_2/O
                         net (fo=1, routed)           0.094    14.967    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_2_n_0
    SLICE_X39Y105        LUT3 (Prop_lut3_I1_O)        0.097    15.064 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_1/O
                         net (fo=1, routed)           0.000    15.064    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next[4]
    SLICE_X39Y105        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.128     9.224    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X39Y105        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[4]/C
                         clock pessimism              0.346     9.570    
                         clock uncertainty           -0.074     9.495    
    SLICE_X39Y105        FDRE (Setup_fdre_C_D)        0.032     9.527    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[4]
  -------------------------------------------------------------------
                         required time                          9.527    
                         arrival time                         -15.064    
  -------------------------------------------------------------------
                         slack                                 -5.536    

Slack (VIOLATED) :        -5.472ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        15.404ns  (logic 7.330ns (47.586%)  route 8.074ns (52.414%))
  Logic Levels:           40  (CARRY4=24 LUT2=2 LUT3=7 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 9.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    12.835 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.835    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    12.992 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2/O[0]
                         net (fo=3, routed)           0.285    13.277    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_2_n_7
    SLICE_X45Y105        LUT2 (Prop_lut2_I0_O)        0.209    13.486 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5/O
                         net (fo=1, routed)           0.470    13.956    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_5_n_0
    SLICE_X44Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.053 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4/O
                         net (fo=1, routed)           0.270    14.323    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_4_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.097    14.420 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3/O
                         net (fo=6, routed)           0.211    14.632    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[4]_i_3_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I2_O)        0.097    14.729 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[7]_i_2/O
                         net (fo=1, routed)           0.190    14.918    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[7]_i_2_n_0
    SLICE_X43Y103        LUT5 (Prop_lut5_I2_O)        0.097    15.015 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[7]_i_1/O
                         net (fo=1, routed)           0.000    15.015    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[7]_i_1_n_0
    SLICE_X43Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.126     9.222    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X43Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[7]/C
                         clock pessimism              0.364     9.586    
                         clock uncertainty           -0.074     9.511    
    SLICE_X43Y103        FDRE (Setup_fdre_C_D)        0.032     9.543    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[7]
  -------------------------------------------------------------------
                         required time                          9.543    
                         arrival time                         -15.015    
  -------------------------------------------------------------------
                         slack                                 -5.472    

Slack (VIOLATED) :        -4.625ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.541ns  (logic 6.967ns (47.913%)  route 7.574ns (52.087%))
  Logic Levels:           36  (CARRY4=23 LUT2=1 LUT3=7 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.802 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/O[0]
                         net (fo=2, routed)           0.606    12.408    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_7
    SLICE_X42Y106        LUT3 (Prop_lut3_I2_O)        0.224    12.632 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_8/O
                         net (fo=1, routed)           0.000    12.632    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_8_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.034 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_2/CO[3]
                         net (fo=10, routed)          0.590    13.624    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_2_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.097    13.721 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_3/O
                         net (fo=1, routed)           0.334    14.056    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next0[2]
    SLICE_X41Y102        LUT5 (Prop_lut5_I3_O)        0.097    14.153 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_1/O
                         net (fo=1, routed)           0.000    14.153    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next[2]
    SLICE_X41Y102        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.128     9.224    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X41Y102        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]/C
                         clock pessimism              0.346     9.570    
                         clock uncertainty           -0.074     9.495    
    SLICE_X41Y102        FDRE (Setup_fdre_C_D)        0.032     9.527    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]
  -------------------------------------------------------------------
                         required time                          9.527    
                         arrival time                         -14.153    
  -------------------------------------------------------------------
                         slack                                 -4.625    

Slack (VIOLATED) :        -4.604ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.560ns  (logic 7.071ns (48.566%)  route 7.489ns (51.434%))
  Logic Levels:           37  (CARRY4=23 LUT2=1 LUT3=8 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 9.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.732 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/CO[3]
                         net (fo=13, routed)          0.605    12.336    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_0
    SLICE_X42Y104        LUT3 (Prop_lut3_I0_O)        0.097    12.433 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19/O
                         net (fo=1, routed)           0.000    12.433    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[2]_i_19_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481    12.914 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7/O[3]
                         net (fo=4, routed)           0.554    13.469    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[2]_i_7_n_4
    SLICE_X44Y103        LUT6 (Prop_lut6_I0_O)        0.222    13.691 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[3]_i_3/O
                         net (fo=1, routed)           0.186    13.877    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[3]_i_3_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I4_O)        0.097    13.974 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[3]_i_2/O
                         net (fo=1, routed)           0.101    14.075    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[3]_i_2_n_0
    SLICE_X44Y103        LUT3 (Prop_lut3_I1_O)        0.097    14.172 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[3]_i_1/O
                         net (fo=1, routed)           0.000    14.172    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next[3]
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.126     9.222    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[3]/C
                         clock pessimism              0.390     9.612    
                         clock uncertainty           -0.074     9.537    
    SLICE_X44Y103        FDRE (Setup_fdre_C_D)        0.030     9.567    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[3]
  -------------------------------------------------------------------
                         required time                          9.567    
                         arrival time                         -14.172    
  -------------------------------------------------------------------
                         slack                                 -4.604    

Slack (VIOLATED) :        -4.600ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.516ns  (logic 6.967ns (47.996%)  route 7.549ns (52.004%))
  Logic Levels:           36  (CARRY4=23 LUT2=1 LUT3=8 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 9.224 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.802 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/O[0]
                         net (fo=2, routed)           0.606    12.408    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_7
    SLICE_X42Y106        LUT3 (Prop_lut3_I2_O)        0.224    12.632 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_8/O
                         net (fo=1, routed)           0.000    12.632    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_8_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.034 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_2/CO[3]
                         net (fo=10, routed)          0.483    13.517    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_2_n_0
    SLICE_X43Y105        LUT6 (Prop_lut6_I3_O)        0.097    13.614 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[0]_i_2/O
                         net (fo=1, routed)           0.416    14.031    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[0]_i_2_n_0
    SLICE_X41Y102        LUT3 (Prop_lut3_I2_O)        0.097    14.128 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[0]_i_1/O
                         net (fo=1, routed)           0.000    14.128    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next[0]
    SLICE_X41Y102        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.128     9.224    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X41Y102        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[0]/C
                         clock pessimism              0.346     9.570    
                         clock uncertainty           -0.074     9.495    
    SLICE_X41Y102        FDRE (Setup_fdre_C_D)        0.032     9.527    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[0]
  -------------------------------------------------------------------
                         required time                          9.527    
                         arrival time                         -14.128    
  -------------------------------------------------------------------
                         slack                                 -4.600    

Slack (VIOLATED) :        -4.448ns  (required time - arrival time)
  Source:                 task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.405ns  (logic 6.967ns (48.364%)  route 7.438ns (51.636%))
  Logic Levels:           36  (CARRY4=23 LUT2=1 LUT3=7 LUT5=2 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 9.222 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.229    -0.388    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.341    -0.047 f  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=23, routed)          0.658     0.611    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]
    SLICE_X43Y102        LUT6 (Prop_lut6_I1_O)        0.097     0.708 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129/O
                         net (fo=11, routed)          0.141     0.850    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_129_n_0
    SLICE_X43Y102        LUT6 (Prop_lut6_I2_O)        0.097     0.947 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108/O
                         net (fo=11, routed)          0.247     1.193    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_108_n_0
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.097     1.290 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117/O
                         net (fo=2, routed)           0.346     1.637    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_117_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.097     1.734 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121/O
                         net (fo=1, routed)           0.000     1.734    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_121_n_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.129 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.129    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_95_n_0
    SLICE_X41Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     2.302 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94/CO[2]
                         net (fo=13, routed)          0.484     2.786    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_94_n_1
    SLICE_X40Y100        LUT3 (Prop_lut3_I0_O)        0.237     3.023 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104/O
                         net (fo=1, routed)           0.000     3.023    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_104_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     3.418 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81/CO[3]
                         net (fo=1, routed)           0.000     3.418    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.507 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80/CO[3]
                         net (fo=13, routed)          0.667     4.174    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_80_n_0
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.097     4.271 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93/O
                         net (fo=1, routed)           0.000     4.271    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_93_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.683 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72/CO[3]
                         net (fo=1, routed)           0.001     4.684    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_72_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.773 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67/CO[3]
                         net (fo=1, routed)           0.000     4.773    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_67_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.862 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66/CO[3]
                         net (fo=13, routed)          0.711     5.573    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_66_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     6.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58/CO[3]
                         net (fo=1, routed)           0.000     6.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_58_n_0
    SLICE_X38Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.109 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53/CO[3]
                         net (fo=1, routed)           0.000     6.109    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_53_n_0
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.201 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52/CO[3]
                         net (fo=13, routed)          0.656     6.856    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_52_n_0
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.097     6.953 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65/O
                         net (fo=1, routed)           0.000     6.953    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_65_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.365 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.365    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_44_n_0
    SLICE_X39Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.454 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.454    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_39_n_0
    SLICE_X39Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.543 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38/CO[3]
                         net (fo=13, routed)          0.697     8.240    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_38_n_0
    SLICE_X40Y102        LUT3 (Prop_lut3_I0_O)        0.097     8.337 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51/O
                         net (fo=1, routed)           0.000     8.337    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_51_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.749 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.749    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_30_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.838 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.838    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_25_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.927 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24/CO[3]
                         net (fo=13, routed)          0.837     9.764    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_24_n_0
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.097     9.861 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37/O
                         net (fo=1, routed)           0.000     9.861    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_37_n_0
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    10.263 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.263    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_18_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.355 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.355    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_13_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.447 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12/CO[3]
                         net (fo=13, routed)          0.598    11.045    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_12_n_0
    SLICE_X41Y104        LUT3 (Prop_lut3_I0_O)        0.097    11.142 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11/O
                         net (fo=1, routed)           0.000    11.142    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[6]_i_11_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.554 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.554    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.643 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.643    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_5_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.802 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4/O[0]
                         net (fo=2, routed)           0.606    12.408    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_4_n_7
    SLICE_X42Y106        LUT3 (Prop_lut3_I2_O)        0.224    12.632 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_8/O
                         net (fo=1, routed)           0.000    12.632    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[9]_i_8_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    13.034 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_2/CO[3]
                         net (fo=10, routed)          0.594    13.628    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[9]_i_2_n_0
    SLICE_X43Y103        LUT5 (Prop_lut5_I0_O)        0.097    13.725 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]_i_2/O
                         net (fo=1, routed)           0.195    13.920    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next0[1]
    SLICE_X44Y103        LUT5 (Prop_lut5_I3_O)        0.097    14.017 r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B[1]_i_1/O
                         net (fo=1, routed)           0.000    14.017    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_next[1]
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        1.126     9.222    task_design_1_i/FSM_max_common_divisor_0/U0/clk
    SLICE_X44Y103        FDRE                                         r  task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]/C
                         clock pessimism              0.390     9.612    
                         clock uncertainty           -0.074     9.537    
    SLICE_X44Y103        FDRE (Setup_fdre_C_D)        0.032     9.569    task_design_1_i/FSM_max_common_divisor_0/U0/FSM_B_reg[1]
  -------------------------------------------------------------------
                         required time                          9.569    
                         arrival time                         -14.017    
  -------------------------------------------------------------------
                         slack                                 -4.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.560    -0.604    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X55Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]/Q
                         net (fo=1, routed)           0.079    -0.384    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[11]
    SLICE_X54Y85         LUT5 (Prop_lut5_I4_O)        0.045    -0.339 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]
    SLICE_X54Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.829    -0.844    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X54Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                         clock pessimism              0.253    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X54Y85         FDRE (Hold_fdre_C_D)         0.121    -0.396    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[31].GPIO2_DBus_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.923%)  route 0.056ns (23.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.562    -0.602    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y88         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[31].GPIO2_DBus_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[31].GPIO2_DBus_i_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.405    task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[31].GPIO2_DBus_i_reg
    SLICE_X52Y88         LUT6 (Prop_lut6_I0_O)        0.045    -0.360 r  task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    task_design_1_i/axi_gpio_0/U0/ip2bus_data[31]
    SLICE_X52Y88         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.832    -0.841    task_design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X52Y88         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X52Y88         FDRE (Hold_fdre_C_D)         0.092    -0.423    task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.902%)  route 0.055ns (28.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.558    -0.606    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X53Y82         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.055    -0.410    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[31]
    SLICE_X52Y82         FDRE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.826    -0.847    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X52Y82         FDRE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[0]/C
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X52Y82         FDRE (Hold_fdre_C_D)         0.046    -0.473    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.132%)  route 0.146ns (50.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.557    -0.607    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X36Y75         FDSE                                         r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDSE (Prop_fdse_C_Q)         0.141    -0.466 r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[18]/Q
                         net (fo=4, routed)           0.146    -0.320    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S62_in
    SLICE_X34Y74         SRL16E                                       r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.825    -0.848    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X34Y74         SRL16E                                       r  task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4/CLK
                         clock pessimism              0.275    -0.573    
                         clock uncertainty            0.074    -0.499    
    SLICE_X34Y74         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.384    task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[10].GPIO2_DBus_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.559    -0.605    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y82         FDSE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[10]/Q
                         net (fo=1, routed)           0.086    -0.378    task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio2_io_t[21]
    SLICE_X56Y82         LUT5 (Prop_lut5_I0_O)        0.045    -0.333 r  task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[10].GPIO2_DBus_i[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    task_design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg2_In[10]
    SLICE_X56Y82         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[10].GPIO2_DBus_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.827    -0.846    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y82         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[10].GPIO2_DBus_i_reg[10]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.074    -0.518    
    SLICE_X56Y82         FDRE (Hold_fdre_C_D)         0.120    -0.398    task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[10].GPIO2_DBus_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.561    -0.603    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y86         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg[20]/Q
                         net (fo=1, routed)           0.086    -0.376    task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[20].GPIO2_DBus_i_reg
    SLICE_X56Y86         LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    task_design_1_i/axi_gpio_0/U0/ip2bus_data[20]
    SLICE_X56Y86         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.830    -0.843    task_design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X56Y86         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X56Y86         FDRE (Hold_fdre_C_D)         0.120    -0.396    task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.560    -0.604    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X55Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]/Q
                         net (fo=1, routed)           0.086    -0.377    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[12]
    SLICE_X54Y85         LUT5 (Prop_lut5_I4_O)        0.045    -0.332 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]
    SLICE_X54Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.829    -0.844    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X54Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                         clock pessimism              0.253    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X54Y85         FDRE (Hold_fdre_C_D)         0.120    -0.397    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.561    -0.603    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X51Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]/Q
                         net (fo=1, routed)           0.086    -0.376    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[16]
    SLICE_X50Y85         LUT5 (Prop_lut5_I4_O)        0.045    -0.331 r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]
    SLICE_X50Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.830    -0.843    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X50Y85         FDRE                                         r  task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X50Y85         FDRE (Hold_fdre_C_D)         0.120    -0.396    task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.559    -0.605    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X55Y83         FDSE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[12]/Q
                         net (fo=1, routed)           0.090    -0.374    task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio_io_t[19]
    SLICE_X54Y83         LUT5 (Prop_lut5_I0_O)        0.045    -0.329 r  task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[12].GPIO_DBus_i[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[12]_0
    SLICE_X54Y83         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.827    -0.846    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X54Y83         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[12]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.074    -0.518    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.121    -0.397    task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[12].GPIO_DBus_i_reg[12]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_task_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_task_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_task_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_task_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.836%)  route 0.115ns (38.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_task_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.557    -0.607    task_design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y80         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  task_design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.351    task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG_GEN[1].GPIO_DBus_i_reg
    SLICE_X54Y80         LUT6 (Prop_lut6_I5_O)        0.045    -0.306 r  task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    task_design_1_i/axi_gpio_0/U0/ip2bus_data[1]
    SLICE_X54Y80         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_task_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    task_design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  task_design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    task_design_1_i/clk_wiz_1/inst/clk_in1_task_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  task_design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    task_design_1_i/clk_wiz_1/inst/clk_out1_task_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  task_design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2583, routed)        0.824    -0.849    task_design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X54Y80         FDRE                                         r  task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]/C
                         clock pessimism              0.275    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X54Y80         FDRE (Hold_fdre_C_D)         0.120    -0.380    task_design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       14.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.821ns  (required time - arrival time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.491ns  (logic 0.493ns (33.055%)  route 0.998ns (66.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.625ns = ( 35.958 - 33.333 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 19.637 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.646    18.313    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    18.389 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.249    19.637    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X34Y89         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDCE (Prop_fdce_C_Q)         0.396    20.033 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.754    20.787    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X37Y87         LUT2 (Prop_lut2_I1_O)        0.097    20.884 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.245    21.129    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X37Y87         FDCE                                         f  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.407    34.740    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    34.812 r  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.146    35.958    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y87         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.320    36.278    
                         clock uncertainty           -0.035    36.242    
    SLICE_X37Y87         FDCE (Recov_fdce_C_CLR)     -0.293    35.949    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         35.949    
                         arrival time                         -21.129    
  -------------------------------------------------------------------
                         slack                                 14.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.433ns  (arrival time - required time)
  Source:                 task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.723ns  (logic 0.212ns (29.304%)  route 0.511ns (70.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    1.446ns = ( 18.112 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.854    17.521    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.547 f  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.566    18.112    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X34Y89         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDCE (Prop_fdce_C_Q)         0.167    18.279 r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.398    18.677    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X37Y87         LUT2 (Prop_lut2_I1_O)        0.045    18.722 f  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.114    18.836    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X37Y87         FDCE                                         f  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.996     0.996    task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.025 r  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.835     1.860    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y87         FDCE                                         r  task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.400     1.460    
                         clock uncertainty            0.035     1.495    
    SLICE_X37Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.403    task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                          18.836    
  -------------------------------------------------------------------
                         slack                                 17.433    





