-- VHDL for IBM SMS ALD page 15.62.01.1
-- Title: E CH I-O STORAGE
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/19/2020 2:12:51 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_62_01_1_E_CH_I_O_STORAGE is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_RECOVER_LATCH_STAR_1311:	 in STD_LOGIC;
		PS_PERCENT_OR_COML_AT:	 in STD_LOGIC;
		PS_M_OR_L_OP_CODES:	 in STD_LOGIC;
		PS_DOLLAR_SIGN_OR_R_SYMBOL_OP_MOD:	 in STD_LOGIC;
		PS_I_RING_11_TIME:	 in STD_LOGIC;
		PS_LOGIC_GATE_F_1:	 in STD_LOGIC;
		MS_E_CH_FILE_ADDR_TRANSFER:	 in STD_LOGIC;
		MS_1401_PRINT:	 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_2:	 in STD_LOGIC;
		MS_1401_PUNCH:	 in STD_LOGIC;
		MS_E_CH_RESET:	 in STD_LOGIC;
		MS_TEST_PRINT_ERROR:	 in STD_LOGIC;
		MS_E_CH_FORMS_CTRL_OP_CODE_JRJ:	 in STD_LOGIC;
		MS_TEST_PUNCH_ERROR:	 in STD_LOGIC;
		PS_W_OR_X_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		MS_E_CH_STACK_SEL_OP_CODE:	 in STD_LOGIC;
		MS_1401_READ:	 in STD_LOGIC;
		MS_TEST_READ_E_OR_F:	 in STD_LOGIC;
		PS_E_CH_INPUT_MODE:	 out STD_LOGIC;
		MS_E_CH_INPUT_MODE:	 out STD_LOGIC;
		PS_E_CH_OUTPUT_MODE:	 out STD_LOGIC;
		MC_OUTPUT_MODE_TO_BUFFER:	 out STD_LOGIC;
		MC_INPUT_MODE_TO_BUFFER:	 out STD_LOGIC;
		MC_OUTPUT_OP_TO_1301_STAR_E_CH:	 out STD_LOGIC;
		MC_OUTPUT_OP_TO_1405_STAR_E_CH:	 out STD_LOGIC;
		MC_INPUT_OP_TO_1405_STAR_E_CH:	 out STD_LOGIC;
		MC_INPUT_OP_TO_1301_STAR_E_CH:	 out STD_LOGIC;
		LAMP_15A1E14:	 out STD_LOGIC;
		LAMP_15A1F14:	 out STD_LOGIC);
end ALD_15_62_01_1_E_CH_I_O_STORAGE;

architecture behavioral of ALD_15_62_01_1_E_CH_I_O_STORAGE is 

	signal OUT_3A_B: STD_LOGIC;
	signal OUT_5B_H: STD_LOGIC;
	signal OUT_4B_A: STD_LOGIC;
	signal OUT_3B_D: STD_LOGIC;
	signal OUT_2B_B: STD_LOGIC;
	signal OUT_1B_A: STD_LOGIC;
	signal OUT_5C_G: STD_LOGIC;
	signal OUT_3C_B: STD_LOGIC;
	signal OUT_2C_D: STD_LOGIC;
	signal OUT_1C_R: STD_LOGIC;
	signal OUT_4D_G: STD_LOGIC;
	signal OUT_3D_K: STD_LOGIC;
	signal OUT_3D_K_Latch: STD_LOGIC;
	signal OUT_2D_C: STD_LOGIC;
	signal OUT_2D_C_Latch: STD_LOGIC;
	signal OUT_4E_D: STD_LOGIC;
	signal OUT_3E_E: STD_LOGIC;
	signal OUT_2E_F: STD_LOGIC;
	signal OUT_1E_C: STD_LOGIC;
	signal OUT_5F_NoPin: STD_LOGIC;
	signal OUT_5F_NoPin_Latch: STD_LOGIC;
	signal OUT_4F_P: STD_LOGIC;
	signal OUT_4F_P_Latch: STD_LOGIC;
	signal OUT_3F_C: STD_LOGIC;
	signal OUT_5G_E: STD_LOGIC;
	signal OUT_4G_A: STD_LOGIC;
	signal OUT_2G_E: STD_LOGIC;
	signal OUT_4H_E: STD_LOGIC;
	signal OUT_2H_G: STD_LOGIC;
	signal OUT_4I_B: STD_LOGIC;
	signal OUT_2I_A: STD_LOGIC;
	signal OUT_DOT_5B: STD_LOGIC;
	signal OUT_DOT_2B: STD_LOGIC;
	signal OUT_DOT_3D: STD_LOGIC;
	signal OUT_DOT_4D: STD_LOGIC;
	signal OUT_DOT_5G: STD_LOGIC;

begin

	OUT_3A_B <= NOT MS_RECOVER_LATCH_STAR_1311;
	OUT_5B_H <= NOT(PS_PERCENT_OR_COML_AT AND PS_M_OR_L_OP_CODES );
	OUT_4B_A <= NOT OUT_DOT_5B;
	OUT_3B_D <= NOT(OUT_4B_A AND PS_2ND_CLOCK_PULSE_2 AND PS_DOLLAR_SIGN_OR_R_SYMBOL_OP_MOD );
	OUT_2B_B <= NOT MS_E_CH_FILE_ADDR_TRANSFER;

	SMS_AEK_1B: entity SMS_AEK
	    port map (
		IN1 => OUT_DOT_2B,	-- Pin F
		OUT1 => OUT_1B_A,
		IN2 => OPEN );

	OUT_5C_G <= NOT(PS_I_RING_11_TIME AND PS_LOGIC_GATE_F_1 );
	OUT_3C_B <= NOT OUT_5F_NoPin;
	OUT_2C_D <= NOT OUT_3C_B;
	OUT_1C_R <= NOT MS_E_CH_FILE_ADDR_TRANSFER;
	OUT_4D_G <= NOT(MS_1401_PRINT AND MS_1401_PUNCH );
	OUT_3D_K_Latch <= NOT(MS_E_CH_RESET AND OUT_DOT_4D );
	OUT_2D_C_Latch <= NOT(OUT_DOT_3D AND OUT_3E_E );
	OUT_4E_D <= NOT(MS_TEST_PRINT_ERROR AND MS_E_CH_FORMS_CTRL_OP_CODE_JRJ AND MS_TEST_PUNCH_ERROR );
	OUT_3E_E <= NOT(OUT_4B_A AND PS_2ND_CLOCK_PULSE_2 AND PS_W_OR_X_SYMBOL_OP_MODIFIER );
	OUT_2E_F <= NOT OUT_DOT_4D;

	SMS_AEK_1E: entity SMS_AEK
	    port map (
		IN2 => OUT_1C_R,	-- Pin E
		IN1 => OUT_DOT_3D,	-- Pin D
		OUT1 => OUT_1E_C );

	OUT_5F_NoPin_Latch <= NOT(MS_E_CH_RESET AND OUT_DOT_5G );
	OUT_4F_P_Latch <= NOT(OUT_3B_D AND OUT_5F_NoPin AND MS_E_CH_STACK_SEL_OP_CODE );
	OUT_3F_C <= NOT OUT_DOT_5G;
	OUT_5G_E <= NOT(MS_1401_READ AND MS_RECOVER_LATCH_STAR_1311 AND MS_TEST_READ_E_OR_F );
	OUT_4G_A <= OUT_3F_C;
	OUT_2G_E <= OUT_2E_F;
	OUT_4H_E <= OUT_3F_C;
	OUT_2H_G <= OUT_2E_F;
	OUT_4I_B <= NOT OUT_3F_C;
	LAMP_15A1E14 <= OUT_4I_B;
	OUT_2I_A <= NOT OUT_2E_F;
	LAMP_15A1F14 <= OUT_2I_A;
	OUT_DOT_5B <= OUT_5B_H OR OUT_5C_G;
	OUT_DOT_2B <= OUT_2B_B OR OUT_2C_D;
	OUT_DOT_3D <= OUT_3A_B OR OUT_3D_K;
	OUT_DOT_4D <= OUT_4D_G OR OUT_2D_C OR OUT_4E_D;
	OUT_DOT_5G <= OUT_4F_P OR OUT_5G_E;

	PS_E_CH_INPUT_MODE <= OUT_1B_A;
	PS_E_CH_OUTPUT_MODE <= OUT_1E_C;
	MC_INPUT_MODE_TO_BUFFER <= OUT_4G_A;
	MC_OUTPUT_MODE_TO_BUFFER <= OUT_2G_E;
	MC_INPUT_OP_TO_1405_STAR_E_CH <= OUT_4H_E;
	MC_INPUT_OP_TO_1301_STAR_E_CH <= OUT_4H_E;
	MC_OUTPUT_OP_TO_1301_STAR_E_CH <= OUT_2H_G;
	MC_OUTPUT_OP_TO_1405_STAR_E_CH <= OUT_2H_G;
	MS_E_CH_INPUT_MODE <= OUT_DOT_2B;

	Latch_3D: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3D_K_Latch,
		Q => OUT_3D_K,
		QBar => OPEN );

	Latch_2D: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2D_C_Latch,
		Q => OUT_2D_C,
		QBar => OPEN );

	Latch_5F: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_5F_NoPin_Latch,
		Q => OUT_5F_NoPin,
		QBar => OPEN );

	Latch_4F: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4F_P_Latch,
		Q => OUT_4F_P,
		QBar => OPEN );


end;
