
M_00_Led_Toggle.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000158  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080002e0  080002e8  000102e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080002e0  080002e0  000102e8  2**0
                  CONTENTS
  4 .ARM          00000000  080002e0  080002e0  000102e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080002e0  080002e8  000102e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080002e0  080002e0  000102e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080002e4  080002e4  000102e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000102e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .sram2        00000000  10000000  10000000  000102e8  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000102e8  2**0
                  CONTENTS, READONLY
 13 .debug_line   000000e0  00000000  00000000  00010318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   00000048  00000000  00000000  000103f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00000026  00000000  00000000  00010440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000048  00000000  00000000  00010468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00000080  00000000  00000000  000104b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_ranges 00000020  00000000  00000000  00010530  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_frame  0000002c  00000000  00000000  00010550  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080002c8 	.word	0x080002c8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	080002c8 	.word	0x080002c8

080001c8 <gpioa_clk_en>:

.equ GPIO_PIN_5,         5

gpioa_clk_en:
	@ Enable the GPIOA Clock
	ldr r6, = RCC_BASE             @ load the RCC address into R6
 80001c8:	4e17      	ldr	r6, [pc, #92]	; (8000228 <loop+0x10>)
	ldr r5, [r6, RCC_AHB2_OFFSET]  @ read the current value of the AHB2 CLK enable reg
 80001ca:	6cf5      	ldr	r5, [r6, #76]	; 0x4c
	orr r5, RCC_AHB2_GPIOA         @ set the bit 0 to enable GPIOA
 80001cc:	f045 0501 	orr.w	r5, r5, #1
	str r5, [r6, RCC_AHB2_OFFSET]  @ write the updated value into the AHB2 CLK enable reg
 80001d0:	64f5      	str	r5, [r6, #76]	; 0x4c
	bx lr
 80001d2:	4770      	bx	lr

080001d4 <gpio_config_pin>:

gpio_config_pin:
	@ Configure the Pin 5 of GPIOA as output
	lsl r1, r1, #1                   @ r1 = r1 * 2 (PA5 -> bits 10 and 11) RM0351 page 303
 80001d4:	ea4f 0141 	mov.w	r1, r1, lsl #1
	ldr r2, [r0, GPIOA_MODER_OFFSET] @ read the current value of MODER
 80001d8:	6802      	ldr	r2, [r0, #0]
	ldr r3, = GPIOA_MODER_MASK       @ load the mask (0x11 for 2 bits)
 80001da:	f04f 0303 	mov.w	r3, #3
	lsl r3, r3, r1                   @ move the mask to the correct position
 80001de:	fa03 f301 	lsl.w	r3, r3, r1
	bic r2, r3                       @ clear the bytes for pin
 80001e2:	ea22 0203 	bic.w	r2, r2, r3
	ldr r3, = GPIOA_MODER_OUTPUT     @ load the value to set as output (0x00: Input, 0x01: Output)
 80001e6:	f04f 0301 	mov.w	r3, #1
	lsl r3, r3, r1                   @ move the value to the correct bits (PA5 -> bits 10 and 11)
 80001ea:	fa03 f301 	lsl.w	r3, r3, r1
	orr r2, r3                       @ set the value as output for pin 5
 80001ee:	ea42 0203 	orr.w	r2, r2, r3
	str r2, [r0, GPIOA_MODER_OFFSET] @ write the updated value in MODER
 80001f2:	6002      	str	r2, [r0, #0]
	bx lr
 80001f4:	4770      	bx	lr

080001f6 <gpio_toggle_pin>:

gpio_toggle_pin:
	@ Toggle Pin 5
	ldr r2, [r0, GPIOA_ODR_OFFSET] @ read the current value of the output register
 80001f6:	6942      	ldr	r2, [r0, #20]
	ldr r3, = GPIOA_PIN_ODR_MASK   @ r3 = 0x1 (ths mask is 1 bit wide)
 80001f8:	f04f 0301 	mov.w	r3, #1
	lsl r3, r3, r1                 @ r3 = r3 << r1 (PA5 -> 0x1 << 5)
 80001fc:	fa03 f301 	lsl.w	r3, r3, r1
	eor r2, r3                     @ set the value of the bit
 8000200:	ea82 0203 	eor.w	r2, r2, r3
	str r2, [r0, GPIOA_ODR_OFFSET] @ write the updated value in the output register
 8000204:	6142      	str	r2, [r0, #20]
	bx lr
 8000206:	4770      	bx	lr

08000208 <main>:

main:
	bl gpioa_clk_en
 8000208:	f7ff ffde 	bl	80001c8 <gpioa_clk_en>

	ldr r0, = GPIOA_BASE @ preload the port address as first argument
 800020c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	ldr r1, = GPIO_PIN_5 @ preload the pin as second argument
 8000210:	f04f 0105 	mov.w	r1, #5
	bl gpio_config_pin
 8000214:	f7ff ffde 	bl	80001d4 <gpio_config_pin>

08000218 <loop>:

loop:
	ldr r0, = GPIOA_BASE @ preload the port address as first argument
 8000218:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	ldr r1, = GPIO_PIN_5 @ preload the pin as second argument
 800021c:	f04f 0105 	mov.w	r1, #5
	bl gpio_toggle_pin
 8000220:	f7ff ffe9 	bl	80001f6 <gpio_toggle_pin>

	b loop               @ Stay in this loop forever
 8000224:	e7f8      	b.n	8000218 <loop>
 8000226:	0000      	.short	0x0000
	ldr r6, = RCC_BASE             @ load the RCC address into R6
 8000228:	40021000 	.word	0x40021000

0800022c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800022c:	480d      	ldr	r0, [pc, #52]	; (8000264 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800022e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000230:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000234:	480c      	ldr	r0, [pc, #48]	; (8000268 <LoopForever+0x6>)
  ldr r1, =_edata
 8000236:	490d      	ldr	r1, [pc, #52]	; (800026c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000238:	4a0d      	ldr	r2, [pc, #52]	; (8000270 <LoopForever+0xe>)
  movs r3, #0
 800023a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800023c:	e002      	b.n	8000244 <LoopCopyDataInit>

0800023e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800023e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000240:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000242:	3304      	adds	r3, #4

08000244 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000244:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000246:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000248:	d3f9      	bcc.n	800023e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800024a:	4a0a      	ldr	r2, [pc, #40]	; (8000274 <LoopForever+0x12>)
  ldr r4, =_ebss
 800024c:	4c0a      	ldr	r4, [pc, #40]	; (8000278 <LoopForever+0x16>)
  movs r3, #0
 800024e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000250:	e001      	b.n	8000256 <LoopFillZerobss>

08000252 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000252:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000254:	3204      	adds	r2, #4

08000256 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000256:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000258:	d3fb      	bcc.n	8000252 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800025a:	f000 f811 	bl	8000280 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800025e:	f7ff ffd3 	bl	8000208 <main>

08000262 <LoopForever>:

LoopForever:
    b LoopForever
 8000262:	e7fe      	b.n	8000262 <LoopForever>
  ldr   r0, =_estack
 8000264:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000268:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800026c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000270:	080002e8 	.word	0x080002e8
  ldr r2, =_sbss
 8000274:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000278:	2000001c 	.word	0x2000001c

0800027c <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800027c:	e7fe      	b.n	800027c <ADC1_2_IRQHandler>
	...

08000280 <__libc_init_array>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	4d0d      	ldr	r5, [pc, #52]	; (80002b8 <__libc_init_array+0x38>)
 8000284:	4c0d      	ldr	r4, [pc, #52]	; (80002bc <__libc_init_array+0x3c>)
 8000286:	1b64      	subs	r4, r4, r5
 8000288:	10a4      	asrs	r4, r4, #2
 800028a:	2600      	movs	r6, #0
 800028c:	42a6      	cmp	r6, r4
 800028e:	d109      	bne.n	80002a4 <__libc_init_array+0x24>
 8000290:	4d0b      	ldr	r5, [pc, #44]	; (80002c0 <__libc_init_array+0x40>)
 8000292:	4c0c      	ldr	r4, [pc, #48]	; (80002c4 <__libc_init_array+0x44>)
 8000294:	f000 f818 	bl	80002c8 <_init>
 8000298:	1b64      	subs	r4, r4, r5
 800029a:	10a4      	asrs	r4, r4, #2
 800029c:	2600      	movs	r6, #0
 800029e:	42a6      	cmp	r6, r4
 80002a0:	d105      	bne.n	80002ae <__libc_init_array+0x2e>
 80002a2:	bd70      	pop	{r4, r5, r6, pc}
 80002a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80002a8:	4798      	blx	r3
 80002aa:	3601      	adds	r6, #1
 80002ac:	e7ee      	b.n	800028c <__libc_init_array+0xc>
 80002ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80002b2:	4798      	blx	r3
 80002b4:	3601      	adds	r6, #1
 80002b6:	e7f2      	b.n	800029e <__libc_init_array+0x1e>
 80002b8:	080002e0 	.word	0x080002e0
 80002bc:	080002e0 	.word	0x080002e0
 80002c0:	080002e0 	.word	0x080002e0
 80002c4:	080002e4 	.word	0x080002e4

080002c8 <_init>:
 80002c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002ca:	bf00      	nop
 80002cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002ce:	bc08      	pop	{r3}
 80002d0:	469e      	mov	lr, r3
 80002d2:	4770      	bx	lr

080002d4 <_fini>:
 80002d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002d6:	bf00      	nop
 80002d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002da:	bc08      	pop	{r3}
 80002dc:	469e      	mov	lr, r3
 80002de:	4770      	bx	lr
