<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p338" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_338{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_338{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_338{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_338{left:69px;bottom:376px;letter-spacing:0.14px;}
#t5_338{left:151px;bottom:376px;letter-spacing:0.15px;word-spacing:-0.46px;}
#t6_338{left:150px;bottom:355px;letter-spacing:0.16px;}
#t7_338{left:69px;bottom:331px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t8_338{left:69px;bottom:314px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t9_338{left:69px;bottom:297px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ta_338{left:69px;bottom:273px;letter-spacing:-0.21px;word-spacing:-0.38px;}
#tb_338{left:271px;bottom:279px;}
#tc_338{left:282px;bottom:273px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#td_338{left:69px;bottom:256px;letter-spacing:-0.2px;word-spacing:-1.28px;}
#te_338{left:69px;bottom:239px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tf_338{left:189px;bottom:979px;}
#tg_338{left:532px;bottom:979px;letter-spacing:-0.15px;}
#th_338{left:532px;bottom:958px;letter-spacing:-0.11px;}
#ti_338{left:532px;bottom:941px;letter-spacing:-0.11px;}
#tj_338{left:532px;bottom:920px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#tk_338{left:532px;bottom:903px;letter-spacing:-0.11px;word-spacing:-0.35px;}
#tl_338{left:532px;bottom:886px;letter-spacing:-0.11px;}
#tm_338{left:532px;bottom:869px;letter-spacing:-0.11px;}
#tn_338{left:189px;bottom:845px;letter-spacing:-0.13px;}
#to_338{left:532px;bottom:845px;letter-spacing:-0.14px;}
#tp_338{left:81px;bottom:820px;letter-spacing:-0.19px;}
#tq_338{left:95px;bottom:804px;}
#tr_338{left:81px;bottom:787px;letter-spacing:-0.19px;}
#ts_338{left:138px;bottom:820px;letter-spacing:-0.15px;}
#tt_338{left:152px;bottom:804px;}
#tu_338{left:138px;bottom:787px;letter-spacing:-0.15px;}
#tv_338{left:189px;bottom:820px;letter-spacing:-0.14px;}
#tw_338{left:439px;bottom:820px;letter-spacing:-0.14px;}
#tx_338{left:532px;bottom:820px;letter-spacing:-0.14px;}
#ty_338{left:532px;bottom:799px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tz_338{left:532px;bottom:782px;letter-spacing:-0.11px;}
#t10_338{left:532px;bottom:765px;letter-spacing:-0.11px;}
#t11_338{left:532px;bottom:749px;letter-spacing:-0.11px;}
#t12_338{left:189px;bottom:724px;letter-spacing:-0.13px;}
#t13_338{left:532px;bottom:724px;letter-spacing:-0.16px;}
#t14_338{left:532px;bottom:703px;letter-spacing:-0.11px;word-spacing:-0.1px;}
#t15_338{left:532px;bottom:686px;letter-spacing:-0.11px;}
#t16_338{left:532px;bottom:669px;letter-spacing:-0.11px;}
#t17_338{left:532px;bottom:652px;letter-spacing:-0.11px;word-spacing:-0.1px;}
#t18_338{left:532px;bottom:635px;letter-spacing:-0.09px;}
#t19_338{left:532px;bottom:614px;letter-spacing:-0.11px;}
#t1a_338{left:532px;bottom:597px;letter-spacing:-0.11px;}
#t1b_338{left:532px;bottom:580px;letter-spacing:-0.13px;}
#t1c_338{left:189px;bottom:556px;letter-spacing:-0.14px;}
#t1d_338{left:532px;bottom:556px;letter-spacing:-0.14px;}
#t1e_338{left:81px;bottom:532px;letter-spacing:-0.18px;}
#t1f_338{left:138px;bottom:532px;letter-spacing:-0.17px;}
#t1g_338{left:188px;bottom:532px;letter-spacing:-0.15px;}
#t1h_338{left:396px;bottom:538px;}
#t1i_338{left:439px;bottom:532px;letter-spacing:-0.13px;}
#t1j_338{left:532px;bottom:532px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1k_338{left:81px;bottom:507px;letter-spacing:-0.18px;}
#t1l_338{left:138px;bottom:507px;letter-spacing:-0.15px;}
#t1m_338{left:189px;bottom:507px;letter-spacing:-0.15px;}
#t1n_338{left:396px;bottom:514px;}
#t1o_338{left:439px;bottom:507px;letter-spacing:-0.13px;}
#t1p_338{left:532px;bottom:507px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1q_338{left:70px;bottom:480px;letter-spacing:-0.14px;}
#t1r_338{left:69px;bottom:461px;letter-spacing:-0.11px;}
#t1s_338{left:91px;bottom:439px;letter-spacing:-0.12px;}
#t1t_338{left:678px;bottom:439px;}
#t1u_338{left:69px;bottom:133px;letter-spacing:-0.16px;}
#t1v_338{left:91px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.48px;}
#t1w_338{left:91px;bottom:116px;letter-spacing:-0.12px;}
#t1x_338{left:88px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1y_338{left:174px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1z_338{left:369px;bottom:1068px;letter-spacing:0.11px;}
#t20_338{left:497px;bottom:1068px;letter-spacing:0.13px;}
#t21_338{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t22_338{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t23_338{left:227px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t24_338{left:461px;bottom:1028px;letter-spacing:-0.14px;}
#t25_338{left:642px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t26_338{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t27_338{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_338{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_338{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_338{font-size:18px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s4_338{font-size:14px;font-family:Verdana_156;color:#000;}
.s5_338{font-size:11px;font-family:Verdana_156;color:#000;}
.s6_338{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s7_338{font-size:11px;font-family:NeoSansIntel_1aa2;color:#000;}
.s8_338{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s9_338{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.sa_338{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts338" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg338Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg338" style="-webkit-user-select: none;"><object width="935" height="1210" data="338/338.svg" type="image/svg+xml" id="pdf338" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_338" class="t s1_338">2-322 </span><span id="t2_338" class="t s1_338">Vol. 4 </span>
<span id="t3_338" class="t s2_338">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_338" class="t s3_338">2.17.5 </span><span id="t5_338" class="t s3_338">MSRs Introduced in the 12th and 13th Generation Intel® Core™ Processors Supporting </span>
<span id="t6_338" class="t s3_338">Performance Hybrid Architecture </span>
<span id="t7_338" class="t s4_338">Table 2-46 lists additional MSRs for 12th and 13th generation Intel Core processors with a CPUID Signature </span>
<span id="t8_338" class="t s4_338">DisplayFamily_DisplayModel value of 06_97H, 06_9AH, 06_BAH, 06_B7H, or 06_BFH. Table 2-47 lists the MSRs </span>
<span id="t9_338" class="t s4_338">unique to the processor P-core. Table 2-48 lists the MSRs unique to the processor E-core. </span>
<span id="ta_338" class="t s4_338">The MSRs listed in Table 2-44 </span>
<span id="tb_338" class="t s5_338">1 </span>
<span id="tc_338" class="t s4_338">and Table 2-45 are also supported by these processors. For an MSR listed in Table </span>
<span id="td_338" class="t s4_338">2-46, Table 2-47, or Table 2-48 that also appears in the model-specific tables of prior generations, Table 2-46, Table </span>
<span id="te_338" class="t s4_338">2-47, and Table 2-48 supersede prior generation tables. </span>
<span id="tf_338" class="t s6_338">0 </span><span id="tg_338" class="t s6_338">CDP_ENABLE </span>
<span id="th_338" class="t s6_338">When set to 1, it will enable the code and data </span>
<span id="ti_338" class="t s6_338">prioritization for the L2 CAT/Intel RDT feature. </span>
<span id="tj_338" class="t s6_338">When set to 0, code and data prioritization is disabled </span>
<span id="tk_338" class="t s6_338">for L2 CAT/Intel RDT. See Chapter 18, “Debug, Branch </span>
<span id="tl_338" class="t s6_338">Profile, TSC, and Intel® Resource Director Technology </span>
<span id="tm_338" class="t s6_338">(Intel® RDT) Features‚” for further details on CDP. </span>
<span id="tn_338" class="t s6_338">31:1 </span><span id="to_338" class="t s6_338">Reserved </span>
<span id="tp_338" class="t s6_338">D10H </span>
<span id="tq_338" class="t s6_338">- </span>
<span id="tr_338" class="t s6_338">D17H </span>
<span id="ts_338" class="t s6_338">3220 </span>
<span id="tt_338" class="t s6_338">- </span>
<span id="tu_338" class="t s6_338">3351 </span>
<span id="tv_338" class="t s6_338">IA32_L2_QOS_MASK_[0-7] </span><span id="tw_338" class="t s6_338">Package </span><span id="tx_338" class="t s6_338">IA32_CR_L2_QOS_MASK_[0-7] </span>
<span id="ty_338" class="t s6_338">Controls MLC (L2) Intel RDT allocation. For more </span>
<span id="tz_338" class="t s6_338">details on CAT/RDT, see Chapter 18, “Debug, Branch </span>
<span id="t10_338" class="t s6_338">Profile, TSC, and Intel® Resource Director Technology </span>
<span id="t11_338" class="t s6_338">(Intel® RDT) Features.” </span>
<span id="t12_338" class="t s6_338">19:0 </span><span id="t13_338" class="t s6_338">WAYS_MASK </span>
<span id="t14_338" class="t s6_338">Setting a 1 in this bit X allows threads with CLOS &lt;n&gt; </span>
<span id="t15_338" class="t s6_338">(where N is [0-7]) to allocate to way X in the MLC. </span>
<span id="t16_338" class="t s6_338">Ones are only allowed to be written to ways that </span>
<span id="t17_338" class="t s6_338">physically exist in the MLC (CPUID.4.2:EBX[31:22] will </span>
<span id="t18_338" class="t s6_338">indicate this). </span>
<span id="t19_338" class="t s6_338">Writing a 1 to a value beyond the highest way or a </span>
<span id="t1a_338" class="t s6_338">non-contiguous set of 1s will cause a #GP on the </span>
<span id="t1b_338" class="t s6_338">WRMSR to this MSR. </span>
<span id="t1c_338" class="t s6_338">31:20 </span><span id="t1d_338" class="t s6_338">Reserved </span>
<span id="t1e_338" class="t s6_338">D91H </span><span id="t1f_338" class="t s6_338">3473 </span><span id="t1g_338" class="t s6_338">IA32_COPY_LOCAL_TO_PLATFORM </span>
<span id="t1h_338" class="t s7_338">1 </span>
<span id="t1i_338" class="t s6_338">Thread </span><span id="t1j_338" class="t s6_338">See Table 2-2. </span>
<span id="t1k_338" class="t s6_338">D92H </span><span id="t1l_338" class="t s6_338">3474 </span><span id="t1m_338" class="t s6_338">IA32_COPY_PLATFORM_TO_LOCAL </span>
<span id="t1n_338" class="t s7_338">1 </span>
<span id="t1o_338" class="t s6_338">Thread </span><span id="t1p_338" class="t s6_338">See Table 2-2. </span>
<span id="t1q_338" class="t s8_338">NOTES: </span>
<span id="t1r_338" class="t s6_338">1. Further details on Key Locker and usage of this MSR can be found here: </span>
<span id="t1s_338" class="t s2_338">https://software.intel.com/content/www/us/en/develop/download/intel-key-locker-specification.html </span><span id="t1t_338" class="t s6_338">. </span>
<span id="t1u_338" class="t s6_338">1. </span><span id="t1v_338" class="t s6_338">MSRs at the following addresses are not supported in the 12th and 13th generation Intel Core processor E-core: 30CH, 329H, 541H, </span>
<span id="t1w_338" class="t s6_338">and 657H. The MSR at address 657H is not supported in the 12th and 13th generation Intel Core processor P-core. </span>
<span id="t1x_338" class="t s9_338">Table 2-45. </span><span id="t1y_338" class="t s9_338">Additional MSRs Supported by the 11th Generation Intel® Core™ Processors Based on Tiger Lake </span>
<span id="t1z_338" class="t s9_338">Microarchitecture </span><span id="t20_338" class="t s9_338">(Contd.) </span>
<span id="t21_338" class="t sa_338">Register </span>
<span id="t22_338" class="t sa_338">Address </span><span id="t23_338" class="t sa_338">Register Name / Bit Fields </span><span id="t24_338" class="t sa_338">Scope </span><span id="t25_338" class="t sa_338">Bit Description </span>
<span id="t26_338" class="t sa_338">Hex </span><span id="t27_338" class="t sa_338">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
