/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [17:0] _00_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  reg [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [12:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [13:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_5z & celloutsig_1_2z);
  assign celloutsig_1_12z = ~(celloutsig_1_6z & celloutsig_1_4z);
  assign celloutsig_1_18z = ~(celloutsig_1_15z & celloutsig_1_10z);
  assign celloutsig_1_1z = !(celloutsig_1_0z[7] ? celloutsig_1_0z[3] : celloutsig_1_0z[1]);
  assign celloutsig_1_3z = !(in_data[163] ? celloutsig_1_2z : celloutsig_1_0z[0]);
  assign celloutsig_1_4z = !(celloutsig_1_3z ? celloutsig_1_3z : celloutsig_1_0z[5]);
  assign celloutsig_1_5z = !(celloutsig_1_3z ? celloutsig_1_2z : in_data[144]);
  assign celloutsig_1_9z = !(celloutsig_1_3z ? celloutsig_1_2z : celloutsig_1_5z);
  assign celloutsig_0_4z = !(celloutsig_0_0z[1] ? celloutsig_0_3z : celloutsig_0_3z);
  assign celloutsig_0_8z = !(celloutsig_0_7z ? celloutsig_0_0z[0] : celloutsig_0_7z);
  assign celloutsig_0_13z = !(celloutsig_0_4z ? celloutsig_0_0z[2] : celloutsig_0_9z[5]);
  assign celloutsig_0_16z = !(celloutsig_0_11z ? celloutsig_0_6z : celloutsig_0_5z);
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 18'h00000;
    else _00_ <= { in_data[84:68], celloutsig_0_5z };
  assign celloutsig_1_14z = { celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_3z } & { in_data[115], celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_3z };
  assign celloutsig_0_28z = { celloutsig_0_9z[6:5], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_24z } == { in_data[13:10], celloutsig_0_23z, celloutsig_0_3z };
  assign celloutsig_0_7z = { in_data[15:10], celloutsig_0_4z, celloutsig_0_1z } == { in_data[72:68], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_8z = { celloutsig_1_0z[9:1], celloutsig_1_6z, celloutsig_1_4z } || { celloutsig_1_0z[8:2], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_14z[2:1], celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_9z } || { celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_15z };
  assign celloutsig_0_30z = { celloutsig_0_25z[5:0], _00_, celloutsig_0_21z } < { celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_29z, celloutsig_0_28z };
  assign celloutsig_1_13z = { in_data[160:154], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_3z } < { celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_0_15z = { celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_14z } < celloutsig_0_9z[9:5];
  assign celloutsig_0_5z = celloutsig_0_2z & ~(celloutsig_0_4z);
  assign celloutsig_0_1z = in_data[48] & ~(celloutsig_0_0z[0]);
  assign celloutsig_0_24z = celloutsig_0_14z & ~(_00_[17]);
  assign celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z } % { 1'h1, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[112:102] * in_data[130:120];
  assign celloutsig_0_21z = { celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_18z } * { celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_17z };
  assign celloutsig_1_2z = in_data[139:128] !== { celloutsig_1_0z[8], celloutsig_1_0z };
  assign celloutsig_1_11z = ^ { celloutsig_1_0z[7:1], celloutsig_1_10z };
  assign celloutsig_0_6z = ^ { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_22z = ^ { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_23z = ^ { celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_4z };
  assign celloutsig_0_29z = { celloutsig_0_16z, celloutsig_0_25z } <<< { _00_[8:1], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_0z[8:5], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z } <<< { celloutsig_1_0z[6:2], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_17z = { in_data[48:47], celloutsig_0_13z, celloutsig_0_15z } <<< in_data[79:76];
  assign celloutsig_0_19z = { celloutsig_0_9z[10:4], celloutsig_0_1z } <<< { celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[37:35] - in_data[45:43];
  assign celloutsig_0_25z = { celloutsig_0_21z[4:1], celloutsig_0_19z, celloutsig_0_11z } - { celloutsig_0_9z[10:1], celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_14z = ~((in_data[61] & _00_[9]) | in_data[49]);
  assign celloutsig_0_20z = ~((celloutsig_0_18z & celloutsig_0_0z[1]) | celloutsig_0_2z);
  always_latch
    if (clkin_data[0]) celloutsig_0_12z = 6'h00;
    else if (!clkin_data[32]) celloutsig_0_12z = in_data[83:78];
  assign celloutsig_0_3z = ~((celloutsig_0_0z[1] & in_data[55]) | (in_data[58] & celloutsig_0_0z[1]));
  assign celloutsig_1_10z = ~((celloutsig_1_0z[10] & celloutsig_1_1z) | (celloutsig_1_0z[3] & celloutsig_1_4z));
  assign celloutsig_1_15z = ~((celloutsig_1_11z & celloutsig_1_14z[2]) | (in_data[148] & celloutsig_1_12z));
  assign celloutsig_0_11z = ~((_00_[7] & celloutsig_0_5z) | (in_data[34] & celloutsig_0_8z));
  assign celloutsig_0_18z = ~((celloutsig_0_17z[0] & celloutsig_0_2z) | (celloutsig_0_13z & celloutsig_0_17z[2]));
  assign celloutsig_0_2z = ~((celloutsig_0_0z[2] & in_data[82]) | (celloutsig_0_1z & in_data[16]));
  assign { out_data[128], out_data[96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
