
LLDN_m128rfa1_kitrfa1_0x0003.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000011c  00800200  00009e76  00009f0a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00009b1e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bootloader   00000358  00009b1e  00009b1e  00009bb2  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .bss          00000ee8  0080031c  0080031c  0000a026  2**0
                  ALLOC
  4 .comment      0000008b  00000000  00000000  0000a026  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000a0b4  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000003b0  00000000  00000000  0000a0f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000a357  00000000  00000000  0000a4a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003b1b  00000000  00000000  000147fb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00006361  00000000  00000000  00018316  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00002e38  00000000  00000000  0001e678  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000407d  00000000  00000000  000214b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00005888  00000000  00000000  0002552d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000000b0  00000000  00000000  0002adb5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 7b 01 	jmp	0x2f6	; 0x2f6 <__ctors_end>
       4:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
       8:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
       c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      10:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      14:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      18:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      1c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      20:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      24:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      28:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      2c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      30:	0c 94 00 3c 	jmp	0x7800	; 0x7800 <__vector_12>
      34:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      38:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      3c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      40:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      44:	0c 94 68 2b 	jmp	0x56d0	; 0x56d0 <__vector_17>
      48:	0c 94 a5 2b 	jmp	0x574a	; 0x574a <__vector_18>
      4c:	0c 94 e2 2b 	jmp	0x57c4	; 0x57c4 <__vector_19>
      50:	0c 94 2b 2b 	jmp	0x5656	; 0x5656 <__vector_20>
      54:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      58:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      5c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      60:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      64:	0c 94 fc 3f 	jmp	0x7ff8	; 0x7ff8 <__vector_25>
      68:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      6c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      70:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      74:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      78:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      7c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      80:	0c 94 5c 2c 	jmp	0x58b8	; 0x58b8 <__vector_32>
      84:	0c 94 99 2c 	jmp	0x5932	; 0x5932 <__vector_33>
      88:	0c 94 d6 2c 	jmp	0x59ac	; 0x59ac <__vector_34>
      8c:	0c 94 1f 2c 	jmp	0x583e	; 0x583e <__vector_35>
      90:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      94:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      98:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      9c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      a0:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      a4:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      a8:	0c 94 50 2d 	jmp	0x5aa0	; 0x5aa0 <__vector_42>
      ac:	0c 94 8d 2d 	jmp	0x5b1a	; 0x5b1a <__vector_43>
      b0:	0c 94 ca 2d 	jmp	0x5b94	; 0x5b94 <__vector_44>
      b4:	0c 94 13 2d 	jmp	0x5a26	; 0x5a26 <__vector_45>
      b8:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      bc:	0c 94 44 2e 	jmp	0x5c88	; 0x5c88 <__vector_47>
      c0:	0c 94 81 2e 	jmp	0x5d02	; 0x5d02 <__vector_48>
      c4:	0c 94 be 2e 	jmp	0x5d7c	; 0x5d7c <__vector_49>
      c8:	0c 94 07 2e 	jmp	0x5c0e	; 0x5c0e <__vector_50>
      cc:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      d0:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      d4:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      d8:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      dc:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      e0:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      e4:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      e8:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      ec:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      f0:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      f4:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      f8:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      fc:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
     100:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
     104:	0c 94 11 33 	jmp	0x6622	; 0x6622 <__vector_65>
     108:	0c 94 4e 33 	jmp	0x669c	; 0x669c <__vector_66>
     10c:	0c 94 8b 33 	jmp	0x6716	; 0x6716 <__vector_67>
     110:	0c 94 d4 32 	jmp	0x65a8	; 0x65a8 <__vector_68>
     114:	0c 94 c8 33 	jmp	0x6790	; 0x6790 <__vector_69>
     118:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
     11c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
     120:	1a 18       	sub	r1, r10
     122:	41 18       	sub	r4, r1
     124:	1f 18       	sub	r1, r15
     126:	41 18       	sub	r4, r1
     128:	24 18       	sub	r2, r4
     12a:	29 18       	sub	r2, r9
     12c:	2e 18       	sub	r2, r14
     12e:	33 18       	sub	r3, r3
     130:	3c 18       	sub	r3, r12
     132:	38 18       	sub	r3, r8

00000134 <__trampolines_end>:
     134:	6e 61       	ori	r22, 0x1E	; 30
     136:	6e 00       	.word	0x006e	; ????

00000138 <__c.2332>:
     138:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     148:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     158:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     168:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     178:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     188:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     198:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     1a8:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     1b8:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     1c8:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     1d8:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     1e8:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     1f8:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     208:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     218:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     228:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000236 <baudctrl_1mhz>:
     236:	33 00 19 00 0c 00 06 00 03 00 02 00 01 00 ff 00     3...............

00000246 <baudctrl_8mhz>:
     246:	a0 01 cf 00 67 00 33 00 19 00 0c 00 07 00 08 00     ....g.3.........

00000256 <baudctrl_16mhz>:
     256:	40 03 a0 01 cf 00 67 00 33 00 19 00 10 00 10 00     @.....g.3.......

00000266 <baudctrl_1mhz>:
     266:	33 00 19 00 0c 00 06 00 03 00 02 00 01 00 ff 00     3...............

00000276 <baudctrl_8mhz>:
     276:	a0 01 cf 00 67 00 33 00 19 00 0c 00 07 00 08 00     ....g.3.........

00000286 <baudctrl_16mhz>:
     286:	40 03 a0 01 cf 00 67 00 33 00 19 00 10 00 10 00     @.....g.3.......

00000296 <baudctrl_1mhz>:
     296:	33 00 19 00 0c 00 06 00 03 00 02 00 01 00 ff 00     3...............

000002a6 <baudctrl_8mhz>:
     2a6:	a0 01 cf 00 67 00 33 00 19 00 0c 00 07 00 08 00     ....g.3.........

000002b6 <baudctrl_16mhz>:
     2b6:	40 03 a0 01 cf 00 67 00 33 00 19 00 10 00 10 00     @.....g.3.......

000002c6 <baudctrl_1mhz>:
     2c6:	33 00 19 00 0c 00 06 00 03 00 02 00 01 00 ff 00     3...............

000002d6 <baudctrl_8mhz>:
     2d6:	a0 01 cf 00 67 00 33 00 19 00 0c 00 07 00 08 00     ....g.3.........

000002e6 <baudctrl_16mhz>:
     2e6:	40 03 a0 01 cf 00 67 00 33 00 19 00 10 00 10 00     @.....g.3.......

000002f6 <__ctors_end>:
     2f6:	11 24       	eor	r1, r1
     2f8:	1f be       	out	0x3f, r1	; 63
     2fa:	cf ef       	ldi	r28, 0xFF	; 255
     2fc:	d1 e4       	ldi	r29, 0x41	; 65
     2fe:	de bf       	out	0x3e, r29	; 62
     300:	cd bf       	out	0x3d, r28	; 61

00000302 <__do_copy_data>:
     302:	13 e0       	ldi	r17, 0x03	; 3
     304:	a0 e0       	ldi	r26, 0x00	; 0
     306:	b2 e0       	ldi	r27, 0x02	; 2
     308:	e6 e7       	ldi	r30, 0x76	; 118
     30a:	fe e9       	ldi	r31, 0x9E	; 158
     30c:	00 e0       	ldi	r16, 0x00	; 0
     30e:	0b bf       	out	0x3b, r16	; 59
     310:	02 c0       	rjmp	.+4      	; 0x316 <__do_copy_data+0x14>
     312:	07 90       	elpm	r0, Z+
     314:	0d 92       	st	X+, r0
     316:	ac 31       	cpi	r26, 0x1C	; 28
     318:	b1 07       	cpc	r27, r17
     31a:	d9 f7       	brne	.-10     	; 0x312 <__do_copy_data+0x10>

0000031c <__do_clear_bss>:
     31c:	22 e1       	ldi	r18, 0x12	; 18
     31e:	ac e1       	ldi	r26, 0x1C	; 28
     320:	b3 e0       	ldi	r27, 0x03	; 3
     322:	01 c0       	rjmp	.+2      	; 0x326 <.do_clear_bss_start>

00000324 <.do_clear_bss_loop>:
     324:	1d 92       	st	X+, r1

00000326 <.do_clear_bss_start>:
     326:	a4 30       	cpi	r26, 0x04	; 4
     328:	b2 07       	cpc	r27, r18
     32a:	e1 f7       	brne	.-8      	; 0x324 <.do_clear_bss_loop>
     32c:	0e 94 f3 07 	call	0xfe6	; 0xfe6 <main>
     330:	0c 94 8d 4d 	jmp	0x9b1a	; 0x9b1a <_exit>

00000334 <__bad_interrupt>:
     334:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000338 <sysclk_get_main_hz>:
 * configured source clock using fuses.
 * \eg. #define SYSCLK_SOURCE SYSCLK_SRC_RC16MHZ to use internal RC
 * oscillator for clock source.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
     338:	cf 93       	push	r28
     33a:	df 93       	push	r29
     33c:	cd b7       	in	r28, 0x3d	; 61
     33e:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_SRC_RC128KHZ:
		return 128000UL;

#if MEGA_RF
	case SYSCLK_SRC_TRS16MHZ:
		return 16000000UL;
     340:	80 e0       	ldi	r24, 0x00	; 0
     342:	94 e2       	ldi	r25, 0x24	; 36
     344:	a4 ef       	ldi	r26, 0xF4	; 244
     346:	b0 e0       	ldi	r27, 0x00	; 0
#endif
	default:

		return 1000000UL;
	}
}
     348:	bc 01       	movw	r22, r24
     34a:	cd 01       	movw	r24, r26
     34c:	df 91       	pop	r29
     34e:	cf 91       	pop	r28
     350:	08 95       	ret

00000352 <sysclk_get_source_clock_hz>:
 * is set.
 *
 * \return Frequency of the system clock, in Hz.
 */
static inline uint32_t sysclk_get_source_clock_hz(void)
{
     352:	cf 93       	push	r28
     354:	df 93       	push	r29
     356:	cd b7       	in	r28, 0x3d	; 61
     358:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_PSDIV_1: /* Fall through */
		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
			return sysclk_get_main_hz() / 2;
		} else {
			return sysclk_get_main_hz();
     35a:	0e 94 9c 01 	call	0x338	; 0x338 <sysclk_get_main_hz>
     35e:	dc 01       	movw	r26, r24
     360:	cb 01       	movw	r24, r22

	default:
		/*Invalide case*/
		return 0;
	}
}
     362:	bc 01       	movw	r22, r24
     364:	cd 01       	movw	r24, r26
     366:	df 91       	pop	r29
     368:	cf 91       	pop	r28
     36a:	08 95       	ret

0000036c <usart_double_baud_enable>:
 * \brief Double the USART transmission speed.
 *
 * \param usart The USART module.
 */
static inline void usart_double_baud_enable(USART_t *usart)
{
     36c:	cf 93       	push	r28
     36e:	df 93       	push	r29
     370:	00 d0       	rcall	.+0      	; 0x372 <usart_double_baud_enable+0x6>
     372:	cd b7       	in	r28, 0x3d	; 61
     374:	de b7       	in	r29, 0x3e	; 62
     376:	9a 83       	std	Y+2, r25	; 0x02
     378:	89 83       	std	Y+1, r24	; 0x01
	usart->UCSRnA |=  USART_U2X_bm;
     37a:	89 81       	ldd	r24, Y+1	; 0x01
     37c:	9a 81       	ldd	r25, Y+2	; 0x02
     37e:	fc 01       	movw	r30, r24
     380:	80 81       	ld	r24, Z
     382:	28 2f       	mov	r18, r24
     384:	22 60       	ori	r18, 0x02	; 2
     386:	89 81       	ldd	r24, Y+1	; 0x01
     388:	9a 81       	ldd	r25, Y+2	; 0x02
     38a:	fc 01       	movw	r30, r24
     38c:	20 83       	st	Z, r18
}
     38e:	00 00       	nop
     390:	0f 90       	pop	r0
     392:	0f 90       	pop	r0
     394:	df 91       	pop	r29
     396:	cf 91       	pop	r28
     398:	08 95       	ret

0000039a <usart_serial_init>:
 * \retval true if the initialization was successful
 * \retval false if initialization failed (error in baud rate calculation)
 */
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
     39a:	cf 93       	push	r28
     39c:	df 93       	push	r29
     39e:	cd b7       	in	r28, 0x3d	; 61
     3a0:	de b7       	in	r29, 0x3e	; 62
     3a2:	2b 97       	sbiw	r28, 0x0b	; 11
     3a4:	0f b6       	in	r0, 0x3f	; 63
     3a6:	f8 94       	cli
     3a8:	de bf       	out	0x3e, r29	; 62
     3aa:	0f be       	out	0x3f, r0	; 63
     3ac:	cd bf       	out	0x3d, r28	; 61
     3ae:	99 87       	std	Y+9, r25	; 0x09
     3b0:	88 87       	std	Y+8, r24	; 0x08
     3b2:	7b 87       	std	Y+11, r23	; 0x0b
     3b4:	6a 87       	std	Y+10, r22	; 0x0a
	/* USART options. */
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
     3b6:	8a 85       	ldd	r24, Y+10	; 0x0a
     3b8:	9b 85       	ldd	r25, Y+11	; 0x0b
     3ba:	fc 01       	movw	r30, r24
     3bc:	84 81       	ldd	r24, Z+4	; 0x04
     3be:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
     3c0:	8a 85       	ldd	r24, Y+10	; 0x0a
     3c2:	9b 85       	ldd	r25, Y+11	; 0x0b
     3c4:	fc 01       	movw	r30, r24
     3c6:	85 81       	ldd	r24, Z+5	; 0x05
     3c8:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
     3ca:	8a 85       	ldd	r24, Y+10	; 0x0a
     3cc:	9b 85       	ldd	r25, Y+11	; 0x0b
     3ce:	fc 01       	movw	r30, r24
     3d0:	86 81       	ldd	r24, Z+6	; 0x06
     3d2:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
     3d4:	8a 85       	ldd	r24, Y+10	; 0x0a
     3d6:	9b 85       	ldd	r25, Y+11	; 0x0b
     3d8:	fc 01       	movw	r30, r24
     3da:	80 81       	ld	r24, Z
     3dc:	91 81       	ldd	r25, Z+1	; 0x01
     3de:	a2 81       	ldd	r26, Z+2	; 0x02
     3e0:	b3 81       	ldd	r27, Z+3	; 0x03
     3e2:	89 83       	std	Y+1, r24	; 0x01
     3e4:	9a 83       	std	Y+2, r25	; 0x02
     3e6:	ab 83       	std	Y+3, r26	; 0x03
     3e8:	bc 83       	std	Y+4, r27	; 0x04

	if (usart_init_rs232(usart, &usart_rs232_options)) {
     3ea:	88 85       	ldd	r24, Y+8	; 0x08
     3ec:	99 85       	ldd	r25, Y+9	; 0x09
     3ee:	9e 01       	movw	r18, r28
     3f0:	2f 5f       	subi	r18, 0xFF	; 255
     3f2:	3f 4f       	sbci	r19, 0xFF	; 255
     3f4:	b9 01       	movw	r22, r18
     3f6:	0e 94 58 37 	call	0x6eb0	; 0x6eb0 <usart_init_rs232>
     3fa:	88 23       	and	r24, r24
     3fc:	11 f0       	breq	.+4      	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
		return true;
     3fe:	81 e0       	ldi	r24, 0x01	; 1
     400:	01 c0       	rjmp	.+2      	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
	} else {
		return false;
     402:	80 e0       	ldi	r24, 0x00	; 0
	}
}
     404:	2b 96       	adiw	r28, 0x0b	; 11
     406:	0f b6       	in	r0, 0x3f	; 63
     408:	f8 94       	cli
     40a:	de bf       	out	0x3e, r29	; 62
     40c:	0f be       	out	0x3f, r0	; 63
     40e:	cd bf       	out	0x3d, r28	; 61
     410:	df 91       	pop	r29
     412:	cf 91       	pop	r28
     414:	08 95       	ret

00000416 <usart_serial_putchar>:
 * \param c       Character to write.
 *
 * \return Status code
 */
static inline status_code_t usart_serial_putchar(usart_if usart, uint8_t c)
{
     416:	cf 93       	push	r28
     418:	df 93       	push	r29
     41a:	00 d0       	rcall	.+0      	; 0x41c <usart_serial_putchar+0x6>
     41c:	1f 92       	push	r1
     41e:	cd b7       	in	r28, 0x3d	; 61
     420:	de b7       	in	r29, 0x3e	; 62
     422:	9a 83       	std	Y+2, r25	; 0x02
     424:	89 83       	std	Y+1, r24	; 0x01
     426:	6b 83       	std	Y+3, r22	; 0x03
	return usart_putchar(usart, c);
     428:	89 81       	ldd	r24, Y+1	; 0x01
     42a:	9a 81       	ldd	r25, Y+2	; 0x02
     42c:	6b 81       	ldd	r22, Y+3	; 0x03
     42e:	0e 94 66 39 	call	0x72cc	; 0x72cc <usart_putchar>
}
     432:	0f 90       	pop	r0
     434:	0f 90       	pop	r0
     436:	0f 90       	pop	r0
     438:	df 91       	pop	r29
     43a:	cf 91       	pop	r28
     43c:	08 95       	ret

0000043e <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
     43e:	cf 93       	push	r28
     440:	df 93       	push	r29
     442:	00 d0       	rcall	.+0      	; 0x444 <usart_serial_getchar+0x6>
     444:	00 d0       	rcall	.+0      	; 0x446 <usart_serial_getchar+0x8>
     446:	cd b7       	in	r28, 0x3d	; 61
     448:	de b7       	in	r29, 0x3e	; 62
     44a:	9a 83       	std	Y+2, r25	; 0x02
     44c:	89 83       	std	Y+1, r24	; 0x01
     44e:	7c 83       	std	Y+4, r23	; 0x04
     450:	6b 83       	std	Y+3, r22	; 0x03
	*data = usart_getchar(usart);
     452:	89 81       	ldd	r24, Y+1	; 0x01
     454:	9a 81       	ldd	r25, Y+2	; 0x02
     456:	0e 94 85 39 	call	0x730a	; 0x730a <usart_getchar>
     45a:	28 2f       	mov	r18, r24
     45c:	8b 81       	ldd	r24, Y+3	; 0x03
     45e:	9c 81       	ldd	r25, Y+4	; 0x04
     460:	fc 01       	movw	r30, r24
     462:	20 83       	st	Z, r18
}
     464:	00 00       	nop
     466:	0f 90       	pop	r0
     468:	0f 90       	pop	r0
     46a:	0f 90       	pop	r0
     46c:	0f 90       	pop	r0
     46e:	df 91       	pop	r29
     470:	cf 91       	pop	r28
     472:	08 95       	ret

00000474 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
     474:	cf 93       	push	r28
     476:	df 93       	push	r29
     478:	00 d0       	rcall	.+0      	; 0x47a <stdio_serial_init+0x6>
     47a:	00 d0       	rcall	.+0      	; 0x47c <stdio_serial_init+0x8>
     47c:	cd b7       	in	r28, 0x3d	; 61
     47e:	de b7       	in	r29, 0x3e	; 62
     480:	9a 83       	std	Y+2, r25	; 0x02
     482:	89 83       	std	Y+1, r24	; 0x01
     484:	7c 83       	std	Y+4, r23	; 0x04
     486:	6b 83       	std	Y+3, r22	; 0x03
	stdio_base = (void *)usart;
     488:	89 81       	ldd	r24, Y+1	; 0x01
     48a:	9a 81       	ldd	r25, Y+2	; 0x02
     48c:	90 93 f8 11 	sts	0x11F8, r25	; 0x8011f8 <stdio_base+0x1>
     490:	80 93 f7 11 	sts	0x11F7, r24	; 0x8011f7 <stdio_base>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     494:	8b e0       	ldi	r24, 0x0B	; 11
     496:	92 e0       	ldi	r25, 0x02	; 2
     498:	90 93 f6 11 	sts	0x11F6, r25	; 0x8011f6 <ptr_put+0x1>
     49c:	80 93 f5 11 	sts	0x11F5, r24	; 0x8011f5 <ptr_put>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     4a0:	8f e1       	ldi	r24, 0x1F	; 31
     4a2:	92 e0       	ldi	r25, 0x02	; 2
     4a4:	90 93 f4 11 	sts	0x11F4, r25	; 0x8011f4 <ptr_get+0x1>
     4a8:	80 93 f3 11 	sts	0x11F3, r24	; 0x8011f3 <ptr_get>
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
     4ac:	2b 81       	ldd	r18, Y+3	; 0x03
     4ae:	3c 81       	ldd	r19, Y+4	; 0x04
     4b0:	89 81       	ldd	r24, Y+1	; 0x01
     4b2:	9a 81       	ldd	r25, Y+2	; 0x02
     4b4:	b9 01       	movw	r22, r18
     4b6:	0e 94 cd 01 	call	0x39a	; 0x39a <usart_serial_init>
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
     4ba:	68 e3       	ldi	r22, 0x38	; 56
     4bc:	7e e3       	ldi	r23, 0x3E	; 62
     4be:	87 e5       	ldi	r24, 0x57	; 87
     4c0:	9e e3       	ldi	r25, 0x3E	; 62
     4c2:	0e 94 1f 4b 	call	0x963e	; 0x963e <fdevopen>
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
     4c6:	00 00       	nop
     4c8:	0f 90       	pop	r0
     4ca:	0f 90       	pop	r0
     4cc:	0f 90       	pop	r0
     4ce:	0f 90       	pop	r0
     4d0:	df 91       	pop	r29
     4d2:	cf 91       	pop	r28
     4d4:	08 95       	ret

000004d6 <macsc_read32>:
 */
static inline uint32_t macsc_read32(volatile uint8_t *hh,
		volatile uint8_t *hl,
		volatile uint8_t *lh,
		volatile uint8_t *ll)
{
     4d6:	cf 93       	push	r28
     4d8:	df 93       	push	r29
     4da:	cd b7       	in	r28, 0x3d	; 61
     4dc:	de b7       	in	r29, 0x3e	; 62
     4de:	2c 97       	sbiw	r28, 0x0c	; 12
     4e0:	0f b6       	in	r0, 0x3f	; 63
     4e2:	f8 94       	cli
     4e4:	de bf       	out	0x3e, r29	; 62
     4e6:	0f be       	out	0x3f, r0	; 63
     4e8:	cd bf       	out	0x3d, r28	; 61
     4ea:	9e 83       	std	Y+6, r25	; 0x06
     4ec:	8d 83       	std	Y+5, r24	; 0x05
     4ee:	78 87       	std	Y+8, r23	; 0x08
     4f0:	6f 83       	std	Y+7, r22	; 0x07
     4f2:	5a 87       	std	Y+10, r21	; 0x0a
     4f4:	49 87       	std	Y+9, r20	; 0x09
     4f6:	3c 87       	std	Y+12, r19	; 0x0c
     4f8:	2b 87       	std	Y+11, r18	; 0x0b
		uint8_t a[4];
		uint32_t rv;
	}
	x;

	x.a[0] = *ll;
     4fa:	8b 85       	ldd	r24, Y+11	; 0x0b
     4fc:	9c 85       	ldd	r25, Y+12	; 0x0c
     4fe:	fc 01       	movw	r30, r24
     500:	80 81       	ld	r24, Z
     502:	89 83       	std	Y+1, r24	; 0x01
	x.a[1] = *lh;
     504:	89 85       	ldd	r24, Y+9	; 0x09
     506:	9a 85       	ldd	r25, Y+10	; 0x0a
     508:	fc 01       	movw	r30, r24
     50a:	80 81       	ld	r24, Z
     50c:	8a 83       	std	Y+2, r24	; 0x02
	x.a[2] = *hl;
     50e:	8f 81       	ldd	r24, Y+7	; 0x07
     510:	98 85       	ldd	r25, Y+8	; 0x08
     512:	fc 01       	movw	r30, r24
     514:	80 81       	ld	r24, Z
     516:	8b 83       	std	Y+3, r24	; 0x03
	x.a[3] = *hh;
     518:	8d 81       	ldd	r24, Y+5	; 0x05
     51a:	9e 81       	ldd	r25, Y+6	; 0x06
     51c:	fc 01       	movw	r30, r24
     51e:	80 81       	ld	r24, Z
     520:	8c 83       	std	Y+4, r24	; 0x04

	return x.rv;
     522:	89 81       	ldd	r24, Y+1	; 0x01
     524:	9a 81       	ldd	r25, Y+2	; 0x02
     526:	ab 81       	ldd	r26, Y+3	; 0x03
     528:	bc 81       	ldd	r27, Y+4	; 0x04
}
     52a:	bc 01       	movw	r22, r24
     52c:	cd 01       	movw	r24, r26
     52e:	2c 96       	adiw	r28, 0x0c	; 12
     530:	0f b6       	in	r0, 0x3f	; 63
     532:	f8 94       	cli
     534:	de bf       	out	0x3e, r29	; 62
     536:	0f be       	out	0x3f, r0	; 63
     538:	cd bf       	out	0x3d, r28	; 61
     53a:	df 91       	pop	r29
     53c:	cf 91       	pop	r28
     53e:	08 95       	ret

00000540 <macsc_read_count>:
 * \brief Reads the Counter value of the MAC Symbol counter
 *
 * \note Output the Counter value
 */
static inline uint32_t macsc_read_count(void)
{
     540:	cf 93       	push	r28
     542:	df 93       	push	r29
     544:	cd b7       	in	r28, 0x3d	; 61
     546:	de b7       	in	r29, 0x3e	; 62
	return (MACSC_READ32(SCCNT));
     548:	21 ee       	ldi	r18, 0xE1	; 225
     54a:	30 e0       	ldi	r19, 0x00	; 0
     54c:	42 ee       	ldi	r20, 0xE2	; 226
     54e:	50 e0       	ldi	r21, 0x00	; 0
     550:	63 ee       	ldi	r22, 0xE3	; 227
     552:	70 e0       	ldi	r23, 0x00	; 0
     554:	84 ee       	ldi	r24, 0xE4	; 228
     556:	90 e0       	ldi	r25, 0x00	; 0
     558:	0e 94 6b 02 	call	0x4d6	; 0x4d6 <macsc_read32>
     55c:	dc 01       	movw	r26, r24
     55e:	cb 01       	movw	r24, r22
}
     560:	bc 01       	movw	r22, r24
     562:	cd 01       	movw	r24, r26
     564:	df 91       	pop	r29
     566:	cf 91       	pop	r28
     568:	08 95       	ret

0000056a <macsc_enable_manual_bts>:
 * timestamp register.
 * The bit is cleared afterwards.
 *
 */
static inline void macsc_enable_manual_bts(void)
{
     56a:	cf 93       	push	r28
     56c:	df 93       	push	r29
     56e:	cd b7       	in	r28, 0x3d	; 61
     570:	de b7       	in	r29, 0x3e	; 62
	SCCR0 |= (1 << SCMBTS);
     572:	8c ed       	ldi	r24, 0xDC	; 220
     574:	90 e0       	ldi	r25, 0x00	; 0
     576:	2c ed       	ldi	r18, 0xDC	; 220
     578:	30 e0       	ldi	r19, 0x00	; 0
     57a:	f9 01       	movw	r30, r18
     57c:	20 81       	ld	r18, Z
     57e:	20 64       	ori	r18, 0x40	; 64
     580:	fc 01       	movw	r30, r24
     582:	20 83       	st	Z, r18
	SCCR0 &= ~(1 << SCTSE);
     584:	8c ed       	ldi	r24, 0xDC	; 220
     586:	90 e0       	ldi	r25, 0x00	; 0
     588:	2c ed       	ldi	r18, 0xDC	; 220
     58a:	30 e0       	ldi	r19, 0x00	; 0
     58c:	f9 01       	movw	r30, r18
     58e:	20 81       	ld	r18, Z
     590:	27 7f       	andi	r18, 0xF7	; 247
     592:	fc 01       	movw	r30, r24
     594:	20 83       	st	Z, r18
}
     596:	00 00       	nop
     598:	df 91       	pop	r29
     59a:	cf 91       	pop	r28
     59c:	08 95       	ret

0000059e <appSendData>:
AppState_t	appState = APP_STATE_INITIAL;
static NWK_DataReq_t msgReq;
static uint8_t PanId;

 void appSendData(void)
{
     59e:	cf 93       	push	r28
     5a0:	df 93       	push	r29
     5a2:	cd b7       	in	r28, 0x3d	; 61
     5a4:	de b7       	in	r29, 0x3e	; 62
	if(msgReq.options != 0)
     5a6:	80 91 32 03 	lds	r24, 0x0332	; 0x800332 <msgReq+0x9>
     5aa:	90 91 33 03 	lds	r25, 0x0333	; 0x800333 <msgReq+0xa>
     5ae:	89 2b       	or	r24, r25
     5b0:	41 f0       	breq	.+16     	; 0x5c2 <appSendData+0x24>
	{
		NWK_DataReq(&msgReq);
     5b2:	89 e2       	ldi	r24, 0x29	; 41
     5b4:	93 e0       	ldi	r25, 0x03	; 3
     5b6:	0e 94 48 09 	call	0x1290	; 0x1290 <NWK_DataReq>
		#if PRINT
		//printf("\nREQ %d",msgReq.options);
		#endif
	#if !APP_COORDINATOR
			macsc_set_cmp2_int_cb(0);
     5ba:	80 e0       	ldi	r24, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	0e 94 ef 35 	call	0x6bde	; 0x6bde <macsc_set_cmp2_int_cb>
	#endif
	}
}
     5c2:	00 00       	nop
     5c4:	df 91       	pop	r29
     5c6:	cf 91       	pop	r28
     5c8:	08 95       	ret

000005ca <send_message_timeHandler>:
	uint32_t be_read = 0;
	uint32_t tmr_read= 0;
	int msg_wait_time;
	int ok_seq = -1;
	static void send_message_timeHandler(void)
	{
     5ca:	cf 93       	push	r28
     5cc:	df 93       	push	r29
     5ce:	cd b7       	in	r28, 0x3d	; 61
     5d0:	de b7       	in	r29, 0x3e	; 62
		appSendData();
     5d2:	0e 94 cf 02 	call	0x59e	; 0x59e <appSendData>
		#if MASTER_MACSC == 0
			timer_stop();
		#else 
		macsc_disable_cmp_int(MACSC_CC1);
     5d6:	81 e0       	ldi	r24, 0x01	; 1
     5d8:	0e 94 ca 34 	call	0x6994	; 0x6994 <macsc_disable_cmp_int>
		#endif
	
	}
     5dc:	00 00       	nop
     5de:	df 91       	pop	r29
     5e0:	cf 91       	pop	r28
     5e2:	08 95       	ret

000005e4 <node_time_handler>:

	static void node_time_handler(void)
	{
     5e4:	cf 93       	push	r28
     5e6:	df 93       	push	r29
     5e8:	cd b7       	in	r28, 0x3d	; 61
     5ea:	de b7       	in	r29, 0x3e	; 62
		beacon_tmr = true;
     5ec:	81 e0       	ldi	r24, 0x01	; 1
     5ee:	80 93 47 03 	sts	0x0347, r24	; 0x800347 <beacon_tmr>
		tmr_read = macsc_read_count();
     5f2:	0e 94 a0 02 	call	0x540	; 0x540 <macsc_read_count>
     5f6:	dc 01       	movw	r26, r24
     5f8:	cb 01       	movw	r24, r22
     5fa:	80 93 4c 03 	sts	0x034C, r24	; 0x80034c <tmr_read>
     5fe:	90 93 4d 03 	sts	0x034D, r25	; 0x80034d <tmr_read+0x1>
     602:	a0 93 4e 03 	sts	0x034E, r26	; 0x80034e <tmr_read+0x2>
     606:	b0 93 4f 03 	sts	0x034F, r27	; 0x80034f <tmr_read+0x3>
		return;
     60a:	00 00       	nop
	}
     60c:	df 91       	pop	r29
     60e:	cf 91       	pop	r28
     610:	08 95       	ret

00000612 <disc_time_hndlr>:
	
	
	static void disc_time_hndlr(void)
	{
     612:	cf 93       	push	r28
     614:	df 93       	push	r29
     616:	cd b7       	in	r28, 0x3d	; 61
     618:	de b7       	in	r29, 0x3e	; 62
		printf("\nDisc");
     61a:	83 e6       	ldi	r24, 0x63	; 99
     61c:	92 e0       	ldi	r25, 0x02	; 2
     61e:	89 2f       	mov	r24, r25
     620:	8f 93       	push	r24
     622:	83 e6       	ldi	r24, 0x63	; 99
     624:	92 e0       	ldi	r25, 0x02	; 2
     626:	8f 93       	push	r24
     628:	0e 94 a6 4b 	call	0x974c	; 0x974c <printf>
     62c:	0f 90       	pop	r0
     62e:	0f 90       	pop	r0
			NWK_DataReq(&msgReqDiscResponse);
     630:	85 e1       	ldi	r24, 0x15	; 21
     632:	92 e0       	ldi	r25, 0x02	; 2
     634:	0e 94 48 09 	call	0x1290	; 0x1290 <NWK_DataReq>
		macsc_set_cmp1_int_cb(0);
     638:	80 e0       	ldi	r24, 0x00	; 0
     63a:	90 e0       	ldi	r25, 0x00	; 0
     63c:	0e 94 dc 35 	call	0x6bb8	; 0x6bb8 <macsc_set_cmp1_int_cb>
		
	}
     640:	00 00       	nop
     642:	df 91       	pop	r29
     644:	cf 91       	pop	r28
     646:	08 95       	ret

00000648 <config_time_hndlr>:
	
	static void config_time_hndlr(void)
	{
     648:	cf 93       	push	r28
     64a:	df 93       	push	r29
     64c:	cd b7       	in	r28, 0x3d	; 61
     64e:	de b7       	in	r29, 0x3e	; 62
		if(ack_received)
     650:	80 91 3e 03 	lds	r24, 0x033E	; 0x80033e <ack_received>
     654:	88 23       	and	r24, r24
     656:	31 f0       	breq	.+12     	; 0x664 <config_time_hndlr+0x1c>
		{
			NWK_DataReq(&msgReqConfigStatus);
     658:	89 e2       	ldi	r24, 0x29	; 41
     65a:	92 e0       	ldi	r25, 0x02	; 2
     65c:	0e 94 48 09 	call	0x1290	; 0x1290 <NWK_DataReq>
			ack_received = false;
     660:	10 92 3e 03 	sts	0x033E, r1	; 0x80033e <ack_received>
		}
		macsc_set_cmp1_int_cb(0);
     664:	80 e0       	ldi	r24, 0x00	; 0
     666:	90 e0       	ldi	r25, 0x00	; 0
     668:	0e 94 dc 35 	call	0x6bb8	; 0x6bb8 <macsc_set_cmp1_int_cb>
		
	}
     66c:	00 00       	nop
     66e:	df 91       	pop	r29
     670:	cf 91       	pop	r28
     672:	08 95       	ret

00000674 <online_time_hndlr>:
	
		
	static void online_time_hndlr(void)
	{
     674:	cf 93       	push	r28
     676:	df 93       	push	r29
     678:	cd b7       	in	r28, 0x3d	; 61
     67a:	de b7       	in	r29, 0x3e	; 62
		printf("\ndata_msg");
     67c:	89 e6       	ldi	r24, 0x69	; 105
     67e:	92 e0       	ldi	r25, 0x02	; 2
     680:	89 2f       	mov	r24, r25
     682:	8f 93       	push	r24
     684:	89 e6       	ldi	r24, 0x69	; 105
     686:	92 e0       	ldi	r25, 0x02	; 2
     688:	8f 93       	push	r24
     68a:	0e 94 a6 4b 	call	0x974c	; 0x974c <printf>
     68e:	0f 90       	pop	r0
     690:	0f 90       	pop	r0
		NWK_DataReq(&msgReqData);
     692:	8d e3       	ldi	r24, 0x3D	; 61
     694:	92 e0       	ldi	r25, 0x02	; 2
     696:	0e 94 48 09 	call	0x1290	; 0x1290 <NWK_DataReq>
		macsc_set_cmp1_int_cb(0);		
     69a:	80 e0       	ldi	r24, 0x00	; 0
     69c:	90 e0       	ldi	r25, 0x00	; 0
     69e:	0e 94 dc 35 	call	0x6bb8	; 0x6bb8 <macsc_set_cmp1_int_cb>
	}
     6a2:	00 00       	nop
     6a4:	df 91       	pop	r29
     6a6:	cf 91       	pop	r28
     6a8:	08 95       	ret

000006aa <appBeaconInd>:
	
	static bool appBeaconInd(NWK_DataInd_t *ind)
	{
     6aa:	ef 92       	push	r14
     6ac:	ff 92       	push	r15
     6ae:	0f 93       	push	r16
     6b0:	1f 93       	push	r17
     6b2:	cf 93       	push	r28
     6b4:	df 93       	push	r29
     6b6:	00 d0       	rcall	.+0      	; 0x6b8 <appBeaconInd+0xe>
     6b8:	00 d0       	rcall	.+0      	; 0x6ba <appBeaconInd+0x10>
     6ba:	cd b7       	in	r28, 0x3d	; 61
     6bc:	de b7       	in	r29, 0x3e	; 62
     6be:	9c 83       	std	Y+4, r25	; 0x04
     6c0:	8b 83       	std	Y+3, r24	; 0x03
		NwkFrameBeaconHeaderLLDN_t *tmp_beacon = (NwkFrameBeaconHeaderLLDN_t*)ind->data;
     6c2:	8b 81       	ldd	r24, Y+3	; 0x03
     6c4:	9c 81       	ldd	r25, Y+4	; 0x04
     6c6:	fc 01       	movw	r30, r24
     6c8:	80 85       	ldd	r24, Z+8	; 0x08
     6ca:	91 85       	ldd	r25, Z+9	; 0x09
     6cc:	9a 83       	std	Y+2, r25	; 0x02
     6ce:	89 83       	std	Y+1, r24	; 0x01
		rec_beacon = *tmp_beacon;
     6d0:	89 81       	ldd	r24, Y+1	; 0x01
     6d2:	9a 81       	ldd	r25, Y+2	; 0x02
     6d4:	28 e0       	ldi	r18, 0x08	; 8
     6d6:	fc 01       	movw	r30, r24
     6d8:	ad ea       	ldi	r26, 0xAD	; 173
     6da:	b1 e1       	ldi	r27, 0x11	; 17
     6dc:	01 90       	ld	r0, Z+
     6de:	0d 92       	st	X+, r0
     6e0:	2a 95       	dec	r18
     6e2:	e1 f7       	brne	.-8      	; 0x6dc <appBeaconInd+0x32>
		PanId = tmp_beacon->PanId;
     6e4:	89 81       	ldd	r24, Y+1	; 0x01
     6e6:	9a 81       	ldd	r25, Y+2	; 0x02
     6e8:	fc 01       	movw	r30, r24
     6ea:	84 81       	ldd	r24, Z+4	; 0x04
     6ec:	80 93 3d 03 	sts	0x033D, r24	; 0x80033d <PanId>
		tTS =  ((p_var*sp + (m+ tmp_beacon->TimeSlotSize )*sm + macMinLIFSPeriod)/v_var)  / (SYMBOL_TIME);
     6f0:	89 81       	ldd	r24, Y+1	; 0x01
     6f2:	9a 81       	ldd	r25, Y+2	; 0x02
     6f4:	fc 01       	movw	r30, r24
     6f6:	86 81       	ldd	r24, Z+6	; 0x06
     6f8:	88 2f       	mov	r24, r24
     6fa:	90 e0       	ldi	r25, 0x00	; 0
     6fc:	03 96       	adiw	r24, 0x03	; 3
     6fe:	88 0f       	add	r24, r24
     700:	99 1f       	adc	r25, r25
     702:	09 2e       	mov	r0, r25
     704:	00 0c       	add	r0, r0
     706:	aa 0b       	sbc	r26, r26
     708:	bb 0b       	sbc	r27, r27
     70a:	bc 01       	movw	r22, r24
     70c:	cd 01       	movw	r24, r26
     70e:	0e 94 80 48 	call	0x9100	; 0x9100 <__floatsisf>
     712:	dc 01       	movw	r26, r24
     714:	cb 01       	movw	r24, r22
     716:	20 e0       	ldi	r18, 0x00	; 0
     718:	30 e0       	ldi	r19, 0x00	; 0
     71a:	40 e4       	ldi	r20, 0x40	; 64
     71c:	51 e4       	ldi	r21, 0x41	; 65
     71e:	bc 01       	movw	r22, r24
     720:	cd 01       	movw	r24, r26
     722:	0e 94 6a 47 	call	0x8ed4	; 0x8ed4 <__addsf3>
     726:	dc 01       	movw	r26, r24
     728:	cb 01       	movw	r24, r22
     72a:	20 e0       	ldi	r18, 0x00	; 0
     72c:	30 e0       	ldi	r19, 0x00	; 0
     72e:	40 e2       	ldi	r20, 0x20	; 32
     730:	52 e4       	ldi	r21, 0x42	; 66
     732:	bc 01       	movw	r22, r24
     734:	cd 01       	movw	r24, r26
     736:	0e 94 6a 47 	call	0x8ed4	; 0x8ed4 <__addsf3>
     73a:	dc 01       	movw	r26, r24
     73c:	cb 01       	movw	r24, r22
     73e:	20 e0       	ldi	r18, 0x00	; 0
     740:	34 e2       	ldi	r19, 0x24	; 36
     742:	44 e7       	ldi	r20, 0x74	; 116
     744:	57 e4       	ldi	r21, 0x47	; 71
     746:	bc 01       	movw	r22, r24
     748:	cd 01       	movw	r24, r26
     74a:	0e 94 d6 47 	call	0x8fac	; 0x8fac <__divsf3>
     74e:	dc 01       	movw	r26, r24
     750:	cb 01       	movw	r24, r22
     752:	2d eb       	ldi	r18, 0xBD	; 189
     754:	37 e3       	ldi	r19, 0x37	; 55
     756:	46 e8       	ldi	r20, 0x86	; 134
     758:	57 e3       	ldi	r21, 0x37	; 55
     75a:	bc 01       	movw	r22, r24
     75c:	cd 01       	movw	r24, r26
     75e:	0e 94 d6 47 	call	0x8fac	; 0x8fac <__divsf3>
     762:	dc 01       	movw	r26, r24
     764:	cb 01       	movw	r24, r22
     766:	80 93 b5 11 	sts	0x11B5, r24	; 0x8011b5 <tTS>
     76a:	90 93 b6 11 	sts	0x11B6, r25	; 0x8011b6 <tTS+0x1>
     76e:	a0 93 b7 11 	sts	0x11B7, r26	; 0x8011b7 <tTS+0x2>
     772:	b0 93 b8 11 	sts	0x11B8, r27	; 0x8011b8 <tTS+0x3>
		printf("\nBE %f", tTS);
     776:	80 91 b5 11 	lds	r24, 0x11B5	; 0x8011b5 <tTS>
     77a:	90 91 b6 11 	lds	r25, 0x11B6	; 0x8011b6 <tTS+0x1>
     77e:	a0 91 b7 11 	lds	r26, 0x11B7	; 0x8011b7 <tTS+0x2>
     782:	b0 91 b8 11 	lds	r27, 0x11B8	; 0x8011b8 <tTS+0x3>
     786:	2b 2f       	mov	r18, r27
     788:	2f 93       	push	r18
     78a:	2a 2f       	mov	r18, r26
     78c:	2f 93       	push	r18
     78e:	29 2f       	mov	r18, r25
     790:	2f 93       	push	r18
     792:	8f 93       	push	r24
     794:	83 e7       	ldi	r24, 0x73	; 115
     796:	92 e0       	ldi	r25, 0x02	; 2
     798:	89 2f       	mov	r24, r25
     79a:	8f 93       	push	r24
     79c:	83 e7       	ldi	r24, 0x73	; 115
     79e:	92 e0       	ldi	r25, 0x02	; 2
     7a0:	8f 93       	push	r24
     7a2:	0e 94 a6 4b 	call	0x974c	; 0x974c <printf>
     7a6:	0f 90       	pop	r0
     7a8:	0f 90       	pop	r0
     7aa:	0f 90       	pop	r0
     7ac:	0f 90       	pop	r0
     7ae:	0f 90       	pop	r0
     7b0:	0f 90       	pop	r0
		if(rec_beacon.Flags.txState == STATE && rec_beacon.confSeqNumber == 0)
     7b2:	80 91 b0 11 	lds	r24, 0x11B0	; 0x8011b0 <rec_beacon+0x3>
     7b6:	87 70       	andi	r24, 0x07	; 7
     7b8:	28 2f       	mov	r18, r24
     7ba:	30 e0       	ldi	r19, 0x00	; 0
     7bc:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <STATE>
     7c0:	88 2f       	mov	r24, r24
     7c2:	90 e0       	ldi	r25, 0x00	; 0
     7c4:	28 17       	cp	r18, r24
     7c6:	39 07       	cpc	r19, r25
     7c8:	09 f0       	breq	.+2      	; 0x7cc <appBeaconInd+0x122>
     7ca:	ae c0       	rjmp	.+348    	; 0x928 <appBeaconInd+0x27e>
     7cc:	80 91 b2 11 	lds	r24, 0x11B2	; 0x8011b2 <rec_beacon+0x5>
     7d0:	88 23       	and	r24, r24
     7d2:	09 f0       	breq	.+2      	; 0x7d6 <appBeaconInd+0x12c>
     7d4:	a9 c0       	rjmp	.+338    	; 0x928 <appBeaconInd+0x27e>
		{
			if(STATE == DISC_MODE) 
     7d6:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <STATE>
     7da:	84 30       	cpi	r24, 0x04	; 4
     7dc:	29 f4       	brne	.+10     	; 0x7e8 <appBeaconInd+0x13e>
				macsc_set_cmp1_int_cb(disc_time_hndlr);
     7de:	89 e0       	ldi	r24, 0x09	; 9
     7e0:	93 e0       	ldi	r25, 0x03	; 3
     7e2:	0e 94 dc 35 	call	0x6bb8	; 0x6bb8 <macsc_set_cmp1_int_cb>
     7e6:	11 c0       	rjmp	.+34     	; 0x80a <appBeaconInd+0x160>
			else if(STATE == CONFIG_MODE)
     7e8:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <STATE>
     7ec:	86 30       	cpi	r24, 0x06	; 6
     7ee:	29 f4       	brne	.+10     	; 0x7fa <appBeaconInd+0x150>
				macsc_set_cmp1_int_cb(config_time_hndlr);
     7f0:	84 e2       	ldi	r24, 0x24	; 36
     7f2:	93 e0       	ldi	r25, 0x03	; 3
     7f4:	0e 94 dc 35 	call	0x6bb8	; 0x6bb8 <macsc_set_cmp1_int_cb>
     7f8:	08 c0       	rjmp	.+16     	; 0x80a <appBeaconInd+0x160>
			else if(STATE == ONLINE_MODE)
     7fa:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <STATE>
     7fe:	88 23       	and	r24, r24
     800:	21 f4       	brne	.+8      	; 0x80a <appBeaconInd+0x160>
				macsc_set_cmp1_int_cb(online_time_hndlr);
     802:	8a e3       	ldi	r24, 0x3A	; 58
     804:	93 e0       	ldi	r25, 0x03	; 3
     806:	0e 94 dc 35 	call	0x6bb8	; 0x6bb8 <macsc_set_cmp1_int_cb>
					
			
			
			if(STATE == ONLINE_MODE)
     80a:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <STATE>
     80e:	88 23       	and	r24, r24
     810:	09 f0       	breq	.+2      	; 0x814 <appBeaconInd+0x16a>
     812:	49 c0       	rjmp	.+146    	; 0x8a6 <appBeaconInd+0x1fc>
			{
				msg_wait_time = (2*rec_beacon.Flags.numBaseMgmtTimeslots + assTimeSlot) * tTS /*+ 80 + 45*assTimeSlot*/;
     814:	80 91 b0 11 	lds	r24, 0x11B0	; 0x8011b0 <rec_beacon+0x3>
     818:	82 95       	swap	r24
     81a:	86 95       	lsr	r24
     81c:	87 70       	andi	r24, 0x07	; 7
     81e:	88 2f       	mov	r24, r24
     820:	90 e0       	ldi	r25, 0x00	; 0
     822:	9c 01       	movw	r18, r24
     824:	22 0f       	add	r18, r18
     826:	33 1f       	adc	r19, r19
     828:	80 91 0b 02 	lds	r24, 0x020B	; 0x80020b <assTimeSlot>
     82c:	88 2f       	mov	r24, r24
     82e:	90 e0       	ldi	r25, 0x00	; 0
     830:	82 0f       	add	r24, r18
     832:	93 1f       	adc	r25, r19
     834:	09 2e       	mov	r0, r25
     836:	00 0c       	add	r0, r0
     838:	aa 0b       	sbc	r26, r26
     83a:	bb 0b       	sbc	r27, r27
     83c:	bc 01       	movw	r22, r24
     83e:	cd 01       	movw	r24, r26
     840:	0e 94 80 48 	call	0x9100	; 0x9100 <__floatsisf>
     844:	7b 01       	movw	r14, r22
     846:	8c 01       	movw	r16, r24
     848:	80 91 b5 11 	lds	r24, 0x11B5	; 0x8011b5 <tTS>
     84c:	90 91 b6 11 	lds	r25, 0x11B6	; 0x8011b6 <tTS+0x1>
     850:	a0 91 b7 11 	lds	r26, 0x11B7	; 0x8011b7 <tTS+0x2>
     854:	b0 91 b8 11 	lds	r27, 0x11B8	; 0x8011b8 <tTS+0x3>
     858:	9c 01       	movw	r18, r24
     85a:	ad 01       	movw	r20, r26
     85c:	c8 01       	movw	r24, r16
     85e:	b7 01       	movw	r22, r14
     860:	0e 94 0c 49 	call	0x9218	; 0x9218 <__mulsf3>
     864:	dc 01       	movw	r26, r24
     866:	cb 01       	movw	r24, r22
     868:	bc 01       	movw	r22, r24
     86a:	cd 01       	movw	r24, r26
     86c:	0e 94 48 48 	call	0x9090	; 0x9090 <__fixsfsi>
     870:	dc 01       	movw	r26, r24
     872:	cb 01       	movw	r24, r22
     874:	90 93 be 11 	sts	0x11BE, r25	; 0x8011be <msg_wait_time+0x1>
     878:	80 93 bd 11 	sts	0x11BD, r24	; 0x8011bd <msg_wait_time>
				printf("msg_wait %d", msg_wait_time);
     87c:	80 91 bd 11 	lds	r24, 0x11BD	; 0x8011bd <msg_wait_time>
     880:	90 91 be 11 	lds	r25, 0x11BE	; 0x8011be <msg_wait_time+0x1>
     884:	29 2f       	mov	r18, r25
     886:	2f 93       	push	r18
     888:	8f 93       	push	r24
     88a:	8a e7       	ldi	r24, 0x7A	; 122
     88c:	92 e0       	ldi	r25, 0x02	; 2
     88e:	89 2f       	mov	r24, r25
     890:	8f 93       	push	r24
     892:	8a e7       	ldi	r24, 0x7A	; 122
     894:	92 e0       	ldi	r25, 0x02	; 2
     896:	8f 93       	push	r24
     898:	0e 94 a6 4b 	call	0x974c	; 0x974c <printf>
     89c:	0f 90       	pop	r0
     89e:	0f 90       	pop	r0
     8a0:	0f 90       	pop	r0
     8a2:	0f 90       	pop	r0
     8a4:	2b c0       	rjmp	.+86     	; 0x8fc <appBeaconInd+0x252>
			}
			else	
				msg_wait_time = tTS * rec_beacon.Flags.numBaseMgmtTimeslots; 
     8a6:	80 91 b0 11 	lds	r24, 0x11B0	; 0x8011b0 <rec_beacon+0x3>
     8aa:	82 95       	swap	r24
     8ac:	86 95       	lsr	r24
     8ae:	87 70       	andi	r24, 0x07	; 7
     8b0:	88 2f       	mov	r24, r24
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	09 2e       	mov	r0, r25
     8b6:	00 0c       	add	r0, r0
     8b8:	aa 0b       	sbc	r26, r26
     8ba:	bb 0b       	sbc	r27, r27
     8bc:	bc 01       	movw	r22, r24
     8be:	cd 01       	movw	r24, r26
     8c0:	0e 94 80 48 	call	0x9100	; 0x9100 <__floatsisf>
     8c4:	7b 01       	movw	r14, r22
     8c6:	8c 01       	movw	r16, r24
     8c8:	80 91 b5 11 	lds	r24, 0x11B5	; 0x8011b5 <tTS>
     8cc:	90 91 b6 11 	lds	r25, 0x11B6	; 0x8011b6 <tTS+0x1>
     8d0:	a0 91 b7 11 	lds	r26, 0x11B7	; 0x8011b7 <tTS+0x2>
     8d4:	b0 91 b8 11 	lds	r27, 0x11B8	; 0x8011b8 <tTS+0x3>
     8d8:	9c 01       	movw	r18, r24
     8da:	ad 01       	movw	r20, r26
     8dc:	c8 01       	movw	r24, r16
     8de:	b7 01       	movw	r22, r14
     8e0:	0e 94 0c 49 	call	0x9218	; 0x9218 <__mulsf3>
     8e4:	dc 01       	movw	r26, r24
     8e6:	cb 01       	movw	r24, r22
     8e8:	bc 01       	movw	r22, r24
     8ea:	cd 01       	movw	r24, r26
     8ec:	0e 94 48 48 	call	0x9090	; 0x9090 <__fixsfsi>
     8f0:	dc 01       	movw	r26, r24
     8f2:	cb 01       	movw	r24, r22
     8f4:	90 93 be 11 	sts	0x11BE, r25	; 0x8011be <msg_wait_time+0x1>
     8f8:	80 93 bd 11 	sts	0x11BD, r24	; 0x8011bd <msg_wait_time>
			macsc_enable_cmp_int(MACSC_CC1);
     8fc:	81 e0       	ldi	r24, 0x01	; 1
     8fe:	0e 94 55 34 	call	0x68aa	; 0x68aa <macsc_enable_cmp_int>
			macsc_use_cmp(MACSC_RELATIVE_CMP, msg_wait_time - 150, MACSC_CC1);
     902:	80 91 bd 11 	lds	r24, 0x11BD	; 0x8011bd <msg_wait_time>
     906:	90 91 be 11 	lds	r25, 0x11BE	; 0x8011be <msg_wait_time+0x1>
     90a:	86 59       	subi	r24, 0x96	; 150
     90c:	91 09       	sbc	r25, r1
     90e:	09 2e       	mov	r0, r25
     910:	00 0c       	add	r0, r0
     912:	aa 0b       	sbc	r26, r26
     914:	bb 0b       	sbc	r27, r27
     916:	21 e0       	ldi	r18, 0x01	; 1
     918:	ac 01       	movw	r20, r24
     91a:	bd 01       	movw	r22, r26
     91c:	81 e0       	ldi	r24, 0x01	; 1
     91e:	0e 94 09 35 	call	0x6a12	; 0x6a12 <macsc_use_cmp>
 			macsc_enable_manual_bts();
     922:	0e 94 b5 02 	call	0x56a	; 0x56a <macsc_enable_manual_bts>
     926:	0d c0       	rjmp	.+26     	; 0x942 <appBeaconInd+0x298>
			
		}

		else if (rec_beacon.Flags.txState == RESET_MODE)
     928:	80 91 b0 11 	lds	r24, 0x11B0	; 0x8011b0 <rec_beacon+0x3>
     92c:	87 70       	andi	r24, 0x07	; 7
     92e:	87 30       	cpi	r24, 0x07	; 7
     930:	41 f4       	brne	.+16     	; 0x942 <appBeaconInd+0x298>
		{
			PHY_SetTdmaMode(false);
     932:	80 e0       	ldi	r24, 0x00	; 0
     934:	0e 94 a1 1d 	call	0x3b42	; 0x3b42 <PHY_SetTdmaMode>
			ack_received = 0;
     938:	10 92 3e 03 	sts	0x033E, r1	; 0x80033e <ack_received>
			STATE = DISC_MODE;
     93c:	84 e0       	ldi	r24, 0x04	; 4
     93e:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <STATE>
		}
		return true;
     942:	81 e0       	ldi	r24, 0x01	; 1
	}
     944:	0f 90       	pop	r0
     946:	0f 90       	pop	r0
     948:	0f 90       	pop	r0
     94a:	0f 90       	pop	r0
     94c:	df 91       	pop	r29
     94e:	cf 91       	pop	r28
     950:	1f 91       	pop	r17
     952:	0f 91       	pop	r16
     954:	ff 90       	pop	r15
     956:	ef 90       	pop	r14
     958:	08 95       	ret

0000095a <check_ack>:
	
	bool check_ack(int addr)
	{
     95a:	cf 93       	push	r28
     95c:	df 93       	push	r29
     95e:	00 d0       	rcall	.+0      	; 0x960 <check_ack+0x6>
     960:	00 d0       	rcall	.+0      	; 0x962 <check_ack+0x8>
     962:	00 d0       	rcall	.+0      	; 0x964 <check_ack+0xa>
     964:	cd b7       	in	r28, 0x3d	; 61
     966:	de b7       	in	r29, 0x3e	; 62
     968:	9e 83       	std	Y+6, r25	; 0x06
     96a:	8d 83       	std	Y+5, r24	; 0x05
		int pos =  addr / 8;
     96c:	8d 81       	ldd	r24, Y+5	; 0x05
     96e:	9e 81       	ldd	r25, Y+6	; 0x06
     970:	99 23       	and	r25, r25
     972:	0c f4       	brge	.+2      	; 0x976 <check_ack+0x1c>
     974:	07 96       	adiw	r24, 0x07	; 7
     976:	95 95       	asr	r25
     978:	87 95       	ror	r24
     97a:	95 95       	asr	r25
     97c:	87 95       	ror	r24
     97e:	95 95       	asr	r25
     980:	87 95       	ror	r24
     982:	9a 83       	std	Y+2, r25	; 0x02
     984:	89 83       	std	Y+1, r24	; 0x01
		int bit_shift = 8 - addr % 8;
     986:	8d 81       	ldd	r24, Y+5	; 0x05
     988:	9e 81       	ldd	r25, Y+6	; 0x06
     98a:	87 70       	andi	r24, 0x07	; 7
     98c:	90 78       	andi	r25, 0x80	; 128
     98e:	99 23       	and	r25, r25
     990:	24 f4       	brge	.+8      	; 0x99a <check_ack+0x40>
     992:	01 97       	sbiw	r24, 0x01	; 1
     994:	88 6f       	ori	r24, 0xF8	; 248
     996:	9f 6f       	ori	r25, 0xFF	; 255
     998:	01 96       	adiw	r24, 0x01	; 1
     99a:	9c 01       	movw	r18, r24
     99c:	88 e0       	ldi	r24, 0x08	; 8
     99e:	90 e0       	ldi	r25, 0x00	; 0
     9a0:	82 1b       	sub	r24, r18
     9a2:	93 0b       	sbc	r25, r19
     9a4:	9c 83       	std	Y+4, r25	; 0x04
     9a6:	8b 83       	std	Y+3, r24	; 0x03
// 		if(addr == 8)
// 		{
// 			pos = 0;
// 			bit_shift = 0;
// 		}
		printf("\n ack rec %hhx ", ackframe->ackFlags[pos]);
     9a8:	20 91 c1 11 	lds	r18, 0x11C1	; 0x8011c1 <ackframe>
     9ac:	30 91 c2 11 	lds	r19, 0x11C2	; 0x8011c2 <ackframe+0x1>
     9b0:	89 81       	ldd	r24, Y+1	; 0x01
     9b2:	9a 81       	ldd	r25, Y+2	; 0x02
     9b4:	82 0f       	add	r24, r18
     9b6:	93 1f       	adc	r25, r19
     9b8:	01 96       	adiw	r24, 0x01	; 1
     9ba:	fc 01       	movw	r30, r24
     9bc:	80 81       	ld	r24, Z
     9be:	88 2f       	mov	r24, r24
     9c0:	90 e0       	ldi	r25, 0x00	; 0
     9c2:	29 2f       	mov	r18, r25
     9c4:	2f 93       	push	r18
     9c6:	8f 93       	push	r24
     9c8:	86 e8       	ldi	r24, 0x86	; 134
     9ca:	92 e0       	ldi	r25, 0x02	; 2
     9cc:	89 2f       	mov	r24, r25
     9ce:	8f 93       	push	r24
     9d0:	86 e8       	ldi	r24, 0x86	; 134
     9d2:	92 e0       	ldi	r25, 0x02	; 2
     9d4:	8f 93       	push	r24
     9d6:	0e 94 a6 4b 	call	0x974c	; 0x974c <printf>
     9da:	0f 90       	pop	r0
     9dc:	0f 90       	pop	r0
     9de:	0f 90       	pop	r0
     9e0:	0f 90       	pop	r0
		if( ackframe->ackFlags[pos] & 1 << bit_shift)
     9e2:	20 91 c1 11 	lds	r18, 0x11C1	; 0x8011c1 <ackframe>
     9e6:	30 91 c2 11 	lds	r19, 0x11C2	; 0x8011c2 <ackframe+0x1>
     9ea:	89 81       	ldd	r24, Y+1	; 0x01
     9ec:	9a 81       	ldd	r25, Y+2	; 0x02
     9ee:	82 0f       	add	r24, r18
     9f0:	93 1f       	adc	r25, r19
     9f2:	01 96       	adiw	r24, 0x01	; 1
     9f4:	fc 01       	movw	r30, r24
     9f6:	80 81       	ld	r24, Z
     9f8:	88 2f       	mov	r24, r24
     9fa:	90 e0       	ldi	r25, 0x00	; 0
     9fc:	0b 80       	ldd	r0, Y+3	; 0x03
     9fe:	02 c0       	rjmp	.+4      	; 0xa04 <check_ack+0xaa>
     a00:	95 95       	asr	r25
     a02:	87 95       	ror	r24
     a04:	0a 94       	dec	r0
     a06:	e2 f7       	brpl	.-8      	; 0xa00 <check_ack+0xa6>
     a08:	81 70       	andi	r24, 0x01	; 1
     a0a:	99 27       	eor	r25, r25
     a0c:	89 2b       	or	r24, r25
     a0e:	11 f0       	breq	.+4      	; 0xa14 <check_ack+0xba>
		{
			return true;
     a10:	81 e0       	ldi	r24, 0x01	; 1
     a12:	01 c0       	rjmp	.+2      	; 0xa16 <check_ack+0xbc>
		}
		else
			return false;
     a14:	80 e0       	ldi	r24, 0x00	; 0
	}
     a16:	26 96       	adiw	r28, 0x06	; 6
     a18:	0f b6       	in	r0, 0x3f	; 63
     a1a:	f8 94       	cli
     a1c:	de bf       	out	0x3e, r29	; 62
     a1e:	0f be       	out	0x3f, r0	; 63
     a20:	cd bf       	out	0x3d, r28	; 61
     a22:	df 91       	pop	r29
     a24:	cf 91       	pop	r28
     a26:	08 95       	ret

00000a28 <appAckInd>:
	
	static bool appAckInd(NWK_DataInd_t *ind)
	{
     a28:	ef 92       	push	r14
     a2a:	ff 92       	push	r15
     a2c:	0f 93       	push	r16
     a2e:	1f 93       	push	r17
     a30:	cf 93       	push	r28
     a32:	df 93       	push	r29
     a34:	00 d0       	rcall	.+0      	; 0xa36 <appAckInd+0xe>
     a36:	00 d0       	rcall	.+0      	; 0xa38 <appAckInd+0x10>
     a38:	00 d0       	rcall	.+0      	; 0xa3a <appAckInd+0x12>
     a3a:	cd b7       	in	r28, 0x3d	; 61
     a3c:	de b7       	in	r29, 0x3e	; 62
     a3e:	9e 83       	std	Y+6, r25	; 0x06
     a40:	8d 83       	std	Y+5, r24	; 0x05
		#if !MASTER_MACSC
		ind->data = ind->data - (uint8_t) 1;
		#endif
		ackframe = (NWK_ACKFormat_t*)ind->data;
     a42:	8d 81       	ldd	r24, Y+5	; 0x05
     a44:	9e 81       	ldd	r25, Y+6	; 0x06
     a46:	fc 01       	movw	r30, r24
     a48:	80 85       	ldd	r24, Z+8	; 0x08
     a4a:	91 85       	ldd	r25, Z+9	; 0x09
     a4c:	90 93 c2 11 	sts	0x11C2, r25	; 0x8011c2 <ackframe+0x1>
     a50:	80 93 c1 11 	sts	0x11C1, r24	; 0x8011c1 <ackframe>

		if(PanId == ackframe->sourceId)
     a54:	80 91 c1 11 	lds	r24, 0x11C1	; 0x8011c1 <ackframe>
     a58:	90 91 c2 11 	lds	r25, 0x11C2	; 0x8011c2 <ackframe+0x1>
     a5c:	fc 01       	movw	r30, r24
     a5e:	90 81       	ld	r25, Z
     a60:	80 91 3d 03 	lds	r24, 0x033D	; 0x80033d <PanId>
     a64:	98 17       	cp	r25, r24
     a66:	09 f0       	breq	.+2      	; 0xa6a <appAckInd+0x42>
     a68:	cc c0       	rjmp	.+408    	; 0xc02 <appAckInd+0x1da>
		{
			if(STATE == ONLINE_MODE /*&& rec_beacon.Flags.txState == ONLINE_MODE*/)
     a6a:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <STATE>
     a6e:	88 23       	and	r24, r24
     a70:	09 f0       	breq	.+2      	; 0xa74 <appAckInd+0x4c>
     a72:	ab c0       	rjmp	.+342    	; 0xbca <appAckInd+0x1a2>
			{
				ack_received = check_ack(assTimeSlot + 1);
     a74:	80 91 0b 02 	lds	r24, 0x020B	; 0x80020b <assTimeSlot>
     a78:	88 2f       	mov	r24, r24
     a7a:	90 e0       	ldi	r25, 0x00	; 0
     a7c:	01 96       	adiw	r24, 0x01	; 1
     a7e:	0e 94 ad 04 	call	0x95a	; 0x95a <check_ack>
     a82:	80 93 3e 03 	sts	0x033E, r24	; 0x80033e <ack_received>
				if(!ack_received)
     a86:	90 91 3e 03 	lds	r25, 0x033E	; 0x80033e <ack_received>
     a8a:	81 e0       	ldi	r24, 0x01	; 1
     a8c:	89 27       	eor	r24, r25
     a8e:	88 23       	and	r24, r24
     a90:	09 f4       	brne	.+2      	; 0xa94 <appAckInd+0x6c>
     a92:	b7 c0       	rjmp	.+366    	; 0xc02 <appAckInd+0x1da>
				{
				
					int retransmition_slot = 0;
     a94:	1a 82       	std	Y+2, r1	; 0x02
     a96:	19 82       	std	Y+1, r1	; 0x01
					

					for(int i = 0; i < assTimeSlot && i < (rec_beacon.NumberOfBaseTimeslotsinSuperframe - 3)/2; i++) // -3 because of 2 mgmt and 1 gack
     a98:	1c 82       	std	Y+4, r1	; 0x04
     a9a:	1b 82       	std	Y+3, r1	; 0x03
     a9c:	14 c0       	rjmp	.+40     	; 0xac6 <appAckInd+0x9e>
						if( !check_ack(i+1) )
     a9e:	8b 81       	ldd	r24, Y+3	; 0x03
     aa0:	9c 81       	ldd	r25, Y+4	; 0x04
     aa2:	01 96       	adiw	r24, 0x01	; 1
     aa4:	0e 94 ad 04 	call	0x95a	; 0x95a <check_ack>
     aa8:	98 2f       	mov	r25, r24
     aaa:	81 e0       	ldi	r24, 0x01	; 1
     aac:	89 27       	eor	r24, r25
     aae:	88 23       	and	r24, r24
     ab0:	29 f0       	breq	.+10     	; 0xabc <appAckInd+0x94>
							retransmition_slot++;
     ab2:	89 81       	ldd	r24, Y+1	; 0x01
     ab4:	9a 81       	ldd	r25, Y+2	; 0x02
     ab6:	01 96       	adiw	r24, 0x01	; 1
     ab8:	9a 83       	std	Y+2, r25	; 0x02
     aba:	89 83       	std	Y+1, r24	; 0x01
				{
				
					int retransmition_slot = 0;
					

					for(int i = 0; i < assTimeSlot && i < (rec_beacon.NumberOfBaseTimeslotsinSuperframe - 3)/2; i++) // -3 because of 2 mgmt and 1 gack
     abc:	8b 81       	ldd	r24, Y+3	; 0x03
     abe:	9c 81       	ldd	r25, Y+4	; 0x04
     ac0:	01 96       	adiw	r24, 0x01	; 1
     ac2:	9c 83       	std	Y+4, r25	; 0x04
     ac4:	8b 83       	std	Y+3, r24	; 0x03
     ac6:	80 91 0b 02 	lds	r24, 0x020B	; 0x80020b <assTimeSlot>
     aca:	28 2f       	mov	r18, r24
     acc:	30 e0       	ldi	r19, 0x00	; 0
     ace:	8b 81       	ldd	r24, Y+3	; 0x03
     ad0:	9c 81       	ldd	r25, Y+4	; 0x04
     ad2:	82 17       	cp	r24, r18
     ad4:	93 07       	cpc	r25, r19
     ad6:	84 f4       	brge	.+32     	; 0xaf8 <appAckInd+0xd0>
     ad8:	80 91 b4 11 	lds	r24, 0x11B4	; 0x8011b4 <rec_beacon+0x7>
     adc:	88 2f       	mov	r24, r24
     ade:	90 e0       	ldi	r25, 0x00	; 0
     ae0:	03 97       	sbiw	r24, 0x03	; 3
     ae2:	99 23       	and	r25, r25
     ae4:	0c f4       	brge	.+2      	; 0xae8 <appAckInd+0xc0>
     ae6:	01 96       	adiw	r24, 0x01	; 1
     ae8:	95 95       	asr	r25
     aea:	87 95       	ror	r24
     aec:	9c 01       	movw	r18, r24
     aee:	8b 81       	ldd	r24, Y+3	; 0x03
     af0:	9c 81       	ldd	r25, Y+4	; 0x04
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	9c f2       	brlt	.-90     	; 0xa9e <appAckInd+0x76>
					
// 					if( retransmition_slot > (rec_beacon.NumberOfBaseTimeslotsinSuperframe - 3)/2 - 1)
// 						return false;
										
					
					if(retransmition_slot == 0)
     af8:	89 81       	ldd	r24, Y+1	; 0x01
     afa:	9a 81       	ldd	r25, Y+2	; 0x02
     afc:	89 2b       	or	r24, r25
     afe:	29 f4       	brne	.+10     	; 0xb0a <appAckInd+0xe2>
					{
						NWK_DataReq(&msgReqData);
     b00:	8d e3       	ldi	r24, 0x3D	; 61
     b02:	92 e0       	ldi	r25, 0x02	; 2
     b04:	0e 94 48 09 	call	0x1290	; 0x1290 <NWK_DataReq>
     b08:	3b c0       	rjmp	.+118    	; 0xb80 <appAckInd+0x158>
					}
					else
					{
						#if MASTER_MACSC
						macsc_enable_manual_bts();
     b0a:	0e 94 b5 02 	call	0x56a	; 0x56a <macsc_enable_manual_bts>
						macsc_set_cmp1_int_cb(online_time_hndlr);
     b0e:	8a e3       	ldi	r24, 0x3A	; 58
     b10:	93 e0       	ldi	r25, 0x03	; 3
     b12:	0e 94 dc 35 	call	0x6bb8	; 0x6bb8 <macsc_set_cmp1_int_cb>
						macsc_enable_cmp_int(MACSC_CC1);
     b16:	81 e0       	ldi	r24, 0x01	; 1
     b18:	0e 94 55 34 	call	0x68aa	; 0x68aa <macsc_enable_cmp_int>
						macsc_use_cmp(MACSC_RELATIVE_CMP, tTS * retransmition_slot - 40, MACSC_CC1);
     b1c:	89 81       	ldd	r24, Y+1	; 0x01
     b1e:	9a 81       	ldd	r25, Y+2	; 0x02
     b20:	09 2e       	mov	r0, r25
     b22:	00 0c       	add	r0, r0
     b24:	aa 0b       	sbc	r26, r26
     b26:	bb 0b       	sbc	r27, r27
     b28:	bc 01       	movw	r22, r24
     b2a:	cd 01       	movw	r24, r26
     b2c:	0e 94 80 48 	call	0x9100	; 0x9100 <__floatsisf>
     b30:	7b 01       	movw	r14, r22
     b32:	8c 01       	movw	r16, r24
     b34:	80 91 b5 11 	lds	r24, 0x11B5	; 0x8011b5 <tTS>
     b38:	90 91 b6 11 	lds	r25, 0x11B6	; 0x8011b6 <tTS+0x1>
     b3c:	a0 91 b7 11 	lds	r26, 0x11B7	; 0x8011b7 <tTS+0x2>
     b40:	b0 91 b8 11 	lds	r27, 0x11B8	; 0x8011b8 <tTS+0x3>
     b44:	9c 01       	movw	r18, r24
     b46:	ad 01       	movw	r20, r26
     b48:	c8 01       	movw	r24, r16
     b4a:	b7 01       	movw	r22, r14
     b4c:	0e 94 0c 49 	call	0x9218	; 0x9218 <__mulsf3>
     b50:	dc 01       	movw	r26, r24
     b52:	cb 01       	movw	r24, r22
     b54:	20 e0       	ldi	r18, 0x00	; 0
     b56:	30 e0       	ldi	r19, 0x00	; 0
     b58:	40 e2       	ldi	r20, 0x20	; 32
     b5a:	52 e4       	ldi	r21, 0x42	; 66
     b5c:	bc 01       	movw	r22, r24
     b5e:	cd 01       	movw	r24, r26
     b60:	0e 94 69 47 	call	0x8ed2	; 0x8ed2 <__subsf3>
     b64:	dc 01       	movw	r26, r24
     b66:	cb 01       	movw	r24, r22
     b68:	bc 01       	movw	r22, r24
     b6a:	cd 01       	movw	r24, r26
     b6c:	0e 94 4f 48 	call	0x909e	; 0x909e <__fixunssfsi>
     b70:	dc 01       	movw	r26, r24
     b72:	cb 01       	movw	r24, r22
     b74:	21 e0       	ldi	r18, 0x01	; 1
     b76:	ac 01       	movw	r20, r24
     b78:	bd 01       	movw	r22, r26
     b7a:	81 e0       	ldi	r24, 0x01	; 1
     b7c:	0e 94 09 35 	call	0x6a12	; 0x6a12 <macsc_use_cmp>
						#endif
					}					
					printf("\nretransmition_slot %d , %f", retransmition_slot, tTS);
     b80:	80 91 b5 11 	lds	r24, 0x11B5	; 0x8011b5 <tTS>
     b84:	90 91 b6 11 	lds	r25, 0x11B6	; 0x8011b6 <tTS+0x1>
     b88:	a0 91 b7 11 	lds	r26, 0x11B7	; 0x8011b7 <tTS+0x2>
     b8c:	b0 91 b8 11 	lds	r27, 0x11B8	; 0x8011b8 <tTS+0x3>
     b90:	2b 2f       	mov	r18, r27
     b92:	2f 93       	push	r18
     b94:	2a 2f       	mov	r18, r26
     b96:	2f 93       	push	r18
     b98:	29 2f       	mov	r18, r25
     b9a:	2f 93       	push	r18
     b9c:	8f 93       	push	r24
     b9e:	8a 81       	ldd	r24, Y+2	; 0x02
     ba0:	8f 93       	push	r24
     ba2:	89 81       	ldd	r24, Y+1	; 0x01
     ba4:	8f 93       	push	r24
     ba6:	86 e9       	ldi	r24, 0x96	; 150
     ba8:	92 e0       	ldi	r25, 0x02	; 2
     baa:	89 2f       	mov	r24, r25
     bac:	8f 93       	push	r24
     bae:	86 e9       	ldi	r24, 0x96	; 150
     bb0:	92 e0       	ldi	r25, 0x02	; 2
     bb2:	8f 93       	push	r24
     bb4:	0e 94 a6 4b 	call	0x974c	; 0x974c <printf>
     bb8:	8d b7       	in	r24, 0x3d	; 61
     bba:	9e b7       	in	r25, 0x3e	; 62
     bbc:	08 96       	adiw	r24, 0x08	; 8
     bbe:	0f b6       	in	r0, 0x3f	; 63
     bc0:	f8 94       	cli
     bc2:	de bf       	out	0x3e, r29	; 62
     bc4:	0f be       	out	0x3f, r0	; 63
     bc6:	cd bf       	out	0x3d, r28	; 61
     bc8:	1c c0       	rjmp	.+56     	; 0xc02 <appAckInd+0x1da>

				}				
			}
			else
			{
				ack_received = check_ack(APP_ADDR);								
     bca:	83 e0       	ldi	r24, 0x03	; 3
     bcc:	90 e0       	ldi	r25, 0x00	; 0
     bce:	0e 94 ad 04 	call	0x95a	; 0x95a <check_ack>
     bd2:	80 93 3e 03 	sts	0x033E, r24	; 0x80033e <ack_received>
				if(STATE == DISC_MODE && ack_received)
     bd6:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <STATE>
     bda:	84 30       	cpi	r24, 0x04	; 4
     bdc:	91 f4       	brne	.+36     	; 0xc02 <appAckInd+0x1da>
     bde:	80 91 3e 03 	lds	r24, 0x033E	; 0x80033e <ack_received>
     be2:	88 23       	and	r24, r24
     be4:	71 f0       	breq	.+28     	; 0xc02 <appAckInd+0x1da>
				{
					printf("\nOK on conf");
     be6:	82 eb       	ldi	r24, 0xB2	; 178
     be8:	92 e0       	ldi	r25, 0x02	; 2
     bea:	89 2f       	mov	r24, r25
     bec:	8f 93       	push	r24
     bee:	82 eb       	ldi	r24, 0xB2	; 178
     bf0:	92 e0       	ldi	r25, 0x02	; 2
     bf2:	8f 93       	push	r24
     bf4:	0e 94 a6 4b 	call	0x974c	; 0x974c <printf>
     bf8:	0f 90       	pop	r0
     bfa:	0f 90       	pop	r0
					STATE = CONFIG_MODE;
     bfc:	86 e0       	ldi	r24, 0x06	; 6
     bfe:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <STATE>
				}
			}
		}
		return true;
     c02:	81 e0       	ldi	r24, 0x01	; 1
	}
     c04:	26 96       	adiw	r28, 0x06	; 6
     c06:	0f b6       	in	r0, 0x3f	; 63
     c08:	f8 94       	cli
     c0a:	de bf       	out	0x3e, r29	; 62
     c0c:	0f be       	out	0x3f, r0	; 63
     c0e:	cd bf       	out	0x3d, r28	; 61
     c10:	df 91       	pop	r29
     c12:	cf 91       	pop	r28
     c14:	1f 91       	pop	r17
     c16:	0f 91       	pop	r16
     c18:	ff 90       	pop	r15
     c1a:	ef 90       	pop	r14
     c1c:	08 95       	ret

00000c1e <appCommandInd>:
	
	static bool appCommandInd(NWK_DataInd_t *ind)
	{
     c1e:	cf 93       	push	r28
     c20:	df 93       	push	r29
     c22:	00 d0       	rcall	.+0      	; 0xc24 <appCommandInd+0x6>
     c24:	00 d0       	rcall	.+0      	; 0xc26 <appCommandInd+0x8>
     c26:	cd b7       	in	r28, 0x3d	; 61
     c28:	de b7       	in	r29, 0x3e	; 62
     c2a:	9c 83       	std	Y+4, r25	; 0x04
     c2c:	8b 83       	std	Y+3, r24	; 0x03
		printf("\n Command ind");
     c2e:	8e eb       	ldi	r24, 0xBE	; 190
     c30:	92 e0       	ldi	r25, 0x02	; 2
     c32:	89 2f       	mov	r24, r25
     c34:	8f 93       	push	r24
     c36:	8e eb       	ldi	r24, 0xBE	; 190
     c38:	92 e0       	ldi	r25, 0x02	; 2
     c3a:	8f 93       	push	r24
     c3c:	0e 94 a6 4b 	call	0x974c	; 0x974c <printf>
     c40:	0f 90       	pop	r0
     c42:	0f 90       	pop	r0
		if(ind->data[0] == LL_CONFIGURATION_REQUEST)
     c44:	8b 81       	ldd	r24, Y+3	; 0x03
     c46:	9c 81       	ldd	r25, Y+4	; 0x04
     c48:	fc 01       	movw	r30, r24
     c4a:	80 85       	ldd	r24, Z+8	; 0x08
     c4c:	91 85       	ldd	r25, Z+9	; 0x09
     c4e:	fc 01       	movw	r30, r24
     c50:	80 81       	ld	r24, Z
     c52:	8f 30       	cpi	r24, 0x0F	; 15
     c54:	09 f0       	breq	.+2      	; 0xc58 <appCommandInd+0x3a>
     c56:	54 c0       	rjmp	.+168    	; 0xd00 <appCommandInd+0xe2>
		{
			NWK_ConfigRequest_t *msg = (NWK_ConfigRequest_t*)ind->data;
     c58:	8b 81       	ldd	r24, Y+3	; 0x03
     c5a:	9c 81       	ldd	r25, Y+4	; 0x04
     c5c:	fc 01       	movw	r30, r24
     c5e:	80 85       	ldd	r24, Z+8	; 0x08
     c60:	91 85       	ldd	r25, Z+9	; 0x09
     c62:	9a 83       	std	Y+2, r25	; 0x02
     c64:	89 83       	std	Y+1, r24	; 0x01
			if(msg->macAddr == APP_ADDR)
     c66:	89 81       	ldd	r24, Y+1	; 0x01
     c68:	9a 81       	ldd	r25, Y+2	; 0x02
     c6a:	fc 01       	movw	r30, r24
     c6c:	84 81       	ldd	r24, Z+4	; 0x04
     c6e:	83 30       	cpi	r24, 0x03	; 3
     c70:	09 f0       	breq	.+2      	; 0xc74 <appCommandInd+0x56>
     c72:	46 c0       	rjmp	.+140    	; 0xd00 <appCommandInd+0xe2>
			{
				PHY_SetChannel(msg->tx_channel);
     c74:	89 81       	ldd	r24, Y+1	; 0x01
     c76:	9a 81       	ldd	r25, Y+2	; 0x02
     c78:	fc 01       	movw	r30, r24
     c7a:	82 81       	ldd	r24, Z+2	; 0x02
     c7c:	0e 94 62 1e 	call	0x3cc4	; 0x3cc4 <PHY_SetChannel>
				NWK_SetPanId(msg->s_macAddr);
     c80:	89 81       	ldd	r24, Y+1	; 0x01
     c82:	9a 81       	ldd	r25, Y+2	; 0x02
     c84:	fc 01       	movw	r30, r24
     c86:	81 81       	ldd	r24, Z+1	; 0x01
     c88:	88 2f       	mov	r24, r24
     c8a:	90 e0       	ldi	r25, 0x00	; 0
     c8c:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <NWK_SetPanId>
				PanId = msg->s_macAddr;
     c90:	89 81       	ldd	r24, Y+1	; 0x01
     c92:	9a 81       	ldd	r25, Y+2	; 0x02
     c94:	fc 01       	movw	r30, r24
     c96:	81 81       	ldd	r24, Z+1	; 0x01
     c98:	80 93 3d 03 	sts	0x033D, r24	; 0x80033d <PanId>
				assTimeSlot = msg->assTimeSlot;
     c9c:	89 81       	ldd	r24, Y+1	; 0x01
     c9e:	9a 81       	ldd	r25, Y+2	; 0x02
     ca0:	fc 01       	movw	r30, r24
     ca2:	83 81       	ldd	r24, Z+3	; 0x03
     ca4:	80 93 0b 02 	sts	0x020B, r24	; 0x80020b <assTimeSlot>
				n = msg->conf.tsDuration;
     ca8:	89 81       	ldd	r24, Y+1	; 0x01
     caa:	9a 81       	ldd	r25, Y+2	; 0x02
     cac:	fc 01       	movw	r30, r24
     cae:	85 81       	ldd	r24, Z+5	; 0x05
     cb0:	8f 77       	andi	r24, 0x7F	; 127
     cb2:	80 93 27 03 	sts	0x0327, r24	; 0x800327 <n>
				associated = 1;
     cb6:	81 e0       	ldi	r24, 0x01	; 1
     cb8:	80 93 40 03 	sts	0x0340, r24	; 0x800340 <associated>
				STATE = ONLINE_MODE;
     cbc:	10 92 51 02 	sts	0x0251, r1	; 0x800251 <STATE>
				PHY_SetTdmaMode(true);
     cc0:	81 e0       	ldi	r24, 0x01	; 1
     cc2:	0e 94 a1 1d 	call	0x3b42	; 0x3b42 <PHY_SetTdmaMode>
				printf("\n asstimeslot %d, tsDuration %hhx", assTimeSlot, n);
     cc6:	80 91 27 03 	lds	r24, 0x0327	; 0x800327 <n>
     cca:	28 2f       	mov	r18, r24
     ccc:	30 e0       	ldi	r19, 0x00	; 0
     cce:	80 91 0b 02 	lds	r24, 0x020B	; 0x80020b <assTimeSlot>
     cd2:	88 2f       	mov	r24, r24
     cd4:	90 e0       	ldi	r25, 0x00	; 0
     cd6:	43 2f       	mov	r20, r19
     cd8:	4f 93       	push	r20
     cda:	2f 93       	push	r18
     cdc:	29 2f       	mov	r18, r25
     cde:	2f 93       	push	r18
     ce0:	8f 93       	push	r24
     ce2:	8c ec       	ldi	r24, 0xCC	; 204
     ce4:	92 e0       	ldi	r25, 0x02	; 2
     ce6:	89 2f       	mov	r24, r25
     ce8:	8f 93       	push	r24
     cea:	8c ec       	ldi	r24, 0xCC	; 204
     cec:	92 e0       	ldi	r25, 0x02	; 2
     cee:	8f 93       	push	r24
     cf0:	0e 94 a6 4b 	call	0x974c	; 0x974c <printf>
     cf4:	0f 90       	pop	r0
     cf6:	0f 90       	pop	r0
     cf8:	0f 90       	pop	r0
     cfa:	0f 90       	pop	r0
     cfc:	0f 90       	pop	r0
     cfe:	0f 90       	pop	r0
			}
		}
		return true;
     d00:	81 e0       	ldi	r24, 0x01	; 1
	}
     d02:	0f 90       	pop	r0
     d04:	0f 90       	pop	r0
     d06:	0f 90       	pop	r0
     d08:	0f 90       	pop	r0
     d0a:	df 91       	pop	r29
     d0c:	cf 91       	pop	r28
     d0e:	08 95       	ret

00000d10 <appPrepareDiscoverResponse>:

	void appPrepareDiscoverResponse()
	{
     d10:	cf 93       	push	r28
     d12:	df 93       	push	r29
     d14:	cd b7       	in	r28, 0x3d	; 61
     d16:	de b7       	in	r29, 0x3e	; 62
		msgReq.dstAddr				= 0;
     d18:	10 92 2f 03 	sts	0x032F, r1	; 0x80032f <msgReq+0x6>
     d1c:	10 92 2e 03 	sts	0x032E, r1	; 0x80032e <msgReq+0x5>
		msgReq.dstEndpoint			= APP_COMMAND_ENDPOINT;
     d20:	83 e0       	ldi	r24, 0x03	; 3
     d22:	80 93 30 03 	sts	0x0330, r24	; 0x800330 <msgReq+0x7>
		msgReq.srcEndpoint			= APP_COMMAND_ENDPOINT;
     d26:	83 e0       	ldi	r24, 0x03	; 3
     d28:	80 93 31 03 	sts	0x0331, r24	; 0x800331 <msgReq+0x8>
		msgReq.options				= NWK_OPT_MAC_COMMAND;
     d2c:	80 e0       	ldi	r24, 0x00	; 0
     d2e:	90 e8       	ldi	r25, 0x80	; 128
     d30:	90 93 33 03 	sts	0x0333, r25	; 0x800333 <msgReq+0xa>
     d34:	80 93 32 03 	sts	0x0332, r24	; 0x800332 <msgReq+0x9>
		msgReq.data					= (uint8_t*)&msgDiscResponse;
     d38:	8d e0       	ldi	r24, 0x0D	; 13
     d3a:	92 e0       	ldi	r25, 0x02	; 2
     d3c:	90 93 37 03 	sts	0x0337, r25	; 0x800337 <msgReq+0xe>
     d40:	80 93 36 03 	sts	0x0336, r24	; 0x800336 <msgReq+0xd>
		msgReq.size					= sizeof(msgDiscResponse);
     d44:	83 e0       	ldi	r24, 0x03	; 3
     d46:	80 93 38 03 	sts	0x0338, r24	; 0x800338 <msgReq+0xf>
	}
     d4a:	00 00       	nop
     d4c:	df 91       	pop	r29
     d4e:	cf 91       	pop	r28
     d50:	08 95       	ret

00000d52 <appPrepareConfigurationStatus>:
	
	void appPrepareConfigurationStatus()
	{		
     d52:	cf 93       	push	r28
     d54:	df 93       	push	r29
     d56:	cd b7       	in	r28, 0x3d	; 61
     d58:	de b7       	in	r29, 0x3e	; 62
		msgReq.dstAddr				= 0;
     d5a:	10 92 2f 03 	sts	0x032F, r1	; 0x80032f <msgReq+0x6>
     d5e:	10 92 2e 03 	sts	0x032E, r1	; 0x80032e <msgReq+0x5>
		msgReq.dstEndpoint			= APP_COMMAND_ENDPOINT;
     d62:	83 e0       	ldi	r24, 0x03	; 3
     d64:	80 93 30 03 	sts	0x0330, r24	; 0x800330 <msgReq+0x7>
		msgReq.srcEndpoint			= APP_COMMAND_ENDPOINT;
     d68:	83 e0       	ldi	r24, 0x03	; 3
     d6a:	80 93 31 03 	sts	0x0331, r24	; 0x800331 <msgReq+0x8>
		msgReq.options				= NWK_OPT_MAC_COMMAND;
     d6e:	80 e0       	ldi	r24, 0x00	; 0
     d70:	90 e8       	ldi	r25, 0x80	; 128
     d72:	90 93 33 03 	sts	0x0333, r25	; 0x800333 <msgReq+0xa>
     d76:	80 93 32 03 	sts	0x0332, r24	; 0x800332 <msgReq+0x9>
		msgReq.data					= (uint8_t*)&msgConfigStatus;
     d7a:	80 e1       	ldi	r24, 0x10	; 16
     d7c:	92 e0       	ldi	r25, 0x02	; 2
     d7e:	90 93 37 03 	sts	0x0337, r25	; 0x800337 <msgReq+0xe>
     d82:	80 93 36 03 	sts	0x0336, r24	; 0x800336 <msgReq+0xd>
		msgReq.size					= sizeof(msgConfigStatus);
     d86:	85 e0       	ldi	r24, 0x05	; 5
     d88:	80 93 38 03 	sts	0x0338, r24	; 0x800338 <msgReq+0xf>
	}
     d8c:	00 00       	nop
     d8e:	df 91       	pop	r29
     d90:	cf 91       	pop	r28
     d92:	08 95       	ret

00000d94 <appPrepareDataFrame>:
	
	void appPrepareDataFrame(void)
	{
     d94:	cf 93       	push	r28
     d96:	df 93       	push	r29
     d98:	cd b7       	in	r28, 0x3d	; 61
     d9a:	de b7       	in	r29, 0x3e	; 62
		
		PHY_SetTdmaMode(true);
     d9c:	81 e0       	ldi	r24, 0x01	; 1
     d9e:	0e 94 a1 1d 	call	0x3b42	; 0x3b42 <PHY_SetTdmaMode>

	
		msgReq.dstAddr				= 0;
     da2:	10 92 2f 03 	sts	0x032F, r1	; 0x80032f <msgReq+0x6>
     da6:	10 92 2e 03 	sts	0x032E, r1	; 0x80032e <msgReq+0x5>
		msgReq.dstEndpoint			= APP_COMMAND_ENDPOINT;
     daa:	83 e0       	ldi	r24, 0x03	; 3
     dac:	80 93 30 03 	sts	0x0330, r24	; 0x800330 <msgReq+0x7>
		msgReq.srcEndpoint			= APP_COMMAND_ENDPOINT;
     db0:	83 e0       	ldi	r24, 0x03	; 3
     db2:	80 93 31 03 	sts	0x0331, r24	; 0x800331 <msgReq+0x8>
		msgReq.options				= NWK_OPT_LLDN_DATA;
     db6:	80 e0       	ldi	r24, 0x00	; 0
     db8:	90 e2       	ldi	r25, 0x20	; 32
     dba:	90 93 33 03 	sts	0x0333, r25	; 0x800333 <msgReq+0xa>
     dbe:	80 93 32 03 	sts	0x0332, r24	; 0x800332 <msgReq+0x9>
		msgReq.data					= (uint8_t *)&data_payload;
     dc2:	8c e0       	ldi	r24, 0x0C	; 12
     dc4:	92 e0       	ldi	r25, 0x02	; 2
     dc6:	90 93 37 03 	sts	0x0337, r25	; 0x800337 <msgReq+0xe>
     dca:	80 93 36 03 	sts	0x0336, r24	; 0x800336 <msgReq+0xd>
		msgReq.size					= sizeof(data_payload);
     dce:	81 e0       	ldi	r24, 0x01	; 1
     dd0:	80 93 38 03 	sts	0x0338, r24	; 0x800338 <msgReq+0xf>
	}
     dd4:	00 00       	nop
     dd6:	df 91       	pop	r29
     dd8:	cf 91       	pop	r28
     dda:	08 95       	ret

00000ddc <appInit>:
	
	
#endif // APP_COORDINATOR

static void appInit(void)
{
     ddc:	cf 93       	push	r28
     dde:	df 93       	push	r29
     de0:	cd b7       	in	r28, 0x3d	; 61
     de2:	de b7       	in	r29, 0x3e	; 62
	NWK_SetAddr(APP_ADDR);
     de4:	83 e0       	ldi	r24, 0x03	; 3
     de6:	90 e0       	ldi	r25, 0x00	; 0
     de8:	0e 94 63 08 	call	0x10c6	; 0x10c6 <NWK_SetAddr>
	PHY_SetChannel(APP_CHANNEL);
     dec:	8f e0       	ldi	r24, 0x0F	; 15
     dee:	0e 94 62 1e 	call	0x3cc4	; 0x3cc4 <PHY_SetChannel>
	PHY_SetRxState(true);
     df2:	81 e0       	ldi	r24, 0x01	; 1
     df4:	0e 94 52 1e 	call	0x3ca4	; 0x3ca4 <PHY_SetRxState>
		PanId = APP_PANID;
		ACKFrame.sourceId = APP_PANID;
		PHY_SetTdmaMode(true);
	NWK_OpenEndpoint(APP_COMMAND_ENDPOINT, appCommandInd);
	#else
		appPrepareDiscoverResponse();	
     df8:	0e 94 88 06 	call	0xd10	; 0xd10 <appPrepareDiscoverResponse>
		/*
		 * Enable CSMA/CA
		 * Enable Random CSMA seed generator
		 */
		PHY_SetTdmaMode(false);
     dfc:	80 e0       	ldi	r24, 0x00	; 0
     dfe:	0e 94 a1 1d 	call	0x3b42	; 0x3b42 <PHY_SetTdmaMode>
		PHY_SetOptimizedCSMAValues();
     e02:	0e 94 30 1e 	call	0x3c60	; 0x3c60 <PHY_SetOptimizedCSMAValues>
		
		
		
		payloadSize = 127;
     e06:	8f e7       	ldi	r24, 0x7F	; 127
     e08:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <payloadSize>
		NWK_OpenEndpoint(APP_BEACON_ENDPOINT, appBeaconInd);
     e0c:	65 e5       	ldi	r22, 0x55	; 85
     e0e:	73 e0       	ldi	r23, 0x03	; 3
     e10:	80 e0       	ldi	r24, 0x00	; 0
     e12:	0e 94 91 08 	call	0x1122	; 0x1122 <NWK_OpenEndpoint>
		NWK_OpenEndpoint(APP_ACK_ENDPOINT, appAckInd);
     e16:	64 e1       	ldi	r22, 0x14	; 20
     e18:	75 e0       	ldi	r23, 0x05	; 5
     e1a:	84 e0       	ldi	r24, 0x04	; 4
     e1c:	0e 94 91 08 	call	0x1122	; 0x1122 <NWK_OpenEndpoint>
		NWK_OpenEndpoint(APP_COMMAND_ENDPOINT, appCommandInd);
     e20:	6f e0       	ldi	r22, 0x0F	; 15
     e22:	76 e0       	ldi	r23, 0x06	; 6
     e24:	83 e0       	ldi	r24, 0x03	; 3
     e26:	0e 94 91 08 	call	0x1122	; 0x1122 <NWK_OpenEndpoint>
		/*
		* Configure interrupts callback functions
		*/
		
	#endif // APP_COORDENATOR
	PHY_SetPromiscuousMode(true);
     e2a:	81 e0       	ldi	r24, 0x01	; 1
     e2c:	0e 94 dc 1d 	call	0x3bb8	; 0x3bb8 <PHY_SetPromiscuousMode>

}
     e30:	00 00       	nop
     e32:	df 91       	pop	r29
     e34:	cf 91       	pop	r28
     e36:	08 95       	ret

00000e38 <APP_TaskHandler>:

static void APP_TaskHandler(void)
{
     e38:	cf 93       	push	r28
     e3a:	df 93       	push	r29
     e3c:	00 d0       	rcall	.+0      	; 0xe3e <APP_TaskHandler+0x6>
     e3e:	00 d0       	rcall	.+0      	; 0xe40 <APP_TaskHandler+0x8>
     e40:	cd b7       	in	r28, 0x3d	; 61
     e42:	de b7       	in	r29, 0x3e	; 62
	switch (appState){
     e44:	80 91 28 03 	lds	r24, 0x0328	; 0x800328 <appState>
     e48:	88 2f       	mov	r24, r24
     e4a:	90 e0       	ldi	r25, 0x00	; 0
     e4c:	84 30       	cpi	r24, 0x04	; 4
     e4e:	91 05       	cpc	r25, r1
     e50:	e9 f0       	breq	.+58     	; 0xe8c <APP_TaskHandler+0x54>
     e52:	85 30       	cpi	r24, 0x05	; 5
     e54:	91 05       	cpc	r25, r1
     e56:	2c f4       	brge	.+10     	; 0xe62 <APP_TaskHandler+0x2a>
     e58:	00 97       	sbiw	r24, 0x00	; 0
     e5a:	61 f0       	breq	.+24     	; 0xe74 <APP_TaskHandler+0x3c>
     e5c:	02 97       	sbiw	r24, 0x02	; 2
     e5e:	81 f0       	breq	.+32     	; 0xe80 <APP_TaskHandler+0x48>
			break;
		}
		#endif
		default:
		{
			break;
     e60:	ba c0       	rjmp	.+372    	; 0xfd6 <APP_TaskHandler+0x19e>

}

static void APP_TaskHandler(void)
{
	switch (appState){
     e62:	86 30       	cpi	r24, 0x06	; 6
     e64:	91 05       	cpc	r25, r1
     e66:	b1 f1       	breq	.+108    	; 0xed4 <APP_TaskHandler+0x9c>
     e68:	86 30       	cpi	r24, 0x06	; 6
     e6a:	91 05       	cpc	r25, r1
     e6c:	ac f0       	brlt	.+42     	; 0xe98 <APP_TaskHandler+0x60>
     e6e:	07 97       	sbiw	r24, 0x07	; 7
     e70:	b9 f1       	breq	.+110    	; 0xee0 <APP_TaskHandler+0xa8>
			break;
		}
		#endif
		default:
		{
			break;
     e72:	b1 c0       	rjmp	.+354    	; 0xfd6 <APP_TaskHandler+0x19e>
static void APP_TaskHandler(void)
{
	switch (appState){
		case APP_STATE_INITIAL:
		{
			appInit();
     e74:	0e 94 ee 06 	call	0xddc	; 0xddc <appInit>
			#if APP_COORDINATOR
				appState = APP_STATE_ATT_PAN_STATE;
			#else
				appState = APP_STATE_IDLE;
     e78:	81 e0       	ldi	r24, 0x01	; 1
     e7a:	80 93 28 03 	sts	0x0328, r24	; 0x800328 <appState>
			#endif
			break;
     e7e:	ab c0       	rjmp	.+342    	; 0xfd6 <APP_TaskHandler+0x19e>
		}
		case APP_STATE_SEND:
		{
			appSendData();
     e80:	0e 94 cf 02 	call	0x59e	; 0x59e <appSendData>
			#if APP_COORDINATOR
				/* Every time a message is send updates coordinator to prepare next message */
				appState = APP_STATE_ATT_PAN_STATE;
			#else
				appState = APP_STATE_IDLE;
     e84:	81 e0       	ldi	r24, 0x01	; 1
     e86:	80 93 28 03 	sts	0x0328, r24	; 0x800328 <appState>
			#endif
			break;
     e8a:	a5 c0       	rjmp	.+330    	; 0xfd6 <APP_TaskHandler+0x19e>
			break;	
		}
		#else // NODES SPECIFIC STATE MACHINE
		case APP_STATE_PREP_DISC_REPONSE:
		{
			appPrepareDiscoverResponse();
     e8c:	0e 94 88 06 	call	0xd10	; 0xd10 <appPrepareDiscoverResponse>
			appState = APP_STATE_IDLE;	
     e90:	81 e0       	ldi	r24, 0x01	; 1
     e92:	80 93 28 03 	sts	0x0328, r24	; 0x800328 <appState>
			break;
     e96:	9f c0       	rjmp	.+318    	; 0xfd6 <APP_TaskHandler+0x19e>
		}
		
		case APP_STATE_PREP_CONFIG_STATUS:
		{
			// se o nodo recebeu ack na fase do discovery prepara a mensagem de configuration status
			if(ack_received && rec_beacon.confSeqNumber == 0 && associated == 0 && STATE != ONLINE_MODE) {
     e98:	80 91 3e 03 	lds	r24, 0x033E	; 0x80033e <ack_received>
     e9c:	88 23       	and	r24, r24
     e9e:	89 f0       	breq	.+34     	; 0xec2 <APP_TaskHandler+0x8a>
     ea0:	80 91 b2 11 	lds	r24, 0x11B2	; 0x8011b2 <rec_beacon+0x5>
     ea4:	88 23       	and	r24, r24
     ea6:	69 f4       	brne	.+26     	; 0xec2 <APP_TaskHandler+0x8a>
     ea8:	90 91 40 03 	lds	r25, 0x0340	; 0x800340 <associated>
     eac:	81 e0       	ldi	r24, 0x01	; 1
     eae:	89 27       	eor	r24, r25
     eb0:	88 23       	and	r24, r24
     eb2:	39 f0       	breq	.+14     	; 0xec2 <APP_TaskHandler+0x8a>
     eb4:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <STATE>
     eb8:	88 23       	and	r24, r24
     eba:	19 f0       	breq	.+6      	; 0xec2 <APP_TaskHandler+0x8a>
				appPrepareConfigurationStatus();
     ebc:	0e 94 a9 06 	call	0xd52	; 0xd52 <appPrepareConfigurationStatus>
     ec0:	03 c0       	rjmp	.+6      	; 0xec8 <APP_TaskHandler+0x90>
			}
			// se o nodo no recebeu desativa o timer e fica em idle
			else {
				#if MASTER_MACSC
				macsc_disable_cmp_int(MACSC_CC1);
     ec2:	81 e0       	ldi	r24, 0x01	; 1
     ec4:	0e 94 ca 34 	call	0x6994	; 0x6994 <macsc_disable_cmp_int>
				#else
				timer_stop();
				#endif
			}
			ack_received = 0;
     ec8:	10 92 3e 03 	sts	0x033E, r1	; 0x80033e <ack_received>
			appState = APP_STATE_IDLE;
     ecc:	81 e0       	ldi	r24, 0x01	; 1
     ece:	80 93 28 03 	sts	0x0328, r24	; 0x800328 <appState>
			break;
     ed2:	81 c0       	rjmp	.+258    	; 0xfd6 <APP_TaskHandler+0x19e>
		}
		case APP_STATE_PREP_DATA_FRAME:
		{
			appPrepareDataFrame();
     ed4:	0e 94 ca 06 	call	0xd94	; 0xd94 <appPrepareDataFrame>
			appState = APP_STATE_IDLE;
     ed8:	81 e0       	ldi	r24, 0x01	; 1
     eda:	80 93 28 03 	sts	0x0328, r24	; 0x800328 <appState>
			break;
     ede:	7b c0       	rjmp	.+246    	; 0xfd6 <APP_TaskHandler+0x19e>
		}
		case APP_STATE_RETRANSMIT_DATA:
		{
			if(!ack_received)
     ee0:	90 91 3e 03 	lds	r25, 0x033E	; 0x80033e <ack_received>
     ee4:	81 e0       	ldi	r24, 0x01	; 1
     ee6:	89 27       	eor	r24, r25
     ee8:	88 23       	and	r24, r24
     eea:	09 f4       	brne	.+2      	; 0xeee <APP_TaskHandler+0xb6>
     eec:	70 c0       	rjmp	.+224    	; 0xfce <APP_TaskHandler+0x196>
			{
				appState = APP_STATE_IDLE;
     eee:	81 e0       	ldi	r24, 0x01	; 1
     ef0:	80 93 28 03 	sts	0x0328, r24	; 0x800328 <appState>
				
				int retransmition_slot = 0;
     ef4:	1a 82       	std	Y+2, r1	; 0x02
     ef6:	19 82       	std	Y+1, r1	; 0x01
				
				
				for(int i = 0; i < assTimeSlot - 1 && i < (rec_beacon.NumberOfBaseTimeslotsinSuperframe - 3)/2; i++) // -3 because of 2 mgmt and 1 gack
     ef8:	1c 82       	std	Y+4, r1	; 0x04
     efa:	1b 82       	std	Y+3, r1	; 0x03
     efc:	13 c0       	rjmp	.+38     	; 0xf24 <APP_TaskHandler+0xec>
					if( !check_ack(i) )
     efe:	8b 81       	ldd	r24, Y+3	; 0x03
     f00:	9c 81       	ldd	r25, Y+4	; 0x04
     f02:	0e 94 ad 04 	call	0x95a	; 0x95a <check_ack>
     f06:	98 2f       	mov	r25, r24
     f08:	81 e0       	ldi	r24, 0x01	; 1
     f0a:	89 27       	eor	r24, r25
     f0c:	88 23       	and	r24, r24
     f0e:	29 f0       	breq	.+10     	; 0xf1a <APP_TaskHandler+0xe2>
						retransmition_slot++;
     f10:	89 81       	ldd	r24, Y+1	; 0x01
     f12:	9a 81       	ldd	r25, Y+2	; 0x02
     f14:	01 96       	adiw	r24, 0x01	; 1
     f16:	9a 83       	std	Y+2, r25	; 0x02
     f18:	89 83       	std	Y+1, r24	; 0x01
				appState = APP_STATE_IDLE;
				
				int retransmition_slot = 0;
				
				
				for(int i = 0; i < assTimeSlot - 1 && i < (rec_beacon.NumberOfBaseTimeslotsinSuperframe - 3)/2; i++) // -3 because of 2 mgmt and 1 gack
     f1a:	8b 81       	ldd	r24, Y+3	; 0x03
     f1c:	9c 81       	ldd	r25, Y+4	; 0x04
     f1e:	01 96       	adiw	r24, 0x01	; 1
     f20:	9c 83       	std	Y+4, r25	; 0x04
     f22:	8b 83       	std	Y+3, r24	; 0x03
     f24:	80 91 0b 02 	lds	r24, 0x020B	; 0x80020b <assTimeSlot>
     f28:	88 2f       	mov	r24, r24
     f2a:	90 e0       	ldi	r25, 0x00	; 0
     f2c:	9c 01       	movw	r18, r24
     f2e:	21 50       	subi	r18, 0x01	; 1
     f30:	31 09       	sbc	r19, r1
     f32:	8b 81       	ldd	r24, Y+3	; 0x03
     f34:	9c 81       	ldd	r25, Y+4	; 0x04
     f36:	82 17       	cp	r24, r18
     f38:	93 07       	cpc	r25, r19
     f3a:	84 f4       	brge	.+32     	; 0xf5c <APP_TaskHandler+0x124>
     f3c:	80 91 b4 11 	lds	r24, 0x11B4	; 0x8011b4 <rec_beacon+0x7>
     f40:	88 2f       	mov	r24, r24
     f42:	90 e0       	ldi	r25, 0x00	; 0
     f44:	03 97       	sbiw	r24, 0x03	; 3
     f46:	99 23       	and	r25, r25
     f48:	0c f4       	brge	.+2      	; 0xf4c <APP_TaskHandler+0x114>
     f4a:	01 96       	adiw	r24, 0x01	; 1
     f4c:	95 95       	asr	r25
     f4e:	87 95       	ror	r24
     f50:	9c 01       	movw	r18, r24
     f52:	8b 81       	ldd	r24, Y+3	; 0x03
     f54:	9c 81       	ldd	r25, Y+4	; 0x04
     f56:	82 17       	cp	r24, r18
     f58:	93 07       	cpc	r25, r19
     f5a:	8c f2       	brlt	.-94     	; 0xefe <APP_TaskHandler+0xc6>
					if( !check_ack(i) )
						retransmition_slot++;
					
				printf("\nretransmition_slot %d", retransmition_slot);
     f5c:	8a 81       	ldd	r24, Y+2	; 0x02
     f5e:	8f 93       	push	r24
     f60:	89 81       	ldd	r24, Y+1	; 0x01
     f62:	8f 93       	push	r24
     f64:	8e ee       	ldi	r24, 0xEE	; 238
     f66:	92 e0       	ldi	r25, 0x02	; 2
     f68:	89 2f       	mov	r24, r25
     f6a:	8f 93       	push	r24
     f6c:	8e ee       	ldi	r24, 0xEE	; 238
     f6e:	92 e0       	ldi	r25, 0x02	; 2
     f70:	8f 93       	push	r24
     f72:	0e 94 a6 4b 	call	0x974c	; 0x974c <printf>
     f76:	0f 90       	pop	r0
     f78:	0f 90       	pop	r0
     f7a:	0f 90       	pop	r0
     f7c:	0f 90       	pop	r0
				
				if(retransmition_slot == 0)
     f7e:	89 81       	ldd	r24, Y+1	; 0x01
     f80:	9a 81       	ldd	r25, Y+2	; 0x02
     f82:	89 2b       	or	r24, r25
     f84:	19 f4       	brne	.+6      	; 0xf8c <APP_TaskHandler+0x154>
				{
					appSendData();
     f86:	0e 94 cf 02 	call	0x59e	; 0x59e <appSendData>
			else
			{
				appState = APP_STATE_IDLE;
			}
			
			break;
     f8a:	24 c0       	rjmp	.+72     	; 0xfd4 <APP_TaskHandler+0x19c>
					// appState = APP_STATE_SEND;			
				}
				else
				{
					#if MASTER_MACSC
					macsc_enable_manual_bts();
     f8c:	0e 94 b5 02 	call	0x56a	; 0x56a <macsc_enable_manual_bts>
					macsc_set_cmp1_int_cb(send_message_timeHandler);
     f90:	85 ee       	ldi	r24, 0xE5	; 229
     f92:	92 e0       	ldi	r25, 0x02	; 2
     f94:	0e 94 dc 35 	call	0x6bb8	; 0x6bb8 <macsc_set_cmp1_int_cb>
					macsc_enable_cmp_int(MACSC_CC1);
     f98:	81 e0       	ldi	r24, 0x01	; 1
     f9a:	0e 94 55 34 	call	0x68aa	; 0x68aa <macsc_enable_cmp_int>
					macsc_use_cmp(MACSC_RELATIVE_CMP, ts_time * retransmition_slot, MACSC_CC1);
     f9e:	40 91 bf 11 	lds	r20, 0x11BF	; 0x8011bf <ts_time>
     fa2:	50 91 c0 11 	lds	r21, 0x11C0	; 0x8011c0 <ts_time+0x1>
     fa6:	29 81       	ldd	r18, Y+1	; 0x01
     fa8:	3a 81       	ldd	r19, Y+2	; 0x02
     faa:	42 9f       	mul	r20, r18
     fac:	c0 01       	movw	r24, r0
     fae:	43 9f       	mul	r20, r19
     fb0:	90 0d       	add	r25, r0
     fb2:	52 9f       	mul	r21, r18
     fb4:	90 0d       	add	r25, r0
     fb6:	11 24       	eor	r1, r1
     fb8:	09 2e       	mov	r0, r25
     fba:	00 0c       	add	r0, r0
     fbc:	aa 0b       	sbc	r26, r26
     fbe:	bb 0b       	sbc	r27, r27
     fc0:	21 e0       	ldi	r18, 0x01	; 1
     fc2:	ac 01       	movw	r20, r24
     fc4:	bd 01       	movw	r22, r26
     fc6:	81 e0       	ldi	r24, 0x01	; 1
     fc8:	0e 94 09 35 	call	0x6a12	; 0x6a12 <macsc_use_cmp>
			else
			{
				appState = APP_STATE_IDLE;
			}
			
			break;
     fcc:	03 c0       	rjmp	.+6      	; 0xfd4 <APP_TaskHandler+0x19c>
				}
				
			}
			else
			{
				appState = APP_STATE_IDLE;
     fce:	81 e0       	ldi	r24, 0x01	; 1
     fd0:	80 93 28 03 	sts	0x0328, r24	; 0x800328 <appState>
			}
			
			break;
     fd4:	00 00       	nop
		default:
		{
			break;
		}
	}
}
     fd6:	00 00       	nop
     fd8:	0f 90       	pop	r0
     fda:	0f 90       	pop	r0
     fdc:	0f 90       	pop	r0
     fde:	0f 90       	pop	r0
     fe0:	df 91       	pop	r29
     fe2:	cf 91       	pop	r28
     fe4:	08 95       	ret

00000fe6 <main>:

	/*****************************************************************************
	*****************************************************************************/
	int main(void)
	{
     fe6:	0f 93       	push	r16
     fe8:	1f 93       	push	r17
     fea:	cf 93       	push	r28
     fec:	df 93       	push	r29
     fee:	cd b7       	in	r28, 0x3d	; 61
     ff0:	de b7       	in	r29, 0x3e	; 62
     ff2:	27 97       	sbiw	r28, 0x07	; 7
     ff4:	0f b6       	in	r0, 0x3f	; 63
     ff6:	f8 94       	cli
     ff8:	de bf       	out	0x3e, r29	; 62
     ffa:	0f be       	out	0x3f, r0	; 63
     ffc:	cd bf       	out	0x3d, r28	; 61
		sysclk_init();
     ffe:	0e 94 1f 3d 	call	0x7a3e	; 0x7a3e <sysclk_init>
		board_init();
    1002:	0e 94 54 40 	call	0x80a8	; 0x80a8 <board_init>

		SYS_Init();
    1006:	0e 94 42 21 	call	0x4284	; 0x4284 <SYS_Init>
		/* Disable CSMA/CA
		 * Disable auto ACK
		 * Enable Rx of LLDN Frame Type as described in 802.15.4e - 2012 
		 */

		sm_init();
    100a:	0e 94 82 32 	call	0x6504	; 0x6504 <sm_init>

		// Initialize interrupt vector table support.
	#if (SIO2HOST_CHANNEL == SIO_USB)
		irq_initialize_vectors();
	#endif
		cpu_irq_enable();
    100e:	78 94       	sei

	#if 1
	#if (SIO2HOST_CHANNEL == SIO_USB)
		stdio_usb_init();
	#else
		const usart_serial_options_t usart_serial_options =
    1010:	27 e0       	ldi	r18, 0x07	; 7
    1012:	e5 e0       	ldi	r30, 0x05	; 5
    1014:	f3 e0       	ldi	r31, 0x03	; 3
    1016:	ce 01       	movw	r24, r28
    1018:	01 96       	adiw	r24, 0x01	; 1
    101a:	dc 01       	movw	r26, r24
    101c:	01 90       	ld	r0, Z+
    101e:	0d 92       	st	X+, r0
    1020:	2a 95       	dec	r18
    1022:	e1 f7       	brne	.-8      	; 0x101c <__EEPROM_REGION_LENGTH__+0x1c>
			.charlength   = USART_HOST_CHAR_LENGTH,
			.paritytype   = USART_HOST_PARITY,
			.stopbits     = USART_HOST_STOP_BITS
		};

		stdio_serial_init(USART_HOST, &usart_serial_options);
    1024:	ce 01       	movw	r24, r28
    1026:	01 96       	adiw	r24, 0x01	; 1
    1028:	bc 01       	movw	r22, r24
    102a:	80 ec       	ldi	r24, 0xC0	; 192
    102c:	90 e0       	ldi	r25, 0x00	; 0
    102e:	0e 94 3a 02 	call	0x474	; 0x474 <stdio_serial_init>
		usart_double_baud_enable(USART_HOST);
    1032:	80 ec       	ldi	r24, 0xC0	; 192
    1034:	90 e0       	ldi	r25, 0x00	; 0
    1036:	0e 94 b6 01 	call	0x36c	; 0x36c <usart_double_baud_enable>
		usart_set_baudrate_precalculated(USART_HOST, USART_HOST_BAUDRATE, sysclk_get_source_clock_hz());
    103a:	0e 94 a9 01 	call	0x352	; 0x352 <sysclk_get_source_clock_hz>
    103e:	dc 01       	movw	r26, r24
    1040:	cb 01       	movw	r24, r22
    1042:	8c 01       	movw	r16, r24
    1044:	9d 01       	movw	r18, r26
    1046:	40 e0       	ldi	r20, 0x00	; 0
    1048:	52 ec       	ldi	r21, 0xC2	; 194
    104a:	61 e0       	ldi	r22, 0x01	; 1
    104c:	70 e0       	ldi	r23, 0x00	; 0
    104e:	80 ec       	ldi	r24, 0xC0	; 192
    1050:	90 e0       	ldi	r25, 0x00	; 0
    1052:	0e 94 01 3a 	call	0x7402	; 0x7402 <usart_set_baudrate_precalculated>

	#endif
	#endif
		for(;;)
		{
			SYS_TaskHandler();
    1056:	0e 94 52 21 	call	0x42a4	; 0x42a4 <SYS_TaskHandler>
			APP_TaskHandler();
    105a:	0e 94 1c 07 	call	0xe38	; 0xe38 <APP_TaskHandler>
		}
    105e:	fb cf       	rjmp	.-10     	; 0x1056 <__EEPROM_REGION_LENGTH__+0x56>

00001060 <NWK_Init>:

/*************************************************************************//**
*  @brief Initializes all network layer modules
*****************************************************************************/
void NWK_Init(void)
{
    1060:	cf 93       	push	r28
    1062:	df 93       	push	r29
    1064:	1f 92       	push	r1
    1066:	cd b7       	in	r28, 0x3d	; 61
    1068:	de b7       	in	r29, 0x3e	; 62
	nwkIb.nwkSeqNum = 0;
    106a:	10 92 c7 11 	sts	0x11C7, r1	; 0x8011c7 <nwkIb+0x4>
	nwkIb.macSeqNum = 0;
    106e:	10 92 c8 11 	sts	0x11C8, r1	; 0x8011c8 <nwkIb+0x5>
	nwkIb.addr = 0;
    1072:	10 92 c4 11 	sts	0x11C4, r1	; 0x8011c4 <nwkIb+0x1>
    1076:	10 92 c3 11 	sts	0x11C3, r1	; 0x8011c3 <nwkIb>
	nwkIb.lock = 0;
    107a:	10 92 ea 11 	sts	0x11EA, r1	; 0x8011ea <nwkIb+0x27>
    107e:	10 92 e9 11 	sts	0x11E9, r1	; 0x8011e9 <nwkIb+0x26>

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    1082:	19 82       	std	Y+1, r1	; 0x01
    1084:	0e c0       	rjmp	.+28     	; 0x10a2 <NWK_Init+0x42>
		nwkIb.endpoint[i] = NULL;
    1086:	89 81       	ldd	r24, Y+1	; 0x01
    1088:	88 2f       	mov	r24, r24
    108a:	90 e0       	ldi	r25, 0x00	; 0
    108c:	03 96       	adiw	r24, 0x03	; 3
    108e:	88 0f       	add	r24, r24
    1090:	99 1f       	adc	r25, r25
    1092:	8d 53       	subi	r24, 0x3D	; 61
    1094:	9e 4e       	sbci	r25, 0xEE	; 238
    1096:	fc 01       	movw	r30, r24
    1098:	11 82       	std	Z+1, r1	; 0x01
    109a:	10 82       	st	Z, r1
	nwkIb.nwkSeqNum = 0;
	nwkIb.macSeqNum = 0;
	nwkIb.addr = 0;
	nwkIb.lock = 0;

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    109c:	89 81       	ldd	r24, Y+1	; 0x01
    109e:	8f 5f       	subi	r24, 0xFF	; 255
    10a0:	89 83       	std	Y+1, r24	; 0x01
    10a2:	89 81       	ldd	r24, Y+1	; 0x01
    10a4:	80 31       	cpi	r24, 0x10	; 16
    10a6:	78 f3       	brcs	.-34     	; 0x1086 <NWK_Init+0x26>
		nwkIb.endpoint[i] = NULL;
	}

	nwkTxInit();
    10a8:	0e 94 52 18 	call	0x30a4	; 0x30a4 <nwkTxInit>
	nwkRxInit();
    10ac:	0e 94 ff 0f 	call	0x1ffe	; 0x1ffe <nwkRxInit>
	nwkFrameInit();
    10b0:	0e 94 9d 0d 	call	0x1b3a	; 0x1b3a <nwkFrameInit>
	nwkDataReqInit();
    10b4:	0e 94 3c 09 	call	0x1278	; 0x1278 <nwkDataReqInit>
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityInit();
#endif

#ifdef NWK_ENABLE_MULTICAST
	nwkGroupInit();
    10b8:	0e 94 39 0f 	call	0x1e72	; 0x1e72 <nwkGroupInit>
#endif

#ifdef NWK_ENABLE_ROUTE_DISCOVERY
	nwkRouteDiscoveryInit();
#endif
}
    10bc:	00 00       	nop
    10be:	0f 90       	pop	r0
    10c0:	df 91       	pop	r29
    10c2:	cf 91       	pop	r28
    10c4:	08 95       	ret

000010c6 <NWK_SetAddr>:
/*************************************************************************//**
*  @brief Sets network address of the node
*  @param[in] addr Adddress to set
*****************************************************************************/
void NWK_SetAddr(uint16_t addr)
{
    10c6:	cf 93       	push	r28
    10c8:	df 93       	push	r29
    10ca:	00 d0       	rcall	.+0      	; 0x10cc <NWK_SetAddr+0x6>
    10cc:	cd b7       	in	r28, 0x3d	; 61
    10ce:	de b7       	in	r29, 0x3e	; 62
    10d0:	9a 83       	std	Y+2, r25	; 0x02
    10d2:	89 83       	std	Y+1, r24	; 0x01
	nwkIb.addr = addr;
    10d4:	89 81       	ldd	r24, Y+1	; 0x01
    10d6:	9a 81       	ldd	r25, Y+2	; 0x02
    10d8:	90 93 c4 11 	sts	0x11C4, r25	; 0x8011c4 <nwkIb+0x1>
    10dc:	80 93 c3 11 	sts	0x11C3, r24	; 0x8011c3 <nwkIb>
	PHY_SetShortAddr(addr);
    10e0:	89 81       	ldd	r24, Y+1	; 0x01
    10e2:	9a 81       	ldd	r25, Y+2	; 0x02
    10e4:	0e 94 9c 1e 	call	0x3d38	; 0x3d38 <PHY_SetShortAddr>
}
    10e8:	00 00       	nop
    10ea:	0f 90       	pop	r0
    10ec:	0f 90       	pop	r0
    10ee:	df 91       	pop	r29
    10f0:	cf 91       	pop	r28
    10f2:	08 95       	ret

000010f4 <NWK_SetPanId>:
/*************************************************************************//**
*  @brief Sets network identifier (PAN) of the node
*  @param[in] panId PAN ID to set
*****************************************************************************/
void NWK_SetPanId(uint16_t panId)
{
    10f4:	cf 93       	push	r28
    10f6:	df 93       	push	r29
    10f8:	00 d0       	rcall	.+0      	; 0x10fa <NWK_SetPanId+0x6>
    10fa:	cd b7       	in	r28, 0x3d	; 61
    10fc:	de b7       	in	r29, 0x3e	; 62
    10fe:	9a 83       	std	Y+2, r25	; 0x02
    1100:	89 83       	std	Y+1, r24	; 0x01
	nwkIb.panId = panId;
    1102:	89 81       	ldd	r24, Y+1	; 0x01
    1104:	9a 81       	ldd	r25, Y+2	; 0x02
    1106:	90 93 c6 11 	sts	0x11C6, r25	; 0x8011c6 <nwkIb+0x3>
    110a:	80 93 c5 11 	sts	0x11C5, r24	; 0x8011c5 <nwkIb+0x2>
	PHY_SetPanId(panId);
    110e:	89 81       	ldd	r24, Y+1	; 0x01
    1110:	9a 81       	ldd	r25, Y+2	; 0x02
    1112:	0e 94 78 1e 	call	0x3cf0	; 0x3cf0 <PHY_SetPanId>
}
    1116:	00 00       	nop
    1118:	0f 90       	pop	r0
    111a:	0f 90       	pop	r0
    111c:	df 91       	pop	r29
    111e:	cf 91       	pop	r28
    1120:	08 95       	ret

00001122 <NWK_OpenEndpoint>:
*  @brief Registers callback @a ind for the endpoint @a endpoint
*  @param[in] id Endpoint index (1-15)
*  @param[in] handler Pointer to the callback function
*****************************************************************************/
void NWK_OpenEndpoint(uint8_t id, bool (*handler)(NWK_DataInd_t *ind))
{
    1122:	cf 93       	push	r28
    1124:	df 93       	push	r29
    1126:	00 d0       	rcall	.+0      	; 0x1128 <NWK_OpenEndpoint+0x6>
    1128:	1f 92       	push	r1
    112a:	cd b7       	in	r28, 0x3d	; 61
    112c:	de b7       	in	r29, 0x3e	; 62
    112e:	89 83       	std	Y+1, r24	; 0x01
    1130:	7b 83       	std	Y+3, r23	; 0x03
    1132:	6a 83       	std	Y+2, r22	; 0x02
	nwkIb.endpoint[id] = handler;
    1134:	89 81       	ldd	r24, Y+1	; 0x01
    1136:	88 2f       	mov	r24, r24
    1138:	90 e0       	ldi	r25, 0x00	; 0
    113a:	03 96       	adiw	r24, 0x03	; 3
    113c:	88 0f       	add	r24, r24
    113e:	99 1f       	adc	r25, r25
    1140:	8d 53       	subi	r24, 0x3D	; 61
    1142:	9e 4e       	sbci	r25, 0xEE	; 238
    1144:	2a 81       	ldd	r18, Y+2	; 0x02
    1146:	3b 81       	ldd	r19, Y+3	; 0x03
    1148:	fc 01       	movw	r30, r24
    114a:	31 83       	std	Z+1, r19	; 0x01
    114c:	20 83       	st	Z, r18
}
    114e:	00 00       	nop
    1150:	0f 90       	pop	r0
    1152:	0f 90       	pop	r0
    1154:	0f 90       	pop	r0
    1156:	df 91       	pop	r29
    1158:	cf 91       	pop	r28
    115a:	08 95       	ret

0000115c <NWK_Busy>:
/*************************************************************************//**
*  @brief Checks if network layer is ready for sleep
*  @return @c true if network layer is ready for sleep or @c false otherwise
*****************************************************************************/
bool NWK_Busy(void)
{
    115c:	cf 93       	push	r28
    115e:	df 93       	push	r29
    1160:	cd b7       	in	r28, 0x3d	; 61
    1162:	de b7       	in	r29, 0x3e	; 62
	return nwkIb.lock > 0;
    1164:	80 91 e9 11 	lds	r24, 0x11E9	; 0x8011e9 <nwkIb+0x26>
    1168:	90 91 ea 11 	lds	r25, 0x11EA	; 0x8011ea <nwkIb+0x27>
    116c:	21 e0       	ldi	r18, 0x01	; 1
    116e:	89 2b       	or	r24, r25
    1170:	09 f4       	brne	.+2      	; 0x1174 <NWK_Busy+0x18>
    1172:	20 e0       	ldi	r18, 0x00	; 0
    1174:	82 2f       	mov	r24, r18
}
    1176:	df 91       	pop	r29
    1178:	cf 91       	pop	r28
    117a:	08 95       	ret

0000117c <NWK_Lock>:

/*************************************************************************//**
*  @brief Increases the lock counter and sets a busy state
*****************************************************************************/
void NWK_Lock(void)
{
    117c:	cf 93       	push	r28
    117e:	df 93       	push	r29
    1180:	cd b7       	in	r28, 0x3d	; 61
    1182:	de b7       	in	r29, 0x3e	; 62
	nwkIb.lock++;
    1184:	80 91 e9 11 	lds	r24, 0x11E9	; 0x8011e9 <nwkIb+0x26>
    1188:	90 91 ea 11 	lds	r25, 0x11EA	; 0x8011ea <nwkIb+0x27>
    118c:	01 96       	adiw	r24, 0x01	; 1
    118e:	90 93 ea 11 	sts	0x11EA, r25	; 0x8011ea <nwkIb+0x27>
    1192:	80 93 e9 11 	sts	0x11E9, r24	; 0x8011e9 <nwkIb+0x26>
}
    1196:	00 00       	nop
    1198:	df 91       	pop	r29
    119a:	cf 91       	pop	r28
    119c:	08 95       	ret

0000119e <NWK_Unlock>:

/*************************************************************************//**
*  @brief Decreases the lock counter and sets a free state if counter reaches 0
*****************************************************************************/
void NWK_Unlock(void)
{
    119e:	cf 93       	push	r28
    11a0:	df 93       	push	r29
    11a2:	cd b7       	in	r28, 0x3d	; 61
    11a4:	de b7       	in	r29, 0x3e	; 62
	nwkIb.lock--;
    11a6:	80 91 e9 11 	lds	r24, 0x11E9	; 0x8011e9 <nwkIb+0x26>
    11aa:	90 91 ea 11 	lds	r25, 0x11EA	; 0x8011ea <nwkIb+0x27>
    11ae:	01 97       	sbiw	r24, 0x01	; 1
    11b0:	90 93 ea 11 	sts	0x11EA, r25	; 0x8011ea <nwkIb+0x27>
    11b4:	80 93 e9 11 	sts	0x11E9, r24	; 0x8011e9 <nwkIb+0x26>
}
    11b8:	00 00       	nop
    11ba:	df 91       	pop	r29
    11bc:	cf 91       	pop	r28
    11be:	08 95       	ret

000011c0 <NWK_SleepReq>:

/*************************************************************************//**
*  @brief Puts network layer to a sleeping state
*****************************************************************************/
void NWK_SleepReq(void)
{
    11c0:	cf 93       	push	r28
    11c2:	df 93       	push	r29
    11c4:	cd b7       	in	r28, 0x3d	; 61
    11c6:	de b7       	in	r29, 0x3e	; 62
	PHY_Sleep();
    11c8:	0e 94 e5 1e 	call	0x3dca	; 0x3dca <PHY_Sleep>
}
    11cc:	00 00       	nop
    11ce:	df 91       	pop	r29
    11d0:	cf 91       	pop	r28
    11d2:	08 95       	ret

000011d4 <NWK_WakeupReq>:

/*************************************************************************//**
*  @brief Puts network layer to an active state
*****************************************************************************/
void NWK_WakeupReq(void)
{
    11d4:	cf 93       	push	r28
    11d6:	df 93       	push	r29
    11d8:	cd b7       	in	r28, 0x3d	; 61
    11da:	de b7       	in	r29, 0x3e	; 62
	PHY_Wakeup();
    11dc:	0e 94 fe 1e 	call	0x3dfc	; 0x3dfc <PHY_Wakeup>
}
    11e0:	00 00       	nop
    11e2:	df 91       	pop	r29
    11e4:	cf 91       	pop	r28
    11e6:	08 95       	ret

000011e8 <NWK_LinearizeLqi>:
*  @brief Calculates linearized value for the given value of the LQI
*  @param[in] lqi LQI value as provided by the transceiver
*  @return linearized value directly proportional to the probability of delivery
*****************************************************************************/
uint8_t NWK_LinearizeLqi(uint8_t lqi)
{
    11e8:	cf 93       	push	r28
    11ea:	df 93       	push	r29
    11ec:	cd b7       	in	r28, 0x3d	; 61
    11ee:	de b7       	in	r29, 0x3e	; 62
    11f0:	2c 97       	sbiw	r28, 0x0c	; 12
    11f2:	0f b6       	in	r0, 0x3f	; 63
    11f4:	f8 94       	cli
    11f6:	de bf       	out	0x3e, r29	; 62
    11f8:	0f be       	out	0x3f, r0	; 63
    11fa:	cd bf       	out	0x3d, r28	; 61
    11fc:	8c 87       	std	Y+12, r24	; 0x0c
	const uint8_t val[] = { 3, 8, 26, 64, 128, 190, 230, 247, 252 };
    11fe:	89 e0       	ldi	r24, 0x09	; 9
    1200:	ec e0       	ldi	r30, 0x0C	; 12
    1202:	f3 e0       	ldi	r31, 0x03	; 3
    1204:	de 01       	movw	r26, r28
    1206:	13 96       	adiw	r26, 0x03	; 3
    1208:	01 90       	ld	r0, Z+
    120a:	0d 92       	st	X+, r0
    120c:	8a 95       	dec	r24
    120e:	e1 f7       	brne	.-8      	; 0x1208 <NWK_LinearizeLqi+0x20>
	uint8_t cl = 25;
    1210:	89 e1       	ldi	r24, 0x19	; 25
    1212:	89 83       	std	Y+1, r24	; 0x01

	for (uint8_t i = 0; i < sizeof(val); i++) {
    1214:	1a 82       	std	Y+2, r1	; 0x02
    1216:	15 c0       	rjmp	.+42     	; 0x1242 <NWK_LinearizeLqi+0x5a>
		if (lqi < cl) {
    1218:	9c 85       	ldd	r25, Y+12	; 0x0c
    121a:	89 81       	ldd	r24, Y+1	; 0x01
    121c:	98 17       	cp	r25, r24
    121e:	58 f4       	brcc	.+22     	; 0x1236 <NWK_LinearizeLqi+0x4e>
			return val[i];
    1220:	8a 81       	ldd	r24, Y+2	; 0x02
    1222:	88 2f       	mov	r24, r24
    1224:	90 e0       	ldi	r25, 0x00	; 0
    1226:	9e 01       	movw	r18, r28
    1228:	2d 5f       	subi	r18, 0xFD	; 253
    122a:	3f 4f       	sbci	r19, 0xFF	; 255
    122c:	82 0f       	add	r24, r18
    122e:	93 1f       	adc	r25, r19
    1230:	fc 01       	movw	r30, r24
    1232:	80 81       	ld	r24, Z
    1234:	0a c0       	rjmp	.+20     	; 0x124a <NWK_LinearizeLqi+0x62>
		}

		cl += 25;
    1236:	89 81       	ldd	r24, Y+1	; 0x01
    1238:	87 5e       	subi	r24, 0xE7	; 231
    123a:	89 83       	std	Y+1, r24	; 0x01
uint8_t NWK_LinearizeLqi(uint8_t lqi)
{
	const uint8_t val[] = { 3, 8, 26, 64, 128, 190, 230, 247, 252 };
	uint8_t cl = 25;

	for (uint8_t i = 0; i < sizeof(val); i++) {
    123c:	8a 81       	ldd	r24, Y+2	; 0x02
    123e:	8f 5f       	subi	r24, 0xFF	; 255
    1240:	8a 83       	std	Y+2, r24	; 0x02
    1242:	8a 81       	ldd	r24, Y+2	; 0x02
    1244:	89 30       	cpi	r24, 0x09	; 9
    1246:	40 f3       	brcs	.-48     	; 0x1218 <NWK_LinearizeLqi+0x30>
		}

		cl += 25;
	}

	return 255;
    1248:	8f ef       	ldi	r24, 0xFF	; 255
}
    124a:	2c 96       	adiw	r28, 0x0c	; 12
    124c:	0f b6       	in	r0, 0x3f	; 63
    124e:	f8 94       	cli
    1250:	de bf       	out	0x3e, r29	; 62
    1252:	0f be       	out	0x3f, r0	; 63
    1254:	cd bf       	out	0x3d, r28	; 61
    1256:	df 91       	pop	r29
    1258:	cf 91       	pop	r28
    125a:	08 95       	ret

0000125c <NWK_TaskHandler>:

/*************************************************************************//**
*  @brief Network layer task handler
*****************************************************************************/
void NWK_TaskHandler(void)
{
    125c:	cf 93       	push	r28
    125e:	df 93       	push	r29
    1260:	cd b7       	in	r28, 0x3d	; 61
    1262:	de b7       	in	r29, 0x3e	; 62
	nwkRxTaskHandler();
    1264:	0e 94 fa 17 	call	0x2ff4	; 0x2ff4 <nwkRxTaskHandler>
	nwkTxTaskHandler();
    1268:	0e 94 11 1c 	call	0x3822	; 0x3822 <nwkTxTaskHandler>
	nwkDataReqTaskHandler();
    126c:	0e 94 67 0d 	call	0x1ace	; 0x1ace <nwkDataReqTaskHandler>
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityTaskHandler();
#endif
}
    1270:	00 00       	nop
    1272:	df 91       	pop	r29
    1274:	cf 91       	pop	r28
    1276:	08 95       	ret

00001278 <nwkDataReqInit>:

/*************************************************************************//**
*  @brief Initializes the Data Request module
*****************************************************************************/
void nwkDataReqInit(void)
{
    1278:	cf 93       	push	r28
    127a:	df 93       	push	r29
    127c:	cd b7       	in	r28, 0x3d	; 61
    127e:	de b7       	in	r29, 0x3e	; 62
	nwkDataReqQueue = NULL;
    1280:	10 92 51 03 	sts	0x0351, r1	; 0x800351 <nwkDataReqQueue+0x1>
    1284:	10 92 50 03 	sts	0x0350, r1	; 0x800350 <nwkDataReqQueue>
}
    1288:	00 00       	nop
    128a:	df 91       	pop	r29
    128c:	cf 91       	pop	r28
    128e:	08 95       	ret

00001290 <NWK_DataReq>:
/*************************************************************************//**
*  @brief Adds request @a req to the queue of outgoing requests
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
void NWK_DataReq(NWK_DataReq_t *req)
{
    1290:	cf 93       	push	r28
    1292:	df 93       	push	r29
    1294:	00 d0       	rcall	.+0      	; 0x1296 <NWK_DataReq+0x6>
    1296:	cd b7       	in	r28, 0x3d	; 61
    1298:	de b7       	in	r29, 0x3e	; 62
    129a:	9a 83       	std	Y+2, r25	; 0x02
    129c:	89 83       	std	Y+1, r24	; 0x01
	req->state = NWK_DATA_REQ_STATE_INITIAL;
    129e:	89 81       	ldd	r24, Y+1	; 0x01
    12a0:	9a 81       	ldd	r25, Y+2	; 0x02
    12a2:	fc 01       	movw	r30, r24
    12a4:	14 82       	std	Z+4, r1	; 0x04
	req->status = NWK_SUCCESS_STATUS;
    12a6:	89 81       	ldd	r24, Y+1	; 0x01
    12a8:	9a 81       	ldd	r25, Y+2	; 0x02
    12aa:	fc 01       	movw	r30, r24
    12ac:	12 8a       	std	Z+18, r1	; 0x12
	req->frame = NULL;
    12ae:	89 81       	ldd	r24, Y+1	; 0x01
    12b0:	9a 81       	ldd	r25, Y+2	; 0x02
    12b2:	fc 01       	movw	r30, r24
    12b4:	13 82       	std	Z+3, r1	; 0x03
    12b6:	12 82       	std	Z+2, r1	; 0x02

	nwkIb.lock++;
    12b8:	80 91 e9 11 	lds	r24, 0x11E9	; 0x8011e9 <nwkIb+0x26>
    12bc:	90 91 ea 11 	lds	r25, 0x11EA	; 0x8011ea <nwkIb+0x27>
    12c0:	01 96       	adiw	r24, 0x01	; 1
    12c2:	90 93 ea 11 	sts	0x11EA, r25	; 0x8011ea <nwkIb+0x27>
    12c6:	80 93 e9 11 	sts	0x11E9, r24	; 0x8011e9 <nwkIb+0x26>

	if (NULL == nwkDataReqQueue) {
    12ca:	80 91 50 03 	lds	r24, 0x0350	; 0x800350 <nwkDataReqQueue>
    12ce:	90 91 51 03 	lds	r25, 0x0351	; 0x800351 <nwkDataReqQueue+0x1>
    12d2:	89 2b       	or	r24, r25
    12d4:	61 f4       	brne	.+24     	; 0x12ee <NWK_DataReq+0x5e>
		req->next = NULL;
    12d6:	89 81       	ldd	r24, Y+1	; 0x01
    12d8:	9a 81       	ldd	r25, Y+2	; 0x02
    12da:	fc 01       	movw	r30, r24
    12dc:	11 82       	std	Z+1, r1	; 0x01
    12de:	10 82       	st	Z, r1
		nwkDataReqQueue = req;
    12e0:	89 81       	ldd	r24, Y+1	; 0x01
    12e2:	9a 81       	ldd	r25, Y+2	; 0x02
    12e4:	90 93 51 03 	sts	0x0351, r25	; 0x800351 <nwkDataReqQueue+0x1>
    12e8:	80 93 50 03 	sts	0x0350, r24	; 0x800350 <nwkDataReqQueue>
	} else {
		req->next = nwkDataReqQueue;
		nwkDataReqQueue = req;
	}
}
    12ec:	0f c0       	rjmp	.+30     	; 0x130c <NWK_DataReq+0x7c>

	if (NULL == nwkDataReqQueue) {
		req->next = NULL;
		nwkDataReqQueue = req;
	} else {
		req->next = nwkDataReqQueue;
    12ee:	20 91 50 03 	lds	r18, 0x0350	; 0x800350 <nwkDataReqQueue>
    12f2:	30 91 51 03 	lds	r19, 0x0351	; 0x800351 <nwkDataReqQueue+0x1>
    12f6:	89 81       	ldd	r24, Y+1	; 0x01
    12f8:	9a 81       	ldd	r25, Y+2	; 0x02
    12fa:	fc 01       	movw	r30, r24
    12fc:	31 83       	std	Z+1, r19	; 0x01
    12fe:	20 83       	st	Z, r18
		nwkDataReqQueue = req;
    1300:	89 81       	ldd	r24, Y+1	; 0x01
    1302:	9a 81       	ldd	r25, Y+2	; 0x02
    1304:	90 93 51 03 	sts	0x0351, r25	; 0x800351 <nwkDataReqQueue+0x1>
    1308:	80 93 50 03 	sts	0x0350, r24	; 0x800350 <nwkDataReqQueue>
	}
}
    130c:	00 00       	nop
    130e:	0f 90       	pop	r0
    1310:	0f 90       	pop	r0
    1312:	df 91       	pop	r29
    1314:	cf 91       	pop	r28
    1316:	08 95       	ret

00001318 <nwkDataReqSendFrame>:
*  @brief Prepares and send outgoing frame based on the request @a req
* parameters
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
static void nwkDataReqSendFrame(NWK_DataReq_t *req)
{
    1318:	cf 93       	push	r28
    131a:	df 93       	push	r29
    131c:	cd b7       	in	r28, 0x3d	; 61
    131e:	de b7       	in	r29, 0x3e	; 62
    1320:	28 97       	sbiw	r28, 0x08	; 8
    1322:	0f b6       	in	r0, 0x3f	; 63
    1324:	f8 94       	cli
    1326:	de bf       	out	0x3e, r29	; 62
    1328:	0f be       	out	0x3f, r0	; 63
    132a:	cd bf       	out	0x3d, r28	; 61
    132c:	98 87       	std	Y+8, r25	; 0x08
    132e:	8f 83       	std	Y+7, r24	; 0x07
	NwkFrame_t *frame;
	if(req->options < NWK_OPT_LLDN_BEACON ) // use original frame allocation
    1330:	8f 81       	ldd	r24, Y+7	; 0x07
    1332:	98 85       	ldd	r25, Y+8	; 0x08
    1334:	fc 01       	movw	r30, r24
    1336:	81 85       	ldd	r24, Z+9	; 0x09
    1338:	92 85       	ldd	r25, Z+10	; 0x0a
    133a:	80 34       	cpi	r24, 0x40	; 64
    133c:	91 05       	cpc	r25, r1
    133e:	98 f4       	brcc	.+38     	; 0x1366 <nwkDataReqSendFrame+0x4e>
	{																			 	// this is not optimezed for
		if(NULL == (frame = nwkFrameAlloc()))	// NWK_OPT_BEACON
    1340:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <nwkFrameAlloc>
    1344:	9a 83       	std	Y+2, r25	; 0x02
    1346:	89 83       	std	Y+1, r24	; 0x01
    1348:	89 81       	ldd	r24, Y+1	; 0x01
    134a:	9a 81       	ldd	r25, Y+2	; 0x02
    134c:	89 2b       	or	r24, r25
    134e:	61 f5       	brne	.+88     	; 0x13a8 <nwkDataReqSendFrame+0x90>
		{
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    1350:	8f 81       	ldd	r24, Y+7	; 0x07
    1352:	98 85       	ldd	r25, Y+8	; 0x08
    1354:	22 e0       	ldi	r18, 0x02	; 2
    1356:	fc 01       	movw	r30, r24
    1358:	24 83       	std	Z+4, r18	; 0x04
			req->status = NWK_OUT_OF_MEMORY_STATUS;
    135a:	8f 81       	ldd	r24, Y+7	; 0x07
    135c:	98 85       	ldd	r25, Y+8	; 0x08
    135e:	22 e0       	ldi	r18, 0x02	; 2
    1360:	fc 01       	movw	r30, r24
    1362:	22 8b       	std	Z+18, r18	; 0x12
			return;
    1364:	fe c2       	rjmp	.+1532   	; 0x1962 <nwkDataReqSendFrame+0x64a>
		}
	}	else {		// use LLDN allocation, alocattes depending on header size
		if( NULL == (frame = ((req->options & NWK_OPT_LLDN_BEACON) ? nwkFrameAlloc_LLDN(true) : nwkFrameAlloc_LLDN(false))))
    1366:	8f 81       	ldd	r24, Y+7	; 0x07
    1368:	98 85       	ldd	r25, Y+8	; 0x08
    136a:	fc 01       	movw	r30, r24
    136c:	81 85       	ldd	r24, Z+9	; 0x09
    136e:	92 85       	ldd	r25, Z+10	; 0x0a
    1370:	80 74       	andi	r24, 0x40	; 64
    1372:	99 27       	eor	r25, r25
    1374:	89 2b       	or	r24, r25
    1376:	21 f0       	breq	.+8      	; 0x1380 <nwkDataReqSendFrame+0x68>
    1378:	81 e0       	ldi	r24, 0x01	; 1
    137a:	0e 94 2e 0e 	call	0x1c5c	; 0x1c5c <nwkFrameAlloc_LLDN>
    137e:	03 c0       	rjmp	.+6      	; 0x1386 <nwkDataReqSendFrame+0x6e>
    1380:	80 e0       	ldi	r24, 0x00	; 0
    1382:	0e 94 2e 0e 	call	0x1c5c	; 0x1c5c <nwkFrameAlloc_LLDN>
    1386:	9a 83       	std	Y+2, r25	; 0x02
    1388:	89 83       	std	Y+1, r24	; 0x01
    138a:	89 81       	ldd	r24, Y+1	; 0x01
    138c:	9a 81       	ldd	r25, Y+2	; 0x02
    138e:	89 2b       	or	r24, r25
    1390:	59 f4       	brne	.+22     	; 0x13a8 <nwkDataReqSendFrame+0x90>
		{
			// if there isn't space avaible in frame buffer queue, requested message
			// can't be process
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    1392:	8f 81       	ldd	r24, Y+7	; 0x07
    1394:	98 85       	ldd	r25, Y+8	; 0x08
    1396:	22 e0       	ldi	r18, 0x02	; 2
    1398:	fc 01       	movw	r30, r24
    139a:	24 83       	std	Z+4, r18	; 0x04
			req->status = NWK_OUT_OF_MEMORY_STATUS;
    139c:	8f 81       	ldd	r24, Y+7	; 0x07
    139e:	98 85       	ldd	r25, Y+8	; 0x08
    13a0:	22 e0       	ldi	r18, 0x02	; 2
    13a2:	fc 01       	movw	r30, r24
    13a4:	22 8b       	std	Z+18, r18	; 0x12
			return;
    13a6:	dd c2       	rjmp	.+1466   	; 0x1962 <nwkDataReqSendFrame+0x64a>
		}
	}

	if(req->options & NWK_OPT_LLDN_BEACON)
    13a8:	8f 81       	ldd	r24, Y+7	; 0x07
    13aa:	98 85       	ldd	r25, Y+8	; 0x08
    13ac:	fc 01       	movw	r30, r24
    13ae:	81 85       	ldd	r24, Z+9	; 0x09
    13b0:	92 85       	ldd	r25, Z+10	; 0x0a
    13b2:	80 74       	andi	r24, 0x40	; 64
    13b4:	99 27       	eor	r25, r25
    13b6:	89 2b       	or	r24, r25
    13b8:	09 f4       	brne	.+2      	; 0x13bc <nwkDataReqSendFrame+0xa4>
    13ba:	c9 c0       	rjmp	.+402    	; 0x154e <nwkDataReqSendFrame+0x236>
	{
		nwkTxBeaconFrameLLDN(frame);
    13bc:	89 81       	ldd	r24, Y+1	; 0x01
    13be:	9a 81       	ldd	r25, Y+2	; 0x02
    13c0:	0e 94 d1 18 	call	0x31a2	; 0x31a2 <nwkTxBeaconFrameLLDN>
		frame->tx.control = 0;
    13c4:	89 81       	ldd	r24, Y+1	; 0x01
    13c6:	9a 81       	ldd	r25, Y+2	; 0x02
    13c8:	8a 57       	subi	r24, 0x7A	; 122
    13ca:	9f 4f       	sbci	r25, 0xFF	; 255
    13cc:	fc 01       	movw	r30, r24
    13ce:	10 82       	st	Z, r1
		// Set Flag depending on current state of coordinator
		if (req->options & NWK_OPT_ONLINE_STATE)
    13d0:	8f 81       	ldd	r24, Y+7	; 0x07
    13d2:	98 85       	ldd	r25, Y+8	; 0x08
    13d4:	fc 01       	movw	r30, r24
    13d6:	81 85       	ldd	r24, Z+9	; 0x09
    13d8:	92 85       	ldd	r25, Z+10	; 0x0a
    13da:	80 78       	andi	r24, 0x80	; 128
    13dc:	99 27       	eor	r25, r25
    13de:	89 2b       	or	r24, r25
    13e0:	89 f1       	breq	.+98     	; 0x1444 <nwkDataReqSendFrame+0x12c>
		{
			if(macLLDNRetransmitTS > 0)
    13e2:	80 91 ab 11 	lds	r24, 0x11AB	; 0x8011ab <macLLDNRetransmitTS>
    13e6:	90 91 ac 11 	lds	r25, 0x11AC	; 0x8011ac <macLLDNRetransmitTS+0x1>
    13ea:	18 16       	cp	r1, r24
    13ec:	19 06       	cpc	r1, r25
    13ee:	14 f5       	brge	.+68     	; 0x1434 <nwkDataReqSendFrame+0x11c>
			{
				memcpy(frame->payload, req->data, req->size);
    13f0:	8f 81       	ldd	r24, Y+7	; 0x07
    13f2:	98 85       	ldd	r25, Y+8	; 0x08
    13f4:	fc 01       	movw	r30, r24
    13f6:	87 85       	ldd	r24, Z+15	; 0x0f
    13f8:	48 2f       	mov	r20, r24
    13fa:	50 e0       	ldi	r21, 0x00	; 0
    13fc:	8f 81       	ldd	r24, Y+7	; 0x07
    13fe:	98 85       	ldd	r25, Y+8	; 0x08
    1400:	fc 01       	movw	r30, r24
    1402:	25 85       	ldd	r18, Z+13	; 0x0d
    1404:	36 85       	ldd	r19, Z+14	; 0x0e
    1406:	89 81       	ldd	r24, Y+1	; 0x01
    1408:	9a 81       	ldd	r25, Y+2	; 0x02
    140a:	8f 57       	subi	r24, 0x7F	; 127
    140c:	9f 4f       	sbci	r25, 0xFF	; 255
    140e:	fc 01       	movw	r30, r24
    1410:	80 81       	ld	r24, Z
    1412:	91 81       	ldd	r25, Z+1	; 0x01
    1414:	b9 01       	movw	r22, r18
    1416:	0e 94 04 4b 	call	0x9608	; 0x9608 <memcpy>
				frame->size += req->size;
    141a:	89 81       	ldd	r24, Y+1	; 0x01
    141c:	9a 81       	ldd	r25, Y+2	; 0x02
    141e:	fc 01       	movw	r30, r24
    1420:	21 81       	ldd	r18, Z+1	; 0x01
    1422:	8f 81       	ldd	r24, Y+7	; 0x07
    1424:	98 85       	ldd	r25, Y+8	; 0x08
    1426:	fc 01       	movw	r30, r24
    1428:	87 85       	ldd	r24, Z+15	; 0x0f
    142a:	28 0f       	add	r18, r24
    142c:	89 81       	ldd	r24, Y+1	; 0x01
    142e:	9a 81       	ldd	r25, Y+2	; 0x02
    1430:	fc 01       	movw	r30, r24
    1432:	21 83       	std	Z+1, r18	; 0x01
			}
			frame->LLbeacon.Flags.txState = 0b000; // online mode
    1434:	89 81       	ldd	r24, Y+1	; 0x01
    1436:	9a 81       	ldd	r25, Y+2	; 0x02
    1438:	fc 01       	movw	r30, r24
    143a:	25 81       	ldd	r18, Z+5	; 0x05
    143c:	28 7f       	andi	r18, 0xF8	; 248
    143e:	fc 01       	movw	r30, r24
    1440:	25 83       	std	Z+5, r18	; 0x05
    1442:	34 c0       	rjmp	.+104    	; 0x14ac <nwkDataReqSendFrame+0x194>
		}
		else if (req->options & NWK_OPT_DISCOVERY_STATE)
    1444:	8f 81       	ldd	r24, Y+7	; 0x07
    1446:	98 85       	ldd	r25, Y+8	; 0x08
    1448:	fc 01       	movw	r30, r24
    144a:	81 85       	ldd	r24, Z+9	; 0x09
    144c:	92 85       	ldd	r25, Z+10	; 0x0a
    144e:	88 27       	eor	r24, r24
    1450:	91 70       	andi	r25, 0x01	; 1
    1452:	89 2b       	or	r24, r25
    1454:	49 f0       	breq	.+18     	; 0x1468 <nwkDataReqSendFrame+0x150>
			frame->LLbeacon.Flags.txState = 0b100; // discovery mode
    1456:	89 81       	ldd	r24, Y+1	; 0x01
    1458:	9a 81       	ldd	r25, Y+2	; 0x02
    145a:	fc 01       	movw	r30, r24
    145c:	25 81       	ldd	r18, Z+5	; 0x05
    145e:	28 7f       	andi	r18, 0xF8	; 248
    1460:	24 60       	ori	r18, 0x04	; 4
    1462:	fc 01       	movw	r30, r24
    1464:	25 83       	std	Z+5, r18	; 0x05
    1466:	22 c0       	rjmp	.+68     	; 0x14ac <nwkDataReqSendFrame+0x194>
		else if (req->options & NWK_OPT_CONFIG_STATE)
    1468:	8f 81       	ldd	r24, Y+7	; 0x07
    146a:	98 85       	ldd	r25, Y+8	; 0x08
    146c:	fc 01       	movw	r30, r24
    146e:	81 85       	ldd	r24, Z+9	; 0x09
    1470:	92 85       	ldd	r25, Z+10	; 0x0a
    1472:	88 27       	eor	r24, r24
    1474:	92 70       	andi	r25, 0x02	; 2
    1476:	89 2b       	or	r24, r25
    1478:	49 f0       	breq	.+18     	; 0x148c <nwkDataReqSendFrame+0x174>
			frame->LLbeacon.Flags.txState = 0b110; // configuration mode
    147a:	89 81       	ldd	r24, Y+1	; 0x01
    147c:	9a 81       	ldd	r25, Y+2	; 0x02
    147e:	fc 01       	movw	r30, r24
    1480:	25 81       	ldd	r18, Z+5	; 0x05
    1482:	28 7f       	andi	r18, 0xF8	; 248
    1484:	26 60       	ori	r18, 0x06	; 6
    1486:	fc 01       	movw	r30, r24
    1488:	25 83       	std	Z+5, r18	; 0x05
    148a:	10 c0       	rjmp	.+32     	; 0x14ac <nwkDataReqSendFrame+0x194>
		else if (req->options & NWK_OPT_RESET_STATE)
    148c:	8f 81       	ldd	r24, Y+7	; 0x07
    148e:	98 85       	ldd	r25, Y+8	; 0x08
    1490:	fc 01       	movw	r30, r24
    1492:	81 85       	ldd	r24, Z+9	; 0x09
    1494:	92 85       	ldd	r25, Z+10	; 0x0a
    1496:	88 27       	eor	r24, r24
    1498:	94 70       	andi	r25, 0x04	; 4
    149a:	89 2b       	or	r24, r25
    149c:	39 f0       	breq	.+14     	; 0x14ac <nwkDataReqSendFrame+0x194>
			frame->LLbeacon.Flags.txState = 0b111; // full reset mode
    149e:	89 81       	ldd	r24, Y+1	; 0x01
    14a0:	9a 81       	ldd	r25, Y+2	; 0x02
    14a2:	fc 01       	movw	r30, r24
    14a4:	25 81       	ldd	r18, Z+5	; 0x05
    14a6:	27 60       	ori	r18, 0x07	; 7
    14a8:	fc 01       	movw	r30, r24
    14aa:	25 83       	std	Z+5, r18	; 0x05

		// set biderectional time slots: 0 - downlink 1 - uplink
		frame->LLbeacon.Flags.txDir 	= 0b0;
    14ac:	89 81       	ldd	r24, Y+1	; 0x01
    14ae:	9a 81       	ldd	r25, Y+2	; 0x02
    14b0:	fc 01       	movw	r30, r24
    14b2:	25 81       	ldd	r18, Z+5	; 0x05
    14b4:	27 7f       	andi	r18, 0xF7	; 247
    14b6:	fc 01       	movw	r30, r24
    14b8:	25 83       	std	Z+5, r18	; 0x05
		frame->LLbeacon.Flags.reserved 	= 0b0;
    14ba:	89 81       	ldd	r24, Y+1	; 0x01
    14bc:	9a 81       	ldd	r25, Y+2	; 0x02
    14be:	fc 01       	movw	r30, r24
    14c0:	25 81       	ldd	r18, Z+5	; 0x05
    14c2:	2f 7e       	andi	r18, 0xEF	; 239
    14c4:	fc 01       	movw	r30, r24
    14c6:	25 83       	std	Z+5, r18	; 0x05
		// set number of managment timeslots
		frame->LLbeacon.Flags.numBaseMgmtTimeslots = ((req->options & NWK_OPT_ONLINE_STATE) ? numBaseTimeSlotperMgmt_online : numBaseTimeSlotperMgmt_association);
    14c8:	89 81       	ldd	r24, Y+1	; 0x01
    14ca:	9a 81       	ldd	r25, Y+2	; 0x02
    14cc:	fc 01       	movw	r30, r24
    14ce:	25 81       	ldd	r18, Z+5	; 0x05
    14d0:	2f 71       	andi	r18, 0x1F	; 31
    14d2:	20 64       	ori	r18, 0x40	; 64
    14d4:	fc 01       	movw	r30, r24
    14d6:	25 83       	std	Z+5, r18	; 0x05

		if (req->options & 	NWK_OPT_SECOND_BEACON)
    14d8:	8f 81       	ldd	r24, Y+7	; 0x07
    14da:	98 85       	ldd	r25, Y+8	; 0x08
    14dc:	fc 01       	movw	r30, r24
    14de:	81 85       	ldd	r24, Z+9	; 0x09
    14e0:	92 85       	ldd	r25, Z+10	; 0x0a
    14e2:	88 27       	eor	r24, r24
    14e4:	98 70       	andi	r25, 0x08	; 8
    14e6:	89 2b       	or	r24, r25
    14e8:	31 f0       	breq	.+12     	; 0x14f6 <nwkDataReqSendFrame+0x1de>
		 frame->LLbeacon.confSeqNumber = 0x01;
    14ea:	89 81       	ldd	r24, Y+1	; 0x01
    14ec:	9a 81       	ldd	r25, Y+2	; 0x02
    14ee:	21 e0       	ldi	r18, 0x01	; 1
    14f0:	fc 01       	movw	r30, r24
    14f2:	27 83       	std	Z+7, r18	; 0x07
    14f4:	13 c0       	rjmp	.+38     	; 0x151c <nwkDataReqSendFrame+0x204>
		else if (req->options & NWK_OPT_THIRD_BEACON)
    14f6:	8f 81       	ldd	r24, Y+7	; 0x07
    14f8:	98 85       	ldd	r25, Y+8	; 0x08
    14fa:	fc 01       	movw	r30, r24
    14fc:	81 85       	ldd	r24, Z+9	; 0x09
    14fe:	92 85       	ldd	r25, Z+10	; 0x0a
    1500:	88 27       	eor	r24, r24
    1502:	90 71       	andi	r25, 0x10	; 16
    1504:	89 2b       	or	r24, r25
    1506:	31 f0       	breq	.+12     	; 0x1514 <nwkDataReqSendFrame+0x1fc>
			frame->LLbeacon.confSeqNumber = 0x02;
    1508:	89 81       	ldd	r24, Y+1	; 0x01
    150a:	9a 81       	ldd	r25, Y+2	; 0x02
    150c:	22 e0       	ldi	r18, 0x02	; 2
    150e:	fc 01       	movw	r30, r24
    1510:	27 83       	std	Z+7, r18	; 0x07
    1512:	04 c0       	rjmp	.+8      	; 0x151c <nwkDataReqSendFrame+0x204>
		else frame->LLbeacon.confSeqNumber = 0x00;
    1514:	89 81       	ldd	r24, Y+1	; 0x01
    1516:	9a 81       	ldd	r25, Y+2	; 0x02
    1518:	fc 01       	movw	r30, r24
    151a:	17 82       	std	Z+7, r1	; 0x07

		frame->LLbeacon.TimeSlotSize = n; 
    151c:	20 91 27 03 	lds	r18, 0x0327	; 0x800327 <n>
    1520:	89 81       	ldd	r24, Y+1	; 0x01
    1522:	9a 81       	ldd	r25, Y+2	; 0x02
    1524:	fc 01       	movw	r30, r24
    1526:	20 87       	std	Z+8, r18	; 0x08
		frame->LLbeacon.NumberOfBaseTimeslotsinSuperframe = macLLDNnumTimeSlots;
    1528:	80 91 bb 11 	lds	r24, 0x11BB	; 0x8011bb <macLLDNnumTimeSlots>
    152c:	90 91 bc 11 	lds	r25, 0x11BC	; 0x8011bc <macLLDNnumTimeSlots+0x1>
    1530:	28 2f       	mov	r18, r24
    1532:	89 81       	ldd	r24, Y+1	; 0x01
    1534:	9a 81       	ldd	r25, Y+2	; 0x02
    1536:	fc 01       	movw	r30, r24
    1538:	21 87       	std	Z+9, r18	; 0x09
		
		uint8_t* shortAddr = (uint8_t* )APP_PANID;
    153a:	8e ef       	ldi	r24, 0xFE	; 254
    153c:	9a ec       	ldi	r25, 0xCA	; 202
    153e:	9c 83       	std	Y+4, r25	; 0x04
    1540:	8b 83       	std	Y+3, r24	; 0x03
		frame->LLbeacon.PanId = APP_PANID;
    1542:	89 81       	ldd	r24, Y+1	; 0x01
    1544:	9a 81       	ldd	r25, Y+2	; 0x02
    1546:	2e ef       	ldi	r18, 0xFE	; 254
    1548:	fc 01       	movw	r30, r24
    154a:	26 83       	std	Z+6, r18	; 0x06
    154c:	f5 c1       	rjmp	.+1002   	; 0x1938 <nwkDataReqSendFrame+0x620>
		// set Frame Control, Security Header and Sequence Number fields
	}
	else if(req->options & NWK_OPT_MAC_COMMAND 
    154e:	8f 81       	ldd	r24, Y+7	; 0x07
    1550:	98 85       	ldd	r25, Y+8	; 0x08
    1552:	fc 01       	movw	r30, r24
    1554:	81 85       	ldd	r24, Z+9	; 0x09
    1556:	92 85       	ldd	r25, Z+10	; 0x0a
    1558:	99 23       	and	r25, r25
    155a:	94 f0       	brlt	.+36     	; 0x1580 <nwkDataReqSendFrame+0x268>
		|| req->options & NWK_OPT_LLDN_DATA
    155c:	8f 81       	ldd	r24, Y+7	; 0x07
    155e:	98 85       	ldd	r25, Y+8	; 0x08
    1560:	fc 01       	movw	r30, r24
    1562:	81 85       	ldd	r24, Z+9	; 0x09
    1564:	92 85       	ldd	r25, Z+10	; 0x0a
    1566:	88 27       	eor	r24, r24
    1568:	90 72       	andi	r25, 0x20	; 32
    156a:	89 2b       	or	r24, r25
    156c:	49 f4       	brne	.+18     	; 0x1580 <nwkDataReqSendFrame+0x268>
		|| req->options & NWK_OPT_LLDN_ACK )
    156e:	8f 81       	ldd	r24, Y+7	; 0x07
    1570:	98 85       	ldd	r25, Y+8	; 0x08
    1572:	fc 01       	movw	r30, r24
    1574:	81 85       	ldd	r24, Z+9	; 0x09
    1576:	92 85       	ldd	r25, Z+10	; 0x0a
    1578:	88 27       	eor	r24, r24
    157a:	90 74       	andi	r25, 0x40	; 64
    157c:	89 2b       	or	r24, r25
    157e:	99 f1       	breq	.+102    	; 0x15e6 <nwkDataReqSendFrame+0x2ce>
	{
		nwkTxMacCommandFrameLLDN(frame, req->options);
    1580:	8f 81       	ldd	r24, Y+7	; 0x07
    1582:	98 85       	ldd	r25, Y+8	; 0x08
    1584:	fc 01       	movw	r30, r24
    1586:	21 85       	ldd	r18, Z+9	; 0x09
    1588:	32 85       	ldd	r19, Z+10	; 0x0a
    158a:	89 81       	ldd	r24, Y+1	; 0x01
    158c:	9a 81       	ldd	r25, Y+2	; 0x02
    158e:	b9 01       	movw	r22, r18
    1590:	0e 94 24 19 	call	0x3248	; 0x3248 <nwkTxMacCommandFrameLLDN>
		frame->tx.control = 0;
    1594:	89 81       	ldd	r24, Y+1	; 0x01
    1596:	9a 81       	ldd	r25, Y+2	; 0x02
    1598:	8a 57       	subi	r24, 0x7A	; 122
    159a:	9f 4f       	sbci	r25, 0xFF	; 255
    159c:	fc 01       	movw	r30, r24
    159e:	10 82       	st	Z, r1
		memcpy(frame->payload, req->data, req->size);
    15a0:	8f 81       	ldd	r24, Y+7	; 0x07
    15a2:	98 85       	ldd	r25, Y+8	; 0x08
    15a4:	fc 01       	movw	r30, r24
    15a6:	87 85       	ldd	r24, Z+15	; 0x0f
    15a8:	48 2f       	mov	r20, r24
    15aa:	50 e0       	ldi	r21, 0x00	; 0
    15ac:	8f 81       	ldd	r24, Y+7	; 0x07
    15ae:	98 85       	ldd	r25, Y+8	; 0x08
    15b0:	fc 01       	movw	r30, r24
    15b2:	25 85       	ldd	r18, Z+13	; 0x0d
    15b4:	36 85       	ldd	r19, Z+14	; 0x0e
    15b6:	89 81       	ldd	r24, Y+1	; 0x01
    15b8:	9a 81       	ldd	r25, Y+2	; 0x02
    15ba:	8f 57       	subi	r24, 0x7F	; 127
    15bc:	9f 4f       	sbci	r25, 0xFF	; 255
    15be:	fc 01       	movw	r30, r24
    15c0:	80 81       	ld	r24, Z
    15c2:	91 81       	ldd	r25, Z+1	; 0x01
    15c4:	b9 01       	movw	r22, r18
    15c6:	0e 94 04 4b 	call	0x9608	; 0x9608 <memcpy>
		frame->size += req->size;
    15ca:	89 81       	ldd	r24, Y+1	; 0x01
    15cc:	9a 81       	ldd	r25, Y+2	; 0x02
    15ce:	fc 01       	movw	r30, r24
    15d0:	21 81       	ldd	r18, Z+1	; 0x01
    15d2:	8f 81       	ldd	r24, Y+7	; 0x07
    15d4:	98 85       	ldd	r25, Y+8	; 0x08
    15d6:	fc 01       	movw	r30, r24
    15d8:	87 85       	ldd	r24, Z+15	; 0x0f
    15da:	28 0f       	add	r18, r24
    15dc:	89 81       	ldd	r24, Y+1	; 0x01
    15de:	9a 81       	ldd	r25, Y+2	; 0x02
    15e0:	fc 01       	movw	r30, r24
    15e2:	21 83       	std	Z+1, r18	; 0x01
    15e4:	a9 c1       	rjmp	.+850    	; 0x1938 <nwkDataReqSendFrame+0x620>
	}
	else if(req->options & NWK_OPT_BEACON )
    15e6:	8f 81       	ldd	r24, Y+7	; 0x07
    15e8:	98 85       	ldd	r25, Y+8	; 0x08
    15ea:	fc 01       	movw	r30, r24
    15ec:	81 85       	ldd	r24, Z+9	; 0x09
    15ee:	92 85       	ldd	r25, Z+10	; 0x0a
    15f0:	80 72       	andi	r24, 0x20	; 32
    15f2:	99 27       	eor	r25, r25
    15f4:	89 2b       	or	r24, r25
    15f6:	09 f4       	brne	.+2      	; 0x15fa <nwkDataReqSendFrame+0x2e2>
    15f8:	62 c0       	rjmp	.+196    	; 0x16be <nwkDataReqSendFrame+0x3a6>
	{
		frame->tx.control = 0;
    15fa:	89 81       	ldd	r24, Y+1	; 0x01
    15fc:	9a 81       	ldd	r25, Y+2	; 0x02
    15fe:	8a 57       	subi	r24, 0x7A	; 122
    1600:	9f 4f       	sbci	r25, 0xFF	; 255
    1602:	fc 01       	movw	r30, r24
    1604:	10 82       	st	Z, r1

		frame->beacon.macSFS.beaconOrder = BI_COEF;
    1606:	89 81       	ldd	r24, Y+1	; 0x01
    1608:	9a 81       	ldd	r25, Y+2	; 0x02
    160a:	fc 01       	movw	r30, r24
    160c:	21 85       	ldd	r18, Z+9	; 0x09
    160e:	20 7f       	andi	r18, 0xF0	; 240
    1610:	28 60       	ori	r18, 0x08	; 8
    1612:	fc 01       	movw	r30, r24
    1614:	21 87       	std	Z+9, r18	; 0x09
		frame->beacon.macSFS.superframeOrder = SD_COEF;
    1616:	89 81       	ldd	r24, Y+1	; 0x01
    1618:	9a 81       	ldd	r25, Y+2	; 0x02
    161a:	fc 01       	movw	r30, r24
    161c:	21 85       	ldd	r18, Z+9	; 0x09
    161e:	2f 70       	andi	r18, 0x0F	; 15
    1620:	20 66       	ori	r18, 0x60	; 96
    1622:	fc 01       	movw	r30, r24
    1624:	21 87       	std	Z+9, r18	; 0x09
		frame->beacon.macSFS.finalCAPslot = FINAL_CAP_SLOT;
    1626:	89 81       	ldd	r24, Y+1	; 0x01
    1628:	9a 81       	ldd	r25, Y+2	; 0x02
    162a:	fc 01       	movw	r30, r24
    162c:	22 85       	ldd	r18, Z+10	; 0x0a
    162e:	20 7f       	andi	r18, 0xF0	; 240
    1630:	21 60       	ori	r18, 0x01	; 1
    1632:	fc 01       	movw	r30, r24
    1634:	22 87       	std	Z+10, r18	; 0x0a
		frame->beacon.macSFS.BatteryLifeExtension = TDMA_BATTERY_EXTENSION;
    1636:	89 81       	ldd	r24, Y+1	; 0x01
    1638:	9a 81       	ldd	r25, Y+2	; 0x02
    163a:	fc 01       	movw	r30, r24
    163c:	22 85       	ldd	r18, Z+10	; 0x0a
    163e:	20 61       	ori	r18, 0x10	; 16
    1640:	fc 01       	movw	r30, r24
    1642:	22 87       	std	Z+10, r18	; 0x0a
		frame->beacon.macSFS.PANCoordinator = 1;
    1644:	89 81       	ldd	r24, Y+1	; 0x01
    1646:	9a 81       	ldd	r25, Y+2	; 0x02
    1648:	fc 01       	movw	r30, r24
    164a:	22 85       	ldd	r18, Z+10	; 0x0a
    164c:	20 64       	ori	r18, 0x40	; 64
    164e:	fc 01       	movw	r30, r24
    1650:	22 87       	std	Z+10, r18	; 0x0a
		frame->beacon.macSFS.AssociationPermit = 0;
    1652:	89 81       	ldd	r24, Y+1	; 0x01
    1654:	9a 81       	ldd	r25, Y+2	; 0x02
    1656:	fc 01       	movw	r30, r24
    1658:	22 85       	ldd	r18, Z+10	; 0x0a
    165a:	2f 77       	andi	r18, 0x7F	; 127
    165c:	fc 01       	movw	r30, r24
    165e:	22 87       	std	Z+10, r18	; 0x0a

		frame->beacon.macGTS = 0;
    1660:	89 81       	ldd	r24, Y+1	; 0x01
    1662:	9a 81       	ldd	r25, Y+2	; 0x02
    1664:	fc 01       	movw	r30, r24
    1666:	13 86       	std	Z+11, r1	; 0x0b
		frame->beacon.macPending = 0;
    1668:	89 81       	ldd	r24, Y+1	; 0x01
    166a:	9a 81       	ldd	r25, Y+2	; 0x02
    166c:	fc 01       	movw	r30, r24
    166e:	14 86       	std	Z+12, r1	; 0x0c

		memcpy(frame->payload, req->data, req->size);
    1670:	8f 81       	ldd	r24, Y+7	; 0x07
    1672:	98 85       	ldd	r25, Y+8	; 0x08
    1674:	fc 01       	movw	r30, r24
    1676:	87 85       	ldd	r24, Z+15	; 0x0f
    1678:	48 2f       	mov	r20, r24
    167a:	50 e0       	ldi	r21, 0x00	; 0
    167c:	8f 81       	ldd	r24, Y+7	; 0x07
    167e:	98 85       	ldd	r25, Y+8	; 0x08
    1680:	fc 01       	movw	r30, r24
    1682:	25 85       	ldd	r18, Z+13	; 0x0d
    1684:	36 85       	ldd	r19, Z+14	; 0x0e
    1686:	89 81       	ldd	r24, Y+1	; 0x01
    1688:	9a 81       	ldd	r25, Y+2	; 0x02
    168a:	8f 57       	subi	r24, 0x7F	; 127
    168c:	9f 4f       	sbci	r25, 0xFF	; 255
    168e:	fc 01       	movw	r30, r24
    1690:	80 81       	ld	r24, Z
    1692:	91 81       	ldd	r25, Z+1	; 0x01
    1694:	b9 01       	movw	r22, r18
    1696:	0e 94 04 4b 	call	0x9608	; 0x9608 <memcpy>
		frame->size += req->size;
    169a:	89 81       	ldd	r24, Y+1	; 0x01
    169c:	9a 81       	ldd	r25, Y+2	; 0x02
    169e:	fc 01       	movw	r30, r24
    16a0:	21 81       	ldd	r18, Z+1	; 0x01
    16a2:	8f 81       	ldd	r24, Y+7	; 0x07
    16a4:	98 85       	ldd	r25, Y+8	; 0x08
    16a6:	fc 01       	movw	r30, r24
    16a8:	87 85       	ldd	r24, Z+15	; 0x0f
    16aa:	28 0f       	add	r18, r24
    16ac:	89 81       	ldd	r24, Y+1	; 0x01
    16ae:	9a 81       	ldd	r25, Y+2	; 0x02
    16b0:	fc 01       	movw	r30, r24
    16b2:	21 83       	std	Z+1, r18	; 0x01

		nwkTxBeaconFrame(frame);
    16b4:	89 81       	ldd	r24, Y+1	; 0x01
    16b6:	9a 81       	ldd	r25, Y+2	; 0x02
    16b8:	0e 94 86 18 	call	0x310c	; 0x310c <nwkTxBeaconFrame>
    16bc:	3d c1       	rjmp	.+634    	; 0x1938 <nwkDataReqSendFrame+0x620>
	}
	else if(req->options != 0)
    16be:	8f 81       	ldd	r24, Y+7	; 0x07
    16c0:	98 85       	ldd	r25, Y+8	; 0x08
    16c2:	fc 01       	movw	r30, r24
    16c4:	81 85       	ldd	r24, Z+9	; 0x09
    16c6:	92 85       	ldd	r25, Z+10	; 0x0a
    16c8:	89 2b       	or	r24, r25
    16ca:	09 f4       	brne	.+2      	; 0x16ce <nwkDataReqSendFrame+0x3b6>
    16cc:	35 c1       	rjmp	.+618    	; 0x1938 <nwkDataReqSendFrame+0x620>
	{
		frame->tx.control = (req->options & NWK_OPT_BROADCAST_PAN_ID) ? NWK_TX_CONTROL_BROADCAST_PAN_ID : 0;
    16ce:	8f 81       	ldd	r24, Y+7	; 0x07
    16d0:	98 85       	ldd	r25, Y+8	; 0x08
    16d2:	fc 01       	movw	r30, r24
    16d4:	81 85       	ldd	r24, Z+9	; 0x09
    16d6:	92 85       	ldd	r25, Z+10	; 0x0a
    16d8:	84 70       	andi	r24, 0x04	; 4
    16da:	99 27       	eor	r25, r25
    16dc:	21 e0       	ldi	r18, 0x01	; 1
    16de:	89 2b       	or	r24, r25
    16e0:	09 f4       	brne	.+2      	; 0x16e4 <nwkDataReqSendFrame+0x3cc>
    16e2:	20 e0       	ldi	r18, 0x00	; 0
    16e4:	89 81       	ldd	r24, Y+1	; 0x01
    16e6:	9a 81       	ldd	r25, Y+2	; 0x02
    16e8:	8a 57       	subi	r24, 0x7A	; 122
    16ea:	9f 4f       	sbci	r25, 0xFF	; 255
    16ec:	fc 01       	movw	r30, r24
    16ee:	20 83       	st	Z, r18

		frame->header.nwkFcf.ackRequest = (req->options & NWK_OPT_ACK_REQUEST) ? 1 : 0;
    16f0:	8f 81       	ldd	r24, Y+7	; 0x07
    16f2:	98 85       	ldd	r25, Y+8	; 0x08
    16f4:	fc 01       	movw	r30, r24
    16f6:	81 85       	ldd	r24, Z+9	; 0x09
    16f8:	92 85       	ldd	r25, Z+10	; 0x0a
    16fa:	81 70       	andi	r24, 0x01	; 1
    16fc:	99 27       	eor	r25, r25
    16fe:	21 e0       	ldi	r18, 0x01	; 1
    1700:	89 2b       	or	r24, r25
    1702:	09 f4       	brne	.+2      	; 0x1706 <nwkDataReqSendFrame+0x3ee>
    1704:	20 e0       	ldi	r18, 0x00	; 0
    1706:	89 81       	ldd	r24, Y+1	; 0x01
    1708:	9a 81       	ldd	r25, Y+2	; 0x02
    170a:	21 70       	andi	r18, 0x01	; 1
    170c:	fc 01       	movw	r30, r24
    170e:	33 85       	ldd	r19, Z+11	; 0x0b
    1710:	3e 7f       	andi	r19, 0xFE	; 254
    1712:	23 2b       	or	r18, r19
    1714:	fc 01       	movw	r30, r24
    1716:	23 87       	std	Z+11, r18	; 0x0b
		frame->header.nwkFcf.linkLocal = (req->options & NWK_OPT_LINK_LOCAL) ? 1 : 0;
    1718:	8f 81       	ldd	r24, Y+7	; 0x07
    171a:	98 85       	ldd	r25, Y+8	; 0x08
    171c:	fc 01       	movw	r30, r24
    171e:	81 85       	ldd	r24, Z+9	; 0x09
    1720:	92 85       	ldd	r25, Z+10	; 0x0a
    1722:	88 70       	andi	r24, 0x08	; 8
    1724:	99 27       	eor	r25, r25
    1726:	21 e0       	ldi	r18, 0x01	; 1
    1728:	89 2b       	or	r24, r25
    172a:	09 f4       	brne	.+2      	; 0x172e <nwkDataReqSendFrame+0x416>
    172c:	20 e0       	ldi	r18, 0x00	; 0
    172e:	89 81       	ldd	r24, Y+1	; 0x01
    1730:	9a 81       	ldd	r25, Y+2	; 0x02
    1732:	21 70       	andi	r18, 0x01	; 1
    1734:	22 0f       	add	r18, r18
    1736:	22 0f       	add	r18, r18
    1738:	fc 01       	movw	r30, r24
    173a:	33 85       	ldd	r19, Z+11	; 0x0b
    173c:	3b 7f       	andi	r19, 0xFB	; 251
    173e:	23 2b       	or	r18, r19
    1740:	fc 01       	movw	r30, r24
    1742:	23 87       	std	Z+11, r18	; 0x0b
		frame->header.nwkFcf.beacon = (req->options & NWK_OPT_BEACON) ? 1 : 0;
    1744:	8f 81       	ldd	r24, Y+7	; 0x07
    1746:	98 85       	ldd	r25, Y+8	; 0x08
    1748:	fc 01       	movw	r30, r24
    174a:	81 85       	ldd	r24, Z+9	; 0x09
    174c:	92 85       	ldd	r25, Z+10	; 0x0a
    174e:	80 72       	andi	r24, 0x20	; 32
    1750:	99 27       	eor	r25, r25
    1752:	21 e0       	ldi	r18, 0x01	; 1
    1754:	89 2b       	or	r24, r25
    1756:	09 f4       	brne	.+2      	; 0x175a <nwkDataReqSendFrame+0x442>
    1758:	20 e0       	ldi	r18, 0x00	; 0
    175a:	89 81       	ldd	r24, Y+1	; 0x01
    175c:	9a 81       	ldd	r25, Y+2	; 0x02
    175e:	21 70       	andi	r18, 0x01	; 1
    1760:	22 95       	swap	r18
    1762:	20 7f       	andi	r18, 0xF0	; 240
    1764:	fc 01       	movw	r30, r24
    1766:	33 85       	ldd	r19, Z+11	; 0x0b
    1768:	3f 7e       	andi	r19, 0xEF	; 239
    176a:	23 2b       	or	r18, r19
    176c:	fc 01       	movw	r30, r24
    176e:	23 87       	std	Z+11, r18	; 0x0b
#ifdef NWK_ENABLE_SECURITY
		frame->header.nwkFcf.security = (req->options & NWK_OPT_ENABLE_SECURITY) ? 1 : 0;
#endif

#ifdef NWK_ENABLE_MULTICAST
		frame->header.nwkFcf.multicast = (req->options & NWK_OPT_MULTICAST) ? 1 : 0;
    1770:	8f 81       	ldd	r24, Y+7	; 0x07
    1772:	98 85       	ldd	r25, Y+8	; 0x08
    1774:	fc 01       	movw	r30, r24
    1776:	81 85       	ldd	r24, Z+9	; 0x09
    1778:	92 85       	ldd	r25, Z+10	; 0x0a
    177a:	80 71       	andi	r24, 0x10	; 16
    177c:	99 27       	eor	r25, r25
    177e:	21 e0       	ldi	r18, 0x01	; 1
    1780:	89 2b       	or	r24, r25
    1782:	09 f4       	brne	.+2      	; 0x1786 <nwkDataReqSendFrame+0x46e>
    1784:	20 e0       	ldi	r18, 0x00	; 0
    1786:	89 81       	ldd	r24, Y+1	; 0x01
    1788:	9a 81       	ldd	r25, Y+2	; 0x02
    178a:	21 70       	andi	r18, 0x01	; 1
    178c:	22 0f       	add	r18, r18
    178e:	22 0f       	add	r18, r18
    1790:	22 0f       	add	r18, r18
    1792:	fc 01       	movw	r30, r24
    1794:	33 85       	ldd	r19, Z+11	; 0x0b
    1796:	37 7f       	andi	r19, 0xF7	; 247
    1798:	23 2b       	or	r18, r19
    179a:	fc 01       	movw	r30, r24
    179c:	23 87       	std	Z+11, r18	; 0x0b

		if(frame->header.nwkFcf.multicast)
    179e:	89 81       	ldd	r24, Y+1	; 0x01
    17a0:	9a 81       	ldd	r25, Y+2	; 0x02
    17a2:	fc 01       	movw	r30, r24
    17a4:	83 85       	ldd	r24, Z+11	; 0x0b
    17a6:	88 70       	andi	r24, 0x08	; 8
    17a8:	88 23       	and	r24, r24
    17aa:	09 f4       	brne	.+2      	; 0x17ae <nwkDataReqSendFrame+0x496>
    17ac:	62 c0       	rjmp	.+196    	; 0x1872 <nwkDataReqSendFrame+0x55a>
		{
			NwkFrameMulticastHeader_t *mcHeader = (NwkFrameMulticastHeader_t *)frame->payload;
    17ae:	89 81       	ldd	r24, Y+1	; 0x01
    17b0:	9a 81       	ldd	r25, Y+2	; 0x02
    17b2:	8f 57       	subi	r24, 0x7F	; 127
    17b4:	9f 4f       	sbci	r25, 0xFF	; 255
    17b6:	fc 01       	movw	r30, r24
    17b8:	80 81       	ld	r24, Z
    17ba:	91 81       	ldd	r25, Z+1	; 0x01
    17bc:	9e 83       	std	Y+6, r25	; 0x06
    17be:	8d 83       	std	Y+5, r24	; 0x05

			mcHeader->memberRadius = req->memberRadius;
    17c0:	8f 81       	ldd	r24, Y+7	; 0x07
    17c2:	98 85       	ldd	r25, Y+8	; 0x08
    17c4:	fc 01       	movw	r30, r24
    17c6:	83 85       	ldd	r24, Z+11	; 0x0b
    17c8:	28 2f       	mov	r18, r24
    17ca:	2f 70       	andi	r18, 0x0F	; 15
    17cc:	8d 81       	ldd	r24, Y+5	; 0x05
    17ce:	9e 81       	ldd	r25, Y+6	; 0x06
    17d0:	2f 70       	andi	r18, 0x0F	; 15
    17d2:	fc 01       	movw	r30, r24
    17d4:	31 81       	ldd	r19, Z+1	; 0x01
    17d6:	30 7f       	andi	r19, 0xF0	; 240
    17d8:	23 2b       	or	r18, r19
    17da:	fc 01       	movw	r30, r24
    17dc:	21 83       	std	Z+1, r18	; 0x01
			mcHeader->maxMemberRadius = req->memberRadius;
    17de:	8f 81       	ldd	r24, Y+7	; 0x07
    17e0:	98 85       	ldd	r25, Y+8	; 0x08
    17e2:	fc 01       	movw	r30, r24
    17e4:	83 85       	ldd	r24, Z+11	; 0x0b
    17e6:	28 2f       	mov	r18, r24
    17e8:	2f 70       	andi	r18, 0x0F	; 15
    17ea:	8d 81       	ldd	r24, Y+5	; 0x05
    17ec:	9e 81       	ldd	r25, Y+6	; 0x06
    17ee:	22 95       	swap	r18
    17f0:	20 7f       	andi	r18, 0xF0	; 240
    17f2:	fc 01       	movw	r30, r24
    17f4:	31 81       	ldd	r19, Z+1	; 0x01
    17f6:	3f 70       	andi	r19, 0x0F	; 15
    17f8:	23 2b       	or	r18, r19
    17fa:	fc 01       	movw	r30, r24
    17fc:	21 83       	std	Z+1, r18	; 0x01
			mcHeader->nonMemberRadius = req->nonMemberRadius;
    17fe:	8f 81       	ldd	r24, Y+7	; 0x07
    1800:	98 85       	ldd	r25, Y+8	; 0x08
    1802:	fc 01       	movw	r30, r24
    1804:	84 85       	ldd	r24, Z+12	; 0x0c
    1806:	28 2f       	mov	r18, r24
    1808:	2f 70       	andi	r18, 0x0F	; 15
    180a:	8d 81       	ldd	r24, Y+5	; 0x05
    180c:	9e 81       	ldd	r25, Y+6	; 0x06
    180e:	2f 70       	andi	r18, 0x0F	; 15
    1810:	fc 01       	movw	r30, r24
    1812:	30 81       	ld	r19, Z
    1814:	30 7f       	andi	r19, 0xF0	; 240
    1816:	23 2b       	or	r18, r19
    1818:	fc 01       	movw	r30, r24
    181a:	20 83       	st	Z, r18
			mcHeader->maxNonMemberRadius = req->nonMemberRadius;
    181c:	8f 81       	ldd	r24, Y+7	; 0x07
    181e:	98 85       	ldd	r25, Y+8	; 0x08
    1820:	fc 01       	movw	r30, r24
    1822:	84 85       	ldd	r24, Z+12	; 0x0c
    1824:	28 2f       	mov	r18, r24
    1826:	2f 70       	andi	r18, 0x0F	; 15
    1828:	8d 81       	ldd	r24, Y+5	; 0x05
    182a:	9e 81       	ldd	r25, Y+6	; 0x06
    182c:	22 95       	swap	r18
    182e:	20 7f       	andi	r18, 0xF0	; 240
    1830:	fc 01       	movw	r30, r24
    1832:	30 81       	ld	r19, Z
    1834:	3f 70       	andi	r19, 0x0F	; 15
    1836:	23 2b       	or	r18, r19
    1838:	fc 01       	movw	r30, r24
    183a:	20 83       	st	Z, r18

			frame->payload += sizeof(NwkFrameMulticastHeader_t);
    183c:	89 81       	ldd	r24, Y+1	; 0x01
    183e:	9a 81       	ldd	r25, Y+2	; 0x02
    1840:	8f 57       	subi	r24, 0x7F	; 127
    1842:	9f 4f       	sbci	r25, 0xFF	; 255
    1844:	fc 01       	movw	r30, r24
    1846:	80 81       	ld	r24, Z
    1848:	91 81       	ldd	r25, Z+1	; 0x01
    184a:	9c 01       	movw	r18, r24
    184c:	2e 5f       	subi	r18, 0xFE	; 254
    184e:	3f 4f       	sbci	r19, 0xFF	; 255
    1850:	89 81       	ldd	r24, Y+1	; 0x01
    1852:	9a 81       	ldd	r25, Y+2	; 0x02
    1854:	8f 57       	subi	r24, 0x7F	; 127
    1856:	9f 4f       	sbci	r25, 0xFF	; 255
    1858:	fc 01       	movw	r30, r24
    185a:	31 83       	std	Z+1, r19	; 0x01
    185c:	20 83       	st	Z, r18
			frame->size += sizeof(NwkFrameMulticastHeader_t);
    185e:	89 81       	ldd	r24, Y+1	; 0x01
    1860:	9a 81       	ldd	r25, Y+2	; 0x02
    1862:	fc 01       	movw	r30, r24
    1864:	81 81       	ldd	r24, Z+1	; 0x01
    1866:	22 e0       	ldi	r18, 0x02	; 2
    1868:	28 0f       	add	r18, r24
    186a:	89 81       	ldd	r24, Y+1	; 0x01
    186c:	9a 81       	ldd	r25, Y+2	; 0x02
    186e:	fc 01       	movw	r30, r24
    1870:	21 83       	std	Z+1, r18	; 0x01
		}
#endif

		frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    1872:	80 91 c7 11 	lds	r24, 0x11C7	; 0x8011c7 <nwkIb+0x4>
    1876:	8f 5f       	subi	r24, 0xFF	; 255
    1878:	80 93 c7 11 	sts	0x11C7, r24	; 0x8011c7 <nwkIb+0x4>
    187c:	20 91 c7 11 	lds	r18, 0x11C7	; 0x8011c7 <nwkIb+0x4>
    1880:	89 81       	ldd	r24, Y+1	; 0x01
    1882:	9a 81       	ldd	r25, Y+2	; 0x02
    1884:	fc 01       	movw	r30, r24
    1886:	24 87       	std	Z+12, r18	; 0x0c
		frame->header.nwkSrcAddr = nwkIb.addr;
    1888:	20 91 c3 11 	lds	r18, 0x11C3	; 0x8011c3 <nwkIb>
    188c:	30 91 c4 11 	lds	r19, 0x11C4	; 0x8011c4 <nwkIb+0x1>
    1890:	89 81       	ldd	r24, Y+1	; 0x01
    1892:	9a 81       	ldd	r25, Y+2	; 0x02
    1894:	fc 01       	movw	r30, r24
    1896:	36 87       	std	Z+14, r19	; 0x0e
    1898:	25 87       	std	Z+13, r18	; 0x0d
		frame->header.nwkDstAddr = req->dstAddr;
    189a:	8f 81       	ldd	r24, Y+7	; 0x07
    189c:	98 85       	ldd	r25, Y+8	; 0x08
    189e:	fc 01       	movw	r30, r24
    18a0:	25 81       	ldd	r18, Z+5	; 0x05
    18a2:	36 81       	ldd	r19, Z+6	; 0x06
    18a4:	89 81       	ldd	r24, Y+1	; 0x01
    18a6:	9a 81       	ldd	r25, Y+2	; 0x02
    18a8:	fc 01       	movw	r30, r24
    18aa:	30 8b       	std	Z+16, r19	; 0x10
    18ac:	27 87       	std	Z+15, r18	; 0x0f
		frame->header.nwkSrcEndpoint = req->srcEndpoint;
    18ae:	8f 81       	ldd	r24, Y+7	; 0x07
    18b0:	98 85       	ldd	r25, Y+8	; 0x08
    18b2:	fc 01       	movw	r30, r24
    18b4:	80 85       	ldd	r24, Z+8	; 0x08
    18b6:	28 2f       	mov	r18, r24
    18b8:	2f 70       	andi	r18, 0x0F	; 15
    18ba:	89 81       	ldd	r24, Y+1	; 0x01
    18bc:	9a 81       	ldd	r25, Y+2	; 0x02
    18be:	2f 70       	andi	r18, 0x0F	; 15
    18c0:	fc 01       	movw	r30, r24
    18c2:	31 89       	ldd	r19, Z+17	; 0x11
    18c4:	30 7f       	andi	r19, 0xF0	; 240
    18c6:	23 2b       	or	r18, r19
    18c8:	fc 01       	movw	r30, r24
    18ca:	21 8b       	std	Z+17, r18	; 0x11
		frame->header.nwkDstEndpoint = req->dstEndpoint;
    18cc:	8f 81       	ldd	r24, Y+7	; 0x07
    18ce:	98 85       	ldd	r25, Y+8	; 0x08
    18d0:	fc 01       	movw	r30, r24
    18d2:	87 81       	ldd	r24, Z+7	; 0x07
    18d4:	28 2f       	mov	r18, r24
    18d6:	2f 70       	andi	r18, 0x0F	; 15
    18d8:	89 81       	ldd	r24, Y+1	; 0x01
    18da:	9a 81       	ldd	r25, Y+2	; 0x02
    18dc:	22 95       	swap	r18
    18de:	20 7f       	andi	r18, 0xF0	; 240
    18e0:	fc 01       	movw	r30, r24
    18e2:	31 89       	ldd	r19, Z+17	; 0x11
    18e4:	3f 70       	andi	r19, 0x0F	; 15
    18e6:	23 2b       	or	r18, r19
    18e8:	fc 01       	movw	r30, r24
    18ea:	21 8b       	std	Z+17, r18	; 0x11

		memcpy(frame->payload, req->data, req->size);
    18ec:	8f 81       	ldd	r24, Y+7	; 0x07
    18ee:	98 85       	ldd	r25, Y+8	; 0x08
    18f0:	fc 01       	movw	r30, r24
    18f2:	87 85       	ldd	r24, Z+15	; 0x0f
    18f4:	48 2f       	mov	r20, r24
    18f6:	50 e0       	ldi	r21, 0x00	; 0
    18f8:	8f 81       	ldd	r24, Y+7	; 0x07
    18fa:	98 85       	ldd	r25, Y+8	; 0x08
    18fc:	fc 01       	movw	r30, r24
    18fe:	25 85       	ldd	r18, Z+13	; 0x0d
    1900:	36 85       	ldd	r19, Z+14	; 0x0e
    1902:	89 81       	ldd	r24, Y+1	; 0x01
    1904:	9a 81       	ldd	r25, Y+2	; 0x02
    1906:	8f 57       	subi	r24, 0x7F	; 127
    1908:	9f 4f       	sbci	r25, 0xFF	; 255
    190a:	fc 01       	movw	r30, r24
    190c:	80 81       	ld	r24, Z
    190e:	91 81       	ldd	r25, Z+1	; 0x01
    1910:	b9 01       	movw	r22, r18
    1912:	0e 94 04 4b 	call	0x9608	; 0x9608 <memcpy>
		frame->size += req->size;
    1916:	89 81       	ldd	r24, Y+1	; 0x01
    1918:	9a 81       	ldd	r25, Y+2	; 0x02
    191a:	fc 01       	movw	r30, r24
    191c:	21 81       	ldd	r18, Z+1	; 0x01
    191e:	8f 81       	ldd	r24, Y+7	; 0x07
    1920:	98 85       	ldd	r25, Y+8	; 0x08
    1922:	fc 01       	movw	r30, r24
    1924:	87 85       	ldd	r24, Z+15	; 0x0f
    1926:	28 0f       	add	r18, r24
    1928:	89 81       	ldd	r24, Y+1	; 0x01
    192a:	9a 81       	ldd	r25, Y+2	; 0x02
    192c:	fc 01       	movw	r30, r24
    192e:	21 83       	std	Z+1, r18	; 0x01

		nwkTxFrame(frame);
    1930:	89 81       	ldd	r24, Y+1	; 0x01
    1932:	9a 81       	ldd	r25, Y+2	; 0x02
    1934:	0e 94 98 19 	call	0x3330	; 0x3330 <nwkTxFrame>
	}
	req->frame = frame;
    1938:	8f 81       	ldd	r24, Y+7	; 0x07
    193a:	98 85       	ldd	r25, Y+8	; 0x08
    193c:	29 81       	ldd	r18, Y+1	; 0x01
    193e:	3a 81       	ldd	r19, Y+2	; 0x02
    1940:	fc 01       	movw	r30, r24
    1942:	33 83       	std	Z+3, r19	; 0x03
    1944:	22 83       	std	Z+2, r18	; 0x02
	req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
    1946:	8f 81       	ldd	r24, Y+7	; 0x07
    1948:	98 85       	ldd	r25, Y+8	; 0x08
    194a:	21 e0       	ldi	r18, 0x01	; 1
    194c:	fc 01       	movw	r30, r24
    194e:	24 83       	std	Z+4, r18	; 0x04

	frame->tx.confirm = nwkDataReqTxConf;
    1950:	89 81       	ldd	r24, Y+1	; 0x01
    1952:	9a 81       	ldd	r25, Y+2	; 0x02
    1954:	89 57       	subi	r24, 0x79	; 121
    1956:	9f 4f       	sbci	r25, 0xFF	; 255
    1958:	2a eb       	ldi	r18, 0xBA	; 186
    195a:	3c e0       	ldi	r19, 0x0C	; 12
    195c:	fc 01       	movw	r30, r24
    195e:	31 83       	std	Z+1, r19	; 0x01
    1960:	20 83       	st	Z, r18
}
    1962:	28 96       	adiw	r28, 0x08	; 8
    1964:	0f b6       	in	r0, 0x3f	; 63
    1966:	f8 94       	cli
    1968:	de bf       	out	0x3e, r29	; 62
    196a:	0f be       	out	0x3f, r0	; 63
    196c:	cd bf       	out	0x3d, r28	; 61
    196e:	df 91       	pop	r29
    1970:	cf 91       	pop	r28
    1972:	08 95       	ret

00001974 <nwkDataReqTxConf>:
/*************************************************************************//**
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
    1974:	cf 93       	push	r28
    1976:	df 93       	push	r29
    1978:	00 d0       	rcall	.+0      	; 0x197a <nwkDataReqTxConf+0x6>
    197a:	00 d0       	rcall	.+0      	; 0x197c <nwkDataReqTxConf+0x8>
    197c:	cd b7       	in	r28, 0x3d	; 61
    197e:	de b7       	in	r29, 0x3e	; 62
    1980:	9c 83       	std	Y+4, r25	; 0x04
    1982:	8b 83       	std	Y+3, r24	; 0x03
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    1984:	80 91 50 03 	lds	r24, 0x0350	; 0x800350 <nwkDataReqQueue>
    1988:	90 91 51 03 	lds	r25, 0x0351	; 0x800351 <nwkDataReqQueue+0x1>
    198c:	9a 83       	std	Y+2, r25	; 0x02
    198e:	89 83       	std	Y+1, r24	; 0x01
    1990:	2b c0       	rjmp	.+86     	; 0x19e8 <nwkDataReqTxConf+0x74>
		if (req->frame == frame) {
    1992:	89 81       	ldd	r24, Y+1	; 0x01
    1994:	9a 81       	ldd	r25, Y+2	; 0x02
    1996:	fc 01       	movw	r30, r24
    1998:	22 81       	ldd	r18, Z+2	; 0x02
    199a:	33 81       	ldd	r19, Z+3	; 0x03
    199c:	8b 81       	ldd	r24, Y+3	; 0x03
    199e:	9c 81       	ldd	r25, Y+4	; 0x04
    19a0:	28 17       	cp	r18, r24
    19a2:	39 07       	cpc	r19, r25
    19a4:	d1 f4       	brne	.+52     	; 0x19da <nwkDataReqTxConf+0x66>
			req->status = frame->tx.status;
    19a6:	8b 81       	ldd	r24, Y+3	; 0x03
    19a8:	9c 81       	ldd	r25, Y+4	; 0x04
    19aa:	8d 57       	subi	r24, 0x7D	; 125
    19ac:	9f 4f       	sbci	r25, 0xFF	; 255
    19ae:	fc 01       	movw	r30, r24
    19b0:	20 81       	ld	r18, Z
    19b2:	89 81       	ldd	r24, Y+1	; 0x01
    19b4:	9a 81       	ldd	r25, Y+2	; 0x02
    19b6:	fc 01       	movw	r30, r24
    19b8:	22 8b       	std	Z+18, r18	; 0x12
			req->control = frame->tx.control;
    19ba:	8b 81       	ldd	r24, Y+3	; 0x03
    19bc:	9c 81       	ldd	r25, Y+4	; 0x04
    19be:	8a 57       	subi	r24, 0x7A	; 122
    19c0:	9f 4f       	sbci	r25, 0xFF	; 255
    19c2:	fc 01       	movw	r30, r24
    19c4:	20 81       	ld	r18, Z
    19c6:	89 81       	ldd	r24, Y+1	; 0x01
    19c8:	9a 81       	ldd	r25, Y+2	; 0x02
    19ca:	fc 01       	movw	r30, r24
    19cc:	23 8b       	std	Z+19, r18	; 0x13
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    19ce:	89 81       	ldd	r24, Y+1	; 0x01
    19d0:	9a 81       	ldd	r25, Y+2	; 0x02
    19d2:	22 e0       	ldi	r18, 0x02	; 2
    19d4:	fc 01       	movw	r30, r24
    19d6:	24 83       	std	Z+4, r18	; 0x04
			break;
    19d8:	0b c0       	rjmp	.+22     	; 0x19f0 <nwkDataReqTxConf+0x7c>
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    19da:	89 81       	ldd	r24, Y+1	; 0x01
    19dc:	9a 81       	ldd	r25, Y+2	; 0x02
    19de:	fc 01       	movw	r30, r24
    19e0:	80 81       	ld	r24, Z
    19e2:	91 81       	ldd	r25, Z+1	; 0x01
    19e4:	9a 83       	std	Y+2, r25	; 0x02
    19e6:	89 83       	std	Y+1, r24	; 0x01
    19e8:	89 81       	ldd	r24, Y+1	; 0x01
    19ea:	9a 81       	ldd	r25, Y+2	; 0x02
    19ec:	89 2b       	or	r24, r25
    19ee:	89 f6       	brne	.-94     	; 0x1992 <nwkDataReqTxConf+0x1e>
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
			break;
		}
	}
	
	nwkFrameFree(frame);
    19f0:	8b 81       	ldd	r24, Y+3	; 0x03
    19f2:	9c 81       	ldd	r25, Y+4	; 0x04
    19f4:	0e 94 c6 0e 	call	0x1d8c	; 0x1d8c <nwkFrameFree>
}
    19f8:	00 00       	nop
    19fa:	0f 90       	pop	r0
    19fc:	0f 90       	pop	r0
    19fe:	0f 90       	pop	r0
    1a00:	0f 90       	pop	r0
    1a02:	df 91       	pop	r29
    1a04:	cf 91       	pop	r28
    1a06:	08 95       	ret

00001a08 <nwkDataReqConfirm>:
/*************************************************************************//**
*  @brief Confirms request @req to the application and remove it from the queue
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
static void nwkDataReqConfirm(NWK_DataReq_t *req)
{
    1a08:	cf 93       	push	r28
    1a0a:	df 93       	push	r29
    1a0c:	00 d0       	rcall	.+0      	; 0x1a0e <nwkDataReqConfirm+0x6>
    1a0e:	00 d0       	rcall	.+0      	; 0x1a10 <nwkDataReqConfirm+0x8>
    1a10:	cd b7       	in	r28, 0x3d	; 61
    1a12:	de b7       	in	r29, 0x3e	; 62
    1a14:	9c 83       	std	Y+4, r25	; 0x04
    1a16:	8b 83       	std	Y+3, r24	; 0x03
	if (nwkDataReqQueue == req) {
    1a18:	20 91 50 03 	lds	r18, 0x0350	; 0x800350 <nwkDataReqQueue>
    1a1c:	30 91 51 03 	lds	r19, 0x0351	; 0x800351 <nwkDataReqQueue+0x1>
    1a20:	8b 81       	ldd	r24, Y+3	; 0x03
    1a22:	9c 81       	ldd	r25, Y+4	; 0x04
    1a24:	28 17       	cp	r18, r24
    1a26:	39 07       	cpc	r19, r25
    1a28:	61 f4       	brne	.+24     	; 0x1a42 <nwkDataReqConfirm+0x3a>
		nwkDataReqQueue = nwkDataReqQueue->next;
    1a2a:	80 91 50 03 	lds	r24, 0x0350	; 0x800350 <nwkDataReqQueue>
    1a2e:	90 91 51 03 	lds	r25, 0x0351	; 0x800351 <nwkDataReqQueue+0x1>
    1a32:	fc 01       	movw	r30, r24
    1a34:	80 81       	ld	r24, Z
    1a36:	91 81       	ldd	r25, Z+1	; 0x01
    1a38:	90 93 51 03 	sts	0x0351, r25	; 0x800351 <nwkDataReqQueue+0x1>
    1a3c:	80 93 50 03 	sts	0x0350, r24	; 0x800350 <nwkDataReqQueue>
    1a40:	25 c0       	rjmp	.+74     	; 0x1a8c <nwkDataReqConfirm+0x84>
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
    1a42:	80 91 50 03 	lds	r24, 0x0350	; 0x800350 <nwkDataReqQueue>
    1a46:	90 91 51 03 	lds	r25, 0x0351	; 0x800351 <nwkDataReqQueue+0x1>
    1a4a:	9a 83       	std	Y+2, r25	; 0x02
    1a4c:	89 83       	std	Y+1, r24	; 0x01
		while (prev->next != req) {
    1a4e:	07 c0       	rjmp	.+14     	; 0x1a5e <nwkDataReqConfirm+0x56>
			prev = prev->next;
    1a50:	89 81       	ldd	r24, Y+1	; 0x01
    1a52:	9a 81       	ldd	r25, Y+2	; 0x02
    1a54:	fc 01       	movw	r30, r24
    1a56:	80 81       	ld	r24, Z
    1a58:	91 81       	ldd	r25, Z+1	; 0x01
    1a5a:	9a 83       	std	Y+2, r25	; 0x02
    1a5c:	89 83       	std	Y+1, r24	; 0x01
{
	if (nwkDataReqQueue == req) {
		nwkDataReqQueue = nwkDataReqQueue->next;
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
		while (prev->next != req) {
    1a5e:	89 81       	ldd	r24, Y+1	; 0x01
    1a60:	9a 81       	ldd	r25, Y+2	; 0x02
    1a62:	fc 01       	movw	r30, r24
    1a64:	20 81       	ld	r18, Z
    1a66:	31 81       	ldd	r19, Z+1	; 0x01
    1a68:	8b 81       	ldd	r24, Y+3	; 0x03
    1a6a:	9c 81       	ldd	r25, Y+4	; 0x04
    1a6c:	28 17       	cp	r18, r24
    1a6e:	39 07       	cpc	r19, r25
    1a70:	79 f7       	brne	.-34     	; 0x1a50 <nwkDataReqConfirm+0x48>
			prev = prev->next;
		}
		prev->next = ((NWK_DataReq_t *)prev->next)->next;
    1a72:	89 81       	ldd	r24, Y+1	; 0x01
    1a74:	9a 81       	ldd	r25, Y+2	; 0x02
    1a76:	fc 01       	movw	r30, r24
    1a78:	80 81       	ld	r24, Z
    1a7a:	91 81       	ldd	r25, Z+1	; 0x01
    1a7c:	fc 01       	movw	r30, r24
    1a7e:	20 81       	ld	r18, Z
    1a80:	31 81       	ldd	r19, Z+1	; 0x01
    1a82:	89 81       	ldd	r24, Y+1	; 0x01
    1a84:	9a 81       	ldd	r25, Y+2	; 0x02
    1a86:	fc 01       	movw	r30, r24
    1a88:	31 83       	std	Z+1, r19	; 0x01
    1a8a:	20 83       	st	Z, r18
	}

	nwkIb.lock--;
    1a8c:	80 91 e9 11 	lds	r24, 0x11E9	; 0x8011e9 <nwkIb+0x26>
    1a90:	90 91 ea 11 	lds	r25, 0x11EA	; 0x8011ea <nwkIb+0x27>
    1a94:	01 97       	sbiw	r24, 0x01	; 1
    1a96:	90 93 ea 11 	sts	0x11EA, r25	; 0x8011ea <nwkIb+0x27>
    1a9a:	80 93 e9 11 	sts	0x11E9, r24	; 0x8011e9 <nwkIb+0x26>

	if(req->confirm != NULL)
    1a9e:	8b 81       	ldd	r24, Y+3	; 0x03
    1aa0:	9c 81       	ldd	r25, Y+4	; 0x04
    1aa2:	fc 01       	movw	r30, r24
    1aa4:	80 89       	ldd	r24, Z+16	; 0x10
    1aa6:	91 89       	ldd	r25, Z+17	; 0x11
    1aa8:	89 2b       	or	r24, r25
    1aaa:	49 f0       	breq	.+18     	; 0x1abe <nwkDataReqConfirm+0xb6>
	{
		req->confirm(req);
    1aac:	8b 81       	ldd	r24, Y+3	; 0x03
    1aae:	9c 81       	ldd	r25, Y+4	; 0x04
    1ab0:	fc 01       	movw	r30, r24
    1ab2:	20 89       	ldd	r18, Z+16	; 0x10
    1ab4:	31 89       	ldd	r19, Z+17	; 0x11
    1ab6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ab8:	9c 81       	ldd	r25, Y+4	; 0x04
    1aba:	f9 01       	movw	r30, r18
    1abc:	09 95       	icall
	}
}
    1abe:	00 00       	nop
    1ac0:	0f 90       	pop	r0
    1ac2:	0f 90       	pop	r0
    1ac4:	0f 90       	pop	r0
    1ac6:	0f 90       	pop	r0
    1ac8:	df 91       	pop	r29
    1aca:	cf 91       	pop	r28
    1acc:	08 95       	ret

00001ace <nwkDataReqTaskHandler>:

/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
    1ace:	cf 93       	push	r28
    1ad0:	df 93       	push	r29
    1ad2:	00 d0       	rcall	.+0      	; 0x1ad4 <nwkDataReqTaskHandler+0x6>
    1ad4:	cd b7       	in	r28, 0x3d	; 61
    1ad6:	de b7       	in	r29, 0x3e	; 62
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    1ad8:	80 91 50 03 	lds	r24, 0x0350	; 0x800350 <nwkDataReqQueue>
    1adc:	90 91 51 03 	lds	r25, 0x0351	; 0x800351 <nwkDataReqQueue+0x1>
    1ae0:	9a 83       	std	Y+2, r25	; 0x02
    1ae2:	89 83       	std	Y+1, r24	; 0x01
    1ae4:	21 c0       	rjmp	.+66     	; 0x1b28 <nwkDataReqTaskHandler+0x5a>
		switch (req->state) {
    1ae6:	89 81       	ldd	r24, Y+1	; 0x01
    1ae8:	9a 81       	ldd	r25, Y+2	; 0x02
    1aea:	fc 01       	movw	r30, r24
    1aec:	84 81       	ldd	r24, Z+4	; 0x04
    1aee:	88 2f       	mov	r24, r24
    1af0:	90 e0       	ldi	r25, 0x00	; 0
    1af2:	81 30       	cpi	r24, 0x01	; 1
    1af4:	91 05       	cpc	r25, r1
    1af6:	81 f0       	breq	.+32     	; 0x1b18 <nwkDataReqTaskHandler+0x4a>
    1af8:	82 30       	cpi	r24, 0x02	; 2
    1afa:	91 05       	cpc	r25, r1
    1afc:	41 f0       	breq	.+16     	; 0x1b0e <nwkDataReqTaskHandler+0x40>
    1afe:	89 2b       	or	r24, r25
    1b00:	09 f0       	breq	.+2      	; 0x1b04 <nwkDataReqTaskHandler+0x36>
			return;
		}
		break;

		default:
			break;
    1b02:	0b c0       	rjmp	.+22     	; 0x1b1a <nwkDataReqTaskHandler+0x4c>
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
		switch (req->state) {
		case NWK_DATA_REQ_STATE_INITIAL:
		{
			nwkDataReqSendFrame(req);
    1b04:	89 81       	ldd	r24, Y+1	; 0x01
    1b06:	9a 81       	ldd	r25, Y+2	; 0x02
    1b08:	0e 94 8c 09 	call	0x1318	; 0x1318 <nwkDataReqSendFrame>
			return;
    1b0c:	11 c0       	rjmp	.+34     	; 0x1b30 <nwkDataReqTaskHandler+0x62>
		case NWK_DATA_REQ_STATE_WAIT_CONF:
			break;

		case NWK_DATA_REQ_STATE_CONFIRM:
		{
			nwkDataReqConfirm(req);
    1b0e:	89 81       	ldd	r24, Y+1	; 0x01
    1b10:	9a 81       	ldd	r25, Y+2	; 0x02
    1b12:	0e 94 04 0d 	call	0x1a08	; 0x1a08 <nwkDataReqConfirm>
			
			return;
    1b16:	0c c0       	rjmp	.+24     	; 0x1b30 <nwkDataReqTaskHandler+0x62>
			return;
		}
		break;

		case NWK_DATA_REQ_STATE_WAIT_CONF:
			break;
    1b18:	00 00       	nop
/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    1b1a:	89 81       	ldd	r24, Y+1	; 0x01
    1b1c:	9a 81       	ldd	r25, Y+2	; 0x02
    1b1e:	fc 01       	movw	r30, r24
    1b20:	80 81       	ld	r24, Z
    1b22:	91 81       	ldd	r25, Z+1	; 0x01
    1b24:	9a 83       	std	Y+2, r25	; 0x02
    1b26:	89 83       	std	Y+1, r24	; 0x01
    1b28:	89 81       	ldd	r24, Y+1	; 0x01
    1b2a:	9a 81       	ldd	r25, Y+2	; 0x02
    1b2c:	89 2b       	or	r24, r25
    1b2e:	d9 f6       	brne	.-74     	; 0x1ae6 <nwkDataReqTaskHandler+0x18>

		default:
			break;
		}
	}
}
    1b30:	0f 90       	pop	r0
    1b32:	0f 90       	pop	r0
    1b34:	df 91       	pop	r29
    1b36:	cf 91       	pop	r28
    1b38:	08 95       	ret

00001b3a <nwkFrameInit>:

/*************************************************************************//**
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
    1b3a:	cf 93       	push	r28
    1b3c:	df 93       	push	r29
    1b3e:	1f 92       	push	r1
    1b40:	cd b7       	in	r28, 0x3d	; 61
    1b42:	de b7       	in	r29, 0x3e	; 62
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    1b44:	19 82       	std	Y+1, r1	; 0x01
    1b46:	10 c0       	rjmp	.+32     	; 0x1b68 <nwkFrameInit+0x2e>
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
    1b48:	89 81       	ldd	r24, Y+1	; 0x01
    1b4a:	28 2f       	mov	r18, r24
    1b4c:	30 e0       	ldi	r19, 0x00	; 0
    1b4e:	49 e8       	ldi	r20, 0x89	; 137
    1b50:	42 9f       	mul	r20, r18
    1b52:	c0 01       	movw	r24, r0
    1b54:	43 9f       	mul	r20, r19
    1b56:	90 0d       	add	r25, r0
    1b58:	11 24       	eor	r1, r1
    1b5a:	8e 5a       	subi	r24, 0xAE	; 174
    1b5c:	9c 4f       	sbci	r25, 0xFC	; 252
    1b5e:	fc 01       	movw	r30, r24
    1b60:	10 82       	st	Z, r1
/*************************************************************************//**
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    1b62:	89 81       	ldd	r24, Y+1	; 0x01
    1b64:	8f 5f       	subi	r24, 0xFF	; 255
    1b66:	89 83       	std	Y+1, r24	; 0x01
    1b68:	89 81       	ldd	r24, Y+1	; 0x01
    1b6a:	84 31       	cpi	r24, 0x14	; 20
    1b6c:	68 f3       	brcs	.-38     	; 0x1b48 <nwkFrameInit+0xe>
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
	}
}
    1b6e:	00 00       	nop
    1b70:	0f 90       	pop	r0
    1b72:	df 91       	pop	r29
    1b74:	cf 91       	pop	r28
    1b76:	08 95       	ret

00001b78 <nwkFrameAlloc>:
/*************************************************************************//**
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
    1b78:	cf 93       	push	r28
    1b7a:	df 93       	push	r29
    1b7c:	1f 92       	push	r1
    1b7e:	cd b7       	in	r28, 0x3d	; 61
    1b80:	de b7       	in	r29, 0x3e	; 62
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    1b82:	19 82       	std	Y+1, r1	; 0x01
    1b84:	61 c0       	rjmp	.+194    	; 0x1c48 <nwkFrameAlloc+0xd0>
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    1b86:	89 81       	ldd	r24, Y+1	; 0x01
    1b88:	28 2f       	mov	r18, r24
    1b8a:	30 e0       	ldi	r19, 0x00	; 0
    1b8c:	49 e8       	ldi	r20, 0x89	; 137
    1b8e:	42 9f       	mul	r20, r18
    1b90:	c0 01       	movw	r24, r0
    1b92:	43 9f       	mul	r20, r19
    1b94:	90 0d       	add	r25, r0
    1b96:	11 24       	eor	r1, r1
    1b98:	8e 5a       	subi	r24, 0xAE	; 174
    1b9a:	9c 4f       	sbci	r25, 0xFC	; 252
    1b9c:	fc 01       	movw	r30, r24
    1b9e:	80 81       	ld	r24, Z
    1ba0:	88 23       	and	r24, r24
    1ba2:	09 f0       	breq	.+2      	; 0x1ba6 <nwkFrameAlloc+0x2e>
    1ba4:	4e c0       	rjmp	.+156    	; 0x1c42 <nwkFrameAlloc+0xca>
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    1ba6:	89 81       	ldd	r24, Y+1	; 0x01
    1ba8:	28 2f       	mov	r18, r24
    1baa:	30 e0       	ldi	r19, 0x00	; 0
    1bac:	49 e8       	ldi	r20, 0x89	; 137
    1bae:	42 9f       	mul	r20, r18
    1bb0:	c0 01       	movw	r24, r0
    1bb2:	43 9f       	mul	r20, r19
    1bb4:	90 0d       	add	r25, r0
    1bb6:	11 24       	eor	r1, r1
    1bb8:	8e 5a       	subi	r24, 0xAE	; 174
    1bba:	9c 4f       	sbci	r25, 0xFC	; 252
    1bbc:	49 e8       	ldi	r20, 0x89	; 137
    1bbe:	50 e0       	ldi	r21, 0x00	; 0
    1bc0:	60 e0       	ldi	r22, 0x00	; 0
    1bc2:	70 e0       	ldi	r23, 0x00	; 0
    1bc4:	0e 94 0d 4b 	call	0x961a	; 0x961a <memset>
			nwkFrameFrames[i].size = 0;
    1bc8:	89 81       	ldd	r24, Y+1	; 0x01
    1bca:	28 2f       	mov	r18, r24
    1bcc:	30 e0       	ldi	r19, 0x00	; 0
    1bce:	49 e8       	ldi	r20, 0x89	; 137
    1bd0:	42 9f       	mul	r20, r18
    1bd2:	c0 01       	movw	r24, r0
    1bd4:	43 9f       	mul	r20, r19
    1bd6:	90 0d       	add	r25, r0
    1bd8:	11 24       	eor	r1, r1
    1bda:	8d 5a       	subi	r24, 0xAD	; 173
    1bdc:	9c 4f       	sbci	r25, 0xFC	; 252
    1bde:	fc 01       	movw	r30, r24
    1be0:	10 82       	st	Z, r1
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data;
    1be2:	89 81       	ldd	r24, Y+1	; 0x01
    1be4:	48 2f       	mov	r20, r24
    1be6:	50 e0       	ldi	r21, 0x00	; 0
    1be8:	89 81       	ldd	r24, Y+1	; 0x01
    1bea:	28 2f       	mov	r18, r24
    1bec:	30 e0       	ldi	r19, 0x00	; 0
    1bee:	69 e8       	ldi	r22, 0x89	; 137
    1bf0:	62 9f       	mul	r22, r18
    1bf2:	c0 01       	movw	r24, r0
    1bf4:	63 9f       	mul	r22, r19
    1bf6:	90 0d       	add	r25, r0
    1bf8:	11 24       	eor	r1, r1
    1bfa:	02 96       	adiw	r24, 0x02	; 2
    1bfc:	9c 01       	movw	r18, r24
    1bfe:	2e 5a       	subi	r18, 0xAE	; 174
    1c00:	3c 4f       	sbci	r19, 0xFC	; 252
    1c02:	69 e8       	ldi	r22, 0x89	; 137
    1c04:	64 9f       	mul	r22, r20
    1c06:	c0 01       	movw	r24, r0
    1c08:	65 9f       	mul	r22, r21
    1c0a:	90 0d       	add	r25, r0
    1c0c:	11 24       	eor	r1, r1
    1c0e:	8d 52       	subi	r24, 0x2D	; 45
    1c10:	9c 4f       	sbci	r25, 0xFC	; 252
    1c12:	fc 01       	movw	r30, r24
    1c14:	31 83       	std	Z+1, r19	; 0x01
    1c16:	20 83       	st	Z, r18
			nwkIb.lock++;
    1c18:	80 91 e9 11 	lds	r24, 0x11E9	; 0x8011e9 <nwkIb+0x26>
    1c1c:	90 91 ea 11 	lds	r25, 0x11EA	; 0x8011ea <nwkIb+0x27>
    1c20:	01 96       	adiw	r24, 0x01	; 1
    1c22:	90 93 ea 11 	sts	0x11EA, r25	; 0x8011ea <nwkIb+0x27>
    1c26:	80 93 e9 11 	sts	0x11E9, r24	; 0x8011e9 <nwkIb+0x26>
			return &nwkFrameFrames[i];
    1c2a:	89 81       	ldd	r24, Y+1	; 0x01
    1c2c:	28 2f       	mov	r18, r24
    1c2e:	30 e0       	ldi	r19, 0x00	; 0
    1c30:	49 e8       	ldi	r20, 0x89	; 137
    1c32:	42 9f       	mul	r20, r18
    1c34:	c0 01       	movw	r24, r0
    1c36:	43 9f       	mul	r20, r19
    1c38:	90 0d       	add	r25, r0
    1c3a:	11 24       	eor	r1, r1
    1c3c:	8e 5a       	subi	r24, 0xAE	; 174
    1c3e:	9c 4f       	sbci	r25, 0xFC	; 252
    1c40:	09 c0       	rjmp	.+18     	; 0x1c54 <nwkFrameAlloc+0xdc>
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    1c42:	89 81       	ldd	r24, Y+1	; 0x01
    1c44:	8f 5f       	subi	r24, 0xFF	; 255
    1c46:	89 83       	std	Y+1, r24	; 0x01
    1c48:	89 81       	ldd	r24, Y+1	; 0x01
    1c4a:	84 31       	cpi	r24, 0x14	; 20
    1c4c:	08 f4       	brcc	.+2      	; 0x1c50 <nwkFrameAlloc+0xd8>
    1c4e:	9b cf       	rjmp	.-202    	; 0x1b86 <nwkFrameAlloc+0xe>
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data;
			nwkIb.lock++;
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
    1c50:	80 e0       	ldi	r24, 0x00	; 0
    1c52:	90 e0       	ldi	r25, 0x00	; 0
}
    1c54:	0f 90       	pop	r0
    1c56:	df 91       	pop	r29
    1c58:	cf 91       	pop	r28
    1c5a:	08 95       	ret

00001c5c <nwkFrameAlloc_LLDN>:

/* Optimized allocation for lldn */
NwkFrame_t *nwkFrameAlloc_LLDN(bool beacon_frame)
{
    1c5c:	cf 93       	push	r28
    1c5e:	df 93       	push	r29
    1c60:	00 d0       	rcall	.+0      	; 0x1c62 <nwkFrameAlloc_LLDN+0x6>
    1c62:	cd b7       	in	r28, 0x3d	; 61
    1c64:	de b7       	in	r29, 0x3e	; 62
    1c66:	8a 83       	std	Y+2, r24	; 0x02
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    1c68:	19 82       	std	Y+1, r1	; 0x01
    1c6a:	85 c0       	rjmp	.+266    	; 0x1d76 <nwkFrameAlloc_LLDN+0x11a>
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    1c6c:	89 81       	ldd	r24, Y+1	; 0x01
    1c6e:	28 2f       	mov	r18, r24
    1c70:	30 e0       	ldi	r19, 0x00	; 0
    1c72:	49 e8       	ldi	r20, 0x89	; 137
    1c74:	42 9f       	mul	r20, r18
    1c76:	c0 01       	movw	r24, r0
    1c78:	43 9f       	mul	r20, r19
    1c7a:	90 0d       	add	r25, r0
    1c7c:	11 24       	eor	r1, r1
    1c7e:	8e 5a       	subi	r24, 0xAE	; 174
    1c80:	9c 4f       	sbci	r25, 0xFC	; 252
    1c82:	fc 01       	movw	r30, r24
    1c84:	80 81       	ld	r24, Z
    1c86:	88 23       	and	r24, r24
    1c88:	09 f0       	breq	.+2      	; 0x1c8c <nwkFrameAlloc_LLDN+0x30>
    1c8a:	72 c0       	rjmp	.+228    	; 0x1d70 <nwkFrameAlloc_LLDN+0x114>
			// clear memory of previous frame
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    1c8c:	89 81       	ldd	r24, Y+1	; 0x01
    1c8e:	28 2f       	mov	r18, r24
    1c90:	30 e0       	ldi	r19, 0x00	; 0
    1c92:	49 e8       	ldi	r20, 0x89	; 137
    1c94:	42 9f       	mul	r20, r18
    1c96:	c0 01       	movw	r24, r0
    1c98:	43 9f       	mul	r20, r19
    1c9a:	90 0d       	add	r25, r0
    1c9c:	11 24       	eor	r1, r1
    1c9e:	8e 5a       	subi	r24, 0xAE	; 174
    1ca0:	9c 4f       	sbci	r25, 0xFC	; 252
    1ca2:	49 e8       	ldi	r20, 0x89	; 137
    1ca4:	50 e0       	ldi	r21, 0x00	; 0
    1ca6:	60 e0       	ldi	r22, 0x00	; 0
    1ca8:	70 e0       	ldi	r23, 0x00	; 0
    1caa:	0e 94 0d 4b 	call	0x961a	; 0x961a <memset>
			// store in size initial size of frame, only it's MHR structure
			if(beacon_frame)
    1cae:	8a 81       	ldd	r24, Y+2	; 0x02
    1cb0:	88 23       	and	r24, r24
    1cb2:	79 f0       	breq	.+30     	; 0x1cd2 <nwkFrameAlloc_LLDN+0x76>
			{
				nwkFrameFrames[i].size = sizeof(NwkFrameBeaconHeaderLLDN_t);
    1cb4:	89 81       	ldd	r24, Y+1	; 0x01
    1cb6:	28 2f       	mov	r18, r24
    1cb8:	30 e0       	ldi	r19, 0x00	; 0
    1cba:	49 e8       	ldi	r20, 0x89	; 137
    1cbc:	42 9f       	mul	r20, r18
    1cbe:	c0 01       	movw	r24, r0
    1cc0:	43 9f       	mul	r20, r19
    1cc2:	90 0d       	add	r25, r0
    1cc4:	11 24       	eor	r1, r1
    1cc6:	8d 5a       	subi	r24, 0xAD	; 173
    1cc8:	9c 4f       	sbci	r25, 0xFC	; 252
    1cca:	28 e0       	ldi	r18, 0x08	; 8
    1ccc:	fc 01       	movw	r30, r24
    1cce:	20 83       	st	Z, r18
    1cd0:	0e c0       	rjmp	.+28     	; 0x1cee <nwkFrameAlloc_LLDN+0x92>
			}
			else
			{
				// data, mac command and group ack share the same MHR structure
				nwkFrameFrames[i].size = sizeof(NwkFrameGeneralHeaderLLDN_t);
    1cd2:	89 81       	ldd	r24, Y+1	; 0x01
    1cd4:	28 2f       	mov	r18, r24
    1cd6:	30 e0       	ldi	r19, 0x00	; 0
    1cd8:	49 e8       	ldi	r20, 0x89	; 137
    1cda:	42 9f       	mul	r20, r18
    1cdc:	c0 01       	movw	r24, r0
    1cde:	43 9f       	mul	r20, r19
    1ce0:	90 0d       	add	r25, r0
    1ce2:	11 24       	eor	r1, r1
    1ce4:	8d 5a       	subi	r24, 0xAD	; 173
    1ce6:	9c 4f       	sbci	r25, 0xFC	; 252
    1ce8:	23 e0       	ldi	r18, 0x03	; 3
    1cea:	fc 01       	movw	r30, r24
    1cec:	20 83       	st	Z, r18
			}
			// offset payload to end of MHR structure
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data
    1cee:	89 81       	ldd	r24, Y+1	; 0x01
    1cf0:	48 2f       	mov	r20, r24
    1cf2:	50 e0       	ldi	r21, 0x00	; 0
    1cf4:	89 81       	ldd	r24, Y+1	; 0x01
    1cf6:	28 2f       	mov	r18, r24
    1cf8:	30 e0       	ldi	r19, 0x00	; 0
    1cfa:	69 e8       	ldi	r22, 0x89	; 137
    1cfc:	62 9f       	mul	r22, r18
    1cfe:	c0 01       	movw	r24, r0
    1d00:	63 9f       	mul	r22, r19
    1d02:	90 0d       	add	r25, r0
    1d04:	11 24       	eor	r1, r1
    1d06:	02 96       	adiw	r24, 0x02	; 2
    1d08:	9c 01       	movw	r18, r24
    1d0a:	2e 5a       	subi	r18, 0xAE	; 174
    1d0c:	3c 4f       	sbci	r19, 0xFC	; 252
							+ nwkFrameFrames[i].size;
    1d0e:	89 81       	ldd	r24, Y+1	; 0x01
    1d10:	68 2f       	mov	r22, r24
    1d12:	70 e0       	ldi	r23, 0x00	; 0
    1d14:	e9 e8       	ldi	r30, 0x89	; 137
    1d16:	e6 9f       	mul	r30, r22
    1d18:	c0 01       	movw	r24, r0
    1d1a:	e7 9f       	mul	r30, r23
    1d1c:	90 0d       	add	r25, r0
    1d1e:	11 24       	eor	r1, r1
    1d20:	8d 5a       	subi	r24, 0xAD	; 173
    1d22:	9c 4f       	sbci	r25, 0xFC	; 252
    1d24:	fc 01       	movw	r30, r24
    1d26:	80 81       	ld	r24, Z
    1d28:	88 2f       	mov	r24, r24
    1d2a:	90 e0       	ldi	r25, 0x00	; 0
    1d2c:	28 0f       	add	r18, r24
    1d2e:	39 1f       	adc	r19, r25
			{
				// data, mac command and group ack share the same MHR structure
				nwkFrameFrames[i].size = sizeof(NwkFrameGeneralHeaderLLDN_t);
			}
			// offset payload to end of MHR structure
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data
    1d30:	69 e8       	ldi	r22, 0x89	; 137
    1d32:	64 9f       	mul	r22, r20
    1d34:	c0 01       	movw	r24, r0
    1d36:	65 9f       	mul	r22, r21
    1d38:	90 0d       	add	r25, r0
    1d3a:	11 24       	eor	r1, r1
    1d3c:	8d 52       	subi	r24, 0x2D	; 45
    1d3e:	9c 4f       	sbci	r25, 0xFC	; 252
    1d40:	fc 01       	movw	r30, r24
    1d42:	31 83       	std	Z+1, r19	; 0x01
    1d44:	20 83       	st	Z, r18
							+ nwkFrameFrames[i].size;

			nwkIb.lock++;
    1d46:	80 91 e9 11 	lds	r24, 0x11E9	; 0x8011e9 <nwkIb+0x26>
    1d4a:	90 91 ea 11 	lds	r25, 0x11EA	; 0x8011ea <nwkIb+0x27>
    1d4e:	01 96       	adiw	r24, 0x01	; 1
    1d50:	90 93 ea 11 	sts	0x11EA, r25	; 0x8011ea <nwkIb+0x27>
    1d54:	80 93 e9 11 	sts	0x11E9, r24	; 0x8011e9 <nwkIb+0x26>
			return &nwkFrameFrames[i];
    1d58:	89 81       	ldd	r24, Y+1	; 0x01
    1d5a:	28 2f       	mov	r18, r24
    1d5c:	30 e0       	ldi	r19, 0x00	; 0
    1d5e:	49 e8       	ldi	r20, 0x89	; 137
    1d60:	42 9f       	mul	r20, r18
    1d62:	c0 01       	movw	r24, r0
    1d64:	43 9f       	mul	r20, r19
    1d66:	90 0d       	add	r25, r0
    1d68:	11 24       	eor	r1, r1
    1d6a:	8e 5a       	subi	r24, 0xAE	; 174
    1d6c:	9c 4f       	sbci	r25, 0xFC	; 252
    1d6e:	09 c0       	rjmp	.+18     	; 0x1d82 <nwkFrameAlloc_LLDN+0x126>
}

/* Optimized allocation for lldn */
NwkFrame_t *nwkFrameAlloc_LLDN(bool beacon_frame)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    1d70:	89 81       	ldd	r24, Y+1	; 0x01
    1d72:	8f 5f       	subi	r24, 0xFF	; 255
    1d74:	89 83       	std	Y+1, r24	; 0x01
    1d76:	89 81       	ldd	r24, Y+1	; 0x01
    1d78:	84 31       	cpi	r24, 0x14	; 20
    1d7a:	08 f4       	brcc	.+2      	; 0x1d7e <nwkFrameAlloc_LLDN+0x122>
    1d7c:	77 cf       	rjmp	.-274    	; 0x1c6c <nwkFrameAlloc_LLDN+0x10>

			nwkIb.lock++;
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
    1d7e:	80 e0       	ldi	r24, 0x00	; 0
    1d80:	90 e0       	ldi	r25, 0x00	; 0
}
    1d82:	0f 90       	pop	r0
    1d84:	0f 90       	pop	r0
    1d86:	df 91       	pop	r29
    1d88:	cf 91       	pop	r28
    1d8a:	08 95       	ret

00001d8c <nwkFrameFree>:
/*************************************************************************//**
*  @brief Frees a @a frame and returns it to the buffer pool
*  @param[in] frame Pointer to the frame to be freed
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
    1d8c:	cf 93       	push	r28
    1d8e:	df 93       	push	r29
    1d90:	00 d0       	rcall	.+0      	; 0x1d92 <nwkFrameFree+0x6>
    1d92:	cd b7       	in	r28, 0x3d	; 61
    1d94:	de b7       	in	r29, 0x3e	; 62
    1d96:	9a 83       	std	Y+2, r25	; 0x02
    1d98:	89 83       	std	Y+1, r24	; 0x01
	frame->state = NWK_FRAME_STATE_FREE;
    1d9a:	89 81       	ldd	r24, Y+1	; 0x01
    1d9c:	9a 81       	ldd	r25, Y+2	; 0x02
    1d9e:	fc 01       	movw	r30, r24
    1da0:	10 82       	st	Z, r1
	nwkIb.lock--;
    1da2:	80 91 e9 11 	lds	r24, 0x11E9	; 0x8011e9 <nwkIb+0x26>
    1da6:	90 91 ea 11 	lds	r25, 0x11EA	; 0x8011ea <nwkIb+0x27>
    1daa:	01 97       	sbiw	r24, 0x01	; 1
    1dac:	90 93 ea 11 	sts	0x11EA, r25	; 0x8011ea <nwkIb+0x27>
    1db0:	80 93 e9 11 	sts	0x11E9, r24	; 0x8011e9 <nwkIb+0x26>
}
    1db4:	00 00       	nop
    1db6:	0f 90       	pop	r0
    1db8:	0f 90       	pop	r0
    1dba:	df 91       	pop	r29
    1dbc:	cf 91       	pop	r28
    1dbe:	08 95       	ret

00001dc0 <nwkFrameNext>:
* frame
*  @param[in] frame Pointer to the current frame or @c NULL for the first frame
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
    1dc0:	cf 93       	push	r28
    1dc2:	df 93       	push	r29
    1dc4:	00 d0       	rcall	.+0      	; 0x1dc6 <nwkFrameNext+0x6>
    1dc6:	cd b7       	in	r28, 0x3d	; 61
    1dc8:	de b7       	in	r29, 0x3e	; 62
    1dca:	9a 83       	std	Y+2, r25	; 0x02
    1dcc:	89 83       	std	Y+1, r24	; 0x01
	if (NULL == frame) {
    1dce:	89 81       	ldd	r24, Y+1	; 0x01
    1dd0:	9a 81       	ldd	r25, Y+2	; 0x02
    1dd2:	89 2b       	or	r24, r25
    1dd4:	29 f4       	brne	.+10     	; 0x1de0 <nwkFrameNext+0x20>
		frame = nwkFrameFrames;
    1dd6:	82 e5       	ldi	r24, 0x52	; 82
    1dd8:	93 e0       	ldi	r25, 0x03	; 3
    1dda:	9a 83       	std	Y+2, r25	; 0x02
    1ddc:	89 83       	std	Y+1, r24	; 0x01
    1dde:	16 c0       	rjmp	.+44     	; 0x1e0c <nwkFrameNext+0x4c>
	} else {
		frame++;
    1de0:	89 81       	ldd	r24, Y+1	; 0x01
    1de2:	9a 81       	ldd	r25, Y+2	; 0x02
    1de4:	87 57       	subi	r24, 0x77	; 119
    1de6:	9f 4f       	sbci	r25, 0xFF	; 255
    1de8:	9a 83       	std	Y+2, r25	; 0x02
    1dea:	89 83       	std	Y+1, r24	; 0x01
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    1dec:	0f c0       	rjmp	.+30     	; 0x1e0c <nwkFrameNext+0x4c>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    1dee:	89 81       	ldd	r24, Y+1	; 0x01
    1df0:	9a 81       	ldd	r25, Y+2	; 0x02
    1df2:	fc 01       	movw	r30, r24
    1df4:	80 81       	ld	r24, Z
    1df6:	88 23       	and	r24, r24
    1df8:	19 f0       	breq	.+6      	; 0x1e00 <nwkFrameNext+0x40>
			return frame;
    1dfa:	89 81       	ldd	r24, Y+1	; 0x01
    1dfc:	9a 81       	ldd	r25, Y+2	; 0x02
    1dfe:	0d c0       	rjmp	.+26     	; 0x1e1a <nwkFrameNext+0x5a>
		frame = nwkFrameFrames;
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    1e00:	89 81       	ldd	r24, Y+1	; 0x01
    1e02:	9a 81       	ldd	r25, Y+2	; 0x02
    1e04:	87 57       	subi	r24, 0x77	; 119
    1e06:	9f 4f       	sbci	r25, 0xFF	; 255
    1e08:	9a 83       	std	Y+2, r25	; 0x02
    1e0a:	89 83       	std	Y+1, r24	; 0x01
    1e0c:	89 81       	ldd	r24, Y+1	; 0x01
    1e0e:	9a 81       	ldd	r25, Y+2	; 0x02
    1e10:	86 50       	subi	r24, 0x06	; 6
    1e12:	9e 40       	sbci	r25, 0x0E	; 14
    1e14:	60 f3       	brcs	.-40     	; 0x1dee <nwkFrameNext+0x2e>
		if (NWK_FRAME_STATE_FREE != frame->state) {
			return frame;
		}
	}

	return NULL;
    1e16:	80 e0       	ldi	r24, 0x00	; 0
    1e18:	90 e0       	ldi	r25, 0x00	; 0
}
    1e1a:	0f 90       	pop	r0
    1e1c:	0f 90       	pop	r0
    1e1e:	df 91       	pop	r29
    1e20:	cf 91       	pop	r28
    1e22:	08 95       	ret

00001e24 <nwkFrameCommandInit>:
/*************************************************************************//**
*  @brief Sets default parameters for the the command @a frame
*  @param[in] frame Pointer to the command frame
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
    1e24:	cf 93       	push	r28
    1e26:	df 93       	push	r29
    1e28:	00 d0       	rcall	.+0      	; 0x1e2a <nwkFrameCommandInit+0x6>
    1e2a:	cd b7       	in	r28, 0x3d	; 61
    1e2c:	de b7       	in	r29, 0x3e	; 62
    1e2e:	9a 83       	std	Y+2, r25	; 0x02
    1e30:	89 83       	std	Y+1, r24	; 0x01
	frame->tx.status = NWK_SUCCESS_STATUS;
    1e32:	89 81       	ldd	r24, Y+1	; 0x01
    1e34:	9a 81       	ldd	r25, Y+2	; 0x02
    1e36:	8d 57       	subi	r24, 0x7D	; 125
    1e38:	9f 4f       	sbci	r25, 0xFF	; 255
    1e3a:	fc 01       	movw	r30, r24
    1e3c:	10 82       	st	Z, r1
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    1e3e:	80 91 c7 11 	lds	r24, 0x11C7	; 0x8011c7 <nwkIb+0x4>
    1e42:	8f 5f       	subi	r24, 0xFF	; 255
    1e44:	80 93 c7 11 	sts	0x11C7, r24	; 0x8011c7 <nwkIb+0x4>
    1e48:	20 91 c7 11 	lds	r18, 0x11C7	; 0x8011c7 <nwkIb+0x4>
    1e4c:	89 81       	ldd	r24, Y+1	; 0x01
    1e4e:	9a 81       	ldd	r25, Y+2	; 0x02
    1e50:	fc 01       	movw	r30, r24
    1e52:	24 87       	std	Z+12, r18	; 0x0c
	frame->header.nwkSrcAddr = nwkIb.addr;
    1e54:	20 91 c3 11 	lds	r18, 0x11C3	; 0x8011c3 <nwkIb>
    1e58:	30 91 c4 11 	lds	r19, 0x11C4	; 0x8011c4 <nwkIb+0x1>
    1e5c:	89 81       	ldd	r24, Y+1	; 0x01
    1e5e:	9a 81       	ldd	r25, Y+2	; 0x02
    1e60:	fc 01       	movw	r30, r24
    1e62:	36 87       	std	Z+14, r19	; 0x0e
    1e64:	25 87       	std	Z+13, r18	; 0x0d
#ifdef NWK_ENABLE_SECURE_COMMANDS
	frame->header.nwkFcf.security = 1;
#endif
}
    1e66:	00 00       	nop
    1e68:	0f 90       	pop	r0
    1e6a:	0f 90       	pop	r0
    1e6c:	df 91       	pop	r29
    1e6e:	cf 91       	pop	r28
    1e70:	08 95       	ret

00001e72 <nwkGroupInit>:

/*************************************************************************//**
*  @brief Initializes the Group module
*****************************************************************************/
void nwkGroupInit(void)
{
    1e72:	cf 93       	push	r28
    1e74:	df 93       	push	r29
    1e76:	1f 92       	push	r1
    1e78:	cd b7       	in	r28, 0x3d	; 61
    1e7a:	de b7       	in	r29, 0x3e	; 62
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    1e7c:	19 82       	std	Y+1, r1	; 0x01
    1e7e:	0f c0       	rjmp	.+30     	; 0x1e9e <nwkGroupInit+0x2c>
		nwkGroups[i] = NWK_GROUP_FREE;
    1e80:	89 81       	ldd	r24, Y+1	; 0x01
    1e82:	88 2f       	mov	r24, r24
    1e84:	90 e0       	ldi	r25, 0x00	; 0
    1e86:	88 0f       	add	r24, r24
    1e88:	99 1f       	adc	r25, r25
    1e8a:	8a 5f       	subi	r24, 0xFA	; 250
    1e8c:	91 4f       	sbci	r25, 0xF1	; 241
    1e8e:	2f ef       	ldi	r18, 0xFF	; 255
    1e90:	3f ef       	ldi	r19, 0xFF	; 255
    1e92:	fc 01       	movw	r30, r24
    1e94:	31 83       	std	Z+1, r19	; 0x01
    1e96:	20 83       	st	Z, r18
/*************************************************************************//**
*  @brief Initializes the Group module
*****************************************************************************/
void nwkGroupInit(void)
{
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    1e98:	89 81       	ldd	r24, Y+1	; 0x01
    1e9a:	8f 5f       	subi	r24, 0xFF	; 255
    1e9c:	89 83       	std	Y+1, r24	; 0x01
    1e9e:	89 81       	ldd	r24, Y+1	; 0x01
    1ea0:	83 30       	cpi	r24, 0x03	; 3
    1ea2:	70 f3       	brcs	.-36     	; 0x1e80 <nwkGroupInit+0xe>
		nwkGroups[i] = NWK_GROUP_FREE;
	}
}
    1ea4:	00 00       	nop
    1ea6:	0f 90       	pop	r0
    1ea8:	df 91       	pop	r29
    1eaa:	cf 91       	pop	r28
    1eac:	08 95       	ret

00001eae <NWK_GroupAdd>:
*  @brief Adds node to the @a group
*  @param[in] group Group ID
*  @return @c true in case of success and @c false otherwise
*****************************************************************************/
bool NWK_GroupAdd(uint16_t group)
{
    1eae:	cf 93       	push	r28
    1eb0:	df 93       	push	r29
    1eb2:	00 d0       	rcall	.+0      	; 0x1eb4 <NWK_GroupAdd+0x6>
    1eb4:	cd b7       	in	r28, 0x3d	; 61
    1eb6:	de b7       	in	r29, 0x3e	; 62
    1eb8:	9a 83       	std	Y+2, r25	; 0x02
    1eba:	89 83       	std	Y+1, r24	; 0x01
	return nwkGroupSwitch(NWK_GROUP_FREE, group);
    1ebc:	89 81       	ldd	r24, Y+1	; 0x01
    1ebe:	9a 81       	ldd	r25, Y+2	; 0x02
    1ec0:	bc 01       	movw	r22, r24
    1ec2:	8f ef       	ldi	r24, 0xFF	; 255
    1ec4:	9f ef       	ldi	r25, 0xFF	; 255
    1ec6:	0e 94 a4 0f 	call	0x1f48	; 0x1f48 <nwkGroupSwitch>
}
    1eca:	0f 90       	pop	r0
    1ecc:	0f 90       	pop	r0
    1ece:	df 91       	pop	r29
    1ed0:	cf 91       	pop	r28
    1ed2:	08 95       	ret

00001ed4 <NWK_GroupRemove>:
*  @brief Removes node from the @a group
*  @param[in] group Group ID
*  @return @c true in case of success and @c false otherwise
*****************************************************************************/
bool NWK_GroupRemove(uint16_t group)
{
    1ed4:	cf 93       	push	r28
    1ed6:	df 93       	push	r29
    1ed8:	00 d0       	rcall	.+0      	; 0x1eda <NWK_GroupRemove+0x6>
    1eda:	cd b7       	in	r28, 0x3d	; 61
    1edc:	de b7       	in	r29, 0x3e	; 62
    1ede:	9a 83       	std	Y+2, r25	; 0x02
    1ee0:	89 83       	std	Y+1, r24	; 0x01
	return nwkGroupSwitch(group, NWK_GROUP_FREE);
    1ee2:	89 81       	ldd	r24, Y+1	; 0x01
    1ee4:	9a 81       	ldd	r25, Y+2	; 0x02
    1ee6:	6f ef       	ldi	r22, 0xFF	; 255
    1ee8:	7f ef       	ldi	r23, 0xFF	; 255
    1eea:	0e 94 a4 0f 	call	0x1f48	; 0x1f48 <nwkGroupSwitch>
}
    1eee:	0f 90       	pop	r0
    1ef0:	0f 90       	pop	r0
    1ef2:	df 91       	pop	r29
    1ef4:	cf 91       	pop	r28
    1ef6:	08 95       	ret

00001ef8 <NWK_GroupIsMember>:
*  @brief Verifies if node is a member of the @a group
*  @param[in] group Group ID
*  @return @c true if node is a member of the group and @c false otherwise
*****************************************************************************/
bool NWK_GroupIsMember(uint16_t group)
{
    1ef8:	cf 93       	push	r28
    1efa:	df 93       	push	r29
    1efc:	00 d0       	rcall	.+0      	; 0x1efe <NWK_GroupIsMember+0x6>
    1efe:	1f 92       	push	r1
    1f00:	cd b7       	in	r28, 0x3d	; 61
    1f02:	de b7       	in	r29, 0x3e	; 62
    1f04:	9b 83       	std	Y+3, r25	; 0x03
    1f06:	8a 83       	std	Y+2, r24	; 0x02
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    1f08:	19 82       	std	Y+1, r1	; 0x01
    1f0a:	14 c0       	rjmp	.+40     	; 0x1f34 <NWK_GroupIsMember+0x3c>
		if (group == nwkGroups[i]) {
    1f0c:	89 81       	ldd	r24, Y+1	; 0x01
    1f0e:	88 2f       	mov	r24, r24
    1f10:	90 e0       	ldi	r25, 0x00	; 0
    1f12:	88 0f       	add	r24, r24
    1f14:	99 1f       	adc	r25, r25
    1f16:	8a 5f       	subi	r24, 0xFA	; 250
    1f18:	91 4f       	sbci	r25, 0xF1	; 241
    1f1a:	fc 01       	movw	r30, r24
    1f1c:	20 81       	ld	r18, Z
    1f1e:	31 81       	ldd	r19, Z+1	; 0x01
    1f20:	8a 81       	ldd	r24, Y+2	; 0x02
    1f22:	9b 81       	ldd	r25, Y+3	; 0x03
    1f24:	28 17       	cp	r18, r24
    1f26:	39 07       	cpc	r19, r25
    1f28:	11 f4       	brne	.+4      	; 0x1f2e <NWK_GroupIsMember+0x36>
			return true;
    1f2a:	81 e0       	ldi	r24, 0x01	; 1
    1f2c:	07 c0       	rjmp	.+14     	; 0x1f3c <NWK_GroupIsMember+0x44>
*  @param[in] group Group ID
*  @return @c true if node is a member of the group and @c false otherwise
*****************************************************************************/
bool NWK_GroupIsMember(uint16_t group)
{
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    1f2e:	89 81       	ldd	r24, Y+1	; 0x01
    1f30:	8f 5f       	subi	r24, 0xFF	; 255
    1f32:	89 83       	std	Y+1, r24	; 0x01
    1f34:	89 81       	ldd	r24, Y+1	; 0x01
    1f36:	83 30       	cpi	r24, 0x03	; 3
    1f38:	48 f3       	brcs	.-46     	; 0x1f0c <NWK_GroupIsMember+0x14>
		if (group == nwkGroups[i]) {
			return true;
		}
	}
	return false;
    1f3a:	80 e0       	ldi	r24, 0x00	; 0
}
    1f3c:	0f 90       	pop	r0
    1f3e:	0f 90       	pop	r0
    1f40:	0f 90       	pop	r0
    1f42:	df 91       	pop	r29
    1f44:	cf 91       	pop	r28
    1f46:	08 95       	ret

00001f48 <nwkGroupSwitch>:
*  @param[in] from Source group ID
*  @param[in] to   Destination group ID
*  @return @c true if @a from entry was found and @c false otherwise
*****************************************************************************/
static bool nwkGroupSwitch(uint16_t from, uint16_t to)
{
    1f48:	cf 93       	push	r28
    1f4a:	df 93       	push	r29
    1f4c:	00 d0       	rcall	.+0      	; 0x1f4e <nwkGroupSwitch+0x6>
    1f4e:	00 d0       	rcall	.+0      	; 0x1f50 <nwkGroupSwitch+0x8>
    1f50:	1f 92       	push	r1
    1f52:	cd b7       	in	r28, 0x3d	; 61
    1f54:	de b7       	in	r29, 0x3e	; 62
    1f56:	9b 83       	std	Y+3, r25	; 0x03
    1f58:	8a 83       	std	Y+2, r24	; 0x02
    1f5a:	7d 83       	std	Y+5, r23	; 0x05
    1f5c:	6c 83       	std	Y+4, r22	; 0x04
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    1f5e:	19 82       	std	Y+1, r1	; 0x01
    1f60:	20 c0       	rjmp	.+64     	; 0x1fa2 <nwkGroupSwitch+0x5a>
		if (from == nwkGroups[i]) {
    1f62:	89 81       	ldd	r24, Y+1	; 0x01
    1f64:	88 2f       	mov	r24, r24
    1f66:	90 e0       	ldi	r25, 0x00	; 0
    1f68:	88 0f       	add	r24, r24
    1f6a:	99 1f       	adc	r25, r25
    1f6c:	8a 5f       	subi	r24, 0xFA	; 250
    1f6e:	91 4f       	sbci	r25, 0xF1	; 241
    1f70:	fc 01       	movw	r30, r24
    1f72:	20 81       	ld	r18, Z
    1f74:	31 81       	ldd	r19, Z+1	; 0x01
    1f76:	8a 81       	ldd	r24, Y+2	; 0x02
    1f78:	9b 81       	ldd	r25, Y+3	; 0x03
    1f7a:	28 17       	cp	r18, r24
    1f7c:	39 07       	cpc	r19, r25
    1f7e:	71 f4       	brne	.+28     	; 0x1f9c <nwkGroupSwitch+0x54>
			nwkGroups[i] = to;
    1f80:	89 81       	ldd	r24, Y+1	; 0x01
    1f82:	88 2f       	mov	r24, r24
    1f84:	90 e0       	ldi	r25, 0x00	; 0
    1f86:	88 0f       	add	r24, r24
    1f88:	99 1f       	adc	r25, r25
    1f8a:	8a 5f       	subi	r24, 0xFA	; 250
    1f8c:	91 4f       	sbci	r25, 0xF1	; 241
    1f8e:	2c 81       	ldd	r18, Y+4	; 0x04
    1f90:	3d 81       	ldd	r19, Y+5	; 0x05
    1f92:	fc 01       	movw	r30, r24
    1f94:	31 83       	std	Z+1, r19	; 0x01
    1f96:	20 83       	st	Z, r18
			return true;
    1f98:	81 e0       	ldi	r24, 0x01	; 1
    1f9a:	07 c0       	rjmp	.+14     	; 0x1faa <nwkGroupSwitch+0x62>
*  @param[in] to   Destination group ID
*  @return @c true if @a from entry was found and @c false otherwise
*****************************************************************************/
static bool nwkGroupSwitch(uint16_t from, uint16_t to)
{
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    1f9c:	89 81       	ldd	r24, Y+1	; 0x01
    1f9e:	8f 5f       	subi	r24, 0xFF	; 255
    1fa0:	89 83       	std	Y+1, r24	; 0x01
    1fa2:	89 81       	ldd	r24, Y+1	; 0x01
    1fa4:	83 30       	cpi	r24, 0x03	; 3
    1fa6:	e8 f2       	brcs	.-70     	; 0x1f62 <nwkGroupSwitch+0x1a>
		if (from == nwkGroups[i]) {
			nwkGroups[i] = to;
			return true;
		}
	}
	return false;
    1fa8:	80 e0       	ldi	r24, 0x00	; 0
}
    1faa:	0f 90       	pop	r0
    1fac:	0f 90       	pop	r0
    1fae:	0f 90       	pop	r0
    1fb0:	0f 90       	pop	r0
    1fb2:	0f 90       	pop	r0
    1fb4:	df 91       	pop	r29
    1fb6:	cf 91       	pop	r28
    1fb8:	08 95       	ret

00001fba <nwkFramePayloadSize>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
static inline uint8_t nwkFramePayloadSize(NwkFrame_t *frame)
{
    1fba:	cf 93       	push	r28
    1fbc:	df 93       	push	r29
    1fbe:	00 d0       	rcall	.+0      	; 0x1fc0 <nwkFramePayloadSize+0x6>
    1fc0:	cd b7       	in	r28, 0x3d	; 61
    1fc2:	de b7       	in	r29, 0x3e	; 62
    1fc4:	9a 83       	std	Y+2, r25	; 0x02
    1fc6:	89 83       	std	Y+1, r24	; 0x01
	return frame->size - (frame->payload - frame->data);
    1fc8:	89 81       	ldd	r24, Y+1	; 0x01
    1fca:	9a 81       	ldd	r25, Y+2	; 0x02
    1fcc:	fc 01       	movw	r30, r24
    1fce:	41 81       	ldd	r20, Z+1	; 0x01
    1fd0:	89 81       	ldd	r24, Y+1	; 0x01
    1fd2:	9a 81       	ldd	r25, Y+2	; 0x02
    1fd4:	8f 57       	subi	r24, 0x7F	; 127
    1fd6:	9f 4f       	sbci	r25, 0xFF	; 255
    1fd8:	fc 01       	movw	r30, r24
    1fda:	80 81       	ld	r24, Z
    1fdc:	91 81       	ldd	r25, Z+1	; 0x01
    1fde:	9c 01       	movw	r18, r24
    1fe0:	89 81       	ldd	r24, Y+1	; 0x01
    1fe2:	9a 81       	ldd	r25, Y+2	; 0x02
    1fe4:	02 96       	adiw	r24, 0x02	; 2
    1fe6:	b9 01       	movw	r22, r18
    1fe8:	68 1b       	sub	r22, r24
    1fea:	79 0b       	sbc	r23, r25
    1fec:	cb 01       	movw	r24, r22
    1fee:	74 2f       	mov	r23, r20
    1ff0:	78 1b       	sub	r23, r24
    1ff2:	87 2f       	mov	r24, r23
}
    1ff4:	0f 90       	pop	r0
    1ff6:	0f 90       	pop	r0
    1ff8:	df 91       	pop	r29
    1ffa:	cf 91       	pop	r28
    1ffc:	08 95       	ret

00001ffe <nwkRxInit>:

/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
    1ffe:	cf 93       	push	r28
    2000:	df 93       	push	r29
    2002:	1f 92       	push	r1
    2004:	cd b7       	in	r28, 0x3d	; 61
    2006:	de b7       	in	r29, 0x3e	; 62
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    2008:	19 82       	std	Y+1, r1	; 0x01
    200a:	11 c0       	rjmp	.+34     	; 0x202e <nwkRxInit+0x30>
		nwkRxDuplicateRejectionTable[i].ttl = 0;
    200c:	89 81       	ldd	r24, Y+1	; 0x01
    200e:	28 2f       	mov	r18, r24
    2010:	30 e0       	ldi	r19, 0x00	; 0
    2012:	c9 01       	movw	r24, r18
    2014:	88 0f       	add	r24, r24
    2016:	99 1f       	adc	r25, r25
    2018:	88 0f       	add	r24, r24
    201a:	99 1f       	adc	r25, r25
    201c:	82 0f       	add	r24, r18
    201e:	93 1f       	adc	r25, r19
    2020:	80 5f       	subi	r24, 0xF0	; 240
    2022:	91 4f       	sbci	r25, 0xF1	; 241
    2024:	fc 01       	movw	r30, r24
    2026:	10 82       	st	Z, r1
/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    2028:	89 81       	ldd	r24, Y+1	; 0x01
    202a:	8f 5f       	subi	r24, 0xFF	; 255
    202c:	89 83       	std	Y+1, r24	; 0x01
    202e:	89 81       	ldd	r24, Y+1	; 0x01
    2030:	82 33       	cpi	r24, 0x32	; 50
    2032:	60 f3       	brcs	.-40     	; 0x200c <nwkRxInit+0xe>
		nwkRxDuplicateRejectionTable[i].ttl = 0;
	}

	nwkRxDuplicateRejectionTimer.interval
		= NWK_RX_DUPLICATE_REJECTION_TIMER_INTERVAL;
    2034:	84 e6       	ldi	r24, 0x64	; 100
    2036:	90 e0       	ldi	r25, 0x00	; 0
    2038:	a0 e0       	ldi	r26, 0x00	; 0
    203a:	b0 e0       	ldi	r27, 0x00	; 0
    203c:	80 93 0d 0f 	sts	0x0F0D, r24	; 0x800f0d <nwkRxDuplicateRejectionTimer+0x6>
    2040:	90 93 0e 0f 	sts	0x0F0E, r25	; 0x800f0e <nwkRxDuplicateRejectionTimer+0x7>
    2044:	a0 93 0f 0f 	sts	0x0F0F, r26	; 0x800f0f <nwkRxDuplicateRejectionTimer+0x8>
    2048:	b0 93 10 0f 	sts	0x0F10, r27	; 0x800f10 <nwkRxDuplicateRejectionTimer+0x9>
	nwkRxDuplicateRejectionTimer.mode = SYS_TIMER_INTERVAL_MODE;
    204c:	10 92 11 0f 	sts	0x0F11, r1	; 0x800f11 <nwkRxDuplicateRejectionTimer+0xa>
	nwkRxDuplicateRejectionTimer.handler
		= nwkRxDuplicateRejectionTimerHandler;
    2050:	85 e3       	ldi	r24, 0x35	; 53
    2052:	92 e1       	ldi	r25, 0x12	; 18
    2054:	90 93 13 0f 	sts	0x0F13, r25	; 0x800f13 <nwkRxDuplicateRejectionTimer+0xc>
    2058:	80 93 12 0f 	sts	0x0F12, r24	; 0x800f12 <nwkRxDuplicateRejectionTimer+0xb>

	NWK_OpenEndpoint(NWK_SERVICE_ENDPOINT_ID, nwkRxSeriveDataInd);
    205c:	66 e5       	ldi	r22, 0x56	; 86
    205e:	73 e1       	ldi	r23, 0x13	; 19
    2060:	80 e0       	ldi	r24, 0x00	; 0
    2062:	0e 94 91 08 	call	0x1122	; 0x1122 <NWK_OpenEndpoint>
}
    2066:	00 00       	nop
    2068:	0f 90       	pop	r0
    206a:	df 91       	pop	r29
    206c:	cf 91       	pop	r28
    206e:	08 95       	ret

00002070 <PHY_DataInd>:

/*************************************************************************//**
*****************************************************************************/
void __attribute__((weak)) PHY_DataInd(PHY_DataInd_t *ind)
{
    2070:	cf 93       	push	r28
    2072:	df 93       	push	r29
    2074:	00 d0       	rcall	.+0      	; 0x2076 <PHY_DataInd+0x6>
    2076:	00 d0       	rcall	.+0      	; 0x2078 <PHY_DataInd+0x8>
    2078:	00 d0       	rcall	.+0      	; 0x207a <PHY_DataInd+0xa>
    207a:	cd b7       	in	r28, 0x3d	; 61
    207c:	de b7       	in	r29, 0x3e	; 62
    207e:	9e 83       	std	Y+6, r25	; 0x06
    2080:	8d 83       	std	Y+5, r24	; 0x05
	/* implementar contador */
// 	if(ind->size > 50)
// 		return false;
	// check frame control for a LL-Beacon frame
// 
	printf("\n");
    2082:	8a e0       	ldi	r24, 0x0A	; 10
    2084:	90 e0       	ldi	r25, 0x00	; 0
    2086:	0e 94 ba 4b 	call	0x9774	; 0x9774 <putchar>
		for (int i = 0; i < ind->size; i++)
    208a:	1c 82       	std	Y+4, r1	; 0x04
    208c:	1b 82       	std	Y+3, r1	; 0x03
    208e:	22 c0       	rjmp	.+68     	; 0x20d4 <PHY_DataInd+0x64>
		{
			printf("%hhx ", ind->data[i]);
    2090:	8d 81       	ldd	r24, Y+5	; 0x05
    2092:	9e 81       	ldd	r25, Y+6	; 0x06
    2094:	fc 01       	movw	r30, r24
    2096:	20 81       	ld	r18, Z
    2098:	31 81       	ldd	r19, Z+1	; 0x01
    209a:	8b 81       	ldd	r24, Y+3	; 0x03
    209c:	9c 81       	ldd	r25, Y+4	; 0x04
    209e:	82 0f       	add	r24, r18
    20a0:	93 1f       	adc	r25, r19
    20a2:	fc 01       	movw	r30, r24
    20a4:	80 81       	ld	r24, Z
    20a6:	88 2f       	mov	r24, r24
    20a8:	90 e0       	ldi	r25, 0x00	; 0
    20aa:	29 2f       	mov	r18, r25
    20ac:	2f 93       	push	r18
    20ae:	8f 93       	push	r24
    20b0:	85 e1       	ldi	r24, 0x15	; 21
    20b2:	93 e0       	ldi	r25, 0x03	; 3
    20b4:	89 2f       	mov	r24, r25
    20b6:	8f 93       	push	r24
    20b8:	85 e1       	ldi	r24, 0x15	; 21
    20ba:	93 e0       	ldi	r25, 0x03	; 3
    20bc:	8f 93       	push	r24
    20be:	0e 94 a6 4b 	call	0x974c	; 0x974c <printf>
    20c2:	0f 90       	pop	r0
    20c4:	0f 90       	pop	r0
    20c6:	0f 90       	pop	r0
    20c8:	0f 90       	pop	r0
// 	if(ind->size > 50)
// 		return false;
	// check frame control for a LL-Beacon frame
// 
	printf("\n");
		for (int i = 0; i < ind->size; i++)
    20ca:	8b 81       	ldd	r24, Y+3	; 0x03
    20cc:	9c 81       	ldd	r25, Y+4	; 0x04
    20ce:	01 96       	adiw	r24, 0x01	; 1
    20d0:	9c 83       	std	Y+4, r25	; 0x04
    20d2:	8b 83       	std	Y+3, r24	; 0x03
    20d4:	8d 81       	ldd	r24, Y+5	; 0x05
    20d6:	9e 81       	ldd	r25, Y+6	; 0x06
    20d8:	fc 01       	movw	r30, r24
    20da:	82 81       	ldd	r24, Z+2	; 0x02
    20dc:	28 2f       	mov	r18, r24
    20de:	30 e0       	ldi	r19, 0x00	; 0
    20e0:	8b 81       	ldd	r24, Y+3	; 0x03
    20e2:	9c 81       	ldd	r25, Y+4	; 0x04
    20e4:	82 17       	cp	r24, r18
    20e6:	93 07       	cpc	r25, r19
    20e8:	9c f2       	brlt	.-90     	; 0x2090 <PHY_DataInd+0x20>
		{
			printf("%hhx ", ind->data[i]);

  		}

	if(0x0c == ind->data[0])
    20ea:	8d 81       	ldd	r24, Y+5	; 0x05
    20ec:	9e 81       	ldd	r25, Y+6	; 0x06
    20ee:	fc 01       	movw	r30, r24
    20f0:	80 81       	ld	r24, Z
    20f2:	91 81       	ldd	r25, Z+1	; 0x01
    20f4:	fc 01       	movw	r30, r24
    20f6:	80 81       	ld	r24, Z
    20f8:	8c 30       	cpi	r24, 0x0C	; 12
    20fa:	41 f4       	brne	.+16     	; 0x210c <PHY_DataInd+0x9c>
	{
		if(ind->size < sizeof(NwkFrameBeaconHeaderLLDN_t))
    20fc:	8d 81       	ldd	r24, Y+5	; 0x05
    20fe:	9e 81       	ldd	r25, Y+6	; 0x06
    2100:	fc 01       	movw	r30, r24
    2102:	82 81       	ldd	r24, Z+2	; 0x02
    2104:	88 30       	cpi	r24, 0x08	; 8
    2106:	08 f0       	brcs	.+2      	; 0x210a <PHY_DataInd+0x9a>
    2108:	64 c0       	rjmp	.+200    	; 0x21d2 <PHY_DataInd+0x162>
		{
			return;
    210a:	11 c1       	rjmp	.+546    	; 0x232e <PHY_DataInd+0x2be>
		}
	}
	// check frame control for a LL-MAC Command frame
	else if(0xcc == ind->data[0] || 0x8c == ind->data[0] || 0x4c == ind->data[0])
    210c:	8d 81       	ldd	r24, Y+5	; 0x05
    210e:	9e 81       	ldd	r25, Y+6	; 0x06
    2110:	fc 01       	movw	r30, r24
    2112:	80 81       	ld	r24, Z
    2114:	91 81       	ldd	r25, Z+1	; 0x01
    2116:	fc 01       	movw	r30, r24
    2118:	80 81       	ld	r24, Z
    211a:	8c 3c       	cpi	r24, 0xCC	; 204
    211c:	91 f0       	breq	.+36     	; 0x2142 <PHY_DataInd+0xd2>
    211e:	8d 81       	ldd	r24, Y+5	; 0x05
    2120:	9e 81       	ldd	r25, Y+6	; 0x06
    2122:	fc 01       	movw	r30, r24
    2124:	80 81       	ld	r24, Z
    2126:	91 81       	ldd	r25, Z+1	; 0x01
    2128:	fc 01       	movw	r30, r24
    212a:	80 81       	ld	r24, Z
    212c:	8c 38       	cpi	r24, 0x8C	; 140
    212e:	49 f0       	breq	.+18     	; 0x2142 <PHY_DataInd+0xd2>
    2130:	8d 81       	ldd	r24, Y+5	; 0x05
    2132:	9e 81       	ldd	r25, Y+6	; 0x06
    2134:	fc 01       	movw	r30, r24
    2136:	80 81       	ld	r24, Z
    2138:	91 81       	ldd	r25, Z+1	; 0x01
    213a:	fc 01       	movw	r30, r24
    213c:	80 81       	ld	r24, Z
    213e:	8c 34       	cpi	r24, 0x4C	; 76
    2140:	41 f4       	brne	.+16     	; 0x2152 <PHY_DataInd+0xe2>
	{
		if(ind->size < sizeof(NwkFrameGeneralHeaderLLDN_t))
    2142:	8d 81       	ldd	r24, Y+5	; 0x05
    2144:	9e 81       	ldd	r25, Y+6	; 0x06
    2146:	fc 01       	movw	r30, r24
    2148:	82 81       	ldd	r24, Z+2	; 0x02
    214a:	83 30       	cpi	r24, 0x03	; 3
    214c:	08 f0       	brcs	.+2      	; 0x2150 <PHY_DataInd+0xe0>
    214e:	41 c0       	rjmp	.+130    	; 0x21d2 <PHY_DataInd+0x162>
		{
			return;
    2150:	ee c0       	rjmp	.+476    	; 0x232e <PHY_DataInd+0x2be>
		}
	}
	else if(0x88 == ind->data[1])
    2152:	8d 81       	ldd	r24, Y+5	; 0x05
    2154:	9e 81       	ldd	r25, Y+6	; 0x06
    2156:	fc 01       	movw	r30, r24
    2158:	80 81       	ld	r24, Z
    215a:	91 81       	ldd	r25, Z+1	; 0x01
    215c:	01 96       	adiw	r24, 0x01	; 1
    215e:	fc 01       	movw	r30, r24
    2160:	80 81       	ld	r24, Z
    2162:	88 38       	cpi	r24, 0x88	; 136
    2164:	d1 f4       	brne	.+52     	; 0x219a <PHY_DataInd+0x12a>
	{
		if((0x61 != ind->data[0] && 0x41 != ind->data[0]) || ind->size < sizeof(NwkFrameHeader_t))
    2166:	8d 81       	ldd	r24, Y+5	; 0x05
    2168:	9e 81       	ldd	r25, Y+6	; 0x06
    216a:	fc 01       	movw	r30, r24
    216c:	80 81       	ld	r24, Z
    216e:	91 81       	ldd	r25, Z+1	; 0x01
    2170:	fc 01       	movw	r30, r24
    2172:	80 81       	ld	r24, Z
    2174:	81 36       	cpi	r24, 0x61	; 97
    2176:	51 f0       	breq	.+20     	; 0x218c <PHY_DataInd+0x11c>
    2178:	8d 81       	ldd	r24, Y+5	; 0x05
    217a:	9e 81       	ldd	r25, Y+6	; 0x06
    217c:	fc 01       	movw	r30, r24
    217e:	80 81       	ld	r24, Z
    2180:	91 81       	ldd	r25, Z+1	; 0x01
    2182:	fc 01       	movw	r30, r24
    2184:	80 81       	ld	r24, Z
    2186:	81 34       	cpi	r24, 0x41	; 65
    2188:	09 f0       	breq	.+2      	; 0x218c <PHY_DataInd+0x11c>
    218a:	c6 c0       	rjmp	.+396    	; 0x2318 <PHY_DataInd+0x2a8>
    218c:	8d 81       	ldd	r24, Y+5	; 0x05
    218e:	9e 81       	ldd	r25, Y+6	; 0x06
    2190:	fc 01       	movw	r30, r24
    2192:	82 81       	ldd	r24, Z+2	; 0x02
    2194:	80 31       	cpi	r24, 0x10	; 16
    2196:	e8 f4       	brcc	.+58     	; 0x21d2 <PHY_DataInd+0x162>
		{
			return;
    2198:	bf c0       	rjmp	.+382    	; 0x2318 <PHY_DataInd+0x2a8>
		}
	}
	else if(0x80 == ind->data[1])
    219a:	8d 81       	ldd	r24, Y+5	; 0x05
    219c:	9e 81       	ldd	r25, Y+6	; 0x06
    219e:	fc 01       	movw	r30, r24
    21a0:	80 81       	ld	r24, Z
    21a2:	91 81       	ldd	r25, Z+1	; 0x01
    21a4:	01 96       	adiw	r24, 0x01	; 1
    21a6:	fc 01       	movw	r30, r24
    21a8:	80 81       	ld	r24, Z
    21aa:	80 38       	cpi	r24, 0x80	; 128
    21ac:	09 f0       	breq	.+2      	; 0x21b0 <PHY_DataInd+0x140>
    21ae:	b6 c0       	rjmp	.+364    	; 0x231c <PHY_DataInd+0x2ac>
	{
		if((0x00 != ind->data[0]) || ind->size < (sizeof(NwkFrameBeaconHeader_t)))
    21b0:	8d 81       	ldd	r24, Y+5	; 0x05
    21b2:	9e 81       	ldd	r25, Y+6	; 0x06
    21b4:	fc 01       	movw	r30, r24
    21b6:	80 81       	ld	r24, Z
    21b8:	91 81       	ldd	r25, Z+1	; 0x01
    21ba:	fc 01       	movw	r30, r24
    21bc:	80 81       	ld	r24, Z
    21be:	88 23       	and	r24, r24
    21c0:	09 f0       	breq	.+2      	; 0x21c4 <PHY_DataInd+0x154>
    21c2:	ae c0       	rjmp	.+348    	; 0x2320 <PHY_DataInd+0x2b0>
    21c4:	8d 81       	ldd	r24, Y+5	; 0x05
    21c6:	9e 81       	ldd	r25, Y+6	; 0x06
    21c8:	fc 01       	movw	r30, r24
    21ca:	82 81       	ldd	r24, Z+2	; 0x02
    21cc:	8b 30       	cpi	r24, 0x0B	; 11
    21ce:	08 f4       	brcc	.+2      	; 0x21d2 <PHY_DataInd+0x162>
    21d0:	a7 c0       	rjmp	.+334    	; 0x2320 <PHY_DataInd+0x2b0>
	else
	{
		return;
	}

	if(ind->data[1] == 0x88 || ind->data[1] == 0x80)
    21d2:	8d 81       	ldd	r24, Y+5	; 0x05
    21d4:	9e 81       	ldd	r25, Y+6	; 0x06
    21d6:	fc 01       	movw	r30, r24
    21d8:	80 81       	ld	r24, Z
    21da:	91 81       	ldd	r25, Z+1	; 0x01
    21dc:	01 96       	adiw	r24, 0x01	; 1
    21de:	fc 01       	movw	r30, r24
    21e0:	80 81       	ld	r24, Z
    21e2:	88 38       	cpi	r24, 0x88	; 136
    21e4:	51 f0       	breq	.+20     	; 0x21fa <PHY_DataInd+0x18a>
    21e6:	8d 81       	ldd	r24, Y+5	; 0x05
    21e8:	9e 81       	ldd	r25, Y+6	; 0x06
    21ea:	fc 01       	movw	r30, r24
    21ec:	80 81       	ld	r24, Z
    21ee:	91 81       	ldd	r25, Z+1	; 0x01
    21f0:	01 96       	adiw	r24, 0x01	; 1
    21f2:	fc 01       	movw	r30, r24
    21f4:	80 81       	ld	r24, Z
    21f6:	80 38       	cpi	r24, 0x80	; 128
    21f8:	d9 f4       	brne	.+54     	; 0x2230 <PHY_DataInd+0x1c0>
	{
		if (NULL == (frame = nwkFrameAlloc())) {
    21fa:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <nwkFrameAlloc>
    21fe:	9a 83       	std	Y+2, r25	; 0x02
    2200:	89 83       	std	Y+1, r24	; 0x01
    2202:	89 81       	ldd	r24, Y+1	; 0x01
    2204:	9a 81       	ldd	r25, Y+2	; 0x02
    2206:	89 2b       	or	r24, r25
    2208:	09 f4       	brne	.+2      	; 0x220c <PHY_DataInd+0x19c>
    220a:	8c c0       	rjmp	.+280    	; 0x2324 <PHY_DataInd+0x2b4>
			return;
		}
		// if frame received is NwkFrameHeader change state to Receveid
		// if frame receveid is a 802.15.4 beacon change state to Beacon
		frame->state = ((0x88 == ind->data[1]) ? NWK_RX_STATE_RECEIVED : NWK_RX_STATE_BEACON);
    220c:	8d 81       	ldd	r24, Y+5	; 0x05
    220e:	9e 81       	ldd	r25, Y+6	; 0x06
    2210:	fc 01       	movw	r30, r24
    2212:	80 81       	ld	r24, Z
    2214:	91 81       	ldd	r25, Z+1	; 0x01
    2216:	01 96       	adiw	r24, 0x01	; 1
    2218:	fc 01       	movw	r30, r24
    221a:	80 81       	ld	r24, Z
    221c:	88 38       	cpi	r24, 0x88	; 136
    221e:	11 f4       	brne	.+4      	; 0x2224 <PHY_DataInd+0x1b4>
    2220:	20 e2       	ldi	r18, 0x20	; 32
    2222:	01 c0       	rjmp	.+2      	; 0x2226 <PHY_DataInd+0x1b6>
    2224:	25 e2       	ldi	r18, 0x25	; 37
    2226:	89 81       	ldd	r24, Y+1	; 0x01
    2228:	9a 81       	ldd	r25, Y+2	; 0x02
    222a:	fc 01       	movw	r30, r24
    222c:	20 83       	st	Z, r18
    222e:	46 c0       	rjmp	.+140    	; 0x22bc <PHY_DataInd+0x24c>
	}
	// allocate frame buffer according to received frame
	else if(ind->data[0] == 0x0c)
    2230:	8d 81       	ldd	r24, Y+5	; 0x05
    2232:	9e 81       	ldd	r25, Y+6	; 0x06
    2234:	fc 01       	movw	r30, r24
    2236:	80 81       	ld	r24, Z
    2238:	91 81       	ldd	r25, Z+1	; 0x01
    223a:	fc 01       	movw	r30, r24
    223c:	80 81       	ld	r24, Z
    223e:	8c 30       	cpi	r24, 0x0C	; 12
    2240:	81 f4       	brne	.+32     	; 0x2262 <PHY_DataInd+0x1f2>
	{
		// allocates a LL-Beacon frame
		if (NULL == (frame = nwkFrameAlloc_LLDN(true))){
    2242:	81 e0       	ldi	r24, 0x01	; 1
    2244:	0e 94 2e 0e 	call	0x1c5c	; 0x1c5c <nwkFrameAlloc_LLDN>
    2248:	9a 83       	std	Y+2, r25	; 0x02
    224a:	89 83       	std	Y+1, r24	; 0x01
    224c:	89 81       	ldd	r24, Y+1	; 0x01
    224e:	9a 81       	ldd	r25, Y+2	; 0x02
    2250:	89 2b       	or	r24, r25
    2252:	09 f4       	brne	.+2      	; 0x2256 <PHY_DataInd+0x1e6>
    2254:	69 c0       	rjmp	.+210    	; 0x2328 <PHY_DataInd+0x2b8>
			return;
		}
		// if frame receveid is LL-Beacon change state to LLBEACON
		frame->state = NWK_RX_STATE_LLBEACON;
    2256:	89 81       	ldd	r24, Y+1	; 0x01
    2258:	9a 81       	ldd	r25, Y+2	; 0x02
    225a:	26 e2       	ldi	r18, 0x26	; 38
    225c:	fc 01       	movw	r30, r24
    225e:	20 83       	st	Z, r18
    2260:	2d c0       	rjmp	.+90     	; 0x22bc <PHY_DataInd+0x24c>
	}
	else
	{
		// allocates a LL-MAC command or LL-Data frame
		if (NULL == (frame = nwkFrameAlloc_LLDN(false))){
    2262:	80 e0       	ldi	r24, 0x00	; 0
    2264:	0e 94 2e 0e 	call	0x1c5c	; 0x1c5c <nwkFrameAlloc_LLDN>
    2268:	9a 83       	std	Y+2, r25	; 0x02
    226a:	89 83       	std	Y+1, r24	; 0x01
    226c:	89 81       	ldd	r24, Y+1	; 0x01
    226e:	9a 81       	ldd	r25, Y+2	; 0x02
    2270:	89 2b       	or	r24, r25
    2272:	09 f4       	brne	.+2      	; 0x2276 <PHY_DataInd+0x206>
    2274:	5b c0       	rjmp	.+182    	; 0x232c <PHY_DataInd+0x2bc>
			return;
		}
		// if frame receveid is LL-AckFrame change state to LLACKFRAME
		// if frame receveid is LL-MACComand change state to LLCOMMAND
		if(ind->data[0] == 0x8c) 
    2276:	8d 81       	ldd	r24, Y+5	; 0x05
    2278:	9e 81       	ldd	r25, Y+6	; 0x06
    227a:	fc 01       	movw	r30, r24
    227c:	80 81       	ld	r24, Z
    227e:	91 81       	ldd	r25, Z+1	; 0x01
    2280:	fc 01       	movw	r30, r24
    2282:	80 81       	ld	r24, Z
    2284:	8c 38       	cpi	r24, 0x8C	; 140
    2286:	31 f4       	brne	.+12     	; 0x2294 <PHY_DataInd+0x224>
			frame->state = NWK_RX_STATE_LLACKFRAME;
    2288:	89 81       	ldd	r24, Y+1	; 0x01
    228a:	9a 81       	ldd	r25, Y+2	; 0x02
    228c:	28 e2       	ldi	r18, 0x28	; 40
    228e:	fc 01       	movw	r30, r24
    2290:	20 83       	st	Z, r18
    2292:	14 c0       	rjmp	.+40     	; 0x22bc <PHY_DataInd+0x24c>
		else if(ind->data[0] == 0xcc)
    2294:	8d 81       	ldd	r24, Y+5	; 0x05
    2296:	9e 81       	ldd	r25, Y+6	; 0x06
    2298:	fc 01       	movw	r30, r24
    229a:	80 81       	ld	r24, Z
    229c:	91 81       	ldd	r25, Z+1	; 0x01
    229e:	fc 01       	movw	r30, r24
    22a0:	80 81       	ld	r24, Z
    22a2:	8c 3c       	cpi	r24, 0xCC	; 204
    22a4:	31 f4       	brne	.+12     	; 0x22b2 <PHY_DataInd+0x242>
			frame->state = NWK_RX_STATE_LLCOMMAND;
    22a6:	89 81       	ldd	r24, Y+1	; 0x01
    22a8:	9a 81       	ldd	r25, Y+2	; 0x02
    22aa:	27 e2       	ldi	r18, 0x27	; 39
    22ac:	fc 01       	movw	r30, r24
    22ae:	20 83       	st	Z, r18
    22b0:	05 c0       	rjmp	.+10     	; 0x22bc <PHY_DataInd+0x24c>
		else
			frame->state = NWK_RX_STATE_LLDATA;	
    22b2:	89 81       	ldd	r24, Y+1	; 0x01
    22b4:	9a 81       	ldd	r25, Y+2	; 0x02
    22b6:	29 e2       	ldi	r18, 0x29	; 41
    22b8:	fc 01       	movw	r30, r24
    22ba:	20 83       	st	Z, r18
	}

	frame->size = ind->size;
    22bc:	8d 81       	ldd	r24, Y+5	; 0x05
    22be:	9e 81       	ldd	r25, Y+6	; 0x06
    22c0:	fc 01       	movw	r30, r24
    22c2:	22 81       	ldd	r18, Z+2	; 0x02
    22c4:	89 81       	ldd	r24, Y+1	; 0x01
    22c6:	9a 81       	ldd	r25, Y+2	; 0x02
    22c8:	fc 01       	movw	r30, r24
    22ca:	21 83       	std	Z+1, r18	; 0x01
// 	printf("\nframe->size = %hhx", frame->size);
	frame->rx.lqi = ind->lqi;
    22cc:	8d 81       	ldd	r24, Y+5	; 0x05
    22ce:	9e 81       	ldd	r25, Y+6	; 0x06
    22d0:	fc 01       	movw	r30, r24
    22d2:	23 81       	ldd	r18, Z+3	; 0x03
    22d4:	89 81       	ldd	r24, Y+1	; 0x01
    22d6:	9a 81       	ldd	r25, Y+2	; 0x02
    22d8:	8d 57       	subi	r24, 0x7D	; 125
    22da:	9f 4f       	sbci	r25, 0xFF	; 255
    22dc:	fc 01       	movw	r30, r24
    22de:	20 83       	st	Z, r18
	frame->rx.rssi = ind->rssi;
    22e0:	8d 81       	ldd	r24, Y+5	; 0x05
    22e2:	9e 81       	ldd	r25, Y+6	; 0x06
    22e4:	fc 01       	movw	r30, r24
    22e6:	24 81       	ldd	r18, Z+4	; 0x04
    22e8:	89 81       	ldd	r24, Y+1	; 0x01
    22ea:	9a 81       	ldd	r25, Y+2	; 0x02
    22ec:	8c 57       	subi	r24, 0x7C	; 124
    22ee:	9f 4f       	sbci	r25, 0xFF	; 255
    22f0:	fc 01       	movw	r30, r24
    22f2:	20 83       	st	Z, r18
	memcpy(frame->data, ind->data, ind->size);
    22f4:	8d 81       	ldd	r24, Y+5	; 0x05
    22f6:	9e 81       	ldd	r25, Y+6	; 0x06
    22f8:	fc 01       	movw	r30, r24
    22fa:	82 81       	ldd	r24, Z+2	; 0x02
    22fc:	48 2f       	mov	r20, r24
    22fe:	50 e0       	ldi	r21, 0x00	; 0
    2300:	8d 81       	ldd	r24, Y+5	; 0x05
    2302:	9e 81       	ldd	r25, Y+6	; 0x06
    2304:	fc 01       	movw	r30, r24
    2306:	20 81       	ld	r18, Z
    2308:	31 81       	ldd	r19, Z+1	; 0x01
    230a:	89 81       	ldd	r24, Y+1	; 0x01
    230c:	9a 81       	ldd	r25, Y+2	; 0x02
    230e:	02 96       	adiw	r24, 0x02	; 2
    2310:	b9 01       	movw	r22, r18
    2312:	0e 94 04 4b 	call	0x9608	; 0x9608 <memcpy>
    2316:	0b c0       	rjmp	.+22     	; 0x232e <PHY_DataInd+0x2be>
	}
	else if(0x88 == ind->data[1])
	{
		if((0x61 != ind->data[0] && 0x41 != ind->data[0]) || ind->size < sizeof(NwkFrameHeader_t))
		{
			return;
    2318:	00 00       	nop
    231a:	09 c0       	rjmp	.+18     	; 0x232e <PHY_DataInd+0x2be>
			return;
		}
	}
	else
	{
		return;
    231c:	00 00       	nop
    231e:	07 c0       	rjmp	.+14     	; 0x232e <PHY_DataInd+0x2be>
	}
	else if(0x80 == ind->data[1])
	{
		if((0x00 != ind->data[0]) || ind->size < (sizeof(NwkFrameBeaconHeader_t)))
		{
			return;
    2320:	00 00       	nop
    2322:	05 c0       	rjmp	.+10     	; 0x232e <PHY_DataInd+0x2be>
	}

	if(ind->data[1] == 0x88 || ind->data[1] == 0x80)
	{
		if (NULL == (frame = nwkFrameAlloc())) {
			return;
    2324:	00 00       	nop
    2326:	03 c0       	rjmp	.+6      	; 0x232e <PHY_DataInd+0x2be>
	// allocate frame buffer according to received frame
	else if(ind->data[0] == 0x0c)
	{
		// allocates a LL-Beacon frame
		if (NULL == (frame = nwkFrameAlloc_LLDN(true))){
			return;
    2328:	00 00       	nop
    232a:	01 c0       	rjmp	.+2      	; 0x232e <PHY_DataInd+0x2be>
	}
	else
	{
		// allocates a LL-MAC command or LL-Data frame
		if (NULL == (frame = nwkFrameAlloc_LLDN(false))){
			return;
    232c:	00 00       	nop
	frame->rx.lqi = ind->lqi;
	frame->rx.rssi = ind->rssi;
	memcpy(frame->data, ind->data, ind->size);
// 	printf("\nframe->payload[2] = %hhx", frame->payload[2]);

}
    232e:	26 96       	adiw	r28, 0x06	; 6
    2330:	0f b6       	in	r0, 0x3f	; 63
    2332:	f8 94       	cli
    2334:	de bf       	out	0x3e, r29	; 62
    2336:	0f be       	out	0x3f, r0	; 63
    2338:	cd bf       	out	0x3d, r28	; 61
    233a:	df 91       	pop	r29
    233c:	cf 91       	pop	r28
    233e:	08 95       	ret

00002340 <nwkRxSendAck>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRxSendAck(NwkFrame_t *frame)
{
    2340:	cf 93       	push	r28
    2342:	df 93       	push	r29
    2344:	00 d0       	rcall	.+0      	; 0x2346 <nwkRxSendAck+0x6>
    2346:	00 d0       	rcall	.+0      	; 0x2348 <nwkRxSendAck+0x8>
    2348:	00 d0       	rcall	.+0      	; 0x234a <nwkRxSendAck+0xa>
    234a:	cd b7       	in	r28, 0x3d	; 61
    234c:	de b7       	in	r29, 0x3e	; 62
    234e:	9e 83       	std	Y+6, r25	; 0x06
    2350:	8d 83       	std	Y+5, r24	; 0x05
	NwkFrame_t *ack;
	NwkCommandAck_t *command;

	if (NULL == (ack = nwkFrameAlloc())) {
    2352:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <nwkFrameAlloc>
    2356:	9a 83       	std	Y+2, r25	; 0x02
    2358:	89 83       	std	Y+1, r24	; 0x01
    235a:	89 81       	ldd	r24, Y+1	; 0x01
    235c:	9a 81       	ldd	r25, Y+2	; 0x02
    235e:	89 2b       	or	r24, r25
    2360:	09 f4       	brne	.+2      	; 0x2364 <nwkRxSendAck+0x24>
    2362:	6b c0       	rjmp	.+214    	; 0x243a <nwkRxSendAck+0xfa>
		return;
	}

	frame->size += sizeof(NwkFrameHeader_t);
    2364:	8d 81       	ldd	r24, Y+5	; 0x05
    2366:	9e 81       	ldd	r25, Y+6	; 0x06
    2368:	fc 01       	movw	r30, r24
    236a:	81 81       	ldd	r24, Z+1	; 0x01
    236c:	20 e1       	ldi	r18, 0x10	; 16
    236e:	28 0f       	add	r18, r24
    2370:	8d 81       	ldd	r24, Y+5	; 0x05
    2372:	9e 81       	ldd	r25, Y+6	; 0x06
    2374:	fc 01       	movw	r30, r24
    2376:	21 83       	std	Z+1, r18	; 0x01
	frame->payload += sizeof(NwkFrameHeader_t);
    2378:	8d 81       	ldd	r24, Y+5	; 0x05
    237a:	9e 81       	ldd	r25, Y+6	; 0x06
    237c:	8f 57       	subi	r24, 0x7F	; 127
    237e:	9f 4f       	sbci	r25, 0xFF	; 255
    2380:	fc 01       	movw	r30, r24
    2382:	80 81       	ld	r24, Z
    2384:	91 81       	ldd	r25, Z+1	; 0x01
    2386:	9c 01       	movw	r18, r24
    2388:	20 5f       	subi	r18, 0xF0	; 240
    238a:	3f 4f       	sbci	r19, 0xFF	; 255
    238c:	8d 81       	ldd	r24, Y+5	; 0x05
    238e:	9e 81       	ldd	r25, Y+6	; 0x06
    2390:	8f 57       	subi	r24, 0x7F	; 127
    2392:	9f 4f       	sbci	r25, 0xFF	; 255
    2394:	fc 01       	movw	r30, r24
    2396:	31 83       	std	Z+1, r19	; 0x01
    2398:	20 83       	st	Z, r18

	nwkFrameCommandInit(ack);
    239a:	89 81       	ldd	r24, Y+1	; 0x01
    239c:	9a 81       	ldd	r25, Y+2	; 0x02
    239e:	0e 94 12 0f 	call	0x1e24	; 0x1e24 <nwkFrameCommandInit>

	ack->size += sizeof(NwkCommandAck_t);
    23a2:	89 81       	ldd	r24, Y+1	; 0x01
    23a4:	9a 81       	ldd	r25, Y+2	; 0x02
    23a6:	fc 01       	movw	r30, r24
    23a8:	81 81       	ldd	r24, Z+1	; 0x01
    23aa:	23 e0       	ldi	r18, 0x03	; 3
    23ac:	28 0f       	add	r18, r24
    23ae:	89 81       	ldd	r24, Y+1	; 0x01
    23b0:	9a 81       	ldd	r25, Y+2	; 0x02
    23b2:	fc 01       	movw	r30, r24
    23b4:	21 83       	std	Z+1, r18	; 0x01
	ack->tx.confirm = NULL;
    23b6:	89 81       	ldd	r24, Y+1	; 0x01
    23b8:	9a 81       	ldd	r25, Y+2	; 0x02
    23ba:	89 57       	subi	r24, 0x79	; 121
    23bc:	9f 4f       	sbci	r25, 0xFF	; 255
    23be:	fc 01       	movw	r30, r24
    23c0:	11 82       	std	Z+1, r1	; 0x01
    23c2:	10 82       	st	Z, r1

	ack->header.nwkFcf.security = frame->header.nwkFcf.security;
    23c4:	8d 81       	ldd	r24, Y+5	; 0x05
    23c6:	9e 81       	ldd	r25, Y+6	; 0x06
    23c8:	fc 01       	movw	r30, r24
    23ca:	83 85       	ldd	r24, Z+11	; 0x0b
    23cc:	81 fb       	bst	r24, 1
    23ce:	22 27       	eor	r18, r18
    23d0:	20 f9       	bld	r18, 0
    23d2:	89 81       	ldd	r24, Y+1	; 0x01
    23d4:	9a 81       	ldd	r25, Y+2	; 0x02
    23d6:	21 70       	andi	r18, 0x01	; 1
    23d8:	22 0f       	add	r18, r18
    23da:	fc 01       	movw	r30, r24
    23dc:	33 85       	ldd	r19, Z+11	; 0x0b
    23de:	3d 7f       	andi	r19, 0xFD	; 253
    23e0:	23 2b       	or	r18, r19
    23e2:	fc 01       	movw	r30, r24
    23e4:	23 87       	std	Z+11, r18	; 0x0b
	ack->header.nwkDstAddr = frame->header.nwkSrcAddr;
    23e6:	8d 81       	ldd	r24, Y+5	; 0x05
    23e8:	9e 81       	ldd	r25, Y+6	; 0x06
    23ea:	fc 01       	movw	r30, r24
    23ec:	25 85       	ldd	r18, Z+13	; 0x0d
    23ee:	36 85       	ldd	r19, Z+14	; 0x0e
    23f0:	89 81       	ldd	r24, Y+1	; 0x01
    23f2:	9a 81       	ldd	r25, Y+2	; 0x02
    23f4:	fc 01       	movw	r30, r24
    23f6:	30 8b       	std	Z+16, r19	; 0x10
    23f8:	27 87       	std	Z+15, r18	; 0x0f

	command = (NwkCommandAck_t *)ack->payload;
    23fa:	89 81       	ldd	r24, Y+1	; 0x01
    23fc:	9a 81       	ldd	r25, Y+2	; 0x02
    23fe:	8f 57       	subi	r24, 0x7F	; 127
    2400:	9f 4f       	sbci	r25, 0xFF	; 255
    2402:	fc 01       	movw	r30, r24
    2404:	80 81       	ld	r24, Z
    2406:	91 81       	ldd	r25, Z+1	; 0x01
    2408:	9c 83       	std	Y+4, r25	; 0x04
    240a:	8b 83       	std	Y+3, r24	; 0x03
	command->id = NWK_COMMAND_ACK;
    240c:	8b 81       	ldd	r24, Y+3	; 0x03
    240e:	9c 81       	ldd	r25, Y+4	; 0x04
    2410:	fc 01       	movw	r30, r24
    2412:	10 82       	st	Z, r1
	command->control = nwkRxAckControl;
    2414:	20 91 06 0f 	lds	r18, 0x0F06	; 0x800f06 <nwkRxAckControl>
    2418:	8b 81       	ldd	r24, Y+3	; 0x03
    241a:	9c 81       	ldd	r25, Y+4	; 0x04
    241c:	fc 01       	movw	r30, r24
    241e:	22 83       	std	Z+2, r18	; 0x02
	command->seq = frame->header.nwkSeq;
    2420:	8d 81       	ldd	r24, Y+5	; 0x05
    2422:	9e 81       	ldd	r25, Y+6	; 0x06
    2424:	fc 01       	movw	r30, r24
    2426:	24 85       	ldd	r18, Z+12	; 0x0c
    2428:	8b 81       	ldd	r24, Y+3	; 0x03
    242a:	9c 81       	ldd	r25, Y+4	; 0x04
    242c:	fc 01       	movw	r30, r24
    242e:	21 83       	std	Z+1, r18	; 0x01

	nwkTxFrame(ack);
    2430:	89 81       	ldd	r24, Y+1	; 0x01
    2432:	9a 81       	ldd	r25, Y+2	; 0x02
    2434:	0e 94 98 19 	call	0x3330	; 0x3330 <nwkTxFrame>
    2438:	01 c0       	rjmp	.+2      	; 0x243c <nwkRxSendAck+0xfc>
{
	NwkFrame_t *ack;
	NwkCommandAck_t *command;

	if (NULL == (ack = nwkFrameAlloc())) {
		return;
    243a:	00 00       	nop
	command->id = NWK_COMMAND_ACK;
	command->control = nwkRxAckControl;
	command->seq = frame->header.nwkSeq;

	nwkTxFrame(ack);
}
    243c:	26 96       	adiw	r28, 0x06	; 6
    243e:	0f b6       	in	r0, 0x3f	; 63
    2440:	f8 94       	cli
    2442:	de bf       	out	0x3e, r29	; 62
    2444:	0f be       	out	0x3f, r0	; 63
    2446:	cd bf       	out	0x3d, r28	; 61
    2448:	df 91       	pop	r29
    244a:	cf 91       	pop	r28
    244c:	08 95       	ret

0000244e <NWK_SetAckControl>:

/*************************************************************************//**
*****************************************************************************/
void NWK_SetAckControl(uint8_t control)
{
    244e:	cf 93       	push	r28
    2450:	df 93       	push	r29
    2452:	1f 92       	push	r1
    2454:	cd b7       	in	r28, 0x3d	; 61
    2456:	de b7       	in	r29, 0x3e	; 62
    2458:	89 83       	std	Y+1, r24	; 0x01
	nwkRxAckControl = control;
    245a:	89 81       	ldd	r24, Y+1	; 0x01
    245c:	80 93 06 0f 	sts	0x0F06, r24	; 0x800f06 <nwkRxAckControl>
}
    2460:	00 00       	nop
    2462:	0f 90       	pop	r0
    2464:	df 91       	pop	r29
    2466:	cf 91       	pop	r28
    2468:	08 95       	ret

0000246a <nwkRxDuplicateRejectionTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
    246a:	cf 93       	push	r28
    246c:	df 93       	push	r29
    246e:	00 d0       	rcall	.+0      	; 0x2470 <nwkRxDuplicateRejectionTimerHandler+0x6>
    2470:	00 d0       	rcall	.+0      	; 0x2472 <nwkRxDuplicateRejectionTimerHandler+0x8>
    2472:	cd b7       	in	r28, 0x3d	; 61
    2474:	de b7       	in	r29, 0x3e	; 62
    2476:	9c 83       	std	Y+4, r25	; 0x04
    2478:	8b 83       	std	Y+3, r24	; 0x03
	bool restart = false;
    247a:	19 82       	std	Y+1, r1	; 0x01

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    247c:	1a 82       	std	Y+2, r1	; 0x02
    247e:	30 c0       	rjmp	.+96     	; 0x24e0 <nwkRxDuplicateRejectionTimerHandler+0x76>
		if (nwkRxDuplicateRejectionTable[i].ttl) {
    2480:	8a 81       	ldd	r24, Y+2	; 0x02
    2482:	28 2f       	mov	r18, r24
    2484:	30 e0       	ldi	r19, 0x00	; 0
    2486:	c9 01       	movw	r24, r18
    2488:	88 0f       	add	r24, r24
    248a:	99 1f       	adc	r25, r25
    248c:	88 0f       	add	r24, r24
    248e:	99 1f       	adc	r25, r25
    2490:	82 0f       	add	r24, r18
    2492:	93 1f       	adc	r25, r19
    2494:	80 5f       	subi	r24, 0xF0	; 240
    2496:	91 4f       	sbci	r25, 0xF1	; 241
    2498:	fc 01       	movw	r30, r24
    249a:	80 81       	ld	r24, Z
    249c:	88 23       	and	r24, r24
    249e:	e9 f0       	breq	.+58     	; 0x24da <nwkRxDuplicateRejectionTimerHandler+0x70>
			nwkRxDuplicateRejectionTable[i].ttl--;
    24a0:	8a 81       	ldd	r24, Y+2	; 0x02
    24a2:	28 2f       	mov	r18, r24
    24a4:	30 e0       	ldi	r19, 0x00	; 0
    24a6:	c9 01       	movw	r24, r18
    24a8:	88 0f       	add	r24, r24
    24aa:	99 1f       	adc	r25, r25
    24ac:	88 0f       	add	r24, r24
    24ae:	99 1f       	adc	r25, r25
    24b0:	82 0f       	add	r24, r18
    24b2:	93 1f       	adc	r25, r19
    24b4:	80 5f       	subi	r24, 0xF0	; 240
    24b6:	91 4f       	sbci	r25, 0xF1	; 241
    24b8:	fc 01       	movw	r30, r24
    24ba:	80 81       	ld	r24, Z
    24bc:	4f ef       	ldi	r20, 0xFF	; 255
    24be:	48 0f       	add	r20, r24
    24c0:	c9 01       	movw	r24, r18
    24c2:	88 0f       	add	r24, r24
    24c4:	99 1f       	adc	r25, r25
    24c6:	88 0f       	add	r24, r24
    24c8:	99 1f       	adc	r25, r25
    24ca:	82 0f       	add	r24, r18
    24cc:	93 1f       	adc	r25, r19
    24ce:	80 5f       	subi	r24, 0xF0	; 240
    24d0:	91 4f       	sbci	r25, 0xF1	; 241
    24d2:	fc 01       	movw	r30, r24
    24d4:	40 83       	st	Z, r20
			restart = true;
    24d6:	81 e0       	ldi	r24, 0x01	; 1
    24d8:	89 83       	std	Y+1, r24	; 0x01
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
	bool restart = false;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    24da:	8a 81       	ldd	r24, Y+2	; 0x02
    24dc:	8f 5f       	subi	r24, 0xFF	; 255
    24de:	8a 83       	std	Y+2, r24	; 0x02
    24e0:	8a 81       	ldd	r24, Y+2	; 0x02
    24e2:	82 33       	cpi	r24, 0x32	; 50
    24e4:	68 f2       	brcs	.-102    	; 0x2480 <nwkRxDuplicateRejectionTimerHandler+0x16>
			nwkRxDuplicateRejectionTable[i].ttl--;
			restart = true;
		}
	}

	if (restart) {
    24e6:	89 81       	ldd	r24, Y+1	; 0x01
    24e8:	88 23       	and	r24, r24
    24ea:	21 f0       	breq	.+8      	; 0x24f4 <nwkRxDuplicateRejectionTimerHandler+0x8a>
		SYS_TimerStart(timer);
    24ec:	8b 81       	ldd	r24, Y+3	; 0x03
    24ee:	9c 81       	ldd	r25, Y+4	; 0x04
    24f0:	0e 94 98 21 	call	0x4330	; 0x4330 <SYS_TimerStart>
	}
}
    24f4:	00 00       	nop
    24f6:	0f 90       	pop	r0
    24f8:	0f 90       	pop	r0
    24fa:	0f 90       	pop	r0
    24fc:	0f 90       	pop	r0
    24fe:	df 91       	pop	r29
    2500:	cf 91       	pop	r28
    2502:	08 95       	ret

00002504 <nwkRxRejectDuplicate>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
    2504:	cf 93       	push	r28
    2506:	df 93       	push	r29
    2508:	cd b7       	in	r28, 0x3d	; 61
    250a:	de b7       	in	r29, 0x3e	; 62
    250c:	29 97       	sbiw	r28, 0x09	; 9
    250e:	0f b6       	in	r0, 0x3f	; 63
    2510:	f8 94       	cli
    2512:	de bf       	out	0x3e, r29	; 62
    2514:	0f be       	out	0x3f, r0	; 63
    2516:	cd bf       	out	0x3d, r28	; 61
    2518:	99 87       	std	Y+9, r25	; 0x09
    251a:	88 87       	std	Y+8, r24	; 0x08
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;
    251c:	1a 82       	std	Y+2, r1	; 0x02
    251e:	19 82       	std	Y+1, r1	; 0x01

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    2520:	1b 82       	std	Y+3, r1	; 0x03
    2522:	90 c0       	rjmp	.+288    	; 0x2644 <nwkRxRejectDuplicate+0x140>
		entry = &nwkRxDuplicateRejectionTable[i];
    2524:	8b 81       	ldd	r24, Y+3	; 0x03
    2526:	28 2f       	mov	r18, r24
    2528:	30 e0       	ldi	r19, 0x00	; 0
    252a:	c9 01       	movw	r24, r18
    252c:	88 0f       	add	r24, r24
    252e:	99 1f       	adc	r25, r25
    2530:	88 0f       	add	r24, r24
    2532:	99 1f       	adc	r25, r25
    2534:	82 0f       	add	r24, r18
    2536:	93 1f       	adc	r25, r19
    2538:	84 5f       	subi	r24, 0xF4	; 244
    253a:	91 4f       	sbci	r25, 0xF1	; 241
    253c:	9d 83       	std	Y+5, r25	; 0x05
    253e:	8c 83       	std	Y+4, r24	; 0x04

		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    2540:	8c 81       	ldd	r24, Y+4	; 0x04
    2542:	9d 81       	ldd	r25, Y+5	; 0x05
    2544:	fc 01       	movw	r30, r24
    2546:	84 81       	ldd	r24, Z+4	; 0x04
    2548:	88 23       	and	r24, r24
    254a:	09 f4       	brne	.+2      	; 0x254e <nwkRxRejectDuplicate+0x4a>
    254c:	6e c0       	rjmp	.+220    	; 0x262a <nwkRxRejectDuplicate+0x126>
    254e:	88 85       	ldd	r24, Y+8	; 0x08
    2550:	99 85       	ldd	r25, Y+9	; 0x09
    2552:	fc 01       	movw	r30, r24
    2554:	23 85       	ldd	r18, Z+11	; 0x0b
    2556:	34 85       	ldd	r19, Z+12	; 0x0c
    2558:	8c 81       	ldd	r24, Y+4	; 0x04
    255a:	9d 81       	ldd	r25, Y+5	; 0x05
    255c:	fc 01       	movw	r30, r24
    255e:	80 81       	ld	r24, Z
    2560:	91 81       	ldd	r25, Z+1	; 0x01
    2562:	28 17       	cp	r18, r24
    2564:	39 07       	cpc	r19, r25
    2566:	09 f0       	breq	.+2      	; 0x256a <nwkRxRejectDuplicate+0x66>
    2568:	60 c0       	rjmp	.+192    	; 0x262a <nwkRxRejectDuplicate+0x126>
			uint8_t diff = (int8_t)entry->seq - header->nwkSeq;
    256a:	8c 81       	ldd	r24, Y+4	; 0x04
    256c:	9d 81       	ldd	r25, Y+5	; 0x05
    256e:	fc 01       	movw	r30, r24
    2570:	22 81       	ldd	r18, Z+2	; 0x02
    2572:	88 85       	ldd	r24, Y+8	; 0x08
    2574:	99 85       	ldd	r25, Y+9	; 0x09
    2576:	fc 01       	movw	r30, r24
    2578:	82 85       	ldd	r24, Z+10	; 0x0a
    257a:	f2 2f       	mov	r31, r18
    257c:	f8 1b       	sub	r31, r24
    257e:	8f 2f       	mov	r24, r31
    2580:	8e 83       	std	Y+6, r24	; 0x06

			if (diff < 8) {
    2582:	8e 81       	ldd	r24, Y+6	; 0x06
    2584:	88 30       	cpi	r24, 0x08	; 8
    2586:	58 f5       	brcc	.+86     	; 0x25de <nwkRxRejectDuplicate+0xda>
				if (entry->mask & (1 << diff)) {
    2588:	8c 81       	ldd	r24, Y+4	; 0x04
    258a:	9d 81       	ldd	r25, Y+5	; 0x05
    258c:	fc 01       	movw	r30, r24
    258e:	83 81       	ldd	r24, Z+3	; 0x03
    2590:	88 2f       	mov	r24, r24
    2592:	90 e0       	ldi	r25, 0x00	; 0
    2594:	2e 81       	ldd	r18, Y+6	; 0x06
    2596:	22 2f       	mov	r18, r18
    2598:	30 e0       	ldi	r19, 0x00	; 0
    259a:	02 c0       	rjmp	.+4      	; 0x25a0 <nwkRxRejectDuplicate+0x9c>
    259c:	95 95       	asr	r25
    259e:	87 95       	ror	r24
    25a0:	2a 95       	dec	r18
    25a2:	e2 f7       	brpl	.-8      	; 0x259c <nwkRxRejectDuplicate+0x98>
    25a4:	81 70       	andi	r24, 0x01	; 1
    25a6:	99 27       	eor	r25, r25
    25a8:	89 2b       	or	r24, r25
    25aa:	11 f0       	breq	.+4      	; 0x25b0 <nwkRxRejectDuplicate+0xac>
								header->nwkDstAddr,
								header->nwkFcf.multicast);
					}

	#endif
					return true;
    25ac:	81 e0       	ldi	r24, 0x01	; 1
    25ae:	75 c0       	rjmp	.+234    	; 0x269a <nwkRxRejectDuplicate+0x196>
				}

				entry->mask |= (1 << diff);
    25b0:	8c 81       	ldd	r24, Y+4	; 0x04
    25b2:	9d 81       	ldd	r25, Y+5	; 0x05
    25b4:	fc 01       	movw	r30, r24
    25b6:	83 81       	ldd	r24, Z+3	; 0x03
    25b8:	48 2f       	mov	r20, r24
    25ba:	8e 81       	ldd	r24, Y+6	; 0x06
    25bc:	28 2f       	mov	r18, r24
    25be:	30 e0       	ldi	r19, 0x00	; 0
    25c0:	81 e0       	ldi	r24, 0x01	; 1
    25c2:	90 e0       	ldi	r25, 0x00	; 0
    25c4:	02 c0       	rjmp	.+4      	; 0x25ca <nwkRxRejectDuplicate+0xc6>
    25c6:	88 0f       	add	r24, r24
    25c8:	99 1f       	adc	r25, r25
    25ca:	2a 95       	dec	r18
    25cc:	e2 f7       	brpl	.-8      	; 0x25c6 <nwkRxRejectDuplicate+0xc2>
    25ce:	84 2b       	or	r24, r20
    25d0:	28 2f       	mov	r18, r24
    25d2:	8c 81       	ldd	r24, Y+4	; 0x04
    25d4:	9d 81       	ldd	r25, Y+5	; 0x05
    25d6:	fc 01       	movw	r30, r24
    25d8:	23 83       	std	Z+3, r18	; 0x03
				return false;
    25da:	80 e0       	ldi	r24, 0x00	; 0
    25dc:	5e c0       	rjmp	.+188    	; 0x269a <nwkRxRejectDuplicate+0x196>
			} else {
				uint8_t shift = -(int8_t)diff;
    25de:	8e 81       	ldd	r24, Y+6	; 0x06
    25e0:	81 95       	neg	r24
    25e2:	8f 83       	std	Y+7, r24	; 0x07

				entry->seq = header->nwkSeq;
    25e4:	88 85       	ldd	r24, Y+8	; 0x08
    25e6:	99 85       	ldd	r25, Y+9	; 0x09
    25e8:	fc 01       	movw	r30, r24
    25ea:	22 85       	ldd	r18, Z+10	; 0x0a
    25ec:	8c 81       	ldd	r24, Y+4	; 0x04
    25ee:	9d 81       	ldd	r25, Y+5	; 0x05
    25f0:	fc 01       	movw	r30, r24
    25f2:	22 83       	std	Z+2, r18	; 0x02
				entry->mask = (entry->mask << shift) | 1;
    25f4:	8c 81       	ldd	r24, Y+4	; 0x04
    25f6:	9d 81       	ldd	r25, Y+5	; 0x05
    25f8:	fc 01       	movw	r30, r24
    25fa:	83 81       	ldd	r24, Z+3	; 0x03
    25fc:	88 2f       	mov	r24, r24
    25fe:	90 e0       	ldi	r25, 0x00	; 0
    2600:	2f 81       	ldd	r18, Y+7	; 0x07
    2602:	22 2f       	mov	r18, r18
    2604:	30 e0       	ldi	r19, 0x00	; 0
    2606:	02 c0       	rjmp	.+4      	; 0x260c <nwkRxRejectDuplicate+0x108>
    2608:	88 0f       	add	r24, r24
    260a:	99 1f       	adc	r25, r25
    260c:	2a 95       	dec	r18
    260e:	e2 f7       	brpl	.-8      	; 0x2608 <nwkRxRejectDuplicate+0x104>
    2610:	81 60       	ori	r24, 0x01	; 1
    2612:	28 2f       	mov	r18, r24
    2614:	8c 81       	ldd	r24, Y+4	; 0x04
    2616:	9d 81       	ldd	r25, Y+5	; 0x05
    2618:	fc 01       	movw	r30, r24
    261a:	23 83       	std	Z+3, r18	; 0x03
				entry->ttl = DUPLICATE_REJECTION_TTL;
    261c:	8c 81       	ldd	r24, Y+4	; 0x04
    261e:	9d 81       	ldd	r25, Y+5	; 0x05
    2620:	25 e1       	ldi	r18, 0x15	; 21
    2622:	fc 01       	movw	r30, r24
    2624:	24 83       	std	Z+4, r18	; 0x04
				return false;
    2626:	80 e0       	ldi	r24, 0x00	; 0
    2628:	38 c0       	rjmp	.+112    	; 0x269a <nwkRxRejectDuplicate+0x196>
			}
		}

		if (0 == entry->ttl) {
    262a:	8c 81       	ldd	r24, Y+4	; 0x04
    262c:	9d 81       	ldd	r25, Y+5	; 0x05
    262e:	fc 01       	movw	r30, r24
    2630:	84 81       	ldd	r24, Z+4	; 0x04
    2632:	88 23       	and	r24, r24
    2634:	21 f4       	brne	.+8      	; 0x263e <nwkRxRejectDuplicate+0x13a>
			freeEntry = entry;
    2636:	8c 81       	ldd	r24, Y+4	; 0x04
    2638:	9d 81       	ldd	r25, Y+5	; 0x05
    263a:	9a 83       	std	Y+2, r25	; 0x02
    263c:	89 83       	std	Y+1, r24	; 0x01
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    263e:	8b 81       	ldd	r24, Y+3	; 0x03
    2640:	8f 5f       	subi	r24, 0xFF	; 255
    2642:	8b 83       	std	Y+3, r24	; 0x03
    2644:	8b 81       	ldd	r24, Y+3	; 0x03
    2646:	82 33       	cpi	r24, 0x32	; 50
    2648:	08 f4       	brcc	.+2      	; 0x264c <nwkRxRejectDuplicate+0x148>
    264a:	6c cf       	rjmp	.-296    	; 0x2524 <nwkRxRejectDuplicate+0x20>
		if (0 == entry->ttl) {
			freeEntry = entry;
		}
	}

	if (NULL == freeEntry) {
    264c:	89 81       	ldd	r24, Y+1	; 0x01
    264e:	9a 81       	ldd	r25, Y+2	; 0x02
    2650:	89 2b       	or	r24, r25
    2652:	11 f4       	brne	.+4      	; 0x2658 <nwkRxRejectDuplicate+0x154>
		return true;
    2654:	81 e0       	ldi	r24, 0x01	; 1
    2656:	21 c0       	rjmp	.+66     	; 0x269a <nwkRxRejectDuplicate+0x196>
	}

	freeEntry->src = header->nwkSrcAddr;
    2658:	88 85       	ldd	r24, Y+8	; 0x08
    265a:	99 85       	ldd	r25, Y+9	; 0x09
    265c:	fc 01       	movw	r30, r24
    265e:	23 85       	ldd	r18, Z+11	; 0x0b
    2660:	34 85       	ldd	r19, Z+12	; 0x0c
    2662:	89 81       	ldd	r24, Y+1	; 0x01
    2664:	9a 81       	ldd	r25, Y+2	; 0x02
    2666:	fc 01       	movw	r30, r24
    2668:	31 83       	std	Z+1, r19	; 0x01
    266a:	20 83       	st	Z, r18
	freeEntry->seq = header->nwkSeq;
    266c:	88 85       	ldd	r24, Y+8	; 0x08
    266e:	99 85       	ldd	r25, Y+9	; 0x09
    2670:	fc 01       	movw	r30, r24
    2672:	22 85       	ldd	r18, Z+10	; 0x0a
    2674:	89 81       	ldd	r24, Y+1	; 0x01
    2676:	9a 81       	ldd	r25, Y+2	; 0x02
    2678:	fc 01       	movw	r30, r24
    267a:	22 83       	std	Z+2, r18	; 0x02
	freeEntry->mask = 1;
    267c:	89 81       	ldd	r24, Y+1	; 0x01
    267e:	9a 81       	ldd	r25, Y+2	; 0x02
    2680:	21 e0       	ldi	r18, 0x01	; 1
    2682:	fc 01       	movw	r30, r24
    2684:	23 83       	std	Z+3, r18	; 0x03
	freeEntry->ttl = DUPLICATE_REJECTION_TTL;
    2686:	89 81       	ldd	r24, Y+1	; 0x01
    2688:	9a 81       	ldd	r25, Y+2	; 0x02
    268a:	25 e1       	ldi	r18, 0x15	; 21
    268c:	fc 01       	movw	r30, r24
    268e:	24 83       	std	Z+4, r18	; 0x04

	SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    2690:	87 e0       	ldi	r24, 0x07	; 7
    2692:	9f e0       	ldi	r25, 0x0F	; 15
    2694:	0e 94 98 21 	call	0x4330	; 0x4330 <SYS_TimerStart>

	return false;
    2698:	80 e0       	ldi	r24, 0x00	; 0
}
    269a:	29 96       	adiw	r28, 0x09	; 9
    269c:	0f b6       	in	r0, 0x3f	; 63
    269e:	f8 94       	cli
    26a0:	de bf       	out	0x3e, r29	; 62
    26a2:	0f be       	out	0x3f, r0	; 63
    26a4:	cd bf       	out	0x3d, r28	; 61
    26a6:	df 91       	pop	r29
    26a8:	cf 91       	pop	r28
    26aa:	08 95       	ret

000026ac <nwkRxSeriveDataInd>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxSeriveDataInd(NWK_DataInd_t *ind)
{
    26ac:	cf 93       	push	r28
    26ae:	df 93       	push	r29
    26b0:	00 d0       	rcall	.+0      	; 0x26b2 <nwkRxSeriveDataInd+0x6>
    26b2:	cd b7       	in	r28, 0x3d	; 61
    26b4:	de b7       	in	r29, 0x3e	; 62
    26b6:	9a 83       	std	Y+2, r25	; 0x02
    26b8:	89 83       	std	Y+1, r24	; 0x01
		return false;
	}

#endif

	if (ind->size < 1) {
    26ba:	89 81       	ldd	r24, Y+1	; 0x01
    26bc:	9a 81       	ldd	r25, Y+2	; 0x02
    26be:	fc 01       	movw	r30, r24
    26c0:	82 85       	ldd	r24, Z+10	; 0x0a
    26c2:	88 23       	and	r24, r24
    26c4:	11 f4       	brne	.+4      	; 0x26ca <nwkRxSeriveDataInd+0x1e>
		return false;
    26c6:	80 e0       	ldi	r24, 0x00	; 0
    26c8:	11 c0       	rjmp	.+34     	; 0x26ec <nwkRxSeriveDataInd+0x40>
	}

	switch (ind->data[0]) {
    26ca:	89 81       	ldd	r24, Y+1	; 0x01
    26cc:	9a 81       	ldd	r25, Y+2	; 0x02
    26ce:	fc 01       	movw	r30, r24
    26d0:	80 85       	ldd	r24, Z+8	; 0x08
    26d2:	91 85       	ldd	r25, Z+9	; 0x09
    26d4:	fc 01       	movw	r30, r24
    26d6:	80 81       	ld	r24, Z
    26d8:	88 2f       	mov	r24, r24
    26da:	90 e0       	ldi	r25, 0x00	; 0
    26dc:	89 2b       	or	r24, r25
    26de:	29 f4       	brne	.+10     	; 0x26ea <nwkRxSeriveDataInd+0x3e>
	case NWK_COMMAND_ACK:
		return nwkTxAckReceived(ind);
    26e0:	89 81       	ldd	r24, Y+1	; 0x01
    26e2:	9a 81       	ldd	r25, Y+2	; 0x02
    26e4:	0e 94 be 1a 	call	0x357c	; 0x357c <nwkTxAckReceived>
    26e8:	01 c0       	rjmp	.+2      	; 0x26ec <nwkRxSeriveDataInd+0x40>
		return nwkRouteDiscoveryReplyReceived(ind);

#endif

	default:
		return false;
    26ea:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    26ec:	0f 90       	pop	r0
    26ee:	0f 90       	pop	r0
    26f0:	df 91       	pop	r29
    26f2:	cf 91       	pop	r28
    26f4:	08 95       	ret

000026f6 <nwkRxHandleReceivedFrame>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRxHandleReceivedFrame(NwkFrame_t *frame)
{
    26f6:	cf 93       	push	r28
    26f8:	df 93       	push	r29
    26fa:	cd b7       	in	r28, 0x3d	; 61
    26fc:	de b7       	in	r29, 0x3e	; 62
    26fe:	28 97       	sbiw	r28, 0x08	; 8
    2700:	0f b6       	in	r0, 0x3f	; 63
    2702:	f8 94       	cli
    2704:	de bf       	out	0x3e, r29	; 62
    2706:	0f be       	out	0x3f, r0	; 63
    2708:	cd bf       	out	0x3d, r28	; 61
    270a:	98 87       	std	Y+8, r25	; 0x08
    270c:	8f 83       	std	Y+7, r24	; 0x07
	NwkFrameHeader_t *header = &frame->header;
    270e:	8f 81       	ldd	r24, Y+7	; 0x07
    2710:	98 85       	ldd	r25, Y+8	; 0x08
    2712:	02 96       	adiw	r24, 0x02	; 2
    2714:	9b 83       	std	Y+3, r25	; 0x03
    2716:	8a 83       	std	Y+2, r24	; 0x02

	frame->state = NWK_RX_STATE_FINISH;
    2718:	8f 81       	ldd	r24, Y+7	; 0x07
    271a:	98 85       	ldd	r25, Y+8	; 0x08
    271c:	24 e2       	ldi	r18, 0x24	; 36
    271e:	fc 01       	movw	r30, r24
    2720:	20 83       	st	Z, r18

#ifndef NWK_ENABLE_SECURITY
	if (header->nwkFcf.security) {
    2722:	8a 81       	ldd	r24, Y+2	; 0x02
    2724:	9b 81       	ldd	r25, Y+3	; 0x03
    2726:	fc 01       	movw	r30, r24
    2728:	81 85       	ldd	r24, Z+9	; 0x09
    272a:	82 70       	andi	r24, 0x02	; 2
    272c:	88 23       	and	r24, r24
    272e:	09 f0       	breq	.+2      	; 0x2732 <nwkRxHandleReceivedFrame+0x3c>
    2730:	3b c1       	rjmp	.+630    	; 0x29a8 <nwkRxHandleReceivedFrame+0x2b2>
	}

#endif

#ifdef NWK_ENABLE_MULTICAST
	if (header->nwkFcf.multicast && header->nwkFcf.ackRequest) {
    2732:	8a 81       	ldd	r24, Y+2	; 0x02
    2734:	9b 81       	ldd	r25, Y+3	; 0x03
    2736:	fc 01       	movw	r30, r24
    2738:	81 85       	ldd	r24, Z+9	; 0x09
    273a:	88 70       	andi	r24, 0x08	; 8
    273c:	88 23       	and	r24, r24
    273e:	41 f0       	breq	.+16     	; 0x2750 <nwkRxHandleReceivedFrame+0x5a>
    2740:	8a 81       	ldd	r24, Y+2	; 0x02
    2742:	9b 81       	ldd	r25, Y+3	; 0x03
    2744:	fc 01       	movw	r30, r24
    2746:	81 85       	ldd	r24, Z+9	; 0x09
    2748:	81 70       	andi	r24, 0x01	; 1
    274a:	88 23       	and	r24, r24
    274c:	09 f0       	breq	.+2      	; 0x2750 <nwkRxHandleReceivedFrame+0x5a>
    274e:	2e c1       	rjmp	.+604    	; 0x29ac <nwkRxHandleReceivedFrame+0x2b6>
		return;
	}

#endif

	if (NWK_BROADCAST_PANID == header->macDstPanId)
    2750:	8a 81       	ldd	r24, Y+2	; 0x02
    2752:	9b 81       	ldd	r25, Y+3	; 0x03
    2754:	fc 01       	movw	r30, r24
    2756:	83 81       	ldd	r24, Z+3	; 0x03
    2758:	94 81       	ldd	r25, Z+4	; 0x04
    275a:	01 96       	adiw	r24, 0x01	; 1
    275c:	d1 f4       	brne	.+52     	; 0x2792 <nwkRxHandleReceivedFrame+0x9c>
	{
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR == header->nwkDstAddr)
    275e:	20 91 c3 11 	lds	r18, 0x11C3	; 0x8011c3 <nwkIb>
    2762:	30 91 c4 11 	lds	r19, 0x11C4	; 0x8011c4 <nwkIb+0x1>
    2766:	8a 81       	ldd	r24, Y+2	; 0x02
    2768:	9b 81       	ldd	r25, Y+3	; 0x03
    276a:	fc 01       	movw	r30, r24
    276c:	85 85       	ldd	r24, Z+13	; 0x0d
    276e:	96 85       	ldd	r25, Z+14	; 0x0e
    2770:	28 17       	cp	r18, r24
    2772:	39 07       	cpc	r19, r25
    2774:	41 f0       	breq	.+16     	; 0x2786 <nwkRxHandleReceivedFrame+0x90>
    2776:	8a 81       	ldd	r24, Y+2	; 0x02
    2778:	9b 81       	ldd	r25, Y+3	; 0x03
    277a:	fc 01       	movw	r30, r24
    277c:	85 85       	ldd	r24, Z+13	; 0x0d
    277e:	96 85       	ldd	r25, Z+14	; 0x0e
    2780:	01 96       	adiw	r24, 0x01	; 1
    2782:	09 f0       	breq	.+2      	; 0x2786 <nwkRxHandleReceivedFrame+0x90>
    2784:	15 c1       	rjmp	.+554    	; 0x29b0 <nwkRxHandleReceivedFrame+0x2ba>
			{
				frame->state = NWK_RX_STATE_DECRYPT;
			}
			else
#endif
			frame->state = NWK_RX_STATE_INDICATE;
    2786:	8f 81       	ldd	r24, Y+7	; 0x07
    2788:	98 85       	ldd	r25, Y+8	; 0x08
    278a:	22 e2       	ldi	r18, 0x22	; 34
    278c:	fc 01       	movw	r30, r24
    278e:	20 83       	st	Z, r18
		}

		return;
    2790:	0f c1       	rjmp	.+542    	; 0x29b0 <nwkRxHandleReceivedFrame+0x2ba>
		return;
	}

#endif

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr && header->nwkFcf.ackRequest)
    2792:	8a 81       	ldd	r24, Y+2	; 0x02
    2794:	9b 81       	ldd	r25, Y+3	; 0x03
    2796:	fc 01       	movw	r30, r24
    2798:	85 85       	ldd	r24, Z+13	; 0x0d
    279a:	96 85       	ldd	r25, Z+14	; 0x0e
    279c:	01 96       	adiw	r24, 0x01	; 1
    279e:	41 f4       	brne	.+16     	; 0x27b0 <nwkRxHandleReceivedFrame+0xba>
    27a0:	8a 81       	ldd	r24, Y+2	; 0x02
    27a2:	9b 81       	ldd	r25, Y+3	; 0x03
    27a4:	fc 01       	movw	r30, r24
    27a6:	81 85       	ldd	r24, Z+9	; 0x09
    27a8:	81 70       	andi	r24, 0x01	; 1
    27aa:	88 23       	and	r24, r24
    27ac:	09 f0       	breq	.+2      	; 0x27b0 <nwkRxHandleReceivedFrame+0xba>
    27ae:	02 c1       	rjmp	.+516    	; 0x29b4 <nwkRxHandleReceivedFrame+0x2be>
	{
		return;
	}

	if (nwkIb.addr == header->nwkSrcAddr)
    27b0:	20 91 c3 11 	lds	r18, 0x11C3	; 0x8011c3 <nwkIb>
    27b4:	30 91 c4 11 	lds	r19, 0x11C4	; 0x8011c4 <nwkIb+0x1>
    27b8:	8a 81       	ldd	r24, Y+2	; 0x02
    27ba:	9b 81       	ldd	r25, Y+3	; 0x03
    27bc:	fc 01       	movw	r30, r24
    27be:	83 85       	ldd	r24, Z+11	; 0x0b
    27c0:	94 85       	ldd	r25, Z+12	; 0x0c
    27c2:	28 17       	cp	r18, r24
    27c4:	39 07       	cpc	r19, r25
    27c6:	09 f4       	brne	.+2      	; 0x27ca <nwkRxHandleReceivedFrame+0xd4>
    27c8:	f7 c0       	rjmp	.+494    	; 0x29b8 <nwkRxHandleReceivedFrame+0x2c2>

#ifdef NWK_ENABLE_ROUTING
	nwkRouteFrameReceived(frame);
#endif

	if (nwkRxRejectDuplicate(header))
    27ca:	8a 81       	ldd	r24, Y+2	; 0x02
    27cc:	9b 81       	ldd	r25, Y+3	; 0x03
    27ce:	0e 94 82 12 	call	0x2504	; 0x2504 <nwkRxRejectDuplicate>
    27d2:	88 23       	and	r24, r24
    27d4:	09 f0       	breq	.+2      	; 0x27d8 <nwkRxHandleReceivedFrame+0xe2>
    27d6:	f2 c0       	rjmp	.+484    	; 0x29bc <nwkRxHandleReceivedFrame+0x2c6>
	{
		return;
	}

#ifdef NWK_ENABLE_MULTICAST
	if (header->nwkFcf.multicast) {
    27d8:	8a 81       	ldd	r24, Y+2	; 0x02
    27da:	9b 81       	ldd	r25, Y+3	; 0x03
    27dc:	fc 01       	movw	r30, r24
    27de:	81 85       	ldd	r24, Z+9	; 0x09
    27e0:	88 70       	andi	r24, 0x08	; 8
    27e2:	88 23       	and	r24, r24
    27e4:	09 f4       	brne	.+2      	; 0x27e8 <nwkRxHandleReceivedFrame+0xf2>
    27e6:	a9 c0       	rjmp	.+338    	; 0x293a <nwkRxHandleReceivedFrame+0x244>
		NwkFrameMulticastHeader_t *mcHeader
    27e8:	8f 81       	ldd	r24, Y+7	; 0x07
    27ea:	98 85       	ldd	r25, Y+8	; 0x08
    27ec:	8f 57       	subi	r24, 0x7F	; 127
    27ee:	9f 4f       	sbci	r25, 0xFF	; 255
    27f0:	fc 01       	movw	r30, r24
    27f2:	80 81       	ld	r24, Z
    27f4:	91 81       	ldd	r25, Z+1	; 0x01
    27f6:	9d 83       	std	Y+5, r25	; 0x05
    27f8:	8c 83       	std	Y+4, r24	; 0x04
			= (NwkFrameMulticastHeader_t *)frame->payload;
		bool member = NWK_GroupIsMember(header->nwkDstAddr);
    27fa:	8a 81       	ldd	r24, Y+2	; 0x02
    27fc:	9b 81       	ldd	r25, Y+3	; 0x03
    27fe:	fc 01       	movw	r30, r24
    2800:	85 85       	ldd	r24, Z+13	; 0x0d
    2802:	96 85       	ldd	r25, Z+14	; 0x0e
    2804:	0e 94 7c 0f 	call	0x1ef8	; 0x1ef8 <NWK_GroupIsMember>
    2808:	8e 83       	std	Y+6, r24	; 0x06
		bool broadcast = false;
    280a:	19 82       	std	Y+1, r1	; 0x01

		if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    280c:	8a 81       	ldd	r24, Y+2	; 0x02
    280e:	9b 81       	ldd	r25, Y+3	; 0x03
    2810:	fc 01       	movw	r30, r24
    2812:	85 81       	ldd	r24, Z+5	; 0x05
    2814:	96 81       	ldd	r25, Z+6	; 0x06
    2816:	01 96       	adiw	r24, 0x01	; 1
    2818:	09 f0       	breq	.+2      	; 0x281c <nwkRxHandleReceivedFrame+0x126>
    281a:	61 c0       	rjmp	.+194    	; 0x28de <nwkRxHandleReceivedFrame+0x1e8>
			if (member) {
    281c:	8e 81       	ldd	r24, Y+6	; 0x06
    281e:	88 23       	and	r24, r24
    2820:	79 f1       	breq	.+94     	; 0x2880 <nwkRxHandleReceivedFrame+0x18a>
				broadcast = mcHeader->memberRadius > 0;
    2822:	8c 81       	ldd	r24, Y+4	; 0x04
    2824:	9d 81       	ldd	r25, Y+5	; 0x05
    2826:	fc 01       	movw	r30, r24
    2828:	81 81       	ldd	r24, Z+1	; 0x01
    282a:	8f 70       	andi	r24, 0x0F	; 15
    282c:	88 2f       	mov	r24, r24
    282e:	90 e0       	ldi	r25, 0x00	; 0
    2830:	21 e0       	ldi	r18, 0x01	; 1
    2832:	18 16       	cp	r1, r24
    2834:	19 06       	cpc	r1, r25
    2836:	0c f0       	brlt	.+2      	; 0x283a <nwkRxHandleReceivedFrame+0x144>
    2838:	20 e0       	ldi	r18, 0x00	; 0
    283a:	29 83       	std	Y+1, r18	; 0x01
				mcHeader->memberRadius--;
    283c:	8c 81       	ldd	r24, Y+4	; 0x04
    283e:	9d 81       	ldd	r25, Y+5	; 0x05
    2840:	fc 01       	movw	r30, r24
    2842:	81 81       	ldd	r24, Z+1	; 0x01
    2844:	8f 70       	andi	r24, 0x0F	; 15
    2846:	2f e0       	ldi	r18, 0x0F	; 15
    2848:	28 0f       	add	r18, r24
    284a:	2f 70       	andi	r18, 0x0F	; 15
    284c:	8c 81       	ldd	r24, Y+4	; 0x04
    284e:	9d 81       	ldd	r25, Y+5	; 0x05
    2850:	2f 70       	andi	r18, 0x0F	; 15
    2852:	fc 01       	movw	r30, r24
    2854:	31 81       	ldd	r19, Z+1	; 0x01
    2856:	30 7f       	andi	r19, 0xF0	; 240
    2858:	23 2b       	or	r18, r19
    285a:	fc 01       	movw	r30, r24
    285c:	21 83       	std	Z+1, r18	; 0x01
				mcHeader->nonMemberRadius
					= mcHeader->maxNonMemberRadius;
    285e:	8c 81       	ldd	r24, Y+4	; 0x04
    2860:	9d 81       	ldd	r25, Y+5	; 0x05
    2862:	fc 01       	movw	r30, r24
    2864:	80 81       	ld	r24, Z
    2866:	28 2f       	mov	r18, r24
    2868:	22 95       	swap	r18
    286a:	2f 70       	andi	r18, 0x0F	; 15
    286c:	8c 81       	ldd	r24, Y+4	; 0x04
    286e:	9d 81       	ldd	r25, Y+5	; 0x05
    2870:	2f 70       	andi	r18, 0x0F	; 15
    2872:	fc 01       	movw	r30, r24
    2874:	30 81       	ld	r19, Z
    2876:	30 7f       	andi	r19, 0xF0	; 240
    2878:	23 2b       	or	r18, r19
    287a:	fc 01       	movw	r30, r24
    287c:	20 83       	st	Z, r18
    287e:	3b c0       	rjmp	.+118    	; 0x28f6 <nwkRxHandleReceivedFrame+0x200>
			} else {
				broadcast = mcHeader->nonMemberRadius > 0;
    2880:	8c 81       	ldd	r24, Y+4	; 0x04
    2882:	9d 81       	ldd	r25, Y+5	; 0x05
    2884:	fc 01       	movw	r30, r24
    2886:	80 81       	ld	r24, Z
    2888:	8f 70       	andi	r24, 0x0F	; 15
    288a:	88 2f       	mov	r24, r24
    288c:	90 e0       	ldi	r25, 0x00	; 0
    288e:	21 e0       	ldi	r18, 0x01	; 1
    2890:	18 16       	cp	r1, r24
    2892:	19 06       	cpc	r1, r25
    2894:	0c f0       	brlt	.+2      	; 0x2898 <nwkRxHandleReceivedFrame+0x1a2>
    2896:	20 e0       	ldi	r18, 0x00	; 0
    2898:	29 83       	std	Y+1, r18	; 0x01
				mcHeader->nonMemberRadius--;
    289a:	8c 81       	ldd	r24, Y+4	; 0x04
    289c:	9d 81       	ldd	r25, Y+5	; 0x05
    289e:	fc 01       	movw	r30, r24
    28a0:	80 81       	ld	r24, Z
    28a2:	8f 70       	andi	r24, 0x0F	; 15
    28a4:	2f e0       	ldi	r18, 0x0F	; 15
    28a6:	28 0f       	add	r18, r24
    28a8:	2f 70       	andi	r18, 0x0F	; 15
    28aa:	8c 81       	ldd	r24, Y+4	; 0x04
    28ac:	9d 81       	ldd	r25, Y+5	; 0x05
    28ae:	2f 70       	andi	r18, 0x0F	; 15
    28b0:	fc 01       	movw	r30, r24
    28b2:	30 81       	ld	r19, Z
    28b4:	30 7f       	andi	r19, 0xF0	; 240
    28b6:	23 2b       	or	r18, r19
    28b8:	fc 01       	movw	r30, r24
    28ba:	20 83       	st	Z, r18
				mcHeader->memberRadius
					= mcHeader->maxMemberRadius;
    28bc:	8c 81       	ldd	r24, Y+4	; 0x04
    28be:	9d 81       	ldd	r25, Y+5	; 0x05
    28c0:	fc 01       	movw	r30, r24
    28c2:	81 81       	ldd	r24, Z+1	; 0x01
    28c4:	28 2f       	mov	r18, r24
    28c6:	22 95       	swap	r18
    28c8:	2f 70       	andi	r18, 0x0F	; 15
    28ca:	8c 81       	ldd	r24, Y+4	; 0x04
    28cc:	9d 81       	ldd	r25, Y+5	; 0x05
    28ce:	2f 70       	andi	r18, 0x0F	; 15
    28d0:	fc 01       	movw	r30, r24
    28d2:	31 81       	ldd	r19, Z+1	; 0x01
    28d4:	30 7f       	andi	r19, 0xF0	; 240
    28d6:	23 2b       	or	r18, r19
    28d8:	fc 01       	movw	r30, r24
    28da:	21 83       	std	Z+1, r18	; 0x01
    28dc:	0c c0       	rjmp	.+24     	; 0x28f6 <nwkRxHandleReceivedFrame+0x200>
			}
		} else {
			if (member) {
    28de:	8e 81       	ldd	r24, Y+6	; 0x06
    28e0:	88 23       	and	r24, r24
    28e2:	49 f0       	breq	.+18     	; 0x28f6 <nwkRxHandleReceivedFrame+0x200>
				broadcast = true;
    28e4:	81 e0       	ldi	r24, 0x01	; 1
    28e6:	89 83       	std	Y+1, r24	; 0x01
				header->nwkFcf.linkLocal = 1;
    28e8:	8a 81       	ldd	r24, Y+2	; 0x02
    28ea:	9b 81       	ldd	r25, Y+3	; 0x03
    28ec:	fc 01       	movw	r30, r24
    28ee:	21 85       	ldd	r18, Z+9	; 0x09
    28f0:	24 60       	ori	r18, 0x04	; 4
    28f2:	fc 01       	movw	r30, r24
    28f4:	21 87       	std	Z+9, r18	; 0x09
				frame->state = NWK_RX_STATE_ROUTE;
			}
    #endif
		}

		if (broadcast) {
    28f6:	89 81       	ldd	r24, Y+1	; 0x01
    28f8:	88 23       	and	r24, r24
    28fa:	21 f0       	breq	.+8      	; 0x2904 <nwkRxHandleReceivedFrame+0x20e>
			nwkTxBroadcastFrame(frame);
    28fc:	8f 81       	ldd	r24, Y+7	; 0x07
    28fe:	98 85       	ldd	r25, Y+8	; 0x08
    2900:	0e 94 2f 1a 	call	0x345e	; 0x345e <nwkTxBroadcastFrame>
		}

		if (member) {
    2904:	8e 81       	ldd	r24, Y+6	; 0x06
    2906:	88 23       	and	r24, r24
    2908:	09 f4       	brne	.+2      	; 0x290c <nwkRxHandleReceivedFrame+0x216>
    290a:	59 c0       	rjmp	.+178    	; 0x29be <nwkRxHandleReceivedFrame+0x2c8>
			frame->payload += sizeof(NwkFrameMulticastHeader_t);
    290c:	8f 81       	ldd	r24, Y+7	; 0x07
    290e:	98 85       	ldd	r25, Y+8	; 0x08
    2910:	8f 57       	subi	r24, 0x7F	; 127
    2912:	9f 4f       	sbci	r25, 0xFF	; 255
    2914:	fc 01       	movw	r30, r24
    2916:	80 81       	ld	r24, Z
    2918:	91 81       	ldd	r25, Z+1	; 0x01
    291a:	9c 01       	movw	r18, r24
    291c:	2e 5f       	subi	r18, 0xFE	; 254
    291e:	3f 4f       	sbci	r19, 0xFF	; 255
    2920:	8f 81       	ldd	r24, Y+7	; 0x07
    2922:	98 85       	ldd	r25, Y+8	; 0x08
    2924:	8f 57       	subi	r24, 0x7F	; 127
    2926:	9f 4f       	sbci	r25, 0xFF	; 255
    2928:	fc 01       	movw	r30, r24
    292a:	31 83       	std	Z+1, r19	; 0x01
    292c:	20 83       	st	Z, r18
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
				frame->state = NWK_RX_STATE_DECRYPT;
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    292e:	8f 81       	ldd	r24, Y+7	; 0x07
    2930:	98 85       	ldd	r25, Y+8	; 0x08
    2932:	22 e2       	ldi	r18, 0x22	; 34
    2934:	fc 01       	movw	r30, r24
    2936:	20 83       	st	Z, r18
    2938:	42 c0       	rjmp	.+132    	; 0x29be <nwkRxHandleReceivedFrame+0x2c8>
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    293a:	8a 81       	ldd	r24, Y+2	; 0x02
    293c:	9b 81       	ldd	r25, Y+3	; 0x03
    293e:	fc 01       	movw	r30, r24
    2940:	85 81       	ldd	r24, Z+5	; 0x05
    2942:	96 81       	ldd	r25, Z+6	; 0x06
    2944:	01 96       	adiw	r24, 0x01	; 1
    2946:	b9 f4       	brne	.+46     	; 0x2976 <nwkRxHandleReceivedFrame+0x280>
    2948:	20 91 c3 11 	lds	r18, 0x11C3	; 0x8011c3 <nwkIb>
    294c:	30 91 c4 11 	lds	r19, 0x11C4	; 0x8011c4 <nwkIb+0x1>
				header->nwkDstAddr &&
    2950:	8a 81       	ldd	r24, Y+2	; 0x02
    2952:	9b 81       	ldd	r25, Y+3	; 0x03
    2954:	fc 01       	movw	r30, r24
    2956:	85 85       	ldd	r24, Z+13	; 0x0d
    2958:	96 85       	ldd	r25, Z+14	; 0x0e
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    295a:	28 17       	cp	r18, r24
    295c:	39 07       	cpc	r19, r25
    295e:	59 f0       	breq	.+22     	; 0x2976 <nwkRxHandleReceivedFrame+0x280>
				header->nwkDstAddr &&
				0 == header->nwkFcf.linkLocal) {
    2960:	8a 81       	ldd	r24, Y+2	; 0x02
    2962:	9b 81       	ldd	r25, Y+3	; 0x03
    2964:	fc 01       	movw	r30, r24
    2966:	81 85       	ldd	r24, Z+9	; 0x09
    2968:	84 70       	andi	r24, 0x04	; 4
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
				header->nwkDstAddr &&
    296a:	88 23       	and	r24, r24
    296c:	21 f4       	brne	.+8      	; 0x2976 <nwkRxHandleReceivedFrame+0x280>
				0 == header->nwkFcf.linkLocal) {
			nwkTxBroadcastFrame(frame);
    296e:	8f 81       	ldd	r24, Y+7	; 0x07
    2970:	98 85       	ldd	r25, Y+8	; 0x08
    2972:	0e 94 2f 1a 	call	0x345e	; 0x345e <nwkTxBroadcastFrame>
		}

		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    2976:	20 91 c3 11 	lds	r18, 0x11C3	; 0x8011c3 <nwkIb>
    297a:	30 91 c4 11 	lds	r19, 0x11C4	; 0x8011c4 <nwkIb+0x1>
    297e:	8a 81       	ldd	r24, Y+2	; 0x02
    2980:	9b 81       	ldd	r25, Y+3	; 0x03
    2982:	fc 01       	movw	r30, r24
    2984:	85 85       	ldd	r24, Z+13	; 0x0d
    2986:	96 85       	ldd	r25, Z+14	; 0x0e
    2988:	28 17       	cp	r18, r24
    298a:	39 07       	cpc	r19, r25
    298c:	39 f0       	breq	.+14     	; 0x299c <nwkRxHandleReceivedFrame+0x2a6>
				header->nwkDstAddr) {
    298e:	8a 81       	ldd	r24, Y+2	; 0x02
    2990:	9b 81       	ldd	r25, Y+3	; 0x03
    2992:	fc 01       	movw	r30, r24
    2994:	85 85       	ldd	r24, Z+13	; 0x0d
    2996:	96 85       	ldd	r25, Z+14	; 0x0e
				header->nwkDstAddr &&
				0 == header->nwkFcf.linkLocal) {
			nwkTxBroadcastFrame(frame);
		}

		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    2998:	01 96       	adiw	r24, 0x01	; 1
    299a:	89 f4       	brne	.+34     	; 0x29be <nwkRxHandleReceivedFrame+0x2c8>
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
				frame->state = NWK_RX_STATE_DECRYPT;
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    299c:	8f 81       	ldd	r24, Y+7	; 0x07
    299e:	98 85       	ldd	r25, Y+8	; 0x08
    29a0:	22 e2       	ldi	r18, 0x22	; 34
    29a2:	fc 01       	movw	r30, r24
    29a4:	20 83       	st	Z, r18
    29a6:	0b c0       	rjmp	.+22     	; 0x29be <nwkRxHandleReceivedFrame+0x2c8>

	frame->state = NWK_RX_STATE_FINISH;

#ifndef NWK_ENABLE_SECURITY
	if (header->nwkFcf.security) {
		return;
    29a8:	00 00       	nop
    29aa:	09 c0       	rjmp	.+18     	; 0x29be <nwkRxHandleReceivedFrame+0x2c8>

#endif

#ifdef NWK_ENABLE_MULTICAST
	if (header->nwkFcf.multicast && header->nwkFcf.ackRequest) {
		return;
    29ac:	00 00       	nop
    29ae:	07 c0       	rjmp	.+14     	; 0x29be <nwkRxHandleReceivedFrame+0x2c8>
			else
#endif
			frame->state = NWK_RX_STATE_INDICATE;
		}

		return;
    29b0:	00 00       	nop
    29b2:	05 c0       	rjmp	.+10     	; 0x29be <nwkRxHandleReceivedFrame+0x2c8>

#endif

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr && header->nwkFcf.ackRequest)
	{
		return;
    29b4:	00 00       	nop
    29b6:	03 c0       	rjmp	.+6      	; 0x29be <nwkRxHandleReceivedFrame+0x2c8>
	}

	if (nwkIb.addr == header->nwkSrcAddr)
	{
		return;
    29b8:	00 00       	nop
    29ba:	01 c0       	rjmp	.+2      	; 0x29be <nwkRxHandleReceivedFrame+0x2c8>
	nwkRouteFrameReceived(frame);
#endif

	if (nwkRxRejectDuplicate(header))
	{
		return;
    29bc:	00 00       	nop
		else if (nwkIb.addr == header->macDstAddr) {
			frame->state = NWK_RX_STATE_ROUTE;
		}
  #endif
	}
}
    29be:	28 96       	adiw	r28, 0x08	; 8
    29c0:	0f b6       	in	r0, 0x3f	; 63
    29c2:	f8 94       	cli
    29c4:	de bf       	out	0x3e, r29	; 62
    29c6:	0f be       	out	0x3f, r0	; 63
    29c8:	cd bf       	out	0x3d, r28	; 61
    29ca:	df 91       	pop	r29
    29cc:	cf 91       	pop	r28
    29ce:	08 95       	ret

000029d0 <nwkRxIndicateDataFrame>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxIndicateDataFrame(NwkFrame_t *frame)
{
    29d0:	cf 93       	push	r28
    29d2:	df 93       	push	r29
    29d4:	cd b7       	in	r28, 0x3d	; 61
    29d6:	de b7       	in	r29, 0x3e	; 62
    29d8:	61 97       	sbiw	r28, 0x11	; 17
    29da:	0f b6       	in	r0, 0x3f	; 63
    29dc:	f8 94       	cli
    29de:	de bf       	out	0x3e, r29	; 62
    29e0:	0f be       	out	0x3f, r0	; 63
    29e2:	cd bf       	out	0x3d, r28	; 61
    29e4:	99 8b       	std	Y+17, r25	; 0x11
    29e6:	88 8b       	std	Y+16, r24	; 0x10
	NwkFrameHeader_t *header = &frame->header;
    29e8:	88 89       	ldd	r24, Y+16	; 0x10
    29ea:	99 89       	ldd	r25, Y+17	; 0x11
    29ec:	02 96       	adiw	r24, 0x02	; 2
    29ee:	9a 83       	std	Y+2, r25	; 0x02
    29f0:	89 83       	std	Y+1, r24	; 0x01
	NWK_DataInd_t ind;

	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
    29f2:	89 81       	ldd	r24, Y+1	; 0x01
    29f4:	9a 81       	ldd	r25, Y+2	; 0x02
    29f6:	fc 01       	movw	r30, r24
    29f8:	87 85       	ldd	r24, Z+15	; 0x0f
    29fa:	82 95       	swap	r24
    29fc:	8f 70       	andi	r24, 0x0F	; 15
    29fe:	88 2f       	mov	r24, r24
    2a00:	90 e0       	ldi	r25, 0x00	; 0
    2a02:	03 96       	adiw	r24, 0x03	; 3
    2a04:	88 0f       	add	r24, r24
    2a06:	99 1f       	adc	r25, r25
    2a08:	8d 53       	subi	r24, 0x3D	; 61
    2a0a:	9e 4e       	sbci	r25, 0xEE	; 238
    2a0c:	fc 01       	movw	r30, r24
    2a0e:	80 81       	ld	r24, Z
    2a10:	91 81       	ldd	r25, Z+1	; 0x01
    2a12:	89 2b       	or	r24, r25
    2a14:	11 f4       	brne	.+4      	; 0x2a1a <nwkRxIndicateDataFrame+0x4a>
		return false;
    2a16:	80 e0       	ldi	r24, 0x00	; 0
    2a18:	d9 c0       	rjmp	.+434    	; 0x2bcc <nwkRxIndicateDataFrame+0x1fc>
	}

	ind.srcAddr = header->nwkSrcAddr;
    2a1a:	89 81       	ldd	r24, Y+1	; 0x01
    2a1c:	9a 81       	ldd	r25, Y+2	; 0x02
    2a1e:	fc 01       	movw	r30, r24
    2a20:	83 85       	ldd	r24, Z+11	; 0x0b
    2a22:	94 85       	ldd	r25, Z+12	; 0x0c
    2a24:	9c 83       	std	Y+4, r25	; 0x04
    2a26:	8b 83       	std	Y+3, r24	; 0x03
	ind.dstAddr = header->nwkDstAddr;
    2a28:	89 81       	ldd	r24, Y+1	; 0x01
    2a2a:	9a 81       	ldd	r25, Y+2	; 0x02
    2a2c:	fc 01       	movw	r30, r24
    2a2e:	85 85       	ldd	r24, Z+13	; 0x0d
    2a30:	96 85       	ldd	r25, Z+14	; 0x0e
    2a32:	9e 83       	std	Y+6, r25	; 0x06
    2a34:	8d 83       	std	Y+5, r24	; 0x05
	ind.srcEndpoint = header->nwkSrcEndpoint;
    2a36:	89 81       	ldd	r24, Y+1	; 0x01
    2a38:	9a 81       	ldd	r25, Y+2	; 0x02
    2a3a:	fc 01       	movw	r30, r24
    2a3c:	87 85       	ldd	r24, Z+15	; 0x0f
    2a3e:	8f 70       	andi	r24, 0x0F	; 15
    2a40:	8f 83       	std	Y+7, r24	; 0x07
	ind.dstEndpoint = header->nwkDstEndpoint;
    2a42:	89 81       	ldd	r24, Y+1	; 0x01
    2a44:	9a 81       	ldd	r25, Y+2	; 0x02
    2a46:	fc 01       	movw	r30, r24
    2a48:	87 85       	ldd	r24, Z+15	; 0x0f
    2a4a:	82 95       	swap	r24
    2a4c:	8f 70       	andi	r24, 0x0F	; 15
    2a4e:	88 87       	std	Y+8, r24	; 0x08
	ind.data = frame->payload;
    2a50:	88 89       	ldd	r24, Y+16	; 0x10
    2a52:	99 89       	ldd	r25, Y+17	; 0x11
    2a54:	8f 57       	subi	r24, 0x7F	; 127
    2a56:	9f 4f       	sbci	r25, 0xFF	; 255
    2a58:	fc 01       	movw	r30, r24
    2a5a:	80 81       	ld	r24, Z
    2a5c:	91 81       	ldd	r25, Z+1	; 0x01
    2a5e:	9c 87       	std	Y+12, r25	; 0x0c
    2a60:	8b 87       	std	Y+11, r24	; 0x0b
	ind.size = nwkFramePayloadSize(frame);
    2a62:	88 89       	ldd	r24, Y+16	; 0x10
    2a64:	99 89       	ldd	r25, Y+17	; 0x11
    2a66:	0e 94 dd 0f 	call	0x1fba	; 0x1fba <nwkFramePayloadSize>
    2a6a:	8d 87       	std	Y+13, r24	; 0x0d
	ind.lqi = frame->rx.lqi;
    2a6c:	88 89       	ldd	r24, Y+16	; 0x10
    2a6e:	99 89       	ldd	r25, Y+17	; 0x11
    2a70:	8d 57       	subi	r24, 0x7D	; 125
    2a72:	9f 4f       	sbci	r25, 0xFF	; 255
    2a74:	fc 01       	movw	r30, r24
    2a76:	80 81       	ld	r24, Z
    2a78:	8e 87       	std	Y+14, r24	; 0x0e
	ind.rssi = frame->rx.rssi;
    2a7a:	88 89       	ldd	r24, Y+16	; 0x10
    2a7c:	99 89       	ldd	r25, Y+17	; 0x11
    2a7e:	8c 57       	subi	r24, 0x7C	; 124
    2a80:	9f 4f       	sbci	r25, 0xFF	; 255
    2a82:	fc 01       	movw	r30, r24
    2a84:	80 81       	ld	r24, Z
    2a86:	8f 87       	std	Y+15, r24	; 0x0f

	ind.options	= (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    2a88:	89 81       	ldd	r24, Y+1	; 0x01
    2a8a:	9a 81       	ldd	r25, Y+2	; 0x02
    2a8c:	fc 01       	movw	r30, r24
    2a8e:	81 85       	ldd	r24, Z+9	; 0x09
    2a90:	98 2f       	mov	r25, r24
    2a92:	91 70       	andi	r25, 0x01	; 1
    2a94:	81 e0       	ldi	r24, 0x01	; 1
    2a96:	99 23       	and	r25, r25
    2a98:	09 f4       	brne	.+2      	; 0x2a9c <nwkRxIndicateDataFrame+0xcc>
    2a9a:	80 e0       	ldi	r24, 0x00	; 0
    2a9c:	88 2f       	mov	r24, r24
    2a9e:	90 e0       	ldi	r25, 0x00	; 0
    2aa0:	9a 87       	std	Y+10, r25	; 0x0a
    2aa2:	89 87       	std	Y+9, r24	; 0x09
	ind.options |= (header->nwkFcf.security) ? NWK_IND_OPT_SECURED : 0;
    2aa4:	29 85       	ldd	r18, Y+9	; 0x09
    2aa6:	3a 85       	ldd	r19, Y+10	; 0x0a
    2aa8:	89 81       	ldd	r24, Y+1	; 0x01
    2aaa:	9a 81       	ldd	r25, Y+2	; 0x02
    2aac:	fc 01       	movw	r30, r24
    2aae:	81 85       	ldd	r24, Z+9	; 0x09
    2ab0:	88 2f       	mov	r24, r24
    2ab2:	90 e0       	ldi	r25, 0x00	; 0
    2ab4:	82 70       	andi	r24, 0x02	; 2
    2ab6:	99 27       	eor	r25, r25
    2ab8:	82 2b       	or	r24, r18
    2aba:	93 2b       	or	r25, r19
    2abc:	9a 87       	std	Y+10, r25	; 0x0a
    2abe:	89 87       	std	Y+9, r24	; 0x09
	ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    2ac0:	29 85       	ldd	r18, Y+9	; 0x09
    2ac2:	3a 85       	ldd	r19, Y+10	; 0x0a
    2ac4:	89 81       	ldd	r24, Y+1	; 0x01
    2ac6:	9a 81       	ldd	r25, Y+2	; 0x02
    2ac8:	fc 01       	movw	r30, r24
    2aca:	81 85       	ldd	r24, Z+9	; 0x09
    2acc:	84 70       	andi	r24, 0x04	; 4
    2ace:	88 23       	and	r24, r24
    2ad0:	19 f0       	breq	.+6      	; 0x2ad8 <nwkRxIndicateDataFrame+0x108>
    2ad2:	80 e2       	ldi	r24, 0x20	; 32
    2ad4:	90 e0       	ldi	r25, 0x00	; 0
    2ad6:	02 c0       	rjmp	.+4      	; 0x2adc <nwkRxIndicateDataFrame+0x10c>
    2ad8:	80 e0       	ldi	r24, 0x00	; 0
    2ada:	90 e0       	ldi	r25, 0x00	; 0
    2adc:	82 2b       	or	r24, r18
    2ade:	93 2b       	or	r25, r19
    2ae0:	9a 87       	std	Y+10, r25	; 0x0a
    2ae2:	89 87       	std	Y+9, r24	; 0x09
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
    2ae4:	29 85       	ldd	r18, Y+9	; 0x09
    2ae6:	3a 85       	ldd	r19, Y+10	; 0x0a
    2ae8:	89 81       	ldd	r24, Y+1	; 0x01
    2aea:	9a 81       	ldd	r25, Y+2	; 0x02
    2aec:	fc 01       	movw	r30, r24
    2aee:	81 85       	ldd	r24, Z+9	; 0x09
    2af0:	88 70       	andi	r24, 0x08	; 8
    2af2:	88 23       	and	r24, r24
    2af4:	19 f0       	breq	.+6      	; 0x2afc <nwkRxIndicateDataFrame+0x12c>
    2af6:	80 e4       	ldi	r24, 0x40	; 64
    2af8:	90 e0       	ldi	r25, 0x00	; 0
    2afa:	02 c0       	rjmp	.+4      	; 0x2b00 <nwkRxIndicateDataFrame+0x130>
    2afc:	80 e0       	ldi	r24, 0x00	; 0
    2afe:	90 e0       	ldi	r25, 0x00	; 0
    2b00:	82 2b       	or	r24, r18
    2b02:	93 2b       	or	r25, r19
    2b04:	9a 87       	std	Y+10, r25	; 0x0a
    2b06:	89 87       	std	Y+9, r24	; 0x09
	ind.options |= (header->nwkFcf.beacon) ? NWK_IND_OPT_BEACON : 0;
    2b08:	29 85       	ldd	r18, Y+9	; 0x09
    2b0a:	3a 85       	ldd	r19, Y+10	; 0x0a
    2b0c:	89 81       	ldd	r24, Y+1	; 0x01
    2b0e:	9a 81       	ldd	r25, Y+2	; 0x02
    2b10:	fc 01       	movw	r30, r24
    2b12:	81 85       	ldd	r24, Z+9	; 0x09
    2b14:	80 71       	andi	r24, 0x10	; 16
    2b16:	88 23       	and	r24, r24
    2b18:	19 f0       	breq	.+6      	; 0x2b20 <nwkRxIndicateDataFrame+0x150>
    2b1a:	80 e8       	ldi	r24, 0x80	; 128
    2b1c:	90 e0       	ldi	r25, 0x00	; 0
    2b1e:	02 c0       	rjmp	.+4      	; 0x2b24 <nwkRxIndicateDataFrame+0x154>
    2b20:	80 e0       	ldi	r24, 0x00	; 0
    2b22:	90 e0       	ldi	r25, 0x00	; 0
    2b24:	82 2b       	or	r24, r18
    2b26:	93 2b       	or	r25, r19
    2b28:	9a 87       	std	Y+10, r25	; 0x0a
    2b2a:	89 87       	std	Y+9, r24	; 0x09
	ind.options	|= (NWK_BROADCAST_ADDR == header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
    2b2c:	29 85       	ldd	r18, Y+9	; 0x09
    2b2e:	3a 85       	ldd	r19, Y+10	; 0x0a
    2b30:	89 81       	ldd	r24, Y+1	; 0x01
    2b32:	9a 81       	ldd	r25, Y+2	; 0x02
    2b34:	fc 01       	movw	r30, r24
    2b36:	85 85       	ldd	r24, Z+13	; 0x0d
    2b38:	96 85       	ldd	r25, Z+14	; 0x0e
    2b3a:	01 96       	adiw	r24, 0x01	; 1
    2b3c:	19 f4       	brne	.+6      	; 0x2b44 <nwkRxIndicateDataFrame+0x174>
    2b3e:	84 e0       	ldi	r24, 0x04	; 4
    2b40:	90 e0       	ldi	r25, 0x00	; 0
    2b42:	02 c0       	rjmp	.+4      	; 0x2b48 <nwkRxIndicateDataFrame+0x178>
    2b44:	80 e0       	ldi	r24, 0x00	; 0
    2b46:	90 e0       	ldi	r25, 0x00	; 0
    2b48:	82 2b       	or	r24, r18
    2b4a:	93 2b       	or	r25, r19
    2b4c:	9a 87       	std	Y+10, r25	; 0x0a
    2b4e:	89 87       	std	Y+9, r24	; 0x09
	ind.options	|= (header->nwkSrcAddr == header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
    2b50:	29 85       	ldd	r18, Y+9	; 0x09
    2b52:	3a 85       	ldd	r19, Y+10	; 0x0a
    2b54:	89 81       	ldd	r24, Y+1	; 0x01
    2b56:	9a 81       	ldd	r25, Y+2	; 0x02
    2b58:	fc 01       	movw	r30, r24
    2b5a:	43 85       	ldd	r20, Z+11	; 0x0b
    2b5c:	54 85       	ldd	r21, Z+12	; 0x0c
    2b5e:	89 81       	ldd	r24, Y+1	; 0x01
    2b60:	9a 81       	ldd	r25, Y+2	; 0x02
    2b62:	fc 01       	movw	r30, r24
    2b64:	87 81       	ldd	r24, Z+7	; 0x07
    2b66:	90 85       	ldd	r25, Z+8	; 0x08
    2b68:	48 17       	cp	r20, r24
    2b6a:	59 07       	cpc	r21, r25
    2b6c:	19 f4       	brne	.+6      	; 0x2b74 <nwkRxIndicateDataFrame+0x1a4>
    2b6e:	88 e0       	ldi	r24, 0x08	; 8
    2b70:	90 e0       	ldi	r25, 0x00	; 0
    2b72:	02 c0       	rjmp	.+4      	; 0x2b78 <nwkRxIndicateDataFrame+0x1a8>
    2b74:	80 e0       	ldi	r24, 0x00	; 0
    2b76:	90 e0       	ldi	r25, 0x00	; 0
    2b78:	82 2b       	or	r24, r18
    2b7a:	93 2b       	or	r25, r19
    2b7c:	9a 87       	std	Y+10, r25	; 0x0a
    2b7e:	89 87       	std	Y+9, r24	; 0x09
	ind.options	|= (NWK_BROADCAST_PANID == header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;
    2b80:	29 85       	ldd	r18, Y+9	; 0x09
    2b82:	3a 85       	ldd	r19, Y+10	; 0x0a
    2b84:	89 81       	ldd	r24, Y+1	; 0x01
    2b86:	9a 81       	ldd	r25, Y+2	; 0x02
    2b88:	fc 01       	movw	r30, r24
    2b8a:	83 81       	ldd	r24, Z+3	; 0x03
    2b8c:	94 81       	ldd	r25, Z+4	; 0x04
    2b8e:	01 96       	adiw	r24, 0x01	; 1
    2b90:	19 f4       	brne	.+6      	; 0x2b98 <nwkRxIndicateDataFrame+0x1c8>
    2b92:	80 e1       	ldi	r24, 0x10	; 16
    2b94:	90 e0       	ldi	r25, 0x00	; 0
    2b96:	02 c0       	rjmp	.+4      	; 0x2b9c <nwkRxIndicateDataFrame+0x1cc>
    2b98:	80 e0       	ldi	r24, 0x00	; 0
    2b9a:	90 e0       	ldi	r25, 0x00	; 0
    2b9c:	82 2b       	or	r24, r18
    2b9e:	93 2b       	or	r25, r19
    2ba0:	9a 87       	std	Y+10, r25	; 0x0a
    2ba2:	89 87       	std	Y+9, r24	; 0x09

	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    2ba4:	89 81       	ldd	r24, Y+1	; 0x01
    2ba6:	9a 81       	ldd	r25, Y+2	; 0x02
    2ba8:	fc 01       	movw	r30, r24
    2baa:	87 85       	ldd	r24, Z+15	; 0x0f
    2bac:	82 95       	swap	r24
    2bae:	8f 70       	andi	r24, 0x0F	; 15
    2bb0:	88 2f       	mov	r24, r24
    2bb2:	90 e0       	ldi	r25, 0x00	; 0
    2bb4:	03 96       	adiw	r24, 0x03	; 3
    2bb6:	88 0f       	add	r24, r24
    2bb8:	99 1f       	adc	r25, r25
    2bba:	8d 53       	subi	r24, 0x3D	; 61
    2bbc:	9e 4e       	sbci	r25, 0xEE	; 238
    2bbe:	fc 01       	movw	r30, r24
    2bc0:	20 81       	ld	r18, Z
    2bc2:	31 81       	ldd	r19, Z+1	; 0x01
    2bc4:	ce 01       	movw	r24, r28
    2bc6:	03 96       	adiw	r24, 0x03	; 3
    2bc8:	f9 01       	movw	r30, r18
    2bca:	09 95       	icall
}
    2bcc:	61 96       	adiw	r28, 0x11	; 17
    2bce:	0f b6       	in	r0, 0x3f	; 63
    2bd0:	f8 94       	cli
    2bd2:	de bf       	out	0x3e, r29	; 62
    2bd4:	0f be       	out	0x3f, r0	; 63
    2bd6:	cd bf       	out	0x3d, r28	; 61
    2bd8:	df 91       	pop	r29
    2bda:	cf 91       	pop	r28
    2bdc:	08 95       	ret

00002bde <nwkRxIndicateBeaconFrame>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxIndicateBeaconFrame(NwkFrame_t *frame)
{
    2bde:	cf 93       	push	r28
    2be0:	df 93       	push	r29
    2be2:	cd b7       	in	r28, 0x3d	; 61
    2be4:	de b7       	in	r29, 0x3e	; 62
    2be6:	61 97       	sbiw	r28, 0x11	; 17
    2be8:	0f b6       	in	r0, 0x3f	; 63
    2bea:	f8 94       	cli
    2bec:	de bf       	out	0x3e, r29	; 62
    2bee:	0f be       	out	0x3f, r0	; 63
    2bf0:	cd bf       	out	0x3d, r28	; 61
    2bf2:	99 8b       	std	Y+17, r25	; 0x11
    2bf4:	88 8b       	std	Y+16, r24	; 0x10
	NwkFrameHeader_t *header = &frame->header;
    2bf6:	88 89       	ldd	r24, Y+16	; 0x10
    2bf8:	99 89       	ldd	r25, Y+17	; 0x11
    2bfa:	02 96       	adiw	r24, 0x02	; 2
    2bfc:	9a 83       	std	Y+2, r25	; 0x02
    2bfe:	89 83       	std	Y+1, r24	; 0x01
	NWK_DataInd_t ind;
	
	frame->state = NWK_RX_STATE_FINISH;
    2c00:	88 89       	ldd	r24, Y+16	; 0x10
    2c02:	99 89       	ldd	r25, Y+17	; 0x11
    2c04:	24 e2       	ldi	r18, 0x24	; 36
    2c06:	fc 01       	movw	r30, r24
    2c08:	20 83       	st	Z, r18

	if (NULL == nwkIb.endpoint[0]) {
    2c0a:	80 91 c9 11 	lds	r24, 0x11C9	; 0x8011c9 <nwkIb+0x6>
    2c0e:	90 91 ca 11 	lds	r25, 0x11CA	; 0x8011ca <nwkIb+0x7>
    2c12:	89 2b       	or	r24, r25
    2c14:	11 f4       	brne	.+4      	; 0x2c1a <nwkRxIndicateBeaconFrame+0x3c>
	return false;
    2c16:	80 e0       	ldi	r24, 0x00	; 0
    2c18:	44 c0       	rjmp	.+136    	; 0x2ca2 <nwkRxIndicateBeaconFrame+0xc4>
	}

	ind.srcAddr = frame->beacon.macSrcAddr;
    2c1a:	88 89       	ldd	r24, Y+16	; 0x10
    2c1c:	99 89       	ldd	r25, Y+17	; 0x11
    2c1e:	fc 01       	movw	r30, r24
    2c20:	87 81       	ldd	r24, Z+7	; 0x07
    2c22:	90 85       	ldd	r25, Z+8	; 0x08
    2c24:	9c 83       	std	Y+4, r25	; 0x04
    2c26:	8b 83       	std	Y+3, r24	; 0x03
	ind.dstAddr = frame->beacon.macSrcAddr;
    2c28:	88 89       	ldd	r24, Y+16	; 0x10
    2c2a:	99 89       	ldd	r25, Y+17	; 0x11
    2c2c:	fc 01       	movw	r30, r24
    2c2e:	87 81       	ldd	r24, Z+7	; 0x07
    2c30:	90 85       	ldd	r25, Z+8	; 0x08
    2c32:	9e 83       	std	Y+6, r25	; 0x06
    2c34:	8d 83       	std	Y+5, r24	; 0x05
	ind.srcEndpoint = 0;
    2c36:	1f 82       	std	Y+7, r1	; 0x07
	ind.dstEndpoint = 0;
    2c38:	18 86       	std	Y+8, r1	; 0x08
	ind.data = frame->payload;
    2c3a:	88 89       	ldd	r24, Y+16	; 0x10
    2c3c:	99 89       	ldd	r25, Y+17	; 0x11
    2c3e:	8f 57       	subi	r24, 0x7F	; 127
    2c40:	9f 4f       	sbci	r25, 0xFF	; 255
    2c42:	fc 01       	movw	r30, r24
    2c44:	80 81       	ld	r24, Z
    2c46:	91 81       	ldd	r25, Z+1	; 0x01
    2c48:	9c 87       	std	Y+12, r25	; 0x0c
    2c4a:	8b 87       	std	Y+11, r24	; 0x0b
	ind.size = nwkFramePayloadSize(frame);
    2c4c:	88 89       	ldd	r24, Y+16	; 0x10
    2c4e:	99 89       	ldd	r25, Y+17	; 0x11
    2c50:	0e 94 dd 0f 	call	0x1fba	; 0x1fba <nwkFramePayloadSize>
    2c54:	8d 87       	std	Y+13, r24	; 0x0d
	ind.lqi = frame->rx.lqi;
    2c56:	88 89       	ldd	r24, Y+16	; 0x10
    2c58:	99 89       	ldd	r25, Y+17	; 0x11
    2c5a:	8d 57       	subi	r24, 0x7D	; 125
    2c5c:	9f 4f       	sbci	r25, 0xFF	; 255
    2c5e:	fc 01       	movw	r30, r24
    2c60:	80 81       	ld	r24, Z
    2c62:	8e 87       	std	Y+14, r24	; 0x0e
	ind.rssi = frame->rx.rssi;
    2c64:	88 89       	ldd	r24, Y+16	; 0x10
    2c66:	99 89       	ldd	r25, Y+17	; 0x11
    2c68:	8c 57       	subi	r24, 0x7C	; 124
    2c6a:	9f 4f       	sbci	r25, 0xFF	; 255
    2c6c:	fc 01       	movw	r30, r24
    2c6e:	80 81       	ld	r24, Z
    2c70:	8f 87       	std	Y+15, r24	; 0x0f

	ind.options	= NWK_IND_OPT_BEACON;
    2c72:	80 e8       	ldi	r24, 0x80	; 128
    2c74:	90 e0       	ldi	r25, 0x00	; 0
    2c76:	9a 87       	std	Y+10, r25	; 0x0a
    2c78:	89 87       	std	Y+9, r24	; 0x09

	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    2c7a:	89 81       	ldd	r24, Y+1	; 0x01
    2c7c:	9a 81       	ldd	r25, Y+2	; 0x02
    2c7e:	fc 01       	movw	r30, r24
    2c80:	87 85       	ldd	r24, Z+15	; 0x0f
    2c82:	82 95       	swap	r24
    2c84:	8f 70       	andi	r24, 0x0F	; 15
    2c86:	88 2f       	mov	r24, r24
    2c88:	90 e0       	ldi	r25, 0x00	; 0
    2c8a:	03 96       	adiw	r24, 0x03	; 3
    2c8c:	88 0f       	add	r24, r24
    2c8e:	99 1f       	adc	r25, r25
    2c90:	8d 53       	subi	r24, 0x3D	; 61
    2c92:	9e 4e       	sbci	r25, 0xEE	; 238
    2c94:	fc 01       	movw	r30, r24
    2c96:	20 81       	ld	r18, Z
    2c98:	31 81       	ldd	r19, Z+1	; 0x01
    2c9a:	ce 01       	movw	r24, r28
    2c9c:	03 96       	adiw	r24, 0x03	; 3
    2c9e:	f9 01       	movw	r30, r18
    2ca0:	09 95       	icall
}
    2ca2:	61 96       	adiw	r28, 0x11	; 17
    2ca4:	0f b6       	in	r0, 0x3f	; 63
    2ca6:	f8 94       	cli
    2ca8:	de bf       	out	0x3e, r29	; 62
    2caa:	0f be       	out	0x3f, r0	; 63
    2cac:	cd bf       	out	0x3d, r28	; 61
    2cae:	df 91       	pop	r29
    2cb0:	cf 91       	pop	r28
    2cb2:	08 95       	ret

00002cb4 <nwkRxIndicateLLBeaconFrame>:


/*************************************************************************//**
*****************************************************************************/
static bool nwkRxIndicateLLBeaconFrame(NwkFrame_t *frame)
{
    2cb4:	cf 93       	push	r28
    2cb6:	df 93       	push	r29
    2cb8:	cd b7       	in	r28, 0x3d	; 61
    2cba:	de b7       	in	r29, 0x3e	; 62
    2cbc:	2f 97       	sbiw	r28, 0x0f	; 15
    2cbe:	0f b6       	in	r0, 0x3f	; 63
    2cc0:	f8 94       	cli
    2cc2:	de bf       	out	0x3e, r29	; 62
    2cc4:	0f be       	out	0x3f, r0	; 63
    2cc6:	cd bf       	out	0x3d, r28	; 61
    2cc8:	9f 87       	std	Y+15, r25	; 0x0f
    2cca:	8e 87       	std	Y+14, r24	; 0x0e
	NWK_DataInd_t ind;

	frame->state = NWK_RX_STATE_FINISH;
    2ccc:	8e 85       	ldd	r24, Y+14	; 0x0e
    2cce:	9f 85       	ldd	r25, Y+15	; 0x0f
    2cd0:	24 e2       	ldi	r18, 0x24	; 36
    2cd2:	fc 01       	movw	r30, r24
    2cd4:	20 83       	st	Z, r18

	if (NULL == nwkIb.endpoint[APP_BEACON_ENDPOINT]) {
    2cd6:	80 91 c9 11 	lds	r24, 0x11C9	; 0x8011c9 <nwkIb+0x6>
    2cda:	90 91 ca 11 	lds	r25, 0x11CA	; 0x8011ca <nwkIb+0x7>
    2cde:	89 2b       	or	r24, r25
    2ce0:	11 f4       	brne	.+4      	; 0x2ce6 <nwkRxIndicateLLBeaconFrame+0x32>
	return false;
    2ce2:	80 e0       	ldi	r24, 0x00	; 0
    2ce4:	2a c0       	rjmp	.+84     	; 0x2d3a <nwkRxIndicateLLBeaconFrame+0x86>
	}
	/* this informations are not received in a LLDN Beacon as they are in standart 802.15.4
	 * all data informatino handle must be done by user 
	 */
	ind.srcAddr = 0;
    2ce6:	1a 82       	std	Y+2, r1	; 0x02
    2ce8:	19 82       	std	Y+1, r1	; 0x01
	ind.dstAddr = 0;
    2cea:	1c 82       	std	Y+4, r1	; 0x04
    2cec:	1b 82       	std	Y+3, r1	; 0x03
	ind.srcEndpoint = 0;
    2cee:	1d 82       	std	Y+5, r1	; 0x05
	ind.dstEndpoint = 0;
    2cf0:	1e 82       	std	Y+6, r1	; 0x06
	
	ind.data = &frame->LLbeacon;
    2cf2:	8e 85       	ldd	r24, Y+14	; 0x0e
    2cf4:	9f 85       	ldd	r25, Y+15	; 0x0f
    2cf6:	02 96       	adiw	r24, 0x02	; 2
    2cf8:	9a 87       	std	Y+10, r25	; 0x0a
    2cfa:	89 87       	std	Y+9, r24	; 0x09
	ind.size = nwkFramePayloadSize(frame);
    2cfc:	8e 85       	ldd	r24, Y+14	; 0x0e
    2cfe:	9f 85       	ldd	r25, Y+15	; 0x0f
    2d00:	0e 94 dd 0f 	call	0x1fba	; 0x1fba <nwkFramePayloadSize>
    2d04:	8b 87       	std	Y+11, r24	; 0x0b
	ind.lqi = frame->rx.lqi;
    2d06:	8e 85       	ldd	r24, Y+14	; 0x0e
    2d08:	9f 85       	ldd	r25, Y+15	; 0x0f
    2d0a:	8d 57       	subi	r24, 0x7D	; 125
    2d0c:	9f 4f       	sbci	r25, 0xFF	; 255
    2d0e:	fc 01       	movw	r30, r24
    2d10:	80 81       	ld	r24, Z
    2d12:	8c 87       	std	Y+12, r24	; 0x0c
	ind.rssi = frame->rx.rssi;
    2d14:	8e 85       	ldd	r24, Y+14	; 0x0e
    2d16:	9f 85       	ldd	r25, Y+15	; 0x0f
    2d18:	8c 57       	subi	r24, 0x7C	; 124
    2d1a:	9f 4f       	sbci	r25, 0xFF	; 255
    2d1c:	fc 01       	movw	r30, r24
    2d1e:	80 81       	ld	r24, Z
    2d20:	8d 87       	std	Y+13, r24	; 0x0d

	ind.options	= NWK_IND_OPT_LLDN_BEACON;
    2d22:	80 e0       	ldi	r24, 0x00	; 0
    2d24:	91 e0       	ldi	r25, 0x01	; 1
    2d26:	98 87       	std	Y+8, r25	; 0x08
    2d28:	8f 83       	std	Y+7, r24	; 0x07


	return nwkIb.endpoint[APP_BEACON_ENDPOINT](&ind);
    2d2a:	20 91 c9 11 	lds	r18, 0x11C9	; 0x8011c9 <nwkIb+0x6>
    2d2e:	30 91 ca 11 	lds	r19, 0x11CA	; 0x8011ca <nwkIb+0x7>
    2d32:	ce 01       	movw	r24, r28
    2d34:	01 96       	adiw	r24, 0x01	; 1
    2d36:	f9 01       	movw	r30, r18
    2d38:	09 95       	icall
}
    2d3a:	2f 96       	adiw	r28, 0x0f	; 15
    2d3c:	0f b6       	in	r0, 0x3f	; 63
    2d3e:	f8 94       	cli
    2d40:	de bf       	out	0x3e, r29	; 62
    2d42:	0f be       	out	0x3f, r0	; 63
    2d44:	cd bf       	out	0x3d, r28	; 61
    2d46:	df 91       	pop	r29
    2d48:	cf 91       	pop	r28
    2d4a:	08 95       	ret

00002d4c <nwkRxIndicateLLCommandFrame>:

static bool nwkRxIndicateLLCommandFrame(NwkFrame_t *frame)
{
    2d4c:	cf 93       	push	r28
    2d4e:	df 93       	push	r29
    2d50:	cd b7       	in	r28, 0x3d	; 61
    2d52:	de b7       	in	r29, 0x3e	; 62
    2d54:	61 97       	sbiw	r28, 0x11	; 17
    2d56:	0f b6       	in	r0, 0x3f	; 63
    2d58:	f8 94       	cli
    2d5a:	de bf       	out	0x3e, r29	; 62
    2d5c:	0f be       	out	0x3f, r0	; 63
    2d5e:	cd bf       	out	0x3d, r28	; 61
    2d60:	99 8b       	std	Y+17, r25	; 0x11
    2d62:	88 8b       	std	Y+16, r24	; 0x10
	
	
	NwkFrameGeneralHeaderLLDN_t *header = &frame->LLgeneral;
    2d64:	88 89       	ldd	r24, Y+16	; 0x10
    2d66:	99 89       	ldd	r25, Y+17	; 0x11
    2d68:	02 96       	adiw	r24, 0x02	; 2
    2d6a:	9a 83       	std	Y+2, r25	; 0x02
    2d6c:	89 83       	std	Y+1, r24	; 0x01
	NWK_DataInd_t ind;

	frame->state = NWK_RX_STATE_FINISH;
    2d6e:	88 89       	ldd	r24, Y+16	; 0x10
    2d70:	99 89       	ldd	r25, Y+17	; 0x11
    2d72:	24 e2       	ldi	r18, 0x24	; 36
    2d74:	fc 01       	movw	r30, r24
    2d76:	20 83       	st	Z, r18

	if (NULL == nwkIb.endpoint[APP_COMMAND_ENDPOINT]) {
    2d78:	80 91 cf 11 	lds	r24, 0x11CF	; 0x8011cf <nwkIb+0xc>
    2d7c:	90 91 d0 11 	lds	r25, 0x11D0	; 0x8011d0 <nwkIb+0xd>
    2d80:	89 2b       	or	r24, r25
    2d82:	11 f4       	brne	.+4      	; 0x2d88 <nwkRxIndicateLLCommandFrame+0x3c>
	return false;
    2d84:	80 e0       	ldi	r24, 0x00	; 0
    2d86:	2e c0       	rjmp	.+92     	; 0x2de4 <nwkRxIndicateLLCommandFrame+0x98>
	}
	
	/* this informations are not received in a LLDN Command as they are in standart 802.15.4
	 * all data informatino handle must be done by user 
	 */
	ind.srcAddr = 0;
    2d88:	1c 82       	std	Y+4, r1	; 0x04
    2d8a:	1b 82       	std	Y+3, r1	; 0x03
	ind.dstAddr = 0;
    2d8c:	1e 82       	std	Y+6, r1	; 0x06
    2d8e:	1d 82       	std	Y+5, r1	; 0x05
	ind.srcEndpoint = 0;
    2d90:	1f 82       	std	Y+7, r1	; 0x07
	ind.dstEndpoint = 0;
    2d92:	18 86       	std	Y+8, r1	; 0x08
	

	ind.data = frame->payload;
    2d94:	88 89       	ldd	r24, Y+16	; 0x10
    2d96:	99 89       	ldd	r25, Y+17	; 0x11
    2d98:	8f 57       	subi	r24, 0x7F	; 127
    2d9a:	9f 4f       	sbci	r25, 0xFF	; 255
    2d9c:	fc 01       	movw	r30, r24
    2d9e:	80 81       	ld	r24, Z
    2da0:	91 81       	ldd	r25, Z+1	; 0x01
    2da2:	9c 87       	std	Y+12, r25	; 0x0c
    2da4:	8b 87       	std	Y+11, r24	; 0x0b
	
	ind.size = nwkFramePayloadSize(frame);
    2da6:	88 89       	ldd	r24, Y+16	; 0x10
    2da8:	99 89       	ldd	r25, Y+17	; 0x11
    2daa:	0e 94 dd 0f 	call	0x1fba	; 0x1fba <nwkFramePayloadSize>
    2dae:	8d 87       	std	Y+13, r24	; 0x0d
	ind.lqi = frame->rx.lqi;
    2db0:	88 89       	ldd	r24, Y+16	; 0x10
    2db2:	99 89       	ldd	r25, Y+17	; 0x11
    2db4:	8d 57       	subi	r24, 0x7D	; 125
    2db6:	9f 4f       	sbci	r25, 0xFF	; 255
    2db8:	fc 01       	movw	r30, r24
    2dba:	80 81       	ld	r24, Z
    2dbc:	8e 87       	std	Y+14, r24	; 0x0e
	ind.rssi = frame->rx.rssi;
    2dbe:	88 89       	ldd	r24, Y+16	; 0x10
    2dc0:	99 89       	ldd	r25, Y+17	; 0x11
    2dc2:	8c 57       	subi	r24, 0x7C	; 124
    2dc4:	9f 4f       	sbci	r25, 0xFF	; 255
    2dc6:	fc 01       	movw	r30, r24
    2dc8:	80 81       	ld	r24, Z
    2dca:	8f 87       	std	Y+15, r24	; 0x0f

	ind.options	= NWK_IND_OPT_LLDN_MACCOMMAND;
    2dcc:	80 e0       	ldi	r24, 0x00	; 0
    2dce:	92 e0       	ldi	r25, 0x02	; 2
    2dd0:	9a 87       	std	Y+10, r25	; 0x0a
    2dd2:	89 87       	std	Y+9, r24	; 0x09
	
	return nwkIb.endpoint[APP_COMMAND_ENDPOINT](&ind);
    2dd4:	20 91 cf 11 	lds	r18, 0x11CF	; 0x8011cf <nwkIb+0xc>
    2dd8:	30 91 d0 11 	lds	r19, 0x11D0	; 0x8011d0 <nwkIb+0xd>
    2ddc:	ce 01       	movw	r24, r28
    2dde:	03 96       	adiw	r24, 0x03	; 3
    2de0:	f9 01       	movw	r30, r18
    2de2:	09 95       	icall
}
    2de4:	61 96       	adiw	r28, 0x11	; 17
    2de6:	0f b6       	in	r0, 0x3f	; 63
    2de8:	f8 94       	cli
    2dea:	de bf       	out	0x3e, r29	; 62
    2dec:	0f be       	out	0x3f, r0	; 63
    2dee:	cd bf       	out	0x3d, r28	; 61
    2df0:	df 91       	pop	r29
    2df2:	cf 91       	pop	r28
    2df4:	08 95       	ret

00002df6 <nwkRxIndicateLLDataFrame>:

static bool nwkRxIndicateLLDataFrame(NwkFrame_t *frame)
{		
    2df6:	cf 93       	push	r28
    2df8:	df 93       	push	r29
    2dfa:	cd b7       	in	r28, 0x3d	; 61
    2dfc:	de b7       	in	r29, 0x3e	; 62
    2dfe:	61 97       	sbiw	r28, 0x11	; 17
    2e00:	0f b6       	in	r0, 0x3f	; 63
    2e02:	f8 94       	cli
    2e04:	de bf       	out	0x3e, r29	; 62
    2e06:	0f be       	out	0x3f, r0	; 63
    2e08:	cd bf       	out	0x3d, r28	; 61
    2e0a:	99 8b       	std	Y+17, r25	; 0x11
    2e0c:	88 8b       	std	Y+16, r24	; 0x10
	NwkFrameGeneralHeaderLLDN_t *header = &frame->LLgeneral;
    2e0e:	88 89       	ldd	r24, Y+16	; 0x10
    2e10:	99 89       	ldd	r25, Y+17	; 0x11
    2e12:	02 96       	adiw	r24, 0x02	; 2
    2e14:	9a 83       	std	Y+2, r25	; 0x02
    2e16:	89 83       	std	Y+1, r24	; 0x01
	NWK_DataInd_t ind;

	frame->state = NWK_RX_STATE_FINISH;
    2e18:	88 89       	ldd	r24, Y+16	; 0x10
    2e1a:	99 89       	ldd	r25, Y+17	; 0x11
    2e1c:	24 e2       	ldi	r18, 0x24	; 36
    2e1e:	fc 01       	movw	r30, r24
    2e20:	20 83       	st	Z, r18

	if (NULL == nwkIb.endpoint[APP_DATA_ENDPOINT]) {
    2e22:	80 91 cb 11 	lds	r24, 0x11CB	; 0x8011cb <nwkIb+0x8>
    2e26:	90 91 cc 11 	lds	r25, 0x11CC	; 0x8011cc <nwkIb+0x9>
    2e2a:	89 2b       	or	r24, r25
    2e2c:	11 f4       	brne	.+4      	; 0x2e32 <nwkRxIndicateLLDataFrame+0x3c>
	return false;
    2e2e:	80 e0       	ldi	r24, 0x00	; 0
    2e30:	2e c0       	rjmp	.+92     	; 0x2e8e <nwkRxIndicateLLDataFrame+0x98>
	}
	
	/* this informations are not received in a LLDN Command as they are in standart 802.15.4
	 * all data informatino handle must be done by user 
	 */
	ind.srcAddr = 0;
    2e32:	1c 82       	std	Y+4, r1	; 0x04
    2e34:	1b 82       	std	Y+3, r1	; 0x03
	ind.dstAddr = 0;
    2e36:	1e 82       	std	Y+6, r1	; 0x06
    2e38:	1d 82       	std	Y+5, r1	; 0x05
	ind.srcEndpoint = 0;
    2e3a:	1f 82       	std	Y+7, r1	; 0x07
	ind.dstEndpoint = 0;
    2e3c:	18 86       	std	Y+8, r1	; 0x08
	

	ind.data = frame->payload;
    2e3e:	88 89       	ldd	r24, Y+16	; 0x10
    2e40:	99 89       	ldd	r25, Y+17	; 0x11
    2e42:	8f 57       	subi	r24, 0x7F	; 127
    2e44:	9f 4f       	sbci	r25, 0xFF	; 255
    2e46:	fc 01       	movw	r30, r24
    2e48:	80 81       	ld	r24, Z
    2e4a:	91 81       	ldd	r25, Z+1	; 0x01
    2e4c:	9c 87       	std	Y+12, r25	; 0x0c
    2e4e:	8b 87       	std	Y+11, r24	; 0x0b
	
	ind.size = nwkFramePayloadSize(frame);
    2e50:	88 89       	ldd	r24, Y+16	; 0x10
    2e52:	99 89       	ldd	r25, Y+17	; 0x11
    2e54:	0e 94 dd 0f 	call	0x1fba	; 0x1fba <nwkFramePayloadSize>
    2e58:	8d 87       	std	Y+13, r24	; 0x0d
	ind.lqi = frame->rx.lqi;
    2e5a:	88 89       	ldd	r24, Y+16	; 0x10
    2e5c:	99 89       	ldd	r25, Y+17	; 0x11
    2e5e:	8d 57       	subi	r24, 0x7D	; 125
    2e60:	9f 4f       	sbci	r25, 0xFF	; 255
    2e62:	fc 01       	movw	r30, r24
    2e64:	80 81       	ld	r24, Z
    2e66:	8e 87       	std	Y+14, r24	; 0x0e
	ind.rssi = frame->rx.rssi;
    2e68:	88 89       	ldd	r24, Y+16	; 0x10
    2e6a:	99 89       	ldd	r25, Y+17	; 0x11
    2e6c:	8c 57       	subi	r24, 0x7C	; 124
    2e6e:	9f 4f       	sbci	r25, 0xFF	; 255
    2e70:	fc 01       	movw	r30, r24
    2e72:	80 81       	ld	r24, Z
    2e74:	8f 87       	std	Y+15, r24	; 0x0f

	ind.options	= NWK_IND_OPT_LLDN_DATA;
    2e76:	80 e0       	ldi	r24, 0x00	; 0
    2e78:	94 e0       	ldi	r25, 0x04	; 4
    2e7a:	9a 87       	std	Y+10, r25	; 0x0a
    2e7c:	89 87       	std	Y+9, r24	; 0x09
	
	return nwkIb.endpoint[APP_DATA_ENDPOINT](&ind);
    2e7e:	20 91 cb 11 	lds	r18, 0x11CB	; 0x8011cb <nwkIb+0x8>
    2e82:	30 91 cc 11 	lds	r19, 0x11CC	; 0x8011cc <nwkIb+0x9>
    2e86:	ce 01       	movw	r24, r28
    2e88:	03 96       	adiw	r24, 0x03	; 3
    2e8a:	f9 01       	movw	r30, r18
    2e8c:	09 95       	icall
}
    2e8e:	61 96       	adiw	r28, 0x11	; 17
    2e90:	0f b6       	in	r0, 0x3f	; 63
    2e92:	f8 94       	cli
    2e94:	de bf       	out	0x3e, r29	; 62
    2e96:	0f be       	out	0x3f, r0	; 63
    2e98:	cd bf       	out	0x3d, r28	; 61
    2e9a:	df 91       	pop	r29
    2e9c:	cf 91       	pop	r28
    2e9e:	08 95       	ret

00002ea0 <nwkRxIndicateLLACKFrame>:

static bool nwkRxIndicateLLACKFrame(NwkFrame_t *frame)
{
    2ea0:	cf 93       	push	r28
    2ea2:	df 93       	push	r29
    2ea4:	cd b7       	in	r28, 0x3d	; 61
    2ea6:	de b7       	in	r29, 0x3e	; 62
    2ea8:	61 97       	sbiw	r28, 0x11	; 17
    2eaa:	0f b6       	in	r0, 0x3f	; 63
    2eac:	f8 94       	cli
    2eae:	de bf       	out	0x3e, r29	; 62
    2eb0:	0f be       	out	0x3f, r0	; 63
    2eb2:	cd bf       	out	0x3d, r28	; 61
    2eb4:	99 8b       	std	Y+17, r25	; 0x11
    2eb6:	88 8b       	std	Y+16, r24	; 0x10
	
		NwkFrameGeneralHeaderLLDN_t *header = &frame->LLgeneral;
    2eb8:	88 89       	ldd	r24, Y+16	; 0x10
    2eba:	99 89       	ldd	r25, Y+17	; 0x11
    2ebc:	02 96       	adiw	r24, 0x02	; 2
    2ebe:	9a 83       	std	Y+2, r25	; 0x02
    2ec0:	89 83       	std	Y+1, r24	; 0x01
	NWK_DataInd_t ind;

	frame->state = NWK_RX_STATE_FINISH;
    2ec2:	88 89       	ldd	r24, Y+16	; 0x10
    2ec4:	99 89       	ldd	r25, Y+17	; 0x11
    2ec6:	24 e2       	ldi	r18, 0x24	; 36
    2ec8:	fc 01       	movw	r30, r24
    2eca:	20 83       	st	Z, r18

	if (NULL == nwkIb.endpoint[APP_ACK_ENDPOINT]) {
    2ecc:	80 91 d1 11 	lds	r24, 0x11D1	; 0x8011d1 <nwkIb+0xe>
    2ed0:	90 91 d2 11 	lds	r25, 0x11D2	; 0x8011d2 <nwkIb+0xf>
    2ed4:	89 2b       	or	r24, r25
    2ed6:	11 f4       	brne	.+4      	; 0x2edc <nwkRxIndicateLLACKFrame+0x3c>
	return false;
    2ed8:	80 e0       	ldi	r24, 0x00	; 0
    2eda:	2e c0       	rjmp	.+92     	; 0x2f38 <nwkRxIndicateLLACKFrame+0x98>
	
	/* 
	 * this informations are not received in a LLDN Command as they are in standart 802.15.4
	 * all data informatino handle must be done by user 
	 */
	ind.srcAddr = 0;
    2edc:	1c 82       	std	Y+4, r1	; 0x04
    2ede:	1b 82       	std	Y+3, r1	; 0x03
	ind.dstAddr = 0;
    2ee0:	1e 82       	std	Y+6, r1	; 0x06
    2ee2:	1d 82       	std	Y+5, r1	; 0x05
	ind.srcEndpoint = 0;
    2ee4:	1f 82       	std	Y+7, r1	; 0x07
	ind.dstEndpoint = 0;
    2ee6:	18 86       	std	Y+8, r1	; 0x08

	ind.data =  frame->payload;
    2ee8:	88 89       	ldd	r24, Y+16	; 0x10
    2eea:	99 89       	ldd	r25, Y+17	; 0x11
    2eec:	8f 57       	subi	r24, 0x7F	; 127
    2eee:	9f 4f       	sbci	r25, 0xFF	; 255
    2ef0:	fc 01       	movw	r30, r24
    2ef2:	80 81       	ld	r24, Z
    2ef4:	91 81       	ldd	r25, Z+1	; 0x01
    2ef6:	9c 87       	std	Y+12, r25	; 0x0c
    2ef8:	8b 87       	std	Y+11, r24	; 0x0b
	ind.size = nwkFramePayloadSize(frame);
    2efa:	88 89       	ldd	r24, Y+16	; 0x10
    2efc:	99 89       	ldd	r25, Y+17	; 0x11
    2efe:	0e 94 dd 0f 	call	0x1fba	; 0x1fba <nwkFramePayloadSize>
    2f02:	8d 87       	std	Y+13, r24	; 0x0d
	ind.lqi = frame->rx.lqi;
    2f04:	88 89       	ldd	r24, Y+16	; 0x10
    2f06:	99 89       	ldd	r25, Y+17	; 0x11
    2f08:	8d 57       	subi	r24, 0x7D	; 125
    2f0a:	9f 4f       	sbci	r25, 0xFF	; 255
    2f0c:	fc 01       	movw	r30, r24
    2f0e:	80 81       	ld	r24, Z
    2f10:	8e 87       	std	Y+14, r24	; 0x0e
	ind.rssi = frame->rx.rssi;
    2f12:	88 89       	ldd	r24, Y+16	; 0x10
    2f14:	99 89       	ldd	r25, Y+17	; 0x11
    2f16:	8c 57       	subi	r24, 0x7C	; 124
    2f18:	9f 4f       	sbci	r25, 0xFF	; 255
    2f1a:	fc 01       	movw	r30, r24
    2f1c:	80 81       	ld	r24, Z
    2f1e:	8f 87       	std	Y+15, r24	; 0x0f

	ind.options	= NWK_OPT_LLDN_ACK;
    2f20:	80 e0       	ldi	r24, 0x00	; 0
    2f22:	90 e4       	ldi	r25, 0x40	; 64
    2f24:	9a 87       	std	Y+10, r25	; 0x0a
    2f26:	89 87       	std	Y+9, r24	; 0x09

	return nwkIb.endpoint[APP_ACK_ENDPOINT](&ind);
    2f28:	20 91 d1 11 	lds	r18, 0x11D1	; 0x8011d1 <nwkIb+0xe>
    2f2c:	30 91 d2 11 	lds	r19, 0x11D2	; 0x8011d2 <nwkIb+0xf>
    2f30:	ce 01       	movw	r24, r28
    2f32:	03 96       	adiw	r24, 0x03	; 3
    2f34:	f9 01       	movw	r30, r18
    2f36:	09 95       	icall
}
    2f38:	61 96       	adiw	r28, 0x11	; 17
    2f3a:	0f b6       	in	r0, 0x3f	; 63
    2f3c:	f8 94       	cli
    2f3e:	de bf       	out	0x3e, r29	; 62
    2f40:	0f be       	out	0x3f, r0	; 63
    2f42:	cd bf       	out	0x3d, r28	; 61
    2f44:	df 91       	pop	r29
    2f46:	cf 91       	pop	r28
    2f48:	08 95       	ret

00002f4a <nwkRxHandleIndication>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRxHandleIndication(NwkFrame_t *frame)
{
    2f4a:	cf 93       	push	r28
    2f4c:	df 93       	push	r29
    2f4e:	00 d0       	rcall	.+0      	; 0x2f50 <nwkRxHandleIndication+0x6>
    2f50:	1f 92       	push	r1
    2f52:	cd b7       	in	r28, 0x3d	; 61
    2f54:	de b7       	in	r29, 0x3e	; 62
    2f56:	9b 83       	std	Y+3, r25	; 0x03
    2f58:	8a 83       	std	Y+2, r24	; 0x02
	bool ack;

	nwkRxAckControl = 0;
    2f5a:	10 92 06 0f 	sts	0x0F06, r1	; 0x800f06 <nwkRxAckControl>
	ack = nwkRxIndicateDataFrame(frame);
    2f5e:	8a 81       	ldd	r24, Y+2	; 0x02
    2f60:	9b 81       	ldd	r25, Y+3	; 0x03
    2f62:	0e 94 e8 14 	call	0x29d0	; 0x29d0 <nwkRxIndicateDataFrame>
    2f66:	89 83       	std	Y+1, r24	; 0x01

	if (0 == frame->header.nwkFcf.ackRequest) {
    2f68:	8a 81       	ldd	r24, Y+2	; 0x02
    2f6a:	9b 81       	ldd	r25, Y+3	; 0x03
    2f6c:	fc 01       	movw	r30, r24
    2f6e:	83 85       	ldd	r24, Z+11	; 0x0b
    2f70:	81 70       	andi	r24, 0x01	; 1
    2f72:	88 23       	and	r24, r24
    2f74:	09 f4       	brne	.+2      	; 0x2f78 <nwkRxHandleIndication+0x2e>
		ack = false;
    2f76:	19 82       	std	Y+1, r1	; 0x01
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    2f78:	8a 81       	ldd	r24, Y+2	; 0x02
    2f7a:	9b 81       	ldd	r25, Y+3	; 0x03
    2f7c:	fc 01       	movw	r30, r24
    2f7e:	87 81       	ldd	r24, Z+7	; 0x07
    2f80:	90 85       	ldd	r25, Z+8	; 0x08
    2f82:	01 96       	adiw	r24, 0x01	; 1
    2f84:	a9 f4       	brne	.+42     	; 0x2fb0 <nwkRxHandleIndication+0x66>
			nwkIb.addr == frame->header.nwkDstAddr &&
    2f86:	20 91 c3 11 	lds	r18, 0x11C3	; 0x8011c3 <nwkIb>
    2f8a:	30 91 c4 11 	lds	r19, 0x11C4	; 0x8011c4 <nwkIb+0x1>
    2f8e:	8a 81       	ldd	r24, Y+2	; 0x02
    2f90:	9b 81       	ldd	r25, Y+3	; 0x03
    2f92:	fc 01       	movw	r30, r24
    2f94:	87 85       	ldd	r24, Z+15	; 0x0f
    2f96:	90 89       	ldd	r25, Z+16	; 0x10

	if (0 == frame->header.nwkFcf.ackRequest) {
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    2f98:	28 17       	cp	r18, r24
    2f9a:	39 07       	cpc	r19, r25
    2f9c:	49 f4       	brne	.+18     	; 0x2fb0 <nwkRxHandleIndication+0x66>
			nwkIb.addr == frame->header.nwkDstAddr &&
			0 == frame->header.nwkFcf.multicast) {
    2f9e:	8a 81       	ldd	r24, Y+2	; 0x02
    2fa0:	9b 81       	ldd	r25, Y+3	; 0x03
    2fa2:	fc 01       	movw	r30, r24
    2fa4:	83 85       	ldd	r24, Z+11	; 0x0b
    2fa6:	88 70       	andi	r24, 0x08	; 8
	if (0 == frame->header.nwkFcf.ackRequest) {
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
			nwkIb.addr == frame->header.nwkDstAddr &&
    2fa8:	88 23       	and	r24, r24
    2faa:	11 f4       	brne	.+4      	; 0x2fb0 <nwkRxHandleIndication+0x66>
			0 == frame->header.nwkFcf.multicast) {
		ack = true;
    2fac:	81 e0       	ldi	r24, 0x01	; 1
    2fae:	89 83       	std	Y+1, r24	; 0x01
	}

	if (NWK_BROADCAST_PANID == frame->header.macDstPanId) {
    2fb0:	8a 81       	ldd	r24, Y+2	; 0x02
    2fb2:	9b 81       	ldd	r25, Y+3	; 0x03
    2fb4:	fc 01       	movw	r30, r24
    2fb6:	85 81       	ldd	r24, Z+5	; 0x05
    2fb8:	96 81       	ldd	r25, Z+6	; 0x06
    2fba:	01 96       	adiw	r24, 0x01	; 1
    2fbc:	09 f4       	brne	.+2      	; 0x2fc0 <nwkRxHandleIndication+0x76>
		ack = false;
    2fbe:	19 82       	std	Y+1, r1	; 0x01
	}

	if (NWK_BROADCAST_ADDR == nwkIb.addr) {
    2fc0:	80 91 c3 11 	lds	r24, 0x11C3	; 0x8011c3 <nwkIb>
    2fc4:	90 91 c4 11 	lds	r25, 0x11C4	; 0x8011c4 <nwkIb+0x1>
    2fc8:	01 96       	adiw	r24, 0x01	; 1
    2fca:	09 f4       	brne	.+2      	; 0x2fce <nwkRxHandleIndication+0x84>
		ack = false;
    2fcc:	19 82       	std	Y+1, r1	; 0x01
	}

	if (ack) {
    2fce:	89 81       	ldd	r24, Y+1	; 0x01
    2fd0:	88 23       	and	r24, r24
    2fd2:	21 f0       	breq	.+8      	; 0x2fdc <nwkRxHandleIndication+0x92>
		nwkRxSendAck(frame);
    2fd4:	8a 81       	ldd	r24, Y+2	; 0x02
    2fd6:	9b 81       	ldd	r25, Y+3	; 0x03
    2fd8:	0e 94 a0 11 	call	0x2340	; 0x2340 <nwkRxSendAck>
	}

	frame->state = NWK_RX_STATE_FINISH;
    2fdc:	8a 81       	ldd	r24, Y+2	; 0x02
    2fde:	9b 81       	ldd	r25, Y+3	; 0x03
    2fe0:	24 e2       	ldi	r18, 0x24	; 36
    2fe2:	fc 01       	movw	r30, r24
    2fe4:	20 83       	st	Z, r18
}
    2fe6:	00 00       	nop
    2fe8:	0f 90       	pop	r0
    2fea:	0f 90       	pop	r0
    2fec:	0f 90       	pop	r0
    2fee:	df 91       	pop	r29
    2ff0:	cf 91       	pop	r28
    2ff2:	08 95       	ret

00002ff4 <nwkRxTaskHandler>:

/*************************************************************************//**
*  @brief Rx Module task handler
*****************************************************************************/
void nwkRxTaskHandler(void)
{
    2ff4:	cf 93       	push	r28
    2ff6:	df 93       	push	r29
    2ff8:	00 d0       	rcall	.+0      	; 0x2ffa <nwkRxTaskHandler+0x6>
    2ffa:	cd b7       	in	r28, 0x3d	; 61
    2ffc:	de b7       	in	r29, 0x3e	; 62
	NwkFrame_t *frame = NULL;
    2ffe:	1a 82       	std	Y+2, r1	; 0x02
    3000:	19 82       	std	Y+1, r1	; 0x01

	while (NULL != (frame = nwkFrameNext(frame))) {
    3002:	3f c0       	rjmp	.+126    	; 0x3082 <nwkRxTaskHandler+0x8e>
		switch (frame->state) {
    3004:	89 81       	ldd	r24, Y+1	; 0x01
    3006:	9a 81       	ldd	r25, Y+2	; 0x02
    3008:	fc 01       	movw	r30, r24
    300a:	80 81       	ld	r24, Z
    300c:	88 2f       	mov	r24, r24
    300e:	90 e0       	ldi	r25, 0x00	; 0
    3010:	09 2e       	mov	r0, r25
    3012:	00 0c       	add	r0, r0
    3014:	aa 0b       	sbc	r26, r26
    3016:	bb 0b       	sbc	r27, r27
    3018:	40 e2       	ldi	r20, 0x20	; 32
    301a:	50 e0       	ldi	r21, 0x00	; 0
    301c:	29 e0       	ldi	r18, 0x09	; 9
    301e:	30 e0       	ldi	r19, 0x00	; 0
    3020:	84 1b       	sub	r24, r20
    3022:	95 0b       	sbc	r25, r21
    3024:	28 17       	cp	r18, r24
    3026:	39 07       	cpc	r19, r25
    3028:	60 f1       	brcs	.+88     	; 0x3082 <nwkRxTaskHandler+0x8e>
    302a:	80 57       	subi	r24, 0x70	; 112
    302c:	9f 4f       	sbci	r25, 0xFF	; 255
    302e:	fc 01       	movw	r30, r24
    3030:	0c 94 af 49 	jmp	0x935e	; 0x935e <__tablejump2__>
		case NWK_RX_STATE_RECEIVED:
		{
			nwkRxHandleReceivedFrame(frame);
    3034:	89 81       	ldd	r24, Y+1	; 0x01
    3036:	9a 81       	ldd	r25, Y+2	; 0x02
    3038:	0e 94 7b 13 	call	0x26f6	; 0x26f6 <nwkRxHandleReceivedFrame>
		}
		break;
    303c:	22 c0       	rjmp	.+68     	; 0x3082 <nwkRxTaskHandler+0x8e>
		break;
#endif

		case NWK_RX_STATE_INDICATE:
		{
			nwkRxHandleIndication(frame);
    303e:	89 81       	ldd	r24, Y+1	; 0x01
    3040:	9a 81       	ldd	r25, Y+2	; 0x02
    3042:	0e 94 a5 17 	call	0x2f4a	; 0x2f4a <nwkRxHandleIndication>
		}
		break;
    3046:	1d c0       	rjmp	.+58     	; 0x3082 <nwkRxTaskHandler+0x8e>
		break;
#endif

		case NWK_RX_STATE_FINISH:
		{
			nwkFrameFree(frame);
    3048:	89 81       	ldd	r24, Y+1	; 0x01
    304a:	9a 81       	ldd	r25, Y+2	; 0x02
    304c:	0e 94 c6 0e 	call	0x1d8c	; 0x1d8c <nwkFrameFree>
		}
		break;
    3050:	18 c0       	rjmp	.+48     	; 0x3082 <nwkRxTaskHandler+0x8e>

		case NWK_RX_STATE_BEACON:
		{
			nwkRxIndicateBeaconFrame(frame);
    3052:	89 81       	ldd	r24, Y+1	; 0x01
    3054:	9a 81       	ldd	r25, Y+2	; 0x02
    3056:	0e 94 ef 15 	call	0x2bde	; 0x2bde <nwkRxIndicateBeaconFrame>
		}
		break;
    305a:	13 c0       	rjmp	.+38     	; 0x3082 <nwkRxTaskHandler+0x8e>
		
		
		case NWK_RX_STATE_LLBEACON:
		{
			nwkRxIndicateLLBeaconFrame(frame);
    305c:	89 81       	ldd	r24, Y+1	; 0x01
    305e:	9a 81       	ldd	r25, Y+2	; 0x02
    3060:	0e 94 5a 16 	call	0x2cb4	; 0x2cb4 <nwkRxIndicateLLBeaconFrame>
		}
		break;
    3064:	0e c0       	rjmp	.+28     	; 0x3082 <nwkRxTaskHandler+0x8e>
		
		case NWK_RX_STATE_LLCOMMAND:
		{
			nwkRxIndicateLLCommandFrame(frame);
    3066:	89 81       	ldd	r24, Y+1	; 0x01
    3068:	9a 81       	ldd	r25, Y+2	; 0x02
    306a:	0e 94 a6 16 	call	0x2d4c	; 0x2d4c <nwkRxIndicateLLCommandFrame>
		}
		break;
    306e:	09 c0       	rjmp	.+18     	; 0x3082 <nwkRxTaskHandler+0x8e>
		
		case NWK_RX_STATE_LLDATA:
		{
			nwkRxIndicateLLDataFrame(frame);
    3070:	89 81       	ldd	r24, Y+1	; 0x01
    3072:	9a 81       	ldd	r25, Y+2	; 0x02
    3074:	0e 94 fb 16 	call	0x2df6	; 0x2df6 <nwkRxIndicateLLDataFrame>
		}
		
		case NWK_RX_STATE_LLACKFRAME:
		{
			nwkRxIndicateLLACKFrame(frame);
    3078:	89 81       	ldd	r24, Y+1	; 0x01
    307a:	9a 81       	ldd	r25, Y+2	; 0x02
    307c:	0e 94 50 17 	call	0x2ea0	; 0x2ea0 <nwkRxIndicateLLACKFrame>
		}
		break;
    3080:	00 00       	nop
*****************************************************************************/
void nwkRxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3082:	89 81       	ldd	r24, Y+1	; 0x01
    3084:	9a 81       	ldd	r25, Y+2	; 0x02
    3086:	0e 94 e0 0e 	call	0x1dc0	; 0x1dc0 <nwkFrameNext>
    308a:	9a 83       	std	Y+2, r25	; 0x02
    308c:	89 83       	std	Y+1, r24	; 0x01
    308e:	89 81       	ldd	r24, Y+1	; 0x01
    3090:	9a 81       	ldd	r25, Y+2	; 0x02
    3092:	89 2b       	or	r24, r25
    3094:	09 f0       	breq	.+2      	; 0x3098 <nwkRxTaskHandler+0xa4>
    3096:	b6 cf       	rjmp	.-148    	; 0x3004 <nwkRxTaskHandler+0x10>
		}
		break;
		
		}
	}
}
    3098:	00 00       	nop
    309a:	0f 90       	pop	r0
    309c:	0f 90       	pop	r0
    309e:	df 91       	pop	r29
    30a0:	cf 91       	pop	r28
    30a2:	08 95       	ret

000030a4 <nwkTxInit>:

/*************************************************************************//**
*  @brief Initializes the Tx module
*****************************************************************************/
void nwkTxInit(void)
{
    30a4:	cf 93       	push	r28
    30a6:	df 93       	push	r29
    30a8:	cd b7       	in	r28, 0x3d	; 61
    30aa:	de b7       	in	r29, 0x3e	; 62
	nwkTxPhyActiveFrame = NULL;
    30ac:	10 92 15 0f 	sts	0x0F15, r1	; 0x800f15 <nwkTxPhyActiveFrame+0x1>
    30b0:	10 92 14 0f 	sts	0x0F14, r1	; 0x800f14 <nwkTxPhyActiveFrame>

	nwkTxAckWaitTimer.interval = NWK_TX_ACK_WAIT_TIMER_INTERVAL;
    30b4:	82 e3       	ldi	r24, 0x32	; 50
    30b6:	90 e0       	ldi	r25, 0x00	; 0
    30b8:	a0 e0       	ldi	r26, 0x00	; 0
    30ba:	b0 e0       	ldi	r27, 0x00	; 0
    30bc:	80 93 1c 0f 	sts	0x0F1C, r24	; 0x800f1c <nwkTxAckWaitTimer+0x6>
    30c0:	90 93 1d 0f 	sts	0x0F1D, r25	; 0x800f1d <nwkTxAckWaitTimer+0x7>
    30c4:	a0 93 1e 0f 	sts	0x0F1E, r26	; 0x800f1e <nwkTxAckWaitTimer+0x8>
    30c8:	b0 93 1f 0f 	sts	0x0F1F, r27	; 0x800f1f <nwkTxAckWaitTimer+0x9>
	nwkTxAckWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    30cc:	10 92 20 0f 	sts	0x0F20, r1	; 0x800f20 <nwkTxAckWaitTimer+0xa>
	nwkTxAckWaitTimer.handler = nwkTxAckWaitTimerHandler;
    30d0:	8d e0       	ldi	r24, 0x0D	; 13
    30d2:	9b e1       	ldi	r25, 0x1B	; 27
    30d4:	90 93 22 0f 	sts	0x0F22, r25	; 0x800f22 <nwkTxAckWaitTimer+0xc>
    30d8:	80 93 21 0f 	sts	0x0F21, r24	; 0x800f21 <nwkTxAckWaitTimer+0xb>

	nwkTxDelayTimer.interval = NWK_TX_DELAY_TIMER_INTERVAL;
    30dc:	8a e0       	ldi	r24, 0x0A	; 10
    30de:	90 e0       	ldi	r25, 0x00	; 0
    30e0:	a0 e0       	ldi	r26, 0x00	; 0
    30e2:	b0 e0       	ldi	r27, 0x00	; 0
    30e4:	80 93 29 0f 	sts	0x0F29, r24	; 0x800f29 <nwkTxDelayTimer+0x6>
    30e8:	90 93 2a 0f 	sts	0x0F2A, r25	; 0x800f2a <nwkTxDelayTimer+0x7>
    30ec:	a0 93 2b 0f 	sts	0x0F2B, r26	; 0x800f2b <nwkTxDelayTimer+0x8>
    30f0:	b0 93 2c 0f 	sts	0x0F2C, r27	; 0x800f2c <nwkTxDelayTimer+0x9>
	nwkTxDelayTimer.mode = SYS_TIMER_INTERVAL_MODE;
    30f4:	10 92 2d 0f 	sts	0x0F2D, r1	; 0x800f2d <nwkTxDelayTimer+0xa>
	nwkTxDelayTimer.handler = nwkTxDelayTimerHandler;
    30f8:	87 e7       	ldi	r24, 0x77	; 119
    30fa:	9b e1       	ldi	r25, 0x1B	; 27
    30fc:	90 93 2f 0f 	sts	0x0F2F, r25	; 0x800f2f <nwkTxDelayTimer+0xc>
    3100:	80 93 2e 0f 	sts	0x0F2E, r24	; 0x800f2e <nwkTxDelayTimer+0xb>
}
    3104:	00 00       	nop
    3106:	df 91       	pop	r29
    3108:	cf 91       	pop	r28
    310a:	08 95       	ret

0000310c <nwkTxBeaconFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxBeaconFrame(NwkFrame_t *frame)
{
    310c:	cf 93       	push	r28
    310e:	df 93       	push	r29
    3110:	00 d0       	rcall	.+0      	; 0x3112 <nwkTxBeaconFrame+0x6>
    3112:	00 d0       	rcall	.+0      	; 0x3114 <nwkTxBeaconFrame+0x8>
    3114:	cd b7       	in	r28, 0x3d	; 61
    3116:	de b7       	in	r29, 0x3e	; 62
    3118:	9c 83       	std	Y+4, r25	; 0x04
    311a:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrameBeaconHeader_t *beacon = &frame->beacon;
    311c:	8b 81       	ldd	r24, Y+3	; 0x03
    311e:	9c 81       	ldd	r25, Y+4	; 0x04
    3120:	02 96       	adiw	r24, 0x02	; 2
    3122:	9a 83       	std	Y+2, r25	; 0x02
    3124:	89 83       	std	Y+1, r24	; 0x01

	frame->state = NWK_TX_STATE_SEND;
    3126:	8b 81       	ldd	r24, Y+3	; 0x03
    3128:	9c 81       	ldd	r25, Y+4	; 0x04
    312a:	23 e1       	ldi	r18, 0x13	; 19
    312c:	fc 01       	movw	r30, r24
    312e:	20 83       	st	Z, r18
	frame->tx.status = NWK_SUCCESS_STATUS;
    3130:	8b 81       	ldd	r24, Y+3	; 0x03
    3132:	9c 81       	ldd	r25, Y+4	; 0x04
    3134:	8d 57       	subi	r24, 0x7D	; 125
    3136:	9f 4f       	sbci	r25, 0xFF	; 255
    3138:	fc 01       	movw	r30, r24
    313a:	10 82       	st	Z, r1
	frame->tx.timeout = 0;
    313c:	8b 81       	ldd	r24, Y+3	; 0x03
    313e:	9c 81       	ldd	r25, Y+4	; 0x04
    3140:	8c 57       	subi	r24, 0x7C	; 124
    3142:	9f 4f       	sbci	r25, 0xFF	; 255
    3144:	fc 01       	movw	r30, r24
    3146:	11 82       	std	Z+1, r1	; 0x01
    3148:	10 82       	st	Z, r1

	beacon->macFcf = 0x8000;
    314a:	89 81       	ldd	r24, Y+1	; 0x01
    314c:	9a 81       	ldd	r25, Y+2	; 0x02
    314e:	20 e0       	ldi	r18, 0x00	; 0
    3150:	30 e8       	ldi	r19, 0x80	; 128
    3152:	fc 01       	movw	r30, r24
    3154:	31 83       	std	Z+1, r19	; 0x01
    3156:	20 83       	st	Z, r18
	beacon->macSeq = ++nwkIb.macSeqNum;
    3158:	80 91 c8 11 	lds	r24, 0x11C8	; 0x8011c8 <nwkIb+0x5>
    315c:	8f 5f       	subi	r24, 0xFF	; 255
    315e:	80 93 c8 11 	sts	0x11C8, r24	; 0x8011c8 <nwkIb+0x5>
    3162:	20 91 c8 11 	lds	r18, 0x11C8	; 0x8011c8 <nwkIb+0x5>
    3166:	89 81       	ldd	r24, Y+1	; 0x01
    3168:	9a 81       	ldd	r25, Y+2	; 0x02
    316a:	fc 01       	movw	r30, r24
    316c:	22 83       	std	Z+2, r18	; 0x02
	beacon->macSrcPanId = nwkIb.panId;
    316e:	20 91 c5 11 	lds	r18, 0x11C5	; 0x8011c5 <nwkIb+0x2>
    3172:	30 91 c6 11 	lds	r19, 0x11C6	; 0x8011c6 <nwkIb+0x3>
    3176:	89 81       	ldd	r24, Y+1	; 0x01
    3178:	9a 81       	ldd	r25, Y+2	; 0x02
    317a:	fc 01       	movw	r30, r24
    317c:	34 83       	std	Z+4, r19	; 0x04
    317e:	23 83       	std	Z+3, r18	; 0x03
	beacon->macSrcAddr = nwkIb.addr;
    3180:	20 91 c3 11 	lds	r18, 0x11C3	; 0x8011c3 <nwkIb>
    3184:	30 91 c4 11 	lds	r19, 0x11C4	; 0x8011c4 <nwkIb+0x1>
    3188:	89 81       	ldd	r24, Y+1	; 0x01
    318a:	9a 81       	ldd	r25, Y+2	; 0x02
    318c:	fc 01       	movw	r30, r24
    318e:	36 83       	std	Z+6, r19	; 0x06
    3190:	25 83       	std	Z+5, r18	; 0x05
}
    3192:	00 00       	nop
    3194:	0f 90       	pop	r0
    3196:	0f 90       	pop	r0
    3198:	0f 90       	pop	r0
    319a:	0f 90       	pop	r0
    319c:	df 91       	pop	r29
    319e:	cf 91       	pop	r28
    31a0:	08 95       	ret

000031a2 <nwkTxBeaconFrameLLDN>:


/*************************************************************************//**
*****************************************************************************/
void nwkTxBeaconFrameLLDN(NwkFrame_t *frame)
{
    31a2:	cf 93       	push	r28
    31a4:	df 93       	push	r29
    31a6:	00 d0       	rcall	.+0      	; 0x31a8 <nwkTxBeaconFrameLLDN+0x6>
    31a8:	00 d0       	rcall	.+0      	; 0x31aa <nwkTxBeaconFrameLLDN+0x8>
    31aa:	cd b7       	in	r28, 0x3d	; 61
    31ac:	de b7       	in	r29, 0x3e	; 62
    31ae:	9c 83       	std	Y+4, r25	; 0x04
    31b0:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrameBeaconHeaderLLDN_t *beacon = &frame->LLbeacon;
    31b2:	8b 81       	ldd	r24, Y+3	; 0x03
    31b4:	9c 81       	ldd	r25, Y+4	; 0x04
    31b6:	02 96       	adiw	r24, 0x02	; 2
    31b8:	9a 83       	std	Y+2, r25	; 0x02
    31ba:	89 83       	std	Y+1, r24	; 0x01
	frame->state = NWK_TX_STATE_SEND;
    31bc:	8b 81       	ldd	r24, Y+3	; 0x03
    31be:	9c 81       	ldd	r25, Y+4	; 0x04
    31c0:	23 e1       	ldi	r18, 0x13	; 19
    31c2:	fc 01       	movw	r30, r24
    31c4:	20 83       	st	Z, r18
	frame->tx.status = NWK_SUCCESS_STATUS;
    31c6:	8b 81       	ldd	r24, Y+3	; 0x03
    31c8:	9c 81       	ldd	r25, Y+4	; 0x04
    31ca:	8d 57       	subi	r24, 0x7D	; 125
    31cc:	9f 4f       	sbci	r25, 0xFF	; 255
    31ce:	fc 01       	movw	r30, r24
    31d0:	10 82       	st	Z, r1
	frame->tx.timeout = 0;
    31d2:	8b 81       	ldd	r24, Y+3	; 0x03
    31d4:	9c 81       	ldd	r25, Y+4	; 0x04
    31d6:	8c 57       	subi	r24, 0x7C	; 124
    31d8:	9f 4f       	sbci	r25, 0xFF	; 255
    31da:	fc 01       	movw	r30, r24
    31dc:	11 82       	std	Z+1, r1	; 0x01
    31de:	10 82       	st	Z, r1
	// beacon->macFcf.FrameType				= 0b100; 	// LLDN type
	// beacon->macFcf.SecurityEnabled 	= 0b1;	// 1 to enable security header and sequence number
	// beacon->macFcf.FrameVersion			= 0b0;	// zero to indicate compatible with IEEE Std 802.15.4.
	// beacon->macFcf.ackRequest				= 0b0;	// zero to indicade no ACK
	// beacon->macFcf.SubFrameType			= 0b00; // Subtype = LL-Beacon
	beacon->macFcf = 0x0c;
    31e0:	89 81       	ldd	r24, Y+1	; 0x01
    31e2:	9a 81       	ldd	r25, Y+2	; 0x02
    31e4:	2c e0       	ldi	r18, 0x0C	; 12
    31e6:	fc 01       	movw	r30, r24
    31e8:	20 83       	st	Z, r18
	beacon->macSeqNumber = ++nwkIb.macSeqNum;
    31ea:	80 91 c8 11 	lds	r24, 0x11C8	; 0x8011c8 <nwkIb+0x5>
    31ee:	8f 5f       	subi	r24, 0xFF	; 255
    31f0:	80 93 c8 11 	sts	0x11C8, r24	; 0x8011c8 <nwkIb+0x5>
    31f4:	20 91 c8 11 	lds	r18, 0x11C8	; 0x8011c8 <nwkIb+0x5>
    31f8:	89 81       	ldd	r24, Y+1	; 0x01
    31fa:	9a 81       	ldd	r25, Y+2	; 0x02
    31fc:	fc 01       	movw	r30, r24
    31fe:	21 83       	std	Z+1, r18	; 0x01

	// Auxiliarty Security is not fully implemented, it is only enabled so Sequence Number is present in frame
	beacon->macSecHeader.secLevel	= 0b000;
    3200:	89 81       	ldd	r24, Y+1	; 0x01
    3202:	9a 81       	ldd	r25, Y+2	; 0x02
    3204:	fc 01       	movw	r30, r24
    3206:	22 81       	ldd	r18, Z+2	; 0x02
    3208:	28 7f       	andi	r18, 0xF8	; 248
    320a:	fc 01       	movw	r30, r24
    320c:	22 83       	std	Z+2, r18	; 0x02
	beacon->macSecHeader.KeyId		= 0b00;
    320e:	89 81       	ldd	r24, Y+1	; 0x01
    3210:	9a 81       	ldd	r25, Y+2	; 0x02
    3212:	fc 01       	movw	r30, r24
    3214:	22 81       	ldd	r18, Z+2	; 0x02
    3216:	27 7e       	andi	r18, 0xE7	; 231
    3218:	fc 01       	movw	r30, r24
    321a:	22 83       	std	Z+2, r18	; 0x02
	beacon->macSecHeader.countSup	= 0b0;
    321c:	89 81       	ldd	r24, Y+1	; 0x01
    321e:	9a 81       	ldd	r25, Y+2	; 0x02
    3220:	fc 01       	movw	r30, r24
    3222:	22 81       	ldd	r18, Z+2	; 0x02
    3224:	2f 7d       	andi	r18, 0xDF	; 223
    3226:	fc 01       	movw	r30, r24
    3228:	22 83       	std	Z+2, r18	; 0x02
	beacon->macSecHeader.countSize= 0b0;
    322a:	89 81       	ldd	r24, Y+1	; 0x01
    322c:	9a 81       	ldd	r25, Y+2	; 0x02
    322e:	fc 01       	movw	r30, r24
    3230:	22 81       	ldd	r18, Z+2	; 0x02
    3232:	2f 7b       	andi	r18, 0xBF	; 191
    3234:	fc 01       	movw	r30, r24
    3236:	22 83       	std	Z+2, r18	; 0x02
}
    3238:	00 00       	nop
    323a:	0f 90       	pop	r0
    323c:	0f 90       	pop	r0
    323e:	0f 90       	pop	r0
    3240:	0f 90       	pop	r0
    3242:	df 91       	pop	r29
    3244:	cf 91       	pop	r28
    3246:	08 95       	ret

00003248 <nwkTxMacCommandFrameLLDN>:

void nwkTxMacCommandFrameLLDN(NwkFrame_t *frame, uint16_t subtype)
{
    3248:	cf 93       	push	r28
    324a:	df 93       	push	r29
    324c:	00 d0       	rcall	.+0      	; 0x324e <nwkTxMacCommandFrameLLDN+0x6>
    324e:	00 d0       	rcall	.+0      	; 0x3250 <nwkTxMacCommandFrameLLDN+0x8>
    3250:	00 d0       	rcall	.+0      	; 0x3252 <nwkTxMacCommandFrameLLDN+0xa>
    3252:	cd b7       	in	r28, 0x3d	; 61
    3254:	de b7       	in	r29, 0x3e	; 62
    3256:	9c 83       	std	Y+4, r25	; 0x04
    3258:	8b 83       	std	Y+3, r24	; 0x03
    325a:	7e 83       	std	Y+6, r23	; 0x06
    325c:	6d 83       	std	Y+5, r22	; 0x05
	NwkFrameGeneralHeaderLLDN_t *mac_command = &frame->LLgeneral;
    325e:	8b 81       	ldd	r24, Y+3	; 0x03
    3260:	9c 81       	ldd	r25, Y+4	; 0x04
    3262:	02 96       	adiw	r24, 0x02	; 2
    3264:	9a 83       	std	Y+2, r25	; 0x02
    3266:	89 83       	std	Y+1, r24	; 0x01
	frame->state = NWK_TX_STATE_SEND;
    3268:	8b 81       	ldd	r24, Y+3	; 0x03
    326a:	9c 81       	ldd	r25, Y+4	; 0x04
    326c:	23 e1       	ldi	r18, 0x13	; 19
    326e:	fc 01       	movw	r30, r24
    3270:	20 83       	st	Z, r18
	frame->tx.status = NWK_SUCCESS_STATUS;
    3272:	8b 81       	ldd	r24, Y+3	; 0x03
    3274:	9c 81       	ldd	r25, Y+4	; 0x04
    3276:	8d 57       	subi	r24, 0x7D	; 125
    3278:	9f 4f       	sbci	r25, 0xFF	; 255
    327a:	fc 01       	movw	r30, r24
    327c:	10 82       	st	Z, r1
	frame->tx.timeout = 0;
    327e:	8b 81       	ldd	r24, Y+3	; 0x03
    3280:	9c 81       	ldd	r25, Y+4	; 0x04
    3282:	8c 57       	subi	r24, 0x7C	; 124
    3284:	9f 4f       	sbci	r25, 0xFF	; 255
    3286:	fc 01       	movw	r30, r24
    3288:	11 82       	std	Z+1, r1	; 0x01
    328a:	10 82       	st	Z, r1
	// beacon->macFcf.FrameType					= 0b100; // LLDN type
	// beacon->macFcf.SecurityEnabled 	= 0b1;	// 1 to enable security header and sequence number
	// beacon->macFcf.FrameVersion			= 0b0;	// zero to indicate compatible with IEEE Std 802.15.4.
	// beacon->macFcf.ackRequest				= 0b0;	// zero to indicade no ACK
	// beacon->macFcf.SubFrameType			= 0b11; // Subtype = LL-MAC command
	if (subtype & NWK_OPT_MAC_COMMAND) 		mac_command->macFcf = 0xcc; //LL-MAC Command
    328c:	8d 81       	ldd	r24, Y+5	; 0x05
    328e:	9e 81       	ldd	r25, Y+6	; 0x06
    3290:	99 23       	and	r25, r25
    3292:	34 f4       	brge	.+12     	; 0x32a0 <nwkTxMacCommandFrameLLDN+0x58>
    3294:	89 81       	ldd	r24, Y+1	; 0x01
    3296:	9a 81       	ldd	r25, Y+2	; 0x02
    3298:	2c ec       	ldi	r18, 0xCC	; 204
    329a:	fc 01       	movw	r30, r24
    329c:	20 83       	st	Z, r18
    329e:	17 c0       	rjmp	.+46     	; 0x32ce <nwkTxMacCommandFrameLLDN+0x86>
	else if (subtype & NWK_OPT_LLDN_DATA)	mac_command->macFcf = 0x4c; //LL-Data
    32a0:	8d 81       	ldd	r24, Y+5	; 0x05
    32a2:	9e 81       	ldd	r25, Y+6	; 0x06
    32a4:	88 27       	eor	r24, r24
    32a6:	90 72       	andi	r25, 0x20	; 32
    32a8:	89 2b       	or	r24, r25
    32aa:	31 f0       	breq	.+12     	; 0x32b8 <nwkTxMacCommandFrameLLDN+0x70>
    32ac:	89 81       	ldd	r24, Y+1	; 0x01
    32ae:	9a 81       	ldd	r25, Y+2	; 0x02
    32b0:	2c e4       	ldi	r18, 0x4C	; 76
    32b2:	fc 01       	movw	r30, r24
    32b4:	20 83       	st	Z, r18
    32b6:	0b c0       	rjmp	.+22     	; 0x32ce <nwkTxMacCommandFrameLLDN+0x86>
	else if (subtype & NWK_OPT_LLDN_ACK) 	mac_command->macFcf = 0x8c;	//LL-Acknowledgment
    32b8:	8d 81       	ldd	r24, Y+5	; 0x05
    32ba:	9e 81       	ldd	r25, Y+6	; 0x06
    32bc:	88 27       	eor	r24, r24
    32be:	90 74       	andi	r25, 0x40	; 64
    32c0:	89 2b       	or	r24, r25
    32c2:	29 f0       	breq	.+10     	; 0x32ce <nwkTxMacCommandFrameLLDN+0x86>
    32c4:	89 81       	ldd	r24, Y+1	; 0x01
    32c6:	9a 81       	ldd	r25, Y+2	; 0x02
    32c8:	2c e8       	ldi	r18, 0x8C	; 140
    32ca:	fc 01       	movw	r30, r24
    32cc:	20 83       	st	Z, r18
	mac_command->macSeqNumber = ++nwkIb.macSeqNum;
    32ce:	80 91 c8 11 	lds	r24, 0x11C8	; 0x8011c8 <nwkIb+0x5>
    32d2:	8f 5f       	subi	r24, 0xFF	; 255
    32d4:	80 93 c8 11 	sts	0x11C8, r24	; 0x8011c8 <nwkIb+0x5>
    32d8:	20 91 c8 11 	lds	r18, 0x11C8	; 0x8011c8 <nwkIb+0x5>
    32dc:	89 81       	ldd	r24, Y+1	; 0x01
    32de:	9a 81       	ldd	r25, Y+2	; 0x02
    32e0:	fc 01       	movw	r30, r24
    32e2:	21 83       	std	Z+1, r18	; 0x01

	// Auxiliarty Security is not fully implemented, it is only enabled so Sequence Number is present in frame
	mac_command->macSecHeader.secLevel	= 0b000;
    32e4:	89 81       	ldd	r24, Y+1	; 0x01
    32e6:	9a 81       	ldd	r25, Y+2	; 0x02
    32e8:	fc 01       	movw	r30, r24
    32ea:	22 81       	ldd	r18, Z+2	; 0x02
    32ec:	28 7f       	andi	r18, 0xF8	; 248
    32ee:	fc 01       	movw	r30, r24
    32f0:	22 83       	std	Z+2, r18	; 0x02
	mac_command->macSecHeader.KeyId		= 0b00;
    32f2:	89 81       	ldd	r24, Y+1	; 0x01
    32f4:	9a 81       	ldd	r25, Y+2	; 0x02
    32f6:	fc 01       	movw	r30, r24
    32f8:	22 81       	ldd	r18, Z+2	; 0x02
    32fa:	27 7e       	andi	r18, 0xE7	; 231
    32fc:	fc 01       	movw	r30, r24
    32fe:	22 83       	std	Z+2, r18	; 0x02
	mac_command->macSecHeader.countSup	= 0b0;
    3300:	89 81       	ldd	r24, Y+1	; 0x01
    3302:	9a 81       	ldd	r25, Y+2	; 0x02
    3304:	fc 01       	movw	r30, r24
    3306:	22 81       	ldd	r18, Z+2	; 0x02
    3308:	2f 7d       	andi	r18, 0xDF	; 223
    330a:	fc 01       	movw	r30, r24
    330c:	22 83       	std	Z+2, r18	; 0x02
	mac_command->macSecHeader.countSize= 0b0;
    330e:	89 81       	ldd	r24, Y+1	; 0x01
    3310:	9a 81       	ldd	r25, Y+2	; 0x02
    3312:	fc 01       	movw	r30, r24
    3314:	22 81       	ldd	r18, Z+2	; 0x02
    3316:	2f 7b       	andi	r18, 0xBF	; 191
    3318:	fc 01       	movw	r30, r24
    331a:	22 83       	std	Z+2, r18	; 0x02
}
    331c:	00 00       	nop
    331e:	26 96       	adiw	r28, 0x06	; 6
    3320:	0f b6       	in	r0, 0x3f	; 63
    3322:	f8 94       	cli
    3324:	de bf       	out	0x3e, r29	; 62
    3326:	0f be       	out	0x3f, r0	; 63
    3328:	cd bf       	out	0x3d, r28	; 61
    332a:	df 91       	pop	r29
    332c:	cf 91       	pop	r28
    332e:	08 95       	ret

00003330 <nwkTxFrame>:


/*************************************************************************//**
*****************************************************************************/
void nwkTxFrame(NwkFrame_t *frame)
{
    3330:	cf 93       	push	r28
    3332:	df 93       	push	r29
    3334:	00 d0       	rcall	.+0      	; 0x3336 <nwkTxFrame+0x6>
    3336:	00 d0       	rcall	.+0      	; 0x3338 <nwkTxFrame+0x8>
    3338:	cd b7       	in	r28, 0x3d	; 61
    333a:	de b7       	in	r29, 0x3e	; 62
    333c:	9c 83       	std	Y+4, r25	; 0x04
    333e:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrameHeader_t *header = &frame->header;
    3340:	8b 81       	ldd	r24, Y+3	; 0x03
    3342:	9c 81       	ldd	r25, Y+4	; 0x04
    3344:	02 96       	adiw	r24, 0x02	; 2
    3346:	9a 83       	std	Y+2, r25	; 0x02
    3348:	89 83       	std	Y+1, r24	; 0x01

	if (frame->tx.control & NWK_TX_CONTROL_ROUTING) {
    334a:	8b 81       	ldd	r24, Y+3	; 0x03
    334c:	9c 81       	ldd	r25, Y+4	; 0x04
    334e:	8a 57       	subi	r24, 0x7A	; 122
    3350:	9f 4f       	sbci	r25, 0xFF	; 255
    3352:	fc 01       	movw	r30, r24
    3354:	80 81       	ld	r24, Z
    3356:	88 2f       	mov	r24, r24
    3358:	90 e0       	ldi	r25, 0x00	; 0
    335a:	82 70       	andi	r24, 0x02	; 2
    335c:	99 27       	eor	r25, r25
    335e:	89 2b       	or	r24, r25
    3360:	31 f0       	breq	.+12     	; 0x336e <nwkTxFrame+0x3e>
		frame->state = NWK_TX_STATE_DELAY;
    3362:	8b 81       	ldd	r24, Y+3	; 0x03
    3364:	9c 81       	ldd	r25, Y+4	; 0x04
    3366:	22 e1       	ldi	r18, 0x12	; 18
    3368:	fc 01       	movw	r30, r24
    336a:	20 83       	st	Z, r18
    336c:	05 c0       	rjmp	.+10     	; 0x3378 <nwkTxFrame+0x48>
#ifdef NWK_ENABLE_SECURITY
		if (header->nwkFcf.security) {
			frame->state = NWK_TX_STATE_ENCRYPT;
		} else
#endif
		frame->state = NWK_TX_STATE_DELAY;
    336e:	8b 81       	ldd	r24, Y+3	; 0x03
    3370:	9c 81       	ldd	r25, Y+4	; 0x04
    3372:	22 e1       	ldi	r18, 0x12	; 18
    3374:	fc 01       	movw	r30, r24
    3376:	20 83       	st	Z, r18
	}

	frame->tx.status = NWK_SUCCESS_STATUS;
    3378:	8b 81       	ldd	r24, Y+3	; 0x03
    337a:	9c 81       	ldd	r25, Y+4	; 0x04
    337c:	8d 57       	subi	r24, 0x7D	; 125
    337e:	9f 4f       	sbci	r25, 0xFF	; 255
    3380:	fc 01       	movw	r30, r24
    3382:	10 82       	st	Z, r1

	if (frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID) {
    3384:	8b 81       	ldd	r24, Y+3	; 0x03
    3386:	9c 81       	ldd	r25, Y+4	; 0x04
    3388:	8a 57       	subi	r24, 0x7A	; 122
    338a:	9f 4f       	sbci	r25, 0xFF	; 255
    338c:	fc 01       	movw	r30, r24
    338e:	80 81       	ld	r24, Z
    3390:	88 2f       	mov	r24, r24
    3392:	90 e0       	ldi	r25, 0x00	; 0
    3394:	81 70       	andi	r24, 0x01	; 1
    3396:	99 27       	eor	r25, r25
    3398:	89 2b       	or	r24, r25
    339a:	41 f0       	breq	.+16     	; 0x33ac <nwkTxFrame+0x7c>
		header->macDstPanId = NWK_BROADCAST_PANID;
    339c:	89 81       	ldd	r24, Y+1	; 0x01
    339e:	9a 81       	ldd	r25, Y+2	; 0x02
    33a0:	2f ef       	ldi	r18, 0xFF	; 255
    33a2:	3f ef       	ldi	r19, 0xFF	; 255
    33a4:	fc 01       	movw	r30, r24
    33a6:	34 83       	std	Z+4, r19	; 0x04
    33a8:	23 83       	std	Z+3, r18	; 0x03
    33aa:	09 c0       	rjmp	.+18     	; 0x33be <nwkTxFrame+0x8e>
		} else {
		header->macDstPanId = nwkIb.panId;
    33ac:	20 91 c5 11 	lds	r18, 0x11C5	; 0x8011c5 <nwkIb+0x2>
    33b0:	30 91 c6 11 	lds	r19, 0x11C6	; 0x8011c6 <nwkIb+0x3>
    33b4:	89 81       	ldd	r24, Y+1	; 0x01
    33b6:	9a 81       	ldd	r25, Y+2	; 0x02
    33b8:	fc 01       	movw	r30, r24
    33ba:	34 83       	std	Z+4, r19	; 0x04
    33bc:	23 83       	std	Z+3, r18	; 0x03
	(frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID)) {
		nwkRoutePrepareTx(frame);
	} else
#endif

	header->macDstAddr = header->nwkDstAddr;
    33be:	89 81       	ldd	r24, Y+1	; 0x01
    33c0:	9a 81       	ldd	r25, Y+2	; 0x02
    33c2:	fc 01       	movw	r30, r24
    33c4:	25 85       	ldd	r18, Z+13	; 0x0d
    33c6:	36 85       	ldd	r19, Z+14	; 0x0e
    33c8:	89 81       	ldd	r24, Y+1	; 0x01
    33ca:	9a 81       	ldd	r25, Y+2	; 0x02
    33cc:	fc 01       	movw	r30, r24
    33ce:	36 83       	std	Z+6, r19	; 0x06
    33d0:	25 83       	std	Z+5, r18	; 0x05
	header->macSrcAddr = nwkIb.addr;
    33d2:	20 91 c3 11 	lds	r18, 0x11C3	; 0x8011c3 <nwkIb>
    33d6:	30 91 c4 11 	lds	r19, 0x11C4	; 0x8011c4 <nwkIb+0x1>
    33da:	89 81       	ldd	r24, Y+1	; 0x01
    33dc:	9a 81       	ldd	r25, Y+2	; 0x02
    33de:	fc 01       	movw	r30, r24
    33e0:	30 87       	std	Z+8, r19	; 0x08
    33e2:	27 83       	std	Z+7, r18	; 0x07
	header->macSeq = ++nwkIb.macSeqNum;
    33e4:	80 91 c8 11 	lds	r24, 0x11C8	; 0x8011c8 <nwkIb+0x5>
    33e8:	8f 5f       	subi	r24, 0xFF	; 255
    33ea:	80 93 c8 11 	sts	0x11C8, r24	; 0x8011c8 <nwkIb+0x5>
    33ee:	20 91 c8 11 	lds	r18, 0x11C8	; 0x8011c8 <nwkIb+0x5>
    33f2:	89 81       	ldd	r24, Y+1	; 0x01
    33f4:	9a 81       	ldd	r25, Y+2	; 0x02
    33f6:	fc 01       	movw	r30, r24
    33f8:	22 83       	std	Z+2, r18	; 0x02

	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    33fa:	89 81       	ldd	r24, Y+1	; 0x01
    33fc:	9a 81       	ldd	r25, Y+2	; 0x02
    33fe:	fc 01       	movw	r30, r24
    3400:	85 81       	ldd	r24, Z+5	; 0x05
    3402:	96 81       	ldd	r25, Z+6	; 0x06
    3404:	01 96       	adiw	r24, 0x01	; 1
    3406:	a9 f4       	brne	.+42     	; 0x3432 <nwkTxFrame+0x102>
		header->macFcf = 0x8841;
    3408:	89 81       	ldd	r24, Y+1	; 0x01
    340a:	9a 81       	ldd	r25, Y+2	; 0x02
    340c:	21 e4       	ldi	r18, 0x41	; 65
    340e:	38 e8       	ldi	r19, 0x88	; 136
    3410:	fc 01       	movw	r30, r24
    3412:	31 83       	std	Z+1, r19	; 0x01
    3414:	20 83       	st	Z, r18
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    3416:	0e 94 12 4a 	call	0x9424	; 0x9424 <rand>
    341a:	87 70       	andi	r24, 0x07	; 7
    341c:	99 27       	eor	r25, r25
    341e:	01 96       	adiw	r24, 0x01	; 1
    3420:	9c 01       	movw	r18, r24
    3422:	8b 81       	ldd	r24, Y+3	; 0x03
    3424:	9c 81       	ldd	r25, Y+4	; 0x04
    3426:	8c 57       	subi	r24, 0x7C	; 124
    3428:	9f 4f       	sbci	r25, 0xFF	; 255
    342a:	fc 01       	movw	r30, r24
    342c:	31 83       	std	Z+1, r19	; 0x01
    342e:	20 83       	st	Z, r18
		} else {
		header->macFcf = 0x8841;
		frame->tx.timeout = 0;
	}
}
    3430:	0e c0       	rjmp	.+28     	; 0x344e <nwkTxFrame+0x11e>

	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
		header->macFcf = 0x8841;
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
		} else {
		header->macFcf = 0x8841;
    3432:	89 81       	ldd	r24, Y+1	; 0x01
    3434:	9a 81       	ldd	r25, Y+2	; 0x02
    3436:	21 e4       	ldi	r18, 0x41	; 65
    3438:	38 e8       	ldi	r19, 0x88	; 136
    343a:	fc 01       	movw	r30, r24
    343c:	31 83       	std	Z+1, r19	; 0x01
    343e:	20 83       	st	Z, r18
		frame->tx.timeout = 0;
    3440:	8b 81       	ldd	r24, Y+3	; 0x03
    3442:	9c 81       	ldd	r25, Y+4	; 0x04
    3444:	8c 57       	subi	r24, 0x7C	; 124
    3446:	9f 4f       	sbci	r25, 0xFF	; 255
    3448:	fc 01       	movw	r30, r24
    344a:	11 82       	std	Z+1, r1	; 0x01
    344c:	10 82       	st	Z, r1
	}
}
    344e:	00 00       	nop
    3450:	0f 90       	pop	r0
    3452:	0f 90       	pop	r0
    3454:	0f 90       	pop	r0
    3456:	0f 90       	pop	r0
    3458:	df 91       	pop	r29
    345a:	cf 91       	pop	r28
    345c:	08 95       	ret

0000345e <nwkTxBroadcastFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxBroadcastFrame(NwkFrame_t *frame)
{
    345e:	cf 93       	push	r28
    3460:	df 93       	push	r29
    3462:	00 d0       	rcall	.+0      	; 0x3464 <nwkTxBroadcastFrame+0x6>
    3464:	00 d0       	rcall	.+0      	; 0x3466 <nwkTxBroadcastFrame+0x8>
    3466:	cd b7       	in	r28, 0x3d	; 61
    3468:	de b7       	in	r29, 0x3e	; 62
    346a:	9c 83       	std	Y+4, r25	; 0x04
    346c:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrame_t *newFrame;

	if (NULL == (newFrame = nwkFrameAlloc())) {
    346e:	0e 94 bc 0d 	call	0x1b78	; 0x1b78 <nwkFrameAlloc>
    3472:	9a 83       	std	Y+2, r25	; 0x02
    3474:	89 83       	std	Y+1, r24	; 0x01
    3476:	89 81       	ldd	r24, Y+1	; 0x01
    3478:	9a 81       	ldd	r25, Y+2	; 0x02
    347a:	89 2b       	or	r24, r25
    347c:	09 f4       	brne	.+2      	; 0x3480 <nwkTxBroadcastFrame+0x22>
    347e:	76 c0       	rjmp	.+236    	; 0x356c <nwkTxBroadcastFrame+0x10e>
		return;
	}

	newFrame->payload += sizeof(NwkFrameHeader_t);
    3480:	89 81       	ldd	r24, Y+1	; 0x01
    3482:	9a 81       	ldd	r25, Y+2	; 0x02
    3484:	8f 57       	subi	r24, 0x7F	; 127
    3486:	9f 4f       	sbci	r25, 0xFF	; 255
    3488:	fc 01       	movw	r30, r24
    348a:	80 81       	ld	r24, Z
    348c:	91 81       	ldd	r25, Z+1	; 0x01
    348e:	9c 01       	movw	r18, r24
    3490:	20 5f       	subi	r18, 0xF0	; 240
    3492:	3f 4f       	sbci	r19, 0xFF	; 255
    3494:	89 81       	ldd	r24, Y+1	; 0x01
    3496:	9a 81       	ldd	r25, Y+2	; 0x02
    3498:	8f 57       	subi	r24, 0x7F	; 127
    349a:	9f 4f       	sbci	r25, 0xFF	; 255
    349c:	fc 01       	movw	r30, r24
    349e:	31 83       	std	Z+1, r19	; 0x01
    34a0:	20 83       	st	Z, r18

	newFrame->state = NWK_TX_STATE_DELAY;
    34a2:	89 81       	ldd	r24, Y+1	; 0x01
    34a4:	9a 81       	ldd	r25, Y+2	; 0x02
    34a6:	22 e1       	ldi	r18, 0x12	; 18
    34a8:	fc 01       	movw	r30, r24
    34aa:	20 83       	st	Z, r18
	newFrame->size = frame->size;
    34ac:	8b 81       	ldd	r24, Y+3	; 0x03
    34ae:	9c 81       	ldd	r25, Y+4	; 0x04
    34b0:	fc 01       	movw	r30, r24
    34b2:	21 81       	ldd	r18, Z+1	; 0x01
    34b4:	89 81       	ldd	r24, Y+1	; 0x01
    34b6:	9a 81       	ldd	r25, Y+2	; 0x02
    34b8:	fc 01       	movw	r30, r24
    34ba:	21 83       	std	Z+1, r18	; 0x01
	newFrame->tx.status = NWK_SUCCESS_STATUS;
    34bc:	89 81       	ldd	r24, Y+1	; 0x01
    34be:	9a 81       	ldd	r25, Y+2	; 0x02
    34c0:	8d 57       	subi	r24, 0x7D	; 125
    34c2:	9f 4f       	sbci	r25, 0xFF	; 255
    34c4:	fc 01       	movw	r30, r24
    34c6:	10 82       	st	Z, r1
	newFrame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    34c8:	0e 94 12 4a 	call	0x9424	; 0x9424 <rand>
    34cc:	87 70       	andi	r24, 0x07	; 7
    34ce:	99 27       	eor	r25, r25
    34d0:	01 96       	adiw	r24, 0x01	; 1
    34d2:	9c 01       	movw	r18, r24
    34d4:	89 81       	ldd	r24, Y+1	; 0x01
    34d6:	9a 81       	ldd	r25, Y+2	; 0x02
    34d8:	8c 57       	subi	r24, 0x7C	; 124
    34da:	9f 4f       	sbci	r25, 0xFF	; 255
    34dc:	fc 01       	movw	r30, r24
    34de:	31 83       	std	Z+1, r19	; 0x01
    34e0:	20 83       	st	Z, r18
	newFrame->tx.confirm = NULL;
    34e2:	89 81       	ldd	r24, Y+1	; 0x01
    34e4:	9a 81       	ldd	r25, Y+2	; 0x02
    34e6:	89 57       	subi	r24, 0x79	; 121
    34e8:	9f 4f       	sbci	r25, 0xFF	; 255
    34ea:	fc 01       	movw	r30, r24
    34ec:	11 82       	std	Z+1, r1	; 0x01
    34ee:	10 82       	st	Z, r1
	memcpy(newFrame->data, frame->data, frame->size);
    34f0:	8b 81       	ldd	r24, Y+3	; 0x03
    34f2:	9c 81       	ldd	r25, Y+4	; 0x04
    34f4:	fc 01       	movw	r30, r24
    34f6:	81 81       	ldd	r24, Z+1	; 0x01
    34f8:	48 2f       	mov	r20, r24
    34fa:	50 e0       	ldi	r21, 0x00	; 0
    34fc:	8b 81       	ldd	r24, Y+3	; 0x03
    34fe:	9c 81       	ldd	r25, Y+4	; 0x04
    3500:	9c 01       	movw	r18, r24
    3502:	2e 5f       	subi	r18, 0xFE	; 254
    3504:	3f 4f       	sbci	r19, 0xFF	; 255
    3506:	89 81       	ldd	r24, Y+1	; 0x01
    3508:	9a 81       	ldd	r25, Y+2	; 0x02
    350a:	02 96       	adiw	r24, 0x02	; 2
    350c:	b9 01       	movw	r22, r18
    350e:	0e 94 04 4b 	call	0x9608	; 0x9608 <memcpy>

	newFrame->header.macFcf = 0x8841;
    3512:	89 81       	ldd	r24, Y+1	; 0x01
    3514:	9a 81       	ldd	r25, Y+2	; 0x02
    3516:	21 e4       	ldi	r18, 0x41	; 65
    3518:	38 e8       	ldi	r19, 0x88	; 136
    351a:	fc 01       	movw	r30, r24
    351c:	33 83       	std	Z+3, r19	; 0x03
    351e:	22 83       	std	Z+2, r18	; 0x02
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
    3520:	89 81       	ldd	r24, Y+1	; 0x01
    3522:	9a 81       	ldd	r25, Y+2	; 0x02
    3524:	2f ef       	ldi	r18, 0xFF	; 255
    3526:	3f ef       	ldi	r19, 0xFF	; 255
    3528:	fc 01       	movw	r30, r24
    352a:	30 87       	std	Z+8, r19	; 0x08
    352c:	27 83       	std	Z+7, r18	; 0x07
	newFrame->header.macDstPanId = frame->header.macDstPanId;
    352e:	8b 81       	ldd	r24, Y+3	; 0x03
    3530:	9c 81       	ldd	r25, Y+4	; 0x04
    3532:	fc 01       	movw	r30, r24
    3534:	25 81       	ldd	r18, Z+5	; 0x05
    3536:	36 81       	ldd	r19, Z+6	; 0x06
    3538:	89 81       	ldd	r24, Y+1	; 0x01
    353a:	9a 81       	ldd	r25, Y+2	; 0x02
    353c:	fc 01       	movw	r30, r24
    353e:	36 83       	std	Z+6, r19	; 0x06
    3540:	25 83       	std	Z+5, r18	; 0x05
	newFrame->header.macSrcAddr = nwkIb.addr;
    3542:	20 91 c3 11 	lds	r18, 0x11C3	; 0x8011c3 <nwkIb>
    3546:	30 91 c4 11 	lds	r19, 0x11C4	; 0x8011c4 <nwkIb+0x1>
    354a:	89 81       	ldd	r24, Y+1	; 0x01
    354c:	9a 81       	ldd	r25, Y+2	; 0x02
    354e:	fc 01       	movw	r30, r24
    3550:	32 87       	std	Z+10, r19	; 0x0a
    3552:	21 87       	std	Z+9, r18	; 0x09
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
    3554:	80 91 c8 11 	lds	r24, 0x11C8	; 0x8011c8 <nwkIb+0x5>
    3558:	8f 5f       	subi	r24, 0xFF	; 255
    355a:	80 93 c8 11 	sts	0x11C8, r24	; 0x8011c8 <nwkIb+0x5>
    355e:	20 91 c8 11 	lds	r18, 0x11C8	; 0x8011c8 <nwkIb+0x5>
    3562:	89 81       	ldd	r24, Y+1	; 0x01
    3564:	9a 81       	ldd	r25, Y+2	; 0x02
    3566:	fc 01       	movw	r30, r24
    3568:	24 83       	std	Z+4, r18	; 0x04
    356a:	01 c0       	rjmp	.+2      	; 0x356e <nwkTxBroadcastFrame+0x110>
void nwkTxBroadcastFrame(NwkFrame_t *frame)
{
	NwkFrame_t *newFrame;

	if (NULL == (newFrame = nwkFrameAlloc())) {
		return;
    356c:	00 00       	nop
	newFrame->header.macFcf = 0x8841;
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
	newFrame->header.macDstPanId = frame->header.macDstPanId;
	newFrame->header.macSrcAddr = nwkIb.addr;
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
}
    356e:	0f 90       	pop	r0
    3570:	0f 90       	pop	r0
    3572:	0f 90       	pop	r0
    3574:	0f 90       	pop	r0
    3576:	df 91       	pop	r29
    3578:	cf 91       	pop	r28
    357a:	08 95       	ret

0000357c <nwkTxAckReceived>:

/*************************************************************************//**
*****************************************************************************/
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
    357c:	cf 93       	push	r28
    357e:	df 93       	push	r29
    3580:	00 d0       	rcall	.+0      	; 0x3582 <nwkTxAckReceived+0x6>
    3582:	00 d0       	rcall	.+0      	; 0x3584 <nwkTxAckReceived+0x8>
    3584:	00 d0       	rcall	.+0      	; 0x3586 <nwkTxAckReceived+0xa>
    3586:	cd b7       	in	r28, 0x3d	; 61
    3588:	de b7       	in	r29, 0x3e	; 62
    358a:	9e 83       	std	Y+6, r25	; 0x06
    358c:	8d 83       	std	Y+5, r24	; 0x05
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
    358e:	8d 81       	ldd	r24, Y+5	; 0x05
    3590:	9e 81       	ldd	r25, Y+6	; 0x06
    3592:	fc 01       	movw	r30, r24
    3594:	80 85       	ldd	r24, Z+8	; 0x08
    3596:	91 85       	ldd	r25, Z+9	; 0x09
    3598:	9c 83       	std	Y+4, r25	; 0x04
    359a:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrame_t *frame = NULL;
    359c:	1a 82       	std	Y+2, r1	; 0x02
    359e:	19 82       	std	Y+1, r1	; 0x01

	if (sizeof(NwkCommandAck_t) != ind->size) {
    35a0:	8d 81       	ldd	r24, Y+5	; 0x05
    35a2:	9e 81       	ldd	r25, Y+6	; 0x06
    35a4:	fc 01       	movw	r30, r24
    35a6:	82 85       	ldd	r24, Z+10	; 0x0a
    35a8:	83 30       	cpi	r24, 0x03	; 3
    35aa:	19 f1       	breq	.+70     	; 0x35f2 <nwkTxAckReceived+0x76>
		return false;
    35ac:	80 e0       	ldi	r24, 0x00	; 0
    35ae:	2c c0       	rjmp	.+88     	; 0x3608 <nwkTxAckReceived+0x8c>
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    35b0:	89 81       	ldd	r24, Y+1	; 0x01
    35b2:	9a 81       	ldd	r25, Y+2	; 0x02
    35b4:	fc 01       	movw	r30, r24
    35b6:	80 81       	ld	r24, Z
    35b8:	86 31       	cpi	r24, 0x16	; 22
    35ba:	d9 f4       	brne	.+54     	; 0x35f2 <nwkTxAckReceived+0x76>
				frame->header.nwkSeq == command->seq) {
    35bc:	89 81       	ldd	r24, Y+1	; 0x01
    35be:	9a 81       	ldd	r25, Y+2	; 0x02
    35c0:	fc 01       	movw	r30, r24
    35c2:	24 85       	ldd	r18, Z+12	; 0x0c
    35c4:	8b 81       	ldd	r24, Y+3	; 0x03
    35c6:	9c 81       	ldd	r25, Y+4	; 0x04
    35c8:	fc 01       	movw	r30, r24
    35ca:	81 81       	ldd	r24, Z+1	; 0x01
	if (sizeof(NwkCommandAck_t) != ind->size) {
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    35cc:	28 17       	cp	r18, r24
    35ce:	89 f4       	brne	.+34     	; 0x35f2 <nwkTxAckReceived+0x76>
				frame->header.nwkSeq == command->seq) {
			frame->state = NWK_TX_STATE_CONFIRM;
    35d0:	89 81       	ldd	r24, Y+1	; 0x01
    35d2:	9a 81       	ldd	r25, Y+2	; 0x02
    35d4:	27 e1       	ldi	r18, 0x17	; 23
    35d6:	fc 01       	movw	r30, r24
    35d8:	20 83       	st	Z, r18
			frame->tx.control = command->control;
    35da:	8b 81       	ldd	r24, Y+3	; 0x03
    35dc:	9c 81       	ldd	r25, Y+4	; 0x04
    35de:	fc 01       	movw	r30, r24
    35e0:	22 81       	ldd	r18, Z+2	; 0x02
    35e2:	89 81       	ldd	r24, Y+1	; 0x01
    35e4:	9a 81       	ldd	r25, Y+2	; 0x02
    35e6:	8a 57       	subi	r24, 0x7A	; 122
    35e8:	9f 4f       	sbci	r25, 0xFF	; 255
    35ea:	fc 01       	movw	r30, r24
    35ec:	20 83       	st	Z, r18
			return true;
    35ee:	81 e0       	ldi	r24, 0x01	; 1
    35f0:	0b c0       	rjmp	.+22     	; 0x3608 <nwkTxAckReceived+0x8c>

	if (sizeof(NwkCommandAck_t) != ind->size) {
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
    35f2:	89 81       	ldd	r24, Y+1	; 0x01
    35f4:	9a 81       	ldd	r25, Y+2	; 0x02
    35f6:	0e 94 e0 0e 	call	0x1dc0	; 0x1dc0 <nwkFrameNext>
    35fa:	9a 83       	std	Y+2, r25	; 0x02
    35fc:	89 83       	std	Y+1, r24	; 0x01
    35fe:	89 81       	ldd	r24, Y+1	; 0x01
    3600:	9a 81       	ldd	r25, Y+2	; 0x02
    3602:	89 2b       	or	r24, r25
    3604:	a9 f6       	brne	.-86     	; 0x35b0 <nwkTxAckReceived+0x34>
			frame->tx.control = command->control;
			return true;
		}
	}

	return false;
    3606:	80 e0       	ldi	r24, 0x00	; 0
}
    3608:	26 96       	adiw	r28, 0x06	; 6
    360a:	0f b6       	in	r0, 0x3f	; 63
    360c:	f8 94       	cli
    360e:	de bf       	out	0x3e, r29	; 62
    3610:	0f be       	out	0x3f, r0	; 63
    3612:	cd bf       	out	0x3d, r28	; 61
    3614:	df 91       	pop	r29
    3616:	cf 91       	pop	r28
    3618:	08 95       	ret

0000361a <nwkTxAckWaitTimerHandler>:

/*************************************************************************//**
*****************************************************************************/
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
    361a:	cf 93       	push	r28
    361c:	df 93       	push	r29
    361e:	00 d0       	rcall	.+0      	; 0x3620 <nwkTxAckWaitTimerHandler+0x6>
    3620:	00 d0       	rcall	.+0      	; 0x3622 <nwkTxAckWaitTimerHandler+0x8>
    3622:	1f 92       	push	r1
    3624:	cd b7       	in	r28, 0x3d	; 61
    3626:	de b7       	in	r29, 0x3e	; 62
    3628:	9d 83       	std	Y+5, r25	; 0x05
    362a:	8c 83       	std	Y+4, r24	; 0x04
	NwkFrame_t *frame = NULL;
    362c:	1a 82       	std	Y+2, r1	; 0x02
    362e:	19 82       	std	Y+1, r1	; 0x01
	bool restart = false;
    3630:	1b 82       	std	Y+3, r1	; 0x03

	while (NULL != (frame = nwkFrameNext(frame))) {
    3632:	27 c0       	rjmp	.+78     	; 0x3682 <nwkTxAckWaitTimerHandler+0x68>
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
    3634:	89 81       	ldd	r24, Y+1	; 0x01
    3636:	9a 81       	ldd	r25, Y+2	; 0x02
    3638:	fc 01       	movw	r30, r24
    363a:	80 81       	ld	r24, Z
    363c:	86 31       	cpi	r24, 0x16	; 22
    363e:	09 f5       	brne	.+66     	; 0x3682 <nwkTxAckWaitTimerHandler+0x68>
			restart = true;
    3640:	81 e0       	ldi	r24, 0x01	; 1
    3642:	8b 83       	std	Y+3, r24	; 0x03

			if (0 == --frame->tx.timeout) {
    3644:	89 81       	ldd	r24, Y+1	; 0x01
    3646:	9a 81       	ldd	r25, Y+2	; 0x02
    3648:	8c 57       	subi	r24, 0x7C	; 124
    364a:	9f 4f       	sbci	r25, 0xFF	; 255
    364c:	fc 01       	movw	r30, r24
    364e:	80 81       	ld	r24, Z
    3650:	91 81       	ldd	r25, Z+1	; 0x01
    3652:	9c 01       	movw	r18, r24
    3654:	21 50       	subi	r18, 0x01	; 1
    3656:	31 09       	sbc	r19, r1
    3658:	89 81       	ldd	r24, Y+1	; 0x01
    365a:	9a 81       	ldd	r25, Y+2	; 0x02
    365c:	8c 57       	subi	r24, 0x7C	; 124
    365e:	9f 4f       	sbci	r25, 0xFF	; 255
    3660:	fc 01       	movw	r30, r24
    3662:	31 83       	std	Z+1, r19	; 0x01
    3664:	20 83       	st	Z, r18
    3666:	89 81       	ldd	r24, Y+1	; 0x01
    3668:	9a 81       	ldd	r25, Y+2	; 0x02
    366a:	8c 57       	subi	r24, 0x7C	; 124
    366c:	9f 4f       	sbci	r25, 0xFF	; 255
    366e:	fc 01       	movw	r30, r24
    3670:	80 81       	ld	r24, Z
    3672:	91 81       	ldd	r25, Z+1	; 0x01
    3674:	89 2b       	or	r24, r25
    3676:	29 f4       	brne	.+10     	; 0x3682 <nwkTxAckWaitTimerHandler+0x68>
				nwkTxConfirm(frame, NWK_NO_ACK_STATUS);
    3678:	89 81       	ldd	r24, Y+1	; 0x01
    367a:	9a 81       	ldd	r25, Y+2	; 0x02
    367c:	60 e1       	ldi	r22, 0x10	; 16
    367e:	0e 94 5b 1b 	call	0x36b6	; 0x36b6 <nwkTxConfirm>
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3682:	89 81       	ldd	r24, Y+1	; 0x01
    3684:	9a 81       	ldd	r25, Y+2	; 0x02
    3686:	0e 94 e0 0e 	call	0x1dc0	; 0x1dc0 <nwkFrameNext>
    368a:	9a 83       	std	Y+2, r25	; 0x02
    368c:	89 83       	std	Y+1, r24	; 0x01
    368e:	89 81       	ldd	r24, Y+1	; 0x01
    3690:	9a 81       	ldd	r25, Y+2	; 0x02
    3692:	89 2b       	or	r24, r25
    3694:	79 f6       	brne	.-98     	; 0x3634 <nwkTxAckWaitTimerHandler+0x1a>
				nwkTxConfirm(frame, NWK_NO_ACK_STATUS);
			}
		}
	}

	if (restart) {
    3696:	8b 81       	ldd	r24, Y+3	; 0x03
    3698:	88 23       	and	r24, r24
    369a:	21 f0       	breq	.+8      	; 0x36a4 <nwkTxAckWaitTimerHandler+0x8a>
		SYS_TimerStart(timer);
    369c:	8c 81       	ldd	r24, Y+4	; 0x04
    369e:	9d 81       	ldd	r25, Y+5	; 0x05
    36a0:	0e 94 98 21 	call	0x4330	; 0x4330 <SYS_TimerStart>
	}
}
    36a4:	00 00       	nop
    36a6:	0f 90       	pop	r0
    36a8:	0f 90       	pop	r0
    36aa:	0f 90       	pop	r0
    36ac:	0f 90       	pop	r0
    36ae:	0f 90       	pop	r0
    36b0:	df 91       	pop	r29
    36b2:	cf 91       	pop	r28
    36b4:	08 95       	ret

000036b6 <nwkTxConfirm>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxConfirm(NwkFrame_t *frame, uint8_t status)
{
    36b6:	cf 93       	push	r28
    36b8:	df 93       	push	r29
    36ba:	00 d0       	rcall	.+0      	; 0x36bc <nwkTxConfirm+0x6>
    36bc:	1f 92       	push	r1
    36be:	cd b7       	in	r28, 0x3d	; 61
    36c0:	de b7       	in	r29, 0x3e	; 62
    36c2:	9a 83       	std	Y+2, r25	; 0x02
    36c4:	89 83       	std	Y+1, r24	; 0x01
    36c6:	6b 83       	std	Y+3, r22	; 0x03
	frame->state = NWK_TX_STATE_CONFIRM;
    36c8:	89 81       	ldd	r24, Y+1	; 0x01
    36ca:	9a 81       	ldd	r25, Y+2	; 0x02
    36cc:	27 e1       	ldi	r18, 0x17	; 23
    36ce:	fc 01       	movw	r30, r24
    36d0:	20 83       	st	Z, r18
	frame->tx.status = status;
    36d2:	89 81       	ldd	r24, Y+1	; 0x01
    36d4:	9a 81       	ldd	r25, Y+2	; 0x02
    36d6:	8d 57       	subi	r24, 0x7D	; 125
    36d8:	9f 4f       	sbci	r25, 0xFF	; 255
    36da:	2b 81       	ldd	r18, Y+3	; 0x03
    36dc:	fc 01       	movw	r30, r24
    36de:	20 83       	st	Z, r18
}
    36e0:	00 00       	nop
    36e2:	0f 90       	pop	r0
    36e4:	0f 90       	pop	r0
    36e6:	0f 90       	pop	r0
    36e8:	df 91       	pop	r29
    36ea:	cf 91       	pop	r28
    36ec:	08 95       	ret

000036ee <nwkTxDelayTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
    36ee:	cf 93       	push	r28
    36f0:	df 93       	push	r29
    36f2:	00 d0       	rcall	.+0      	; 0x36f4 <nwkTxDelayTimerHandler+0x6>
    36f4:	00 d0       	rcall	.+0      	; 0x36f6 <nwkTxDelayTimerHandler+0x8>
    36f6:	1f 92       	push	r1
    36f8:	cd b7       	in	r28, 0x3d	; 61
    36fa:	de b7       	in	r29, 0x3e	; 62
    36fc:	9d 83       	std	Y+5, r25	; 0x05
    36fe:	8c 83       	std	Y+4, r24	; 0x04
	NwkFrame_t *frame = NULL;
    3700:	1a 82       	std	Y+2, r1	; 0x02
    3702:	19 82       	std	Y+1, r1	; 0x01
	bool restart = false;
    3704:	1b 82       	std	Y+3, r1	; 0x03

	while (NULL != (frame = nwkFrameNext(frame))) {
    3706:	27 c0       	rjmp	.+78     	; 0x3756 <nwkTxDelayTimerHandler+0x68>
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
    3708:	89 81       	ldd	r24, Y+1	; 0x01
    370a:	9a 81       	ldd	r25, Y+2	; 0x02
    370c:	fc 01       	movw	r30, r24
    370e:	80 81       	ld	r24, Z
    3710:	81 31       	cpi	r24, 0x11	; 17
    3712:	09 f5       	brne	.+66     	; 0x3756 <nwkTxDelayTimerHandler+0x68>
			restart = true;
    3714:	81 e0       	ldi	r24, 0x01	; 1
    3716:	8b 83       	std	Y+3, r24	; 0x03

			if (0 == --frame->tx.timeout) {
    3718:	89 81       	ldd	r24, Y+1	; 0x01
    371a:	9a 81       	ldd	r25, Y+2	; 0x02
    371c:	8c 57       	subi	r24, 0x7C	; 124
    371e:	9f 4f       	sbci	r25, 0xFF	; 255
    3720:	fc 01       	movw	r30, r24
    3722:	80 81       	ld	r24, Z
    3724:	91 81       	ldd	r25, Z+1	; 0x01
    3726:	9c 01       	movw	r18, r24
    3728:	21 50       	subi	r18, 0x01	; 1
    372a:	31 09       	sbc	r19, r1
    372c:	89 81       	ldd	r24, Y+1	; 0x01
    372e:	9a 81       	ldd	r25, Y+2	; 0x02
    3730:	8c 57       	subi	r24, 0x7C	; 124
    3732:	9f 4f       	sbci	r25, 0xFF	; 255
    3734:	fc 01       	movw	r30, r24
    3736:	31 83       	std	Z+1, r19	; 0x01
    3738:	20 83       	st	Z, r18
    373a:	89 81       	ldd	r24, Y+1	; 0x01
    373c:	9a 81       	ldd	r25, Y+2	; 0x02
    373e:	8c 57       	subi	r24, 0x7C	; 124
    3740:	9f 4f       	sbci	r25, 0xFF	; 255
    3742:	fc 01       	movw	r30, r24
    3744:	80 81       	ld	r24, Z
    3746:	91 81       	ldd	r25, Z+1	; 0x01
    3748:	89 2b       	or	r24, r25
    374a:	29 f4       	brne	.+10     	; 0x3756 <nwkTxDelayTimerHandler+0x68>
				frame->state = NWK_TX_STATE_SEND;
    374c:	89 81       	ldd	r24, Y+1	; 0x01
    374e:	9a 81       	ldd	r25, Y+2	; 0x02
    3750:	23 e1       	ldi	r18, 0x13	; 19
    3752:	fc 01       	movw	r30, r24
    3754:	20 83       	st	Z, r18
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3756:	89 81       	ldd	r24, Y+1	; 0x01
    3758:	9a 81       	ldd	r25, Y+2	; 0x02
    375a:	0e 94 e0 0e 	call	0x1dc0	; 0x1dc0 <nwkFrameNext>
    375e:	9a 83       	std	Y+2, r25	; 0x02
    3760:	89 83       	std	Y+1, r24	; 0x01
    3762:	89 81       	ldd	r24, Y+1	; 0x01
    3764:	9a 81       	ldd	r25, Y+2	; 0x02
    3766:	89 2b       	or	r24, r25
    3768:	79 f6       	brne	.-98     	; 0x3708 <nwkTxDelayTimerHandler+0x1a>
				frame->state = NWK_TX_STATE_SEND;
			}
		}
	}

	if (restart) {
    376a:	8b 81       	ldd	r24, Y+3	; 0x03
    376c:	88 23       	and	r24, r24
    376e:	21 f0       	breq	.+8      	; 0x3778 <nwkTxDelayTimerHandler+0x8a>
		SYS_TimerStart(timer);
    3770:	8c 81       	ldd	r24, Y+4	; 0x04
    3772:	9d 81       	ldd	r25, Y+5	; 0x05
    3774:	0e 94 98 21 	call	0x4330	; 0x4330 <SYS_TimerStart>
	}
}
    3778:	00 00       	nop
    377a:	0f 90       	pop	r0
    377c:	0f 90       	pop	r0
    377e:	0f 90       	pop	r0
    3780:	0f 90       	pop	r0
    3782:	0f 90       	pop	r0
    3784:	df 91       	pop	r29
    3786:	cf 91       	pop	r28
    3788:	08 95       	ret

0000378a <nwkTxConvertPhyStatus>:

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
    378a:	cf 93       	push	r28
    378c:	df 93       	push	r29
    378e:	1f 92       	push	r1
    3790:	cd b7       	in	r28, 0x3d	; 61
    3792:	de b7       	in	r29, 0x3e	; 62
    3794:	89 83       	std	Y+1, r24	; 0x01
	switch (status) {
    3796:	89 81       	ldd	r24, Y+1	; 0x01
    3798:	88 2f       	mov	r24, r24
    379a:	90 e0       	ldi	r25, 0x00	; 0
    379c:	81 30       	cpi	r24, 0x01	; 1
    379e:	91 05       	cpc	r25, r1
    37a0:	39 f0       	breq	.+14     	; 0x37b0 <nwkTxConvertPhyStatus+0x26>
    37a2:	82 30       	cpi	r24, 0x02	; 2
    37a4:	91 05       	cpc	r25, r1
    37a6:	31 f0       	breq	.+12     	; 0x37b4 <nwkTxConvertPhyStatus+0x2a>
    37a8:	89 2b       	or	r24, r25
    37aa:	31 f4       	brne	.+12     	; 0x37b8 <nwkTxConvertPhyStatus+0x2e>
	case PHY_STATUS_SUCCESS:
		return NWK_SUCCESS_STATUS;
    37ac:	80 e0       	ldi	r24, 0x00	; 0
    37ae:	05 c0       	rjmp	.+10     	; 0x37ba <nwkTxConvertPhyStatus+0x30>

	case PHY_STATUS_CHANNEL_ACCESS_FAILURE:
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    37b0:	80 e2       	ldi	r24, 0x20	; 32
    37b2:	03 c0       	rjmp	.+6      	; 0x37ba <nwkTxConvertPhyStatus+0x30>

	case PHY_STATUS_NO_ACK:
		return NWK_PHY_NO_ACK_STATUS;
    37b4:	81 e2       	ldi	r24, 0x21	; 33
    37b6:	01 c0       	rjmp	.+2      	; 0x37ba <nwkTxConvertPhyStatus+0x30>

	default:
		return NWK_ERROR_STATUS;
    37b8:	81 e0       	ldi	r24, 0x01	; 1
	}
}
    37ba:	0f 90       	pop	r0
    37bc:	df 91       	pop	r29
    37be:	cf 91       	pop	r28
    37c0:	08 95       	ret

000037c2 <PHY_DataConf>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
    37c2:	0f 93       	push	r16
    37c4:	1f 93       	push	r17
    37c6:	cf 93       	push	r28
    37c8:	df 93       	push	r29
    37ca:	1f 92       	push	r1
    37cc:	cd b7       	in	r28, 0x3d	; 61
    37ce:	de b7       	in	r29, 0x3e	; 62
    37d0:	89 83       	std	Y+1, r24	; 0x01
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    37d2:	00 91 14 0f 	lds	r16, 0x0F14	; 0x800f14 <nwkTxPhyActiveFrame>
    37d6:	10 91 15 0f 	lds	r17, 0x0F15	; 0x800f15 <nwkTxPhyActiveFrame+0x1>
    37da:	89 81       	ldd	r24, Y+1	; 0x01
    37dc:	0e 94 c5 1b 	call	0x378a	; 0x378a <nwkTxConvertPhyStatus>
    37e0:	28 2f       	mov	r18, r24
    37e2:	c8 01       	movw	r24, r16
    37e4:	8d 57       	subi	r24, 0x7D	; 125
    37e6:	9f 4f       	sbci	r25, 0xFF	; 255
    37e8:	fc 01       	movw	r30, r24
    37ea:	20 83       	st	Z, r18
	nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    37ec:	80 91 14 0f 	lds	r24, 0x0F14	; 0x800f14 <nwkTxPhyActiveFrame>
    37f0:	90 91 15 0f 	lds	r25, 0x0F15	; 0x800f15 <nwkTxPhyActiveFrame+0x1>
    37f4:	25 e1       	ldi	r18, 0x15	; 21
    37f6:	fc 01       	movw	r30, r24
    37f8:	20 83       	st	Z, r18
	nwkTxPhyActiveFrame = NULL;
    37fa:	10 92 15 0f 	sts	0x0F15, r1	; 0x800f15 <nwkTxPhyActiveFrame+0x1>
    37fe:	10 92 14 0f 	sts	0x0F14, r1	; 0x800f14 <nwkTxPhyActiveFrame>
	nwkIb.lock--;
    3802:	80 91 e9 11 	lds	r24, 0x11E9	; 0x8011e9 <nwkIb+0x26>
    3806:	90 91 ea 11 	lds	r25, 0x11EA	; 0x8011ea <nwkIb+0x27>
    380a:	01 97       	sbiw	r24, 0x01	; 1
    380c:	90 93 ea 11 	sts	0x11EA, r25	; 0x8011ea <nwkIb+0x27>
    3810:	80 93 e9 11 	sts	0x11E9, r24	; 0x8011e9 <nwkIb+0x26>
}
    3814:	00 00       	nop
    3816:	0f 90       	pop	r0
    3818:	df 91       	pop	r29
    381a:	cf 91       	pop	r28
    381c:	1f 91       	pop	r17
    381e:	0f 91       	pop	r16
    3820:	08 95       	ret

00003822 <nwkTxTaskHandler>:

/*************************************************************************//**
*  @brief Tx Module task handler
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    3822:	cf 93       	push	r28
    3824:	df 93       	push	r29
    3826:	00 d0       	rcall	.+0      	; 0x3828 <nwkTxTaskHandler+0x6>
    3828:	cd b7       	in	r28, 0x3d	; 61
    382a:	de b7       	in	r29, 0x3e	; 62
	NwkFrame_t *frame = NULL;
    382c:	1a 82       	std	Y+2, r1	; 0x02
    382e:	19 82       	std	Y+1, r1	; 0x01

	while (NULL != (frame = nwkFrameNext(frame))) {
    3830:	b3 c0       	rjmp	.+358    	; 0x3998 <nwkTxTaskHandler+0x176>
		switch (frame->state) {
    3832:	89 81       	ldd	r24, Y+1	; 0x01
    3834:	9a 81       	ldd	r25, Y+2	; 0x02
    3836:	fc 01       	movw	r30, r24
    3838:	80 81       	ld	r24, Z
    383a:	88 2f       	mov	r24, r24
    383c:	90 e0       	ldi	r25, 0x00	; 0
    383e:	84 31       	cpi	r24, 0x14	; 20
    3840:	91 05       	cpc	r25, r1
    3842:	09 f4       	brne	.+2      	; 0x3846 <nwkTxTaskHandler+0x24>
    3844:	a9 c0       	rjmp	.+338    	; 0x3998 <nwkTxTaskHandler+0x176>
    3846:	85 31       	cpi	r24, 0x15	; 21
    3848:	91 05       	cpc	r25, r1
    384a:	34 f4       	brge	.+12     	; 0x3858 <nwkTxTaskHandler+0x36>
    384c:	82 31       	cpi	r24, 0x12	; 18
    384e:	91 05       	cpc	r25, r1
    3850:	79 f0       	breq	.+30     	; 0x3870 <nwkTxTaskHandler+0x4e>
    3852:	43 97       	sbiw	r24, 0x13	; 19
    3854:	31 f1       	breq	.+76     	; 0x38a2 <nwkTxTaskHandler+0x80>
    3856:	9f c0       	rjmp	.+318    	; 0x3996 <nwkTxTaskHandler+0x174>
    3858:	86 31       	cpi	r24, 0x16	; 22
    385a:	91 05       	cpc	r25, r1
    385c:	09 f4       	brne	.+2      	; 0x3860 <nwkTxTaskHandler+0x3e>
    385e:	9c c0       	rjmp	.+312    	; 0x3998 <nwkTxTaskHandler+0x176>
    3860:	86 31       	cpi	r24, 0x16	; 22
    3862:	91 05       	cpc	r25, r1
    3864:	0c f4       	brge	.+2      	; 0x3868 <nwkTxTaskHandler+0x46>
    3866:	43 c0       	rjmp	.+134    	; 0x38ee <nwkTxTaskHandler+0xcc>
    3868:	47 97       	sbiw	r24, 0x17	; 23
    386a:	09 f4       	brne	.+2      	; 0x386e <nwkTxTaskHandler+0x4c>
    386c:	7a c0       	rjmp	.+244    	; 0x3962 <nwkTxTaskHandler+0x140>
    386e:	93 c0       	rjmp	.+294    	; 0x3996 <nwkTxTaskHandler+0x174>
		break;
#endif

		case NWK_TX_STATE_DELAY:
		{
			if (frame->tx.timeout > 0) {
    3870:	89 81       	ldd	r24, Y+1	; 0x01
    3872:	9a 81       	ldd	r25, Y+2	; 0x02
    3874:	8c 57       	subi	r24, 0x7C	; 124
    3876:	9f 4f       	sbci	r25, 0xFF	; 255
    3878:	fc 01       	movw	r30, r24
    387a:	80 81       	ld	r24, Z
    387c:	91 81       	ldd	r25, Z+1	; 0x01
    387e:	89 2b       	or	r24, r25
    3880:	51 f0       	breq	.+20     	; 0x3896 <nwkTxTaskHandler+0x74>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
    3882:	89 81       	ldd	r24, Y+1	; 0x01
    3884:	9a 81       	ldd	r25, Y+2	; 0x02
    3886:	21 e1       	ldi	r18, 0x11	; 17
    3888:	fc 01       	movw	r30, r24
    388a:	20 83       	st	Z, r18
				SYS_TimerStart(&nwkTxDelayTimer);
    388c:	83 e2       	ldi	r24, 0x23	; 35
    388e:	9f e0       	ldi	r25, 0x0F	; 15
    3890:	0e 94 98 21 	call	0x4330	; 0x4330 <SYS_TimerStart>
    3894:	81 c0       	rjmp	.+258    	; 0x3998 <nwkTxTaskHandler+0x176>
			} else {
				frame->state = NWK_TX_STATE_SEND;
    3896:	89 81       	ldd	r24, Y+1	; 0x01
    3898:	9a 81       	ldd	r25, Y+2	; 0x02
    389a:	23 e1       	ldi	r18, 0x13	; 19
    389c:	fc 01       	movw	r30, r24
    389e:	20 83       	st	Z, r18
			}
		}
		break;
    38a0:	7b c0       	rjmp	.+246    	; 0x3998 <nwkTxTaskHandler+0x176>

		case NWK_TX_STATE_SEND:
		{
			if (NULL == nwkTxPhyActiveFrame) {
    38a2:	80 91 14 0f 	lds	r24, 0x0F14	; 0x800f14 <nwkTxPhyActiveFrame>
    38a6:	90 91 15 0f 	lds	r25, 0x0F15	; 0x800f15 <nwkTxPhyActiveFrame+0x1>
    38aa:	89 2b       	or	r24, r25
    38ac:	09 f0       	breq	.+2      	; 0x38b0 <nwkTxTaskHandler+0x8e>
    38ae:	74 c0       	rjmp	.+232    	; 0x3998 <nwkTxTaskHandler+0x176>
				nwkTxPhyActiveFrame = frame;
    38b0:	89 81       	ldd	r24, Y+1	; 0x01
    38b2:	9a 81       	ldd	r25, Y+2	; 0x02
    38b4:	90 93 15 0f 	sts	0x0F15, r25	; 0x800f15 <nwkTxPhyActiveFrame+0x1>
    38b8:	80 93 14 0f 	sts	0x0F14, r24	; 0x800f14 <nwkTxPhyActiveFrame>
				frame->state = NWK_TX_STATE_WAIT_CONF;
    38bc:	89 81       	ldd	r24, Y+1	; 0x01
    38be:	9a 81       	ldd	r25, Y+2	; 0x02
    38c0:	24 e1       	ldi	r18, 0x14	; 20
    38c2:	fc 01       	movw	r30, r24
    38c4:	20 83       	st	Z, r18
				PHY_DataReq(frame->data, frame->size);
    38c6:	89 81       	ldd	r24, Y+1	; 0x01
    38c8:	9a 81       	ldd	r25, Y+2	; 0x02
    38ca:	fc 01       	movw	r30, r24
    38cc:	21 81       	ldd	r18, Z+1	; 0x01
    38ce:	89 81       	ldd	r24, Y+1	; 0x01
    38d0:	9a 81       	ldd	r25, Y+2	; 0x02
    38d2:	02 96       	adiw	r24, 0x02	; 2
    38d4:	62 2f       	mov	r22, r18
    38d6:	0e 94 12 1f 	call	0x3e24	; 0x3e24 <PHY_DataReq>
				nwkIb.lock++;
    38da:	80 91 e9 11 	lds	r24, 0x11E9	; 0x8011e9 <nwkIb+0x26>
    38de:	90 91 ea 11 	lds	r25, 0x11EA	; 0x8011ea <nwkIb+0x27>
    38e2:	01 96       	adiw	r24, 0x01	; 1
    38e4:	90 93 ea 11 	sts	0x11EA, r25	; 0x8011ea <nwkIb+0x27>
    38e8:	80 93 e9 11 	sts	0x11E9, r24	; 0x8011e9 <nwkIb+0x26>
			}
		}
		break;
    38ec:	55 c0       	rjmp	.+170    	; 0x3998 <nwkTxTaskHandler+0x176>
		case NWK_TX_STATE_WAIT_CONF:
			break;

		case NWK_TX_STATE_SENT:
		{
			if (NWK_SUCCESS_STATUS == frame->tx.status) {
    38ee:	89 81       	ldd	r24, Y+1	; 0x01
    38f0:	9a 81       	ldd	r25, Y+2	; 0x02
    38f2:	8d 57       	subi	r24, 0x7D	; 125
    38f4:	9f 4f       	sbci	r25, 0xFF	; 255
    38f6:	fc 01       	movw	r30, r24
    38f8:	80 81       	ld	r24, Z
    38fa:	88 23       	and	r24, r24
    38fc:	61 f5       	brne	.+88     	; 0x3956 <nwkTxTaskHandler+0x134>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    38fe:	89 81       	ldd	r24, Y+1	; 0x01
    3900:	9a 81       	ldd	r25, Y+2	; 0x02
    3902:	fc 01       	movw	r30, r24
    3904:	25 85       	ldd	r18, Z+13	; 0x0d
    3906:	36 85       	ldd	r19, Z+14	; 0x0e
    3908:	80 91 c3 11 	lds	r24, 0x11C3	; 0x8011c3 <nwkIb>
    390c:	90 91 c4 11 	lds	r25, 0x11C4	; 0x8011c4 <nwkIb+0x1>
    3910:	28 17       	cp	r18, r24
    3912:	39 07       	cpc	r19, r25
    3914:	d1 f4       	brne	.+52     	; 0x394a <nwkTxTaskHandler+0x128>
    3916:	89 81       	ldd	r24, Y+1	; 0x01
    3918:	9a 81       	ldd	r25, Y+2	; 0x02
    391a:	fc 01       	movw	r30, r24
    391c:	83 85       	ldd	r24, Z+11	; 0x0b
    391e:	81 70       	andi	r24, 0x01	; 1
    3920:	88 23       	and	r24, r24
    3922:	99 f0       	breq	.+38     	; 0x394a <nwkTxTaskHandler+0x128>
						frame->header.nwkFcf.
						ackRequest) {
					frame->state = NWK_TX_STATE_WAIT_ACK;
    3924:	89 81       	ldd	r24, Y+1	; 0x01
    3926:	9a 81       	ldd	r25, Y+2	; 0x02
    3928:	26 e1       	ldi	r18, 0x16	; 22
    392a:	fc 01       	movw	r30, r24
    392c:	20 83       	st	Z, r18
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
    392e:	89 81       	ldd	r24, Y+1	; 0x01
    3930:	9a 81       	ldd	r25, Y+2	; 0x02
    3932:	8c 57       	subi	r24, 0x7C	; 124
    3934:	9f 4f       	sbci	r25, 0xFF	; 255
    3936:	25 e1       	ldi	r18, 0x15	; 21
    3938:	30 e0       	ldi	r19, 0x00	; 0
    393a:	fc 01       	movw	r30, r24
    393c:	31 83       	std	Z+1, r19	; 0x01
    393e:	20 83       	st	Z, r18
							NWK_TX_ACK_WAIT_TIMER_INTERVAL
							+ 1;
					SYS_TimerStart(&nwkTxAckWaitTimer);
    3940:	86 e1       	ldi	r24, 0x16	; 22
    3942:	9f e0       	ldi	r25, 0x0F	; 15
    3944:	0e 94 98 21 	call	0x4330	; 0x4330 <SYS_TimerStart>
    3948:	0b c0       	rjmp	.+22     	; 0x3960 <nwkTxTaskHandler+0x13e>
				} else {
					
					frame->state = NWK_TX_STATE_CONFIRM;
    394a:	89 81       	ldd	r24, Y+1	; 0x01
    394c:	9a 81       	ldd	r25, Y+2	; 0x02
    394e:	27 e1       	ldi	r18, 0x17	; 23
    3950:	fc 01       	movw	r30, r24
    3952:	20 83       	st	Z, r18
    3954:	21 c0       	rjmp	.+66     	; 0x3998 <nwkTxTaskHandler+0x176>
				}
			} else {
				frame->state = NWK_TX_STATE_CONFIRM;
    3956:	89 81       	ldd	r24, Y+1	; 0x01
    3958:	9a 81       	ldd	r25, Y+2	; 0x02
    395a:	27 e1       	ldi	r18, 0x17	; 23
    395c:	fc 01       	movw	r30, r24
    395e:	20 83       	st	Z, r18
			}
		}
		break;
    3960:	1b c0       	rjmp	.+54     	; 0x3998 <nwkTxTaskHandler+0x176>
		case NWK_TX_STATE_CONFIRM:
		{
#ifdef NWK_ENABLE_ROUTING
			nwkRouteFrameSent(frame);
#endif
			if (NULL == frame->tx.confirm) {
    3962:	89 81       	ldd	r24, Y+1	; 0x01
    3964:	9a 81       	ldd	r25, Y+2	; 0x02
    3966:	89 57       	subi	r24, 0x79	; 121
    3968:	9f 4f       	sbci	r25, 0xFF	; 255
    396a:	fc 01       	movw	r30, r24
    396c:	80 81       	ld	r24, Z
    396e:	91 81       	ldd	r25, Z+1	; 0x01
    3970:	89 2b       	or	r24, r25
    3972:	29 f4       	brne	.+10     	; 0x397e <nwkTxTaskHandler+0x15c>
				nwkFrameFree(frame);
    3974:	89 81       	ldd	r24, Y+1	; 0x01
    3976:	9a 81       	ldd	r25, Y+2	; 0x02
    3978:	0e 94 c6 0e 	call	0x1d8c	; 0x1d8c <nwkFrameFree>
    397c:	0d c0       	rjmp	.+26     	; 0x3998 <nwkTxTaskHandler+0x176>
			} else {
				frame->tx.confirm(frame);
    397e:	89 81       	ldd	r24, Y+1	; 0x01
    3980:	9a 81       	ldd	r25, Y+2	; 0x02
    3982:	89 57       	subi	r24, 0x79	; 121
    3984:	9f 4f       	sbci	r25, 0xFF	; 255
    3986:	fc 01       	movw	r30, r24
    3988:	20 81       	ld	r18, Z
    398a:	31 81       	ldd	r19, Z+1	; 0x01
    398c:	89 81       	ldd	r24, Y+1	; 0x01
    398e:	9a 81       	ldd	r25, Y+2	; 0x02
    3990:	f9 01       	movw	r30, r18
    3992:	09 95       	icall
			}
		}
		break;
    3994:	01 c0       	rjmp	.+2      	; 0x3998 <nwkTxTaskHandler+0x176>

		default:
			break;
    3996:	00 00       	nop
*****************************************************************************/
void nwkTxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3998:	89 81       	ldd	r24, Y+1	; 0x01
    399a:	9a 81       	ldd	r25, Y+2	; 0x02
    399c:	0e 94 e0 0e 	call	0x1dc0	; 0x1dc0 <nwkFrameNext>
    39a0:	9a 83       	std	Y+2, r25	; 0x02
    39a2:	89 83       	std	Y+1, r24	; 0x01
    39a4:	89 81       	ldd	r24, Y+1	; 0x01
    39a6:	9a 81       	ldd	r25, Y+2	; 0x02
    39a8:	89 2b       	or	r24, r25
    39aa:	09 f0       	breq	.+2      	; 0x39ae <nwkTxTaskHandler+0x18c>
    39ac:	42 cf       	rjmp	.-380    	; 0x3832 <nwkTxTaskHandler+0x10>

		default:
			break;
		}
	}
}
    39ae:	00 00       	nop
    39b0:	0f 90       	pop	r0
    39b2:	0f 90       	pop	r0
    39b4:	df 91       	pop	r29
    39b6:	cf 91       	pop	r28
    39b8:	08 95       	ret

000039ba <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
    39ba:	cf 93       	push	r28
    39bc:	df 93       	push	r29
    39be:	00 d0       	rcall	.+0      	; 0x39c0 <sysclk_enable_peripheral_clock+0x6>
    39c0:	cd b7       	in	r28, 0x3d	; 61
    39c2:	de b7       	in	r29, 0x3e	; 62
    39c4:	9a 83       	std	Y+2, r25	; 0x02
    39c6:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    39c8:	89 81       	ldd	r24, Y+1	; 0x01
    39ca:	9a 81       	ldd	r25, Y+2	; 0x02
    39cc:	89 2b       	or	r24, r25
    39ce:	09 f4       	brne	.+2      	; 0x39d2 <sysclk_enable_peripheral_clock+0x18>
    39d0:	7b c0       	rjmp	.+246    	; 0x3ac8 <sysclk_enable_peripheral_clock+0x10e>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    39d2:	89 81       	ldd	r24, Y+1	; 0x01
    39d4:	9a 81       	ldd	r25, Y+2	; 0x02
    39d6:	88 37       	cpi	r24, 0x78	; 120
    39d8:	91 05       	cpc	r25, r1
    39da:	49 f4       	brne	.+18     	; 0x39ee <sysclk_enable_peripheral_clock+0x34>
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
    39dc:	61 e0       	ldi	r22, 0x01	; 1
    39de:	80 e0       	ldi	r24, 0x00	; 0
    39e0:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
    39e4:	60 e1       	ldi	r22, 0x10	; 16
    39e6:	80 e0       	ldi	r24, 0x00	; 0
    39e8:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    39ec:	6d c0       	rjmp	.+218    	; 0x3ac8 <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &ADC) {
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
#endif
	} else if (module == &UCSR0A) {
    39ee:	89 81       	ldd	r24, Y+1	; 0x01
    39f0:	9a 81       	ldd	r25, Y+2	; 0x02
    39f2:	80 3c       	cpi	r24, 0xC0	; 192
    39f4:	91 05       	cpc	r25, r1
    39f6:	29 f4       	brne	.+10     	; 0x3a02 <sysclk_enable_peripheral_clock+0x48>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
    39f8:	62 e0       	ldi	r22, 0x02	; 2
    39fa:	80 e0       	ldi	r24, 0x00	; 0
    39fc:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3a00:	63 c0       	rjmp	.+198    	; 0x3ac8 <sysclk_enable_peripheral_clock+0x10e>
#endif
	} else if (module == &UCSR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
	}
#if MEGA_RF
	else if (module == &SPCR) {
    3a02:	89 81       	ldd	r24, Y+1	; 0x01
    3a04:	9a 81       	ldd	r25, Y+2	; 0x02
    3a06:	8c 34       	cpi	r24, 0x4C	; 76
    3a08:	91 05       	cpc	r25, r1
    3a0a:	29 f4       	brne	.+10     	; 0x3a16 <sysclk_enable_peripheral_clock+0x5c>
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
    3a0c:	64 e0       	ldi	r22, 0x04	; 4
    3a0e:	80 e0       	ldi	r24, 0x00	; 0
    3a10:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3a14:	59 c0       	rjmp	.+178    	; 0x3ac8 <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &SPCR) {
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
	}
#endif

	else if (module == &TCCR1A) {
    3a16:	89 81       	ldd	r24, Y+1	; 0x01
    3a18:	9a 81       	ldd	r25, Y+2	; 0x02
    3a1a:	80 38       	cpi	r24, 0x80	; 128
    3a1c:	91 05       	cpc	r25, r1
    3a1e:	29 f4       	brne	.+10     	; 0x3a2a <sysclk_enable_peripheral_clock+0x70>
		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
    3a20:	68 e0       	ldi	r22, 0x08	; 8
    3a22:	80 e0       	ldi	r24, 0x00	; 0
    3a24:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3a28:	4f c0       	rjmp	.+158    	; 0x3ac8 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
    3a2a:	89 81       	ldd	r24, Y+1	; 0x01
    3a2c:	9a 81       	ldd	r25, Y+2	; 0x02
    3a2e:	84 34       	cpi	r24, 0x44	; 68
    3a30:	91 05       	cpc	r25, r1
    3a32:	29 f4       	brne	.+10     	; 0x3a3e <sysclk_enable_peripheral_clock+0x84>
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
    3a34:	60 e2       	ldi	r22, 0x20	; 32
    3a36:	80 e0       	ldi	r24, 0x00	; 0
    3a38:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3a3c:	45 c0       	rjmp	.+138    	; 0x3ac8 <sysclk_enable_peripheral_clock+0x10e>
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
    3a3e:	89 81       	ldd	r24, Y+1	; 0x01
    3a40:	9a 81       	ldd	r25, Y+2	; 0x02
    3a42:	80 3b       	cpi	r24, 0xB0	; 176
    3a44:	91 05       	cpc	r25, r1
    3a46:	29 f4       	brne	.+10     	; 0x3a52 <sysclk_enable_peripheral_clock+0x98>
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
    3a48:	60 e4       	ldi	r22, 0x40	; 64
    3a4a:	80 e0       	ldi	r24, 0x00	; 0
    3a4c:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3a50:	3b c0       	rjmp	.+118    	; 0x3ac8 <sysclk_enable_peripheral_clock+0x10e>
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
	} else if (module == &TWBR) {
    3a52:	89 81       	ldd	r24, Y+1	; 0x01
    3a54:	9a 81       	ldd	r25, Y+2	; 0x02
    3a56:	88 3b       	cpi	r24, 0xB8	; 184
    3a58:	91 05       	cpc	r25, r1
    3a5a:	29 f4       	brne	.+10     	; 0x3a66 <sysclk_enable_peripheral_clock+0xac>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
    3a5c:	60 e8       	ldi	r22, 0x80	; 128
    3a5e:	80 e0       	ldi	r24, 0x00	; 0
    3a60:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3a64:	31 c0       	rjmp	.+98     	; 0x3ac8 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
	}
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
    3a66:	89 81       	ldd	r24, Y+1	; 0x01
    3a68:	9a 81       	ldd	r25, Y+2	; 0x02
    3a6a:	88 3c       	cpi	r24, 0xC8	; 200
    3a6c:	91 05       	cpc	r25, r1
    3a6e:	29 f4       	brne	.+10     	; 0x3a7a <sysclk_enable_peripheral_clock+0xc0>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
    3a70:	61 e0       	ldi	r22, 0x01	; 1
    3a72:	81 e0       	ldi	r24, 0x01	; 1
    3a74:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3a78:	27 c0       	rjmp	.+78     	; 0x3ac8 <sysclk_enable_peripheral_clock+0x10e>
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
    3a7a:	89 81       	ldd	r24, Y+1	; 0x01
    3a7c:	9a 81       	ldd	r25, Y+2	; 0x02
    3a7e:	80 39       	cpi	r24, 0x90	; 144
    3a80:	91 05       	cpc	r25, r1
    3a82:	29 f4       	brne	.+10     	; 0x3a8e <sysclk_enable_peripheral_clock+0xd4>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
    3a84:	68 e0       	ldi	r22, 0x08	; 8
    3a86:	81 e0       	ldi	r24, 0x01	; 1
    3a88:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3a8c:	1d c0       	rjmp	.+58     	; 0x3ac8 <sysclk_enable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
    3a8e:	89 81       	ldd	r24, Y+1	; 0x01
    3a90:	9a 81       	ldd	r25, Y+2	; 0x02
    3a92:	80 3a       	cpi	r24, 0xA0	; 160
    3a94:	91 05       	cpc	r25, r1
    3a96:	29 f4       	brne	.+10     	; 0x3aa2 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
    3a98:	60 e1       	ldi	r22, 0x10	; 16
    3a9a:	81 e0       	ldi	r24, 0x01	; 1
    3a9c:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3aa0:	13 c0       	rjmp	.+38     	; 0x3ac8 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
    3aa2:	89 81       	ldd	r24, Y+1	; 0x01
    3aa4:	9a 81       	ldd	r25, Y+2	; 0x02
    3aa6:	80 32       	cpi	r24, 0x20	; 32
    3aa8:	91 40       	sbci	r25, 0x01	; 1
    3aaa:	29 f4       	brne	.+10     	; 0x3ab6 <sysclk_enable_peripheral_clock+0xfc>
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
    3aac:	60 e2       	ldi	r22, 0x20	; 32
    3aae:	81 e0       	ldi	r24, 0x01	; 1
    3ab0:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3ab4:	09 c0       	rjmp	.+18     	; 0x3ac8 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
	} else if (module == &TRX_CTRL_0) {
    3ab6:	89 81       	ldd	r24, Y+1	; 0x01
    3ab8:	9a 81       	ldd	r25, Y+2	; 0x02
    3aba:	83 34       	cpi	r24, 0x43	; 67
    3abc:	91 40       	sbci	r25, 0x01	; 1
    3abe:	21 f4       	brne	.+8      	; 0x3ac8 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTRX24_bm);
    3ac0:	60 e4       	ldi	r22, 0x40	; 64
    3ac2:	81 e0       	ldi	r24, 0x01	; 1
    3ac4:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3ac8:	00 00       	nop
    3aca:	0f 90       	pop	r0
    3acc:	0f 90       	pop	r0
    3ace:	df 91       	pop	r29
    3ad0:	cf 91       	pop	r28
    3ad2:	08 95       	ret

00003ad4 <__portable_avr_delay_cycles>:
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	do { barrier(); } while (--n);
    3ad4:	61 50       	subi	r22, 0x01	; 1
    3ad6:	71 09       	sbc	r23, r1
    3ad8:	81 09       	sbc	r24, r1
    3ada:	91 09       	sbc	r25, r1
    3adc:	d9 f7       	brne	.-10     	; 0x3ad4 <__portable_avr_delay_cycles>
}
    3ade:	08 95       	ret

00003ae0 <PHY_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void PHY_Init(void)
{
    3ae0:	cf 93       	push	r28
    3ae2:	df 93       	push	r29
    3ae4:	cd b7       	in	r28, 0x3d	; 61
    3ae6:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_peripheral_clock(&TRX_CTRL_0);
    3ae8:	83 e4       	ldi	r24, 0x43	; 67
    3aea:	91 e0       	ldi	r25, 0x01	; 1
    3aec:	0e 94 dd 1c 	call	0x39ba	; 0x39ba <sysclk_enable_peripheral_clock>

	TRXPR_REG_s.trxrst = 1;
    3af0:	89 e3       	ldi	r24, 0x39	; 57
    3af2:	91 e0       	ldi	r25, 0x01	; 1
    3af4:	fc 01       	movw	r30, r24
    3af6:	20 81       	ld	r18, Z
    3af8:	21 60       	ori	r18, 0x01	; 1
    3afa:	fc 01       	movw	r30, r24
    3afc:	20 83       	st	Z, r18

	phyRxState = false;
    3afe:	10 92 b1 0f 	sts	0x0FB1, r1	; 0x800fb1 <phyRxState>
	phyState = PHY_STATE_IDLE;
    3b02:	81 e0       	ldi	r24, 0x01	; 1
    3b04:	80 93 30 0f 	sts	0x0F30, r24	; 0x800f30 <phyState>

	phyTrxSetState(TRX_CMD_TRX_OFF);
    3b08:	88 e0       	ldi	r24, 0x08	; 8
    3b0a:	0e 94 ef 1f 	call	0x3fde	; 0x3fde <phyTrxSetState>

	TRX_CTRL_2_REG_s.rxSafeMode = 1;
    3b0e:	8c e4       	ldi	r24, 0x4C	; 76
    3b10:	91 e0       	ldi	r25, 0x01	; 1
    3b12:	fc 01       	movw	r30, r24
    3b14:	20 81       	ld	r18, Z
    3b16:	20 68       	ori	r18, 0x80	; 128
    3b18:	fc 01       	movw	r30, r24
    3b1a:	20 83       	st	Z, r18
	#endif // ANTENNA_DEFAULT
#endif // ANTENNA_DIVERSITY
#ifdef EXT_RF_FRONT_END_CTRL
	TRX_CTRL_1_REG_s.paExtEn = 1;
#endif // EXT_RF_FRONT_END_CTRL
}
    3b1c:	00 00       	nop
    3b1e:	df 91       	pop	r29
    3b20:	cf 91       	pop	r28
    3b22:	08 95       	ret

00003b24 <PHY_ResetRadio>:

void PHY_ResetRadio(void)
{
    3b24:	cf 93       	push	r28
    3b26:	df 93       	push	r29
    3b28:	cd b7       	in	r28, 0x3d	; 61
    3b2a:	de b7       	in	r29, 0x3e	; 62
	TRXPR_REG_s.trxrst = 1;
    3b2c:	89 e3       	ldi	r24, 0x39	; 57
    3b2e:	91 e0       	ldi	r25, 0x01	; 1
    3b30:	fc 01       	movw	r30, r24
    3b32:	20 81       	ld	r18, Z
    3b34:	21 60       	ori	r18, 0x01	; 1
    3b36:	fc 01       	movw	r30, r24
    3b38:	20 83       	st	Z, r18
}
    3b3a:	00 00       	nop
    3b3c:	df 91       	pop	r29
    3b3e:	cf 91       	pop	r28
    3b40:	08 95       	ret

00003b42 <PHY_SetTdmaMode>:

void PHY_SetTdmaMode(bool mode)
{
    3b42:	cf 93       	push	r28
    3b44:	df 93       	push	r29
    3b46:	1f 92       	push	r1
    3b48:	cd b7       	in	r28, 0x3d	; 61
    3b4a:	de b7       	in	r29, 0x3e	; 62
    3b4c:	89 83       	std	Y+1, r24	; 0x01
	if(mode)
    3b4e:	89 81       	ldd	r24, Y+1	; 0x01
    3b50:	88 23       	and	r24, r24
    3b52:	b1 f0       	breq	.+44     	; 0x3b80 <PHY_SetTdmaMode+0x3e>
	{
		XAH_CTRL_0_REG_s.maxFrameRetries = 0;
    3b54:	8c e6       	ldi	r24, 0x6C	; 108
    3b56:	91 e0       	ldi	r25, 0x01	; 1
    3b58:	fc 01       	movw	r30, r24
    3b5a:	20 81       	ld	r18, Z
    3b5c:	2f 70       	andi	r18, 0x0F	; 15
    3b5e:	fc 01       	movw	r30, r24
    3b60:	20 83       	st	Z, r18
		XAH_CTRL_0_REG_s.maxCsmaRetries = 7;
    3b62:	8c e6       	ldi	r24, 0x6C	; 108
    3b64:	91 e0       	ldi	r25, 0x01	; 1
    3b66:	fc 01       	movw	r30, r24
    3b68:	20 81       	ld	r18, Z
    3b6a:	2e 60       	ori	r18, 0x0E	; 14
    3b6c:	fc 01       	movw	r30, r24
    3b6e:	20 83       	st	Z, r18
	
		CSMA_SEED_1_REG_s.aackDisAck = 1;	// Disable ACK even if requested		
    3b70:	8e e6       	ldi	r24, 0x6E	; 110
    3b72:	91 e0       	ldi	r25, 0x01	; 1
    3b74:	fc 01       	movw	r30, r24
    3b76:	20 81       	ld	r18, Z
    3b78:	20 61       	ori	r18, 0x10	; 16
    3b7a:	fc 01       	movw	r30, r24
    3b7c:	20 83       	st	Z, r18
		XAH_CTRL_0_REG_s.maxFrameRetries = 3;
		XAH_CTRL_0_REG_s.maxCsmaRetries = 4;
		
		CSMA_SEED_1_REG_s.aackDisAck = 0;
	}
}
    3b7e:	17 c0       	rjmp	.+46     	; 0x3bae <PHY_SetTdmaMode+0x6c>
	
		CSMA_SEED_1_REG_s.aackDisAck = 1;	// Disable ACK even if requested		
	}
	else
	{
		XAH_CTRL_0_REG_s.maxFrameRetries = 3;
    3b80:	8c e6       	ldi	r24, 0x6C	; 108
    3b82:	91 e0       	ldi	r25, 0x01	; 1
    3b84:	fc 01       	movw	r30, r24
    3b86:	20 81       	ld	r18, Z
    3b88:	2f 70       	andi	r18, 0x0F	; 15
    3b8a:	20 63       	ori	r18, 0x30	; 48
    3b8c:	fc 01       	movw	r30, r24
    3b8e:	20 83       	st	Z, r18
		XAH_CTRL_0_REG_s.maxCsmaRetries = 4;
    3b90:	8c e6       	ldi	r24, 0x6C	; 108
    3b92:	91 e0       	ldi	r25, 0x01	; 1
    3b94:	fc 01       	movw	r30, r24
    3b96:	20 81       	ld	r18, Z
    3b98:	21 7f       	andi	r18, 0xF1	; 241
    3b9a:	28 60       	ori	r18, 0x08	; 8
    3b9c:	fc 01       	movw	r30, r24
    3b9e:	20 83       	st	Z, r18
		
		CSMA_SEED_1_REG_s.aackDisAck = 0;
    3ba0:	8e e6       	ldi	r24, 0x6E	; 110
    3ba2:	91 e0       	ldi	r25, 0x01	; 1
    3ba4:	fc 01       	movw	r30, r24
    3ba6:	20 81       	ld	r18, Z
    3ba8:	2f 7e       	andi	r18, 0xEF	; 239
    3baa:	fc 01       	movw	r30, r24
    3bac:	20 83       	st	Z, r18
	}
}
    3bae:	00 00       	nop
    3bb0:	0f 90       	pop	r0
    3bb2:	df 91       	pop	r29
    3bb4:	cf 91       	pop	r28
    3bb6:	08 95       	ret

00003bb8 <PHY_SetPromiscuousMode>:

void PHY_SetPromiscuousMode(bool mode)
{
    3bb8:	cf 93       	push	r28
    3bba:	df 93       	push	r29
    3bbc:	cd b7       	in	r28, 0x3d	; 61
    3bbe:	de b7       	in	r29, 0x3e	; 62
    3bc0:	29 97       	sbiw	r28, 0x09	; 9
    3bc2:	0f b6       	in	r0, 0x3f	; 63
    3bc4:	f8 94       	cli
    3bc6:	de bf       	out	0x3e, r29	; 62
    3bc8:	0f be       	out	0x3f, r0	; 63
    3bca:	cd bf       	out	0x3d, r28	; 61
    3bcc:	89 87       	std	Y+9, r24	; 0x09
	uint8_t ieee_address[] = { 0, 0, 0, 0, 0, 0, 0, 0 };
    3bce:	28 e0       	ldi	r18, 0x08	; 8
    3bd0:	ce 01       	movw	r24, r28
    3bd2:	01 96       	adiw	r24, 0x01	; 1
    3bd4:	fc 01       	movw	r30, r24
    3bd6:	32 2f       	mov	r19, r18
    3bd8:	11 92       	st	Z+, r1
    3bda:	3a 95       	dec	r19
    3bdc:	e9 f7       	brne	.-6      	; 0x3bd8 <PHY_SetPromiscuousMode+0x20>

	if(mode)
    3bde:	89 85       	ldd	r24, Y+9	; 0x09
    3be0:	88 23       	and	r24, r24
    3be2:	49 f1       	breq	.+82     	; 0x3c36 <PHY_SetPromiscuousMode+0x7e>
	{
		PHY_SetShortAddr(0);
    3be4:	80 e0       	ldi	r24, 0x00	; 0
    3be6:	90 e0       	ldi	r25, 0x00	; 0
    3be8:	0e 94 9c 1e 	call	0x3d38	; 0x3d38 <PHY_SetShortAddr>
		PHY_SetPanId(0);
    3bec:	80 e0       	ldi	r24, 0x00	; 0
    3bee:	90 e0       	ldi	r25, 0x00	; 0
    3bf0:	0e 94 78 1e 	call	0x3cf0	; 0x3cf0 <PHY_SetPanId>
		PHY_SetIEEEAddr(ieee_address);
    3bf4:	ce 01       	movw	r24, r28
    3bf6:	01 96       	adiw	r24, 0x01	; 1
    3bf8:	0e 94 14 20 	call	0x4028	; 0x4028 <PHY_SetIEEEAddr>
//	Any non-corrupted frame with a reserved frame type is indicated by a
//	TRX24_RX_END interrupt. No further address filtering is applied on those frames.
//	A TRX24_AMI interrupt is never generated and the acknowledgment subfield is
//	ignored.

		XAH_CTRL_1_REG_s.aackPromMode = 1;	// Enable promiscuous mode
    3bfc:	87 e5       	ldi	r24, 0x57	; 87
    3bfe:	91 e0       	ldi	r25, 0x01	; 1
    3c00:	fc 01       	movw	r30, r24
    3c02:	20 81       	ld	r18, Z
    3c04:	22 60       	ori	r18, 0x02	; 2
    3c06:	fc 01       	movw	r30, r24
    3c08:	20 83       	st	Z, r18
		XAH_CTRL_1_REG_s.aackUpldResFt = 1;	// Enable reserved frame type reception ; this was changed to one
    3c0a:	87 e5       	ldi	r24, 0x57	; 87
    3c0c:	91 e0       	ldi	r25, 0x01	; 1
    3c0e:	fc 01       	movw	r30, r24
    3c10:	20 81       	ld	r18, Z
    3c12:	20 61       	ori	r18, 0x10	; 16
    3c14:	fc 01       	movw	r30, r24
    3c16:	20 83       	st	Z, r18
                                        // so that the addres isn't checked by filter
		XAH_CTRL_1_REG_s.aackFltrResFt = 0;	// Disable filter of reserved frame types
    3c18:	87 e5       	ldi	r24, 0x57	; 87
    3c1a:	91 e0       	ldi	r25, 0x01	; 1
    3c1c:	fc 01       	movw	r30, r24
    3c1e:	20 81       	ld	r18, Z
    3c20:	2f 7d       	andi	r18, 0xDF	; 223
    3c22:	fc 01       	movw	r30, r24
    3c24:	20 83       	st	Z, r18
		CSMA_SEED_1_REG_s.aackDisAck = 1;		// Disable generation of acknowledgment
    3c26:	8e e6       	ldi	r24, 0x6E	; 110
    3c28:	91 e0       	ldi	r25, 0x01	; 1
    3c2a:	fc 01       	movw	r30, r24
    3c2c:	20 81       	ld	r18, Z
    3c2e:	20 61       	ori	r18, 0x10	; 16
    3c30:	fc 01       	movw	r30, r24
    3c32:	20 83       	st	Z, r18
	else
	{
		XAH_CTRL_1_REG = 0;
		CSMA_SEED_1_REG_s.aackDisAck = 0;
	}
}
    3c34:	0b c0       	rjmp	.+22     	; 0x3c4c <PHY_SetPromiscuousMode+0x94>
		XAH_CTRL_1_REG_s.aackFltrResFt = 0;	// Disable filter of reserved frame types
		CSMA_SEED_1_REG_s.aackDisAck = 1;		// Disable generation of acknowledgment
	}
	else
	{
		XAH_CTRL_1_REG = 0;
    3c36:	87 e5       	ldi	r24, 0x57	; 87
    3c38:	91 e0       	ldi	r25, 0x01	; 1
    3c3a:	fc 01       	movw	r30, r24
    3c3c:	10 82       	st	Z, r1
		CSMA_SEED_1_REG_s.aackDisAck = 0;
    3c3e:	8e e6       	ldi	r24, 0x6E	; 110
    3c40:	91 e0       	ldi	r25, 0x01	; 1
    3c42:	fc 01       	movw	r30, r24
    3c44:	20 81       	ld	r18, Z
    3c46:	2f 7e       	andi	r18, 0xEF	; 239
    3c48:	fc 01       	movw	r30, r24
    3c4a:	20 83       	st	Z, r18
	}
}
    3c4c:	00 00       	nop
    3c4e:	29 96       	adiw	r28, 0x09	; 9
    3c50:	0f b6       	in	r0, 0x3f	; 63
    3c52:	f8 94       	cli
    3c54:	de bf       	out	0x3e, r29	; 62
    3c56:	0f be       	out	0x3f, r0	; 63
    3c58:	cd bf       	out	0x3d, r28	; 61
    3c5a:	df 91       	pop	r29
    3c5c:	cf 91       	pop	r28
    3c5e:	08 95       	ret

00003c60 <PHY_SetOptimizedCSMAValues>:

void PHY_SetOptimizedCSMAValues(void)
{
    3c60:	0f 93       	push	r16
    3c62:	1f 93       	push	r17
    3c64:	cf 93       	push	r28
    3c66:	df 93       	push	r29
    3c68:	cd b7       	in	r28, 0x3d	; 61
    3c6a:	de b7       	in	r29, 0x3e	; 62
	CSMA_BE_REG_s.minBe = 0x03;
    3c6c:	8f e6       	ldi	r24, 0x6F	; 111
    3c6e:	91 e0       	ldi	r25, 0x01	; 1
    3c70:	fc 01       	movw	r30, r24
    3c72:	20 81       	ld	r18, Z
    3c74:	20 7f       	andi	r18, 0xF0	; 240
    3c76:	23 60       	ori	r18, 0x03	; 3
    3c78:	fc 01       	movw	r30, r24
    3c7a:	20 83       	st	Z, r18
	CSMA_BE_REG_s.maxBe = 0x08;
    3c7c:	8f e6       	ldi	r24, 0x6F	; 111
    3c7e:	91 e0       	ldi	r25, 0x01	; 1
    3c80:	fc 01       	movw	r30, r24
    3c82:	20 81       	ld	r18, Z
    3c84:	2f 70       	andi	r18, 0x0F	; 15
    3c86:	20 68       	ori	r18, 0x80	; 128
    3c88:	fc 01       	movw	r30, r24
    3c8a:	20 83       	st	Z, r18
	CSMA_SEED_0_REG = (uint8_t)PHY_RandomReq();
    3c8c:	0d e6       	ldi	r16, 0x6D	; 109
    3c8e:	11 e0       	ldi	r17, 0x01	; 1
    3c90:	0e 94 53 1f 	call	0x3ea6	; 0x3ea6 <PHY_RandomReq>
    3c94:	f8 01       	movw	r30, r16
    3c96:	80 83       	st	Z, r24
}
    3c98:	00 00       	nop
    3c9a:	df 91       	pop	r29
    3c9c:	cf 91       	pop	r28
    3c9e:	1f 91       	pop	r17
    3ca0:	0f 91       	pop	r16
    3ca2:	08 95       	ret

00003ca4 <PHY_SetRxState>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetRxState(bool rx)
{
    3ca4:	cf 93       	push	r28
    3ca6:	df 93       	push	r29
    3ca8:	1f 92       	push	r1
    3caa:	cd b7       	in	r28, 0x3d	; 61
    3cac:	de b7       	in	r29, 0x3e	; 62
    3cae:	89 83       	std	Y+1, r24	; 0x01
	phyRxState = rx;
    3cb0:	89 81       	ldd	r24, Y+1	; 0x01
    3cb2:	80 93 b1 0f 	sts	0x0FB1, r24	; 0x800fb1 <phyRxState>
	phySetRxState();
    3cb6:	0e 94 d8 1f 	call	0x3fb0	; 0x3fb0 <phySetRxState>
}
    3cba:	00 00       	nop
    3cbc:	0f 90       	pop	r0
    3cbe:	df 91       	pop	r29
    3cc0:	cf 91       	pop	r28
    3cc2:	08 95       	ret

00003cc4 <PHY_SetChannel>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetChannel(uint8_t channel)
{
    3cc4:	cf 93       	push	r28
    3cc6:	df 93       	push	r29
    3cc8:	1f 92       	push	r1
    3cca:	cd b7       	in	r28, 0x3d	; 61
    3ccc:	de b7       	in	r29, 0x3e	; 62
    3cce:	89 83       	std	Y+1, r24	; 0x01
	PHY_CC_CCA_REG_s.channel = channel;
    3cd0:	88 e4       	ldi	r24, 0x48	; 72
    3cd2:	91 e0       	ldi	r25, 0x01	; 1
    3cd4:	29 81       	ldd	r18, Y+1	; 0x01
    3cd6:	2f 71       	andi	r18, 0x1F	; 31
    3cd8:	2f 71       	andi	r18, 0x1F	; 31
    3cda:	fc 01       	movw	r30, r24
    3cdc:	30 81       	ld	r19, Z
    3cde:	30 7e       	andi	r19, 0xE0	; 224
    3ce0:	23 2b       	or	r18, r19
    3ce2:	fc 01       	movw	r30, r24
    3ce4:	20 83       	st	Z, r18
}
    3ce6:	00 00       	nop
    3ce8:	0f 90       	pop	r0
    3cea:	df 91       	pop	r29
    3cec:	cf 91       	pop	r28
    3cee:	08 95       	ret

00003cf0 <PHY_SetPanId>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetPanId(uint16_t panId)
{
    3cf0:	cf 93       	push	r28
    3cf2:	df 93       	push	r29
    3cf4:	00 d0       	rcall	.+0      	; 0x3cf6 <PHY_SetPanId+0x6>
    3cf6:	00 d0       	rcall	.+0      	; 0x3cf8 <PHY_SetPanId+0x8>
    3cf8:	cd b7       	in	r28, 0x3d	; 61
    3cfa:	de b7       	in	r29, 0x3e	; 62
    3cfc:	9c 83       	std	Y+4, r25	; 0x04
    3cfe:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t *d = (uint8_t *)&panId;
    3d00:	ce 01       	movw	r24, r28
    3d02:	03 96       	adiw	r24, 0x03	; 3
    3d04:	9a 83       	std	Y+2, r25	; 0x02
    3d06:	89 83       	std	Y+1, r24	; 0x01

	PAN_ID_0_REG = d[0];
    3d08:	82 e6       	ldi	r24, 0x62	; 98
    3d0a:	91 e0       	ldi	r25, 0x01	; 1
    3d0c:	29 81       	ldd	r18, Y+1	; 0x01
    3d0e:	3a 81       	ldd	r19, Y+2	; 0x02
    3d10:	f9 01       	movw	r30, r18
    3d12:	20 81       	ld	r18, Z
    3d14:	fc 01       	movw	r30, r24
    3d16:	20 83       	st	Z, r18
	PAN_ID_1_REG = d[1];
    3d18:	83 e6       	ldi	r24, 0x63	; 99
    3d1a:	91 e0       	ldi	r25, 0x01	; 1
    3d1c:	29 81       	ldd	r18, Y+1	; 0x01
    3d1e:	3a 81       	ldd	r19, Y+2	; 0x02
    3d20:	f9 01       	movw	r30, r18
    3d22:	21 81       	ldd	r18, Z+1	; 0x01
    3d24:	fc 01       	movw	r30, r24
    3d26:	20 83       	st	Z, r18
}
    3d28:	00 00       	nop
    3d2a:	0f 90       	pop	r0
    3d2c:	0f 90       	pop	r0
    3d2e:	0f 90       	pop	r0
    3d30:	0f 90       	pop	r0
    3d32:	df 91       	pop	r29
    3d34:	cf 91       	pop	r28
    3d36:	08 95       	ret

00003d38 <PHY_SetShortAddr>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetShortAddr(uint16_t addr)
{
    3d38:	cf 93       	push	r28
    3d3a:	df 93       	push	r29
    3d3c:	00 d0       	rcall	.+0      	; 0x3d3e <PHY_SetShortAddr+0x6>
    3d3e:	00 d0       	rcall	.+0      	; 0x3d40 <PHY_SetShortAddr+0x8>
    3d40:	cd b7       	in	r28, 0x3d	; 61
    3d42:	de b7       	in	r29, 0x3e	; 62
    3d44:	9c 83       	std	Y+4, r25	; 0x04
    3d46:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t *d = (uint8_t *)&addr;
    3d48:	ce 01       	movw	r24, r28
    3d4a:	03 96       	adiw	r24, 0x03	; 3
    3d4c:	9a 83       	std	Y+2, r25	; 0x02
    3d4e:	89 83       	std	Y+1, r24	; 0x01

	SHORT_ADDR_0_REG = d[0];
    3d50:	80 e6       	ldi	r24, 0x60	; 96
    3d52:	91 e0       	ldi	r25, 0x01	; 1
    3d54:	29 81       	ldd	r18, Y+1	; 0x01
    3d56:	3a 81       	ldd	r19, Y+2	; 0x02
    3d58:	f9 01       	movw	r30, r18
    3d5a:	20 81       	ld	r18, Z
    3d5c:	fc 01       	movw	r30, r24
    3d5e:	20 83       	st	Z, r18
	SHORT_ADDR_1_REG = d[1];
    3d60:	81 e6       	ldi	r24, 0x61	; 97
    3d62:	91 e0       	ldi	r25, 0x01	; 1
    3d64:	29 81       	ldd	r18, Y+1	; 0x01
    3d66:	3a 81       	ldd	r19, Y+2	; 0x02
    3d68:	f9 01       	movw	r30, r18
    3d6a:	21 81       	ldd	r18, Z+1	; 0x01
    3d6c:	fc 01       	movw	r30, r24
    3d6e:	20 83       	st	Z, r18

#ifndef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
	CSMA_SEED_0_REG = d[0] + d[1];
    3d70:	8d e6       	ldi	r24, 0x6D	; 109
    3d72:	91 e0       	ldi	r25, 0x01	; 1
    3d74:	29 81       	ldd	r18, Y+1	; 0x01
    3d76:	3a 81       	ldd	r19, Y+2	; 0x02
    3d78:	f9 01       	movw	r30, r18
    3d7a:	40 81       	ld	r20, Z
    3d7c:	29 81       	ldd	r18, Y+1	; 0x01
    3d7e:	3a 81       	ldd	r19, Y+2	; 0x02
    3d80:	2f 5f       	subi	r18, 0xFF	; 255
    3d82:	3f 4f       	sbci	r19, 0xFF	; 255
    3d84:	f9 01       	movw	r30, r18
    3d86:	20 81       	ld	r18, Z
    3d88:	24 0f       	add	r18, r20
    3d8a:	fc 01       	movw	r30, r24
    3d8c:	20 83       	st	Z, r18
#endif
}
    3d8e:	00 00       	nop
    3d90:	0f 90       	pop	r0
    3d92:	0f 90       	pop	r0
    3d94:	0f 90       	pop	r0
    3d96:	0f 90       	pop	r0
    3d98:	df 91       	pop	r29
    3d9a:	cf 91       	pop	r28
    3d9c:	08 95       	ret

00003d9e <PHY_SetTxPower>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetTxPower(uint8_t txPower)
{
    3d9e:	cf 93       	push	r28
    3da0:	df 93       	push	r29
    3da2:	1f 92       	push	r1
    3da4:	cd b7       	in	r28, 0x3d	; 61
    3da6:	de b7       	in	r29, 0x3e	; 62
    3da8:	89 83       	std	Y+1, r24	; 0x01
	PHY_TX_PWR_REG_s.txPwr = txPower;
    3daa:	85 e4       	ldi	r24, 0x45	; 69
    3dac:	91 e0       	ldi	r25, 0x01	; 1
    3dae:	29 81       	ldd	r18, Y+1	; 0x01
    3db0:	2f 70       	andi	r18, 0x0F	; 15
    3db2:	2f 70       	andi	r18, 0x0F	; 15
    3db4:	fc 01       	movw	r30, r24
    3db6:	30 81       	ld	r19, Z
    3db8:	30 7f       	andi	r19, 0xF0	; 240
    3dba:	23 2b       	or	r18, r19
    3dbc:	fc 01       	movw	r30, r24
    3dbe:	20 83       	st	Z, r18
}
    3dc0:	00 00       	nop
    3dc2:	0f 90       	pop	r0
    3dc4:	df 91       	pop	r29
    3dc6:	cf 91       	pop	r28
    3dc8:	08 95       	ret

00003dca <PHY_Sleep>:

/*************************************************************************//**
*****************************************************************************/
void PHY_Sleep(void)
{
    3dca:	cf 93       	push	r28
    3dcc:	df 93       	push	r29
    3dce:	cd b7       	in	r28, 0x3d	; 61
    3dd0:	de b7       	in	r29, 0x3e	; 62
	if(phyState != PHY_STATE_SLEEP)
    3dd2:	80 91 30 0f 	lds	r24, 0x0F30	; 0x800f30 <phyState>
    3dd6:	82 30       	cpi	r24, 0x02	; 2
    3dd8:	69 f0       	breq	.+26     	; 0x3df4 <PHY_Sleep+0x2a>
	{
		phyTrxSetState(TRX_CMD_TRX_OFF);
    3dda:	88 e0       	ldi	r24, 0x08	; 8
    3ddc:	0e 94 ef 1f 	call	0x3fde	; 0x3fde <phyTrxSetState>
		TRXPR_REG_s.slptr = 1;
    3de0:	89 e3       	ldi	r24, 0x39	; 57
    3de2:	91 e0       	ldi	r25, 0x01	; 1
    3de4:	fc 01       	movw	r30, r24
    3de6:	20 81       	ld	r18, Z
    3de8:	22 60       	ori	r18, 0x02	; 2
    3dea:	fc 01       	movw	r30, r24
    3dec:	20 83       	st	Z, r18
		phyState = PHY_STATE_SLEEP;		
    3dee:	82 e0       	ldi	r24, 0x02	; 2
    3df0:	80 93 30 0f 	sts	0x0F30, r24	; 0x800f30 <phyState>
	#endif // ANTENNA_DEFAULT
#endif // ANTENNA_DIVERSITY
#ifdef EXT_RF_FRONT_END_CTRL
	TRX_CTRL_1_REG_s.paExtEn = 0;
#endif // EXT_RF_FRONT_END_CTRL
}
    3df4:	00 00       	nop
    3df6:	df 91       	pop	r29
    3df8:	cf 91       	pop	r28
    3dfa:	08 95       	ret

00003dfc <PHY_Wakeup>:

/*************************************************************************//**
*****************************************************************************/
void PHY_Wakeup(void)
{
    3dfc:	cf 93       	push	r28
    3dfe:	df 93       	push	r29
    3e00:	cd b7       	in	r28, 0x3d	; 61
    3e02:	de b7       	in	r29, 0x3e	; 62
	TRXPR_REG_s.slptr = 0;
    3e04:	89 e3       	ldi	r24, 0x39	; 57
    3e06:	91 e0       	ldi	r25, 0x01	; 1
    3e08:	fc 01       	movw	r30, r24
    3e0a:	20 81       	ld	r18, Z
    3e0c:	2d 7f       	andi	r18, 0xFD	; 253
    3e0e:	fc 01       	movw	r30, r24
    3e10:	20 83       	st	Z, r18
	phySetRxState();
    3e12:	0e 94 d8 1f 	call	0x3fb0	; 0x3fb0 <phySetRxState>
	phyState = PHY_STATE_IDLE;
    3e16:	81 e0       	ldi	r24, 0x01	; 1
    3e18:	80 93 30 0f 	sts	0x0F30, r24	; 0x800f30 <phyState>
}
    3e1c:	00 00       	nop
    3e1e:	df 91       	pop	r29
    3e20:	cf 91       	pop	r28
    3e22:	08 95       	ret

00003e24 <PHY_DataReq>:
	phyState = PHY_STATE_TX_WAIT_END;
	TRX_STATE_REG = TRX_CMD_TX_START;
}
*/
void PHY_DataReq(uint8_t *data, uint8_t size)
{
    3e24:	cf 93       	push	r28
    3e26:	df 93       	push	r29
    3e28:	00 d0       	rcall	.+0      	; 0x3e2a <PHY_DataReq+0x6>
    3e2a:	00 d0       	rcall	.+0      	; 0x3e2c <PHY_DataReq+0x8>
    3e2c:	cd b7       	in	r28, 0x3d	; 61
    3e2e:	de b7       	in	r29, 0x3e	; 62
    3e30:	9b 83       	std	Y+3, r25	; 0x03
    3e32:	8a 83       	std	Y+2, r24	; 0x02
    3e34:	6c 83       	std	Y+4, r22	; 0x04
  phyTrxSetState(TRX_CMD_TX_ARET_ON);
    3e36:	89 e1       	ldi	r24, 0x19	; 25
    3e38:	0e 94 ef 1f 	call	0x3fde	; 0x3fde <phyTrxSetState>

  IRQ_STATUS_REG = IRQ_CLEAR_VALUE;
    3e3c:	8f e4       	ldi	r24, 0x4F	; 79
    3e3e:	91 e0       	ldi	r25, 0x01	; 1
    3e40:	2f ef       	ldi	r18, 0xFF	; 255
    3e42:	fc 01       	movw	r30, r24
    3e44:	20 83       	st	Z, r18

  TRX_FRAME_BUFFER(0) = size + PHY_CRC_SIZE;
    3e46:	80 e8       	ldi	r24, 0x80	; 128
    3e48:	91 e0       	ldi	r25, 0x01	; 1
    3e4a:	2c 81       	ldd	r18, Y+4	; 0x04
    3e4c:	2e 5f       	subi	r18, 0xFE	; 254
    3e4e:	fc 01       	movw	r30, r24
    3e50:	20 83       	st	Z, r18
  for (uint8_t i = 0; i < size; i++)
    3e52:	19 82       	std	Y+1, r1	; 0x01
    3e54:	14 c0       	rjmp	.+40     	; 0x3e7e <PHY_DataReq+0x5a>
    TRX_FRAME_BUFFER(i+1) = data[i];
    3e56:	89 81       	ldd	r24, Y+1	; 0x01
    3e58:	88 2f       	mov	r24, r24
    3e5a:	90 e0       	ldi	r25, 0x00	; 0
    3e5c:	8f 57       	subi	r24, 0x7F	; 127
    3e5e:	9e 4f       	sbci	r25, 0xFE	; 254
    3e60:	ac 01       	movw	r20, r24
    3e62:	89 81       	ldd	r24, Y+1	; 0x01
    3e64:	88 2f       	mov	r24, r24
    3e66:	90 e0       	ldi	r25, 0x00	; 0
    3e68:	2a 81       	ldd	r18, Y+2	; 0x02
    3e6a:	3b 81       	ldd	r19, Y+3	; 0x03
    3e6c:	82 0f       	add	r24, r18
    3e6e:	93 1f       	adc	r25, r19
    3e70:	fc 01       	movw	r30, r24
    3e72:	80 81       	ld	r24, Z
    3e74:	fa 01       	movw	r30, r20
    3e76:	80 83       	st	Z, r24
  phyTrxSetState(TRX_CMD_TX_ARET_ON);

  IRQ_STATUS_REG = IRQ_CLEAR_VALUE;

  TRX_FRAME_BUFFER(0) = size + PHY_CRC_SIZE;
  for (uint8_t i = 0; i < size; i++)
    3e78:	89 81       	ldd	r24, Y+1	; 0x01
    3e7a:	8f 5f       	subi	r24, 0xFF	; 255
    3e7c:	89 83       	std	Y+1, r24	; 0x01
    3e7e:	99 81       	ldd	r25, Y+1	; 0x01
    3e80:	8c 81       	ldd	r24, Y+4	; 0x04
    3e82:	98 17       	cp	r25, r24
    3e84:	40 f3       	brcs	.-48     	; 0x3e56 <PHY_DataReq+0x32>
    TRX_FRAME_BUFFER(i+1) = data[i];
	
  phyState = PHY_STATE_TX_WAIT_END;
    3e86:	83 e0       	ldi	r24, 0x03	; 3
    3e88:	80 93 30 0f 	sts	0x0F30, r24	; 0x800f30 <phyState>
  TRX_STATE_REG = TRX_CMD_TX_START;
    3e8c:	82 e4       	ldi	r24, 0x42	; 66
    3e8e:	91 e0       	ldi	r25, 0x01	; 1
    3e90:	22 e0       	ldi	r18, 0x02	; 2
    3e92:	fc 01       	movw	r30, r24
    3e94:	20 83       	st	Z, r18
}
    3e96:	00 00       	nop
    3e98:	0f 90       	pop	r0
    3e9a:	0f 90       	pop	r0
    3e9c:	0f 90       	pop	r0
    3e9e:	0f 90       	pop	r0
    3ea0:	df 91       	pop	r29
    3ea2:	cf 91       	pop	r28
    3ea4:	08 95       	ret

00003ea6 <PHY_RandomReq>:


/*************************************************************************//**
*****************************************************************************/
uint16_t PHY_RandomReq(void)
{
    3ea6:	cf 93       	push	r28
    3ea8:	df 93       	push	r29
    3eaa:	00 d0       	rcall	.+0      	; 0x3eac <PHY_RandomReq+0x6>
    3eac:	1f 92       	push	r1
    3eae:	cd b7       	in	r28, 0x3d	; 61
    3eb0:	de b7       	in	r29, 0x3e	; 62
	uint16_t rnd = 0;
    3eb2:	1a 82       	std	Y+2, r1	; 0x02
    3eb4:	19 82       	std	Y+1, r1	; 0x01

	phyTrxSetState(TRX_CMD_RX_ON);
    3eb6:	86 e0       	ldi	r24, 0x06	; 6
    3eb8:	0e 94 ef 1f 	call	0x3fde	; 0x3fde <phyTrxSetState>

	for (uint8_t i = 0; i < 16; i += 2) {
    3ebc:	1b 82       	std	Y+3, r1	; 0x03
    3ebe:	22 c0       	rjmp	.+68     	; 0x3f04 <PHY_RandomReq+0x5e>
		delay_us(RANDOM_NUMBER_UPDATE_INTERVAL);
    3ec0:	62 e0       	ldi	r22, 0x02	; 2
    3ec2:	70 e0       	ldi	r23, 0x00	; 0
    3ec4:	80 e0       	ldi	r24, 0x00	; 0
    3ec6:	90 e0       	ldi	r25, 0x00	; 0
    3ec8:	0e 94 6a 1d 	call	0x3ad4	; 0x3ad4 <__portable_avr_delay_cycles>
		rnd |= PHY_RSSI_REG_s.rndValue << i;
    3ecc:	86 e4       	ldi	r24, 0x46	; 70
    3ece:	91 e0       	ldi	r25, 0x01	; 1
    3ed0:	fc 01       	movw	r30, r24
    3ed2:	80 81       	ld	r24, Z
    3ed4:	82 95       	swap	r24
    3ed6:	86 95       	lsr	r24
    3ed8:	87 70       	andi	r24, 0x07	; 7
    3eda:	83 70       	andi	r24, 0x03	; 3
    3edc:	88 2f       	mov	r24, r24
    3ede:	90 e0       	ldi	r25, 0x00	; 0
    3ee0:	2b 81       	ldd	r18, Y+3	; 0x03
    3ee2:	22 2f       	mov	r18, r18
    3ee4:	30 e0       	ldi	r19, 0x00	; 0
    3ee6:	02 c0       	rjmp	.+4      	; 0x3eec <PHY_RandomReq+0x46>
    3ee8:	88 0f       	add	r24, r24
    3eea:	99 1f       	adc	r25, r25
    3eec:	2a 95       	dec	r18
    3eee:	e2 f7       	brpl	.-8      	; 0x3ee8 <PHY_RandomReq+0x42>
    3ef0:	9c 01       	movw	r18, r24
    3ef2:	89 81       	ldd	r24, Y+1	; 0x01
    3ef4:	9a 81       	ldd	r25, Y+2	; 0x02
    3ef6:	82 2b       	or	r24, r18
    3ef8:	93 2b       	or	r25, r19
    3efa:	9a 83       	std	Y+2, r25	; 0x02
    3efc:	89 83       	std	Y+1, r24	; 0x01
{
	uint16_t rnd = 0;

	phyTrxSetState(TRX_CMD_RX_ON);

	for (uint8_t i = 0; i < 16; i += 2) {
    3efe:	8b 81       	ldd	r24, Y+3	; 0x03
    3f00:	8e 5f       	subi	r24, 0xFE	; 254
    3f02:	8b 83       	std	Y+3, r24	; 0x03
    3f04:	8b 81       	ldd	r24, Y+3	; 0x03
    3f06:	80 31       	cpi	r24, 0x10	; 16
    3f08:	d8 f2       	brcs	.-74     	; 0x3ec0 <PHY_RandomReq+0x1a>
		delay_us(RANDOM_NUMBER_UPDATE_INTERVAL);
		rnd |= PHY_RSSI_REG_s.rndValue << i;
	}

	phySetRxState();
    3f0a:	0e 94 d8 1f 	call	0x3fb0	; 0x3fb0 <phySetRxState>

	return rnd;
    3f0e:	89 81       	ldd	r24, Y+1	; 0x01
    3f10:	9a 81       	ldd	r25, Y+2	; 0x02
}
    3f12:	0f 90       	pop	r0
    3f14:	0f 90       	pop	r0
    3f16:	0f 90       	pop	r0
    3f18:	df 91       	pop	r29
    3f1a:	cf 91       	pop	r28
    3f1c:	08 95       	ret

00003f1e <PHY_EncryptReq>:

/*************************************************************************//**
*****************************************************************************/
void PHY_EncryptReq(uint8_t *text, uint8_t *key)
{
    3f1e:	cf 93       	push	r28
    3f20:	df 93       	push	r29
    3f22:	00 d0       	rcall	.+0      	; 0x3f24 <PHY_EncryptReq+0x6>
    3f24:	00 d0       	rcall	.+0      	; 0x3f26 <PHY_EncryptReq+0x8>
    3f26:	cd b7       	in	r28, 0x3d	; 61
    3f28:	de b7       	in	r29, 0x3e	; 62
    3f2a:	9a 83       	std	Y+2, r25	; 0x02
    3f2c:	89 83       	std	Y+1, r24	; 0x01
    3f2e:	7c 83       	std	Y+4, r23	; 0x04
    3f30:	6b 83       	std	Y+3, r22	; 0x03
	sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    3f32:	8b 81       	ldd	r24, Y+3	; 0x03
    3f34:	9c 81       	ldd	r25, Y+4	; 0x04
    3f36:	40 e0       	ldi	r20, 0x00	; 0
    3f38:	60 e0       	ldi	r22, 0x00	; 0
    3f3a:	0e 94 39 30 	call	0x6072	; 0x6072 <sal_aes_setup>
	sal_aes_exec(text);
    3f3e:	89 81       	ldd	r24, Y+1	; 0x01
    3f40:	9a 81       	ldd	r25, Y+2	; 0x02
    3f42:	0e 94 45 31 	call	0x628a	; 0x628a <sal_aes_exec>
	sal_aes_read(text);
    3f46:	89 81       	ldd	r24, Y+1	; 0x01
    3f48:	9a 81       	ldd	r25, Y+2	; 0x02
    3f4a:	0e 94 7b 31 	call	0x62f6	; 0x62f6 <sal_aes_read>
}
    3f4e:	00 00       	nop
    3f50:	0f 90       	pop	r0
    3f52:	0f 90       	pop	r0
    3f54:	0f 90       	pop	r0
    3f56:	0f 90       	pop	r0
    3f58:	df 91       	pop	r29
    3f5a:	cf 91       	pop	r28
    3f5c:	08 95       	ret

00003f5e <PHY_EdReq>:

/*************************************************************************//**
*****************************************************************************/
int8_t PHY_EdReq(void)
{
    3f5e:	cf 93       	push	r28
    3f60:	df 93       	push	r29
    3f62:	1f 92       	push	r1
    3f64:	cd b7       	in	r28, 0x3d	; 61
    3f66:	de b7       	in	r29, 0x3e	; 62
	int8_t ed;

	phyTrxSetState(TRX_CMD_RX_ON);
    3f68:	86 e0       	ldi	r24, 0x06	; 6
    3f6a:	0e 94 ef 1f 	call	0x3fde	; 0x3fde <phyTrxSetState>

	IRQ_STATUS_REG_s.ccaEdDone = 1;
    3f6e:	8f e4       	ldi	r24, 0x4F	; 79
    3f70:	91 e0       	ldi	r25, 0x01	; 1
    3f72:	fc 01       	movw	r30, r24
    3f74:	20 81       	ld	r18, Z
    3f76:	20 61       	ori	r18, 0x10	; 16
    3f78:	fc 01       	movw	r30, r24
    3f7a:	20 83       	st	Z, r18
	PHY_ED_LEVEL_REG = 0;
    3f7c:	87 e4       	ldi	r24, 0x47	; 71
    3f7e:	91 e0       	ldi	r25, 0x01	; 1
    3f80:	fc 01       	movw	r30, r24
    3f82:	10 82       	st	Z, r1
	while (0 == IRQ_STATUS_REG_s.ccaEdDone) {
    3f84:	00 00       	nop
    3f86:	8f e4       	ldi	r24, 0x4F	; 79
    3f88:	91 e0       	ldi	r25, 0x01	; 1
    3f8a:	fc 01       	movw	r30, r24
    3f8c:	80 81       	ld	r24, Z
    3f8e:	82 95       	swap	r24
    3f90:	81 70       	andi	r24, 0x01	; 1
    3f92:	88 23       	and	r24, r24
    3f94:	c1 f3       	breq	.-16     	; 0x3f86 <PHY_EdReq+0x28>
	}

	ed = (int8_t)PHY_ED_LEVEL_REG + PHY_RSSI_BASE_VAL;
    3f96:	87 e4       	ldi	r24, 0x47	; 71
    3f98:	91 e0       	ldi	r25, 0x01	; 1
    3f9a:	fc 01       	movw	r30, r24
    3f9c:	80 81       	ld	r24, Z
    3f9e:	8a 55       	subi	r24, 0x5A	; 90
    3fa0:	89 83       	std	Y+1, r24	; 0x01

	phySetRxState();
    3fa2:	0e 94 d8 1f 	call	0x3fb0	; 0x3fb0 <phySetRxState>

	return ed;
    3fa6:	89 81       	ldd	r24, Y+1	; 0x01
}
    3fa8:	0f 90       	pop	r0
    3faa:	df 91       	pop	r29
    3fac:	cf 91       	pop	r28
    3fae:	08 95       	ret

00003fb0 <phySetRxState>:

/*************************************************************************//**
*****************************************************************************/
static void phySetRxState(void)
{
    3fb0:	cf 93       	push	r28
    3fb2:	df 93       	push	r29
    3fb4:	cd b7       	in	r28, 0x3d	; 61
    3fb6:	de b7       	in	r29, 0x3e	; 62
	phyTrxSetState(TRX_CMD_TRX_OFF);
    3fb8:	88 e0       	ldi	r24, 0x08	; 8
    3fba:	0e 94 ef 1f 	call	0x3fde	; 0x3fde <phyTrxSetState>

	IRQ_STATUS_REG = IRQ_CLEAR_VALUE;
    3fbe:	8f e4       	ldi	r24, 0x4F	; 79
    3fc0:	91 e0       	ldi	r25, 0x01	; 1
    3fc2:	2f ef       	ldi	r18, 0xFF	; 255
    3fc4:	fc 01       	movw	r30, r24
    3fc6:	20 83       	st	Z, r18

	if (phyRxState) {
    3fc8:	80 91 b1 0f 	lds	r24, 0x0FB1	; 0x800fb1 <phyRxState>
    3fcc:	88 23       	and	r24, r24
    3fce:	19 f0       	breq	.+6      	; 0x3fd6 <phySetRxState+0x26>
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    3fd0:	86 e1       	ldi	r24, 0x16	; 22
    3fd2:	0e 94 ef 1f 	call	0x3fde	; 0x3fde <phyTrxSetState>
	}
}
    3fd6:	00 00       	nop
    3fd8:	df 91       	pop	r29
    3fda:	cf 91       	pop	r28
    3fdc:	08 95       	ret

00003fde <phyTrxSetState>:

/*************************************************************************//**
*****************************************************************************/
void phyTrxSetState(uint8_t state)
{
    3fde:	cf 93       	push	r28
    3fe0:	df 93       	push	r29
    3fe2:	1f 92       	push	r1
    3fe4:	cd b7       	in	r28, 0x3d	; 61
    3fe6:	de b7       	in	r29, 0x3e	; 62
    3fe8:	89 83       	std	Y+1, r24	; 0x01
		TRX_CTRL_1_REG_s.paExtEn = 1;
	#endif // EXT_RF_FRONT_END_CTRL
	}
#endif // PLATFORM_WM100

	do {TRX_STATE_REG = TRX_CMD_FORCE_TRX_OFF;
    3fea:	82 e4       	ldi	r24, 0x42	; 66
    3fec:	91 e0       	ldi	r25, 0x01	; 1
    3fee:	23 e0       	ldi	r18, 0x03	; 3
    3ff0:	fc 01       	movw	r30, r24
    3ff2:	20 83       	st	Z, r18
	} while (TRX_STATUS_TRX_OFF !=
			TRX_STATUS_REG_s.trxStatus);
    3ff4:	81 e4       	ldi	r24, 0x41	; 65
    3ff6:	91 e0       	ldi	r25, 0x01	; 1
    3ff8:	fc 01       	movw	r30, r24
    3ffa:	80 81       	ld	r24, Z
    3ffc:	8f 71       	andi	r24, 0x1F	; 31
    3ffe:	88 30       	cpi	r24, 0x08	; 8
    4000:	a1 f7       	brne	.-24     	; 0x3fea <phyTrxSetState+0xc>

	do {TRX_STATE_REG = state; } while (state !=
    4002:	82 e4       	ldi	r24, 0x42	; 66
    4004:	91 e0       	ldi	r25, 0x01	; 1
    4006:	29 81       	ldd	r18, Y+1	; 0x01
    4008:	fc 01       	movw	r30, r24
    400a:	20 83       	st	Z, r18
			TRX_STATUS_REG_s.trxStatus);
    400c:	81 e4       	ldi	r24, 0x41	; 65
    400e:	91 e0       	ldi	r25, 0x01	; 1
    4010:	fc 01       	movw	r30, r24
    4012:	80 81       	ld	r24, Z
    4014:	8f 71       	andi	r24, 0x1F	; 31

	do {TRX_STATE_REG = TRX_CMD_FORCE_TRX_OFF;
	} while (TRX_STATUS_TRX_OFF !=
			TRX_STATUS_REG_s.trxStatus);

	do {TRX_STATE_REG = state; } while (state !=
    4016:	98 2f       	mov	r25, r24
			TRX_STATUS_REG_s.trxStatus);
    4018:	89 81       	ldd	r24, Y+1	; 0x01
    401a:	98 17       	cp	r25, r24
    401c:	91 f7       	brne	.-28     	; 0x4002 <__DATA_REGION_LENGTH__+0x2>
}
    401e:	00 00       	nop
    4020:	0f 90       	pop	r0
    4022:	df 91       	pop	r29
    4024:	cf 91       	pop	r28
    4026:	08 95       	ret

00004028 <PHY_SetIEEEAddr>:


/*************************************************************************//**
*****************************************************************************/
void PHY_SetIEEEAddr(uint8_t *ieee_addr)
{
    4028:	cf 93       	push	r28
    402a:	df 93       	push	r29
    402c:	00 d0       	rcall	.+0      	; 0x402e <PHY_SetIEEEAddr+0x6>
    402e:	00 d0       	rcall	.+0      	; 0x4030 <PHY_SetIEEEAddr+0x8>
    4030:	cd b7       	in	r28, 0x3d	; 61
    4032:	de b7       	in	r29, 0x3e	; 62
    4034:	9c 83       	std	Y+4, r25	; 0x04
    4036:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t *ptr_to_reg = ieee_addr;
    4038:	8b 81       	ldd	r24, Y+3	; 0x03
    403a:	9c 81       	ldd	r25, Y+4	; 0x04
    403c:	9a 83       	std	Y+2, r25	; 0x02
    403e:	89 83       	std	Y+1, r24	; 0x01
	IEEE_ADDR_0_REG = *ptr_to_reg++;
    4040:	24 e6       	ldi	r18, 0x64	; 100
    4042:	31 e0       	ldi	r19, 0x01	; 1
    4044:	89 81       	ldd	r24, Y+1	; 0x01
    4046:	9a 81       	ldd	r25, Y+2	; 0x02
    4048:	ac 01       	movw	r20, r24
    404a:	4f 5f       	subi	r20, 0xFF	; 255
    404c:	5f 4f       	sbci	r21, 0xFF	; 255
    404e:	5a 83       	std	Y+2, r21	; 0x02
    4050:	49 83       	std	Y+1, r20	; 0x01
    4052:	fc 01       	movw	r30, r24
    4054:	80 81       	ld	r24, Z
    4056:	f9 01       	movw	r30, r18
    4058:	80 83       	st	Z, r24
	IEEE_ADDR_1_REG = *ptr_to_reg++;
    405a:	25 e6       	ldi	r18, 0x65	; 101
    405c:	31 e0       	ldi	r19, 0x01	; 1
    405e:	89 81       	ldd	r24, Y+1	; 0x01
    4060:	9a 81       	ldd	r25, Y+2	; 0x02
    4062:	ac 01       	movw	r20, r24
    4064:	4f 5f       	subi	r20, 0xFF	; 255
    4066:	5f 4f       	sbci	r21, 0xFF	; 255
    4068:	5a 83       	std	Y+2, r21	; 0x02
    406a:	49 83       	std	Y+1, r20	; 0x01
    406c:	fc 01       	movw	r30, r24
    406e:	80 81       	ld	r24, Z
    4070:	f9 01       	movw	r30, r18
    4072:	80 83       	st	Z, r24
	IEEE_ADDR_2_REG = *ptr_to_reg++;
    4074:	26 e6       	ldi	r18, 0x66	; 102
    4076:	31 e0       	ldi	r19, 0x01	; 1
    4078:	89 81       	ldd	r24, Y+1	; 0x01
    407a:	9a 81       	ldd	r25, Y+2	; 0x02
    407c:	ac 01       	movw	r20, r24
    407e:	4f 5f       	subi	r20, 0xFF	; 255
    4080:	5f 4f       	sbci	r21, 0xFF	; 255
    4082:	5a 83       	std	Y+2, r21	; 0x02
    4084:	49 83       	std	Y+1, r20	; 0x01
    4086:	fc 01       	movw	r30, r24
    4088:	80 81       	ld	r24, Z
    408a:	f9 01       	movw	r30, r18
    408c:	80 83       	st	Z, r24
	IEEE_ADDR_3_REG = *ptr_to_reg++;
    408e:	27 e6       	ldi	r18, 0x67	; 103
    4090:	31 e0       	ldi	r19, 0x01	; 1
    4092:	89 81       	ldd	r24, Y+1	; 0x01
    4094:	9a 81       	ldd	r25, Y+2	; 0x02
    4096:	ac 01       	movw	r20, r24
    4098:	4f 5f       	subi	r20, 0xFF	; 255
    409a:	5f 4f       	sbci	r21, 0xFF	; 255
    409c:	5a 83       	std	Y+2, r21	; 0x02
    409e:	49 83       	std	Y+1, r20	; 0x01
    40a0:	fc 01       	movw	r30, r24
    40a2:	80 81       	ld	r24, Z
    40a4:	f9 01       	movw	r30, r18
    40a6:	80 83       	st	Z, r24
	IEEE_ADDR_4_REG = *ptr_to_reg++;
    40a8:	28 e6       	ldi	r18, 0x68	; 104
    40aa:	31 e0       	ldi	r19, 0x01	; 1
    40ac:	89 81       	ldd	r24, Y+1	; 0x01
    40ae:	9a 81       	ldd	r25, Y+2	; 0x02
    40b0:	ac 01       	movw	r20, r24
    40b2:	4f 5f       	subi	r20, 0xFF	; 255
    40b4:	5f 4f       	sbci	r21, 0xFF	; 255
    40b6:	5a 83       	std	Y+2, r21	; 0x02
    40b8:	49 83       	std	Y+1, r20	; 0x01
    40ba:	fc 01       	movw	r30, r24
    40bc:	80 81       	ld	r24, Z
    40be:	f9 01       	movw	r30, r18
    40c0:	80 83       	st	Z, r24
	IEEE_ADDR_5_REG = *ptr_to_reg++;
    40c2:	29 e6       	ldi	r18, 0x69	; 105
    40c4:	31 e0       	ldi	r19, 0x01	; 1
    40c6:	89 81       	ldd	r24, Y+1	; 0x01
    40c8:	9a 81       	ldd	r25, Y+2	; 0x02
    40ca:	ac 01       	movw	r20, r24
    40cc:	4f 5f       	subi	r20, 0xFF	; 255
    40ce:	5f 4f       	sbci	r21, 0xFF	; 255
    40d0:	5a 83       	std	Y+2, r21	; 0x02
    40d2:	49 83       	std	Y+1, r20	; 0x01
    40d4:	fc 01       	movw	r30, r24
    40d6:	80 81       	ld	r24, Z
    40d8:	f9 01       	movw	r30, r18
    40da:	80 83       	st	Z, r24
	IEEE_ADDR_6_REG = *ptr_to_reg++;
    40dc:	2a e6       	ldi	r18, 0x6A	; 106
    40de:	31 e0       	ldi	r19, 0x01	; 1
    40e0:	89 81       	ldd	r24, Y+1	; 0x01
    40e2:	9a 81       	ldd	r25, Y+2	; 0x02
    40e4:	ac 01       	movw	r20, r24
    40e6:	4f 5f       	subi	r20, 0xFF	; 255
    40e8:	5f 4f       	sbci	r21, 0xFF	; 255
    40ea:	5a 83       	std	Y+2, r21	; 0x02
    40ec:	49 83       	std	Y+1, r20	; 0x01
    40ee:	fc 01       	movw	r30, r24
    40f0:	80 81       	ld	r24, Z
    40f2:	f9 01       	movw	r30, r18
    40f4:	80 83       	st	Z, r24
	IEEE_ADDR_7_REG = *ptr_to_reg;
    40f6:	8b e6       	ldi	r24, 0x6B	; 107
    40f8:	91 e0       	ldi	r25, 0x01	; 1
    40fa:	29 81       	ldd	r18, Y+1	; 0x01
    40fc:	3a 81       	ldd	r19, Y+2	; 0x02
    40fe:	f9 01       	movw	r30, r18
    4100:	20 81       	ld	r18, Z
    4102:	fc 01       	movw	r30, r24
    4104:	20 83       	st	Z, r18
}
    4106:	00 00       	nop
    4108:	0f 90       	pop	r0
    410a:	0f 90       	pop	r0
    410c:	0f 90       	pop	r0
    410e:	0f 90       	pop	r0
    4110:	df 91       	pop	r29
    4112:	cf 91       	pop	r28
    4114:	08 95       	ret

00004116 <PHY_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
    4116:	cf 93       	push	r28
    4118:	df 93       	push	r29
    411a:	cd b7       	in	r28, 0x3d	; 61
    411c:	de b7       	in	r29, 0x3e	; 62
    411e:	28 97       	sbiw	r28, 0x08	; 8
    4120:	0f b6       	in	r0, 0x3f	; 63
    4122:	f8 94       	cli
    4124:	de bf       	out	0x3e, r29	; 62
    4126:	0f be       	out	0x3f, r0	; 63
    4128:	cd bf       	out	0x3d, r28	; 61
	if (PHY_STATE_SLEEP == phyState) {
    412a:	80 91 30 0f 	lds	r24, 0x0F30	; 0x800f30 <phyState>
    412e:	82 30       	cpi	r24, 0x02	; 2
    4130:	09 f4       	brne	.+2      	; 0x4134 <PHY_TaskHandler+0x1e>
    4132:	9e c0       	rjmp	.+316    	; 0x4270 <__stack+0x71>
		return;
	}

	if (IRQ_STATUS_REG_s.rxEnd) {
    4134:	8f e4       	ldi	r24, 0x4F	; 79
    4136:	91 e0       	ldi	r25, 0x01	; 1
    4138:	fc 01       	movw	r30, r24
    413a:	80 81       	ld	r24, Z
    413c:	83 fb       	bst	r24, 3
    413e:	88 27       	eor	r24, r24
    4140:	80 f9       	bld	r24, 0
    4142:	88 23       	and	r24, r24
    4144:	09 f4       	brne	.+2      	; 0x4148 <PHY_TaskHandler+0x32>
    4146:	59 c0       	rjmp	.+178    	; 0x41fa <PHY_TaskHandler+0xe4>
		PHY_DataInd_t ind;
		uint8_t size = TST_RX_LENGTH_REG;
    4148:	8b e7       	ldi	r24, 0x7B	; 123
    414a:	91 e0       	ldi	r25, 0x01	; 1
    414c:	fc 01       	movw	r30, r24
    414e:	80 81       	ld	r24, Z
    4150:	8b 83       	std	Y+3, r24	; 0x03

		for (uint8_t i = 0; i < size + 1 /*lqi*/; i++) {
    4152:	19 82       	std	Y+1, r1	; 0x01
    4154:	11 c0       	rjmp	.+34     	; 0x4178 <PHY_TaskHandler+0x62>
			phyRxBuffer[i] = TRX_FRAME_BUFFER(i);
    4156:	89 81       	ldd	r24, Y+1	; 0x01
    4158:	88 2f       	mov	r24, r24
    415a:	90 e0       	ldi	r25, 0x00	; 0
    415c:	29 81       	ldd	r18, Y+1	; 0x01
    415e:	22 2f       	mov	r18, r18
    4160:	30 e0       	ldi	r19, 0x00	; 0
    4162:	20 58       	subi	r18, 0x80	; 128
    4164:	3e 4f       	sbci	r19, 0xFE	; 254
    4166:	f9 01       	movw	r30, r18
    4168:	20 81       	ld	r18, Z
    416a:	8f 5c       	subi	r24, 0xCF	; 207
    416c:	90 4f       	sbci	r25, 0xF0	; 240
    416e:	fc 01       	movw	r30, r24
    4170:	20 83       	st	Z, r18

	if (IRQ_STATUS_REG_s.rxEnd) {
		PHY_DataInd_t ind;
		uint8_t size = TST_RX_LENGTH_REG;

		for (uint8_t i = 0; i < size + 1 /*lqi*/; i++) {
    4172:	89 81       	ldd	r24, Y+1	; 0x01
    4174:	8f 5f       	subi	r24, 0xFF	; 255
    4176:	89 83       	std	Y+1, r24	; 0x01
    4178:	89 81       	ldd	r24, Y+1	; 0x01
    417a:	28 2f       	mov	r18, r24
    417c:	30 e0       	ldi	r19, 0x00	; 0
    417e:	8b 81       	ldd	r24, Y+3	; 0x03
    4180:	88 2f       	mov	r24, r24
    4182:	90 e0       	ldi	r25, 0x00	; 0
    4184:	01 96       	adiw	r24, 0x01	; 1
    4186:	28 17       	cp	r18, r24
    4188:	39 07       	cpc	r19, r25
    418a:	2c f3       	brlt	.-54     	; 0x4156 <PHY_TaskHandler+0x40>
			phyRxBuffer[i] = TRX_FRAME_BUFFER(i);
		}

		ind.data = phyRxBuffer;
    418c:	81 e3       	ldi	r24, 0x31	; 49
    418e:	9f e0       	ldi	r25, 0x0F	; 15
    4190:	9d 83       	std	Y+5, r25	; 0x05
    4192:	8c 83       	std	Y+4, r24	; 0x04
		ind.size = size - PHY_CRC_SIZE;
    4194:	8b 81       	ldd	r24, Y+3	; 0x03
    4196:	82 50       	subi	r24, 0x02	; 2
    4198:	8e 83       	std	Y+6, r24	; 0x06
		ind.lqi  = phyRxBuffer[size];
    419a:	8b 81       	ldd	r24, Y+3	; 0x03
    419c:	88 2f       	mov	r24, r24
    419e:	90 e0       	ldi	r25, 0x00	; 0
    41a0:	8f 5c       	subi	r24, 0xCF	; 207
    41a2:	90 4f       	sbci	r25, 0xF0	; 240
    41a4:	fc 01       	movw	r30, r24
    41a6:	80 81       	ld	r24, Z
    41a8:	8f 83       	std	Y+7, r24	; 0x07
		ind.rssi = (int8_t)PHY_ED_LEVEL_REG + PHY_RSSI_BASE_VAL;
    41aa:	87 e4       	ldi	r24, 0x47	; 71
    41ac:	91 e0       	ldi	r25, 0x01	; 1
    41ae:	fc 01       	movw	r30, r24
    41b0:	80 81       	ld	r24, Z
    41b2:	8a 55       	subi	r24, 0x5A	; 90
    41b4:	88 87       	std	Y+8, r24	; 0x08
		PHY_DataInd(&ind);
    41b6:	ce 01       	movw	r24, r28
    41b8:	04 96       	adiw	r24, 0x04	; 4
    41ba:	0e 94 38 10 	call	0x2070	; 0x2070 <PHY_DataInd>

		while (TRX_STATUS_RX_AACK_ON != TRX_STATUS_REG_s.trxStatus) {
    41be:	00 00       	nop
    41c0:	81 e4       	ldi	r24, 0x41	; 65
    41c2:	91 e0       	ldi	r25, 0x01	; 1
    41c4:	fc 01       	movw	r30, r24
    41c6:	80 81       	ld	r24, Z
    41c8:	8f 71       	andi	r24, 0x1F	; 31
    41ca:	86 31       	cpi	r24, 0x16	; 22
    41cc:	c9 f7       	brne	.-14     	; 0x41c0 <PHY_TaskHandler+0xaa>
		}

		IRQ_STATUS_REG_s.rxEnd = 1;
    41ce:	8f e4       	ldi	r24, 0x4F	; 79
    41d0:	91 e0       	ldi	r25, 0x01	; 1
    41d2:	fc 01       	movw	r30, r24
    41d4:	20 81       	ld	r18, Z
    41d6:	28 60       	ori	r18, 0x08	; 8
    41d8:	fc 01       	movw	r30, r24
    41da:	20 83       	st	Z, r18
		TRX_CTRL_2_REG_s.rxSafeMode = 0;
    41dc:	8c e4       	ldi	r24, 0x4C	; 76
    41de:	91 e0       	ldi	r25, 0x01	; 1
    41e0:	fc 01       	movw	r30, r24
    41e2:	20 81       	ld	r18, Z
    41e4:	2f 77       	andi	r18, 0x7F	; 127
    41e6:	fc 01       	movw	r30, r24
    41e8:	20 83       	st	Z, r18
		TRX_CTRL_2_REG_s.rxSafeMode = 1;
    41ea:	8c e4       	ldi	r24, 0x4C	; 76
    41ec:	91 e0       	ldi	r25, 0x01	; 1
    41ee:	fc 01       	movw	r30, r24
    41f0:	20 81       	ld	r18, Z
    41f2:	20 68       	ori	r18, 0x80	; 128
    41f4:	fc 01       	movw	r30, r24
    41f6:	20 83       	st	Z, r18
    41f8:	3c c0       	rjmp	.+120    	; 0x4272 <__stack+0x73>
	} else if (IRQ_STATUS_REG_s.txEnd) {
    41fa:	8f e4       	ldi	r24, 0x4F	; 79
    41fc:	91 e0       	ldi	r25, 0x01	; 1
    41fe:	fc 01       	movw	r30, r24
    4200:	80 81       	ld	r24, Z
    4202:	86 fb       	bst	r24, 6
    4204:	88 27       	eor	r24, r24
    4206:	80 f9       	bld	r24, 0
    4208:	88 23       	and	r24, r24
    420a:	99 f1       	breq	.+102    	; 0x4272 <__stack+0x73>
		if (TRX_STATUS_TX_ARET_ON == TRX_STATUS_REG_s.trxStatus) {
    420c:	81 e4       	ldi	r24, 0x41	; 65
    420e:	91 e0       	ldi	r25, 0x01	; 1
    4210:	fc 01       	movw	r30, r24
    4212:	80 81       	ld	r24, Z
    4214:	8f 71       	andi	r24, 0x1F	; 31
    4216:	89 31       	cpi	r24, 0x19	; 25
    4218:	19 f5       	brne	.+70     	; 0x4260 <__stack+0x61>
			uint8_t status = TRX_STATE_REG_s.tracStatus;
    421a:	82 e4       	ldi	r24, 0x42	; 66
    421c:	91 e0       	ldi	r25, 0x01	; 1
    421e:	fc 01       	movw	r30, r24
    4220:	80 81       	ld	r24, Z
    4222:	82 95       	swap	r24
    4224:	86 95       	lsr	r24
    4226:	87 70       	andi	r24, 0x07	; 7
    4228:	8a 83       	std	Y+2, r24	; 0x02

			if (TRAC_STATUS_SUCCESS == status) {
    422a:	8a 81       	ldd	r24, Y+2	; 0x02
    422c:	88 23       	and	r24, r24
    422e:	11 f4       	brne	.+4      	; 0x4234 <__stack+0x35>
				status = PHY_STATUS_SUCCESS;
    4230:	1a 82       	std	Y+2, r1	; 0x02
    4232:	0e c0       	rjmp	.+28     	; 0x4250 <__stack+0x51>
				
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
    4234:	8a 81       	ldd	r24, Y+2	; 0x02
    4236:	83 30       	cpi	r24, 0x03	; 3
    4238:	19 f4       	brne	.+6      	; 0x4240 <__stack+0x41>
					status) {
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    423a:	81 e0       	ldi	r24, 0x01	; 1
    423c:	8a 83       	std	Y+2, r24	; 0x02
    423e:	08 c0       	rjmp	.+16     	; 0x4250 <__stack+0x51>
			} else if (TRAC_STATUS_NO_ACK == status) {
    4240:	8a 81       	ldd	r24, Y+2	; 0x02
    4242:	85 30       	cpi	r24, 0x05	; 5
    4244:	19 f4       	brne	.+6      	; 0x424c <__stack+0x4d>
				status = PHY_STATUS_NO_ACK;
    4246:	82 e0       	ldi	r24, 0x02	; 2
    4248:	8a 83       	std	Y+2, r24	; 0x02
    424a:	02 c0       	rjmp	.+4      	; 0x4250 <__stack+0x51>
			} else {
				status = PHY_STATUS_ERROR;
    424c:	83 e0       	ldi	r24, 0x03	; 3
    424e:	8a 83       	std	Y+2, r24	; 0x02
			}

			phySetRxState();
    4250:	0e 94 d8 1f 	call	0x3fb0	; 0x3fb0 <phySetRxState>
			phyState = PHY_STATE_IDLE;
    4254:	81 e0       	ldi	r24, 0x01	; 1
    4256:	80 93 30 0f 	sts	0x0F30, r24	; 0x800f30 <phyState>

			PHY_DataConf(status);
    425a:	8a 81       	ldd	r24, Y+2	; 0x02
    425c:	0e 94 e1 1b 	call	0x37c2	; 0x37c2 <PHY_DataConf>
		}

		IRQ_STATUS_REG_s.txEnd = 1;
    4260:	8f e4       	ldi	r24, 0x4F	; 79
    4262:	91 e0       	ldi	r25, 0x01	; 1
    4264:	fc 01       	movw	r30, r24
    4266:	20 81       	ld	r18, Z
    4268:	20 64       	ori	r18, 0x40	; 64
    426a:	fc 01       	movw	r30, r24
    426c:	20 83       	st	Z, r18
    426e:	01 c0       	rjmp	.+2      	; 0x4272 <__stack+0x73>
/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
	if (PHY_STATE_SLEEP == phyState) {
		return;
    4270:	00 00       	nop
			PHY_DataConf(status);
		}

		IRQ_STATUS_REG_s.txEnd = 1;
	}
}
    4272:	28 96       	adiw	r28, 0x08	; 8
    4274:	0f b6       	in	r0, 0x3f	; 63
    4276:	f8 94       	cli
    4278:	de bf       	out	0x3e, r29	; 62
    427a:	0f be       	out	0x3f, r0	; 63
    427c:	cd bf       	out	0x3d, r28	; 61
    427e:	df 91       	pop	r29
    4280:	cf 91       	pop	r28
    4282:	08 95       	ret

00004284 <SYS_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_Init(void)
{
    4284:	cf 93       	push	r28
    4286:	df 93       	push	r29
    4288:	cd b7       	in	r28, 0x3d	; 61
    428a:	de b7       	in	r29, 0x3e	; 62
	SYS_TimerInit();
    428c:	0e 94 80 21 	call	0x4300	; 0x4300 <SYS_TimerInit>
#if SYS_SECURITY_MODE == 0
	sal_init();
    4290:	0e 94 31 30 	call	0x6062	; 0x6062 <sal_init>
#endif
	PHY_Init();
    4294:	0e 94 70 1d 	call	0x3ae0	; 0x3ae0 <PHY_Init>
	NWK_Init();
    4298:	0e 94 30 08 	call	0x1060	; 0x1060 <NWK_Init>
}
    429c:	00 00       	nop
    429e:	df 91       	pop	r29
    42a0:	cf 91       	pop	r28
    42a2:	08 95       	ret

000042a4 <SYS_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TaskHandler(void)
{
    42a4:	cf 93       	push	r28
    42a6:	df 93       	push	r29
    42a8:	cd b7       	in	r28, 0x3d	; 61
    42aa:	de b7       	in	r29, 0x3e	; 62
	PHY_TaskHandler();
    42ac:	0e 94 8b 20 	call	0x4116	; 0x4116 <PHY_TaskHandler>
	NWK_TaskHandler();
    42b0:	0e 94 2e 09 	call	0x125c	; 0x125c <NWK_TaskHandler>
	SYS_TimerTaskHandler();
    42b4:	0e 94 52 22 	call	0x44a4	; 0x44a4 <SYS_TimerTaskHandler>
}
    42b8:	00 00       	nop
    42ba:	df 91       	pop	r29
    42bc:	cf 91       	pop	r28
    42be:	08 95       	ret

000042c0 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    42c0:	cf 93       	push	r28
    42c2:	df 93       	push	r29
    42c4:	1f 92       	push	r1
    42c6:	cd b7       	in	r28, 0x3d	; 61
    42c8:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    42ca:	8f e5       	ldi	r24, 0x5F	; 95
    42cc:	90 e0       	ldi	r25, 0x00	; 0
    42ce:	fc 01       	movw	r30, r24
    42d0:	80 81       	ld	r24, Z
    42d2:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    42d4:	f8 94       	cli
	return flags;
    42d6:	89 81       	ldd	r24, Y+1	; 0x01
}
    42d8:	0f 90       	pop	r0
    42da:	df 91       	pop	r29
    42dc:	cf 91       	pop	r28
    42de:	08 95       	ret

000042e0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    42e0:	cf 93       	push	r28
    42e2:	df 93       	push	r29
    42e4:	1f 92       	push	r1
    42e6:	cd b7       	in	r28, 0x3d	; 61
    42e8:	de b7       	in	r29, 0x3e	; 62
    42ea:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    42ec:	8f e5       	ldi	r24, 0x5F	; 95
    42ee:	90 e0       	ldi	r25, 0x00	; 0
    42f0:	29 81       	ldd	r18, Y+1	; 0x01
    42f2:	fc 01       	movw	r30, r24
    42f4:	20 83       	st	Z, r18
}
    42f6:	00 00       	nop
    42f8:	0f 90       	pop	r0
    42fa:	df 91       	pop	r29
    42fc:	cf 91       	pop	r28
    42fe:	08 95       	ret

00004300 <SYS_TimerInit>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerInit(void)
{
    4300:	cf 93       	push	r28
    4302:	df 93       	push	r29
    4304:	cd b7       	in	r28, 0x3d	; 61
    4306:	de b7       	in	r29, 0x3e	; 62
	SysTimerIrqCount = 0;
    4308:	10 92 eb 11 	sts	0x11EB, r1	; 0x8011eb <SysTimerIrqCount>
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    430c:	8a ee       	ldi	r24, 0xEA	; 234
    430e:	93 e2       	ldi	r25, 0x23	; 35
    4310:	0e 94 be 43 	call	0x877c	; 0x877c <set_common_tc_expiry_callback>
	common_tc_init();
    4314:	0e 94 70 43 	call	0x86e0	; 0x86e0 <common_tc_init>
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    4318:	80 e1       	ldi	r24, 0x10	; 16
    431a:	97 e2       	ldi	r25, 0x27	; 39
    431c:	0e 94 06 43 	call	0x860c	; 0x860c <common_tc_delay>
	timers = NULL;
    4320:	10 92 b3 0f 	sts	0x0FB3, r1	; 0x800fb3 <timers+0x1>
    4324:	10 92 b2 0f 	sts	0x0FB2, r1	; 0x800fb2 <timers>
}
    4328:	00 00       	nop
    432a:	df 91       	pop	r29
    432c:	cf 91       	pop	r28
    432e:	08 95       	ret

00004330 <SYS_TimerStart>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerStart(SYS_Timer_t *timer)
{
    4330:	cf 93       	push	r28
    4332:	df 93       	push	r29
    4334:	00 d0       	rcall	.+0      	; 0x4336 <SYS_TimerStart+0x6>
    4336:	cd b7       	in	r28, 0x3d	; 61
    4338:	de b7       	in	r29, 0x3e	; 62
    433a:	9a 83       	std	Y+2, r25	; 0x02
    433c:	89 83       	std	Y+1, r24	; 0x01
	if (!SYS_TimerStarted(timer)) {
    433e:	89 81       	ldd	r24, Y+1	; 0x01
    4340:	9a 81       	ldd	r25, Y+2	; 0x02
    4342:	0e 94 27 22 	call	0x444e	; 0x444e <SYS_TimerStarted>
    4346:	98 2f       	mov	r25, r24
    4348:	81 e0       	ldi	r24, 0x01	; 1
    434a:	89 27       	eor	r24, r25
    434c:	88 23       	and	r24, r24
    434e:	21 f0       	breq	.+8      	; 0x4358 <SYS_TimerStart+0x28>
		placeTimer(timer);
    4350:	89 81       	ldd	r24, Y+1	; 0x01
    4352:	9a 81       	ldd	r25, Y+2	; 0x02
    4354:	0e 94 15 23 	call	0x462a	; 0x462a <placeTimer>
	}
}
    4358:	00 00       	nop
    435a:	0f 90       	pop	r0
    435c:	0f 90       	pop	r0
    435e:	df 91       	pop	r29
    4360:	cf 91       	pop	r28
    4362:	08 95       	ret

00004364 <SYS_TimerStop>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
    4364:	cf 93       	push	r28
    4366:	df 93       	push	r29
    4368:	00 d0       	rcall	.+0      	; 0x436a <SYS_TimerStop+0x6>
    436a:	00 d0       	rcall	.+0      	; 0x436c <SYS_TimerStop+0x8>
    436c:	00 d0       	rcall	.+0      	; 0x436e <SYS_TimerStop+0xa>
    436e:	cd b7       	in	r28, 0x3d	; 61
    4370:	de b7       	in	r29, 0x3e	; 62
    4372:	9e 83       	std	Y+6, r25	; 0x06
    4374:	8d 83       	std	Y+5, r24	; 0x05
	SYS_Timer_t *prev = NULL;
    4376:	1a 82       	std	Y+2, r1	; 0x02
    4378:	19 82       	std	Y+1, r1	; 0x01

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    437a:	80 91 b2 0f 	lds	r24, 0x0FB2	; 0x800fb2 <timers>
    437e:	90 91 b3 0f 	lds	r25, 0x0FB3	; 0x800fb3 <timers+0x1>
    4382:	9c 83       	std	Y+4, r25	; 0x04
    4384:	8b 83       	std	Y+3, r24	; 0x03
    4386:	52 c0       	rjmp	.+164    	; 0x442c <SYS_TimerStop+0xc8>
		if (t == timer) {
    4388:	2b 81       	ldd	r18, Y+3	; 0x03
    438a:	3c 81       	ldd	r19, Y+4	; 0x04
    438c:	8d 81       	ldd	r24, Y+5	; 0x05
    438e:	9e 81       	ldd	r25, Y+6	; 0x06
    4390:	28 17       	cp	r18, r24
    4392:	39 07       	cpc	r19, r25
    4394:	09 f0       	breq	.+2      	; 0x4398 <SYS_TimerStop+0x34>
    4396:	3f c0       	rjmp	.+126    	; 0x4416 <SYS_TimerStop+0xb2>
			if (prev) {
    4398:	89 81       	ldd	r24, Y+1	; 0x01
    439a:	9a 81       	ldd	r25, Y+2	; 0x02
    439c:	89 2b       	or	r24, r25
    439e:	59 f0       	breq	.+22     	; 0x43b6 <SYS_TimerStop+0x52>
				prev->next = t->next;
    43a0:	8b 81       	ldd	r24, Y+3	; 0x03
    43a2:	9c 81       	ldd	r25, Y+4	; 0x04
    43a4:	fc 01       	movw	r30, r24
    43a6:	20 81       	ld	r18, Z
    43a8:	31 81       	ldd	r19, Z+1	; 0x01
    43aa:	89 81       	ldd	r24, Y+1	; 0x01
    43ac:	9a 81       	ldd	r25, Y+2	; 0x02
    43ae:	fc 01       	movw	r30, r24
    43b0:	31 83       	std	Z+1, r19	; 0x01
    43b2:	20 83       	st	Z, r18
    43b4:	09 c0       	rjmp	.+18     	; 0x43c8 <SYS_TimerStop+0x64>
			} else {
				timers = t->next;
    43b6:	8b 81       	ldd	r24, Y+3	; 0x03
    43b8:	9c 81       	ldd	r25, Y+4	; 0x04
    43ba:	fc 01       	movw	r30, r24
    43bc:	80 81       	ld	r24, Z
    43be:	91 81       	ldd	r25, Z+1	; 0x01
    43c0:	90 93 b3 0f 	sts	0x0FB3, r25	; 0x800fb3 <timers+0x1>
    43c4:	80 93 b2 0f 	sts	0x0FB2, r24	; 0x800fb2 <timers>
			}

			if (t->next) {
    43c8:	8b 81       	ldd	r24, Y+3	; 0x03
    43ca:	9c 81       	ldd	r25, Y+4	; 0x04
    43cc:	fc 01       	movw	r30, r24
    43ce:	80 81       	ld	r24, Z
    43d0:	91 81       	ldd	r25, Z+1	; 0x01
    43d2:	89 2b       	or	r24, r25
    43d4:	89 f1       	breq	.+98     	; 0x4438 <SYS_TimerStop+0xd4>
				t->next->timeout += timer->timeout;
    43d6:	8b 81       	ldd	r24, Y+3	; 0x03
    43d8:	9c 81       	ldd	r25, Y+4	; 0x04
    43da:	fc 01       	movw	r30, r24
    43dc:	60 81       	ld	r22, Z
    43de:	71 81       	ldd	r23, Z+1	; 0x01
    43e0:	8b 81       	ldd	r24, Y+3	; 0x03
    43e2:	9c 81       	ldd	r25, Y+4	; 0x04
    43e4:	fc 01       	movw	r30, r24
    43e6:	80 81       	ld	r24, Z
    43e8:	91 81       	ldd	r25, Z+1	; 0x01
    43ea:	fc 01       	movw	r30, r24
    43ec:	22 81       	ldd	r18, Z+2	; 0x02
    43ee:	33 81       	ldd	r19, Z+3	; 0x03
    43f0:	44 81       	ldd	r20, Z+4	; 0x04
    43f2:	55 81       	ldd	r21, Z+5	; 0x05
    43f4:	8d 81       	ldd	r24, Y+5	; 0x05
    43f6:	9e 81       	ldd	r25, Y+6	; 0x06
    43f8:	fc 01       	movw	r30, r24
    43fa:	82 81       	ldd	r24, Z+2	; 0x02
    43fc:	93 81       	ldd	r25, Z+3	; 0x03
    43fe:	a4 81       	ldd	r26, Z+4	; 0x04
    4400:	b5 81       	ldd	r27, Z+5	; 0x05
    4402:	82 0f       	add	r24, r18
    4404:	93 1f       	adc	r25, r19
    4406:	a4 1f       	adc	r26, r20
    4408:	b5 1f       	adc	r27, r21
    440a:	fb 01       	movw	r30, r22
    440c:	82 83       	std	Z+2, r24	; 0x02
    440e:	93 83       	std	Z+3, r25	; 0x03
    4410:	a4 83       	std	Z+4, r26	; 0x04
    4412:	b5 83       	std	Z+5, r27	; 0x05
			}

			break;
    4414:	11 c0       	rjmp	.+34     	; 0x4438 <SYS_TimerStop+0xd4>
		}

		prev = t;
    4416:	8b 81       	ldd	r24, Y+3	; 0x03
    4418:	9c 81       	ldd	r25, Y+4	; 0x04
    441a:	9a 83       	std	Y+2, r25	; 0x02
    441c:	89 83       	std	Y+1, r24	; 0x01
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    441e:	8b 81       	ldd	r24, Y+3	; 0x03
    4420:	9c 81       	ldd	r25, Y+4	; 0x04
    4422:	fc 01       	movw	r30, r24
    4424:	80 81       	ld	r24, Z
    4426:	91 81       	ldd	r25, Z+1	; 0x01
    4428:	9c 83       	std	Y+4, r25	; 0x04
    442a:	8b 83       	std	Y+3, r24	; 0x03
    442c:	8b 81       	ldd	r24, Y+3	; 0x03
    442e:	9c 81       	ldd	r25, Y+4	; 0x04
    4430:	89 2b       	or	r24, r25
    4432:	09 f0       	breq	.+2      	; 0x4436 <SYS_TimerStop+0xd2>
    4434:	a9 cf       	rjmp	.-174    	; 0x4388 <SYS_TimerStop+0x24>
			break;
		}

		prev = t;
	}
}
    4436:	01 c0       	rjmp	.+2      	; 0x443a <SYS_TimerStop+0xd6>

			if (t->next) {
				t->next->timeout += timer->timeout;
			}

			break;
    4438:	00 00       	nop
		}

		prev = t;
	}
}
    443a:	00 00       	nop
    443c:	26 96       	adiw	r28, 0x06	; 6
    443e:	0f b6       	in	r0, 0x3f	; 63
    4440:	f8 94       	cli
    4442:	de bf       	out	0x3e, r29	; 62
    4444:	0f be       	out	0x3f, r0	; 63
    4446:	cd bf       	out	0x3d, r28	; 61
    4448:	df 91       	pop	r29
    444a:	cf 91       	pop	r28
    444c:	08 95       	ret

0000444e <SYS_TimerStarted>:

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
    444e:	cf 93       	push	r28
    4450:	df 93       	push	r29
    4452:	00 d0       	rcall	.+0      	; 0x4454 <SYS_TimerStarted+0x6>
    4454:	00 d0       	rcall	.+0      	; 0x4456 <SYS_TimerStarted+0x8>
    4456:	cd b7       	in	r28, 0x3d	; 61
    4458:	de b7       	in	r29, 0x3e	; 62
    445a:	9c 83       	std	Y+4, r25	; 0x04
    445c:	8b 83       	std	Y+3, r24	; 0x03
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    445e:	80 91 b2 0f 	lds	r24, 0x0FB2	; 0x800fb2 <timers>
    4462:	90 91 b3 0f 	lds	r25, 0x0FB3	; 0x800fb3 <timers+0x1>
    4466:	9a 83       	std	Y+2, r25	; 0x02
    4468:	89 83       	std	Y+1, r24	; 0x01
    446a:	10 c0       	rjmp	.+32     	; 0x448c <SYS_TimerStarted+0x3e>
		if (t == timer) {
    446c:	29 81       	ldd	r18, Y+1	; 0x01
    446e:	3a 81       	ldd	r19, Y+2	; 0x02
    4470:	8b 81       	ldd	r24, Y+3	; 0x03
    4472:	9c 81       	ldd	r25, Y+4	; 0x04
    4474:	28 17       	cp	r18, r24
    4476:	39 07       	cpc	r19, r25
    4478:	11 f4       	brne	.+4      	; 0x447e <SYS_TimerStarted+0x30>
			return true;
    447a:	81 e0       	ldi	r24, 0x01	; 1
    447c:	0c c0       	rjmp	.+24     	; 0x4496 <SYS_TimerStarted+0x48>

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    447e:	89 81       	ldd	r24, Y+1	; 0x01
    4480:	9a 81       	ldd	r25, Y+2	; 0x02
    4482:	fc 01       	movw	r30, r24
    4484:	80 81       	ld	r24, Z
    4486:	91 81       	ldd	r25, Z+1	; 0x01
    4488:	9a 83       	std	Y+2, r25	; 0x02
    448a:	89 83       	std	Y+1, r24	; 0x01
    448c:	89 81       	ldd	r24, Y+1	; 0x01
    448e:	9a 81       	ldd	r25, Y+2	; 0x02
    4490:	89 2b       	or	r24, r25
    4492:	61 f7       	brne	.-40     	; 0x446c <SYS_TimerStarted+0x1e>
		if (t == timer) {
			return true;
		}
	}
	return false;
    4494:	80 e0       	ldi	r24, 0x00	; 0
}
    4496:	0f 90       	pop	r0
    4498:	0f 90       	pop	r0
    449a:	0f 90       	pop	r0
    449c:	0f 90       	pop	r0
    449e:	df 91       	pop	r29
    44a0:	cf 91       	pop	r28
    44a2:	08 95       	ret

000044a4 <SYS_TimerTaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerTaskHandler(void)
{
    44a4:	ef 92       	push	r14
    44a6:	ff 92       	push	r15
    44a8:	0f 93       	push	r16
    44aa:	1f 93       	push	r17
    44ac:	cf 93       	push	r28
    44ae:	df 93       	push	r29
    44b0:	cd b7       	in	r28, 0x3d	; 61
    44b2:	de b7       	in	r29, 0x3e	; 62
    44b4:	28 97       	sbiw	r28, 0x08	; 8
    44b6:	0f b6       	in	r0, 0x3f	; 63
    44b8:	f8 94       	cli
    44ba:	de bf       	out	0x3e, r29	; 62
    44bc:	0f be       	out	0x3f, r0	; 63
    44be:	cd bf       	out	0x3d, r28	; 61
	uint32_t elapsed;
	uint8_t cnt;
	irqflags_t flags;

	if (0 == SysTimerIrqCount) {
    44c0:	80 91 eb 11 	lds	r24, 0x11EB	; 0x8011eb <SysTimerIrqCount>
    44c4:	88 23       	and	r24, r24
    44c6:	09 f4       	brne	.+2      	; 0x44ca <SYS_TimerTaskHandler+0x26>
    44c8:	a2 c0       	rjmp	.+324    	; 0x460e <SYS_TimerTaskHandler+0x16a>
		return;
	}

	/* Enter a critical section */
	flags = cpu_irq_save();
    44ca:	0e 94 60 21 	call	0x42c0	; 0x42c0 <cpu_irq_save>
    44ce:	8d 83       	std	Y+5, r24	; 0x05
	cnt = SysTimerIrqCount;
    44d0:	80 91 eb 11 	lds	r24, 0x11EB	; 0x8011eb <SysTimerIrqCount>
    44d4:	8e 83       	std	Y+6, r24	; 0x06
	SysTimerIrqCount = 0;
    44d6:	10 92 eb 11 	sts	0x11EB, r1	; 0x8011eb <SysTimerIrqCount>
	/* Leave the critical section */
	cpu_irq_restore(flags);
    44da:	8d 81       	ldd	r24, Y+5	; 0x05
    44dc:	0e 94 70 21 	call	0x42e0	; 0x42e0 <cpu_irq_restore>

	elapsed = cnt * SYS_TIMER_INTERVAL;
    44e0:	8e 81       	ldd	r24, Y+6	; 0x06
    44e2:	88 2f       	mov	r24, r24
    44e4:	90 e0       	ldi	r25, 0x00	; 0
    44e6:	a0 e0       	ldi	r26, 0x00	; 0
    44e8:	b0 e0       	ldi	r27, 0x00	; 0
    44ea:	88 0f       	add	r24, r24
    44ec:	99 1f       	adc	r25, r25
    44ee:	aa 1f       	adc	r26, r26
    44f0:	bb 1f       	adc	r27, r27
    44f2:	9c 01       	movw	r18, r24
    44f4:	ad 01       	movw	r20, r26
    44f6:	22 0f       	add	r18, r18
    44f8:	33 1f       	adc	r19, r19
    44fa:	44 1f       	adc	r20, r20
    44fc:	55 1f       	adc	r21, r21
    44fe:	22 0f       	add	r18, r18
    4500:	33 1f       	adc	r19, r19
    4502:	44 1f       	adc	r20, r20
    4504:	55 1f       	adc	r21, r21
    4506:	82 0f       	add	r24, r18
    4508:	93 1f       	adc	r25, r19
    450a:	a4 1f       	adc	r26, r20
    450c:	b5 1f       	adc	r27, r21
    450e:	89 83       	std	Y+1, r24	; 0x01
    4510:	9a 83       	std	Y+2, r25	; 0x02
    4512:	ab 83       	std	Y+3, r26	; 0x03
    4514:	bc 83       	std	Y+4, r27	; 0x04

	while (timers && (timers->timeout <= elapsed)) {
    4516:	3d c0       	rjmp	.+122    	; 0x4592 <SYS_TimerTaskHandler+0xee>
		SYS_Timer_t *timer = timers;
    4518:	80 91 b2 0f 	lds	r24, 0x0FB2	; 0x800fb2 <timers>
    451c:	90 91 b3 0f 	lds	r25, 0x0FB3	; 0x800fb3 <timers+0x1>
    4520:	98 87       	std	Y+8, r25	; 0x08
    4522:	8f 83       	std	Y+7, r24	; 0x07

		elapsed -= timers->timeout;
    4524:	80 91 b2 0f 	lds	r24, 0x0FB2	; 0x800fb2 <timers>
    4528:	90 91 b3 0f 	lds	r25, 0x0FB3	; 0x800fb3 <timers+0x1>
    452c:	fc 01       	movw	r30, r24
    452e:	82 81       	ldd	r24, Z+2	; 0x02
    4530:	93 81       	ldd	r25, Z+3	; 0x03
    4532:	a4 81       	ldd	r26, Z+4	; 0x04
    4534:	b5 81       	ldd	r27, Z+5	; 0x05
    4536:	29 81       	ldd	r18, Y+1	; 0x01
    4538:	3a 81       	ldd	r19, Y+2	; 0x02
    453a:	4b 81       	ldd	r20, Y+3	; 0x03
    453c:	5c 81       	ldd	r21, Y+4	; 0x04
    453e:	79 01       	movw	r14, r18
    4540:	8a 01       	movw	r16, r20
    4542:	e8 1a       	sub	r14, r24
    4544:	f9 0a       	sbc	r15, r25
    4546:	0a 0b       	sbc	r16, r26
    4548:	1b 0b       	sbc	r17, r27
    454a:	d8 01       	movw	r26, r16
    454c:	c7 01       	movw	r24, r14
    454e:	89 83       	std	Y+1, r24	; 0x01
    4550:	9a 83       	std	Y+2, r25	; 0x02
    4552:	ab 83       	std	Y+3, r26	; 0x03
    4554:	bc 83       	std	Y+4, r27	; 0x04
		timers = timers->next;
    4556:	80 91 b2 0f 	lds	r24, 0x0FB2	; 0x800fb2 <timers>
    455a:	90 91 b3 0f 	lds	r25, 0x0FB3	; 0x800fb3 <timers+0x1>
    455e:	fc 01       	movw	r30, r24
    4560:	80 81       	ld	r24, Z
    4562:	91 81       	ldd	r25, Z+1	; 0x01
    4564:	90 93 b3 0f 	sts	0x0FB3, r25	; 0x800fb3 <timers+0x1>
    4568:	80 93 b2 0f 	sts	0x0FB2, r24	; 0x800fb2 <timers>
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    456c:	8f 81       	ldd	r24, Y+7	; 0x07
    456e:	98 85       	ldd	r25, Y+8	; 0x08
    4570:	fc 01       	movw	r30, r24
    4572:	82 85       	ldd	r24, Z+10	; 0x0a
    4574:	81 30       	cpi	r24, 0x01	; 1
    4576:	21 f4       	brne	.+8      	; 0x4580 <SYS_TimerTaskHandler+0xdc>
			placeTimer(timer);
    4578:	8f 81       	ldd	r24, Y+7	; 0x07
    457a:	98 85       	ldd	r25, Y+8	; 0x08
    457c:	0e 94 15 23 	call	0x462a	; 0x462a <placeTimer>
		}

		timer->handler(timer);
    4580:	8f 81       	ldd	r24, Y+7	; 0x07
    4582:	98 85       	ldd	r25, Y+8	; 0x08
    4584:	fc 01       	movw	r30, r24
    4586:	23 85       	ldd	r18, Z+11	; 0x0b
    4588:	34 85       	ldd	r19, Z+12	; 0x0c
    458a:	8f 81       	ldd	r24, Y+7	; 0x07
    458c:	98 85       	ldd	r25, Y+8	; 0x08
    458e:	f9 01       	movw	r30, r18
    4590:	09 95       	icall
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;

	while (timers && (timers->timeout <= elapsed)) {
    4592:	80 91 b2 0f 	lds	r24, 0x0FB2	; 0x800fb2 <timers>
    4596:	90 91 b3 0f 	lds	r25, 0x0FB3	; 0x800fb3 <timers+0x1>
    459a:	89 2b       	or	r24, r25
    459c:	99 f0       	breq	.+38     	; 0x45c4 <SYS_TimerTaskHandler+0x120>
    459e:	80 91 b2 0f 	lds	r24, 0x0FB2	; 0x800fb2 <timers>
    45a2:	90 91 b3 0f 	lds	r25, 0x0FB3	; 0x800fb3 <timers+0x1>
    45a6:	fc 01       	movw	r30, r24
    45a8:	22 81       	ldd	r18, Z+2	; 0x02
    45aa:	33 81       	ldd	r19, Z+3	; 0x03
    45ac:	44 81       	ldd	r20, Z+4	; 0x04
    45ae:	55 81       	ldd	r21, Z+5	; 0x05
    45b0:	89 81       	ldd	r24, Y+1	; 0x01
    45b2:	9a 81       	ldd	r25, Y+2	; 0x02
    45b4:	ab 81       	ldd	r26, Y+3	; 0x03
    45b6:	bc 81       	ldd	r27, Y+4	; 0x04
    45b8:	82 17       	cp	r24, r18
    45ba:	93 07       	cpc	r25, r19
    45bc:	a4 07       	cpc	r26, r20
    45be:	b5 07       	cpc	r27, r21
    45c0:	08 f0       	brcs	.+2      	; 0x45c4 <SYS_TimerTaskHandler+0x120>
    45c2:	aa cf       	rjmp	.-172    	; 0x4518 <SYS_TimerTaskHandler+0x74>
		}

		timer->handler(timer);
	}

	if (timers) {
    45c4:	80 91 b2 0f 	lds	r24, 0x0FB2	; 0x800fb2 <timers>
    45c8:	90 91 b3 0f 	lds	r25, 0x0FB3	; 0x800fb3 <timers+0x1>
    45cc:	89 2b       	or	r24, r25
    45ce:	01 f1       	breq	.+64     	; 0x4610 <SYS_TimerTaskHandler+0x16c>
		timers->timeout -= elapsed;
    45d0:	60 91 b2 0f 	lds	r22, 0x0FB2	; 0x800fb2 <timers>
    45d4:	70 91 b3 0f 	lds	r23, 0x0FB3	; 0x800fb3 <timers+0x1>
    45d8:	80 91 b2 0f 	lds	r24, 0x0FB2	; 0x800fb2 <timers>
    45dc:	90 91 b3 0f 	lds	r25, 0x0FB3	; 0x800fb3 <timers+0x1>
    45e0:	fc 01       	movw	r30, r24
    45e2:	22 81       	ldd	r18, Z+2	; 0x02
    45e4:	33 81       	ldd	r19, Z+3	; 0x03
    45e6:	44 81       	ldd	r20, Z+4	; 0x04
    45e8:	55 81       	ldd	r21, Z+5	; 0x05
    45ea:	89 81       	ldd	r24, Y+1	; 0x01
    45ec:	9a 81       	ldd	r25, Y+2	; 0x02
    45ee:	ab 81       	ldd	r26, Y+3	; 0x03
    45f0:	bc 81       	ldd	r27, Y+4	; 0x04
    45f2:	79 01       	movw	r14, r18
    45f4:	8a 01       	movw	r16, r20
    45f6:	e8 1a       	sub	r14, r24
    45f8:	f9 0a       	sbc	r15, r25
    45fa:	0a 0b       	sbc	r16, r26
    45fc:	1b 0b       	sbc	r17, r27
    45fe:	d8 01       	movw	r26, r16
    4600:	c7 01       	movw	r24, r14
    4602:	fb 01       	movw	r30, r22
    4604:	82 83       	std	Z+2, r24	; 0x02
    4606:	93 83       	std	Z+3, r25	; 0x03
    4608:	a4 83       	std	Z+4, r26	; 0x04
    460a:	b5 83       	std	Z+5, r27	; 0x05
    460c:	01 c0       	rjmp	.+2      	; 0x4610 <SYS_TimerTaskHandler+0x16c>
	uint32_t elapsed;
	uint8_t cnt;
	irqflags_t flags;

	if (0 == SysTimerIrqCount) {
		return;
    460e:	00 00       	nop
	}

	if (timers) {
		timers->timeout -= elapsed;
	}
}
    4610:	28 96       	adiw	r28, 0x08	; 8
    4612:	0f b6       	in	r0, 0x3f	; 63
    4614:	f8 94       	cli
    4616:	de bf       	out	0x3e, r29	; 62
    4618:	0f be       	out	0x3f, r0	; 63
    461a:	cd bf       	out	0x3d, r28	; 61
    461c:	df 91       	pop	r29
    461e:	cf 91       	pop	r28
    4620:	1f 91       	pop	r17
    4622:	0f 91       	pop	r16
    4624:	ff 90       	pop	r15
    4626:	ef 90       	pop	r14
    4628:	08 95       	ret

0000462a <placeTimer>:

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    462a:	ef 92       	push	r14
    462c:	ff 92       	push	r15
    462e:	0f 93       	push	r16
    4630:	1f 93       	push	r17
    4632:	cf 93       	push	r28
    4634:	df 93       	push	r29
    4636:	cd b7       	in	r28, 0x3d	; 61
    4638:	de b7       	in	r29, 0x3e	; 62
    463a:	2a 97       	sbiw	r28, 0x0a	; 10
    463c:	0f b6       	in	r0, 0x3f	; 63
    463e:	f8 94       	cli
    4640:	de bf       	out	0x3e, r29	; 62
    4642:	0f be       	out	0x3f, r0	; 63
    4644:	cd bf       	out	0x3d, r28	; 61
    4646:	9a 87       	std	Y+10, r25	; 0x0a
    4648:	89 87       	std	Y+9, r24	; 0x09
	if (timers) {
    464a:	80 91 b2 0f 	lds	r24, 0x0FB2	; 0x800fb2 <timers>
    464e:	90 91 b3 0f 	lds	r25, 0x0FB3	; 0x800fb3 <timers+0x1>
    4652:	89 2b       	or	r24, r25
    4654:	09 f4       	brne	.+2      	; 0x4658 <placeTimer+0x2e>
    4656:	97 c0       	rjmp	.+302    	; 0x4786 <placeTimer+0x15c>
		SYS_Timer_t *prev = NULL;
    4658:	1a 82       	std	Y+2, r1	; 0x02
    465a:	19 82       	std	Y+1, r1	; 0x01
		uint32_t timeout = timer->interval;
    465c:	89 85       	ldd	r24, Y+9	; 0x09
    465e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4660:	fc 01       	movw	r30, r24
    4662:	86 81       	ldd	r24, Z+6	; 0x06
    4664:	97 81       	ldd	r25, Z+7	; 0x07
    4666:	a0 85       	ldd	r26, Z+8	; 0x08
    4668:	b1 85       	ldd	r27, Z+9	; 0x09
    466a:	8b 83       	std	Y+3, r24	; 0x03
    466c:	9c 83       	std	Y+4, r25	; 0x04
    466e:	ad 83       	std	Y+5, r26	; 0x05
    4670:	be 83       	std	Y+6, r27	; 0x06

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    4672:	80 91 b2 0f 	lds	r24, 0x0FB2	; 0x800fb2 <timers>
    4676:	90 91 b3 0f 	lds	r25, 0x0FB3	; 0x800fb3 <timers+0x1>
    467a:	98 87       	std	Y+8, r25	; 0x08
    467c:	8f 83       	std	Y+7, r24	; 0x07
    467e:	4d c0       	rjmp	.+154    	; 0x471a <placeTimer+0xf0>
			if (timeout < t->timeout) {
    4680:	8f 81       	ldd	r24, Y+7	; 0x07
    4682:	98 85       	ldd	r25, Y+8	; 0x08
    4684:	fc 01       	movw	r30, r24
    4686:	22 81       	ldd	r18, Z+2	; 0x02
    4688:	33 81       	ldd	r19, Z+3	; 0x03
    468a:	44 81       	ldd	r20, Z+4	; 0x04
    468c:	55 81       	ldd	r21, Z+5	; 0x05
    468e:	8b 81       	ldd	r24, Y+3	; 0x03
    4690:	9c 81       	ldd	r25, Y+4	; 0x04
    4692:	ad 81       	ldd	r26, Y+5	; 0x05
    4694:	be 81       	ldd	r27, Y+6	; 0x06
    4696:	82 17       	cp	r24, r18
    4698:	93 07       	cpc	r25, r19
    469a:	a4 07       	cpc	r26, r20
    469c:	b5 07       	cpc	r27, r21
    469e:	d8 f4       	brcc	.+54     	; 0x46d6 <placeTimer+0xac>
				t->timeout -= timeout;
    46a0:	8f 81       	ldd	r24, Y+7	; 0x07
    46a2:	98 85       	ldd	r25, Y+8	; 0x08
    46a4:	fc 01       	movw	r30, r24
    46a6:	22 81       	ldd	r18, Z+2	; 0x02
    46a8:	33 81       	ldd	r19, Z+3	; 0x03
    46aa:	44 81       	ldd	r20, Z+4	; 0x04
    46ac:	55 81       	ldd	r21, Z+5	; 0x05
    46ae:	8b 81       	ldd	r24, Y+3	; 0x03
    46b0:	9c 81       	ldd	r25, Y+4	; 0x04
    46b2:	ad 81       	ldd	r26, Y+5	; 0x05
    46b4:	be 81       	ldd	r27, Y+6	; 0x06
    46b6:	79 01       	movw	r14, r18
    46b8:	8a 01       	movw	r16, r20
    46ba:	e8 1a       	sub	r14, r24
    46bc:	f9 0a       	sbc	r15, r25
    46be:	0a 0b       	sbc	r16, r26
    46c0:	1b 0b       	sbc	r17, r27
    46c2:	d8 01       	movw	r26, r16
    46c4:	c7 01       	movw	r24, r14
    46c6:	2f 81       	ldd	r18, Y+7	; 0x07
    46c8:	38 85       	ldd	r19, Y+8	; 0x08
    46ca:	f9 01       	movw	r30, r18
    46cc:	82 83       	std	Z+2, r24	; 0x02
    46ce:	93 83       	std	Z+3, r25	; 0x03
    46d0:	a4 83       	std	Z+4, r26	; 0x04
    46d2:	b5 83       	std	Z+5, r27	; 0x05
				break;
    46d4:	27 c0       	rjmp	.+78     	; 0x4724 <placeTimer+0xfa>
			} else {
				timeout -= t->timeout;
    46d6:	8f 81       	ldd	r24, Y+7	; 0x07
    46d8:	98 85       	ldd	r25, Y+8	; 0x08
    46da:	fc 01       	movw	r30, r24
    46dc:	82 81       	ldd	r24, Z+2	; 0x02
    46de:	93 81       	ldd	r25, Z+3	; 0x03
    46e0:	a4 81       	ldd	r26, Z+4	; 0x04
    46e2:	b5 81       	ldd	r27, Z+5	; 0x05
    46e4:	2b 81       	ldd	r18, Y+3	; 0x03
    46e6:	3c 81       	ldd	r19, Y+4	; 0x04
    46e8:	4d 81       	ldd	r20, Y+5	; 0x05
    46ea:	5e 81       	ldd	r21, Y+6	; 0x06
    46ec:	79 01       	movw	r14, r18
    46ee:	8a 01       	movw	r16, r20
    46f0:	e8 1a       	sub	r14, r24
    46f2:	f9 0a       	sbc	r15, r25
    46f4:	0a 0b       	sbc	r16, r26
    46f6:	1b 0b       	sbc	r17, r27
    46f8:	d8 01       	movw	r26, r16
    46fa:	c7 01       	movw	r24, r14
    46fc:	8b 83       	std	Y+3, r24	; 0x03
    46fe:	9c 83       	std	Y+4, r25	; 0x04
    4700:	ad 83       	std	Y+5, r26	; 0x05
    4702:	be 83       	std	Y+6, r27	; 0x06
			}

			prev = t;
    4704:	8f 81       	ldd	r24, Y+7	; 0x07
    4706:	98 85       	ldd	r25, Y+8	; 0x08
    4708:	9a 83       	std	Y+2, r25	; 0x02
    470a:	89 83       	std	Y+1, r24	; 0x01
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    470c:	8f 81       	ldd	r24, Y+7	; 0x07
    470e:	98 85       	ldd	r25, Y+8	; 0x08
    4710:	fc 01       	movw	r30, r24
    4712:	80 81       	ld	r24, Z
    4714:	91 81       	ldd	r25, Z+1	; 0x01
    4716:	98 87       	std	Y+8, r25	; 0x08
    4718:	8f 83       	std	Y+7, r24	; 0x07
    471a:	8f 81       	ldd	r24, Y+7	; 0x07
    471c:	98 85       	ldd	r25, Y+8	; 0x08
    471e:	89 2b       	or	r24, r25
    4720:	09 f0       	breq	.+2      	; 0x4724 <placeTimer+0xfa>
    4722:	ae cf       	rjmp	.-164    	; 0x4680 <placeTimer+0x56>
			}

			prev = t;
		}

		timer->timeout = timeout;
    4724:	29 85       	ldd	r18, Y+9	; 0x09
    4726:	3a 85       	ldd	r19, Y+10	; 0x0a
    4728:	8b 81       	ldd	r24, Y+3	; 0x03
    472a:	9c 81       	ldd	r25, Y+4	; 0x04
    472c:	ad 81       	ldd	r26, Y+5	; 0x05
    472e:	be 81       	ldd	r27, Y+6	; 0x06
    4730:	f9 01       	movw	r30, r18
    4732:	82 83       	std	Z+2, r24	; 0x02
    4734:	93 83       	std	Z+3, r25	; 0x03
    4736:	a4 83       	std	Z+4, r26	; 0x04
    4738:	b5 83       	std	Z+5, r27	; 0x05

		if (prev) {
    473a:	89 81       	ldd	r24, Y+1	; 0x01
    473c:	9a 81       	ldd	r25, Y+2	; 0x02
    473e:	89 2b       	or	r24, r25
    4740:	91 f0       	breq	.+36     	; 0x4766 <placeTimer+0x13c>
			timer->next = prev->next;
    4742:	89 81       	ldd	r24, Y+1	; 0x01
    4744:	9a 81       	ldd	r25, Y+2	; 0x02
    4746:	fc 01       	movw	r30, r24
    4748:	20 81       	ld	r18, Z
    474a:	31 81       	ldd	r19, Z+1	; 0x01
    474c:	89 85       	ldd	r24, Y+9	; 0x09
    474e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4750:	fc 01       	movw	r30, r24
    4752:	31 83       	std	Z+1, r19	; 0x01
    4754:	20 83       	st	Z, r18
			prev->next = timer;
    4756:	89 81       	ldd	r24, Y+1	; 0x01
    4758:	9a 81       	ldd	r25, Y+2	; 0x02
    475a:	29 85       	ldd	r18, Y+9	; 0x09
    475c:	3a 85       	ldd	r19, Y+10	; 0x0a
    475e:	fc 01       	movw	r30, r24
    4760:	31 83       	std	Z+1, r19	; 0x01
    4762:	20 83       	st	Z, r18
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    4764:	29 c0       	rjmp	.+82     	; 0x47b8 <placeTimer+0x18e>

		if (prev) {
			timer->next = prev->next;
			prev->next = timer;
		} else {
			timer->next = timers;
    4766:	20 91 b2 0f 	lds	r18, 0x0FB2	; 0x800fb2 <timers>
    476a:	30 91 b3 0f 	lds	r19, 0x0FB3	; 0x800fb3 <timers+0x1>
    476e:	89 85       	ldd	r24, Y+9	; 0x09
    4770:	9a 85       	ldd	r25, Y+10	; 0x0a
    4772:	fc 01       	movw	r30, r24
    4774:	31 83       	std	Z+1, r19	; 0x01
    4776:	20 83       	st	Z, r18
			timers = timer;
    4778:	89 85       	ldd	r24, Y+9	; 0x09
    477a:	9a 85       	ldd	r25, Y+10	; 0x0a
    477c:	90 93 b3 0f 	sts	0x0FB3, r25	; 0x800fb3 <timers+0x1>
    4780:	80 93 b2 0f 	sts	0x0FB2, r24	; 0x800fb2 <timers>
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    4784:	19 c0       	rjmp	.+50     	; 0x47b8 <placeTimer+0x18e>
		} else {
			timer->next = timers;
			timers = timer;
		}
	} else {
		timer->next = NULL;
    4786:	89 85       	ldd	r24, Y+9	; 0x09
    4788:	9a 85       	ldd	r25, Y+10	; 0x0a
    478a:	fc 01       	movw	r30, r24
    478c:	11 82       	std	Z+1, r1	; 0x01
    478e:	10 82       	st	Z, r1
		timer->timeout = timer->interval;
    4790:	89 85       	ldd	r24, Y+9	; 0x09
    4792:	9a 85       	ldd	r25, Y+10	; 0x0a
    4794:	fc 01       	movw	r30, r24
    4796:	86 81       	ldd	r24, Z+6	; 0x06
    4798:	97 81       	ldd	r25, Z+7	; 0x07
    479a:	a0 85       	ldd	r26, Z+8	; 0x08
    479c:	b1 85       	ldd	r27, Z+9	; 0x09
    479e:	29 85       	ldd	r18, Y+9	; 0x09
    47a0:	3a 85       	ldd	r19, Y+10	; 0x0a
    47a2:	f9 01       	movw	r30, r18
    47a4:	82 83       	std	Z+2, r24	; 0x02
    47a6:	93 83       	std	Z+3, r25	; 0x03
    47a8:	a4 83       	std	Z+4, r26	; 0x04
    47aa:	b5 83       	std	Z+5, r27	; 0x05
		timers = timer;
    47ac:	89 85       	ldd	r24, Y+9	; 0x09
    47ae:	9a 85       	ldd	r25, Y+10	; 0x0a
    47b0:	90 93 b3 0f 	sts	0x0FB3, r25	; 0x800fb3 <timers+0x1>
    47b4:	80 93 b2 0f 	sts	0x0FB2, r24	; 0x800fb2 <timers>
	}
}
    47b8:	00 00       	nop
    47ba:	2a 96       	adiw	r28, 0x0a	; 10
    47bc:	0f b6       	in	r0, 0x3f	; 63
    47be:	f8 94       	cli
    47c0:	de bf       	out	0x3e, r29	; 62
    47c2:	0f be       	out	0x3f, r0	; 63
    47c4:	cd bf       	out	0x3d, r28	; 61
    47c6:	df 91       	pop	r29
    47c8:	cf 91       	pop	r28
    47ca:	1f 91       	pop	r17
    47cc:	0f 91       	pop	r16
    47ce:	ff 90       	pop	r15
    47d0:	ef 90       	pop	r14
    47d2:	08 95       	ret

000047d4 <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    47d4:	cf 93       	push	r28
    47d6:	df 93       	push	r29
    47d8:	cd b7       	in	r28, 0x3d	; 61
    47da:	de b7       	in	r29, 0x3e	; 62
	SysTimerIrqCount++;
    47dc:	80 91 eb 11 	lds	r24, 0x11EB	; 0x8011eb <SysTimerIrqCount>
    47e0:	8f 5f       	subi	r24, 0xFF	; 255
    47e2:	80 93 eb 11 	sts	0x11EB, r24	; 0x8011eb <SysTimerIrqCount>
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    47e6:	80 e1       	ldi	r24, 0x10	; 16
    47e8:	97 e2       	ldi	r25, 0x27	; 39
    47ea:	0e 94 06 43 	call	0x860c	; 0x860c <common_tc_delay>
}
    47ee:	00 00       	nop
    47f0:	df 91       	pop	r29
    47f2:	cf 91       	pop	r28
    47f4:	08 95       	ret

000047f6 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    47f6:	cf 93       	push	r28
    47f8:	df 93       	push	r29
    47fa:	1f 92       	push	r1
    47fc:	cd b7       	in	r28, 0x3d	; 61
    47fe:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    4800:	8f e5       	ldi	r24, 0x5F	; 95
    4802:	90 e0       	ldi	r25, 0x00	; 0
    4804:	fc 01       	movw	r30, r24
    4806:	80 81       	ld	r24, Z
    4808:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    480a:	f8 94       	cli
	return flags;
    480c:	89 81       	ldd	r24, Y+1	; 0x01
}
    480e:	0f 90       	pop	r0
    4810:	df 91       	pop	r29
    4812:	cf 91       	pop	r28
    4814:	08 95       	ret

00004816 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    4816:	cf 93       	push	r28
    4818:	df 93       	push	r29
    481a:	1f 92       	push	r1
    481c:	cd b7       	in	r28, 0x3d	; 61
    481e:	de b7       	in	r29, 0x3e	; 62
    4820:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    4822:	8f e5       	ldi	r24, 0x5F	; 95
    4824:	90 e0       	ldi	r25, 0x00	; 0
    4826:	29 81       	ldd	r18, Y+1	; 0x01
    4828:	fc 01       	movw	r30, r24
    482a:	20 83       	st	Z, r18
}
    482c:	00 00       	nop
    482e:	0f 90       	pop	r0
    4830:	df 91       	pop	r29
    4832:	cf 91       	pop	r28
    4834:	08 95       	ret

00004836 <sysclk_get_main_hz>:
 * configured source clock using fuses.
 * \eg. #define SYSCLK_SOURCE SYSCLK_SRC_RC16MHZ to use internal RC
 * oscillator for clock source.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
    4836:	cf 93       	push	r28
    4838:	df 93       	push	r29
    483a:	cd b7       	in	r28, 0x3d	; 61
    483c:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_SRC_RC128KHZ:
		return 128000UL;

#if MEGA_RF
	case SYSCLK_SRC_TRS16MHZ:
		return 16000000UL;
    483e:	80 e0       	ldi	r24, 0x00	; 0
    4840:	94 e2       	ldi	r25, 0x24	; 36
    4842:	a4 ef       	ldi	r26, 0xF4	; 244
    4844:	b0 e0       	ldi	r27, 0x00	; 0
#endif
	default:

		return 1000000UL;
	}
}
    4846:	bc 01       	movw	r22, r24
    4848:	cd 01       	movw	r24, r26
    484a:	df 91       	pop	r29
    484c:	cf 91       	pop	r28
    484e:	08 95       	ret

00004850 <sysclk_get_source_clock_hz>:
 * is set.
 *
 * \return Frequency of the system clock, in Hz.
 */
static inline uint32_t sysclk_get_source_clock_hz(void)
{
    4850:	cf 93       	push	r28
    4852:	df 93       	push	r29
    4854:	cd b7       	in	r28, 0x3d	; 61
    4856:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_PSDIV_1: /* Fall through */
		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
			return sysclk_get_main_hz() / 2;
		} else {
			return sysclk_get_main_hz();
    4858:	0e 94 1b 24 	call	0x4836	; 0x4836 <sysclk_get_main_hz>
    485c:	dc 01       	movw	r26, r24
    485e:	cb 01       	movw	r24, r22

	default:
		/*Invalide case*/
		return 0;
	}
}
    4860:	bc 01       	movw	r22, r24
    4862:	cd 01       	movw	r24, r26
    4864:	df 91       	pop	r29
    4866:	cf 91       	pop	r28
    4868:	08 95       	ret

0000486a <sysclk_get_peripheral_bus_hz>:
 * \param module Pointer to the module's base address.
 *
 * \return Frequency of the bus attached to the specified peripheral, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_bus_hz(const volatile void *module)
{
    486a:	cf 93       	push	r28
    486c:	df 93       	push	r29
    486e:	00 d0       	rcall	.+0      	; 0x4870 <sysclk_get_peripheral_bus_hz+0x6>
    4870:	cd b7       	in	r28, 0x3d	; 61
    4872:	de b7       	in	r29, 0x3e	; 62
    4874:	9a 83       	std	Y+2, r25	; 0x02
    4876:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    4878:	89 81       	ldd	r24, Y+1	; 0x01
    487a:	9a 81       	ldd	r25, Y+2	; 0x02
    487c:	89 2b       	or	r24, r25
    487e:	21 f4       	brne	.+8      	; 0x4888 <sysclk_get_peripheral_bus_hz+0x1e>
		Assert(false);
		return 0;
    4880:	80 e0       	ldi	r24, 0x00	; 0
    4882:	90 e0       	ldi	r25, 0x00	; 0
    4884:	dc 01       	movw	r26, r24
    4886:	a3 c0       	rjmp	.+326    	; 0x49ce <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &ADC) {
    4888:	89 81       	ldd	r24, Y+1	; 0x01
    488a:	9a 81       	ldd	r25, Y+2	; 0x02
    488c:	88 37       	cpi	r24, 0x78	; 120
    488e:	91 05       	cpc	r25, r1
    4890:	29 f4       	brne	.+10     	; 0x489c <sysclk_get_peripheral_bus_hz+0x32>
		return sysclk_get_source_clock_hz();
    4892:	0e 94 28 24 	call	0x4850	; 0x4850 <sysclk_get_source_clock_hz>
    4896:	dc 01       	movw	r26, r24
    4898:	cb 01       	movw	r24, r22
    489a:	99 c0       	rjmp	.+306    	; 0x49ce <sysclk_get_peripheral_bus_hz+0x164>
	}

#if !MEGA_UNSPECIFIED
	else if (module == &UCSR0A) {
    489c:	89 81       	ldd	r24, Y+1	; 0x01
    489e:	9a 81       	ldd	r25, Y+2	; 0x02
    48a0:	80 3c       	cpi	r24, 0xC0	; 192
    48a2:	91 05       	cpc	r25, r1
    48a4:	29 f4       	brne	.+10     	; 0x48b0 <sysclk_get_peripheral_bus_hz+0x46>
		return sysclk_get_source_clock_hz();
    48a6:	0e 94 28 24 	call	0x4850	; 0x4850 <sysclk_get_source_clock_hz>
    48aa:	dc 01       	movw	r26, r24
    48ac:	cb 01       	movw	r24, r22
    48ae:	8f c0       	rjmp	.+286    	; 0x49ce <sysclk_get_peripheral_bus_hz+0x164>
	}
#endif

#if MEGA_RF
	else if (module == &SPCR) {
    48b0:	89 81       	ldd	r24, Y+1	; 0x01
    48b2:	9a 81       	ldd	r25, Y+2	; 0x02
    48b4:	8c 34       	cpi	r24, 0x4C	; 76
    48b6:	91 05       	cpc	r25, r1
    48b8:	29 f4       	brne	.+10     	; 0x48c4 <sysclk_get_peripheral_bus_hz+0x5a>
		return sysclk_get_source_clock_hz();
    48ba:	0e 94 28 24 	call	0x4850	; 0x4850 <sysclk_get_source_clock_hz>
    48be:	dc 01       	movw	r26, r24
    48c0:	cb 01       	movw	r24, r22
    48c2:	85 c0       	rjmp	.+266    	; 0x49ce <sysclk_get_peripheral_bus_hz+0x164>
	}
#endif
	else if (module == &TCCR1A) {
    48c4:	89 81       	ldd	r24, Y+1	; 0x01
    48c6:	9a 81       	ldd	r25, Y+2	; 0x02
    48c8:	80 38       	cpi	r24, 0x80	; 128
    48ca:	91 05       	cpc	r25, r1
    48cc:	29 f4       	brne	.+10     	; 0x48d8 <sysclk_get_peripheral_bus_hz+0x6e>
		return sysclk_get_source_clock_hz();
    48ce:	0e 94 28 24 	call	0x4850	; 0x4850 <sysclk_get_source_clock_hz>
    48d2:	dc 01       	movw	r26, r24
    48d4:	cb 01       	movw	r24, r22
    48d6:	7b c0       	rjmp	.+246    	; 0x49ce <sysclk_get_peripheral_bus_hz+0x164>
	}
#if !MEGA_UNSPECIFIED
	else if (module == &TCCR0A) {
    48d8:	89 81       	ldd	r24, Y+1	; 0x01
    48da:	9a 81       	ldd	r25, Y+2	; 0x02
    48dc:	84 34       	cpi	r24, 0x44	; 68
    48de:	91 05       	cpc	r25, r1
    48e0:	29 f4       	brne	.+10     	; 0x48ec <sysclk_get_peripheral_bus_hz+0x82>
		return sysclk_get_source_clock_hz();
    48e2:	0e 94 28 24 	call	0x4850	; 0x4850 <sysclk_get_source_clock_hz>
    48e6:	dc 01       	movw	r26, r24
    48e8:	cb 01       	movw	r24, r22
    48ea:	71 c0       	rjmp	.+226    	; 0x49ce <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TCCR2A) {
    48ec:	89 81       	ldd	r24, Y+1	; 0x01
    48ee:	9a 81       	ldd	r25, Y+2	; 0x02
    48f0:	80 3b       	cpi	r24, 0xB0	; 176
    48f2:	91 05       	cpc	r25, r1
    48f4:	29 f4       	brne	.+10     	; 0x4900 <sysclk_get_peripheral_bus_hz+0x96>
		return sysclk_get_source_clock_hz();
    48f6:	0e 94 28 24 	call	0x4850	; 0x4850 <sysclk_get_source_clock_hz>
    48fa:	dc 01       	movw	r26, r24
    48fc:	cb 01       	movw	r24, r22
    48fe:	67 c0       	rjmp	.+206    	; 0x49ce <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &UCSR0A) {
    4900:	89 81       	ldd	r24, Y+1	; 0x01
    4902:	9a 81       	ldd	r25, Y+2	; 0x02
    4904:	80 3c       	cpi	r24, 0xC0	; 192
    4906:	91 05       	cpc	r25, r1
    4908:	29 f4       	brne	.+10     	; 0x4914 <sysclk_get_peripheral_bus_hz+0xaa>
		return sysclk_get_source_clock_hz();
    490a:	0e 94 28 24 	call	0x4850	; 0x4850 <sysclk_get_source_clock_hz>
    490e:	dc 01       	movw	r26, r24
    4910:	cb 01       	movw	r24, r22
    4912:	5d c0       	rjmp	.+186    	; 0x49ce <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TWBR) {
    4914:	89 81       	ldd	r24, Y+1	; 0x01
    4916:	9a 81       	ldd	r25, Y+2	; 0x02
    4918:	88 3b       	cpi	r24, 0xB8	; 184
    491a:	91 05       	cpc	r25, r1
    491c:	29 f4       	brne	.+10     	; 0x4928 <sysclk_get_peripheral_bus_hz+0xbe>
		return sysclk_get_source_clock_hz();
    491e:	0e 94 28 24 	call	0x4850	; 0x4850 <sysclk_get_source_clock_hz>
    4922:	dc 01       	movw	r26, r24
    4924:	cb 01       	movw	r24, r22
    4926:	53 c0       	rjmp	.+166    	; 0x49ce <sysclk_get_peripheral_bus_hz+0x164>
	}
#endif
#if MEGA_RF
	else if (module == &TCCR3A) {
    4928:	89 81       	ldd	r24, Y+1	; 0x01
    492a:	9a 81       	ldd	r25, Y+2	; 0x02
    492c:	80 39       	cpi	r24, 0x90	; 144
    492e:	91 05       	cpc	r25, r1
    4930:	29 f4       	brne	.+10     	; 0x493c <sysclk_get_peripheral_bus_hz+0xd2>
		return sysclk_get_source_clock_hz();
    4932:	0e 94 28 24 	call	0x4850	; 0x4850 <sysclk_get_source_clock_hz>
    4936:	dc 01       	movw	r26, r24
    4938:	cb 01       	movw	r24, r22
    493a:	49 c0       	rjmp	.+146    	; 0x49ce <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TCCR4A) {
    493c:	89 81       	ldd	r24, Y+1	; 0x01
    493e:	9a 81       	ldd	r25, Y+2	; 0x02
    4940:	80 3a       	cpi	r24, 0xA0	; 160
    4942:	91 05       	cpc	r25, r1
    4944:	29 f4       	brne	.+10     	; 0x4950 <sysclk_get_peripheral_bus_hz+0xe6>
		return sysclk_get_source_clock_hz();
    4946:	0e 94 28 24 	call	0x4850	; 0x4850 <sysclk_get_source_clock_hz>
    494a:	dc 01       	movw	r26, r24
    494c:	cb 01       	movw	r24, r22
    494e:	3f c0       	rjmp	.+126    	; 0x49ce <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TCCR5A) {
    4950:	89 81       	ldd	r24, Y+1	; 0x01
    4952:	9a 81       	ldd	r25, Y+2	; 0x02
    4954:	80 32       	cpi	r24, 0x20	; 32
    4956:	91 40       	sbci	r25, 0x01	; 1
    4958:	29 f4       	brne	.+10     	; 0x4964 <sysclk_get_peripheral_bus_hz+0xfa>
		return sysclk_get_source_clock_hz();
    495a:	0e 94 28 24 	call	0x4850	; 0x4850 <sysclk_get_source_clock_hz>
    495e:	dc 01       	movw	r26, r24
    4960:	cb 01       	movw	r24, r22
    4962:	35 c0       	rjmp	.+106    	; 0x49ce <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TRX_CTRL_0) {
    4964:	89 81       	ldd	r24, Y+1	; 0x01
    4966:	9a 81       	ldd	r25, Y+2	; 0x02
    4968:	83 34       	cpi	r24, 0x43	; 67
    496a:	91 40       	sbci	r25, 0x01	; 1
    496c:	29 f4       	brne	.+10     	; 0x4978 <sysclk_get_peripheral_bus_hz+0x10e>
		return sysclk_get_source_clock_hz();
    496e:	0e 94 28 24 	call	0x4850	; 0x4850 <sysclk_get_source_clock_hz>
    4972:	dc 01       	movw	r26, r24
    4974:	cb 01       	movw	r24, r22
    4976:	2b c0       	rjmp	.+86     	; 0x49ce <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &DRTRAM0) {
    4978:	89 81       	ldd	r24, Y+1	; 0x01
    497a:	9a 81       	ldd	r25, Y+2	; 0x02
    497c:	85 33       	cpi	r24, 0x35	; 53
    497e:	91 40       	sbci	r25, 0x01	; 1
    4980:	29 f4       	brne	.+10     	; 0x498c <sysclk_get_peripheral_bus_hz+0x122>
		return sysclk_get_source_clock_hz();
    4982:	0e 94 28 24 	call	0x4850	; 0x4850 <sysclk_get_source_clock_hz>
    4986:	dc 01       	movw	r26, r24
    4988:	cb 01       	movw	r24, r22
    498a:	21 c0       	rjmp	.+66     	; 0x49ce <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &DRTRAM1) {
    498c:	89 81       	ldd	r24, Y+1	; 0x01
    498e:	9a 81       	ldd	r25, Y+2	; 0x02
    4990:	84 33       	cpi	r24, 0x34	; 52
    4992:	91 40       	sbci	r25, 0x01	; 1
    4994:	29 f4       	brne	.+10     	; 0x49a0 <sysclk_get_peripheral_bus_hz+0x136>
		return sysclk_get_source_clock_hz();
    4996:	0e 94 28 24 	call	0x4850	; 0x4850 <sysclk_get_source_clock_hz>
    499a:	dc 01       	movw	r26, r24
    499c:	cb 01       	movw	r24, r22
    499e:	17 c0       	rjmp	.+46     	; 0x49ce <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &DRTRAM2) {
    49a0:	89 81       	ldd	r24, Y+1	; 0x01
    49a2:	9a 81       	ldd	r25, Y+2	; 0x02
    49a4:	83 33       	cpi	r24, 0x33	; 51
    49a6:	91 40       	sbci	r25, 0x01	; 1
    49a8:	29 f4       	brne	.+10     	; 0x49b4 <sysclk_get_peripheral_bus_hz+0x14a>
		return sysclk_get_source_clock_hz();
    49aa:	0e 94 28 24 	call	0x4850	; 0x4850 <sysclk_get_source_clock_hz>
    49ae:	dc 01       	movw	r26, r24
    49b0:	cb 01       	movw	r24, r22
    49b2:	0d c0       	rjmp	.+26     	; 0x49ce <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &DRTRAM3) {
    49b4:	89 81       	ldd	r24, Y+1	; 0x01
    49b6:	9a 81       	ldd	r25, Y+2	; 0x02
    49b8:	82 33       	cpi	r24, 0x32	; 50
    49ba:	91 40       	sbci	r25, 0x01	; 1
    49bc:	29 f4       	brne	.+10     	; 0x49c8 <sysclk_get_peripheral_bus_hz+0x15e>
		return sysclk_get_source_clock_hz();
    49be:	0e 94 28 24 	call	0x4850	; 0x4850 <sysclk_get_source_clock_hz>
    49c2:	dc 01       	movw	r26, r24
    49c4:	cb 01       	movw	r24, r22
    49c6:	03 c0       	rjmp	.+6      	; 0x49ce <sysclk_get_peripheral_bus_hz+0x164>
	}
#endif
	else {
		Assert(false);
		return 0;
    49c8:	80 e0       	ldi	r24, 0x00	; 0
    49ca:	90 e0       	ldi	r25, 0x00	; 0
    49cc:	dc 01       	movw	r26, r24
	}
}
    49ce:	bc 01       	movw	r22, r24
    49d0:	cd 01       	movw	r24, r26
    49d2:	0f 90       	pop	r0
    49d4:	0f 90       	pop	r0
    49d6:	df 91       	pop	r29
    49d8:	cf 91       	pop	r28
    49da:	08 95       	ret

000049dc <tc_write_clock_source>:
 * @param tc Timer Address
 * @param TC_CLKSEL_enum Select a source from enum type
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
    49dc:	cf 93       	push	r28
    49de:	df 93       	push	r29
    49e0:	00 d0       	rcall	.+0      	; 0x49e2 <tc_write_clock_source+0x6>
    49e2:	1f 92       	push	r1
    49e4:	cd b7       	in	r28, 0x3d	; 61
    49e6:	de b7       	in	r29, 0x3e	; 62
    49e8:	9a 83       	std	Y+2, r25	; 0x02
    49ea:	89 83       	std	Y+1, r24	; 0x01
    49ec:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    49ee:	89 81       	ldd	r24, Y+1	; 0x01
    49f0:	9a 81       	ldd	r25, Y+2	; 0x02
    49f2:	80 38       	cpi	r24, 0x80	; 128
    49f4:	91 05       	cpc	r25, r1
    49f6:	59 f4       	brne	.+22     	; 0x4a0e <tc_write_clock_source+0x32>
		TCCR1B |=  TC_CLKSEL_enum;
    49f8:	81 e8       	ldi	r24, 0x81	; 129
    49fa:	90 e0       	ldi	r25, 0x00	; 0
    49fc:	21 e8       	ldi	r18, 0x81	; 129
    49fe:	30 e0       	ldi	r19, 0x00	; 0
    4a00:	f9 01       	movw	r30, r18
    4a02:	30 81       	ld	r19, Z
    4a04:	2b 81       	ldd	r18, Y+3	; 0x03
    4a06:	23 2b       	or	r18, r19
    4a08:	fc 01       	movw	r30, r24
    4a0a:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TCCR4B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TCCR5B |=  TC_CLKSEL_enum;
	} else {}
}
    4a0c:	2f c0       	rjmp	.+94     	; 0x4a6c <tc_write_clock_source+0x90>
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TCCR1B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    4a0e:	89 81       	ldd	r24, Y+1	; 0x01
    4a10:	9a 81       	ldd	r25, Y+2	; 0x02
    4a12:	80 39       	cpi	r24, 0x90	; 144
    4a14:	91 05       	cpc	r25, r1
    4a16:	59 f4       	brne	.+22     	; 0x4a2e <tc_write_clock_source+0x52>
		TCCR3B |=  TC_CLKSEL_enum;
    4a18:	81 e9       	ldi	r24, 0x91	; 145
    4a1a:	90 e0       	ldi	r25, 0x00	; 0
    4a1c:	21 e9       	ldi	r18, 0x91	; 145
    4a1e:	30 e0       	ldi	r19, 0x00	; 0
    4a20:	f9 01       	movw	r30, r18
    4a22:	30 81       	ld	r19, Z
    4a24:	2b 81       	ldd	r18, Y+3	; 0x03
    4a26:	23 2b       	or	r18, r19
    4a28:	fc 01       	movw	r30, r24
    4a2a:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TCCR4B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TCCR5B |=  TC_CLKSEL_enum;
	} else {}
}
    4a2c:	1f c0       	rjmp	.+62     	; 0x4a6c <tc_write_clock_source+0x90>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TCCR1B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TCCR3B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    4a2e:	89 81       	ldd	r24, Y+1	; 0x01
    4a30:	9a 81       	ldd	r25, Y+2	; 0x02
    4a32:	80 3a       	cpi	r24, 0xA0	; 160
    4a34:	91 05       	cpc	r25, r1
    4a36:	59 f4       	brne	.+22     	; 0x4a4e <tc_write_clock_source+0x72>
		TCCR4B |=  TC_CLKSEL_enum;
    4a38:	81 ea       	ldi	r24, 0xA1	; 161
    4a3a:	90 e0       	ldi	r25, 0x00	; 0
    4a3c:	21 ea       	ldi	r18, 0xA1	; 161
    4a3e:	30 e0       	ldi	r19, 0x00	; 0
    4a40:	f9 01       	movw	r30, r18
    4a42:	30 81       	ld	r19, Z
    4a44:	2b 81       	ldd	r18, Y+3	; 0x03
    4a46:	23 2b       	or	r18, r19
    4a48:	fc 01       	movw	r30, r24
    4a4a:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TCCR5B |=  TC_CLKSEL_enum;
	} else {}
}
    4a4c:	0f c0       	rjmp	.+30     	; 0x4a6c <tc_write_clock_source+0x90>
		TCCR1B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TCCR3B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TCCR4B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    4a4e:	89 81       	ldd	r24, Y+1	; 0x01
    4a50:	9a 81       	ldd	r25, Y+2	; 0x02
    4a52:	80 32       	cpi	r24, 0x20	; 32
    4a54:	91 40       	sbci	r25, 0x01	; 1
    4a56:	51 f4       	brne	.+20     	; 0x4a6c <tc_write_clock_source+0x90>
		TCCR5B |=  TC_CLKSEL_enum;
    4a58:	81 e2       	ldi	r24, 0x21	; 33
    4a5a:	91 e0       	ldi	r25, 0x01	; 1
    4a5c:	21 e2       	ldi	r18, 0x21	; 33
    4a5e:	31 e0       	ldi	r19, 0x01	; 1
    4a60:	f9 01       	movw	r30, r18
    4a62:	30 81       	ld	r19, Z
    4a64:	2b 81       	ldd	r18, Y+3	; 0x03
    4a66:	23 2b       	or	r18, r19
    4a68:	fc 01       	movw	r30, r24
    4a6a:	20 83       	st	Z, r18
	} else {}
}
    4a6c:	00 00       	nop
    4a6e:	0f 90       	pop	r0
    4a70:	0f 90       	pop	r0
    4a72:	0f 90       	pop	r0
    4a74:	df 91       	pop	r29
    4a76:	cf 91       	pop	r28
    4a78:	08 95       	ret

00004a7a <tc_enable_ovf_int>:
/**
 * @brief Enable Overflow Interrupt
 * @param tc Timer Address
 */
static inline void tc_enable_ovf_int(volatile void *tc)
{
    4a7a:	cf 93       	push	r28
    4a7c:	df 93       	push	r29
    4a7e:	00 d0       	rcall	.+0      	; 0x4a80 <tc_enable_ovf_int+0x6>
    4a80:	cd b7       	in	r28, 0x3d	; 61
    4a82:	de b7       	in	r29, 0x3e	; 62
    4a84:	9a 83       	std	Y+2, r25	; 0x02
    4a86:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    4a88:	89 81       	ldd	r24, Y+1	; 0x01
    4a8a:	9a 81       	ldd	r25, Y+2	; 0x02
    4a8c:	80 38       	cpi	r24, 0x80	; 128
    4a8e:	91 05       	cpc	r25, r1
    4a90:	51 f4       	brne	.+20     	; 0x4aa6 <tc_enable_ovf_int+0x2c>
		TIMSK1 |= (1 << TOIE1);
    4a92:	8f e6       	ldi	r24, 0x6F	; 111
    4a94:	90 e0       	ldi	r25, 0x00	; 0
    4a96:	2f e6       	ldi	r18, 0x6F	; 111
    4a98:	30 e0       	ldi	r19, 0x00	; 0
    4a9a:	f9 01       	movw	r30, r18
    4a9c:	20 81       	ld	r18, Z
    4a9e:	21 60       	ori	r18, 0x01	; 1
    4aa0:	fc 01       	movw	r30, r24
    4aa2:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << TOIE4);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << TOIE5);
	} else {}
}
    4aa4:	2c c0       	rjmp	.+88     	; 0x4afe <tc_enable_ovf_int+0x84>
 */
static inline void tc_enable_ovf_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << TOIE1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    4aa6:	89 81       	ldd	r24, Y+1	; 0x01
    4aa8:	9a 81       	ldd	r25, Y+2	; 0x02
    4aaa:	80 39       	cpi	r24, 0x90	; 144
    4aac:	91 05       	cpc	r25, r1
    4aae:	51 f4       	brne	.+20     	; 0x4ac4 <tc_enable_ovf_int+0x4a>
		TIMSK3 |= (1 << TOIE3);
    4ab0:	81 e7       	ldi	r24, 0x71	; 113
    4ab2:	90 e0       	ldi	r25, 0x00	; 0
    4ab4:	21 e7       	ldi	r18, 0x71	; 113
    4ab6:	30 e0       	ldi	r19, 0x00	; 0
    4ab8:	f9 01       	movw	r30, r18
    4aba:	20 81       	ld	r18, Z
    4abc:	21 60       	ori	r18, 0x01	; 1
    4abe:	fc 01       	movw	r30, r24
    4ac0:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << TOIE4);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << TOIE5);
	} else {}
}
    4ac2:	1d c0       	rjmp	.+58     	; 0x4afe <tc_enable_ovf_int+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << TOIE1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 |= (1 << TOIE3);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    4ac4:	89 81       	ldd	r24, Y+1	; 0x01
    4ac6:	9a 81       	ldd	r25, Y+2	; 0x02
    4ac8:	80 3a       	cpi	r24, 0xA0	; 160
    4aca:	91 05       	cpc	r25, r1
    4acc:	51 f4       	brne	.+20     	; 0x4ae2 <tc_enable_ovf_int+0x68>
		TIMSK4 |= (1 << TOIE4);
    4ace:	82 e7       	ldi	r24, 0x72	; 114
    4ad0:	90 e0       	ldi	r25, 0x00	; 0
    4ad2:	22 e7       	ldi	r18, 0x72	; 114
    4ad4:	30 e0       	ldi	r19, 0x00	; 0
    4ad6:	f9 01       	movw	r30, r18
    4ad8:	20 81       	ld	r18, Z
    4ada:	21 60       	ori	r18, 0x01	; 1
    4adc:	fc 01       	movw	r30, r24
    4ade:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << TOIE5);
	} else {}
}
    4ae0:	0e c0       	rjmp	.+28     	; 0x4afe <tc_enable_ovf_int+0x84>
		TIMSK1 |= (1 << TOIE1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 |= (1 << TOIE3);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << TOIE4);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    4ae2:	89 81       	ldd	r24, Y+1	; 0x01
    4ae4:	9a 81       	ldd	r25, Y+2	; 0x02
    4ae6:	80 32       	cpi	r24, 0x20	; 32
    4ae8:	91 40       	sbci	r25, 0x01	; 1
    4aea:	49 f4       	brne	.+18     	; 0x4afe <tc_enable_ovf_int+0x84>
		TIMSK5 |= (1 << TOIE5);
    4aec:	83 e7       	ldi	r24, 0x73	; 115
    4aee:	90 e0       	ldi	r25, 0x00	; 0
    4af0:	23 e7       	ldi	r18, 0x73	; 115
    4af2:	30 e0       	ldi	r19, 0x00	; 0
    4af4:	f9 01       	movw	r30, r18
    4af6:	20 81       	ld	r18, Z
    4af8:	21 60       	ori	r18, 0x01	; 1
    4afa:	fc 01       	movw	r30, r24
    4afc:	20 83       	st	Z, r18
	} else {}
}
    4afe:	00 00       	nop
    4b00:	0f 90       	pop	r0
    4b02:	0f 90       	pop	r0
    4b04:	df 91       	pop	r29
    4b06:	cf 91       	pop	r28
    4b08:	08 95       	ret

00004b0a <tc_enable_compa_int>:
/**
 * @brief Enable Compare Interrupt in channel A
 * @param tc Timer Address
 */
static inline void tc_enable_compa_int(volatile void *tc)
{
    4b0a:	cf 93       	push	r28
    4b0c:	df 93       	push	r29
    4b0e:	00 d0       	rcall	.+0      	; 0x4b10 <tc_enable_compa_int+0x6>
    4b10:	cd b7       	in	r28, 0x3d	; 61
    4b12:	de b7       	in	r29, 0x3e	; 62
    4b14:	9a 83       	std	Y+2, r25	; 0x02
    4b16:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    4b18:	89 81       	ldd	r24, Y+1	; 0x01
    4b1a:	9a 81       	ldd	r25, Y+2	; 0x02
    4b1c:	80 38       	cpi	r24, 0x80	; 128
    4b1e:	91 05       	cpc	r25, r1
    4b20:	51 f4       	brne	.+20     	; 0x4b36 <tc_enable_compa_int+0x2c>
		TIMSK1 |= (1 << OCIE1A);
    4b22:	8f e6       	ldi	r24, 0x6F	; 111
    4b24:	90 e0       	ldi	r25, 0x00	; 0
    4b26:	2f e6       	ldi	r18, 0x6F	; 111
    4b28:	30 e0       	ldi	r19, 0x00	; 0
    4b2a:	f9 01       	movw	r30, r18
    4b2c:	20 81       	ld	r18, Z
    4b2e:	22 60       	ori	r18, 0x02	; 2
    4b30:	fc 01       	movw	r30, r24
    4b32:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << OCIE5A);
	} else {}
}
    4b34:	2c c0       	rjmp	.+88     	; 0x4b8e <tc_enable_compa_int+0x84>
 */
static inline void tc_enable_compa_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    4b36:	89 81       	ldd	r24, Y+1	; 0x01
    4b38:	9a 81       	ldd	r25, Y+2	; 0x02
    4b3a:	80 39       	cpi	r24, 0x90	; 144
    4b3c:	91 05       	cpc	r25, r1
    4b3e:	51 f4       	brne	.+20     	; 0x4b54 <tc_enable_compa_int+0x4a>
		TIMSK3 |= (1 << OCIE3A);
    4b40:	81 e7       	ldi	r24, 0x71	; 113
    4b42:	90 e0       	ldi	r25, 0x00	; 0
    4b44:	21 e7       	ldi	r18, 0x71	; 113
    4b46:	30 e0       	ldi	r19, 0x00	; 0
    4b48:	f9 01       	movw	r30, r18
    4b4a:	20 81       	ld	r18, Z
    4b4c:	22 60       	ori	r18, 0x02	; 2
    4b4e:	fc 01       	movw	r30, r24
    4b50:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << OCIE5A);
	} else {}
}
    4b52:	1d c0       	rjmp	.+58     	; 0x4b8e <tc_enable_compa_int+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 |= (1 << OCIE3A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    4b54:	89 81       	ldd	r24, Y+1	; 0x01
    4b56:	9a 81       	ldd	r25, Y+2	; 0x02
    4b58:	80 3a       	cpi	r24, 0xA0	; 160
    4b5a:	91 05       	cpc	r25, r1
    4b5c:	51 f4       	brne	.+20     	; 0x4b72 <tc_enable_compa_int+0x68>
		TIMSK4 |= (1 << OCIE4A);
    4b5e:	82 e7       	ldi	r24, 0x72	; 114
    4b60:	90 e0       	ldi	r25, 0x00	; 0
    4b62:	22 e7       	ldi	r18, 0x72	; 114
    4b64:	30 e0       	ldi	r19, 0x00	; 0
    4b66:	f9 01       	movw	r30, r18
    4b68:	20 81       	ld	r18, Z
    4b6a:	22 60       	ori	r18, 0x02	; 2
    4b6c:	fc 01       	movw	r30, r24
    4b6e:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << OCIE5A);
	} else {}
}
    4b70:	0e c0       	rjmp	.+28     	; 0x4b8e <tc_enable_compa_int+0x84>
		TIMSK1 |= (1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 |= (1 << OCIE3A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    4b72:	89 81       	ldd	r24, Y+1	; 0x01
    4b74:	9a 81       	ldd	r25, Y+2	; 0x02
    4b76:	80 32       	cpi	r24, 0x20	; 32
    4b78:	91 40       	sbci	r25, 0x01	; 1
    4b7a:	49 f4       	brne	.+18     	; 0x4b8e <tc_enable_compa_int+0x84>
		TIMSK5 |= (1 << OCIE5A);
    4b7c:	83 e7       	ldi	r24, 0x73	; 115
    4b7e:	90 e0       	ldi	r25, 0x00	; 0
    4b80:	23 e7       	ldi	r18, 0x73	; 115
    4b82:	30 e0       	ldi	r19, 0x00	; 0
    4b84:	f9 01       	movw	r30, r18
    4b86:	20 81       	ld	r18, Z
    4b88:	22 60       	ori	r18, 0x02	; 2
    4b8a:	fc 01       	movw	r30, r24
    4b8c:	20 83       	st	Z, r18
	} else {}
}
    4b8e:	00 00       	nop
    4b90:	0f 90       	pop	r0
    4b92:	0f 90       	pop	r0
    4b94:	df 91       	pop	r29
    4b96:	cf 91       	pop	r28
    4b98:	08 95       	ret

00004b9a <tc_disable_compa_int>:
/**
 * @brief Disable Compare Interrupt in channel A
 * @param tc Timer Address
 */
static inline void tc_disable_compa_int(volatile void *tc)
{
    4b9a:	cf 93       	push	r28
    4b9c:	df 93       	push	r29
    4b9e:	00 d0       	rcall	.+0      	; 0x4ba0 <tc_disable_compa_int+0x6>
    4ba0:	cd b7       	in	r28, 0x3d	; 61
    4ba2:	de b7       	in	r29, 0x3e	; 62
    4ba4:	9a 83       	std	Y+2, r25	; 0x02
    4ba6:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    4ba8:	89 81       	ldd	r24, Y+1	; 0x01
    4baa:	9a 81       	ldd	r25, Y+2	; 0x02
    4bac:	80 38       	cpi	r24, 0x80	; 128
    4bae:	91 05       	cpc	r25, r1
    4bb0:	51 f4       	brne	.+20     	; 0x4bc6 <tc_disable_compa_int+0x2c>
		TIMSK1 &= ~(1 << OCIE1A);
    4bb2:	8f e6       	ldi	r24, 0x6F	; 111
    4bb4:	90 e0       	ldi	r25, 0x00	; 0
    4bb6:	2f e6       	ldi	r18, 0x6F	; 111
    4bb8:	30 e0       	ldi	r19, 0x00	; 0
    4bba:	f9 01       	movw	r30, r18
    4bbc:	20 81       	ld	r18, Z
    4bbe:	2d 7f       	andi	r18, 0xFD	; 253
    4bc0:	fc 01       	movw	r30, r24
    4bc2:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 &= ~(1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 &= ~(1 << OCIE5A);
	} else {}
}
    4bc4:	2c c0       	rjmp	.+88     	; 0x4c1e <tc_disable_compa_int+0x84>
 */
static inline void tc_disable_compa_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 &= ~(1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    4bc6:	89 81       	ldd	r24, Y+1	; 0x01
    4bc8:	9a 81       	ldd	r25, Y+2	; 0x02
    4bca:	80 39       	cpi	r24, 0x90	; 144
    4bcc:	91 05       	cpc	r25, r1
    4bce:	51 f4       	brne	.+20     	; 0x4be4 <tc_disable_compa_int+0x4a>
		TIMSK3 &= ~(1 << OCIE3A);
    4bd0:	81 e7       	ldi	r24, 0x71	; 113
    4bd2:	90 e0       	ldi	r25, 0x00	; 0
    4bd4:	21 e7       	ldi	r18, 0x71	; 113
    4bd6:	30 e0       	ldi	r19, 0x00	; 0
    4bd8:	f9 01       	movw	r30, r18
    4bda:	20 81       	ld	r18, Z
    4bdc:	2d 7f       	andi	r18, 0xFD	; 253
    4bde:	fc 01       	movw	r30, r24
    4be0:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 &= ~(1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 &= ~(1 << OCIE5A);
	} else {}
}
    4be2:	1d c0       	rjmp	.+58     	; 0x4c1e <tc_disable_compa_int+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 &= ~(1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 &= ~(1 << OCIE3A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    4be4:	89 81       	ldd	r24, Y+1	; 0x01
    4be6:	9a 81       	ldd	r25, Y+2	; 0x02
    4be8:	80 3a       	cpi	r24, 0xA0	; 160
    4bea:	91 05       	cpc	r25, r1
    4bec:	51 f4       	brne	.+20     	; 0x4c02 <tc_disable_compa_int+0x68>
		TIMSK4 &= ~(1 << OCIE4A);
    4bee:	82 e7       	ldi	r24, 0x72	; 114
    4bf0:	90 e0       	ldi	r25, 0x00	; 0
    4bf2:	22 e7       	ldi	r18, 0x72	; 114
    4bf4:	30 e0       	ldi	r19, 0x00	; 0
    4bf6:	f9 01       	movw	r30, r18
    4bf8:	20 81       	ld	r18, Z
    4bfa:	2d 7f       	andi	r18, 0xFD	; 253
    4bfc:	fc 01       	movw	r30, r24
    4bfe:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 &= ~(1 << OCIE5A);
	} else {}
}
    4c00:	0e c0       	rjmp	.+28     	; 0x4c1e <tc_disable_compa_int+0x84>
		TIMSK1 &= ~(1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 &= ~(1 << OCIE3A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 &= ~(1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    4c02:	89 81       	ldd	r24, Y+1	; 0x01
    4c04:	9a 81       	ldd	r25, Y+2	; 0x02
    4c06:	80 32       	cpi	r24, 0x20	; 32
    4c08:	91 40       	sbci	r25, 0x01	; 1
    4c0a:	49 f4       	brne	.+18     	; 0x4c1e <tc_disable_compa_int+0x84>
		TIMSK5 &= ~(1 << OCIE5A);
    4c0c:	83 e7       	ldi	r24, 0x73	; 115
    4c0e:	90 e0       	ldi	r25, 0x00	; 0
    4c10:	23 e7       	ldi	r18, 0x73	; 115
    4c12:	30 e0       	ldi	r19, 0x00	; 0
    4c14:	f9 01       	movw	r30, r18
    4c16:	20 81       	ld	r18, Z
    4c18:	2d 7f       	andi	r18, 0xFD	; 253
    4c1a:	fc 01       	movw	r30, r24
    4c1c:	20 83       	st	Z, r18
	} else {}
}
    4c1e:	00 00       	nop
    4c20:	0f 90       	pop	r0
    4c22:	0f 90       	pop	r0
    4c24:	df 91       	pop	r29
    4c26:	cf 91       	pop	r28
    4c28:	08 95       	ret

00004c2a <tc_write_cc>:
 * @param channel_index Compare Channel to be used
 * @param value Compare value to be written
 */
static inline void tc_write_cc(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t value)
{
    4c2a:	cf 93       	push	r28
    4c2c:	df 93       	push	r29
    4c2e:	cd b7       	in	r28, 0x3d	; 61
    4c30:	de b7       	in	r29, 0x3e	; 62
    4c32:	27 97       	sbiw	r28, 0x07	; 7
    4c34:	0f b6       	in	r0, 0x3f	; 63
    4c36:	f8 94       	cli
    4c38:	de bf       	out	0x3e, r29	; 62
    4c3a:	0f be       	out	0x3f, r0	; 63
    4c3c:	cd bf       	out	0x3d, r28	; 61
    4c3e:	9c 83       	std	Y+4, r25	; 0x04
    4c40:	8b 83       	std	Y+3, r24	; 0x03
    4c42:	6d 83       	std	Y+5, r22	; 0x05
    4c44:	5f 83       	std	Y+7, r21	; 0x07
    4c46:	4e 83       	std	Y+6, r20	; 0x06
	uint8_t *reg = (uint8_t *)tc;
    4c48:	8b 81       	ldd	r24, Y+3	; 0x03
    4c4a:	9c 81       	ldd	r25, Y+4	; 0x04
    4c4c:	9a 83       	std	Y+2, r25	; 0x02
    4c4e:	89 83       	std	Y+1, r24	; 0x01
	*(reg + channel_index + 1) |=  (value >> 8);
    4c50:	8d 81       	ldd	r24, Y+5	; 0x05
    4c52:	88 2f       	mov	r24, r24
    4c54:	90 e0       	ldi	r25, 0x00	; 0
    4c56:	01 96       	adiw	r24, 0x01	; 1
    4c58:	29 81       	ldd	r18, Y+1	; 0x01
    4c5a:	3a 81       	ldd	r19, Y+2	; 0x02
    4c5c:	82 0f       	add	r24, r18
    4c5e:	93 1f       	adc	r25, r19
    4c60:	2d 81       	ldd	r18, Y+5	; 0x05
    4c62:	22 2f       	mov	r18, r18
    4c64:	30 e0       	ldi	r19, 0x00	; 0
    4c66:	2f 5f       	subi	r18, 0xFF	; 255
    4c68:	3f 4f       	sbci	r19, 0xFF	; 255
    4c6a:	49 81       	ldd	r20, Y+1	; 0x01
    4c6c:	5a 81       	ldd	r21, Y+2	; 0x02
    4c6e:	24 0f       	add	r18, r20
    4c70:	35 1f       	adc	r19, r21
    4c72:	f9 01       	movw	r30, r18
    4c74:	40 81       	ld	r20, Z
    4c76:	2e 81       	ldd	r18, Y+6	; 0x06
    4c78:	3f 81       	ldd	r19, Y+7	; 0x07
    4c7a:	23 2f       	mov	r18, r19
    4c7c:	33 27       	eor	r19, r19
    4c7e:	24 2b       	or	r18, r20
    4c80:	fc 01       	movw	r30, r24
    4c82:	20 83       	st	Z, r18
	*(reg + channel_index) |=  value;
    4c84:	8d 81       	ldd	r24, Y+5	; 0x05
    4c86:	88 2f       	mov	r24, r24
    4c88:	90 e0       	ldi	r25, 0x00	; 0
    4c8a:	29 81       	ldd	r18, Y+1	; 0x01
    4c8c:	3a 81       	ldd	r19, Y+2	; 0x02
    4c8e:	82 0f       	add	r24, r18
    4c90:	93 1f       	adc	r25, r19
    4c92:	2d 81       	ldd	r18, Y+5	; 0x05
    4c94:	22 2f       	mov	r18, r18
    4c96:	30 e0       	ldi	r19, 0x00	; 0
    4c98:	49 81       	ldd	r20, Y+1	; 0x01
    4c9a:	5a 81       	ldd	r21, Y+2	; 0x02
    4c9c:	24 0f       	add	r18, r20
    4c9e:	35 1f       	adc	r19, r21
    4ca0:	f9 01       	movw	r30, r18
    4ca2:	30 81       	ld	r19, Z
    4ca4:	2e 81       	ldd	r18, Y+6	; 0x06
    4ca6:	23 2b       	or	r18, r19
    4ca8:	fc 01       	movw	r30, r24
    4caa:	20 83       	st	Z, r18
}
    4cac:	00 00       	nop
    4cae:	27 96       	adiw	r28, 0x07	; 7
    4cb0:	0f b6       	in	r0, 0x3f	; 63
    4cb2:	f8 94       	cli
    4cb4:	de bf       	out	0x3e, r29	; 62
    4cb6:	0f be       	out	0x3f, r0	; 63
    4cb8:	cd bf       	out	0x3d, r28	; 61
    4cba:	df 91       	pop	r29
    4cbc:	cf 91       	pop	r28
    4cbe:	08 95       	ret

00004cc0 <clear_ovf_flag>:
/**
 * @brief Clears Overflow Flag
 * @param tc Timer Address
 */
static inline void clear_ovf_flag(volatile void *tc)
{
    4cc0:	cf 93       	push	r28
    4cc2:	df 93       	push	r29
    4cc4:	00 d0       	rcall	.+0      	; 0x4cc6 <clear_ovf_flag+0x6>
    4cc6:	cd b7       	in	r28, 0x3d	; 61
    4cc8:	de b7       	in	r29, 0x3e	; 62
    4cca:	9a 83       	std	Y+2, r25	; 0x02
    4ccc:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    4cce:	89 81       	ldd	r24, Y+1	; 0x01
    4cd0:	9a 81       	ldd	r25, Y+2	; 0x02
    4cd2:	80 38       	cpi	r24, 0x80	; 128
    4cd4:	91 05       	cpc	r25, r1
    4cd6:	51 f4       	brne	.+20     	; 0x4cec <clear_ovf_flag+0x2c>
		TIFR1 |= (1 << TOV1);
    4cd8:	86 e3       	ldi	r24, 0x36	; 54
    4cda:	90 e0       	ldi	r25, 0x00	; 0
    4cdc:	26 e3       	ldi	r18, 0x36	; 54
    4cde:	30 e0       	ldi	r19, 0x00	; 0
    4ce0:	f9 01       	movw	r30, r18
    4ce2:	20 81       	ld	r18, Z
    4ce4:	21 60       	ori	r18, 0x01	; 1
    4ce6:	fc 01       	movw	r30, r24
    4ce8:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << TOV4));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << TOV5));
	} else {}
}
    4cea:	2c c0       	rjmp	.+88     	; 0x4d44 <clear_ovf_flag+0x84>
 */
static inline void clear_ovf_flag(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << TOV1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    4cec:	89 81       	ldd	r24, Y+1	; 0x01
    4cee:	9a 81       	ldd	r25, Y+2	; 0x02
    4cf0:	80 39       	cpi	r24, 0x90	; 144
    4cf2:	91 05       	cpc	r25, r1
    4cf4:	51 f4       	brne	.+20     	; 0x4d0a <clear_ovf_flag+0x4a>
		(TIFR3 |= (1 << TOV3));
    4cf6:	88 e3       	ldi	r24, 0x38	; 56
    4cf8:	90 e0       	ldi	r25, 0x00	; 0
    4cfa:	28 e3       	ldi	r18, 0x38	; 56
    4cfc:	30 e0       	ldi	r19, 0x00	; 0
    4cfe:	f9 01       	movw	r30, r18
    4d00:	20 81       	ld	r18, Z
    4d02:	21 60       	ori	r18, 0x01	; 1
    4d04:	fc 01       	movw	r30, r24
    4d06:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << TOV4));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << TOV5));
	} else {}
}
    4d08:	1d c0       	rjmp	.+58     	; 0x4d44 <clear_ovf_flag+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << TOV1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		(TIFR3 |= (1 << TOV3));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    4d0a:	89 81       	ldd	r24, Y+1	; 0x01
    4d0c:	9a 81       	ldd	r25, Y+2	; 0x02
    4d0e:	80 3a       	cpi	r24, 0xA0	; 160
    4d10:	91 05       	cpc	r25, r1
    4d12:	51 f4       	brne	.+20     	; 0x4d28 <clear_ovf_flag+0x68>
		(TIFR4 |= (1 << TOV4));
    4d14:	89 e3       	ldi	r24, 0x39	; 57
    4d16:	90 e0       	ldi	r25, 0x00	; 0
    4d18:	29 e3       	ldi	r18, 0x39	; 57
    4d1a:	30 e0       	ldi	r19, 0x00	; 0
    4d1c:	f9 01       	movw	r30, r18
    4d1e:	20 81       	ld	r18, Z
    4d20:	21 60       	ori	r18, 0x01	; 1
    4d22:	fc 01       	movw	r30, r24
    4d24:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << TOV5));
	} else {}
}
    4d26:	0e c0       	rjmp	.+28     	; 0x4d44 <clear_ovf_flag+0x84>
		TIFR1 |= (1 << TOV1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		(TIFR3 |= (1 << TOV3));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << TOV4));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    4d28:	89 81       	ldd	r24, Y+1	; 0x01
    4d2a:	9a 81       	ldd	r25, Y+2	; 0x02
    4d2c:	80 32       	cpi	r24, 0x20	; 32
    4d2e:	91 40       	sbci	r25, 0x01	; 1
    4d30:	49 f4       	brne	.+18     	; 0x4d44 <clear_ovf_flag+0x84>
		(TIFR5 |= (1 << TOV5));
    4d32:	8a e3       	ldi	r24, 0x3A	; 58
    4d34:	90 e0       	ldi	r25, 0x00	; 0
    4d36:	2a e3       	ldi	r18, 0x3A	; 58
    4d38:	30 e0       	ldi	r19, 0x00	; 0
    4d3a:	f9 01       	movw	r30, r18
    4d3c:	20 81       	ld	r18, Z
    4d3e:	21 60       	ori	r18, 0x01	; 1
    4d40:	fc 01       	movw	r30, r24
    4d42:	20 83       	st	Z, r18
	} else {}
}
    4d44:	00 00       	nop
    4d46:	0f 90       	pop	r0
    4d48:	0f 90       	pop	r0
    4d4a:	df 91       	pop	r29
    4d4c:	cf 91       	pop	r28
    4d4e:	08 95       	ret

00004d50 <clear_compa_flag>:
/**
 * @brief Clears Compare Match  Flag in channel A
 * @param tc Timer Address
 */
static inline void clear_compa_flag(volatile void *tc)
{
    4d50:	cf 93       	push	r28
    4d52:	df 93       	push	r29
    4d54:	00 d0       	rcall	.+0      	; 0x4d56 <clear_compa_flag+0x6>
    4d56:	cd b7       	in	r28, 0x3d	; 61
    4d58:	de b7       	in	r29, 0x3e	; 62
    4d5a:	9a 83       	std	Y+2, r25	; 0x02
    4d5c:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    4d5e:	89 81       	ldd	r24, Y+1	; 0x01
    4d60:	9a 81       	ldd	r25, Y+2	; 0x02
    4d62:	80 38       	cpi	r24, 0x80	; 128
    4d64:	91 05       	cpc	r25, r1
    4d66:	51 f4       	brne	.+20     	; 0x4d7c <clear_compa_flag+0x2c>
		TIFR1 |= (1 << OCF1A);
    4d68:	86 e3       	ldi	r24, 0x36	; 54
    4d6a:	90 e0       	ldi	r25, 0x00	; 0
    4d6c:	26 e3       	ldi	r18, 0x36	; 54
    4d6e:	30 e0       	ldi	r19, 0x00	; 0
    4d70:	f9 01       	movw	r30, r18
    4d72:	20 81       	ld	r18, Z
    4d74:	22 60       	ori	r18, 0x02	; 2
    4d76:	fc 01       	movw	r30, r24
    4d78:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << OCF1A));
	} else {}
}
    4d7a:	2c c0       	rjmp	.+88     	; 0x4dd4 <clear_compa_flag+0x84>
 */
static inline void clear_compa_flag(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << OCF1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    4d7c:	89 81       	ldd	r24, Y+1	; 0x01
    4d7e:	9a 81       	ldd	r25, Y+2	; 0x02
    4d80:	80 39       	cpi	r24, 0x90	; 144
    4d82:	91 05       	cpc	r25, r1
    4d84:	51 f4       	brne	.+20     	; 0x4d9a <clear_compa_flag+0x4a>
		(TIFR3 |= (1 << OCF1A));
    4d86:	88 e3       	ldi	r24, 0x38	; 56
    4d88:	90 e0       	ldi	r25, 0x00	; 0
    4d8a:	28 e3       	ldi	r18, 0x38	; 56
    4d8c:	30 e0       	ldi	r19, 0x00	; 0
    4d8e:	f9 01       	movw	r30, r18
    4d90:	20 81       	ld	r18, Z
    4d92:	22 60       	ori	r18, 0x02	; 2
    4d94:	fc 01       	movw	r30, r24
    4d96:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << OCF1A));
	} else {}
}
    4d98:	1d c0       	rjmp	.+58     	; 0x4dd4 <clear_compa_flag+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << OCF1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		(TIFR3 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    4d9a:	89 81       	ldd	r24, Y+1	; 0x01
    4d9c:	9a 81       	ldd	r25, Y+2	; 0x02
    4d9e:	80 3a       	cpi	r24, 0xA0	; 160
    4da0:	91 05       	cpc	r25, r1
    4da2:	51 f4       	brne	.+20     	; 0x4db8 <clear_compa_flag+0x68>
		(TIFR4 |= (1 << OCF1A));
    4da4:	89 e3       	ldi	r24, 0x39	; 57
    4da6:	90 e0       	ldi	r25, 0x00	; 0
    4da8:	29 e3       	ldi	r18, 0x39	; 57
    4daa:	30 e0       	ldi	r19, 0x00	; 0
    4dac:	f9 01       	movw	r30, r18
    4dae:	20 81       	ld	r18, Z
    4db0:	22 60       	ori	r18, 0x02	; 2
    4db2:	fc 01       	movw	r30, r24
    4db4:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << OCF1A));
	} else {}
}
    4db6:	0e c0       	rjmp	.+28     	; 0x4dd4 <clear_compa_flag+0x84>
		TIFR1 |= (1 << OCF1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		(TIFR3 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    4db8:	89 81       	ldd	r24, Y+1	; 0x01
    4dba:	9a 81       	ldd	r25, Y+2	; 0x02
    4dbc:	80 32       	cpi	r24, 0x20	; 32
    4dbe:	91 40       	sbci	r25, 0x01	; 1
    4dc0:	49 f4       	brne	.+18     	; 0x4dd4 <clear_compa_flag+0x84>
		(TIFR5 |= (1 << OCF1A));
    4dc2:	8a e3       	ldi	r24, 0x3A	; 58
    4dc4:	90 e0       	ldi	r25, 0x00	; 0
    4dc6:	2a e3       	ldi	r18, 0x3A	; 58
    4dc8:	30 e0       	ldi	r19, 0x00	; 0
    4dca:	f9 01       	movw	r30, r18
    4dcc:	20 81       	ld	r18, Z
    4dce:	22 60       	ori	r18, 0x02	; 2
    4dd0:	fc 01       	movw	r30, r24
    4dd2:	20 83       	st	Z, r18
	} else {}
}
    4dd4:	00 00       	nop
    4dd6:	0f 90       	pop	r0
    4dd8:	0f 90       	pop	r0
    4dda:	df 91       	pop	r29
    4ddc:	cf 91       	pop	r28
    4dde:	08 95       	ret

00004de0 <tc_read_count>:
 * @brief Reads the  count value in the Timer Counter Register
 * @param tc Timer Address
 * @return  count  in the register
 */
static inline uint16_t tc_read_count(volatile void *tc)
{
    4de0:	cf 93       	push	r28
    4de2:	df 93       	push	r29
    4de4:	00 d0       	rcall	.+0      	; 0x4de6 <tc_read_count+0x6>
    4de6:	cd b7       	in	r28, 0x3d	; 61
    4de8:	de b7       	in	r29, 0x3e	; 62
    4dea:	9a 83       	std	Y+2, r25	; 0x02
    4dec:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    4dee:	89 81       	ldd	r24, Y+1	; 0x01
    4df0:	9a 81       	ldd	r25, Y+2	; 0x02
    4df2:	80 38       	cpi	r24, 0x80	; 128
    4df4:	91 05       	cpc	r25, r1
    4df6:	31 f4       	brne	.+12     	; 0x4e04 <tc_read_count+0x24>
		return TCNT1;
    4df8:	84 e8       	ldi	r24, 0x84	; 132
    4dfa:	90 e0       	ldi	r25, 0x00	; 0
    4dfc:	fc 01       	movw	r30, r24
    4dfe:	80 81       	ld	r24, Z
    4e00:	91 81       	ldd	r25, Z+1	; 0x01
    4e02:	23 c0       	rjmp	.+70     	; 0x4e4a <tc_read_count+0x6a>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    4e04:	89 81       	ldd	r24, Y+1	; 0x01
    4e06:	9a 81       	ldd	r25, Y+2	; 0x02
    4e08:	80 39       	cpi	r24, 0x90	; 144
    4e0a:	91 05       	cpc	r25, r1
    4e0c:	31 f4       	brne	.+12     	; 0x4e1a <tc_read_count+0x3a>
		return TCNT3;
    4e0e:	84 e9       	ldi	r24, 0x94	; 148
    4e10:	90 e0       	ldi	r25, 0x00	; 0
    4e12:	fc 01       	movw	r30, r24
    4e14:	80 81       	ld	r24, Z
    4e16:	91 81       	ldd	r25, Z+1	; 0x01
    4e18:	18 c0       	rjmp	.+48     	; 0x4e4a <tc_read_count+0x6a>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    4e1a:	89 81       	ldd	r24, Y+1	; 0x01
    4e1c:	9a 81       	ldd	r25, Y+2	; 0x02
    4e1e:	80 3a       	cpi	r24, 0xA0	; 160
    4e20:	91 05       	cpc	r25, r1
    4e22:	31 f4       	brne	.+12     	; 0x4e30 <tc_read_count+0x50>
		return TCNT4;
    4e24:	84 ea       	ldi	r24, 0xA4	; 164
    4e26:	90 e0       	ldi	r25, 0x00	; 0
    4e28:	fc 01       	movw	r30, r24
    4e2a:	80 81       	ld	r24, Z
    4e2c:	91 81       	ldd	r25, Z+1	; 0x01
    4e2e:	0d c0       	rjmp	.+26     	; 0x4e4a <tc_read_count+0x6a>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    4e30:	89 81       	ldd	r24, Y+1	; 0x01
    4e32:	9a 81       	ldd	r25, Y+2	; 0x02
    4e34:	80 32       	cpi	r24, 0x20	; 32
    4e36:	91 40       	sbci	r25, 0x01	; 1
    4e38:	31 f4       	brne	.+12     	; 0x4e46 <tc_read_count+0x66>
		return TCNT5;
    4e3a:	84 e2       	ldi	r24, 0x24	; 36
    4e3c:	91 e0       	ldi	r25, 0x01	; 1
    4e3e:	fc 01       	movw	r30, r24
    4e40:	80 81       	ld	r24, Z
    4e42:	91 81       	ldd	r25, Z+1	; 0x01
    4e44:	02 c0       	rjmp	.+4      	; 0x4e4a <tc_read_count+0x6a>
	}

	return 0;
    4e46:	80 e0       	ldi	r24, 0x00	; 0
    4e48:	90 e0       	ldi	r25, 0x00	; 0
}
    4e4a:	0f 90       	pop	r0
    4e4c:	0f 90       	pop	r0
    4e4e:	df 91       	pop	r29
    4e50:	cf 91       	pop	r28
    4e52:	08 95       	ret

00004e54 <tc_set_mode>:
 * @brief Sets a timer in a particular mode of operation
 * @param tc Timer Address
 * @param mode Enum value of the selected mode
 */
static inline void tc_set_mode(volatile void *tc, TC_MODE_t mode)
{
    4e54:	cf 93       	push	r28
    4e56:	df 93       	push	r29
    4e58:	00 d0       	rcall	.+0      	; 0x4e5a <tc_set_mode+0x6>
    4e5a:	00 d0       	rcall	.+0      	; 0x4e5c <tc_set_mode+0x8>
    4e5c:	1f 92       	push	r1
    4e5e:	cd b7       	in	r28, 0x3d	; 61
    4e60:	de b7       	in	r29, 0x3e	; 62
    4e62:	9c 83       	std	Y+4, r25	; 0x04
    4e64:	8b 83       	std	Y+3, r24	; 0x03
    4e66:	6d 83       	std	Y+5, r22	; 0x05
	uint8_t *reg = (uint8_t *)tc;
    4e68:	8b 81       	ldd	r24, Y+3	; 0x03
    4e6a:	9c 81       	ldd	r25, Y+4	; 0x04
    4e6c:	9a 83       	std	Y+2, r25	; 0x02
    4e6e:	89 83       	std	Y+1, r24	; 0x01
	if (mode == NORMAL) {
    4e70:	8d 81       	ldd	r24, Y+5	; 0x05
    4e72:	88 23       	and	r24, r24
    4e74:	49 f4       	brne	.+18     	; 0x4e88 <tc_set_mode+0x34>
		*(reg) |=  ((0 << WGM10) || ((0 << WGM11)));
    4e76:	89 81       	ldd	r24, Y+1	; 0x01
    4e78:	9a 81       	ldd	r25, Y+2	; 0x02
    4e7a:	fc 01       	movw	r30, r24
    4e7c:	20 81       	ld	r18, Z
    4e7e:	89 81       	ldd	r24, Y+1	; 0x01
    4e80:	9a 81       	ldd	r25, Y+2	; 0x02
    4e82:	fc 01       	movw	r30, r24
    4e84:	20 83       	st	Z, r18
	} else if (mode == CTC_Mode1) {
		*(reg + TCCRB_OFFSET) |= (1 << WGM12);
	}
}
    4e86:	0f c0       	rjmp	.+30     	; 0x4ea6 <tc_set_mode+0x52>
static inline void tc_set_mode(volatile void *tc, TC_MODE_t mode)
{
	uint8_t *reg = (uint8_t *)tc;
	if (mode == NORMAL) {
		*(reg) |=  ((0 << WGM10) || ((0 << WGM11)));
	} else if (mode == CTC_Mode1) {
    4e88:	8d 81       	ldd	r24, Y+5	; 0x05
    4e8a:	84 30       	cpi	r24, 0x04	; 4
    4e8c:	61 f4       	brne	.+24     	; 0x4ea6 <tc_set_mode+0x52>
		*(reg + TCCRB_OFFSET) |= (1 << WGM12);
    4e8e:	89 81       	ldd	r24, Y+1	; 0x01
    4e90:	9a 81       	ldd	r25, Y+2	; 0x02
    4e92:	01 96       	adiw	r24, 0x01	; 1
    4e94:	29 81       	ldd	r18, Y+1	; 0x01
    4e96:	3a 81       	ldd	r19, Y+2	; 0x02
    4e98:	2f 5f       	subi	r18, 0xFF	; 255
    4e9a:	3f 4f       	sbci	r19, 0xFF	; 255
    4e9c:	f9 01       	movw	r30, r18
    4e9e:	20 81       	ld	r18, Z
    4ea0:	28 60       	ori	r18, 0x08	; 8
    4ea2:	fc 01       	movw	r30, r24
    4ea4:	20 83       	st	Z, r18
	}
}
    4ea6:	00 00       	nop
    4ea8:	0f 90       	pop	r0
    4eaa:	0f 90       	pop	r0
    4eac:	0f 90       	pop	r0
    4eae:	0f 90       	pop	r0
    4eb0:	0f 90       	pop	r0
    4eb2:	df 91       	pop	r29
    4eb4:	cf 91       	pop	r28
    4eb6:	08 95       	ret

00004eb8 <tmr_read_count>:
static void configure_tc_callback(volatile void *timer);

/*! \brief  read the actual timer count from register
 */
uint16_t tmr_read_count(void)
{
    4eb8:	cf 93       	push	r28
    4eba:	df 93       	push	r29
    4ebc:	cd b7       	in	r28, 0x3d	; 61
    4ebe:	de b7       	in	r29, 0x3e	; 62
	return tc_read_count(TIMER);
    4ec0:	80 e8       	ldi	r24, 0x80	; 128
    4ec2:	90 e0       	ldi	r25, 0x00	; 0
    4ec4:	0e 94 f0 26 	call	0x4de0	; 0x4de0 <tc_read_count>
}
    4ec8:	df 91       	pop	r29
    4eca:	cf 91       	pop	r28
    4ecc:	08 95       	ret

00004ece <tmr_disable_cc_interrupt>:

/*! \brief  to disable compare interrupt
 */
void tmr_disable_cc_interrupt(void)
{
    4ece:	cf 93       	push	r28
    4ed0:	df 93       	push	r29
    4ed2:	cd b7       	in	r28, 0x3d	; 61
    4ed4:	de b7       	in	r29, 0x3e	; 62
	tc_disable_compa_int(TIMER);
    4ed6:	80 e8       	ldi	r24, 0x80	; 128
    4ed8:	90 e0       	ldi	r25, 0x00	; 0
    4eda:	0e 94 cd 25 	call	0x4b9a	; 0x4b9a <tc_disable_compa_int>
	clear_compa_flag(TIMER);
    4ede:	80 e8       	ldi	r24, 0x80	; 128
    4ee0:	90 e0       	ldi	r25, 0x00	; 0
    4ee2:	0e 94 a8 26 	call	0x4d50	; 0x4d50 <clear_compa_flag>
}
    4ee6:	00 00       	nop
    4ee8:	df 91       	pop	r29
    4eea:	cf 91       	pop	r28
    4eec:	08 95       	ret

00004eee <tmr_enable_cc_interrupt>:

/*! \brief  to enable compare interrupt
 */
void tmr_enable_cc_interrupt(void)
{
    4eee:	cf 93       	push	r28
    4ef0:	df 93       	push	r29
    4ef2:	cd b7       	in	r28, 0x3d	; 61
    4ef4:	de b7       	in	r29, 0x3e	; 62
	clear_compa_flag(TIMER);
    4ef6:	80 e8       	ldi	r24, 0x80	; 128
    4ef8:	90 e0       	ldi	r25, 0x00	; 0
    4efa:	0e 94 a8 26 	call	0x4d50	; 0x4d50 <clear_compa_flag>
	tc_enable_compa_int(TIMER);
    4efe:	80 e8       	ldi	r24, 0x80	; 128
    4f00:	90 e0       	ldi	r25, 0x00	; 0
    4f02:	0e 94 85 25 	call	0x4b0a	; 0x4b0a <tc_enable_compa_int>
}
    4f06:	00 00       	nop
    4f08:	df 91       	pop	r29
    4f0a:	cf 91       	pop	r28
    4f0c:	08 95       	ret

00004f0e <tmr_disable_ovf_interrupt>:

/*! \brief  to disable overflow interrupt
 */
void tmr_disable_ovf_interrupt(void)
{
    4f0e:	cf 93       	push	r28
    4f10:	df 93       	push	r29
    4f12:	cd b7       	in	r28, 0x3d	; 61
    4f14:	de b7       	in	r29, 0x3e	; 62
	tc_enable_ovf_int(TIMER);
    4f16:	80 e8       	ldi	r24, 0x80	; 128
    4f18:	90 e0       	ldi	r25, 0x00	; 0
    4f1a:	0e 94 3d 25 	call	0x4a7a	; 0x4a7a <tc_enable_ovf_int>
	clear_ovf_flag(TIMER);
    4f1e:	80 e8       	ldi	r24, 0x80	; 128
    4f20:	90 e0       	ldi	r25, 0x00	; 0
    4f22:	0e 94 60 26 	call	0x4cc0	; 0x4cc0 <clear_ovf_flag>
}
    4f26:	00 00       	nop
    4f28:	df 91       	pop	r29
    4f2a:	cf 91       	pop	r28
    4f2c:	08 95       	ret

00004f2e <tmr_stop>:

/*! \brief  to stop the running timer
 */
void tmr_stop(void)
{
    4f2e:	cf 93       	push	r28
    4f30:	df 93       	push	r29
    4f32:	cd b7       	in	r28, 0x3d	; 61
    4f34:	de b7       	in	r29, 0x3e	; 62
	tc_disable(TIMER);
    4f36:	80 e8       	ldi	r24, 0x80	; 128
    4f38:	90 e0       	ldi	r25, 0x00	; 0
    4f3a:	0e 94 14 2f 	call	0x5e28	; 0x5e28 <tc_disable>
}
    4f3e:	00 00       	nop
    4f40:	df 91       	pop	r29
    4f42:	cf 91       	pop	r28
    4f44:	08 95       	ret

00004f46 <tmr_write_cmpreg>:

/*! \brief  to load compare value in channel compare register
 */
void tmr_write_cmpreg(uint16_t compare_value)
{
    4f46:	cf 93       	push	r28
    4f48:	df 93       	push	r29
    4f4a:	00 d0       	rcall	.+0      	; 0x4f4c <tmr_write_cmpreg+0x6>
    4f4c:	cd b7       	in	r28, 0x3d	; 61
    4f4e:	de b7       	in	r29, 0x3e	; 62
    4f50:	9a 83       	std	Y+2, r25	; 0x02
    4f52:	89 83       	std	Y+1, r24	; 0x01
	tc_write_cc(TIMER, TC_COMPA, compare_value);
    4f54:	89 81       	ldd	r24, Y+1	; 0x01
    4f56:	9a 81       	ldd	r25, Y+2	; 0x02
    4f58:	ac 01       	movw	r20, r24
    4f5a:	68 e0       	ldi	r22, 0x08	; 8
    4f5c:	80 e8       	ldi	r24, 0x80	; 128
    4f5e:	90 e0       	ldi	r25, 0x00	; 0
    4f60:	0e 94 15 26 	call	0x4c2a	; 0x4c2a <tc_write_cc>
}
    4f64:	00 00       	nop
    4f66:	0f 90       	pop	r0
    4f68:	0f 90       	pop	r0
    4f6a:	df 91       	pop	r29
    4f6c:	cf 91       	pop	r28
    4f6e:	08 95       	ret

00004f70 <save_cpu_interrupt>:

/*! \brief  to save current interrupts status
 */
uint8_t save_cpu_interrupt(void)
{
    4f70:	cf 93       	push	r28
    4f72:	df 93       	push	r29
    4f74:	cd b7       	in	r28, 0x3d	; 61
    4f76:	de b7       	in	r29, 0x3e	; 62
	return cpu_irq_save();
    4f78:	0e 94 fb 23 	call	0x47f6	; 0x47f6 <cpu_irq_save>
}
    4f7c:	df 91       	pop	r29
    4f7e:	cf 91       	pop	r28
    4f80:	08 95       	ret

00004f82 <restore_cpu_interrupt>:

/*! \brief  to restore saved interrupts status
 *  \param  saved interrupt status
 */
void restore_cpu_interrupt(uint8_t flags)
{
    4f82:	cf 93       	push	r28
    4f84:	df 93       	push	r29
    4f86:	1f 92       	push	r1
    4f88:	cd b7       	in	r28, 0x3d	; 61
    4f8a:	de b7       	in	r29, 0x3e	; 62
    4f8c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_restore(flags);
    4f8e:	89 81       	ldd	r24, Y+1	; 0x01
    4f90:	0e 94 0b 24 	call	0x4816	; 0x4816 <cpu_irq_restore>
}
    4f94:	00 00       	nop
    4f96:	0f 90       	pop	r0
    4f98:	df 91       	pop	r29
    4f9a:	cf 91       	pop	r28
    4f9c:	08 95       	ret

00004f9e <tmr_init>:

/*! \brief  to initialiaze hw timer
 */
uint8_t tmr_init(void)
{
    4f9e:	cf 93       	push	r28
    4fa0:	df 93       	push	r29
    4fa2:	1f 92       	push	r1
    4fa4:	cd b7       	in	r28, 0x3d	; 61
    4fa6:	de b7       	in	r29, 0x3e	; 62
	uint8_t timer_multiplier;

	tc_enable(TIMER);
    4fa8:	80 e8       	ldi	r24, 0x80	; 128
    4faa:	90 e0       	ldi	r25, 0x00	; 0
    4fac:	0e 94 fb 2e 	call	0x5df6	; 0x5df6 <tc_enable>

	tc_set_overflow_interrupt_callback(TIMER, tc_ovf_callback);
    4fb0:	68 e6       	ldi	r22, 0x68	; 104
    4fb2:	78 e2       	ldi	r23, 0x28	; 40
    4fb4:	80 e8       	ldi	r24, 0x80	; 128
    4fb6:	90 e0       	ldi	r25, 0x00	; 0
    4fb8:	0e 94 2d 2f 	call	0x5e5a	; 0x5e5a <tc_set_overflow_interrupt_callback>

	tc_set_mode(TIMER, NORMAL);
    4fbc:	60 e0       	ldi	r22, 0x00	; 0
    4fbe:	80 e8       	ldi	r24, 0x80	; 128
    4fc0:	90 e0       	ldi	r25, 0x00	; 0
    4fc2:	0e 94 2a 27 	call	0x4e54	; 0x4e54 <tc_set_mode>

	tc_enable_ovf_int(TIMER);
    4fc6:	80 e8       	ldi	r24, 0x80	; 128
    4fc8:	90 e0       	ldi	r25, 0x00	; 0
    4fca:	0e 94 3d 25 	call	0x4a7a	; 0x4a7a <tc_enable_ovf_int>

	configure_tc_callback(TIMER);
    4fce:	80 e8       	ldi	r24, 0x80	; 128
    4fd0:	90 e0       	ldi	r25, 0x00	; 0
    4fd2:	0e 94 0a 28 	call	0x5014	; 0x5014 <configure_tc_callback>

	tc_disable_compa_int(TIMER);
    4fd6:	80 e8       	ldi	r24, 0x80	; 128
    4fd8:	90 e0       	ldi	r25, 0x00	; 0
    4fda:	0e 94 cd 25 	call	0x4b9a	; 0x4b9a <tc_disable_compa_int>

	tc_write_clock_source(TIMER, TC_CLKSEL_DIV1_gc);
    4fde:	61 e0       	ldi	r22, 0x01	; 1
    4fe0:	80 e8       	ldi	r24, 0x80	; 128
    4fe2:	90 e0       	ldi	r25, 0x00	; 0
    4fe4:	0e 94 ee 24 	call	0x49dc	; 0x49dc <tc_write_clock_source>

	timer_multiplier = sysclk_get_peripheral_bus_hz(TIMER) / DEF_1MHZ;
    4fe8:	80 e8       	ldi	r24, 0x80	; 128
    4fea:	90 e0       	ldi	r25, 0x00	; 0
    4fec:	0e 94 35 24 	call	0x486a	; 0x486a <sysclk_get_peripheral_bus_hz>
    4ff0:	dc 01       	movw	r26, r24
    4ff2:	cb 01       	movw	r24, r22
    4ff4:	20 e4       	ldi	r18, 0x40	; 64
    4ff6:	32 e4       	ldi	r19, 0x42	; 66
    4ff8:	4f e0       	ldi	r20, 0x0F	; 15
    4ffa:	50 e0       	ldi	r21, 0x00	; 0
    4ffc:	bc 01       	movw	r22, r24
    4ffe:	cd 01       	movw	r24, r26
    5000:	0e 94 8d 49 	call	0x931a	; 0x931a <__udivmodsi4>
    5004:	da 01       	movw	r26, r20
    5006:	c9 01       	movw	r24, r18
    5008:	89 83       	std	Y+1, r24	; 0x01

	return timer_multiplier;
    500a:	89 81       	ldd	r24, Y+1	; 0x01
}
    500c:	0f 90       	pop	r0
    500e:	df 91       	pop	r29
    5010:	cf 91       	pop	r28
    5012:	08 95       	ret

00005014 <configure_tc_callback>:
/*! \brief to set compare interrupt callback according to the timer channel
 * input
 *  \param timer - hw timer channel
 */
static void configure_tc_callback(volatile void *timer)
{
    5014:	cf 93       	push	r28
    5016:	df 93       	push	r29
    5018:	00 d0       	rcall	.+0      	; 0x501a <configure_tc_callback+0x6>
    501a:	cd b7       	in	r28, 0x3d	; 61
    501c:	de b7       	in	r29, 0x3e	; 62
    501e:	9a 83       	std	Y+2, r25	; 0x02
    5020:	89 83       	std	Y+1, r24	; 0x01
	if ((&TCCR1A == timer) || (&TCCR3A == timer) ||
    5022:	89 81       	ldd	r24, Y+1	; 0x01
    5024:	9a 81       	ldd	r25, Y+2	; 0x02
    5026:	80 38       	cpi	r24, 0x80	; 128
    5028:	91 05       	cpc	r25, r1
    502a:	79 f0       	breq	.+30     	; 0x504a <configure_tc_callback+0x36>
    502c:	89 81       	ldd	r24, Y+1	; 0x01
    502e:	9a 81       	ldd	r25, Y+2	; 0x02
    5030:	80 39       	cpi	r24, 0x90	; 144
    5032:	91 05       	cpc	r25, r1
    5034:	51 f0       	breq	.+20     	; 0x504a <configure_tc_callback+0x36>
    5036:	89 81       	ldd	r24, Y+1	; 0x01
    5038:	9a 81       	ldd	r25, Y+2	; 0x02
    503a:	80 3a       	cpi	r24, 0xA0	; 160
    503c:	91 05       	cpc	r25, r1
    503e:	29 f0       	breq	.+10     	; 0x504a <configure_tc_callback+0x36>
			(&TCCR4A == timer) || (&TCCR5A == timer)) {
    5040:	89 81       	ldd	r24, Y+1	; 0x01
    5042:	9a 81       	ldd	r25, Y+2	; 0x02
    5044:	80 32       	cpi	r24, 0x20	; 32
    5046:	91 40       	sbci	r25, 0x01	; 1
    5048:	39 f4       	brne	.+14     	; 0x5058 <configure_tc_callback+0x44>
		tc_set_compa_interrupt_callback(TIMER, tc_cca_callback);
    504a:	62 e7       	ldi	r22, 0x72	; 114
    504c:	78 e2       	ldi	r23, 0x28	; 40
    504e:	80 e8       	ldi	r24, 0x80	; 128
    5050:	90 e0       	ldi	r25, 0x00	; 0
    5052:	0e 94 6e 2f 	call	0x5edc	; 0x5edc <tc_set_compa_interrupt_callback>
    5056:	36 c0       	rjmp	.+108    	; 0x50c4 <configure_tc_callback+0xb0>
	} else if ((&TCCR1B == timer) || (&TCCR3B == timer) ||
    5058:	89 81       	ldd	r24, Y+1	; 0x01
    505a:	9a 81       	ldd	r25, Y+2	; 0x02
    505c:	81 38       	cpi	r24, 0x81	; 129
    505e:	91 05       	cpc	r25, r1
    5060:	79 f0       	breq	.+30     	; 0x5080 <configure_tc_callback+0x6c>
    5062:	89 81       	ldd	r24, Y+1	; 0x01
    5064:	9a 81       	ldd	r25, Y+2	; 0x02
    5066:	81 39       	cpi	r24, 0x91	; 145
    5068:	91 05       	cpc	r25, r1
    506a:	51 f0       	breq	.+20     	; 0x5080 <configure_tc_callback+0x6c>
    506c:	89 81       	ldd	r24, Y+1	; 0x01
    506e:	9a 81       	ldd	r25, Y+2	; 0x02
    5070:	81 3a       	cpi	r24, 0xA1	; 161
    5072:	91 05       	cpc	r25, r1
    5074:	29 f0       	breq	.+10     	; 0x5080 <configure_tc_callback+0x6c>
			(&TCCR4B == timer) || (&TCCR5B == timer)) {
    5076:	89 81       	ldd	r24, Y+1	; 0x01
    5078:	9a 81       	ldd	r25, Y+2	; 0x02
    507a:	81 32       	cpi	r24, 0x21	; 33
    507c:	91 40       	sbci	r25, 0x01	; 1
    507e:	39 f4       	brne	.+14     	; 0x508e <configure_tc_callback+0x7a>
		tc_set_compb_interrupt_callback(TIMER, tc_cca_callback);
    5080:	62 e7       	ldi	r22, 0x72	; 114
    5082:	78 e2       	ldi	r23, 0x28	; 40
    5084:	80 e8       	ldi	r24, 0x80	; 128
    5086:	90 e0       	ldi	r25, 0x00	; 0
    5088:	0e 94 af 2f 	call	0x5f5e	; 0x5f5e <tc_set_compb_interrupt_callback>
    508c:	1b c0       	rjmp	.+54     	; 0x50c4 <configure_tc_callback+0xb0>
	} else if ((&TCCR1C == timer) || (&TCCR3C == timer) ||
    508e:	89 81       	ldd	r24, Y+1	; 0x01
    5090:	9a 81       	ldd	r25, Y+2	; 0x02
    5092:	82 38       	cpi	r24, 0x82	; 130
    5094:	91 05       	cpc	r25, r1
    5096:	79 f0       	breq	.+30     	; 0x50b6 <configure_tc_callback+0xa2>
    5098:	89 81       	ldd	r24, Y+1	; 0x01
    509a:	9a 81       	ldd	r25, Y+2	; 0x02
    509c:	82 39       	cpi	r24, 0x92	; 146
    509e:	91 05       	cpc	r25, r1
    50a0:	51 f0       	breq	.+20     	; 0x50b6 <configure_tc_callback+0xa2>
    50a2:	89 81       	ldd	r24, Y+1	; 0x01
    50a4:	9a 81       	ldd	r25, Y+2	; 0x02
    50a6:	82 3a       	cpi	r24, 0xA2	; 162
    50a8:	91 05       	cpc	r25, r1
    50aa:	29 f0       	breq	.+10     	; 0x50b6 <configure_tc_callback+0xa2>
			(&TCCR4C == timer) || (&TCCR5C == timer)) {
    50ac:	89 81       	ldd	r24, Y+1	; 0x01
    50ae:	9a 81       	ldd	r25, Y+2	; 0x02
    50b0:	82 32       	cpi	r24, 0x22	; 34
    50b2:	91 40       	sbci	r25, 0x01	; 1
    50b4:	39 f4       	brne	.+14     	; 0x50c4 <configure_tc_callback+0xb0>
		tc_set_compc_interrupt_callback(TIMER, tc_cca_callback);
    50b6:	62 e7       	ldi	r22, 0x72	; 114
    50b8:	78 e2       	ldi	r23, 0x28	; 40
    50ba:	80 e8       	ldi	r24, 0x80	; 128
    50bc:	90 e0       	ldi	r25, 0x00	; 0
    50be:	0e 94 f0 2f 	call	0x5fe0	; 0x5fe0 <tc_set_compc_interrupt_callback>
	}
}
    50c2:	00 c0       	rjmp	.+0      	; 0x50c4 <configure_tc_callback+0xb0>
    50c4:	00 00       	nop
    50c6:	0f 90       	pop	r0
    50c8:	0f 90       	pop	r0
    50ca:	df 91       	pop	r29
    50cc:	cf 91       	pop	r28
    50ce:	08 95       	ret

000050d0 <tc_ovf_callback>:

/*! \brief  hw timer overflow callback
 */
void tc_ovf_callback(void)
{
    50d0:	cf 93       	push	r28
    50d2:	df 93       	push	r29
    50d4:	cd b7       	in	r28, 0x3d	; 61
    50d6:	de b7       	in	r29, 0x3e	; 62
	tmr_ovf_callback();
    50d8:	0e 94 77 43 	call	0x86ee	; 0x86ee <tmr_ovf_callback>
}
    50dc:	00 00       	nop
    50de:	df 91       	pop	r29
    50e0:	cf 91       	pop	r28
    50e2:	08 95       	ret

000050e4 <tc_cca_callback>:

/*! \brief  hw timer compare callback
 */
void tc_cca_callback(void)
{
    50e4:	cf 93       	push	r28
    50e6:	df 93       	push	r29
    50e8:	cd b7       	in	r28, 0x3d	; 61
    50ea:	de b7       	in	r29, 0x3e	; 62
	tmr_cca_callback();
    50ec:	0e 94 af 43 	call	0x875e	; 0x875e <tmr_cca_callback>
}
    50f0:	00 00       	nop
    50f2:	df 91       	pop	r29
    50f4:	cf 91       	pop	r28
    50f6:	08 95       	ret

000050f8 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    50f8:	cf 93       	push	r28
    50fa:	df 93       	push	r29
    50fc:	1f 92       	push	r1
    50fe:	cd b7       	in	r28, 0x3d	; 61
    5100:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    5102:	8f e5       	ldi	r24, 0x5F	; 95
    5104:	90 e0       	ldi	r25, 0x00	; 0
    5106:	fc 01       	movw	r30, r24
    5108:	80 81       	ld	r24, Z
    510a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    510c:	f8 94       	cli
	return flags;
    510e:	89 81       	ldd	r24, Y+1	; 0x01
}
    5110:	0f 90       	pop	r0
    5112:	df 91       	pop	r29
    5114:	cf 91       	pop	r28
    5116:	08 95       	ret

00005118 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    5118:	cf 93       	push	r28
    511a:	df 93       	push	r29
    511c:	1f 92       	push	r1
    511e:	cd b7       	in	r28, 0x3d	; 61
    5120:	de b7       	in	r29, 0x3e	; 62
    5122:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    5124:	8f e5       	ldi	r24, 0x5F	; 95
    5126:	90 e0       	ldi	r25, 0x00	; 0
    5128:	29 81       	ldd	r18, Y+1	; 0x01
    512a:	fc 01       	movw	r30, r24
    512c:	20 83       	st	Z, r18
}
    512e:	00 00       	nop
    5130:	0f 90       	pop	r0
    5132:	df 91       	pop	r29
    5134:	cf 91       	pop	r28
    5136:	08 95       	ret

00005138 <flash_write>:
#include "flash.h"
#include "sysclk.h"
#include "status_codes.h"

void flash_write(uint32_t flash_addr, uint32_t length, uint8_t *data)
{
    5138:	ef 92       	push	r14
    513a:	ff 92       	push	r15
    513c:	0f 93       	push	r16
    513e:	1f 93       	push	r17
    5140:	cf 93       	push	r28
    5142:	df 93       	push	r29
    5144:	cd b7       	in	r28, 0x3d	; 61
    5146:	de b7       	in	r29, 0x3e	; 62
    5148:	2c 97       	sbiw	r28, 0x0c	; 12
    514a:	0f b6       	in	r0, 0x3f	; 63
    514c:	f8 94       	cli
    514e:	de bf       	out	0x3e, r29	; 62
    5150:	0f be       	out	0x3f, r0	; 63
    5152:	cd bf       	out	0x3d, r28	; 61
    5154:	6b 83       	std	Y+3, r22	; 0x03
    5156:	7c 83       	std	Y+4, r23	; 0x04
    5158:	8d 83       	std	Y+5, r24	; 0x05
    515a:	9e 83       	std	Y+6, r25	; 0x06
    515c:	2f 83       	std	Y+7, r18	; 0x07
    515e:	38 87       	std	Y+8, r19	; 0x08
    5160:	49 87       	std	Y+9, r20	; 0x09
    5162:	5a 87       	std	Y+10, r21	; 0x0a
    5164:	1c 87       	std	Y+12, r17	; 0x0c
    5166:	0b 87       	std	Y+11, r16	; 0x0b
	static uint8_t temp_buf[SPM_PAGESIZE];
	static uint32_t remaining_len;
	remaining_len = length;
    5168:	8f 81       	ldd	r24, Y+7	; 0x07
    516a:	98 85       	ldd	r25, Y+8	; 0x08
    516c:	a9 85       	ldd	r26, Y+9	; 0x09
    516e:	ba 85       	ldd	r27, Y+10	; 0x0a
    5170:	80 93 b4 0f 	sts	0x0FB4, r24	; 0x800fb4 <remaining_len.3222>
    5174:	90 93 b5 0f 	sts	0x0FB5, r25	; 0x800fb5 <remaining_len.3222+0x1>
    5178:	a0 93 b6 0f 	sts	0x0FB6, r26	; 0x800fb6 <remaining_len.3222+0x2>
    517c:	b0 93 b7 0f 	sts	0x0FB7, r27	; 0x800fb7 <remaining_len.3222+0x3>
	uint8_t *ptr = data;
    5180:	8b 85       	ldd	r24, Y+11	; 0x0b
    5182:	9c 85       	ldd	r25, Y+12	; 0x0c
    5184:	9a 83       	std	Y+2, r25	; 0x02
    5186:	89 83       	std	Y+1, r24	; 0x01
	static uint32_t next_page_addr;
	static uint16_t current_len;
	do {
		next_page_addr
			= ((flash_addr +
				SPM_PAGESIZE) - (flash_addr % SPM_PAGESIZE));
    5188:	8b 81       	ldd	r24, Y+3	; 0x03
    518a:	9c 81       	ldd	r25, Y+4	; 0x04
    518c:	ad 81       	ldd	r26, Y+5	; 0x05
    518e:	be 81       	ldd	r27, Y+6	; 0x06
    5190:	88 27       	eor	r24, r24
    5192:	9f 5f       	subi	r25, 0xFF	; 255
    5194:	af 4f       	sbci	r26, 0xFF	; 255
    5196:	bf 4f       	sbci	r27, 0xFF	; 255
	uint8_t *ptr = data;
	static uint32_t next_page_addr;
	static uint16_t current_len;
	do {
		next_page_addr
			= ((flash_addr +
    5198:	80 93 b8 0f 	sts	0x0FB8, r24	; 0x800fb8 <next_page_addr.3224>
    519c:	90 93 b9 0f 	sts	0x0FB9, r25	; 0x800fb9 <next_page_addr.3224+0x1>
    51a0:	a0 93 ba 0f 	sts	0x0FBA, r26	; 0x800fba <next_page_addr.3224+0x2>
    51a4:	b0 93 bb 0f 	sts	0x0FBB, r27	; 0x800fbb <next_page_addr.3224+0x3>
				SPM_PAGESIZE) - (flash_addr % SPM_PAGESIZE));

		/* copy the data in the page to be written into a temporary
		 * buffer,before erasing */
		flash_read((flash_addr - (flash_addr % SPM_PAGESIZE)),
    51a8:	8b 81       	ldd	r24, Y+3	; 0x03
    51aa:	9c 81       	ldd	r25, Y+4	; 0x04
    51ac:	ad 81       	ldd	r26, Y+5	; 0x05
    51ae:	be 81       	ldd	r27, Y+6	; 0x06
    51b0:	88 27       	eor	r24, r24
    51b2:	0c eb       	ldi	r16, 0xBC	; 188
    51b4:	1f e0       	ldi	r17, 0x0F	; 15
    51b6:	20 e0       	ldi	r18, 0x00	; 0
    51b8:	31 e0       	ldi	r19, 0x01	; 1
    51ba:	40 e0       	ldi	r20, 0x00	; 0
    51bc:	50 e0       	ldi	r21, 0x00	; 0
    51be:	bc 01       	movw	r22, r24
    51c0:	cd 01       	movw	r24, r26
    51c2:	0e 94 8f 29 	call	0x531e	; 0x531e <flash_read>
				SPM_PAGESIZE, temp_buf);

		/* fill the temporary page buffer starting from address 0 */
		flash_fill_page_buffer(0x0000, SPM_PAGESIZE, temp_buf);
    51c6:	2c eb       	ldi	r18, 0xBC	; 188
    51c8:	3f e0       	ldi	r19, 0x0F	; 15
    51ca:	40 e0       	ldi	r20, 0x00	; 0
    51cc:	51 e0       	ldi	r21, 0x01	; 1
    51ce:	60 e0       	ldi	r22, 0x00	; 0
    51d0:	70 e0       	ldi	r23, 0x00	; 0
    51d2:	cb 01       	movw	r24, r22
    51d4:	0e 94 dc 4d 	call	0x9bb8	; 0x9bb8 <flash_fill_page_buffer>

		/* If the length of bytes to be written crosses the current
		 * page,
		 *      write till the end of the current page and calculate the
		 * remaining length to be written*/
		if ((flash_addr + remaining_len) > (next_page_addr)) {
    51d8:	20 91 b4 0f 	lds	r18, 0x0FB4	; 0x800fb4 <remaining_len.3222>
    51dc:	30 91 b5 0f 	lds	r19, 0x0FB5	; 0x800fb5 <remaining_len.3222+0x1>
    51e0:	40 91 b6 0f 	lds	r20, 0x0FB6	; 0x800fb6 <remaining_len.3222+0x2>
    51e4:	50 91 b7 0f 	lds	r21, 0x0FB7	; 0x800fb7 <remaining_len.3222+0x3>
    51e8:	8b 81       	ldd	r24, Y+3	; 0x03
    51ea:	9c 81       	ldd	r25, Y+4	; 0x04
    51ec:	ad 81       	ldd	r26, Y+5	; 0x05
    51ee:	be 81       	ldd	r27, Y+6	; 0x06
    51f0:	28 0f       	add	r18, r24
    51f2:	39 1f       	adc	r19, r25
    51f4:	4a 1f       	adc	r20, r26
    51f6:	5b 1f       	adc	r21, r27
    51f8:	80 91 b8 0f 	lds	r24, 0x0FB8	; 0x800fb8 <next_page_addr.3224>
    51fc:	90 91 b9 0f 	lds	r25, 0x0FB9	; 0x800fb9 <next_page_addr.3224+0x1>
    5200:	a0 91 ba 0f 	lds	r26, 0x0FBA	; 0x800fba <next_page_addr.3224+0x2>
    5204:	b0 91 bb 0f 	lds	r27, 0x0FBB	; 0x800fbb <next_page_addr.3224+0x3>
    5208:	82 17       	cp	r24, r18
    520a:	93 07       	cpc	r25, r19
    520c:	a4 07       	cpc	r26, r20
    520e:	b5 07       	cpc	r27, r21
    5210:	a0 f4       	brcc	.+40     	; 0x523a <flash_write+0x102>
			current_len = (next_page_addr - flash_addr);
    5212:	80 91 b8 0f 	lds	r24, 0x0FB8	; 0x800fb8 <next_page_addr.3224>
    5216:	90 91 b9 0f 	lds	r25, 0x0FB9	; 0x800fb9 <next_page_addr.3224+0x1>
    521a:	a0 91 ba 0f 	lds	r26, 0x0FBA	; 0x800fba <next_page_addr.3224+0x2>
    521e:	b0 91 bb 0f 	lds	r27, 0x0FBB	; 0x800fbb <next_page_addr.3224+0x3>
    5222:	9c 01       	movw	r18, r24
    5224:	8b 81       	ldd	r24, Y+3	; 0x03
    5226:	9c 81       	ldd	r25, Y+4	; 0x04
    5228:	79 01       	movw	r14, r18
    522a:	e8 1a       	sub	r14, r24
    522c:	f9 0a       	sbc	r15, r25
    522e:	c7 01       	movw	r24, r14
    5230:	90 93 bd 10 	sts	0x10BD, r25	; 0x8010bd <current_len.3225+0x1>
    5234:	80 93 bc 10 	sts	0x10BC, r24	; 0x8010bc <current_len.3225>
    5238:	0c c0       	rjmp	.+24     	; 0x5252 <flash_write+0x11a>
		} else {
			current_len = remaining_len;
    523a:	80 91 b4 0f 	lds	r24, 0x0FB4	; 0x800fb4 <remaining_len.3222>
    523e:	90 91 b5 0f 	lds	r25, 0x0FB5	; 0x800fb5 <remaining_len.3222+0x1>
    5242:	a0 91 b6 0f 	lds	r26, 0x0FB6	; 0x800fb6 <remaining_len.3222+0x2>
    5246:	b0 91 b7 0f 	lds	r27, 0x0FB7	; 0x800fb7 <remaining_len.3222+0x3>
    524a:	90 93 bd 10 	sts	0x10BD, r25	; 0x8010bd <current_len.3225+0x1>
    524e:	80 93 bc 10 	sts	0x10BC, r24	; 0x8010bc <current_len.3225>
		}

		remaining_len -= current_len;
    5252:	20 91 b4 0f 	lds	r18, 0x0FB4	; 0x800fb4 <remaining_len.3222>
    5256:	30 91 b5 0f 	lds	r19, 0x0FB5	; 0x800fb5 <remaining_len.3222+0x1>
    525a:	40 91 b6 0f 	lds	r20, 0x0FB6	; 0x800fb6 <remaining_len.3222+0x2>
    525e:	50 91 b7 0f 	lds	r21, 0x0FB7	; 0x800fb7 <remaining_len.3222+0x3>
    5262:	80 91 bc 10 	lds	r24, 0x10BC	; 0x8010bc <current_len.3225>
    5266:	90 91 bd 10 	lds	r25, 0x10BD	; 0x8010bd <current_len.3225+0x1>
    526a:	cc 01       	movw	r24, r24
    526c:	a0 e0       	ldi	r26, 0x00	; 0
    526e:	b0 e0       	ldi	r27, 0x00	; 0
    5270:	79 01       	movw	r14, r18
    5272:	8a 01       	movw	r16, r20
    5274:	e8 1a       	sub	r14, r24
    5276:	f9 0a       	sbc	r15, r25
    5278:	0a 0b       	sbc	r16, r26
    527a:	1b 0b       	sbc	r17, r27
    527c:	d8 01       	movw	r26, r16
    527e:	c7 01       	movw	r24, r14
    5280:	80 93 b4 0f 	sts	0x0FB4, r24	; 0x800fb4 <remaining_len.3222>
    5284:	90 93 b5 0f 	sts	0x0FB5, r25	; 0x800fb5 <remaining_len.3222+0x1>
    5288:	a0 93 b6 0f 	sts	0x0FB6, r26	; 0x800fb6 <remaining_len.3222+0x2>
    528c:	b0 93 b7 0f 	sts	0x0FB7, r27	; 0x800fb7 <remaining_len.3222+0x3>

		/* Fill the page buffer with the data to be written at the given
		 * address */
		flash_fill_page_buffer(flash_addr, current_len, ptr);
    5290:	40 91 bc 10 	lds	r20, 0x10BC	; 0x8010bc <current_len.3225>
    5294:	50 91 bd 10 	lds	r21, 0x10BD	; 0x8010bd <current_len.3225+0x1>
    5298:	29 81       	ldd	r18, Y+1	; 0x01
    529a:	3a 81       	ldd	r19, Y+2	; 0x02
    529c:	8b 81       	ldd	r24, Y+3	; 0x03
    529e:	9c 81       	ldd	r25, Y+4	; 0x04
    52a0:	ad 81       	ldd	r26, Y+5	; 0x05
    52a2:	be 81       	ldd	r27, Y+6	; 0x06
    52a4:	bc 01       	movw	r22, r24
    52a6:	cd 01       	movw	r24, r26
    52a8:	0e 94 dc 4d 	call	0x9bb8	; 0x9bb8 <flash_fill_page_buffer>
		/* Erase and program flash page */
		flash_program_page(flash_addr);
    52ac:	8b 81       	ldd	r24, Y+3	; 0x03
    52ae:	9c 81       	ldd	r25, Y+4	; 0x04
    52b0:	ad 81       	ldd	r26, Y+5	; 0x05
    52b2:	be 81       	ldd	r27, Y+6	; 0x06
    52b4:	bc 01       	movw	r22, r24
    52b6:	cd 01       	movw	r24, r26
    52b8:	0e 94 e9 4e 	call	0x9dd2	; 0x9dd2 <flash_program_page>
		flash_addr = next_page_addr;
    52bc:	80 91 b8 0f 	lds	r24, 0x0FB8	; 0x800fb8 <next_page_addr.3224>
    52c0:	90 91 b9 0f 	lds	r25, 0x0FB9	; 0x800fb9 <next_page_addr.3224+0x1>
    52c4:	a0 91 ba 0f 	lds	r26, 0x0FBA	; 0x800fba <next_page_addr.3224+0x2>
    52c8:	b0 91 bb 0f 	lds	r27, 0x0FBB	; 0x800fbb <next_page_addr.3224+0x3>
    52cc:	8b 83       	std	Y+3, r24	; 0x03
    52ce:	9c 83       	std	Y+4, r25	; 0x04
    52d0:	ad 83       	std	Y+5, r26	; 0x05
    52d2:	be 83       	std	Y+6, r27	; 0x06
		ptr += current_len;
    52d4:	80 91 bc 10 	lds	r24, 0x10BC	; 0x8010bc <current_len.3225>
    52d8:	90 91 bd 10 	lds	r25, 0x10BD	; 0x8010bd <current_len.3225+0x1>
    52dc:	29 81       	ldd	r18, Y+1	; 0x01
    52de:	3a 81       	ldd	r19, Y+2	; 0x02
    52e0:	82 0f       	add	r24, r18
    52e2:	93 1f       	adc	r25, r19
    52e4:	9a 83       	std	Y+2, r25	; 0x02
    52e6:	89 83       	std	Y+1, r24	; 0x01
	} while (remaining_len != 0); /* Check if there is remaining  data  to
    52e8:	80 91 b4 0f 	lds	r24, 0x0FB4	; 0x800fb4 <remaining_len.3222>
    52ec:	90 91 b5 0f 	lds	r25, 0x0FB5	; 0x800fb5 <remaining_len.3222+0x1>
    52f0:	a0 91 b6 0f 	lds	r26, 0x0FB6	; 0x800fb6 <remaining_len.3222+0x2>
    52f4:	b0 91 b7 0f 	lds	r27, 0x0FB7	; 0x800fb7 <remaining_len.3222+0x3>
    52f8:	89 2b       	or	r24, r25
    52fa:	8a 2b       	or	r24, r26
    52fc:	8b 2b       	or	r24, r27
    52fe:	09 f0       	breq	.+2      	; 0x5302 <flash_write+0x1ca>
    5300:	43 cf       	rjmp	.-378    	; 0x5188 <flash_write+0x50>
	                               * be written to the next page */
}
    5302:	00 00       	nop
    5304:	2c 96       	adiw	r28, 0x0c	; 12
    5306:	0f b6       	in	r0, 0x3f	; 63
    5308:	f8 94       	cli
    530a:	de bf       	out	0x3e, r29	; 62
    530c:	0f be       	out	0x3f, r0	; 63
    530e:	cd bf       	out	0x3d, r28	; 61
    5310:	df 91       	pop	r29
    5312:	cf 91       	pop	r28
    5314:	1f 91       	pop	r17
    5316:	0f 91       	pop	r16
    5318:	ff 90       	pop	r15
    531a:	ef 90       	pop	r14
    531c:	08 95       	ret

0000531e <flash_read>:

	cpu_irq_restore(flags);
}

void flash_read(uint32_t read_addr, uint32_t len, uint8_t *ret_buf)
{
    531e:	0f 93       	push	r16
    5320:	1f 93       	push	r17
    5322:	cf 93       	push	r28
    5324:	df 93       	push	r29
    5326:	cd b7       	in	r28, 0x3d	; 61
    5328:	de b7       	in	r29, 0x3e	; 62
    532a:	62 97       	sbiw	r28, 0x12	; 18
    532c:	0f b6       	in	r0, 0x3f	; 63
    532e:	f8 94       	cli
    5330:	de bf       	out	0x3e, r29	; 62
    5332:	0f be       	out	0x3f, r0	; 63
    5334:	cd bf       	out	0x3d, r28	; 61
    5336:	69 87       	std	Y+9, r22	; 0x09
    5338:	7a 87       	std	Y+10, r23	; 0x0a
    533a:	8b 87       	std	Y+11, r24	; 0x0b
    533c:	9c 87       	std	Y+12, r25	; 0x0c
    533e:	2d 87       	std	Y+13, r18	; 0x0d
    5340:	3e 87       	std	Y+14, r19	; 0x0e
    5342:	4f 87       	std	Y+15, r20	; 0x0f
    5344:	58 8b       	std	Y+16, r21	; 0x10
    5346:	1a 8b       	std	Y+18, r17	; 0x12
    5348:	09 8b       	std	Y+17, r16	; 0x11
	irqflags_t flags;

	flags = cpu_irq_save();
    534a:	0e 94 7c 28 	call	0x50f8	; 0x50f8 <cpu_irq_save>
    534e:	8b 83       	std	Y+3, r24	; 0x03

	for (uint16_t k = 0; k < len; k++) {
    5350:	1a 82       	std	Y+2, r1	; 0x02
    5352:	19 82       	std	Y+1, r1	; 0x01
    5354:	29 c0       	rjmp	.+82     	; 0x53a8 <flash_read+0x8a>
		/* copy a byte and push to the ret_buf */
		*(ret_buf + k) = PGM_READ_BYTE_FAR(read_addr++);
    5356:	29 89       	ldd	r18, Y+17	; 0x11
    5358:	3a 89       	ldd	r19, Y+18	; 0x12
    535a:	89 81       	ldd	r24, Y+1	; 0x01
    535c:	9a 81       	ldd	r25, Y+2	; 0x02
    535e:	b9 01       	movw	r22, r18
    5360:	68 0f       	add	r22, r24
    5362:	79 1f       	adc	r23, r25
    5364:	89 85       	ldd	r24, Y+9	; 0x09
    5366:	9a 85       	ldd	r25, Y+10	; 0x0a
    5368:	ab 85       	ldd	r26, Y+11	; 0x0b
    536a:	bc 85       	ldd	r27, Y+12	; 0x0c
    536c:	9c 01       	movw	r18, r24
    536e:	ad 01       	movw	r20, r26
    5370:	2f 5f       	subi	r18, 0xFF	; 255
    5372:	3f 4f       	sbci	r19, 0xFF	; 255
    5374:	4f 4f       	sbci	r20, 0xFF	; 255
    5376:	5f 4f       	sbci	r21, 0xFF	; 255
    5378:	29 87       	std	Y+9, r18	; 0x09
    537a:	3a 87       	std	Y+10, r19	; 0x0a
    537c:	4b 87       	std	Y+11, r20	; 0x0b
    537e:	5c 87       	std	Y+12, r21	; 0x0c
    5380:	8c 83       	std	Y+4, r24	; 0x04
    5382:	9d 83       	std	Y+5, r25	; 0x05
    5384:	ae 83       	std	Y+6, r26	; 0x06
    5386:	bf 83       	std	Y+7, r27	; 0x07
    5388:	8c 81       	ldd	r24, Y+4	; 0x04
    538a:	9d 81       	ldd	r25, Y+5	; 0x05
    538c:	ae 81       	ldd	r26, Y+6	; 0x06
    538e:	bf 81       	ldd	r27, Y+7	; 0x07
    5390:	ab bf       	out	0x3b, r26	; 59
    5392:	fc 01       	movw	r30, r24
    5394:	87 91       	elpm	r24, Z+
    5396:	88 87       	std	Y+8, r24	; 0x08
    5398:	88 85       	ldd	r24, Y+8	; 0x08
    539a:	fb 01       	movw	r30, r22
    539c:	80 83       	st	Z, r24
{
	irqflags_t flags;

	flags = cpu_irq_save();

	for (uint16_t k = 0; k < len; k++) {
    539e:	89 81       	ldd	r24, Y+1	; 0x01
    53a0:	9a 81       	ldd	r25, Y+2	; 0x02
    53a2:	01 96       	adiw	r24, 0x01	; 1
    53a4:	9a 83       	std	Y+2, r25	; 0x02
    53a6:	89 83       	std	Y+1, r24	; 0x01
    53a8:	89 81       	ldd	r24, Y+1	; 0x01
    53aa:	9a 81       	ldd	r25, Y+2	; 0x02
    53ac:	9c 01       	movw	r18, r24
    53ae:	40 e0       	ldi	r20, 0x00	; 0
    53b0:	50 e0       	ldi	r21, 0x00	; 0
    53b2:	8d 85       	ldd	r24, Y+13	; 0x0d
    53b4:	9e 85       	ldd	r25, Y+14	; 0x0e
    53b6:	af 85       	ldd	r26, Y+15	; 0x0f
    53b8:	b8 89       	ldd	r27, Y+16	; 0x10
    53ba:	28 17       	cp	r18, r24
    53bc:	39 07       	cpc	r19, r25
    53be:	4a 07       	cpc	r20, r26
    53c0:	5b 07       	cpc	r21, r27
    53c2:	48 f2       	brcs	.-110    	; 0x5356 <flash_read+0x38>
		/* copy a byte and push to the ret_buf */
		*(ret_buf + k) = PGM_READ_BYTE_FAR(read_addr++);
	}
	cpu_irq_restore(flags);
    53c4:	8b 81       	ldd	r24, Y+3	; 0x03
    53c6:	0e 94 8c 28 	call	0x5118	; 0x5118 <cpu_irq_restore>
}
    53ca:	00 00       	nop
    53cc:	62 96       	adiw	r28, 0x12	; 18
    53ce:	0f b6       	in	r0, 0x3f	; 63
    53d0:	f8 94       	cli
    53d2:	de bf       	out	0x3e, r29	; 62
    53d4:	0f be       	out	0x3f, r0	; 63
    53d6:	cd bf       	out	0x3d, r28	; 61
    53d8:	df 91       	pop	r29
    53da:	cf 91       	pop	r28
    53dc:	1f 91       	pop	r17
    53de:	0f 91       	pop	r16
    53e0:	08 95       	ret

000053e2 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    53e2:	cf 93       	push	r28
    53e4:	df 93       	push	r29
    53e6:	1f 92       	push	r1
    53e8:	cd b7       	in	r28, 0x3d	; 61
    53ea:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    53ec:	8f e5       	ldi	r24, 0x5F	; 95
    53ee:	90 e0       	ldi	r25, 0x00	; 0
    53f0:	fc 01       	movw	r30, r24
    53f2:	80 81       	ld	r24, Z
    53f4:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    53f6:	f8 94       	cli
	return flags;
    53f8:	89 81       	ldd	r24, Y+1	; 0x01
}
    53fa:	0f 90       	pop	r0
    53fc:	df 91       	pop	r29
    53fe:	cf 91       	pop	r28
    5400:	08 95       	ret

00005402 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    5402:	cf 93       	push	r28
    5404:	df 93       	push	r29
    5406:	1f 92       	push	r1
    5408:	cd b7       	in	r28, 0x3d	; 61
    540a:	de b7       	in	r29, 0x3e	; 62
    540c:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    540e:	8f e5       	ldi	r24, 0x5F	; 95
    5410:	90 e0       	ldi	r25, 0x00	; 0
    5412:	29 81       	ldd	r18, Y+1	; 0x01
    5414:	fc 01       	movw	r30, r24
    5416:	20 83       	st	Z, r18
}
    5418:	00 00       	nop
    541a:	0f 90       	pop	r0
    541c:	df 91       	pop	r29
    541e:	cf 91       	pop	r28
    5420:	08 95       	ret

00005422 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
    5422:	cf 93       	push	r28
    5424:	df 93       	push	r29
    5426:	00 d0       	rcall	.+0      	; 0x5428 <sysclk_enable_peripheral_clock+0x6>
    5428:	cd b7       	in	r28, 0x3d	; 61
    542a:	de b7       	in	r29, 0x3e	; 62
    542c:	9a 83       	std	Y+2, r25	; 0x02
    542e:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    5430:	89 81       	ldd	r24, Y+1	; 0x01
    5432:	9a 81       	ldd	r25, Y+2	; 0x02
    5434:	89 2b       	or	r24, r25
    5436:	09 f4       	brne	.+2      	; 0x543a <sysclk_enable_peripheral_clock+0x18>
    5438:	7b c0       	rjmp	.+246    	; 0x5530 <sysclk_enable_peripheral_clock+0x10e>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    543a:	89 81       	ldd	r24, Y+1	; 0x01
    543c:	9a 81       	ldd	r25, Y+2	; 0x02
    543e:	88 37       	cpi	r24, 0x78	; 120
    5440:	91 05       	cpc	r25, r1
    5442:	49 f4       	brne	.+18     	; 0x5456 <sysclk_enable_peripheral_clock+0x34>
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
    5444:	61 e0       	ldi	r22, 0x01	; 1
    5446:	80 e0       	ldi	r24, 0x00	; 0
    5448:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
    544c:	60 e1       	ldi	r22, 0x10	; 16
    544e:	80 e0       	ldi	r24, 0x00	; 0
    5450:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5454:	6d c0       	rjmp	.+218    	; 0x5530 <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &ADC) {
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
#endif
	} else if (module == &UCSR0A) {
    5456:	89 81       	ldd	r24, Y+1	; 0x01
    5458:	9a 81       	ldd	r25, Y+2	; 0x02
    545a:	80 3c       	cpi	r24, 0xC0	; 192
    545c:	91 05       	cpc	r25, r1
    545e:	29 f4       	brne	.+10     	; 0x546a <sysclk_enable_peripheral_clock+0x48>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
    5460:	62 e0       	ldi	r22, 0x02	; 2
    5462:	80 e0       	ldi	r24, 0x00	; 0
    5464:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5468:	63 c0       	rjmp	.+198    	; 0x5530 <sysclk_enable_peripheral_clock+0x10e>
#endif
	} else if (module == &UCSR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
	}
#if MEGA_RF
	else if (module == &SPCR) {
    546a:	89 81       	ldd	r24, Y+1	; 0x01
    546c:	9a 81       	ldd	r25, Y+2	; 0x02
    546e:	8c 34       	cpi	r24, 0x4C	; 76
    5470:	91 05       	cpc	r25, r1
    5472:	29 f4       	brne	.+10     	; 0x547e <sysclk_enable_peripheral_clock+0x5c>
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
    5474:	64 e0       	ldi	r22, 0x04	; 4
    5476:	80 e0       	ldi	r24, 0x00	; 0
    5478:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    547c:	59 c0       	rjmp	.+178    	; 0x5530 <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &SPCR) {
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
	}
#endif

	else if (module == &TCCR1A) {
    547e:	89 81       	ldd	r24, Y+1	; 0x01
    5480:	9a 81       	ldd	r25, Y+2	; 0x02
    5482:	80 38       	cpi	r24, 0x80	; 128
    5484:	91 05       	cpc	r25, r1
    5486:	29 f4       	brne	.+10     	; 0x5492 <sysclk_enable_peripheral_clock+0x70>
		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
    5488:	68 e0       	ldi	r22, 0x08	; 8
    548a:	80 e0       	ldi	r24, 0x00	; 0
    548c:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5490:	4f c0       	rjmp	.+158    	; 0x5530 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
    5492:	89 81       	ldd	r24, Y+1	; 0x01
    5494:	9a 81       	ldd	r25, Y+2	; 0x02
    5496:	84 34       	cpi	r24, 0x44	; 68
    5498:	91 05       	cpc	r25, r1
    549a:	29 f4       	brne	.+10     	; 0x54a6 <sysclk_enable_peripheral_clock+0x84>
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
    549c:	60 e2       	ldi	r22, 0x20	; 32
    549e:	80 e0       	ldi	r24, 0x00	; 0
    54a0:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    54a4:	45 c0       	rjmp	.+138    	; 0x5530 <sysclk_enable_peripheral_clock+0x10e>
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
    54a6:	89 81       	ldd	r24, Y+1	; 0x01
    54a8:	9a 81       	ldd	r25, Y+2	; 0x02
    54aa:	80 3b       	cpi	r24, 0xB0	; 176
    54ac:	91 05       	cpc	r25, r1
    54ae:	29 f4       	brne	.+10     	; 0x54ba <sysclk_enable_peripheral_clock+0x98>
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
    54b0:	60 e4       	ldi	r22, 0x40	; 64
    54b2:	80 e0       	ldi	r24, 0x00	; 0
    54b4:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    54b8:	3b c0       	rjmp	.+118    	; 0x5530 <sysclk_enable_peripheral_clock+0x10e>
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
	} else if (module == &TWBR) {
    54ba:	89 81       	ldd	r24, Y+1	; 0x01
    54bc:	9a 81       	ldd	r25, Y+2	; 0x02
    54be:	88 3b       	cpi	r24, 0xB8	; 184
    54c0:	91 05       	cpc	r25, r1
    54c2:	29 f4       	brne	.+10     	; 0x54ce <sysclk_enable_peripheral_clock+0xac>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
    54c4:	60 e8       	ldi	r22, 0x80	; 128
    54c6:	80 e0       	ldi	r24, 0x00	; 0
    54c8:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    54cc:	31 c0       	rjmp	.+98     	; 0x5530 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
	}
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
    54ce:	89 81       	ldd	r24, Y+1	; 0x01
    54d0:	9a 81       	ldd	r25, Y+2	; 0x02
    54d2:	88 3c       	cpi	r24, 0xC8	; 200
    54d4:	91 05       	cpc	r25, r1
    54d6:	29 f4       	brne	.+10     	; 0x54e2 <sysclk_enable_peripheral_clock+0xc0>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
    54d8:	61 e0       	ldi	r22, 0x01	; 1
    54da:	81 e0       	ldi	r24, 0x01	; 1
    54dc:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    54e0:	27 c0       	rjmp	.+78     	; 0x5530 <sysclk_enable_peripheral_clock+0x10e>
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
    54e2:	89 81       	ldd	r24, Y+1	; 0x01
    54e4:	9a 81       	ldd	r25, Y+2	; 0x02
    54e6:	80 39       	cpi	r24, 0x90	; 144
    54e8:	91 05       	cpc	r25, r1
    54ea:	29 f4       	brne	.+10     	; 0x54f6 <sysclk_enable_peripheral_clock+0xd4>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
    54ec:	68 e0       	ldi	r22, 0x08	; 8
    54ee:	81 e0       	ldi	r24, 0x01	; 1
    54f0:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    54f4:	1d c0       	rjmp	.+58     	; 0x5530 <sysclk_enable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
    54f6:	89 81       	ldd	r24, Y+1	; 0x01
    54f8:	9a 81       	ldd	r25, Y+2	; 0x02
    54fa:	80 3a       	cpi	r24, 0xA0	; 160
    54fc:	91 05       	cpc	r25, r1
    54fe:	29 f4       	brne	.+10     	; 0x550a <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
    5500:	60 e1       	ldi	r22, 0x10	; 16
    5502:	81 e0       	ldi	r24, 0x01	; 1
    5504:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5508:	13 c0       	rjmp	.+38     	; 0x5530 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
    550a:	89 81       	ldd	r24, Y+1	; 0x01
    550c:	9a 81       	ldd	r25, Y+2	; 0x02
    550e:	80 32       	cpi	r24, 0x20	; 32
    5510:	91 40       	sbci	r25, 0x01	; 1
    5512:	29 f4       	brne	.+10     	; 0x551e <sysclk_enable_peripheral_clock+0xfc>
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
    5514:	60 e2       	ldi	r22, 0x20	; 32
    5516:	81 e0       	ldi	r24, 0x01	; 1
    5518:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    551c:	09 c0       	rjmp	.+18     	; 0x5530 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
	} else if (module == &TRX_CTRL_0) {
    551e:	89 81       	ldd	r24, Y+1	; 0x01
    5520:	9a 81       	ldd	r25, Y+2	; 0x02
    5522:	83 34       	cpi	r24, 0x43	; 67
    5524:	91 40       	sbci	r25, 0x01	; 1
    5526:	21 f4       	brne	.+8      	; 0x5530 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTRX24_bm);
    5528:	60 e4       	ldi	r22, 0x40	; 64
    552a:	81 e0       	ldi	r24, 0x01	; 1
    552c:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5530:	00 00       	nop
    5532:	0f 90       	pop	r0
    5534:	0f 90       	pop	r0
    5536:	df 91       	pop	r29
    5538:	cf 91       	pop	r28
    553a:	08 95       	ret

0000553c <sysclk_disable_peripheral_clock>:
 *  Disables the clock to a peripheral, given its base address.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_disable_peripheral_clock(const volatile void *module)
{
    553c:	cf 93       	push	r28
    553e:	df 93       	push	r29
    5540:	00 d0       	rcall	.+0      	; 0x5542 <sysclk_disable_peripheral_clock+0x6>
    5542:	cd b7       	in	r28, 0x3d	; 61
    5544:	de b7       	in	r29, 0x3e	; 62
    5546:	9a 83       	std	Y+2, r25	; 0x02
    5548:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    554a:	89 81       	ldd	r24, Y+1	; 0x01
    554c:	9a 81       	ldd	r25, Y+2	; 0x02
    554e:	89 2b       	or	r24, r25
    5550:	09 f4       	brne	.+2      	; 0x5554 <sysclk_disable_peripheral_clock+0x18>
    5552:	7b c0       	rjmp	.+246    	; 0x564a <sysclk_disable_peripheral_clock+0x10e>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    5554:	89 81       	ldd	r24, Y+1	; 0x01
    5556:	9a 81       	ldd	r25, Y+2	; 0x02
    5558:	88 37       	cpi	r24, 0x78	; 120
    555a:	91 05       	cpc	r25, r1
    555c:	49 f4       	brne	.+18     	; 0x5570 <sysclk_disable_peripheral_clock+0x34>
		sysclk_disable_module(POWER_RED_REG0, PRADC_bm);
    555e:	61 e0       	ldi	r22, 0x01	; 1
    5560:	80 e0       	ldi	r24, 0x00	; 0
    5562:	0e 94 7a 3d 	call	0x7af4	; 0x7af4 <sysclk_disable_module>
#if MEGA_RF
		sysclk_disable_module(POWER_RED_REG0, PRPGA_bm);
    5566:	60 e1       	ldi	r22, 0x10	; 16
    5568:	80 e0       	ldi	r24, 0x00	; 0
    556a:	0e 94 7a 3d 	call	0x7af4	; 0x7af4 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    556e:	6d c0       	rjmp	.+218    	; 0x564a <sysclk_disable_peripheral_clock+0x10e>
	else if (module == &ADC) {
		sysclk_disable_module(POWER_RED_REG0, PRADC_bm);
#if MEGA_RF
		sysclk_disable_module(POWER_RED_REG0, PRPGA_bm);
#endif
	} else if (module == &UCSR0A) {
    5570:	89 81       	ldd	r24, Y+1	; 0x01
    5572:	9a 81       	ldd	r25, Y+2	; 0x02
    5574:	80 3c       	cpi	r24, 0xC0	; 192
    5576:	91 05       	cpc	r25, r1
    5578:	29 f4       	brne	.+10     	; 0x5584 <sysclk_disable_peripheral_clock+0x48>
		sysclk_disable_module(POWER_RED_REG0, PRUSART0_bm);
    557a:	62 e0       	ldi	r22, 0x02	; 2
    557c:	80 e0       	ldi	r24, 0x00	; 0
    557e:	0e 94 7a 3d 	call	0x7af4	; 0x7af4 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5582:	63 c0       	rjmp	.+198    	; 0x564a <sysclk_disable_peripheral_clock+0x10e>
#endif
	} else if (module == &UCSR0A) {
		sysclk_disable_module(POWER_RED_REG0, PRUSART0_bm);
	}
#if MEGA_RF
	else if (module == &SPCR) {
    5584:	89 81       	ldd	r24, Y+1	; 0x01
    5586:	9a 81       	ldd	r25, Y+2	; 0x02
    5588:	8c 34       	cpi	r24, 0x4C	; 76
    558a:	91 05       	cpc	r25, r1
    558c:	29 f4       	brne	.+10     	; 0x5598 <sysclk_disable_peripheral_clock+0x5c>
		sysclk_disable_module(POWER_RED_REG0, PRSPI_bm);
    558e:	64 e0       	ldi	r22, 0x04	; 4
    5590:	80 e0       	ldi	r24, 0x00	; 0
    5592:	0e 94 7a 3d 	call	0x7af4	; 0x7af4 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5596:	59 c0       	rjmp	.+178    	; 0x564a <sysclk_disable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &SPCR) {
		sysclk_disable_module(POWER_RED_REG0, PRSPI_bm);
	}
#endif
	else if (module == &TCCR1A) {
    5598:	89 81       	ldd	r24, Y+1	; 0x01
    559a:	9a 81       	ldd	r25, Y+2	; 0x02
    559c:	80 38       	cpi	r24, 0x80	; 128
    559e:	91 05       	cpc	r25, r1
    55a0:	29 f4       	brne	.+10     	; 0x55ac <sysclk_disable_peripheral_clock+0x70>
		sysclk_disable_module(POWER_RED_REG0, PRTIM1_bm);
    55a2:	68 e0       	ldi	r22, 0x08	; 8
    55a4:	80 e0       	ldi	r24, 0x00	; 0
    55a6:	0e 94 7a 3d 	call	0x7af4	; 0x7af4 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    55aa:	4f c0       	rjmp	.+158    	; 0x564a <sysclk_disable_peripheral_clock+0x10e>
	else if (module == &LCDCRA) {
		sysclk_disable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
    55ac:	89 81       	ldd	r24, Y+1	; 0x01
    55ae:	9a 81       	ldd	r25, Y+2	; 0x02
    55b0:	84 34       	cpi	r24, 0x44	; 68
    55b2:	91 05       	cpc	r25, r1
    55b4:	29 f4       	brne	.+10     	; 0x55c0 <sysclk_disable_peripheral_clock+0x84>
		sysclk_disable_module(POWER_RED_REG0, PRTIM0_bm);
    55b6:	60 e2       	ldi	r22, 0x20	; 32
    55b8:	80 e0       	ldi	r24, 0x00	; 0
    55ba:	0e 94 7a 3d 	call	0x7af4	; 0x7af4 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    55be:	45 c0       	rjmp	.+138    	; 0x564a <sysclk_disable_peripheral_clock+0x10e>
	}
#endif
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_disable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
    55c0:	89 81       	ldd	r24, Y+1	; 0x01
    55c2:	9a 81       	ldd	r25, Y+2	; 0x02
    55c4:	80 3b       	cpi	r24, 0xB0	; 176
    55c6:	91 05       	cpc	r25, r1
    55c8:	29 f4       	brne	.+10     	; 0x55d4 <sysclk_disable_peripheral_clock+0x98>
		sysclk_disable_module(POWER_RED_REG0, PRTIM2_bm);
    55ca:	60 e4       	ldi	r22, 0x40	; 64
    55cc:	80 e0       	ldi	r24, 0x00	; 0
    55ce:	0e 94 7a 3d 	call	0x7af4	; 0x7af4 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    55d2:	3b c0       	rjmp	.+118    	; 0x564a <sysclk_disable_peripheral_clock+0x10e>
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_disable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
		sysclk_disable_module(POWER_RED_REG0, PRTIM2_bm);
	} else if (module == &TWBR) {
    55d4:	89 81       	ldd	r24, Y+1	; 0x01
    55d6:	9a 81       	ldd	r25, Y+2	; 0x02
    55d8:	88 3b       	cpi	r24, 0xB8	; 184
    55da:	91 05       	cpc	r25, r1
    55dc:	29 f4       	brne	.+10     	; 0x55e8 <sysclk_disable_peripheral_clock+0xac>
		sysclk_disable_module(POWER_RED_REG0, PRTWI_bm);
    55de:	60 e8       	ldi	r22, 0x80	; 128
    55e0:	80 e0       	ldi	r24, 0x00	; 0
    55e2:	0e 94 7a 3d 	call	0x7af4	; 0x7af4 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    55e6:	31 c0       	rjmp	.+98     	; 0x564a <sysclk_disable_peripheral_clock+0x10e>
	} else if (module == &TWBR) {
		sysclk_disable_module(POWER_RED_REG0, PRTWI_bm);
	}
#endif
#if MEGA_RF
	else if (module == &UCSR1A) {
    55e8:	89 81       	ldd	r24, Y+1	; 0x01
    55ea:	9a 81       	ldd	r25, Y+2	; 0x02
    55ec:	88 3c       	cpi	r24, 0xC8	; 200
    55ee:	91 05       	cpc	r25, r1
    55f0:	29 f4       	brne	.+10     	; 0x55fc <sysclk_disable_peripheral_clock+0xc0>
		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
    55f2:	61 e0       	ldi	r22, 0x01	; 1
    55f4:	81 e0       	ldi	r24, 0x01	; 1
    55f6:	0e 94 7a 3d 	call	0x7af4	; 0x7af4 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    55fa:	27 c0       	rjmp	.+78     	; 0x564a <sysclk_disable_peripheral_clock+0x10e>
	}
#endif
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
    55fc:	89 81       	ldd	r24, Y+1	; 0x01
    55fe:	9a 81       	ldd	r25, Y+2	; 0x02
    5600:	80 39       	cpi	r24, 0x90	; 144
    5602:	91 05       	cpc	r25, r1
    5604:	29 f4       	brne	.+10     	; 0x5610 <sysclk_disable_peripheral_clock+0xd4>
		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
    5606:	68 e0       	ldi	r22, 0x08	; 8
    5608:	81 e0       	ldi	r24, 0x01	; 1
    560a:	0e 94 7a 3d 	call	0x7af4	; 0x7af4 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    560e:	1d c0       	rjmp	.+58     	; 0x564a <sysclk_disable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
    5610:	89 81       	ldd	r24, Y+1	; 0x01
    5612:	9a 81       	ldd	r25, Y+2	; 0x02
    5614:	80 3a       	cpi	r24, 0xA0	; 160
    5616:	91 05       	cpc	r25, r1
    5618:	29 f4       	brne	.+10     	; 0x5624 <sysclk_disable_peripheral_clock+0xe8>
		sysclk_disable_module(POWER_RED_REG1, PRTIM4_bm);
    561a:	60 e1       	ldi	r22, 0x10	; 16
    561c:	81 e0       	ldi	r24, 0x01	; 1
    561e:	0e 94 7a 3d 	call	0x7af4	; 0x7af4 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5622:	13 c0       	rjmp	.+38     	; 0x564a <sysclk_disable_peripheral_clock+0x10e>
		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
    5624:	89 81       	ldd	r24, Y+1	; 0x01
    5626:	9a 81       	ldd	r25, Y+2	; 0x02
    5628:	80 32       	cpi	r24, 0x20	; 32
    562a:	91 40       	sbci	r25, 0x01	; 1
    562c:	29 f4       	brne	.+10     	; 0x5638 <sysclk_disable_peripheral_clock+0xfc>
		sysclk_disable_module(POWER_RED_REG1, PRTIM5_bm);
    562e:	60 e2       	ldi	r22, 0x20	; 32
    5630:	81 e0       	ldi	r24, 0x01	; 1
    5632:	0e 94 7a 3d 	call	0x7af4	; 0x7af4 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5636:	09 c0       	rjmp	.+18     	; 0x564a <sysclk_disable_peripheral_clock+0x10e>
		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM5_bm);
	} else if (module == &TRX_CTRL_0) {
    5638:	89 81       	ldd	r24, Y+1	; 0x01
    563a:	9a 81       	ldd	r25, Y+2	; 0x02
    563c:	83 34       	cpi	r24, 0x43	; 67
    563e:	91 40       	sbci	r25, 0x01	; 1
    5640:	21 f4       	brne	.+8      	; 0x564a <sysclk_disable_peripheral_clock+0x10e>
		sysclk_disable_module(POWER_RED_REG1, PRTRX24_bm);
    5642:	60 e4       	ldi	r22, 0x40	; 64
    5644:	81 e0       	ldi	r24, 0x01	; 1
    5646:	0e 94 7a 3d 	call	0x7af4	; 0x7af4 <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    564a:	00 00       	nop
    564c:	0f 90       	pop	r0
    564e:	0f 90       	pop	r0
    5650:	df 91       	pop	r29
    5652:	cf 91       	pop	r28
    5654:	08 95       	ret

00005656 <__vector_20>:
/**
 * \internal
 * \brief Interrupt handler for Timer Counter  overflow
 */
ISR(TIMER1_OVF_vect)
{
    5656:	1f 92       	push	r1
    5658:	0f 92       	push	r0
    565a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    565e:	0f 92       	push	r0
    5660:	11 24       	eor	r1, r1
    5662:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5666:	0f 92       	push	r0
    5668:	2f 93       	push	r18
    566a:	3f 93       	push	r19
    566c:	4f 93       	push	r20
    566e:	5f 93       	push	r21
    5670:	6f 93       	push	r22
    5672:	7f 93       	push	r23
    5674:	8f 93       	push	r24
    5676:	9f 93       	push	r25
    5678:	af 93       	push	r26
    567a:	bf 93       	push	r27
    567c:	ef 93       	push	r30
    567e:	ff 93       	push	r31
    5680:	cf 93       	push	r28
    5682:	df 93       	push	r29
    5684:	cd b7       	in	r28, 0x3d	; 61
    5686:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr1_ovf_callback) {
    5688:	80 91 be 10 	lds	r24, 0x10BE	; 0x8010be <tc_tccr1_ovf_callback>
    568c:	90 91 bf 10 	lds	r25, 0x10BF	; 0x8010bf <tc_tccr1_ovf_callback+0x1>
    5690:	89 2b       	or	r24, r25
    5692:	31 f0       	breq	.+12     	; 0x56a0 <__vector_20+0x4a>
		tc_tccr1_ovf_callback();
    5694:	80 91 be 10 	lds	r24, 0x10BE	; 0x8010be <tc_tccr1_ovf_callback>
    5698:	90 91 bf 10 	lds	r25, 0x10BF	; 0x8010bf <tc_tccr1_ovf_callback+0x1>
    569c:	fc 01       	movw	r30, r24
    569e:	09 95       	icall
	}
}
    56a0:	00 00       	nop
    56a2:	df 91       	pop	r29
    56a4:	cf 91       	pop	r28
    56a6:	ff 91       	pop	r31
    56a8:	ef 91       	pop	r30
    56aa:	bf 91       	pop	r27
    56ac:	af 91       	pop	r26
    56ae:	9f 91       	pop	r25
    56b0:	8f 91       	pop	r24
    56b2:	7f 91       	pop	r23
    56b4:	6f 91       	pop	r22
    56b6:	5f 91       	pop	r21
    56b8:	4f 91       	pop	r20
    56ba:	3f 91       	pop	r19
    56bc:	2f 91       	pop	r18
    56be:	0f 90       	pop	r0
    56c0:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    56c4:	0f 90       	pop	r0
    56c6:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    56ca:	0f 90       	pop	r0
    56cc:	1f 90       	pop	r1
    56ce:	18 95       	reti

000056d0 <__vector_17>:

/**
 * \brief Interrupt handler for Timer Counter  Compare Match in Channel A
 */
ISR(TIMER1_COMPA_vect)
{
    56d0:	1f 92       	push	r1
    56d2:	0f 92       	push	r0
    56d4:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    56d8:	0f 92       	push	r0
    56da:	11 24       	eor	r1, r1
    56dc:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    56e0:	0f 92       	push	r0
    56e2:	2f 93       	push	r18
    56e4:	3f 93       	push	r19
    56e6:	4f 93       	push	r20
    56e8:	5f 93       	push	r21
    56ea:	6f 93       	push	r22
    56ec:	7f 93       	push	r23
    56ee:	8f 93       	push	r24
    56f0:	9f 93       	push	r25
    56f2:	af 93       	push	r26
    56f4:	bf 93       	push	r27
    56f6:	ef 93       	push	r30
    56f8:	ff 93       	push	r31
    56fa:	cf 93       	push	r28
    56fc:	df 93       	push	r29
    56fe:	cd b7       	in	r28, 0x3d	; 61
    5700:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr1_compa_callback) {
    5702:	80 91 c0 10 	lds	r24, 0x10C0	; 0x8010c0 <tc_tccr1_compa_callback>
    5706:	90 91 c1 10 	lds	r25, 0x10C1	; 0x8010c1 <tc_tccr1_compa_callback+0x1>
    570a:	89 2b       	or	r24, r25
    570c:	31 f0       	breq	.+12     	; 0x571a <__vector_17+0x4a>
		tc_tccr1_compa_callback();
    570e:	80 91 c0 10 	lds	r24, 0x10C0	; 0x8010c0 <tc_tccr1_compa_callback>
    5712:	90 91 c1 10 	lds	r25, 0x10C1	; 0x8010c1 <tc_tccr1_compa_callback+0x1>
    5716:	fc 01       	movw	r30, r24
    5718:	09 95       	icall
	}
}
    571a:	00 00       	nop
    571c:	df 91       	pop	r29
    571e:	cf 91       	pop	r28
    5720:	ff 91       	pop	r31
    5722:	ef 91       	pop	r30
    5724:	bf 91       	pop	r27
    5726:	af 91       	pop	r26
    5728:	9f 91       	pop	r25
    572a:	8f 91       	pop	r24
    572c:	7f 91       	pop	r23
    572e:	6f 91       	pop	r22
    5730:	5f 91       	pop	r21
    5732:	4f 91       	pop	r20
    5734:	3f 91       	pop	r19
    5736:	2f 91       	pop	r18
    5738:	0f 90       	pop	r0
    573a:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    573e:	0f 90       	pop	r0
    5740:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5744:	0f 90       	pop	r0
    5746:	1f 90       	pop	r1
    5748:	18 95       	reti

0000574a <__vector_18>:

/**
 * \brief Interrupt handler for Timer Counter  Compare Match in Channel B
 */
ISR(TIMER1_COMPB_vect)
{
    574a:	1f 92       	push	r1
    574c:	0f 92       	push	r0
    574e:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5752:	0f 92       	push	r0
    5754:	11 24       	eor	r1, r1
    5756:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    575a:	0f 92       	push	r0
    575c:	2f 93       	push	r18
    575e:	3f 93       	push	r19
    5760:	4f 93       	push	r20
    5762:	5f 93       	push	r21
    5764:	6f 93       	push	r22
    5766:	7f 93       	push	r23
    5768:	8f 93       	push	r24
    576a:	9f 93       	push	r25
    576c:	af 93       	push	r26
    576e:	bf 93       	push	r27
    5770:	ef 93       	push	r30
    5772:	ff 93       	push	r31
    5774:	cf 93       	push	r28
    5776:	df 93       	push	r29
    5778:	cd b7       	in	r28, 0x3d	; 61
    577a:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr1_compb_callback) {
    577c:	80 91 c2 10 	lds	r24, 0x10C2	; 0x8010c2 <tc_tccr1_compb_callback>
    5780:	90 91 c3 10 	lds	r25, 0x10C3	; 0x8010c3 <tc_tccr1_compb_callback+0x1>
    5784:	89 2b       	or	r24, r25
    5786:	31 f0       	breq	.+12     	; 0x5794 <__vector_18+0x4a>
		tc_tccr1_compb_callback();
    5788:	80 91 c2 10 	lds	r24, 0x10C2	; 0x8010c2 <tc_tccr1_compb_callback>
    578c:	90 91 c3 10 	lds	r25, 0x10C3	; 0x8010c3 <tc_tccr1_compb_callback+0x1>
    5790:	fc 01       	movw	r30, r24
    5792:	09 95       	icall
	}
}
    5794:	00 00       	nop
    5796:	df 91       	pop	r29
    5798:	cf 91       	pop	r28
    579a:	ff 91       	pop	r31
    579c:	ef 91       	pop	r30
    579e:	bf 91       	pop	r27
    57a0:	af 91       	pop	r26
    57a2:	9f 91       	pop	r25
    57a4:	8f 91       	pop	r24
    57a6:	7f 91       	pop	r23
    57a8:	6f 91       	pop	r22
    57aa:	5f 91       	pop	r21
    57ac:	4f 91       	pop	r20
    57ae:	3f 91       	pop	r19
    57b0:	2f 91       	pop	r18
    57b2:	0f 90       	pop	r0
    57b4:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    57b8:	0f 90       	pop	r0
    57ba:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    57be:	0f 90       	pop	r0
    57c0:	1f 90       	pop	r1
    57c2:	18 95       	reti

000057c4 <__vector_19>:

/**
 * \brief Interrupt handler for Timer Counter  Compare Match in Channel C
 */
ISR(TIMER1_COMPC_vect)
{
    57c4:	1f 92       	push	r1
    57c6:	0f 92       	push	r0
    57c8:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    57cc:	0f 92       	push	r0
    57ce:	11 24       	eor	r1, r1
    57d0:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    57d4:	0f 92       	push	r0
    57d6:	2f 93       	push	r18
    57d8:	3f 93       	push	r19
    57da:	4f 93       	push	r20
    57dc:	5f 93       	push	r21
    57de:	6f 93       	push	r22
    57e0:	7f 93       	push	r23
    57e2:	8f 93       	push	r24
    57e4:	9f 93       	push	r25
    57e6:	af 93       	push	r26
    57e8:	bf 93       	push	r27
    57ea:	ef 93       	push	r30
    57ec:	ff 93       	push	r31
    57ee:	cf 93       	push	r28
    57f0:	df 93       	push	r29
    57f2:	cd b7       	in	r28, 0x3d	; 61
    57f4:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr1_compc_callback) {
    57f6:	80 91 c4 10 	lds	r24, 0x10C4	; 0x8010c4 <tc_tccr1_compc_callback>
    57fa:	90 91 c5 10 	lds	r25, 0x10C5	; 0x8010c5 <tc_tccr1_compc_callback+0x1>
    57fe:	89 2b       	or	r24, r25
    5800:	31 f0       	breq	.+12     	; 0x580e <__vector_19+0x4a>
		tc_tccr1_compc_callback();
    5802:	80 91 c4 10 	lds	r24, 0x10C4	; 0x8010c4 <tc_tccr1_compc_callback>
    5806:	90 91 c5 10 	lds	r25, 0x10C5	; 0x8010c5 <tc_tccr1_compc_callback+0x1>
    580a:	fc 01       	movw	r30, r24
    580c:	09 95       	icall
	}
}
    580e:	00 00       	nop
    5810:	df 91       	pop	r29
    5812:	cf 91       	pop	r28
    5814:	ff 91       	pop	r31
    5816:	ef 91       	pop	r30
    5818:	bf 91       	pop	r27
    581a:	af 91       	pop	r26
    581c:	9f 91       	pop	r25
    581e:	8f 91       	pop	r24
    5820:	7f 91       	pop	r23
    5822:	6f 91       	pop	r22
    5824:	5f 91       	pop	r21
    5826:	4f 91       	pop	r20
    5828:	3f 91       	pop	r19
    582a:	2f 91       	pop	r18
    582c:	0f 90       	pop	r0
    582e:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5832:	0f 90       	pop	r0
    5834:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5838:	0f 90       	pop	r0
    583a:	1f 90       	pop	r1
    583c:	18 95       	reti

0000583e <__vector_35>:
static tc_callback_t tc_tccr3_compa_callback;
static tc_callback_t tc_tccr3_compb_callback;
static tc_callback_t tc_tccr3_compc_callback;

ISR(TIMER3_OVF_vect)
{
    583e:	1f 92       	push	r1
    5840:	0f 92       	push	r0
    5842:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5846:	0f 92       	push	r0
    5848:	11 24       	eor	r1, r1
    584a:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    584e:	0f 92       	push	r0
    5850:	2f 93       	push	r18
    5852:	3f 93       	push	r19
    5854:	4f 93       	push	r20
    5856:	5f 93       	push	r21
    5858:	6f 93       	push	r22
    585a:	7f 93       	push	r23
    585c:	8f 93       	push	r24
    585e:	9f 93       	push	r25
    5860:	af 93       	push	r26
    5862:	bf 93       	push	r27
    5864:	ef 93       	push	r30
    5866:	ff 93       	push	r31
    5868:	cf 93       	push	r28
    586a:	df 93       	push	r29
    586c:	cd b7       	in	r28, 0x3d	; 61
    586e:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr3_ovf_callback) {
    5870:	80 91 c6 10 	lds	r24, 0x10C6	; 0x8010c6 <tc_tccr3_ovf_callback>
    5874:	90 91 c7 10 	lds	r25, 0x10C7	; 0x8010c7 <tc_tccr3_ovf_callback+0x1>
    5878:	89 2b       	or	r24, r25
    587a:	31 f0       	breq	.+12     	; 0x5888 <__vector_35+0x4a>
		tc_tccr3_ovf_callback();
    587c:	80 91 c6 10 	lds	r24, 0x10C6	; 0x8010c6 <tc_tccr3_ovf_callback>
    5880:	90 91 c7 10 	lds	r25, 0x10C7	; 0x8010c7 <tc_tccr3_ovf_callback+0x1>
    5884:	fc 01       	movw	r30, r24
    5886:	09 95       	icall
	}
}
    5888:	00 00       	nop
    588a:	df 91       	pop	r29
    588c:	cf 91       	pop	r28
    588e:	ff 91       	pop	r31
    5890:	ef 91       	pop	r30
    5892:	bf 91       	pop	r27
    5894:	af 91       	pop	r26
    5896:	9f 91       	pop	r25
    5898:	8f 91       	pop	r24
    589a:	7f 91       	pop	r23
    589c:	6f 91       	pop	r22
    589e:	5f 91       	pop	r21
    58a0:	4f 91       	pop	r20
    58a2:	3f 91       	pop	r19
    58a4:	2f 91       	pop	r18
    58a6:	0f 90       	pop	r0
    58a8:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    58ac:	0f 90       	pop	r0
    58ae:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    58b2:	0f 90       	pop	r0
    58b4:	1f 90       	pop	r1
    58b6:	18 95       	reti

000058b8 <__vector_32>:

ISR(TIMER3_COMPA_vect)
{
    58b8:	1f 92       	push	r1
    58ba:	0f 92       	push	r0
    58bc:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    58c0:	0f 92       	push	r0
    58c2:	11 24       	eor	r1, r1
    58c4:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    58c8:	0f 92       	push	r0
    58ca:	2f 93       	push	r18
    58cc:	3f 93       	push	r19
    58ce:	4f 93       	push	r20
    58d0:	5f 93       	push	r21
    58d2:	6f 93       	push	r22
    58d4:	7f 93       	push	r23
    58d6:	8f 93       	push	r24
    58d8:	9f 93       	push	r25
    58da:	af 93       	push	r26
    58dc:	bf 93       	push	r27
    58de:	ef 93       	push	r30
    58e0:	ff 93       	push	r31
    58e2:	cf 93       	push	r28
    58e4:	df 93       	push	r29
    58e6:	cd b7       	in	r28, 0x3d	; 61
    58e8:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr3_compa_callback) {
    58ea:	80 91 c8 10 	lds	r24, 0x10C8	; 0x8010c8 <tc_tccr3_compa_callback>
    58ee:	90 91 c9 10 	lds	r25, 0x10C9	; 0x8010c9 <tc_tccr3_compa_callback+0x1>
    58f2:	89 2b       	or	r24, r25
    58f4:	31 f0       	breq	.+12     	; 0x5902 <__vector_32+0x4a>
		tc_tccr3_compa_callback();
    58f6:	80 91 c8 10 	lds	r24, 0x10C8	; 0x8010c8 <tc_tccr3_compa_callback>
    58fa:	90 91 c9 10 	lds	r25, 0x10C9	; 0x8010c9 <tc_tccr3_compa_callback+0x1>
    58fe:	fc 01       	movw	r30, r24
    5900:	09 95       	icall
	}
}
    5902:	00 00       	nop
    5904:	df 91       	pop	r29
    5906:	cf 91       	pop	r28
    5908:	ff 91       	pop	r31
    590a:	ef 91       	pop	r30
    590c:	bf 91       	pop	r27
    590e:	af 91       	pop	r26
    5910:	9f 91       	pop	r25
    5912:	8f 91       	pop	r24
    5914:	7f 91       	pop	r23
    5916:	6f 91       	pop	r22
    5918:	5f 91       	pop	r21
    591a:	4f 91       	pop	r20
    591c:	3f 91       	pop	r19
    591e:	2f 91       	pop	r18
    5920:	0f 90       	pop	r0
    5922:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5926:	0f 90       	pop	r0
    5928:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    592c:	0f 90       	pop	r0
    592e:	1f 90       	pop	r1
    5930:	18 95       	reti

00005932 <__vector_33>:

ISR(TIMER3_COMPB_vect)
{
    5932:	1f 92       	push	r1
    5934:	0f 92       	push	r0
    5936:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    593a:	0f 92       	push	r0
    593c:	11 24       	eor	r1, r1
    593e:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5942:	0f 92       	push	r0
    5944:	2f 93       	push	r18
    5946:	3f 93       	push	r19
    5948:	4f 93       	push	r20
    594a:	5f 93       	push	r21
    594c:	6f 93       	push	r22
    594e:	7f 93       	push	r23
    5950:	8f 93       	push	r24
    5952:	9f 93       	push	r25
    5954:	af 93       	push	r26
    5956:	bf 93       	push	r27
    5958:	ef 93       	push	r30
    595a:	ff 93       	push	r31
    595c:	cf 93       	push	r28
    595e:	df 93       	push	r29
    5960:	cd b7       	in	r28, 0x3d	; 61
    5962:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr3_compb_callback) {
    5964:	80 91 ca 10 	lds	r24, 0x10CA	; 0x8010ca <tc_tccr3_compb_callback>
    5968:	90 91 cb 10 	lds	r25, 0x10CB	; 0x8010cb <tc_tccr3_compb_callback+0x1>
    596c:	89 2b       	or	r24, r25
    596e:	31 f0       	breq	.+12     	; 0x597c <__vector_33+0x4a>
		tc_tccr3_compb_callback();
    5970:	80 91 ca 10 	lds	r24, 0x10CA	; 0x8010ca <tc_tccr3_compb_callback>
    5974:	90 91 cb 10 	lds	r25, 0x10CB	; 0x8010cb <tc_tccr3_compb_callback+0x1>
    5978:	fc 01       	movw	r30, r24
    597a:	09 95       	icall
	}
}
    597c:	00 00       	nop
    597e:	df 91       	pop	r29
    5980:	cf 91       	pop	r28
    5982:	ff 91       	pop	r31
    5984:	ef 91       	pop	r30
    5986:	bf 91       	pop	r27
    5988:	af 91       	pop	r26
    598a:	9f 91       	pop	r25
    598c:	8f 91       	pop	r24
    598e:	7f 91       	pop	r23
    5990:	6f 91       	pop	r22
    5992:	5f 91       	pop	r21
    5994:	4f 91       	pop	r20
    5996:	3f 91       	pop	r19
    5998:	2f 91       	pop	r18
    599a:	0f 90       	pop	r0
    599c:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    59a0:	0f 90       	pop	r0
    59a2:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    59a6:	0f 90       	pop	r0
    59a8:	1f 90       	pop	r1
    59aa:	18 95       	reti

000059ac <__vector_34>:

ISR(TIMER3_COMPC_vect)
{
    59ac:	1f 92       	push	r1
    59ae:	0f 92       	push	r0
    59b0:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    59b4:	0f 92       	push	r0
    59b6:	11 24       	eor	r1, r1
    59b8:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    59bc:	0f 92       	push	r0
    59be:	2f 93       	push	r18
    59c0:	3f 93       	push	r19
    59c2:	4f 93       	push	r20
    59c4:	5f 93       	push	r21
    59c6:	6f 93       	push	r22
    59c8:	7f 93       	push	r23
    59ca:	8f 93       	push	r24
    59cc:	9f 93       	push	r25
    59ce:	af 93       	push	r26
    59d0:	bf 93       	push	r27
    59d2:	ef 93       	push	r30
    59d4:	ff 93       	push	r31
    59d6:	cf 93       	push	r28
    59d8:	df 93       	push	r29
    59da:	cd b7       	in	r28, 0x3d	; 61
    59dc:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr3_compc_callback) {
    59de:	80 91 cc 10 	lds	r24, 0x10CC	; 0x8010cc <tc_tccr3_compc_callback>
    59e2:	90 91 cd 10 	lds	r25, 0x10CD	; 0x8010cd <tc_tccr3_compc_callback+0x1>
    59e6:	89 2b       	or	r24, r25
    59e8:	31 f0       	breq	.+12     	; 0x59f6 <__vector_34+0x4a>
		tc_tccr3_compc_callback();
    59ea:	80 91 cc 10 	lds	r24, 0x10CC	; 0x8010cc <tc_tccr3_compc_callback>
    59ee:	90 91 cd 10 	lds	r25, 0x10CD	; 0x8010cd <tc_tccr3_compc_callback+0x1>
    59f2:	fc 01       	movw	r30, r24
    59f4:	09 95       	icall
	}
}
    59f6:	00 00       	nop
    59f8:	df 91       	pop	r29
    59fa:	cf 91       	pop	r28
    59fc:	ff 91       	pop	r31
    59fe:	ef 91       	pop	r30
    5a00:	bf 91       	pop	r27
    5a02:	af 91       	pop	r26
    5a04:	9f 91       	pop	r25
    5a06:	8f 91       	pop	r24
    5a08:	7f 91       	pop	r23
    5a0a:	6f 91       	pop	r22
    5a0c:	5f 91       	pop	r21
    5a0e:	4f 91       	pop	r20
    5a10:	3f 91       	pop	r19
    5a12:	2f 91       	pop	r18
    5a14:	0f 90       	pop	r0
    5a16:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5a1a:	0f 90       	pop	r0
    5a1c:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5a20:	0f 90       	pop	r0
    5a22:	1f 90       	pop	r1
    5a24:	18 95       	reti

00005a26 <__vector_45>:
static tc_callback_t tc_tccr4_compa_callback;
static tc_callback_t tc_tccr4_compb_callback;
static tc_callback_t tc_tccr4_compc_callback;

ISR(TIMER4_OVF_vect)
{
    5a26:	1f 92       	push	r1
    5a28:	0f 92       	push	r0
    5a2a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5a2e:	0f 92       	push	r0
    5a30:	11 24       	eor	r1, r1
    5a32:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5a36:	0f 92       	push	r0
    5a38:	2f 93       	push	r18
    5a3a:	3f 93       	push	r19
    5a3c:	4f 93       	push	r20
    5a3e:	5f 93       	push	r21
    5a40:	6f 93       	push	r22
    5a42:	7f 93       	push	r23
    5a44:	8f 93       	push	r24
    5a46:	9f 93       	push	r25
    5a48:	af 93       	push	r26
    5a4a:	bf 93       	push	r27
    5a4c:	ef 93       	push	r30
    5a4e:	ff 93       	push	r31
    5a50:	cf 93       	push	r28
    5a52:	df 93       	push	r29
    5a54:	cd b7       	in	r28, 0x3d	; 61
    5a56:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr4_ovf_callback) {
    5a58:	80 91 ce 10 	lds	r24, 0x10CE	; 0x8010ce <tc_tccr4_ovf_callback>
    5a5c:	90 91 cf 10 	lds	r25, 0x10CF	; 0x8010cf <tc_tccr4_ovf_callback+0x1>
    5a60:	89 2b       	or	r24, r25
    5a62:	31 f0       	breq	.+12     	; 0x5a70 <__vector_45+0x4a>
		tc_tccr4_ovf_callback();
    5a64:	80 91 ce 10 	lds	r24, 0x10CE	; 0x8010ce <tc_tccr4_ovf_callback>
    5a68:	90 91 cf 10 	lds	r25, 0x10CF	; 0x8010cf <tc_tccr4_ovf_callback+0x1>
    5a6c:	fc 01       	movw	r30, r24
    5a6e:	09 95       	icall
	}
}
    5a70:	00 00       	nop
    5a72:	df 91       	pop	r29
    5a74:	cf 91       	pop	r28
    5a76:	ff 91       	pop	r31
    5a78:	ef 91       	pop	r30
    5a7a:	bf 91       	pop	r27
    5a7c:	af 91       	pop	r26
    5a7e:	9f 91       	pop	r25
    5a80:	8f 91       	pop	r24
    5a82:	7f 91       	pop	r23
    5a84:	6f 91       	pop	r22
    5a86:	5f 91       	pop	r21
    5a88:	4f 91       	pop	r20
    5a8a:	3f 91       	pop	r19
    5a8c:	2f 91       	pop	r18
    5a8e:	0f 90       	pop	r0
    5a90:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5a94:	0f 90       	pop	r0
    5a96:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5a9a:	0f 90       	pop	r0
    5a9c:	1f 90       	pop	r1
    5a9e:	18 95       	reti

00005aa0 <__vector_42>:

ISR(TIMER4_COMPA_vect)
{
    5aa0:	1f 92       	push	r1
    5aa2:	0f 92       	push	r0
    5aa4:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5aa8:	0f 92       	push	r0
    5aaa:	11 24       	eor	r1, r1
    5aac:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5ab0:	0f 92       	push	r0
    5ab2:	2f 93       	push	r18
    5ab4:	3f 93       	push	r19
    5ab6:	4f 93       	push	r20
    5ab8:	5f 93       	push	r21
    5aba:	6f 93       	push	r22
    5abc:	7f 93       	push	r23
    5abe:	8f 93       	push	r24
    5ac0:	9f 93       	push	r25
    5ac2:	af 93       	push	r26
    5ac4:	bf 93       	push	r27
    5ac6:	ef 93       	push	r30
    5ac8:	ff 93       	push	r31
    5aca:	cf 93       	push	r28
    5acc:	df 93       	push	r29
    5ace:	cd b7       	in	r28, 0x3d	; 61
    5ad0:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr4_compa_callback) {
    5ad2:	80 91 d0 10 	lds	r24, 0x10D0	; 0x8010d0 <tc_tccr4_compa_callback>
    5ad6:	90 91 d1 10 	lds	r25, 0x10D1	; 0x8010d1 <tc_tccr4_compa_callback+0x1>
    5ada:	89 2b       	or	r24, r25
    5adc:	31 f0       	breq	.+12     	; 0x5aea <__vector_42+0x4a>
		tc_tccr4_compa_callback();
    5ade:	80 91 d0 10 	lds	r24, 0x10D0	; 0x8010d0 <tc_tccr4_compa_callback>
    5ae2:	90 91 d1 10 	lds	r25, 0x10D1	; 0x8010d1 <tc_tccr4_compa_callback+0x1>
    5ae6:	fc 01       	movw	r30, r24
    5ae8:	09 95       	icall
	}
}
    5aea:	00 00       	nop
    5aec:	df 91       	pop	r29
    5aee:	cf 91       	pop	r28
    5af0:	ff 91       	pop	r31
    5af2:	ef 91       	pop	r30
    5af4:	bf 91       	pop	r27
    5af6:	af 91       	pop	r26
    5af8:	9f 91       	pop	r25
    5afa:	8f 91       	pop	r24
    5afc:	7f 91       	pop	r23
    5afe:	6f 91       	pop	r22
    5b00:	5f 91       	pop	r21
    5b02:	4f 91       	pop	r20
    5b04:	3f 91       	pop	r19
    5b06:	2f 91       	pop	r18
    5b08:	0f 90       	pop	r0
    5b0a:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5b0e:	0f 90       	pop	r0
    5b10:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5b14:	0f 90       	pop	r0
    5b16:	1f 90       	pop	r1
    5b18:	18 95       	reti

00005b1a <__vector_43>:

ISR(TIMER4_COMPB_vect)
{
    5b1a:	1f 92       	push	r1
    5b1c:	0f 92       	push	r0
    5b1e:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5b22:	0f 92       	push	r0
    5b24:	11 24       	eor	r1, r1
    5b26:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5b2a:	0f 92       	push	r0
    5b2c:	2f 93       	push	r18
    5b2e:	3f 93       	push	r19
    5b30:	4f 93       	push	r20
    5b32:	5f 93       	push	r21
    5b34:	6f 93       	push	r22
    5b36:	7f 93       	push	r23
    5b38:	8f 93       	push	r24
    5b3a:	9f 93       	push	r25
    5b3c:	af 93       	push	r26
    5b3e:	bf 93       	push	r27
    5b40:	ef 93       	push	r30
    5b42:	ff 93       	push	r31
    5b44:	cf 93       	push	r28
    5b46:	df 93       	push	r29
    5b48:	cd b7       	in	r28, 0x3d	; 61
    5b4a:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr4_compb_callback) {
    5b4c:	80 91 d2 10 	lds	r24, 0x10D2	; 0x8010d2 <tc_tccr4_compb_callback>
    5b50:	90 91 d3 10 	lds	r25, 0x10D3	; 0x8010d3 <tc_tccr4_compb_callback+0x1>
    5b54:	89 2b       	or	r24, r25
    5b56:	31 f0       	breq	.+12     	; 0x5b64 <__vector_43+0x4a>
		tc_tccr4_compb_callback();
    5b58:	80 91 d2 10 	lds	r24, 0x10D2	; 0x8010d2 <tc_tccr4_compb_callback>
    5b5c:	90 91 d3 10 	lds	r25, 0x10D3	; 0x8010d3 <tc_tccr4_compb_callback+0x1>
    5b60:	fc 01       	movw	r30, r24
    5b62:	09 95       	icall
	}
}
    5b64:	00 00       	nop
    5b66:	df 91       	pop	r29
    5b68:	cf 91       	pop	r28
    5b6a:	ff 91       	pop	r31
    5b6c:	ef 91       	pop	r30
    5b6e:	bf 91       	pop	r27
    5b70:	af 91       	pop	r26
    5b72:	9f 91       	pop	r25
    5b74:	8f 91       	pop	r24
    5b76:	7f 91       	pop	r23
    5b78:	6f 91       	pop	r22
    5b7a:	5f 91       	pop	r21
    5b7c:	4f 91       	pop	r20
    5b7e:	3f 91       	pop	r19
    5b80:	2f 91       	pop	r18
    5b82:	0f 90       	pop	r0
    5b84:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5b88:	0f 90       	pop	r0
    5b8a:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5b8e:	0f 90       	pop	r0
    5b90:	1f 90       	pop	r1
    5b92:	18 95       	reti

00005b94 <__vector_44>:

ISR(TIMER4_COMPC_vect)
{
    5b94:	1f 92       	push	r1
    5b96:	0f 92       	push	r0
    5b98:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5b9c:	0f 92       	push	r0
    5b9e:	11 24       	eor	r1, r1
    5ba0:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5ba4:	0f 92       	push	r0
    5ba6:	2f 93       	push	r18
    5ba8:	3f 93       	push	r19
    5baa:	4f 93       	push	r20
    5bac:	5f 93       	push	r21
    5bae:	6f 93       	push	r22
    5bb0:	7f 93       	push	r23
    5bb2:	8f 93       	push	r24
    5bb4:	9f 93       	push	r25
    5bb6:	af 93       	push	r26
    5bb8:	bf 93       	push	r27
    5bba:	ef 93       	push	r30
    5bbc:	ff 93       	push	r31
    5bbe:	cf 93       	push	r28
    5bc0:	df 93       	push	r29
    5bc2:	cd b7       	in	r28, 0x3d	; 61
    5bc4:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr4_compc_callback) {
    5bc6:	80 91 d4 10 	lds	r24, 0x10D4	; 0x8010d4 <tc_tccr4_compc_callback>
    5bca:	90 91 d5 10 	lds	r25, 0x10D5	; 0x8010d5 <tc_tccr4_compc_callback+0x1>
    5bce:	89 2b       	or	r24, r25
    5bd0:	31 f0       	breq	.+12     	; 0x5bde <__vector_44+0x4a>
		tc_tccr4_compc_callback();
    5bd2:	80 91 d4 10 	lds	r24, 0x10D4	; 0x8010d4 <tc_tccr4_compc_callback>
    5bd6:	90 91 d5 10 	lds	r25, 0x10D5	; 0x8010d5 <tc_tccr4_compc_callback+0x1>
    5bda:	fc 01       	movw	r30, r24
    5bdc:	09 95       	icall
	}
}
    5bde:	00 00       	nop
    5be0:	df 91       	pop	r29
    5be2:	cf 91       	pop	r28
    5be4:	ff 91       	pop	r31
    5be6:	ef 91       	pop	r30
    5be8:	bf 91       	pop	r27
    5bea:	af 91       	pop	r26
    5bec:	9f 91       	pop	r25
    5bee:	8f 91       	pop	r24
    5bf0:	7f 91       	pop	r23
    5bf2:	6f 91       	pop	r22
    5bf4:	5f 91       	pop	r21
    5bf6:	4f 91       	pop	r20
    5bf8:	3f 91       	pop	r19
    5bfa:	2f 91       	pop	r18
    5bfc:	0f 90       	pop	r0
    5bfe:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5c02:	0f 90       	pop	r0
    5c04:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5c08:	0f 90       	pop	r0
    5c0a:	1f 90       	pop	r1
    5c0c:	18 95       	reti

00005c0e <__vector_50>:
static tc_callback_t tc_tccr5_compa_callback;
static tc_callback_t tc_tccr5_compb_callback;
static tc_callback_t tc_tccr5_compc_callback;

ISR(TIMER5_OVF_vect)
{
    5c0e:	1f 92       	push	r1
    5c10:	0f 92       	push	r0
    5c12:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5c16:	0f 92       	push	r0
    5c18:	11 24       	eor	r1, r1
    5c1a:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5c1e:	0f 92       	push	r0
    5c20:	2f 93       	push	r18
    5c22:	3f 93       	push	r19
    5c24:	4f 93       	push	r20
    5c26:	5f 93       	push	r21
    5c28:	6f 93       	push	r22
    5c2a:	7f 93       	push	r23
    5c2c:	8f 93       	push	r24
    5c2e:	9f 93       	push	r25
    5c30:	af 93       	push	r26
    5c32:	bf 93       	push	r27
    5c34:	ef 93       	push	r30
    5c36:	ff 93       	push	r31
    5c38:	cf 93       	push	r28
    5c3a:	df 93       	push	r29
    5c3c:	cd b7       	in	r28, 0x3d	; 61
    5c3e:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr5_ovf_callback) {
    5c40:	80 91 d6 10 	lds	r24, 0x10D6	; 0x8010d6 <tc_tccr5_ovf_callback>
    5c44:	90 91 d7 10 	lds	r25, 0x10D7	; 0x8010d7 <tc_tccr5_ovf_callback+0x1>
    5c48:	89 2b       	or	r24, r25
    5c4a:	31 f0       	breq	.+12     	; 0x5c58 <__vector_50+0x4a>
		tc_tccr5_ovf_callback();
    5c4c:	80 91 d6 10 	lds	r24, 0x10D6	; 0x8010d6 <tc_tccr5_ovf_callback>
    5c50:	90 91 d7 10 	lds	r25, 0x10D7	; 0x8010d7 <tc_tccr5_ovf_callback+0x1>
    5c54:	fc 01       	movw	r30, r24
    5c56:	09 95       	icall
	}
}
    5c58:	00 00       	nop
    5c5a:	df 91       	pop	r29
    5c5c:	cf 91       	pop	r28
    5c5e:	ff 91       	pop	r31
    5c60:	ef 91       	pop	r30
    5c62:	bf 91       	pop	r27
    5c64:	af 91       	pop	r26
    5c66:	9f 91       	pop	r25
    5c68:	8f 91       	pop	r24
    5c6a:	7f 91       	pop	r23
    5c6c:	6f 91       	pop	r22
    5c6e:	5f 91       	pop	r21
    5c70:	4f 91       	pop	r20
    5c72:	3f 91       	pop	r19
    5c74:	2f 91       	pop	r18
    5c76:	0f 90       	pop	r0
    5c78:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5c7c:	0f 90       	pop	r0
    5c7e:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5c82:	0f 90       	pop	r0
    5c84:	1f 90       	pop	r1
    5c86:	18 95       	reti

00005c88 <__vector_47>:

ISR(TIMER5_COMPA_vect)
{
    5c88:	1f 92       	push	r1
    5c8a:	0f 92       	push	r0
    5c8c:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5c90:	0f 92       	push	r0
    5c92:	11 24       	eor	r1, r1
    5c94:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5c98:	0f 92       	push	r0
    5c9a:	2f 93       	push	r18
    5c9c:	3f 93       	push	r19
    5c9e:	4f 93       	push	r20
    5ca0:	5f 93       	push	r21
    5ca2:	6f 93       	push	r22
    5ca4:	7f 93       	push	r23
    5ca6:	8f 93       	push	r24
    5ca8:	9f 93       	push	r25
    5caa:	af 93       	push	r26
    5cac:	bf 93       	push	r27
    5cae:	ef 93       	push	r30
    5cb0:	ff 93       	push	r31
    5cb2:	cf 93       	push	r28
    5cb4:	df 93       	push	r29
    5cb6:	cd b7       	in	r28, 0x3d	; 61
    5cb8:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr5_compa_callback) {
    5cba:	80 91 d8 10 	lds	r24, 0x10D8	; 0x8010d8 <tc_tccr5_compa_callback>
    5cbe:	90 91 d9 10 	lds	r25, 0x10D9	; 0x8010d9 <tc_tccr5_compa_callback+0x1>
    5cc2:	89 2b       	or	r24, r25
    5cc4:	31 f0       	breq	.+12     	; 0x5cd2 <__vector_47+0x4a>
		tc_tccr5_compa_callback();
    5cc6:	80 91 d8 10 	lds	r24, 0x10D8	; 0x8010d8 <tc_tccr5_compa_callback>
    5cca:	90 91 d9 10 	lds	r25, 0x10D9	; 0x8010d9 <tc_tccr5_compa_callback+0x1>
    5cce:	fc 01       	movw	r30, r24
    5cd0:	09 95       	icall
	}
}
    5cd2:	00 00       	nop
    5cd4:	df 91       	pop	r29
    5cd6:	cf 91       	pop	r28
    5cd8:	ff 91       	pop	r31
    5cda:	ef 91       	pop	r30
    5cdc:	bf 91       	pop	r27
    5cde:	af 91       	pop	r26
    5ce0:	9f 91       	pop	r25
    5ce2:	8f 91       	pop	r24
    5ce4:	7f 91       	pop	r23
    5ce6:	6f 91       	pop	r22
    5ce8:	5f 91       	pop	r21
    5cea:	4f 91       	pop	r20
    5cec:	3f 91       	pop	r19
    5cee:	2f 91       	pop	r18
    5cf0:	0f 90       	pop	r0
    5cf2:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5cf6:	0f 90       	pop	r0
    5cf8:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5cfc:	0f 90       	pop	r0
    5cfe:	1f 90       	pop	r1
    5d00:	18 95       	reti

00005d02 <__vector_48>:

ISR(TIMER5_COMPB_vect)
{
    5d02:	1f 92       	push	r1
    5d04:	0f 92       	push	r0
    5d06:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5d0a:	0f 92       	push	r0
    5d0c:	11 24       	eor	r1, r1
    5d0e:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5d12:	0f 92       	push	r0
    5d14:	2f 93       	push	r18
    5d16:	3f 93       	push	r19
    5d18:	4f 93       	push	r20
    5d1a:	5f 93       	push	r21
    5d1c:	6f 93       	push	r22
    5d1e:	7f 93       	push	r23
    5d20:	8f 93       	push	r24
    5d22:	9f 93       	push	r25
    5d24:	af 93       	push	r26
    5d26:	bf 93       	push	r27
    5d28:	ef 93       	push	r30
    5d2a:	ff 93       	push	r31
    5d2c:	cf 93       	push	r28
    5d2e:	df 93       	push	r29
    5d30:	cd b7       	in	r28, 0x3d	; 61
    5d32:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr5_compb_callback) {
    5d34:	80 91 da 10 	lds	r24, 0x10DA	; 0x8010da <tc_tccr5_compb_callback>
    5d38:	90 91 db 10 	lds	r25, 0x10DB	; 0x8010db <tc_tccr5_compb_callback+0x1>
    5d3c:	89 2b       	or	r24, r25
    5d3e:	31 f0       	breq	.+12     	; 0x5d4c <__vector_48+0x4a>
		tc_tccr5_compb_callback();
    5d40:	80 91 da 10 	lds	r24, 0x10DA	; 0x8010da <tc_tccr5_compb_callback>
    5d44:	90 91 db 10 	lds	r25, 0x10DB	; 0x8010db <tc_tccr5_compb_callback+0x1>
    5d48:	fc 01       	movw	r30, r24
    5d4a:	09 95       	icall
	}
}
    5d4c:	00 00       	nop
    5d4e:	df 91       	pop	r29
    5d50:	cf 91       	pop	r28
    5d52:	ff 91       	pop	r31
    5d54:	ef 91       	pop	r30
    5d56:	bf 91       	pop	r27
    5d58:	af 91       	pop	r26
    5d5a:	9f 91       	pop	r25
    5d5c:	8f 91       	pop	r24
    5d5e:	7f 91       	pop	r23
    5d60:	6f 91       	pop	r22
    5d62:	5f 91       	pop	r21
    5d64:	4f 91       	pop	r20
    5d66:	3f 91       	pop	r19
    5d68:	2f 91       	pop	r18
    5d6a:	0f 90       	pop	r0
    5d6c:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5d70:	0f 90       	pop	r0
    5d72:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5d76:	0f 90       	pop	r0
    5d78:	1f 90       	pop	r1
    5d7a:	18 95       	reti

00005d7c <__vector_49>:

ISR(TIMER5_COMPC_vect)
{
    5d7c:	1f 92       	push	r1
    5d7e:	0f 92       	push	r0
    5d80:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5d84:	0f 92       	push	r0
    5d86:	11 24       	eor	r1, r1
    5d88:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5d8c:	0f 92       	push	r0
    5d8e:	2f 93       	push	r18
    5d90:	3f 93       	push	r19
    5d92:	4f 93       	push	r20
    5d94:	5f 93       	push	r21
    5d96:	6f 93       	push	r22
    5d98:	7f 93       	push	r23
    5d9a:	8f 93       	push	r24
    5d9c:	9f 93       	push	r25
    5d9e:	af 93       	push	r26
    5da0:	bf 93       	push	r27
    5da2:	ef 93       	push	r30
    5da4:	ff 93       	push	r31
    5da6:	cf 93       	push	r28
    5da8:	df 93       	push	r29
    5daa:	cd b7       	in	r28, 0x3d	; 61
    5dac:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr5_compc_callback) {
    5dae:	80 91 dc 10 	lds	r24, 0x10DC	; 0x8010dc <tc_tccr5_compc_callback>
    5db2:	90 91 dd 10 	lds	r25, 0x10DD	; 0x8010dd <tc_tccr5_compc_callback+0x1>
    5db6:	89 2b       	or	r24, r25
    5db8:	31 f0       	breq	.+12     	; 0x5dc6 <__vector_49+0x4a>
		tc_tccr5_compc_callback();
    5dba:	80 91 dc 10 	lds	r24, 0x10DC	; 0x8010dc <tc_tccr5_compc_callback>
    5dbe:	90 91 dd 10 	lds	r25, 0x10DD	; 0x8010dd <tc_tccr5_compc_callback+0x1>
    5dc2:	fc 01       	movw	r30, r24
    5dc4:	09 95       	icall
	}
}
    5dc6:	00 00       	nop
    5dc8:	df 91       	pop	r29
    5dca:	cf 91       	pop	r28
    5dcc:	ff 91       	pop	r31
    5dce:	ef 91       	pop	r30
    5dd0:	bf 91       	pop	r27
    5dd2:	af 91       	pop	r26
    5dd4:	9f 91       	pop	r25
    5dd6:	8f 91       	pop	r24
    5dd8:	7f 91       	pop	r23
    5dda:	6f 91       	pop	r22
    5ddc:	5f 91       	pop	r21
    5dde:	4f 91       	pop	r20
    5de0:	3f 91       	pop	r19
    5de2:	2f 91       	pop	r18
    5de4:	0f 90       	pop	r0
    5de6:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5dea:	0f 90       	pop	r0
    5dec:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5df0:	0f 90       	pop	r0
    5df2:	1f 90       	pop	r1
    5df4:	18 95       	reti

00005df6 <tc_enable>:

void tc_enable(volatile void *tc)
{
    5df6:	cf 93       	push	r28
    5df8:	df 93       	push	r29
    5dfa:	00 d0       	rcall	.+0      	; 0x5dfc <tc_enable+0x6>
    5dfc:	1f 92       	push	r1
    5dfe:	cd b7       	in	r28, 0x3d	; 61
    5e00:	de b7       	in	r29, 0x3e	; 62
    5e02:	9b 83       	std	Y+3, r25	; 0x03
    5e04:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t iflags = cpu_irq_save();
    5e06:	0e 94 f1 29 	call	0x53e2	; 0x53e2 <cpu_irq_save>
    5e0a:	89 83       	std	Y+1, r24	; 0x01

	sysclk_enable_peripheral_clock(tc);
    5e0c:	8a 81       	ldd	r24, Y+2	; 0x02
    5e0e:	9b 81       	ldd	r25, Y+3	; 0x03
    5e10:	0e 94 11 2a 	call	0x5422	; 0x5422 <sysclk_enable_peripheral_clock>

	cpu_irq_restore(iflags);
    5e14:	89 81       	ldd	r24, Y+1	; 0x01
    5e16:	0e 94 01 2a 	call	0x5402	; 0x5402 <cpu_irq_restore>
}
    5e1a:	00 00       	nop
    5e1c:	0f 90       	pop	r0
    5e1e:	0f 90       	pop	r0
    5e20:	0f 90       	pop	r0
    5e22:	df 91       	pop	r29
    5e24:	cf 91       	pop	r28
    5e26:	08 95       	ret

00005e28 <tc_disable>:

void tc_disable(volatile void *tc)
{
    5e28:	cf 93       	push	r28
    5e2a:	df 93       	push	r29
    5e2c:	00 d0       	rcall	.+0      	; 0x5e2e <tc_disable+0x6>
    5e2e:	1f 92       	push	r1
    5e30:	cd b7       	in	r28, 0x3d	; 61
    5e32:	de b7       	in	r29, 0x3e	; 62
    5e34:	9b 83       	std	Y+3, r25	; 0x03
    5e36:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t iflags = cpu_irq_save();
    5e38:	0e 94 f1 29 	call	0x53e2	; 0x53e2 <cpu_irq_save>
    5e3c:	89 83       	std	Y+1, r24	; 0x01

	sysclk_disable_peripheral_clock(tc);
    5e3e:	8a 81       	ldd	r24, Y+2	; 0x02
    5e40:	9b 81       	ldd	r25, Y+3	; 0x03
    5e42:	0e 94 9e 2a 	call	0x553c	; 0x553c <sysclk_disable_peripheral_clock>

	cpu_irq_restore(iflags);
    5e46:	89 81       	ldd	r24, Y+1	; 0x01
    5e48:	0e 94 01 2a 	call	0x5402	; 0x5402 <cpu_irq_restore>
}
    5e4c:	00 00       	nop
    5e4e:	0f 90       	pop	r0
    5e50:	0f 90       	pop	r0
    5e52:	0f 90       	pop	r0
    5e54:	df 91       	pop	r29
    5e56:	cf 91       	pop	r28
    5e58:	08 95       	ret

00005e5a <tc_set_overflow_interrupt_callback>:

void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
    5e5a:	cf 93       	push	r28
    5e5c:	df 93       	push	r29
    5e5e:	00 d0       	rcall	.+0      	; 0x5e60 <tc_set_overflow_interrupt_callback+0x6>
    5e60:	00 d0       	rcall	.+0      	; 0x5e62 <tc_set_overflow_interrupt_callback+0x8>
    5e62:	cd b7       	in	r28, 0x3d	; 61
    5e64:	de b7       	in	r29, 0x3e	; 62
    5e66:	9a 83       	std	Y+2, r25	; 0x02
    5e68:	89 83       	std	Y+1, r24	; 0x01
    5e6a:	7c 83       	std	Y+4, r23	; 0x04
    5e6c:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    5e6e:	89 81       	ldd	r24, Y+1	; 0x01
    5e70:	9a 81       	ldd	r25, Y+2	; 0x02
    5e72:	80 38       	cpi	r24, 0x80	; 128
    5e74:	91 05       	cpc	r25, r1
    5e76:	39 f4       	brne	.+14     	; 0x5e86 <tc_set_overflow_interrupt_callback+0x2c>
		tc_tccr1_ovf_callback = callback;
    5e78:	8b 81       	ldd	r24, Y+3	; 0x03
    5e7a:	9c 81       	ldd	r25, Y+4	; 0x04
    5e7c:	90 93 bf 10 	sts	0x10BF, r25	; 0x8010bf <tc_tccr1_ovf_callback+0x1>
    5e80:	80 93 be 10 	sts	0x10BE, r24	; 0x8010be <tc_tccr1_ovf_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_ovf_callback = callback;
	} else {}
}
    5e84:	23 c0       	rjmp	.+70     	; 0x5ecc <tc_set_overflow_interrupt_callback+0x72>
void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    5e86:	89 81       	ldd	r24, Y+1	; 0x01
    5e88:	9a 81       	ldd	r25, Y+2	; 0x02
    5e8a:	80 39       	cpi	r24, 0x90	; 144
    5e8c:	91 05       	cpc	r25, r1
    5e8e:	39 f4       	brne	.+14     	; 0x5e9e <tc_set_overflow_interrupt_callback+0x44>
		tc_tccr3_ovf_callback = callback;
    5e90:	8b 81       	ldd	r24, Y+3	; 0x03
    5e92:	9c 81       	ldd	r25, Y+4	; 0x04
    5e94:	90 93 c7 10 	sts	0x10C7, r25	; 0x8010c7 <tc_tccr3_ovf_callback+0x1>
    5e98:	80 93 c6 10 	sts	0x10C6, r24	; 0x8010c6 <tc_tccr3_ovf_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_ovf_callback = callback;
	} else {}
}
    5e9c:	17 c0       	rjmp	.+46     	; 0x5ecc <tc_set_overflow_interrupt_callback+0x72>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    5e9e:	89 81       	ldd	r24, Y+1	; 0x01
    5ea0:	9a 81       	ldd	r25, Y+2	; 0x02
    5ea2:	80 3a       	cpi	r24, 0xA0	; 160
    5ea4:	91 05       	cpc	r25, r1
    5ea6:	39 f4       	brne	.+14     	; 0x5eb6 <tc_set_overflow_interrupt_callback+0x5c>
		tc_tccr4_ovf_callback = callback;
    5ea8:	8b 81       	ldd	r24, Y+3	; 0x03
    5eaa:	9c 81       	ldd	r25, Y+4	; 0x04
    5eac:	90 93 cf 10 	sts	0x10CF, r25	; 0x8010cf <tc_tccr4_ovf_callback+0x1>
    5eb0:	80 93 ce 10 	sts	0x10CE, r24	; 0x8010ce <tc_tccr4_ovf_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_ovf_callback = callback;
	} else {}
}
    5eb4:	0b c0       	rjmp	.+22     	; 0x5ecc <tc_set_overflow_interrupt_callback+0x72>
		tc_tccr1_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    5eb6:	89 81       	ldd	r24, Y+1	; 0x01
    5eb8:	9a 81       	ldd	r25, Y+2	; 0x02
    5eba:	80 32       	cpi	r24, 0x20	; 32
    5ebc:	91 40       	sbci	r25, 0x01	; 1
    5ebe:	31 f4       	brne	.+12     	; 0x5ecc <tc_set_overflow_interrupt_callback+0x72>
		tc_tccr5_ovf_callback = callback;
    5ec0:	8b 81       	ldd	r24, Y+3	; 0x03
    5ec2:	9c 81       	ldd	r25, Y+4	; 0x04
    5ec4:	90 93 d7 10 	sts	0x10D7, r25	; 0x8010d7 <tc_tccr5_ovf_callback+0x1>
    5ec8:	80 93 d6 10 	sts	0x10D6, r24	; 0x8010d6 <tc_tccr5_ovf_callback>
	} else {}
}
    5ecc:	00 00       	nop
    5ece:	0f 90       	pop	r0
    5ed0:	0f 90       	pop	r0
    5ed2:	0f 90       	pop	r0
    5ed4:	0f 90       	pop	r0
    5ed6:	df 91       	pop	r29
    5ed8:	cf 91       	pop	r28
    5eda:	08 95       	ret

00005edc <tc_set_compa_interrupt_callback>:

void tc_set_compa_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
    5edc:	cf 93       	push	r28
    5ede:	df 93       	push	r29
    5ee0:	00 d0       	rcall	.+0      	; 0x5ee2 <tc_set_compa_interrupt_callback+0x6>
    5ee2:	00 d0       	rcall	.+0      	; 0x5ee4 <tc_set_compa_interrupt_callback+0x8>
    5ee4:	cd b7       	in	r28, 0x3d	; 61
    5ee6:	de b7       	in	r29, 0x3e	; 62
    5ee8:	9a 83       	std	Y+2, r25	; 0x02
    5eea:	89 83       	std	Y+1, r24	; 0x01
    5eec:	7c 83       	std	Y+4, r23	; 0x04
    5eee:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    5ef0:	89 81       	ldd	r24, Y+1	; 0x01
    5ef2:	9a 81       	ldd	r25, Y+2	; 0x02
    5ef4:	80 38       	cpi	r24, 0x80	; 128
    5ef6:	91 05       	cpc	r25, r1
    5ef8:	39 f4       	brne	.+14     	; 0x5f08 <tc_set_compa_interrupt_callback+0x2c>
		tc_tccr1_compa_callback = callback;
    5efa:	8b 81       	ldd	r24, Y+3	; 0x03
    5efc:	9c 81       	ldd	r25, Y+4	; 0x04
    5efe:	90 93 c1 10 	sts	0x10C1, r25	; 0x8010c1 <tc_tccr1_compa_callback+0x1>
    5f02:	80 93 c0 10 	sts	0x10C0, r24	; 0x8010c0 <tc_tccr1_compa_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compa_callback = callback;
	} else {}
}
    5f06:	23 c0       	rjmp	.+70     	; 0x5f4e <tc_set_compa_interrupt_callback+0x72>

void tc_set_compa_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    5f08:	89 81       	ldd	r24, Y+1	; 0x01
    5f0a:	9a 81       	ldd	r25, Y+2	; 0x02
    5f0c:	80 39       	cpi	r24, 0x90	; 144
    5f0e:	91 05       	cpc	r25, r1
    5f10:	39 f4       	brne	.+14     	; 0x5f20 <tc_set_compa_interrupt_callback+0x44>
		tc_tccr3_compa_callback = callback;
    5f12:	8b 81       	ldd	r24, Y+3	; 0x03
    5f14:	9c 81       	ldd	r25, Y+4	; 0x04
    5f16:	90 93 c9 10 	sts	0x10C9, r25	; 0x8010c9 <tc_tccr3_compa_callback+0x1>
    5f1a:	80 93 c8 10 	sts	0x10C8, r24	; 0x8010c8 <tc_tccr3_compa_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compa_callback = callback;
	} else {}
}
    5f1e:	17 c0       	rjmp	.+46     	; 0x5f4e <tc_set_compa_interrupt_callback+0x72>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    5f20:	89 81       	ldd	r24, Y+1	; 0x01
    5f22:	9a 81       	ldd	r25, Y+2	; 0x02
    5f24:	80 3a       	cpi	r24, 0xA0	; 160
    5f26:	91 05       	cpc	r25, r1
    5f28:	39 f4       	brne	.+14     	; 0x5f38 <tc_set_compa_interrupt_callback+0x5c>
		tc_tccr4_compa_callback = callback;
    5f2a:	8b 81       	ldd	r24, Y+3	; 0x03
    5f2c:	9c 81       	ldd	r25, Y+4	; 0x04
    5f2e:	90 93 d1 10 	sts	0x10D1, r25	; 0x8010d1 <tc_tccr4_compa_callback+0x1>
    5f32:	80 93 d0 10 	sts	0x10D0, r24	; 0x8010d0 <tc_tccr4_compa_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compa_callback = callback;
	} else {}
}
    5f36:	0b c0       	rjmp	.+22     	; 0x5f4e <tc_set_compa_interrupt_callback+0x72>
		tc_tccr1_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    5f38:	89 81       	ldd	r24, Y+1	; 0x01
    5f3a:	9a 81       	ldd	r25, Y+2	; 0x02
    5f3c:	80 32       	cpi	r24, 0x20	; 32
    5f3e:	91 40       	sbci	r25, 0x01	; 1
    5f40:	31 f4       	brne	.+12     	; 0x5f4e <tc_set_compa_interrupt_callback+0x72>
		tc_tccr5_compa_callback = callback;
    5f42:	8b 81       	ldd	r24, Y+3	; 0x03
    5f44:	9c 81       	ldd	r25, Y+4	; 0x04
    5f46:	90 93 d9 10 	sts	0x10D9, r25	; 0x8010d9 <tc_tccr5_compa_callback+0x1>
    5f4a:	80 93 d8 10 	sts	0x10D8, r24	; 0x8010d8 <tc_tccr5_compa_callback>
	} else {}
}
    5f4e:	00 00       	nop
    5f50:	0f 90       	pop	r0
    5f52:	0f 90       	pop	r0
    5f54:	0f 90       	pop	r0
    5f56:	0f 90       	pop	r0
    5f58:	df 91       	pop	r29
    5f5a:	cf 91       	pop	r28
    5f5c:	08 95       	ret

00005f5e <tc_set_compb_interrupt_callback>:

void tc_set_compb_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
    5f5e:	cf 93       	push	r28
    5f60:	df 93       	push	r29
    5f62:	00 d0       	rcall	.+0      	; 0x5f64 <tc_set_compb_interrupt_callback+0x6>
    5f64:	00 d0       	rcall	.+0      	; 0x5f66 <tc_set_compb_interrupt_callback+0x8>
    5f66:	cd b7       	in	r28, 0x3d	; 61
    5f68:	de b7       	in	r29, 0x3e	; 62
    5f6a:	9a 83       	std	Y+2, r25	; 0x02
    5f6c:	89 83       	std	Y+1, r24	; 0x01
    5f6e:	7c 83       	std	Y+4, r23	; 0x04
    5f70:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    5f72:	89 81       	ldd	r24, Y+1	; 0x01
    5f74:	9a 81       	ldd	r25, Y+2	; 0x02
    5f76:	80 38       	cpi	r24, 0x80	; 128
    5f78:	91 05       	cpc	r25, r1
    5f7a:	39 f4       	brne	.+14     	; 0x5f8a <tc_set_compb_interrupt_callback+0x2c>
		tc_tccr1_compb_callback = callback;
    5f7c:	8b 81       	ldd	r24, Y+3	; 0x03
    5f7e:	9c 81       	ldd	r25, Y+4	; 0x04
    5f80:	90 93 c3 10 	sts	0x10C3, r25	; 0x8010c3 <tc_tccr1_compb_callback+0x1>
    5f84:	80 93 c2 10 	sts	0x10C2, r24	; 0x8010c2 <tc_tccr1_compb_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compb_callback = callback;
	} else {}
}
    5f88:	23 c0       	rjmp	.+70     	; 0x5fd0 <tc_set_compb_interrupt_callback+0x72>

void tc_set_compb_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    5f8a:	89 81       	ldd	r24, Y+1	; 0x01
    5f8c:	9a 81       	ldd	r25, Y+2	; 0x02
    5f8e:	80 39       	cpi	r24, 0x90	; 144
    5f90:	91 05       	cpc	r25, r1
    5f92:	39 f4       	brne	.+14     	; 0x5fa2 <tc_set_compb_interrupt_callback+0x44>
		tc_tccr3_compb_callback = callback;
    5f94:	8b 81       	ldd	r24, Y+3	; 0x03
    5f96:	9c 81       	ldd	r25, Y+4	; 0x04
    5f98:	90 93 cb 10 	sts	0x10CB, r25	; 0x8010cb <tc_tccr3_compb_callback+0x1>
    5f9c:	80 93 ca 10 	sts	0x10CA, r24	; 0x8010ca <tc_tccr3_compb_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compb_callback = callback;
	} else {}
}
    5fa0:	17 c0       	rjmp	.+46     	; 0x5fd0 <tc_set_compb_interrupt_callback+0x72>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    5fa2:	89 81       	ldd	r24, Y+1	; 0x01
    5fa4:	9a 81       	ldd	r25, Y+2	; 0x02
    5fa6:	80 3a       	cpi	r24, 0xA0	; 160
    5fa8:	91 05       	cpc	r25, r1
    5faa:	39 f4       	brne	.+14     	; 0x5fba <tc_set_compb_interrupt_callback+0x5c>
		tc_tccr4_compb_callback = callback;
    5fac:	8b 81       	ldd	r24, Y+3	; 0x03
    5fae:	9c 81       	ldd	r25, Y+4	; 0x04
    5fb0:	90 93 d3 10 	sts	0x10D3, r25	; 0x8010d3 <tc_tccr4_compb_callback+0x1>
    5fb4:	80 93 d2 10 	sts	0x10D2, r24	; 0x8010d2 <tc_tccr4_compb_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compb_callback = callback;
	} else {}
}
    5fb8:	0b c0       	rjmp	.+22     	; 0x5fd0 <tc_set_compb_interrupt_callback+0x72>
		tc_tccr1_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    5fba:	89 81       	ldd	r24, Y+1	; 0x01
    5fbc:	9a 81       	ldd	r25, Y+2	; 0x02
    5fbe:	80 32       	cpi	r24, 0x20	; 32
    5fc0:	91 40       	sbci	r25, 0x01	; 1
    5fc2:	31 f4       	brne	.+12     	; 0x5fd0 <tc_set_compb_interrupt_callback+0x72>
		tc_tccr5_compb_callback = callback;
    5fc4:	8b 81       	ldd	r24, Y+3	; 0x03
    5fc6:	9c 81       	ldd	r25, Y+4	; 0x04
    5fc8:	90 93 db 10 	sts	0x10DB, r25	; 0x8010db <tc_tccr5_compb_callback+0x1>
    5fcc:	80 93 da 10 	sts	0x10DA, r24	; 0x8010da <tc_tccr5_compb_callback>
	} else {}
}
    5fd0:	00 00       	nop
    5fd2:	0f 90       	pop	r0
    5fd4:	0f 90       	pop	r0
    5fd6:	0f 90       	pop	r0
    5fd8:	0f 90       	pop	r0
    5fda:	df 91       	pop	r29
    5fdc:	cf 91       	pop	r28
    5fde:	08 95       	ret

00005fe0 <tc_set_compc_interrupt_callback>:

void tc_set_compc_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
    5fe0:	cf 93       	push	r28
    5fe2:	df 93       	push	r29
    5fe4:	00 d0       	rcall	.+0      	; 0x5fe6 <tc_set_compc_interrupt_callback+0x6>
    5fe6:	00 d0       	rcall	.+0      	; 0x5fe8 <tc_set_compc_interrupt_callback+0x8>
    5fe8:	cd b7       	in	r28, 0x3d	; 61
    5fea:	de b7       	in	r29, 0x3e	; 62
    5fec:	9a 83       	std	Y+2, r25	; 0x02
    5fee:	89 83       	std	Y+1, r24	; 0x01
    5ff0:	7c 83       	std	Y+4, r23	; 0x04
    5ff2:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    5ff4:	89 81       	ldd	r24, Y+1	; 0x01
    5ff6:	9a 81       	ldd	r25, Y+2	; 0x02
    5ff8:	80 38       	cpi	r24, 0x80	; 128
    5ffa:	91 05       	cpc	r25, r1
    5ffc:	39 f4       	brne	.+14     	; 0x600c <tc_set_compc_interrupt_callback+0x2c>
		tc_tccr1_compc_callback = callback;
    5ffe:	8b 81       	ldd	r24, Y+3	; 0x03
    6000:	9c 81       	ldd	r25, Y+4	; 0x04
    6002:	90 93 c5 10 	sts	0x10C5, r25	; 0x8010c5 <tc_tccr1_compc_callback+0x1>
    6006:	80 93 c4 10 	sts	0x10C4, r24	; 0x8010c4 <tc_tccr1_compc_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compc_callback = callback;
	} else {}
}
    600a:	23 c0       	rjmp	.+70     	; 0x6052 <tc_set_compc_interrupt_callback+0x72>

void tc_set_compc_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    600c:	89 81       	ldd	r24, Y+1	; 0x01
    600e:	9a 81       	ldd	r25, Y+2	; 0x02
    6010:	80 39       	cpi	r24, 0x90	; 144
    6012:	91 05       	cpc	r25, r1
    6014:	39 f4       	brne	.+14     	; 0x6024 <tc_set_compc_interrupt_callback+0x44>
		tc_tccr3_compc_callback = callback;
    6016:	8b 81       	ldd	r24, Y+3	; 0x03
    6018:	9c 81       	ldd	r25, Y+4	; 0x04
    601a:	90 93 cd 10 	sts	0x10CD, r25	; 0x8010cd <tc_tccr3_compc_callback+0x1>
    601e:	80 93 cc 10 	sts	0x10CC, r24	; 0x8010cc <tc_tccr3_compc_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compc_callback = callback;
	} else {}
}
    6022:	17 c0       	rjmp	.+46     	; 0x6052 <tc_set_compc_interrupt_callback+0x72>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    6024:	89 81       	ldd	r24, Y+1	; 0x01
    6026:	9a 81       	ldd	r25, Y+2	; 0x02
    6028:	80 3a       	cpi	r24, 0xA0	; 160
    602a:	91 05       	cpc	r25, r1
    602c:	39 f4       	brne	.+14     	; 0x603c <tc_set_compc_interrupt_callback+0x5c>
		tc_tccr4_compc_callback = callback;
    602e:	8b 81       	ldd	r24, Y+3	; 0x03
    6030:	9c 81       	ldd	r25, Y+4	; 0x04
    6032:	90 93 d5 10 	sts	0x10D5, r25	; 0x8010d5 <tc_tccr4_compc_callback+0x1>
    6036:	80 93 d4 10 	sts	0x10D4, r24	; 0x8010d4 <tc_tccr4_compc_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compc_callback = callback;
	} else {}
}
    603a:	0b c0       	rjmp	.+22     	; 0x6052 <tc_set_compc_interrupt_callback+0x72>
		tc_tccr1_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    603c:	89 81       	ldd	r24, Y+1	; 0x01
    603e:	9a 81       	ldd	r25, Y+2	; 0x02
    6040:	80 32       	cpi	r24, 0x20	; 32
    6042:	91 40       	sbci	r25, 0x01	; 1
    6044:	31 f4       	brne	.+12     	; 0x6052 <tc_set_compc_interrupt_callback+0x72>
		tc_tccr5_compc_callback = callback;
    6046:	8b 81       	ldd	r24, Y+3	; 0x03
    6048:	9c 81       	ldd	r25, Y+4	; 0x04
    604a:	90 93 dd 10 	sts	0x10DD, r25	; 0x8010dd <tc_tccr5_compc_callback+0x1>
    604e:	80 93 dc 10 	sts	0x10DC, r24	; 0x8010dc <tc_tccr5_compc_callback>
	} else {}
}
    6052:	00 00       	nop
    6054:	0f 90       	pop	r0
    6056:	0f 90       	pop	r0
    6058:	0f 90       	pop	r0
    605a:	0f 90       	pop	r0
    605c:	df 91       	pop	r29
    605e:	cf 91       	pop	r28
    6060:	08 95       	ret

00006062 <sal_init>:
 * @brief Initialization of SAL.
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
    6062:	cf 93       	push	r28
    6064:	df 93       	push	r29
    6066:	cd b7       	in	r28, 0x3d	; 61
    6068:	de b7       	in	r29, 0x3e	; 62
}
    606a:	00 00       	nop
    606c:	df 91       	pop	r29
    606e:	cf 91       	pop	r28
    6070:	08 95       	ret

00006072 <sal_aes_setup>:
 * @return  False if some parameter was illegal, true else
 */
bool sal_aes_setup(uint8_t *key,
		uint8_t enc_mode,
		uint8_t dir)
{
    6072:	cf 93       	push	r28
    6074:	df 93       	push	r29
    6076:	cd b7       	in	r28, 0x3d	; 61
    6078:	de b7       	in	r29, 0x3e	; 62
    607a:	65 97       	sbiw	r28, 0x15	; 21
    607c:	0f b6       	in	r0, 0x3f	; 63
    607e:	f8 94       	cli
    6080:	de bf       	out	0x3e, r29	; 62
    6082:	0f be       	out	0x3f, r0	; 63
    6084:	cd bf       	out	0x3d, r28	; 61
    6086:	9b 8b       	std	Y+19, r25	; 0x13
    6088:	8a 8b       	std	Y+18, r24	; 0x12
    608a:	6c 8b       	std	Y+20, r22	; 0x14
    608c:	4d 8b       	std	Y+21, r20	; 0x15
	uint8_t i;

	if (key != NULL) {
    608e:	8a 89       	ldd	r24, Y+18	; 0x12
    6090:	9b 89       	ldd	r25, Y+19	; 0x13
    6092:	89 2b       	or	r24, r25
    6094:	21 f1       	breq	.+72     	; 0x60de <sal_aes_setup+0x6c>
		/* Setup key. */
		dec_initialized = false;
    6096:	10 92 de 10 	sts	0x10DE, r1	; 0x8010de <dec_initialized>

		last_dir = AES_DIR_VOID;
    609a:	82 e0       	ldi	r24, 0x02	; 2
    609c:	80 93 54 02 	sts	0x0254, r24	; 0x800254 <last_dir>

		/* Save key for later use after decryption or sleep. */
		memcpy(enc_key, key, AES_KEYSIZE);
    60a0:	8a 89       	ldd	r24, Y+18	; 0x12
    60a2:	9b 89       	ldd	r25, Y+19	; 0x13
    60a4:	20 e1       	ldi	r18, 0x10	; 16
    60a6:	fc 01       	movw	r30, r24
    60a8:	a0 ee       	ldi	r26, 0xE0	; 224
    60aa:	b0 e1       	ldi	r27, 0x10	; 16
    60ac:	01 90       	ld	r0, Z+
    60ae:	0d 92       	st	X+, r0
    60b0:	2a 95       	dec	r18
    60b2:	e1 f7       	brne	.-8      	; 0x60ac <sal_aes_setup+0x3a>

		/* fill in key */
		for (i = 0; i < AES_BLOCKSIZE; ++i) {
    60b4:	19 82       	std	Y+1, r1	; 0x01
    60b6:	10 c0       	rjmp	.+32     	; 0x60d8 <sal_aes_setup+0x66>
			trx_reg_write(RG_AES_KEY, key[i]);
    60b8:	8f e3       	ldi	r24, 0x3F	; 63
    60ba:	91 e0       	ldi	r25, 0x01	; 1
    60bc:	29 81       	ldd	r18, Y+1	; 0x01
    60be:	22 2f       	mov	r18, r18
    60c0:	30 e0       	ldi	r19, 0x00	; 0
    60c2:	4a 89       	ldd	r20, Y+18	; 0x12
    60c4:	5b 89       	ldd	r21, Y+19	; 0x13
    60c6:	24 0f       	add	r18, r20
    60c8:	35 1f       	adc	r19, r21
    60ca:	f9 01       	movw	r30, r18
    60cc:	20 81       	ld	r18, Z
    60ce:	fc 01       	movw	r30, r24
    60d0:	20 83       	st	Z, r18

		/* Save key for later use after decryption or sleep. */
		memcpy(enc_key, key, AES_KEYSIZE);

		/* fill in key */
		for (i = 0; i < AES_BLOCKSIZE; ++i) {
    60d2:	89 81       	ldd	r24, Y+1	; 0x01
    60d4:	8f 5f       	subi	r24, 0xFF	; 255
    60d6:	89 83       	std	Y+1, r24	; 0x01
    60d8:	89 81       	ldd	r24, Y+1	; 0x01
    60da:	80 31       	cpi	r24, 0x10	; 16
    60dc:	68 f3       	brcs	.-38     	; 0x60b8 <sal_aes_setup+0x46>
			trx_reg_write(RG_AES_KEY, key[i]);
		}
	}

	/* Set encryption direction. */
	switch (dir) {
    60de:	8d 89       	ldd	r24, Y+21	; 0x15
    60e0:	88 2f       	mov	r24, r24
    60e2:	90 e0       	ldi	r25, 0x00	; 0
    60e4:	00 97       	sbiw	r24, 0x00	; 0
    60e6:	19 f0       	breq	.+6      	; 0x60ee <sal_aes_setup+0x7c>
    60e8:	01 97       	sbiw	r24, 0x01	; 1
    60ea:	d1 f0       	breq	.+52     	; 0x6120 <sal_aes_setup+0xae>
    60ec:	59 c0       	rjmp	.+178    	; 0x61a0 <sal_aes_setup+0x12e>
	case AES_DIR_ENCRYPT:
		if (last_dir == AES_DIR_DECRYPT) {
    60ee:	80 91 54 02 	lds	r24, 0x0254	; 0x800254 <last_dir>
    60f2:	81 30       	cpi	r24, 0x01	; 1
    60f4:	09 f0       	breq	.+2      	; 0x60f8 <sal_aes_setup+0x86>
    60f6:	56 c0       	rjmp	.+172    	; 0x61a4 <sal_aes_setup+0x132>
			/*
			 * If the last operation was decryption, the encryption
			 * key must be stored in enc_key, so re-initialize it.
			 */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
    60f8:	19 82       	std	Y+1, r1	; 0x01
    60fa:	0e c0       	rjmp	.+28     	; 0x6118 <sal_aes_setup+0xa6>
				trx_reg_write(RG_AES_KEY, enc_key[i]);
    60fc:	8f e3       	ldi	r24, 0x3F	; 63
    60fe:	91 e0       	ldi	r25, 0x01	; 1
    6100:	29 81       	ldd	r18, Y+1	; 0x01
    6102:	22 2f       	mov	r18, r18
    6104:	30 e0       	ldi	r19, 0x00	; 0
    6106:	20 52       	subi	r18, 0x20	; 32
    6108:	3f 4e       	sbci	r19, 0xEF	; 239
    610a:	f9 01       	movw	r30, r18
    610c:	20 81       	ld	r18, Z
    610e:	fc 01       	movw	r30, r24
    6110:	20 83       	st	Z, r18
		if (last_dir == AES_DIR_DECRYPT) {
			/*
			 * If the last operation was decryption, the encryption
			 * key must be stored in enc_key, so re-initialize it.
			 */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6112:	89 81       	ldd	r24, Y+1	; 0x01
    6114:	8f 5f       	subi	r24, 0xFF	; 255
    6116:	89 83       	std	Y+1, r24	; 0x01
    6118:	89 81       	ldd	r24, Y+1	; 0x01
    611a:	80 31       	cpi	r24, 0x10	; 16
    611c:	78 f3       	brcs	.-34     	; 0x60fc <sal_aes_setup+0x8a>
				trx_reg_write(RG_AES_KEY, enc_key[i]);
			}
		}

		break;
    611e:	42 c0       	rjmp	.+132    	; 0x61a4 <sal_aes_setup+0x132>

	case AES_DIR_DECRYPT:
		if (last_dir != AES_DIR_DECRYPT) {
    6120:	80 91 54 02 	lds	r24, 0x0254	; 0x800254 <last_dir>
    6124:	81 30       	cpi	r24, 0x01	; 1
    6126:	e1 f1       	breq	.+120    	; 0x61a0 <sal_aes_setup+0x12e>
			if (!dec_initialized) {
    6128:	90 91 de 10 	lds	r25, 0x10DE	; 0x8010de <dec_initialized>
    612c:	81 e0       	ldi	r24, 0x01	; 1
    612e:	89 27       	eor	r24, r25
    6130:	88 23       	and	r24, r24
    6132:	11 f1       	breq	.+68     	; 0x6178 <sal_aes_setup+0x106>

				/* Compute decryption key and initialize unit
				 * with it. */

				/* Dummy ECB encryption. */
				mode_byte = SR_MASK(SR_AES_MODE, AES_MODE_ECB) |
    6134:	10 92 df 10 	sts	0x10DF, r1	; 0x8010df <mode_byte>
						SR_MASK(SR_AES_DIR,
						AES_DIR_ENCRYPT);
				trx_reg_write(RG_AES_CTRL, mode_byte);
    6138:	8c e3       	ldi	r24, 0x3C	; 60
    613a:	91 e0       	ldi	r25, 0x01	; 1
    613c:	20 91 df 10 	lds	r18, 0x10DF	; 0x8010df <mode_byte>
    6140:	fc 01       	movw	r30, r24
    6142:	20 83       	st	Z, r18
				sal_aes_exec(dummy);
    6144:	ce 01       	movw	r24, r28
    6146:	02 96       	adiw	r24, 0x02	; 2
    6148:	0e 94 45 31 	call	0x628a	; 0x628a <sal_aes_exec>

				/* Read last round key. */
				for (i = 0; i < AES_BLOCKSIZE; ++i) {
    614c:	19 82       	std	Y+1, r1	; 0x01
    614e:	0e c0       	rjmp	.+28     	; 0x616c <sal_aes_setup+0xfa>
					dec_key[i]
    6150:	89 81       	ldd	r24, Y+1	; 0x01
    6152:	88 2f       	mov	r24, r24
    6154:	90 e0       	ldi	r25, 0x00	; 0
						= trx_reg_read(RG_AES_KEY);
    6156:	2f e3       	ldi	r18, 0x3F	; 63
    6158:	31 e0       	ldi	r19, 0x01	; 1
    615a:	f9 01       	movw	r30, r18
    615c:	20 81       	ld	r18, Z
    615e:	80 51       	subi	r24, 0x10	; 16
    6160:	9f 4e       	sbci	r25, 0xEF	; 239
    6162:	fc 01       	movw	r30, r24
    6164:	20 83       	st	Z, r18
						AES_DIR_ENCRYPT);
				trx_reg_write(RG_AES_CTRL, mode_byte);
				sal_aes_exec(dummy);

				/* Read last round key. */
				for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6166:	89 81       	ldd	r24, Y+1	; 0x01
    6168:	8f 5f       	subi	r24, 0xFF	; 255
    616a:	89 83       	std	Y+1, r24	; 0x01
    616c:	89 81       	ldd	r24, Y+1	; 0x01
    616e:	80 31       	cpi	r24, 0x10	; 16
    6170:	78 f3       	brcs	.-34     	; 0x6150 <sal_aes_setup+0xde>
					dec_key[i]
						= trx_reg_read(RG_AES_KEY);
				}

				dec_initialized = true;
    6172:	81 e0       	ldi	r24, 0x01	; 1
    6174:	80 93 de 10 	sts	0x10DE, r24	; 0x8010de <dec_initialized>
			}

			/* Initialize the key. */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6178:	19 82       	std	Y+1, r1	; 0x01
    617a:	0e c0       	rjmp	.+28     	; 0x6198 <sal_aes_setup+0x126>
				trx_reg_write(RG_AES_KEY, dec_key[i]);
    617c:	8f e3       	ldi	r24, 0x3F	; 63
    617e:	91 e0       	ldi	r25, 0x01	; 1
    6180:	29 81       	ldd	r18, Y+1	; 0x01
    6182:	22 2f       	mov	r18, r18
    6184:	30 e0       	ldi	r19, 0x00	; 0
    6186:	20 51       	subi	r18, 0x10	; 16
    6188:	3f 4e       	sbci	r19, 0xEF	; 239
    618a:	f9 01       	movw	r30, r18
    618c:	20 81       	ld	r18, Z
    618e:	fc 01       	movw	r30, r24
    6190:	20 83       	st	Z, r18

				dec_initialized = true;
			}

			/* Initialize the key. */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6192:	89 81       	ldd	r24, Y+1	; 0x01
    6194:	8f 5f       	subi	r24, 0xFF	; 255
    6196:	89 83       	std	Y+1, r24	; 0x01
    6198:	89 81       	ldd	r24, Y+1	; 0x01
    619a:	80 31       	cpi	r24, 0x10	; 16
    619c:	78 f3       	brcs	.-34     	; 0x617c <sal_aes_setup+0x10a>
				trx_reg_write(RG_AES_KEY, dec_key[i]);
			}

			break;
    619e:	03 c0       	rjmp	.+6      	; 0x61a6 <sal_aes_setup+0x134>
		}

	default:
		return false;
    61a0:	80 e0       	ldi	r24, 0x00	; 0
    61a2:	2d c0       	rjmp	.+90     	; 0x61fe <sal_aes_setup+0x18c>
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
				trx_reg_write(RG_AES_KEY, enc_key[i]);
			}
		}

		break;
    61a4:	00 00       	nop

	default:
		return false;
	}

	last_dir = dir;
    61a6:	8d 89       	ldd	r24, Y+21	; 0x15
    61a8:	80 93 54 02 	sts	0x0254, r24	; 0x800254 <last_dir>

	/* Set encryption mode. */
	switch (enc_mode) {
    61ac:	8c 89       	ldd	r24, Y+20	; 0x14
    61ae:	88 2f       	mov	r24, r24
    61b0:	90 e0       	ldi	r25, 0x00	; 0
    61b2:	02 97       	sbiw	r24, 0x02	; 2
    61b4:	18 f5       	brcc	.+70     	; 0x61fc <sal_aes_setup+0x18a>
	case AES_MODE_ECB:
	case AES_MODE_CBC:
		mode_byte
			= SR_MASK(SR_AES_MODE, enc_mode) | SR_MASK(SR_AES_DIR,
    61b6:	8c 89       	ldd	r24, Y+20	; 0x14
    61b8:	88 2f       	mov	r24, r24
    61ba:	90 e0       	ldi	r25, 0x00	; 0
    61bc:	88 0f       	add	r24, r24
    61be:	99 1f       	adc	r25, r25
    61c0:	82 95       	swap	r24
    61c2:	92 95       	swap	r25
    61c4:	90 7f       	andi	r25, 0xF0	; 240
    61c6:	98 27       	eor	r25, r24
    61c8:	80 7f       	andi	r24, 0xF0	; 240
    61ca:	98 27       	eor	r25, r24
    61cc:	28 2f       	mov	r18, r24
    61ce:	20 72       	andi	r18, 0x20	; 32
    61d0:	8d 89       	ldd	r24, Y+21	; 0x15
    61d2:	88 2f       	mov	r24, r24
    61d4:	90 e0       	ldi	r25, 0x00	; 0
    61d6:	88 0f       	add	r24, r24
    61d8:	99 1f       	adc	r25, r25
    61da:	88 0f       	add	r24, r24
    61dc:	99 1f       	adc	r25, r25
    61de:	88 0f       	add	r24, r24
    61e0:	99 1f       	adc	r25, r25
    61e2:	88 70       	andi	r24, 0x08	; 8
    61e4:	82 2b       	or	r24, r18
    61e6:	80 93 df 10 	sts	0x10DF, r24	; 0x8010df <mode_byte>
				dir);
		break;
    61ea:	00 00       	nop
		return (false);
	}

	/* set mode and direction */

	trx_reg_write(RG_AES_CTRL, mode_byte);
    61ec:	8c e3       	ldi	r24, 0x3C	; 60
    61ee:	91 e0       	ldi	r25, 0x01	; 1
    61f0:	20 91 df 10 	lds	r18, 0x10DF	; 0x8010df <mode_byte>
    61f4:	fc 01       	movw	r30, r24
    61f6:	20 83       	st	Z, r18

	return (true);
    61f8:	81 e0       	ldi	r24, 0x01	; 1
    61fa:	01 c0       	rjmp	.+2      	; 0x61fe <sal_aes_setup+0x18c>
			= SR_MASK(SR_AES_MODE, enc_mode) | SR_MASK(SR_AES_DIR,
				dir);
		break;

	default:
		return (false);
    61fc:	80 e0       	ldi	r24, 0x00	; 0
	/* set mode and direction */

	trx_reg_write(RG_AES_CTRL, mode_byte);

	return (true);
}
    61fe:	65 96       	adiw	r28, 0x15	; 21
    6200:	0f b6       	in	r0, 0x3f	; 63
    6202:	f8 94       	cli
    6204:	de bf       	out	0x3e, r29	; 62
    6206:	0f be       	out	0x3f, r0	; 63
    6208:	cd bf       	out	0x3d, r28	; 61
    620a:	df 91       	pop	r29
    620c:	cf 91       	pop	r28
    620e:	08 95       	ret

00006210 <sal_aes_restart>:
 * The contents of AES register AES_CON is restored,
 * the next AES operation started with sal_aes_exec()
 * will be executed correctly.
 */
void sal_aes_restart(void)
{
    6210:	cf 93       	push	r28
    6212:	df 93       	push	r29
    6214:	00 d0       	rcall	.+0      	; 0x6216 <sal_aes_restart+0x6>
    6216:	1f 92       	push	r1
    6218:	cd b7       	in	r28, 0x3d	; 61
    621a:	de b7       	in	r29, 0x3e	; 62
	uint8_t i;
	uint8_t *keyp;

	if (last_dir == AES_DIR_ENCRYPT) {
    621c:	80 91 54 02 	lds	r24, 0x0254	; 0x800254 <last_dir>
    6220:	88 23       	and	r24, r24
    6222:	29 f4       	brne	.+10     	; 0x622e <sal_aes_restart+0x1e>
		keyp = enc_key;
    6224:	80 ee       	ldi	r24, 0xE0	; 224
    6226:	90 e1       	ldi	r25, 0x10	; 16
    6228:	9b 83       	std	Y+3, r25	; 0x03
    622a:	8a 83       	std	Y+2, r24	; 0x02
    622c:	04 c0       	rjmp	.+8      	; 0x6236 <sal_aes_restart+0x26>
	} else {
		keyp = dec_key;
    622e:	80 ef       	ldi	r24, 0xF0	; 240
    6230:	90 e1       	ldi	r25, 0x10	; 16
    6232:	9b 83       	std	Y+3, r25	; 0x03
    6234:	8a 83       	std	Y+2, r24	; 0x02
	}

	/* fill in key */
	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6236:	19 82       	std	Y+1, r1	; 0x01
    6238:	10 c0       	rjmp	.+32     	; 0x625a <sal_aes_restart+0x4a>
		trx_reg_write(RG_AES_KEY, *keyp++);
    623a:	2f e3       	ldi	r18, 0x3F	; 63
    623c:	31 e0       	ldi	r19, 0x01	; 1
    623e:	8a 81       	ldd	r24, Y+2	; 0x02
    6240:	9b 81       	ldd	r25, Y+3	; 0x03
    6242:	ac 01       	movw	r20, r24
    6244:	4f 5f       	subi	r20, 0xFF	; 255
    6246:	5f 4f       	sbci	r21, 0xFF	; 255
    6248:	5b 83       	std	Y+3, r21	; 0x03
    624a:	4a 83       	std	Y+2, r20	; 0x02
    624c:	fc 01       	movw	r30, r24
    624e:	80 81       	ld	r24, Z
    6250:	f9 01       	movw	r30, r18
    6252:	80 83       	st	Z, r24
	} else {
		keyp = dec_key;
	}

	/* fill in key */
	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6254:	89 81       	ldd	r24, Y+1	; 0x01
    6256:	8f 5f       	subi	r24, 0xFF	; 255
    6258:	89 83       	std	Y+1, r24	; 0x01
    625a:	89 81       	ldd	r24, Y+1	; 0x01
    625c:	80 31       	cpi	r24, 0x10	; 16
    625e:	68 f3       	brcs	.-38     	; 0x623a <sal_aes_restart+0x2a>
		trx_reg_write(RG_AES_KEY, *keyp++);
	}

	trx_reg_write(RG_AES_CTRL, mode_byte);
    6260:	8c e3       	ldi	r24, 0x3C	; 60
    6262:	91 e0       	ldi	r25, 0x01	; 1
    6264:	20 91 df 10 	lds	r18, 0x10DF	; 0x8010df <mode_byte>
    6268:	fc 01       	movw	r30, r24
    626a:	20 83       	st	Z, r18
}
    626c:	00 00       	nop
    626e:	0f 90       	pop	r0
    6270:	0f 90       	pop	r0
    6272:	0f 90       	pop	r0
    6274:	df 91       	pop	r29
    6276:	cf 91       	pop	r28
    6278:	08 95       	ret

0000627a <_sal_aes_clean_up>:

/**
 * @brief Cleans up the SAL/AES after STB has been finished
 */
void _sal_aes_clean_up(void)
{
    627a:	cf 93       	push	r28
    627c:	df 93       	push	r29
    627e:	cd b7       	in	r28, 0x3d	; 61
    6280:	de b7       	in	r29, 0x3e	; 62
}
    6282:	00 00       	nop
    6284:	df 91       	pop	r29
    6286:	cf 91       	pop	r28
    6288:	08 95       	ret

0000628a <sal_aes_exec>:
 * The function returns after the AES operation is finished.
 *
 * @param[in]  data  AES block to be en/decrypted
 */
void sal_aes_exec(uint8_t *data)
{
    628a:	cf 93       	push	r28
    628c:	df 93       	push	r29
    628e:	00 d0       	rcall	.+0      	; 0x6290 <sal_aes_exec+0x6>
    6290:	1f 92       	push	r1
    6292:	cd b7       	in	r28, 0x3d	; 61
    6294:	de b7       	in	r29, 0x3e	; 62
    6296:	9b 83       	std	Y+3, r25	; 0x03
    6298:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    629a:	19 82       	std	Y+1, r1	; 0x01
    629c:	10 c0       	rjmp	.+32     	; 0x62be <sal_aes_exec+0x34>
		trx_reg_write(RG_AES_STATE, *data++);
    629e:	2e e3       	ldi	r18, 0x3E	; 62
    62a0:	31 e0       	ldi	r19, 0x01	; 1
    62a2:	8a 81       	ldd	r24, Y+2	; 0x02
    62a4:	9b 81       	ldd	r25, Y+3	; 0x03
    62a6:	ac 01       	movw	r20, r24
    62a8:	4f 5f       	subi	r20, 0xFF	; 255
    62aa:	5f 4f       	sbci	r21, 0xFF	; 255
    62ac:	5b 83       	std	Y+3, r21	; 0x03
    62ae:	4a 83       	std	Y+2, r20	; 0x02
    62b0:	fc 01       	movw	r30, r24
    62b2:	80 81       	ld	r24, Z
    62b4:	f9 01       	movw	r30, r18
    62b6:	80 83       	st	Z, r24
 */
void sal_aes_exec(uint8_t *data)
{
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    62b8:	89 81       	ldd	r24, Y+1	; 0x01
    62ba:	8f 5f       	subi	r24, 0xFF	; 255
    62bc:	89 83       	std	Y+1, r24	; 0x01
    62be:	89 81       	ldd	r24, Y+1	; 0x01
    62c0:	80 31       	cpi	r24, 0x10	; 16
    62c2:	68 f3       	brcs	.-38     	; 0x629e <sal_aes_exec+0x14>
		trx_reg_write(RG_AES_STATE, *data++);
	}

	trx_reg_write(RG_AES_CTRL,
    62c4:	8c e3       	ldi	r24, 0x3C	; 60
    62c6:	91 e0       	ldi	r25, 0x01	; 1
    62c8:	20 91 df 10 	lds	r18, 0x10DF	; 0x8010df <mode_byte>
    62cc:	20 68       	ori	r18, 0x80	; 128
    62ce:	fc 01       	movw	r30, r24
    62d0:	20 83       	st	Z, r18
			mode_byte | SR_MASK(SR_AES_REQUEST, AES_START));

	/* Wait for the operation to finish - poll RG_AES_RY. */
	while (!trx_bit_read(SR_AES_DONE)) {
    62d2:	00 00       	nop
    62d4:	8d e3       	ldi	r24, 0x3D	; 61
    62d6:	91 e0       	ldi	r25, 0x01	; 1
    62d8:	fc 01       	movw	r30, r24
    62da:	80 81       	ld	r24, Z
    62dc:	88 2f       	mov	r24, r24
    62de:	90 e0       	ldi	r25, 0x00	; 0
    62e0:	81 70       	andi	r24, 0x01	; 1
    62e2:	99 27       	eor	r25, r25
    62e4:	89 2b       	or	r24, r25
    62e6:	b1 f3       	breq	.-20     	; 0x62d4 <sal_aes_exec+0x4a>
	}
}
    62e8:	00 00       	nop
    62ea:	0f 90       	pop	r0
    62ec:	0f 90       	pop	r0
    62ee:	0f 90       	pop	r0
    62f0:	df 91       	pop	r29
    62f2:	cf 91       	pop	r28
    62f4:	08 95       	ret

000062f6 <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    62f6:	cf 93       	push	r28
    62f8:	df 93       	push	r29
    62fa:	00 d0       	rcall	.+0      	; 0x62fc <sal_aes_read+0x6>
    62fc:	1f 92       	push	r1
    62fe:	cd b7       	in	r28, 0x3d	; 61
    6300:	de b7       	in	r29, 0x3e	; 62
    6302:	9b 83       	std	Y+3, r25	; 0x03
    6304:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6306:	19 82       	std	Y+1, r1	; 0x01
    6308:	10 c0       	rjmp	.+32     	; 0x632a <sal_aes_read+0x34>
		*data++ = trx_reg_read(RG_AES_STATE);
    630a:	8a 81       	ldd	r24, Y+2	; 0x02
    630c:	9b 81       	ldd	r25, Y+3	; 0x03
    630e:	9c 01       	movw	r18, r24
    6310:	2f 5f       	subi	r18, 0xFF	; 255
    6312:	3f 4f       	sbci	r19, 0xFF	; 255
    6314:	3b 83       	std	Y+3, r19	; 0x03
    6316:	2a 83       	std	Y+2, r18	; 0x02
    6318:	2e e3       	ldi	r18, 0x3E	; 62
    631a:	31 e0       	ldi	r19, 0x01	; 1
    631c:	f9 01       	movw	r30, r18
    631e:	20 81       	ld	r18, Z
    6320:	fc 01       	movw	r30, r24
    6322:	20 83       	st	Z, r18
 */
void sal_aes_read(uint8_t *data)
{
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6324:	89 81       	ldd	r24, Y+1	; 0x01
    6326:	8f 5f       	subi	r24, 0xFF	; 255
    6328:	89 83       	std	Y+1, r24	; 0x01
    632a:	89 81       	ldd	r24, Y+1	; 0x01
    632c:	80 31       	cpi	r24, 0x10	; 16
    632e:	68 f3       	brcs	.-38     	; 0x630a <sal_aes_read+0x14>
		*data++ = trx_reg_read(RG_AES_STATE);
	}
}
    6330:	00 00       	nop
    6332:	0f 90       	pop	r0
    6334:	0f 90       	pop	r0
    6336:	0f 90       	pop	r0
    6338:	df 91       	pop	r29
    633a:	cf 91       	pop	r28
    633c:	08 95       	ret

0000633e <sleep_set_mode>:
 * \brief Set new sleep mode
 *
 * \param mode Sleep mode, from the device IO header file.
 */
static inline void sleep_set_mode(enum SLEEP_SMODE_enum mode)
{
    633e:	cf 93       	push	r28
    6340:	df 93       	push	r29
    6342:	1f 92       	push	r1
    6344:	cd b7       	in	r28, 0x3d	; 61
    6346:	de b7       	in	r29, 0x3e	; 62
    6348:	89 83       	std	Y+1, r24	; 0x01
	SMCR = mode | (SMCR & ~((1 << SM0) | (1 << SM1) | (1 << SM2)));
    634a:	83 e5       	ldi	r24, 0x53	; 83
    634c:	90 e0       	ldi	r25, 0x00	; 0
    634e:	23 e5       	ldi	r18, 0x53	; 83
    6350:	30 e0       	ldi	r19, 0x00	; 0
    6352:	f9 01       	movw	r30, r18
    6354:	20 81       	ld	r18, Z
    6356:	32 2f       	mov	r19, r18
    6358:	31 7f       	andi	r19, 0xF1	; 241
    635a:	29 81       	ldd	r18, Y+1	; 0x01
    635c:	23 2b       	or	r18, r19
    635e:	fc 01       	movw	r30, r24
    6360:	20 83       	st	Z, r18
}
    6362:	00 00       	nop
    6364:	0f 90       	pop	r0
    6366:	df 91       	pop	r29
    6368:	cf 91       	pop	r28
    636a:	08 95       	ret

0000636c <macsc_sleep_clk_enable>:
 *
 * \param none
 */

static inline void macsc_sleep_clk_enable(void)
{
    636c:	cf 93       	push	r28
    636e:	df 93       	push	r29
    6370:	cd b7       	in	r28, 0x3d	; 61
    6372:	de b7       	in	r29, 0x3e	; 62
	ASSR |= (1 << AS2);
    6374:	86 eb       	ldi	r24, 0xB6	; 182
    6376:	90 e0       	ldi	r25, 0x00	; 0
    6378:	26 eb       	ldi	r18, 0xB6	; 182
    637a:	30 e0       	ldi	r19, 0x00	; 0
    637c:	f9 01       	movw	r30, r18
    637e:	20 81       	ld	r18, Z
    6380:	20 62       	ori	r18, 0x20	; 32
    6382:	fc 01       	movw	r30, r24
    6384:	20 83       	st	Z, r18
}
    6386:	00 00       	nop
    6388:	df 91       	pop	r29
    638a:	cf 91       	pop	r28
    638c:	08 95       	ret

0000638e <macsc_write_clock_source>:
 * \brief Configure MAC Symbol Counter Clock Source
 *
 * \param macsc macsc clk src
 */
static inline void macsc_write_clock_source(enum macsc_xtal source)
{
    638e:	cf 93       	push	r28
    6390:	df 93       	push	r29
    6392:	1f 92       	push	r1
    6394:	cd b7       	in	r28, 0x3d	; 61
    6396:	de b7       	in	r29, 0x3e	; 62
    6398:	89 83       	std	Y+1, r24	; 0x01
	if (source == MACSC_16MHz) {
    639a:	89 81       	ldd	r24, Y+1	; 0x01
    639c:	88 23       	and	r24, r24
    639e:	a1 f4       	brne	.+40     	; 0x63c8 <macsc_write_clock_source+0x3a>
		SCCR0 |= (source << SCCKSEL);
    63a0:	8c ed       	ldi	r24, 0xDC	; 220
    63a2:	90 e0       	ldi	r25, 0x00	; 0
    63a4:	2c ed       	ldi	r18, 0xDC	; 220
    63a6:	30 e0       	ldi	r19, 0x00	; 0
    63a8:	f9 01       	movw	r30, r18
    63aa:	20 81       	ld	r18, Z
    63ac:	42 2f       	mov	r20, r18
    63ae:	29 81       	ldd	r18, Y+1	; 0x01
    63b0:	22 2f       	mov	r18, r18
    63b2:	30 e0       	ldi	r19, 0x00	; 0
    63b4:	22 95       	swap	r18
    63b6:	32 95       	swap	r19
    63b8:	30 7f       	andi	r19, 0xF0	; 240
    63ba:	32 27       	eor	r19, r18
    63bc:	20 7f       	andi	r18, 0xF0	; 240
    63be:	32 27       	eor	r19, r18
    63c0:	24 2b       	or	r18, r20
    63c2:	fc 01       	movw	r30, r24
    63c4:	20 83       	st	Z, r18
	} else if (source == MACSC_32KHz) {
		SCCR0 &= ~(1 << SCCKSEL);
	}
}
    63c6:	0c c0       	rjmp	.+24     	; 0x63e0 <macsc_write_clock_source+0x52>
 */
static inline void macsc_write_clock_source(enum macsc_xtal source)
{
	if (source == MACSC_16MHz) {
		SCCR0 |= (source << SCCKSEL);
	} else if (source == MACSC_32KHz) {
    63c8:	89 81       	ldd	r24, Y+1	; 0x01
    63ca:	81 30       	cpi	r24, 0x01	; 1
    63cc:	49 f4       	brne	.+18     	; 0x63e0 <macsc_write_clock_source+0x52>
		SCCR0 &= ~(1 << SCCKSEL);
    63ce:	8c ed       	ldi	r24, 0xDC	; 220
    63d0:	90 e0       	ldi	r25, 0x00	; 0
    63d2:	2c ed       	ldi	r18, 0xDC	; 220
    63d4:	30 e0       	ldi	r19, 0x00	; 0
    63d6:	f9 01       	movw	r30, r18
    63d8:	20 81       	ld	r18, Z
    63da:	2f 7e       	andi	r18, 0xEF	; 239
    63dc:	fc 01       	movw	r30, r24
    63de:	20 83       	st	Z, r18
	}
}
    63e0:	00 00       	nop
    63e2:	0f 90       	pop	r0
    63e4:	df 91       	pop	r29
    63e6:	cf 91       	pop	r28
    63e8:	08 95       	ret

000063ea <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
    63ea:	cf 93       	push	r28
    63ec:	df 93       	push	r29
    63ee:	00 d0       	rcall	.+0      	; 0x63f0 <sysclk_enable_peripheral_clock+0x6>
    63f0:	cd b7       	in	r28, 0x3d	; 61
    63f2:	de b7       	in	r29, 0x3e	; 62
    63f4:	9a 83       	std	Y+2, r25	; 0x02
    63f6:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    63f8:	89 81       	ldd	r24, Y+1	; 0x01
    63fa:	9a 81       	ldd	r25, Y+2	; 0x02
    63fc:	89 2b       	or	r24, r25
    63fe:	09 f4       	brne	.+2      	; 0x6402 <sysclk_enable_peripheral_clock+0x18>
    6400:	7b c0       	rjmp	.+246    	; 0x64f8 <sysclk_enable_peripheral_clock+0x10e>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    6402:	89 81       	ldd	r24, Y+1	; 0x01
    6404:	9a 81       	ldd	r25, Y+2	; 0x02
    6406:	88 37       	cpi	r24, 0x78	; 120
    6408:	91 05       	cpc	r25, r1
    640a:	49 f4       	brne	.+18     	; 0x641e <sysclk_enable_peripheral_clock+0x34>
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
    640c:	61 e0       	ldi	r22, 0x01	; 1
    640e:	80 e0       	ldi	r24, 0x00	; 0
    6410:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
    6414:	60 e1       	ldi	r22, 0x10	; 16
    6416:	80 e0       	ldi	r24, 0x00	; 0
    6418:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    641c:	6d c0       	rjmp	.+218    	; 0x64f8 <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &ADC) {
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
#endif
	} else if (module == &UCSR0A) {
    641e:	89 81       	ldd	r24, Y+1	; 0x01
    6420:	9a 81       	ldd	r25, Y+2	; 0x02
    6422:	80 3c       	cpi	r24, 0xC0	; 192
    6424:	91 05       	cpc	r25, r1
    6426:	29 f4       	brne	.+10     	; 0x6432 <sysclk_enable_peripheral_clock+0x48>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
    6428:	62 e0       	ldi	r22, 0x02	; 2
    642a:	80 e0       	ldi	r24, 0x00	; 0
    642c:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6430:	63 c0       	rjmp	.+198    	; 0x64f8 <sysclk_enable_peripheral_clock+0x10e>
#endif
	} else if (module == &UCSR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
	}
#if MEGA_RF
	else if (module == &SPCR) {
    6432:	89 81       	ldd	r24, Y+1	; 0x01
    6434:	9a 81       	ldd	r25, Y+2	; 0x02
    6436:	8c 34       	cpi	r24, 0x4C	; 76
    6438:	91 05       	cpc	r25, r1
    643a:	29 f4       	brne	.+10     	; 0x6446 <sysclk_enable_peripheral_clock+0x5c>
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
    643c:	64 e0       	ldi	r22, 0x04	; 4
    643e:	80 e0       	ldi	r24, 0x00	; 0
    6440:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6444:	59 c0       	rjmp	.+178    	; 0x64f8 <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &SPCR) {
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
	}
#endif

	else if (module == &TCCR1A) {
    6446:	89 81       	ldd	r24, Y+1	; 0x01
    6448:	9a 81       	ldd	r25, Y+2	; 0x02
    644a:	80 38       	cpi	r24, 0x80	; 128
    644c:	91 05       	cpc	r25, r1
    644e:	29 f4       	brne	.+10     	; 0x645a <sysclk_enable_peripheral_clock+0x70>
		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
    6450:	68 e0       	ldi	r22, 0x08	; 8
    6452:	80 e0       	ldi	r24, 0x00	; 0
    6454:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6458:	4f c0       	rjmp	.+158    	; 0x64f8 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
    645a:	89 81       	ldd	r24, Y+1	; 0x01
    645c:	9a 81       	ldd	r25, Y+2	; 0x02
    645e:	84 34       	cpi	r24, 0x44	; 68
    6460:	91 05       	cpc	r25, r1
    6462:	29 f4       	brne	.+10     	; 0x646e <sysclk_enable_peripheral_clock+0x84>
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
    6464:	60 e2       	ldi	r22, 0x20	; 32
    6466:	80 e0       	ldi	r24, 0x00	; 0
    6468:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    646c:	45 c0       	rjmp	.+138    	; 0x64f8 <sysclk_enable_peripheral_clock+0x10e>
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
    646e:	89 81       	ldd	r24, Y+1	; 0x01
    6470:	9a 81       	ldd	r25, Y+2	; 0x02
    6472:	80 3b       	cpi	r24, 0xB0	; 176
    6474:	91 05       	cpc	r25, r1
    6476:	29 f4       	brne	.+10     	; 0x6482 <sysclk_enable_peripheral_clock+0x98>
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
    6478:	60 e4       	ldi	r22, 0x40	; 64
    647a:	80 e0       	ldi	r24, 0x00	; 0
    647c:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6480:	3b c0       	rjmp	.+118    	; 0x64f8 <sysclk_enable_peripheral_clock+0x10e>
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
	} else if (module == &TWBR) {
    6482:	89 81       	ldd	r24, Y+1	; 0x01
    6484:	9a 81       	ldd	r25, Y+2	; 0x02
    6486:	88 3b       	cpi	r24, 0xB8	; 184
    6488:	91 05       	cpc	r25, r1
    648a:	29 f4       	brne	.+10     	; 0x6496 <sysclk_enable_peripheral_clock+0xac>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
    648c:	60 e8       	ldi	r22, 0x80	; 128
    648e:	80 e0       	ldi	r24, 0x00	; 0
    6490:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6494:	31 c0       	rjmp	.+98     	; 0x64f8 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
	}
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
    6496:	89 81       	ldd	r24, Y+1	; 0x01
    6498:	9a 81       	ldd	r25, Y+2	; 0x02
    649a:	88 3c       	cpi	r24, 0xC8	; 200
    649c:	91 05       	cpc	r25, r1
    649e:	29 f4       	brne	.+10     	; 0x64aa <sysclk_enable_peripheral_clock+0xc0>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
    64a0:	61 e0       	ldi	r22, 0x01	; 1
    64a2:	81 e0       	ldi	r24, 0x01	; 1
    64a4:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    64a8:	27 c0       	rjmp	.+78     	; 0x64f8 <sysclk_enable_peripheral_clock+0x10e>
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
    64aa:	89 81       	ldd	r24, Y+1	; 0x01
    64ac:	9a 81       	ldd	r25, Y+2	; 0x02
    64ae:	80 39       	cpi	r24, 0x90	; 144
    64b0:	91 05       	cpc	r25, r1
    64b2:	29 f4       	brne	.+10     	; 0x64be <sysclk_enable_peripheral_clock+0xd4>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
    64b4:	68 e0       	ldi	r22, 0x08	; 8
    64b6:	81 e0       	ldi	r24, 0x01	; 1
    64b8:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    64bc:	1d c0       	rjmp	.+58     	; 0x64f8 <sysclk_enable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
    64be:	89 81       	ldd	r24, Y+1	; 0x01
    64c0:	9a 81       	ldd	r25, Y+2	; 0x02
    64c2:	80 3a       	cpi	r24, 0xA0	; 160
    64c4:	91 05       	cpc	r25, r1
    64c6:	29 f4       	brne	.+10     	; 0x64d2 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
    64c8:	60 e1       	ldi	r22, 0x10	; 16
    64ca:	81 e0       	ldi	r24, 0x01	; 1
    64cc:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    64d0:	13 c0       	rjmp	.+38     	; 0x64f8 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
    64d2:	89 81       	ldd	r24, Y+1	; 0x01
    64d4:	9a 81       	ldd	r25, Y+2	; 0x02
    64d6:	80 32       	cpi	r24, 0x20	; 32
    64d8:	91 40       	sbci	r25, 0x01	; 1
    64da:	29 f4       	brne	.+10     	; 0x64e6 <sysclk_enable_peripheral_clock+0xfc>
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
    64dc:	60 e2       	ldi	r22, 0x20	; 32
    64de:	81 e0       	ldi	r24, 0x01	; 1
    64e0:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    64e4:	09 c0       	rjmp	.+18     	; 0x64f8 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
	} else if (module == &TRX_CTRL_0) {
    64e6:	89 81       	ldd	r24, Y+1	; 0x01
    64e8:	9a 81       	ldd	r25, Y+2	; 0x02
    64ea:	83 34       	cpi	r24, 0x43	; 67
    64ec:	91 40       	sbci	r25, 0x01	; 1
    64ee:	21 f4       	brne	.+8      	; 0x64f8 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTRX24_bm);
    64f0:	60 e4       	ldi	r22, 0x40	; 64
    64f2:	81 e0       	ldi	r24, 0x01	; 1
    64f4:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    64f8:	00 00       	nop
    64fa:	0f 90       	pop	r0
    64fc:	0f 90       	pop	r0
    64fe:	df 91       	pop	r29
    6500:	cf 91       	pop	r28
    6502:	08 95       	ret

00006504 <sm_init>:

/**
 * \brief This function Initializes the Sleep functions
 */
void sm_init(void)
{
    6504:	cf 93       	push	r28
    6506:	df 93       	push	r29
    6508:	cd b7       	in	r28, 0x3d	; 61
    650a:	de b7       	in	r29, 0x3e	; 62
	/* Set the sleep mode to initially lock. */
	sleep_set_mode(SLEEP_SMODE_PSAVE);
    650c:	86 e0       	ldi	r24, 0x06	; 6
    650e:	0e 94 9f 31 	call	0x633e	; 0x633e <sleep_set_mode>
	sysclk_enable_peripheral_clock(&TCCR2A);
    6512:	80 eb       	ldi	r24, 0xB0	; 176
    6514:	90 e0       	ldi	r25, 0x00	; 0
    6516:	0e 94 f5 31 	call	0x63ea	; 0x63ea <sysclk_enable_peripheral_clock>
	macsc_write_clock_source(MACSC_32KHz);
    651a:	81 e0       	ldi	r24, 0x01	; 1
    651c:	0e 94 c7 31 	call	0x638e	; 0x638e <macsc_write_clock_source>
	macsc_sleep_clk_enable();
    6520:	0e 94 b6 31 	call	0x636c	; 0x636c <macsc_sleep_clk_enable>
//	macsc_set_cmp3_int_cb(cmp3_int_cb);
//	macsc_enable_cmp_int(MACSC_CC3);
	macsc_enable();
    6524:	0e 94 05 34 	call	0x680a	; 0x680a <macsc_enable>
}
    6528:	00 00       	nop
    652a:	df 91       	pop	r29
    652c:	cf 91       	pop	r28
    652e:	08 95       	ret

00006530 <sm_sleep>:
 * \brief This function puts the  device to sleep
 * \param interval : in seconds for the device to sleep.Range of Interval is
 *1-68719s
 */
void sm_sleep(uint32_t interval)
{
    6530:	cf 93       	push	r28
    6532:	df 93       	push	r29
    6534:	00 d0       	rcall	.+0      	; 0x6536 <sm_sleep+0x6>
    6536:	00 d0       	rcall	.+0      	; 0x6538 <sm_sleep+0x8>
    6538:	cd b7       	in	r28, 0x3d	; 61
    653a:	de b7       	in	r29, 0x3e	; 62
    653c:	69 83       	std	Y+1, r22	; 0x01
    653e:	7a 83       	std	Y+2, r23	; 0x02
    6540:	8b 83       	std	Y+3, r24	; 0x03
    6542:	9c 83       	std	Y+4, r25	; 0x04
//	/*Enable MAC Symbol Counter*/
//	macsc_enable();
	/*Timestamp the current symbol counter value for Comparison*/
//	macsc_enable_manual_bts();
//	macsc_use_cmp(COMPARE_MODE, interval * CONFIG_MACSC_HZ, MACSC_CC3);
	sleep_enable();
    6544:	83 e5       	ldi	r24, 0x53	; 83
    6546:	90 e0       	ldi	r25, 0x00	; 0
    6548:	23 e5       	ldi	r18, 0x53	; 83
    654a:	30 e0       	ldi	r19, 0x00	; 0
    654c:	f9 01       	movw	r30, r18
    654e:	20 81       	ld	r18, Z
    6550:	21 60       	ori	r18, 0x01	; 1
    6552:	fc 01       	movw	r30, r24
    6554:	20 83       	st	Z, r18
	sleep_enter();
    6556:	88 95       	sleep
}
    6558:	00 00       	nop
    655a:	0f 90       	pop	r0
    655c:	0f 90       	pop	r0
    655e:	0f 90       	pop	r0
    6560:	0f 90       	pop	r0
    6562:	df 91       	pop	r29
    6564:	cf 91       	pop	r28
    6566:	08 95       	ret

00006568 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    6568:	cf 93       	push	r28
    656a:	df 93       	push	r29
    656c:	1f 92       	push	r1
    656e:	cd b7       	in	r28, 0x3d	; 61
    6570:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    6572:	8f e5       	ldi	r24, 0x5F	; 95
    6574:	90 e0       	ldi	r25, 0x00	; 0
    6576:	fc 01       	movw	r30, r24
    6578:	80 81       	ld	r24, Z
    657a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    657c:	f8 94       	cli
	return flags;
    657e:	89 81       	ldd	r24, Y+1	; 0x01
}
    6580:	0f 90       	pop	r0
    6582:	df 91       	pop	r29
    6584:	cf 91       	pop	r28
    6586:	08 95       	ret

00006588 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    6588:	cf 93       	push	r28
    658a:	df 93       	push	r29
    658c:	1f 92       	push	r1
    658e:	cd b7       	in	r28, 0x3d	; 61
    6590:	de b7       	in	r29, 0x3e	; 62
    6592:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    6594:	8f e5       	ldi	r24, 0x5F	; 95
    6596:	90 e0       	ldi	r25, 0x00	; 0
    6598:	29 81       	ldd	r18, Y+1	; 0x01
    659a:	fc 01       	movw	r30, r24
    659c:	20 83       	st	Z, r18
}
    659e:	00 00       	nop
    65a0:	0f 90       	pop	r0
    65a2:	df 91       	pop	r29
    65a4:	cf 91       	pop	r28
    65a6:	08 95       	ret

000065a8 <__vector_68>:
 *
 * This function will handle interrupt on MAC Symbol counter overflow and
 * call the callback function.
 */
ISR(SCNT_OVFL_vect)
{
    65a8:	1f 92       	push	r1
    65aa:	0f 92       	push	r0
    65ac:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    65b0:	0f 92       	push	r0
    65b2:	11 24       	eor	r1, r1
    65b4:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    65b8:	0f 92       	push	r0
    65ba:	2f 93       	push	r18
    65bc:	3f 93       	push	r19
    65be:	4f 93       	push	r20
    65c0:	5f 93       	push	r21
    65c2:	6f 93       	push	r22
    65c4:	7f 93       	push	r23
    65c6:	8f 93       	push	r24
    65c8:	9f 93       	push	r25
    65ca:	af 93       	push	r26
    65cc:	bf 93       	push	r27
    65ce:	ef 93       	push	r30
    65d0:	ff 93       	push	r31
    65d2:	cf 93       	push	r28
    65d4:	df 93       	push	r29
    65d6:	cd b7       	in	r28, 0x3d	; 61
    65d8:	de b7       	in	r29, 0x3e	; 62
	if (macsc_ovf_cb) {
    65da:	80 91 00 11 	lds	r24, 0x1100	; 0x801100 <macsc_ovf_cb>
    65de:	90 91 01 11 	lds	r25, 0x1101	; 0x801101 <macsc_ovf_cb+0x1>
    65e2:	89 2b       	or	r24, r25
    65e4:	31 f0       	breq	.+12     	; 0x65f2 <__vector_68+0x4a>
		macsc_ovf_cb();
    65e6:	80 91 00 11 	lds	r24, 0x1100	; 0x801100 <macsc_ovf_cb>
    65ea:	90 91 01 11 	lds	r25, 0x1101	; 0x801101 <macsc_ovf_cb+0x1>
    65ee:	fc 01       	movw	r30, r24
    65f0:	09 95       	icall
	}
}
    65f2:	00 00       	nop
    65f4:	df 91       	pop	r29
    65f6:	cf 91       	pop	r28
    65f8:	ff 91       	pop	r31
    65fa:	ef 91       	pop	r30
    65fc:	bf 91       	pop	r27
    65fe:	af 91       	pop	r26
    6600:	9f 91       	pop	r25
    6602:	8f 91       	pop	r24
    6604:	7f 91       	pop	r23
    6606:	6f 91       	pop	r22
    6608:	5f 91       	pop	r21
    660a:	4f 91       	pop	r20
    660c:	3f 91       	pop	r19
    660e:	2f 91       	pop	r18
    6610:	0f 90       	pop	r0
    6612:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6616:	0f 90       	pop	r0
    6618:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    661c:	0f 90       	pop	r0
    661e:	1f 90       	pop	r1
    6620:	18 95       	reti

00006622 <__vector_65>:
 *
 * This function will handle interrupt on MAC Symbol counter Compare 1 Match and
 * call the callback function.
 */
ISR(SCNT_CMP1_vect)
{
    6622:	1f 92       	push	r1
    6624:	0f 92       	push	r0
    6626:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    662a:	0f 92       	push	r0
    662c:	11 24       	eor	r1, r1
    662e:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6632:	0f 92       	push	r0
    6634:	2f 93       	push	r18
    6636:	3f 93       	push	r19
    6638:	4f 93       	push	r20
    663a:	5f 93       	push	r21
    663c:	6f 93       	push	r22
    663e:	7f 93       	push	r23
    6640:	8f 93       	push	r24
    6642:	9f 93       	push	r25
    6644:	af 93       	push	r26
    6646:	bf 93       	push	r27
    6648:	ef 93       	push	r30
    664a:	ff 93       	push	r31
    664c:	cf 93       	push	r28
    664e:	df 93       	push	r29
    6650:	cd b7       	in	r28, 0x3d	; 61
    6652:	de b7       	in	r29, 0x3e	; 62
	if (macsc_cmp1_cb) {
    6654:	80 91 02 11 	lds	r24, 0x1102	; 0x801102 <macsc_cmp1_cb>
    6658:	90 91 03 11 	lds	r25, 0x1103	; 0x801103 <macsc_cmp1_cb+0x1>
    665c:	89 2b       	or	r24, r25
    665e:	31 f0       	breq	.+12     	; 0x666c <__vector_65+0x4a>
		macsc_cmp1_cb();
    6660:	80 91 02 11 	lds	r24, 0x1102	; 0x801102 <macsc_cmp1_cb>
    6664:	90 91 03 11 	lds	r25, 0x1103	; 0x801103 <macsc_cmp1_cb+0x1>
    6668:	fc 01       	movw	r30, r24
    666a:	09 95       	icall
	}
}
    666c:	00 00       	nop
    666e:	df 91       	pop	r29
    6670:	cf 91       	pop	r28
    6672:	ff 91       	pop	r31
    6674:	ef 91       	pop	r30
    6676:	bf 91       	pop	r27
    6678:	af 91       	pop	r26
    667a:	9f 91       	pop	r25
    667c:	8f 91       	pop	r24
    667e:	7f 91       	pop	r23
    6680:	6f 91       	pop	r22
    6682:	5f 91       	pop	r21
    6684:	4f 91       	pop	r20
    6686:	3f 91       	pop	r19
    6688:	2f 91       	pop	r18
    668a:	0f 90       	pop	r0
    668c:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6690:	0f 90       	pop	r0
    6692:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6696:	0f 90       	pop	r0
    6698:	1f 90       	pop	r1
    669a:	18 95       	reti

0000669c <__vector_66>:
 *
 * This function will handle interrupt on MAC Symbol counter Compare 2 Match and
 * call the callback function.
 */
ISR(SCNT_CMP2_vect)
{
    669c:	1f 92       	push	r1
    669e:	0f 92       	push	r0
    66a0:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    66a4:	0f 92       	push	r0
    66a6:	11 24       	eor	r1, r1
    66a8:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    66ac:	0f 92       	push	r0
    66ae:	2f 93       	push	r18
    66b0:	3f 93       	push	r19
    66b2:	4f 93       	push	r20
    66b4:	5f 93       	push	r21
    66b6:	6f 93       	push	r22
    66b8:	7f 93       	push	r23
    66ba:	8f 93       	push	r24
    66bc:	9f 93       	push	r25
    66be:	af 93       	push	r26
    66c0:	bf 93       	push	r27
    66c2:	ef 93       	push	r30
    66c4:	ff 93       	push	r31
    66c6:	cf 93       	push	r28
    66c8:	df 93       	push	r29
    66ca:	cd b7       	in	r28, 0x3d	; 61
    66cc:	de b7       	in	r29, 0x3e	; 62
	if (macsc_cmp2_cb) {
    66ce:	80 91 04 11 	lds	r24, 0x1104	; 0x801104 <macsc_cmp2_cb>
    66d2:	90 91 05 11 	lds	r25, 0x1105	; 0x801105 <macsc_cmp2_cb+0x1>
    66d6:	89 2b       	or	r24, r25
    66d8:	31 f0       	breq	.+12     	; 0x66e6 <__vector_66+0x4a>
		macsc_cmp2_cb();
    66da:	80 91 04 11 	lds	r24, 0x1104	; 0x801104 <macsc_cmp2_cb>
    66de:	90 91 05 11 	lds	r25, 0x1105	; 0x801105 <macsc_cmp2_cb+0x1>
    66e2:	fc 01       	movw	r30, r24
    66e4:	09 95       	icall
	}
}
    66e6:	00 00       	nop
    66e8:	df 91       	pop	r29
    66ea:	cf 91       	pop	r28
    66ec:	ff 91       	pop	r31
    66ee:	ef 91       	pop	r30
    66f0:	bf 91       	pop	r27
    66f2:	af 91       	pop	r26
    66f4:	9f 91       	pop	r25
    66f6:	8f 91       	pop	r24
    66f8:	7f 91       	pop	r23
    66fa:	6f 91       	pop	r22
    66fc:	5f 91       	pop	r21
    66fe:	4f 91       	pop	r20
    6700:	3f 91       	pop	r19
    6702:	2f 91       	pop	r18
    6704:	0f 90       	pop	r0
    6706:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    670a:	0f 90       	pop	r0
    670c:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6710:	0f 90       	pop	r0
    6712:	1f 90       	pop	r1
    6714:	18 95       	reti

00006716 <__vector_67>:
 *
 * This function will handle interrupt on MAC Symbol counter Compare 3 Match and
 * call the callback function.
 */
ISR(SCNT_CMP3_vect)
{
    6716:	1f 92       	push	r1
    6718:	0f 92       	push	r0
    671a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    671e:	0f 92       	push	r0
    6720:	11 24       	eor	r1, r1
    6722:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6726:	0f 92       	push	r0
    6728:	2f 93       	push	r18
    672a:	3f 93       	push	r19
    672c:	4f 93       	push	r20
    672e:	5f 93       	push	r21
    6730:	6f 93       	push	r22
    6732:	7f 93       	push	r23
    6734:	8f 93       	push	r24
    6736:	9f 93       	push	r25
    6738:	af 93       	push	r26
    673a:	bf 93       	push	r27
    673c:	ef 93       	push	r30
    673e:	ff 93       	push	r31
    6740:	cf 93       	push	r28
    6742:	df 93       	push	r29
    6744:	cd b7       	in	r28, 0x3d	; 61
    6746:	de b7       	in	r29, 0x3e	; 62
	if (macsc_cmp3_cb) {
    6748:	80 91 06 11 	lds	r24, 0x1106	; 0x801106 <macsc_cmp3_cb>
    674c:	90 91 07 11 	lds	r25, 0x1107	; 0x801107 <macsc_cmp3_cb+0x1>
    6750:	89 2b       	or	r24, r25
    6752:	31 f0       	breq	.+12     	; 0x6760 <__vector_67+0x4a>
		macsc_cmp3_cb();
    6754:	80 91 06 11 	lds	r24, 0x1106	; 0x801106 <macsc_cmp3_cb>
    6758:	90 91 07 11 	lds	r25, 0x1107	; 0x801107 <macsc_cmp3_cb+0x1>
    675c:	fc 01       	movw	r30, r24
    675e:	09 95       	icall
	}
}
    6760:	00 00       	nop
    6762:	df 91       	pop	r29
    6764:	cf 91       	pop	r28
    6766:	ff 91       	pop	r31
    6768:	ef 91       	pop	r30
    676a:	bf 91       	pop	r27
    676c:	af 91       	pop	r26
    676e:	9f 91       	pop	r25
    6770:	8f 91       	pop	r24
    6772:	7f 91       	pop	r23
    6774:	6f 91       	pop	r22
    6776:	5f 91       	pop	r21
    6778:	4f 91       	pop	r20
    677a:	3f 91       	pop	r19
    677c:	2f 91       	pop	r18
    677e:	0f 90       	pop	r0
    6780:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6784:	0f 90       	pop	r0
    6786:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    678a:	0f 90       	pop	r0
    678c:	1f 90       	pop	r1
    678e:	18 95       	reti

00006790 <__vector_69>:
 *
 * This function will handle interrupt of the Back-off Slot counter and
 * call the callback function.
 */
ISR(SCNT_BACKOFF_vect)
{
    6790:	1f 92       	push	r1
    6792:	0f 92       	push	r0
    6794:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6798:	0f 92       	push	r0
    679a:	11 24       	eor	r1, r1
    679c:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    67a0:	0f 92       	push	r0
    67a2:	2f 93       	push	r18
    67a4:	3f 93       	push	r19
    67a6:	4f 93       	push	r20
    67a8:	5f 93       	push	r21
    67aa:	6f 93       	push	r22
    67ac:	7f 93       	push	r23
    67ae:	8f 93       	push	r24
    67b0:	9f 93       	push	r25
    67b2:	af 93       	push	r26
    67b4:	bf 93       	push	r27
    67b6:	ef 93       	push	r30
    67b8:	ff 93       	push	r31
    67ba:	cf 93       	push	r28
    67bc:	df 93       	push	r29
    67be:	cd b7       	in	r28, 0x3d	; 61
    67c0:	de b7       	in	r29, 0x3e	; 62
	if (macsc_slotcnt_cb) {
    67c2:	80 91 08 11 	lds	r24, 0x1108	; 0x801108 <macsc_slotcnt_cb>
    67c6:	90 91 09 11 	lds	r25, 0x1109	; 0x801109 <macsc_slotcnt_cb+0x1>
    67ca:	89 2b       	or	r24, r25
    67cc:	31 f0       	breq	.+12     	; 0x67da <__vector_69+0x4a>
		macsc_slotcnt_cb();
    67ce:	80 91 08 11 	lds	r24, 0x1108	; 0x801108 <macsc_slotcnt_cb>
    67d2:	90 91 09 11 	lds	r25, 0x1109	; 0x801109 <macsc_slotcnt_cb+0x1>
    67d6:	fc 01       	movw	r30, r24
    67d8:	09 95       	icall
	}
}
    67da:	00 00       	nop
    67dc:	df 91       	pop	r29
    67de:	cf 91       	pop	r28
    67e0:	ff 91       	pop	r31
    67e2:	ef 91       	pop	r30
    67e4:	bf 91       	pop	r27
    67e6:	af 91       	pop	r26
    67e8:	9f 91       	pop	r25
    67ea:	8f 91       	pop	r24
    67ec:	7f 91       	pop	r23
    67ee:	6f 91       	pop	r22
    67f0:	5f 91       	pop	r21
    67f2:	4f 91       	pop	r20
    67f4:	3f 91       	pop	r19
    67f6:	2f 91       	pop	r18
    67f8:	0f 90       	pop	r0
    67fa:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    67fe:	0f 90       	pop	r0
    6800:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6804:	0f 90       	pop	r0
    6806:	1f 90       	pop	r1
    6808:	18 95       	reti

0000680a <macsc_enable>:
 *
 * \param none
 *
 */
void macsc_enable(void)
{
    680a:	cf 93       	push	r28
    680c:	df 93       	push	r29
    680e:	1f 92       	push	r1
    6810:	cd b7       	in	r28, 0x3d	; 61
    6812:	de b7       	in	r29, 0x3e	; 62
	irqflags_t iflags = cpu_irq_save();
    6814:	0e 94 b4 32 	call	0x6568	; 0x6568 <cpu_irq_save>
    6818:	89 83       	std	Y+1, r24	; 0x01

	SCCR0 |= (1 << SCEN);
    681a:	8c ed       	ldi	r24, 0xDC	; 220
    681c:	90 e0       	ldi	r25, 0x00	; 0
    681e:	2c ed       	ldi	r18, 0xDC	; 220
    6820:	30 e0       	ldi	r19, 0x00	; 0
    6822:	f9 01       	movw	r30, r18
    6824:	20 81       	ld	r18, Z
    6826:	20 62       	ori	r18, 0x20	; 32
    6828:	fc 01       	movw	r30, r24
    682a:	20 83       	st	Z, r18

	cpu_irq_restore(iflags);
    682c:	89 81       	ldd	r24, Y+1	; 0x01
    682e:	0e 94 c4 32 	call	0x6588	; 0x6588 <cpu_irq_restore>
}
    6832:	00 00       	nop
    6834:	0f 90       	pop	r0
    6836:	df 91       	pop	r29
    6838:	cf 91       	pop	r28
    683a:	08 95       	ret

0000683c <is_macsc_enable>:
 *
 * \param none
 *
 */
bool is_macsc_enable(void)
{	
    683c:	cf 93       	push	r28
    683e:	df 93       	push	r29
    6840:	cd b7       	in	r28, 0x3d	; 61
    6842:	de b7       	in	r29, 0x3e	; 62
   	return(SCCR0&&(1<<SCEN));	
    6844:	8c ed       	ldi	r24, 0xDC	; 220
    6846:	90 e0       	ldi	r25, 0x00	; 0
    6848:	fc 01       	movw	r30, r24
    684a:	80 81       	ld	r24, Z
    684c:	88 23       	and	r24, r24
    684e:	19 f0       	breq	.+6      	; 0x6856 <is_macsc_enable+0x1a>
    6850:	81 e0       	ldi	r24, 0x01	; 1
    6852:	90 e0       	ldi	r25, 0x00	; 0
    6854:	02 c0       	rjmp	.+4      	; 0x685a <is_macsc_enable+0x1e>
    6856:	80 e0       	ldi	r24, 0x00	; 0
    6858:	90 e0       	ldi	r25, 0x00	; 0
    685a:	81 70       	andi	r24, 0x01	; 1
}
    685c:	df 91       	pop	r29
    685e:	cf 91       	pop	r28
    6860:	08 95       	ret

00006862 <macsc_disable>:
 *
 * \param none
 *
 */
void macsc_disable(void)
{
    6862:	cf 93       	push	r28
    6864:	df 93       	push	r29
    6866:	cd b7       	in	r28, 0x3d	; 61
    6868:	de b7       	in	r29, 0x3e	; 62
	SCCR0 &= ~(1<<SCEN);
    686a:	8c ed       	ldi	r24, 0xDC	; 220
    686c:	90 e0       	ldi	r25, 0x00	; 0
    686e:	2c ed       	ldi	r18, 0xDC	; 220
    6870:	30 e0       	ldi	r19, 0x00	; 0
    6872:	f9 01       	movw	r30, r18
    6874:	20 81       	ld	r18, Z
    6876:	2f 7d       	andi	r18, 0xDF	; 223
    6878:	fc 01       	movw	r30, r24
    687a:	20 83       	st	Z, r18
}
    687c:	00 00       	nop
    687e:	df 91       	pop	r29
    6880:	cf 91       	pop	r28
    6882:	08 95       	ret

00006884 <is_macsc_backoff_enable>:
 *
 * \param none
 *
 */
bool is_macsc_backoff_enable(void)
{	
    6884:	cf 93       	push	r28
    6886:	df 93       	push	r29
    6888:	cd b7       	in	r28, 0x3d	; 61
    688a:	de b7       	in	r29, 0x3e	; 62
   	return(SCCR1&&(1<<SCENBO));	
    688c:	8d ed       	ldi	r24, 0xDD	; 221
    688e:	90 e0       	ldi	r25, 0x00	; 0
    6890:	fc 01       	movw	r30, r24
    6892:	80 81       	ld	r24, Z
    6894:	88 23       	and	r24, r24
    6896:	19 f0       	breq	.+6      	; 0x689e <is_macsc_backoff_enable+0x1a>
    6898:	81 e0       	ldi	r24, 0x01	; 1
    689a:	90 e0       	ldi	r25, 0x00	; 0
    689c:	02 c0       	rjmp	.+4      	; 0x68a2 <is_macsc_backoff_enable+0x1e>
    689e:	80 e0       	ldi	r24, 0x00	; 0
    68a0:	90 e0       	ldi	r25, 0x00	; 0
    68a2:	81 70       	andi	r24, 0x01	; 1
}
    68a4:	df 91       	pop	r29
    68a6:	cf 91       	pop	r28
    68a8:	08 95       	ret

000068aa <macsc_enable_cmp_int>:
/**
 * \brief Enables compare interrupts of the MACSC 
 * \param channel Compare channel
 */
void macsc_enable_cmp_int(enum macsc_cc_channel channel)
{
    68aa:	cf 93       	push	r28
    68ac:	df 93       	push	r29
    68ae:	1f 92       	push	r1
    68b0:	cd b7       	in	r28, 0x3d	; 61
    68b2:	de b7       	in	r29, 0x3e	; 62
    68b4:	89 83       	std	Y+1, r24	; 0x01
	switch (channel) {
    68b6:	89 81       	ldd	r24, Y+1	; 0x01
    68b8:	88 2f       	mov	r24, r24
    68ba:	90 e0       	ldi	r25, 0x00	; 0
    68bc:	82 30       	cpi	r24, 0x02	; 2
    68be:	91 05       	cpc	r25, r1
    68c0:	29 f1       	breq	.+74     	; 0x690c <macsc_enable_cmp_int+0x62>
    68c2:	83 30       	cpi	r24, 0x03	; 3
    68c4:	91 05       	cpc	r25, r1
    68c6:	09 f4       	brne	.+2      	; 0x68ca <macsc_enable_cmp_int+0x20>
    68c8:	3e c0       	rjmp	.+124    	; 0x6946 <macsc_enable_cmp_int+0x9c>
    68ca:	01 97       	sbiw	r24, 0x01	; 1
    68cc:	09 f0       	breq	.+2      	; 0x68d0 <macsc_enable_cmp_int+0x26>
		}
	}
	break;

	default:
		break;
    68ce:	5d c0       	rjmp	.+186    	; 0x698a <macsc_enable_cmp_int+0xe0>
void macsc_enable_cmp_int(enum macsc_cc_channel channel)
{
	switch (channel) {
	case MACSC_CC1:
	{
		if ((SCIRQM & (1 << IRQMCP1)) == 0) {
    68d0:	8f ed       	ldi	r24, 0xDF	; 223
    68d2:	90 e0       	ldi	r25, 0x00	; 0
    68d4:	fc 01       	movw	r30, r24
    68d6:	80 81       	ld	r24, Z
    68d8:	88 2f       	mov	r24, r24
    68da:	90 e0       	ldi	r25, 0x00	; 0
    68dc:	81 70       	andi	r24, 0x01	; 1
    68de:	99 27       	eor	r25, r25
    68e0:	89 2b       	or	r24, r25
    68e2:	09 f0       	breq	.+2      	; 0x68e6 <macsc_enable_cmp_int+0x3c>
    68e4:	4d c0       	rjmp	.+154    	; 0x6980 <macsc_enable_cmp_int+0xd6>
			SCIRQS |= (1 << IRQSCP1);
    68e6:	80 ee       	ldi	r24, 0xE0	; 224
    68e8:	90 e0       	ldi	r25, 0x00	; 0
    68ea:	20 ee       	ldi	r18, 0xE0	; 224
    68ec:	30 e0       	ldi	r19, 0x00	; 0
    68ee:	f9 01       	movw	r30, r18
    68f0:	20 81       	ld	r18, Z
    68f2:	21 60       	ori	r18, 0x01	; 1
    68f4:	fc 01       	movw	r30, r24
    68f6:	20 83       	st	Z, r18
			SCIRQM |= (1 << IRQMCP1);
    68f8:	8f ed       	ldi	r24, 0xDF	; 223
    68fa:	90 e0       	ldi	r25, 0x00	; 0
    68fc:	2f ed       	ldi	r18, 0xDF	; 223
    68fe:	30 e0       	ldi	r19, 0x00	; 0
    6900:	f9 01       	movw	r30, r18
    6902:	20 81       	ld	r18, Z
    6904:	21 60       	ori	r18, 0x01	; 1
    6906:	fc 01       	movw	r30, r24
    6908:	20 83       	st	Z, r18
		}
	}
	break;
    690a:	3a c0       	rjmp	.+116    	; 0x6980 <macsc_enable_cmp_int+0xd6>

	case MACSC_CC2:
	{
		if ((SCIRQM & (1 << IRQMCP2)) == 0) {
    690c:	8f ed       	ldi	r24, 0xDF	; 223
    690e:	90 e0       	ldi	r25, 0x00	; 0
    6910:	fc 01       	movw	r30, r24
    6912:	80 81       	ld	r24, Z
    6914:	88 2f       	mov	r24, r24
    6916:	90 e0       	ldi	r25, 0x00	; 0
    6918:	82 70       	andi	r24, 0x02	; 2
    691a:	99 27       	eor	r25, r25
    691c:	89 2b       	or	r24, r25
    691e:	91 f5       	brne	.+100    	; 0x6984 <macsc_enable_cmp_int+0xda>
			SCIRQS |= (1 << IRQSCP2);
    6920:	80 ee       	ldi	r24, 0xE0	; 224
    6922:	90 e0       	ldi	r25, 0x00	; 0
    6924:	20 ee       	ldi	r18, 0xE0	; 224
    6926:	30 e0       	ldi	r19, 0x00	; 0
    6928:	f9 01       	movw	r30, r18
    692a:	20 81       	ld	r18, Z
    692c:	22 60       	ori	r18, 0x02	; 2
    692e:	fc 01       	movw	r30, r24
    6930:	20 83       	st	Z, r18
			SCIRQM |= (1 << IRQMCP2);
    6932:	8f ed       	ldi	r24, 0xDF	; 223
    6934:	90 e0       	ldi	r25, 0x00	; 0
    6936:	2f ed       	ldi	r18, 0xDF	; 223
    6938:	30 e0       	ldi	r19, 0x00	; 0
    693a:	f9 01       	movw	r30, r18
    693c:	20 81       	ld	r18, Z
    693e:	22 60       	ori	r18, 0x02	; 2
    6940:	fc 01       	movw	r30, r24
    6942:	20 83       	st	Z, r18
		}
	}
	break;
    6944:	1f c0       	rjmp	.+62     	; 0x6984 <macsc_enable_cmp_int+0xda>

	case MACSC_CC3:
	{
		if ((SCIRQM & (1 << IRQMCP3)) == 0) {
    6946:	8f ed       	ldi	r24, 0xDF	; 223
    6948:	90 e0       	ldi	r25, 0x00	; 0
    694a:	fc 01       	movw	r30, r24
    694c:	80 81       	ld	r24, Z
    694e:	88 2f       	mov	r24, r24
    6950:	90 e0       	ldi	r25, 0x00	; 0
    6952:	84 70       	andi	r24, 0x04	; 4
    6954:	99 27       	eor	r25, r25
    6956:	89 2b       	or	r24, r25
    6958:	b9 f4       	brne	.+46     	; 0x6988 <macsc_enable_cmp_int+0xde>
			SCIRQS |= (1 << IRQSCP3);
    695a:	80 ee       	ldi	r24, 0xE0	; 224
    695c:	90 e0       	ldi	r25, 0x00	; 0
    695e:	20 ee       	ldi	r18, 0xE0	; 224
    6960:	30 e0       	ldi	r19, 0x00	; 0
    6962:	f9 01       	movw	r30, r18
    6964:	20 81       	ld	r18, Z
    6966:	24 60       	ori	r18, 0x04	; 4
    6968:	fc 01       	movw	r30, r24
    696a:	20 83       	st	Z, r18
			SCIRQM |= (1 << IRQMCP3);
    696c:	8f ed       	ldi	r24, 0xDF	; 223
    696e:	90 e0       	ldi	r25, 0x00	; 0
    6970:	2f ed       	ldi	r18, 0xDF	; 223
    6972:	30 e0       	ldi	r19, 0x00	; 0
    6974:	f9 01       	movw	r30, r18
    6976:	20 81       	ld	r18, Z
    6978:	24 60       	ori	r18, 0x04	; 4
    697a:	fc 01       	movw	r30, r24
    697c:	20 83       	st	Z, r18
		}
	}
	break;
    697e:	04 c0       	rjmp	.+8      	; 0x6988 <macsc_enable_cmp_int+0xde>
		if ((SCIRQM & (1 << IRQMCP1)) == 0) {
			SCIRQS |= (1 << IRQSCP1);
			SCIRQM |= (1 << IRQMCP1);
		}
	}
	break;
    6980:	00 00       	nop
    6982:	03 c0       	rjmp	.+6      	; 0x698a <macsc_enable_cmp_int+0xe0>
		if ((SCIRQM & (1 << IRQMCP2)) == 0) {
			SCIRQS |= (1 << IRQSCP2);
			SCIRQM |= (1 << IRQMCP2);
		}
	}
	break;
    6984:	00 00       	nop
    6986:	01 c0       	rjmp	.+2      	; 0x698a <macsc_enable_cmp_int+0xe0>
		if ((SCIRQM & (1 << IRQMCP3)) == 0) {
			SCIRQS |= (1 << IRQSCP3);
			SCIRQM |= (1 << IRQMCP3);
		}
	}
	break;
    6988:	00 00       	nop

	default:
		break;
	}
}
    698a:	00 00       	nop
    698c:	0f 90       	pop	r0
    698e:	df 91       	pop	r29
    6990:	cf 91       	pop	r28
    6992:	08 95       	ret

00006994 <macsc_disable_cmp_int>:
/**
 * \brief Disables compare interrupts of the MACSC 
 * \param channel Compare channel
 */
void macsc_disable_cmp_int(enum macsc_cc_channel channel)
{
    6994:	cf 93       	push	r28
    6996:	df 93       	push	r29
    6998:	1f 92       	push	r1
    699a:	cd b7       	in	r28, 0x3d	; 61
    699c:	de b7       	in	r29, 0x3e	; 62
    699e:	89 83       	std	Y+1, r24	; 0x01
	switch (channel) {
    69a0:	89 81       	ldd	r24, Y+1	; 0x01
    69a2:	88 2f       	mov	r24, r24
    69a4:	90 e0       	ldi	r25, 0x00	; 0
    69a6:	82 30       	cpi	r24, 0x02	; 2
    69a8:	91 05       	cpc	r25, r1
    69aa:	19 f1       	breq	.+70     	; 0x69f2 <macsc_disable_cmp_int+0x5e>
    69ac:	83 30       	cpi	r24, 0x03	; 3
    69ae:	91 05       	cpc	r25, r1
    69b0:	29 f1       	breq	.+74     	; 0x69fc <macsc_disable_cmp_int+0x68>
    69b2:	01 97       	sbiw	r24, 0x01	; 1
    69b4:	09 f0       	breq	.+2      	; 0x69b8 <macsc_disable_cmp_int+0x24>
		}
	}
	break;

	default:
		break;
    69b6:	28 c0       	rjmp	.+80     	; 0x6a08 <macsc_disable_cmp_int+0x74>
void macsc_disable_cmp_int(enum macsc_cc_channel channel)
{
	switch (channel) {
	case MACSC_CC1:
	{
		if ((SCIRQM & (1 << IRQMCP1)) == 1) {
    69b8:	8f ed       	ldi	r24, 0xDF	; 223
    69ba:	90 e0       	ldi	r25, 0x00	; 0
    69bc:	fc 01       	movw	r30, r24
    69be:	80 81       	ld	r24, Z
    69c0:	88 2f       	mov	r24, r24
    69c2:	90 e0       	ldi	r25, 0x00	; 0
    69c4:	81 70       	andi	r24, 0x01	; 1
    69c6:	99 27       	eor	r25, r25
    69c8:	89 2b       	or	r24, r25
    69ca:	e9 f0       	breq	.+58     	; 0x6a06 <macsc_disable_cmp_int+0x72>
			SCIRQS |= (1 << IRQSCP1);
    69cc:	80 ee       	ldi	r24, 0xE0	; 224
    69ce:	90 e0       	ldi	r25, 0x00	; 0
    69d0:	20 ee       	ldi	r18, 0xE0	; 224
    69d2:	30 e0       	ldi	r19, 0x00	; 0
    69d4:	f9 01       	movw	r30, r18
    69d6:	20 81       	ld	r18, Z
    69d8:	21 60       	ori	r18, 0x01	; 1
    69da:	fc 01       	movw	r30, r24
    69dc:	20 83       	st	Z, r18
			SCIRQM &= ~(1 << IRQMCP1);
    69de:	8f ed       	ldi	r24, 0xDF	; 223
    69e0:	90 e0       	ldi	r25, 0x00	; 0
    69e2:	2f ed       	ldi	r18, 0xDF	; 223
    69e4:	30 e0       	ldi	r19, 0x00	; 0
    69e6:	f9 01       	movw	r30, r18
    69e8:	20 81       	ld	r18, Z
    69ea:	2e 7f       	andi	r18, 0xFE	; 254
    69ec:	fc 01       	movw	r30, r24
    69ee:	20 83       	st	Z, r18
		}
	}
	break;
    69f0:	0a c0       	rjmp	.+20     	; 0x6a06 <macsc_disable_cmp_int+0x72>

	case MACSC_CC2:
	{
		if ((SCIRQM & (1 << IRQMCP2)) == 1) {
    69f2:	8f ed       	ldi	r24, 0xDF	; 223
    69f4:	90 e0       	ldi	r25, 0x00	; 0
    69f6:	fc 01       	movw	r30, r24
    69f8:	80 81       	ld	r24, Z
			SCIRQS |= (1 << IRQSCP2);
			SCIRQM &= ~(1 << IRQMCP2);
		}
	}
	break;
    69fa:	06 c0       	rjmp	.+12     	; 0x6a08 <macsc_disable_cmp_int+0x74>

	case MACSC_CC3:
	{
		if ((SCIRQM & (1 << IRQMCP3)) == 1) {
    69fc:	8f ed       	ldi	r24, 0xDF	; 223
    69fe:	90 e0       	ldi	r25, 0x00	; 0
    6a00:	fc 01       	movw	r30, r24
    6a02:	80 81       	ld	r24, Z
			SCIRQS |= (1 << IRQSCP3);
			SCIRQM &= ~(1 << IRQMCP3);
		}
	}
	break;
    6a04:	01 c0       	rjmp	.+2      	; 0x6a08 <macsc_disable_cmp_int+0x74>
		if ((SCIRQM & (1 << IRQMCP1)) == 1) {
			SCIRQS |= (1 << IRQSCP1);
			SCIRQM &= ~(1 << IRQMCP1);
		}
	}
	break;
    6a06:	00 00       	nop
	break;

	default:
		break;
	}
}
    6a08:	00 00       	nop
    6a0a:	0f 90       	pop	r0
    6a0c:	df 91       	pop	r29
    6a0e:	cf 91       	pop	r28
    6a10:	08 95       	ret

00006a12 <macsc_use_cmp>:
 * \param cmp compare value for SCOCRx register
 * \param channel Compare channel
 */
void macsc_use_cmp(bool abs_rel, uint32_t cmp,
		enum macsc_cc_channel channel)
{
    6a12:	cf 93       	push	r28
    6a14:	df 93       	push	r29
    6a16:	cd b7       	in	r28, 0x3d	; 61
    6a18:	de b7       	in	r29, 0x3e	; 62
    6a1a:	62 97       	sbiw	r28, 0x12	; 18
    6a1c:	0f b6       	in	r0, 0x3f	; 63
    6a1e:	f8 94       	cli
    6a20:	de bf       	out	0x3e, r29	; 62
    6a22:	0f be       	out	0x3f, r0	; 63
    6a24:	cd bf       	out	0x3d, r28	; 61
    6a26:	8d 87       	std	Y+13, r24	; 0x0d
    6a28:	4e 87       	std	Y+14, r20	; 0x0e
    6a2a:	5f 87       	std	Y+15, r21	; 0x0f
    6a2c:	68 8b       	std	Y+16, r22	; 0x10
    6a2e:	79 8b       	std	Y+17, r23	; 0x11
    6a30:	2a 8b       	std	Y+18, r18	; 0x12
	switch (channel) {
    6a32:	8a 89       	ldd	r24, Y+18	; 0x12
    6a34:	88 2f       	mov	r24, r24
    6a36:	90 e0       	ldi	r25, 0x00	; 0
    6a38:	82 30       	cpi	r24, 0x02	; 2
    6a3a:	91 05       	cpc	r25, r1
    6a3c:	d1 f1       	breq	.+116    	; 0x6ab2 <macsc_use_cmp+0xa0>
    6a3e:	83 30       	cpi	r24, 0x03	; 3
    6a40:	91 05       	cpc	r25, r1
    6a42:	09 f4       	brne	.+2      	; 0x6a46 <macsc_use_cmp+0x34>
    6a44:	69 c0       	rjmp	.+210    	; 0x6b18 <macsc_use_cmp+0x106>
    6a46:	01 97       	sbiw	r24, 0x01	; 1
    6a48:	09 f0       	breq	.+2      	; 0x6a4c <macsc_use_cmp+0x3a>
		MACSC_WRITE32(SCOCR3, cmp);
	}
	break;

	default:
		break;
    6a4a:	99 c0       	rjmp	.+306    	; 0x6b7e <macsc_use_cmp+0x16c>
		enum macsc_cc_channel channel)
{
	switch (channel) {
	case MACSC_CC1:
	{
		if (abs_rel) {
    6a4c:	8d 85       	ldd	r24, Y+13	; 0x0d
    6a4e:	88 23       	and	r24, r24
    6a50:	51 f0       	breq	.+20     	; 0x6a66 <macsc_use_cmp+0x54>
			SCCR0 |= (1 << SCCMP1);
    6a52:	8c ed       	ldi	r24, 0xDC	; 220
    6a54:	90 e0       	ldi	r25, 0x00	; 0
    6a56:	2c ed       	ldi	r18, 0xDC	; 220
    6a58:	30 e0       	ldi	r19, 0x00	; 0
    6a5a:	f9 01       	movw	r30, r18
    6a5c:	20 81       	ld	r18, Z
    6a5e:	21 60       	ori	r18, 0x01	; 1
    6a60:	fc 01       	movw	r30, r24
    6a62:	20 83       	st	Z, r18
    6a64:	09 c0       	rjmp	.+18     	; 0x6a78 <macsc_use_cmp+0x66>
		} else {
			SCCR0 &= ~(1 << SCCMP1);
    6a66:	8c ed       	ldi	r24, 0xDC	; 220
    6a68:	90 e0       	ldi	r25, 0x00	; 0
    6a6a:	2c ed       	ldi	r18, 0xDC	; 220
    6a6c:	30 e0       	ldi	r19, 0x00	; 0
    6a6e:	f9 01       	movw	r30, r18
    6a70:	20 81       	ld	r18, Z
    6a72:	2e 7f       	andi	r18, 0xFE	; 254
    6a74:	fc 01       	movw	r30, r24
    6a76:	20 83       	st	Z, r18
		}

		MACSC_WRITE32(SCOCR1, cmp);
    6a78:	8e 85       	ldd	r24, Y+14	; 0x0e
    6a7a:	9f 85       	ldd	r25, Y+15	; 0x0f
    6a7c:	a8 89       	ldd	r26, Y+16	; 0x10
    6a7e:	b9 89       	ldd	r27, Y+17	; 0x11
    6a80:	89 83       	std	Y+1, r24	; 0x01
    6a82:	9a 83       	std	Y+2, r25	; 0x02
    6a84:	ab 83       	std	Y+3, r26	; 0x03
    6a86:	bc 83       	std	Y+4, r27	; 0x04
    6a88:	88 ef       	ldi	r24, 0xF8	; 248
    6a8a:	90 e0       	ldi	r25, 0x00	; 0
    6a8c:	2c 81       	ldd	r18, Y+4	; 0x04
    6a8e:	fc 01       	movw	r30, r24
    6a90:	20 83       	st	Z, r18
    6a92:	87 ef       	ldi	r24, 0xF7	; 247
    6a94:	90 e0       	ldi	r25, 0x00	; 0
    6a96:	2b 81       	ldd	r18, Y+3	; 0x03
    6a98:	fc 01       	movw	r30, r24
    6a9a:	20 83       	st	Z, r18
    6a9c:	86 ef       	ldi	r24, 0xF6	; 246
    6a9e:	90 e0       	ldi	r25, 0x00	; 0
    6aa0:	2a 81       	ldd	r18, Y+2	; 0x02
    6aa2:	fc 01       	movw	r30, r24
    6aa4:	20 83       	st	Z, r18
    6aa6:	85 ef       	ldi	r24, 0xF5	; 245
    6aa8:	90 e0       	ldi	r25, 0x00	; 0
    6aaa:	29 81       	ldd	r18, Y+1	; 0x01
    6aac:	fc 01       	movw	r30, r24
    6aae:	20 83       	st	Z, r18
	}
	break;
    6ab0:	66 c0       	rjmp	.+204    	; 0x6b7e <macsc_use_cmp+0x16c>

	case MACSC_CC2:
	{
		if (abs_rel) {
    6ab2:	8d 85       	ldd	r24, Y+13	; 0x0d
    6ab4:	88 23       	and	r24, r24
    6ab6:	51 f0       	breq	.+20     	; 0x6acc <macsc_use_cmp+0xba>
			SCCR0 |= (1 << SCCMP2);
    6ab8:	8c ed       	ldi	r24, 0xDC	; 220
    6aba:	90 e0       	ldi	r25, 0x00	; 0
    6abc:	2c ed       	ldi	r18, 0xDC	; 220
    6abe:	30 e0       	ldi	r19, 0x00	; 0
    6ac0:	f9 01       	movw	r30, r18
    6ac2:	20 81       	ld	r18, Z
    6ac4:	22 60       	ori	r18, 0x02	; 2
    6ac6:	fc 01       	movw	r30, r24
    6ac8:	20 83       	st	Z, r18
    6aca:	09 c0       	rjmp	.+18     	; 0x6ade <macsc_use_cmp+0xcc>
		} else {
			SCCR0 &= ~(1 << SCCMP2);
    6acc:	8c ed       	ldi	r24, 0xDC	; 220
    6ace:	90 e0       	ldi	r25, 0x00	; 0
    6ad0:	2c ed       	ldi	r18, 0xDC	; 220
    6ad2:	30 e0       	ldi	r19, 0x00	; 0
    6ad4:	f9 01       	movw	r30, r18
    6ad6:	20 81       	ld	r18, Z
    6ad8:	2d 7f       	andi	r18, 0xFD	; 253
    6ada:	fc 01       	movw	r30, r24
    6adc:	20 83       	st	Z, r18
		}

		MACSC_WRITE32(SCOCR2, cmp);
    6ade:	8e 85       	ldd	r24, Y+14	; 0x0e
    6ae0:	9f 85       	ldd	r25, Y+15	; 0x0f
    6ae2:	a8 89       	ldd	r26, Y+16	; 0x10
    6ae4:	b9 89       	ldd	r27, Y+17	; 0x11
    6ae6:	8d 83       	std	Y+5, r24	; 0x05
    6ae8:	9e 83       	std	Y+6, r25	; 0x06
    6aea:	af 83       	std	Y+7, r26	; 0x07
    6aec:	b8 87       	std	Y+8, r27	; 0x08
    6aee:	84 ef       	ldi	r24, 0xF4	; 244
    6af0:	90 e0       	ldi	r25, 0x00	; 0
    6af2:	28 85       	ldd	r18, Y+8	; 0x08
    6af4:	fc 01       	movw	r30, r24
    6af6:	20 83       	st	Z, r18
    6af8:	83 ef       	ldi	r24, 0xF3	; 243
    6afa:	90 e0       	ldi	r25, 0x00	; 0
    6afc:	2f 81       	ldd	r18, Y+7	; 0x07
    6afe:	fc 01       	movw	r30, r24
    6b00:	20 83       	st	Z, r18
    6b02:	82 ef       	ldi	r24, 0xF2	; 242
    6b04:	90 e0       	ldi	r25, 0x00	; 0
    6b06:	2e 81       	ldd	r18, Y+6	; 0x06
    6b08:	fc 01       	movw	r30, r24
    6b0a:	20 83       	st	Z, r18
    6b0c:	81 ef       	ldi	r24, 0xF1	; 241
    6b0e:	90 e0       	ldi	r25, 0x00	; 0
    6b10:	2d 81       	ldd	r18, Y+5	; 0x05
    6b12:	fc 01       	movw	r30, r24
    6b14:	20 83       	st	Z, r18
	}
	break;
    6b16:	33 c0       	rjmp	.+102    	; 0x6b7e <macsc_use_cmp+0x16c>

	case MACSC_CC3:
	{
		if (abs_rel) {
    6b18:	8d 85       	ldd	r24, Y+13	; 0x0d
    6b1a:	88 23       	and	r24, r24
    6b1c:	51 f0       	breq	.+20     	; 0x6b32 <macsc_use_cmp+0x120>
			SCCR0 |= (1 << SCCMP3);
    6b1e:	8c ed       	ldi	r24, 0xDC	; 220
    6b20:	90 e0       	ldi	r25, 0x00	; 0
    6b22:	2c ed       	ldi	r18, 0xDC	; 220
    6b24:	30 e0       	ldi	r19, 0x00	; 0
    6b26:	f9 01       	movw	r30, r18
    6b28:	20 81       	ld	r18, Z
    6b2a:	24 60       	ori	r18, 0x04	; 4
    6b2c:	fc 01       	movw	r30, r24
    6b2e:	20 83       	st	Z, r18
    6b30:	09 c0       	rjmp	.+18     	; 0x6b44 <macsc_use_cmp+0x132>
		} else {
			SCCR0 &= ~(1 << SCCMP3);
    6b32:	8c ed       	ldi	r24, 0xDC	; 220
    6b34:	90 e0       	ldi	r25, 0x00	; 0
    6b36:	2c ed       	ldi	r18, 0xDC	; 220
    6b38:	30 e0       	ldi	r19, 0x00	; 0
    6b3a:	f9 01       	movw	r30, r18
    6b3c:	20 81       	ld	r18, Z
    6b3e:	2b 7f       	andi	r18, 0xFB	; 251
    6b40:	fc 01       	movw	r30, r24
    6b42:	20 83       	st	Z, r18
		}

		MACSC_WRITE32(SCOCR3, cmp);
    6b44:	8e 85       	ldd	r24, Y+14	; 0x0e
    6b46:	9f 85       	ldd	r25, Y+15	; 0x0f
    6b48:	a8 89       	ldd	r26, Y+16	; 0x10
    6b4a:	b9 89       	ldd	r27, Y+17	; 0x11
    6b4c:	89 87       	std	Y+9, r24	; 0x09
    6b4e:	9a 87       	std	Y+10, r25	; 0x0a
    6b50:	ab 87       	std	Y+11, r26	; 0x0b
    6b52:	bc 87       	std	Y+12, r27	; 0x0c
    6b54:	80 ef       	ldi	r24, 0xF0	; 240
    6b56:	90 e0       	ldi	r25, 0x00	; 0
    6b58:	2c 85       	ldd	r18, Y+12	; 0x0c
    6b5a:	fc 01       	movw	r30, r24
    6b5c:	20 83       	st	Z, r18
    6b5e:	8f ee       	ldi	r24, 0xEF	; 239
    6b60:	90 e0       	ldi	r25, 0x00	; 0
    6b62:	2b 85       	ldd	r18, Y+11	; 0x0b
    6b64:	fc 01       	movw	r30, r24
    6b66:	20 83       	st	Z, r18
    6b68:	8e ee       	ldi	r24, 0xEE	; 238
    6b6a:	90 e0       	ldi	r25, 0x00	; 0
    6b6c:	2a 85       	ldd	r18, Y+10	; 0x0a
    6b6e:	fc 01       	movw	r30, r24
    6b70:	20 83       	st	Z, r18
    6b72:	8d ee       	ldi	r24, 0xED	; 237
    6b74:	90 e0       	ldi	r25, 0x00	; 0
    6b76:	29 85       	ldd	r18, Y+9	; 0x09
    6b78:	fc 01       	movw	r30, r24
    6b7a:	20 83       	st	Z, r18
	}
	break;
    6b7c:	00 00       	nop

	default:
		break;
	}
}
    6b7e:	00 00       	nop
    6b80:	62 96       	adiw	r28, 0x12	; 18
    6b82:	0f b6       	in	r0, 0x3f	; 63
    6b84:	f8 94       	cli
    6b86:	de bf       	out	0x3e, r29	; 62
    6b88:	0f be       	out	0x3f, r0	; 63
    6b8a:	cd bf       	out	0x3d, r28	; 61
    6b8c:	df 91       	pop	r29
    6b8e:	cf 91       	pop	r28
    6b90:	08 95       	ret

00006b92 <macsc_set_ovf_int_cb>:

void macsc_set_ovf_int_cb(macsc_callback_t callback)
{
    6b92:	cf 93       	push	r28
    6b94:	df 93       	push	r29
    6b96:	00 d0       	rcall	.+0      	; 0x6b98 <macsc_set_ovf_int_cb+0x6>
    6b98:	cd b7       	in	r28, 0x3d	; 61
    6b9a:	de b7       	in	r29, 0x3e	; 62
    6b9c:	9a 83       	std	Y+2, r25	; 0x02
    6b9e:	89 83       	std	Y+1, r24	; 0x01
	macsc_ovf_cb = callback;
    6ba0:	89 81       	ldd	r24, Y+1	; 0x01
    6ba2:	9a 81       	ldd	r25, Y+2	; 0x02
    6ba4:	90 93 01 11 	sts	0x1101, r25	; 0x801101 <macsc_ovf_cb+0x1>
    6ba8:	80 93 00 11 	sts	0x1100, r24	; 0x801100 <macsc_ovf_cb>
}
    6bac:	00 00       	nop
    6bae:	0f 90       	pop	r0
    6bb0:	0f 90       	pop	r0
    6bb2:	df 91       	pop	r29
    6bb4:	cf 91       	pop	r28
    6bb6:	08 95       	ret

00006bb8 <macsc_set_cmp1_int_cb>:

void macsc_set_cmp1_int_cb(macsc_callback_t callback)
{
    6bb8:	cf 93       	push	r28
    6bba:	df 93       	push	r29
    6bbc:	00 d0       	rcall	.+0      	; 0x6bbe <macsc_set_cmp1_int_cb+0x6>
    6bbe:	cd b7       	in	r28, 0x3d	; 61
    6bc0:	de b7       	in	r29, 0x3e	; 62
    6bc2:	9a 83       	std	Y+2, r25	; 0x02
    6bc4:	89 83       	std	Y+1, r24	; 0x01
	macsc_cmp1_cb = callback;
    6bc6:	89 81       	ldd	r24, Y+1	; 0x01
    6bc8:	9a 81       	ldd	r25, Y+2	; 0x02
    6bca:	90 93 03 11 	sts	0x1103, r25	; 0x801103 <macsc_cmp1_cb+0x1>
    6bce:	80 93 02 11 	sts	0x1102, r24	; 0x801102 <macsc_cmp1_cb>
}
    6bd2:	00 00       	nop
    6bd4:	0f 90       	pop	r0
    6bd6:	0f 90       	pop	r0
    6bd8:	df 91       	pop	r29
    6bda:	cf 91       	pop	r28
    6bdc:	08 95       	ret

00006bde <macsc_set_cmp2_int_cb>:

void macsc_set_cmp2_int_cb(macsc_callback_t callback)
{
    6bde:	cf 93       	push	r28
    6be0:	df 93       	push	r29
    6be2:	00 d0       	rcall	.+0      	; 0x6be4 <macsc_set_cmp2_int_cb+0x6>
    6be4:	cd b7       	in	r28, 0x3d	; 61
    6be6:	de b7       	in	r29, 0x3e	; 62
    6be8:	9a 83       	std	Y+2, r25	; 0x02
    6bea:	89 83       	std	Y+1, r24	; 0x01
	macsc_cmp2_cb = callback;
    6bec:	89 81       	ldd	r24, Y+1	; 0x01
    6bee:	9a 81       	ldd	r25, Y+2	; 0x02
    6bf0:	90 93 05 11 	sts	0x1105, r25	; 0x801105 <macsc_cmp2_cb+0x1>
    6bf4:	80 93 04 11 	sts	0x1104, r24	; 0x801104 <macsc_cmp2_cb>
}
    6bf8:	00 00       	nop
    6bfa:	0f 90       	pop	r0
    6bfc:	0f 90       	pop	r0
    6bfe:	df 91       	pop	r29
    6c00:	cf 91       	pop	r28
    6c02:	08 95       	ret

00006c04 <macsc_set_cmp3_int_cb>:

void macsc_set_cmp3_int_cb(macsc_callback_t callback)
{
    6c04:	cf 93       	push	r28
    6c06:	df 93       	push	r29
    6c08:	00 d0       	rcall	.+0      	; 0x6c0a <macsc_set_cmp3_int_cb+0x6>
    6c0a:	cd b7       	in	r28, 0x3d	; 61
    6c0c:	de b7       	in	r29, 0x3e	; 62
    6c0e:	9a 83       	std	Y+2, r25	; 0x02
    6c10:	89 83       	std	Y+1, r24	; 0x01
	macsc_cmp3_cb = callback;
    6c12:	89 81       	ldd	r24, Y+1	; 0x01
    6c14:	9a 81       	ldd	r25, Y+2	; 0x02
    6c16:	90 93 07 11 	sts	0x1107, r25	; 0x801107 <macsc_cmp3_cb+0x1>
    6c1a:	80 93 06 11 	sts	0x1106, r24	; 0x801106 <macsc_cmp3_cb>
}
    6c1e:	00 00       	nop
    6c20:	0f 90       	pop	r0
    6c22:	0f 90       	pop	r0
    6c24:	df 91       	pop	r29
    6c26:	cf 91       	pop	r28
    6c28:	08 95       	ret

00006c2a <macsc_set_backoff_slot_cntr_int_cb>:

void macsc_set_backoff_slot_cntr_int_cb(macsc_callback_t callback)
{
    6c2a:	cf 93       	push	r28
    6c2c:	df 93       	push	r29
    6c2e:	00 d0       	rcall	.+0      	; 0x6c30 <macsc_set_backoff_slot_cntr_int_cb+0x6>
    6c30:	cd b7       	in	r28, 0x3d	; 61
    6c32:	de b7       	in	r29, 0x3e	; 62
    6c34:	9a 83       	std	Y+2, r25	; 0x02
    6c36:	89 83       	std	Y+1, r24	; 0x01
	macsc_slotcnt_cb = callback;
    6c38:	89 81       	ldd	r24, Y+1	; 0x01
    6c3a:	9a 81       	ldd	r25, Y+2	; 0x02
    6c3c:	90 93 09 11 	sts	0x1109, r25	; 0x801109 <macsc_slotcnt_cb+0x1>
    6c40:	80 93 08 11 	sts	0x1108, r24	; 0x801108 <macsc_slotcnt_cb>
}
    6c44:	00 00       	nop
    6c46:	0f 90       	pop	r0
    6c48:	0f 90       	pop	r0
    6c4a:	df 91       	pop	r29
    6c4c:	cf 91       	pop	r28
    6c4e:	08 95       	ret

00006c50 <usart_rx_enable>:
 * \brief Enable USART receiver.
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
    6c50:	cf 93       	push	r28
    6c52:	df 93       	push	r29
    6c54:	00 d0       	rcall	.+0      	; 0x6c56 <usart_rx_enable+0x6>
    6c56:	cd b7       	in	r28, 0x3d	; 61
    6c58:	de b7       	in	r29, 0x3e	; 62
    6c5a:	9a 83       	std	Y+2, r25	; 0x02
    6c5c:	89 83       	std	Y+1, r24	; 0x01
	(usart)->UCSRnB |= USART_RXEN_bm;
    6c5e:	89 81       	ldd	r24, Y+1	; 0x01
    6c60:	9a 81       	ldd	r25, Y+2	; 0x02
    6c62:	fc 01       	movw	r30, r24
    6c64:	81 81       	ldd	r24, Z+1	; 0x01
    6c66:	28 2f       	mov	r18, r24
    6c68:	20 61       	ori	r18, 0x10	; 16
    6c6a:	89 81       	ldd	r24, Y+1	; 0x01
    6c6c:	9a 81       	ldd	r25, Y+2	; 0x02
    6c6e:	fc 01       	movw	r30, r24
    6c70:	21 83       	std	Z+1, r18	; 0x01
}
    6c72:	00 00       	nop
    6c74:	0f 90       	pop	r0
    6c76:	0f 90       	pop	r0
    6c78:	df 91       	pop	r29
    6c7a:	cf 91       	pop	r28
    6c7c:	08 95       	ret

00006c7e <usart_format_set>:
 *  \param parityMode The parity Mode. Use USART_PMODE_t type.
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
    6c7e:	cf 93       	push	r28
    6c80:	df 93       	push	r29
    6c82:	00 d0       	rcall	.+0      	; 0x6c84 <usart_format_set+0x6>
    6c84:	00 d0       	rcall	.+0      	; 0x6c86 <usart_format_set+0x8>
    6c86:	1f 92       	push	r1
    6c88:	cd b7       	in	r28, 0x3d	; 61
    6c8a:	de b7       	in	r29, 0x3e	; 62
    6c8c:	9a 83       	std	Y+2, r25	; 0x02
    6c8e:	89 83       	std	Y+1, r24	; 0x01
    6c90:	6b 83       	std	Y+3, r22	; 0x03
    6c92:	4c 83       	std	Y+4, r20	; 0x04
    6c94:	2d 83       	std	Y+5, r18	; 0x05
	(usart)->UCSRnC
		= ((usart)->UCSRnC &
    6c96:	89 81       	ldd	r24, Y+1	; 0x01
    6c98:	9a 81       	ldd	r25, Y+2	; 0x02
    6c9a:	fc 01       	movw	r30, r24
    6c9c:	82 81       	ldd	r24, Z+2	; 0x02
    6c9e:	28 2f       	mov	r18, r24
    6ca0:	29 7f       	andi	r18, 0xF9	; 249
			(~USART_CHSIZE01C_gm)) | ((charSize & 0x03)
    6ca2:	8b 81       	ldd	r24, Y+3	; 0x03
    6ca4:	88 2f       	mov	r24, r24
    6ca6:	90 e0       	ldi	r25, 0x00	; 0
    6ca8:	83 70       	andi	r24, 0x03	; 3
    6caa:	99 27       	eor	r25, r25
			<< USART_CHSIZE01C_gp);
    6cac:	88 0f       	add	r24, r24
    6cae:	99 1f       	adc	r25, r25
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->UCSRnC
		= ((usart)->UCSRnC &
    6cb0:	82 2b       	or	r24, r18
    6cb2:	28 2f       	mov	r18, r24
    6cb4:	89 81       	ldd	r24, Y+1	; 0x01
    6cb6:	9a 81       	ldd	r25, Y+2	; 0x02
    6cb8:	fc 01       	movw	r30, r24
    6cba:	22 83       	std	Z+2, r18	; 0x02
			(~USART_CHSIZE01C_gm)) | ((charSize & 0x03)
			<< USART_CHSIZE01C_gp);
	(usart)->UCSRnB
		= ((usart)->UCSRnB &
    6cbc:	89 81       	ldd	r24, Y+1	; 0x01
    6cbe:	9a 81       	ldd	r25, Y+2	; 0x02
    6cc0:	fc 01       	movw	r30, r24
    6cc2:	81 81       	ldd	r24, Z+1	; 0x01
    6cc4:	28 2f       	mov	r18, r24
    6cc6:	2b 7f       	andi	r18, 0xFB	; 251
			(~USART_CHSIZE2_bm)) | ((charSize & 0x04)
    6cc8:	8b 81       	ldd	r24, Y+3	; 0x03
    6cca:	88 2f       	mov	r24, r24
    6ccc:	90 e0       	ldi	r25, 0x00	; 0
    6cce:	84 70       	andi	r24, 0x04	; 4
    6cd0:	99 27       	eor	r25, r25
			<< USART_CHSIZE2_bp);
    6cd2:	88 0f       	add	r24, r24
    6cd4:	99 1f       	adc	r25, r25
    6cd6:	88 0f       	add	r24, r24
    6cd8:	99 1f       	adc	r25, r25
	(usart)->UCSRnC
		= ((usart)->UCSRnC &
			(~USART_CHSIZE01C_gm)) | ((charSize & 0x03)
			<< USART_CHSIZE01C_gp);
	(usart)->UCSRnB
		= ((usart)->UCSRnB &
    6cda:	82 2b       	or	r24, r18
    6cdc:	28 2f       	mov	r18, r24
    6cde:	89 81       	ldd	r24, Y+1	; 0x01
    6ce0:	9a 81       	ldd	r25, Y+2	; 0x02
    6ce2:	fc 01       	movw	r30, r24
    6ce4:	21 83       	std	Z+1, r18	; 0x01
			(~USART_CHSIZE2_bm)) | ((charSize & 0x04)
			<< USART_CHSIZE2_bp);

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_PMODE_gm)) | parityMode;
    6ce6:	89 81       	ldd	r24, Y+1	; 0x01
    6ce8:	9a 81       	ldd	r25, Y+2	; 0x02
    6cea:	fc 01       	movw	r30, r24
    6cec:	82 81       	ldd	r24, Z+2	; 0x02
    6cee:	98 2f       	mov	r25, r24
    6cf0:	9f 7c       	andi	r25, 0xCF	; 207
    6cf2:	8c 81       	ldd	r24, Y+4	; 0x04
    6cf4:	89 2b       	or	r24, r25
    6cf6:	28 2f       	mov	r18, r24
    6cf8:	89 81       	ldd	r24, Y+1	; 0x01
    6cfa:	9a 81       	ldd	r25, Y+2	; 0x02
    6cfc:	fc 01       	movw	r30, r24
    6cfe:	22 83       	std	Z+2, r18	; 0x02

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_STOPB_bm)) | (twoStopBits
    6d00:	89 81       	ldd	r24, Y+1	; 0x01
    6d02:	9a 81       	ldd	r25, Y+2	; 0x02
    6d04:	fc 01       	movw	r30, r24
    6d06:	82 81       	ldd	r24, Z+2	; 0x02
    6d08:	28 2f       	mov	r18, r24
    6d0a:	27 7f       	andi	r18, 0xF7	; 247
			<< USART_STOPB_bp);
    6d0c:	8d 81       	ldd	r24, Y+5	; 0x05
    6d0e:	88 2f       	mov	r24, r24
    6d10:	90 e0       	ldi	r25, 0x00	; 0
    6d12:	88 0f       	add	r24, r24
    6d14:	99 1f       	adc	r25, r25
    6d16:	88 0f       	add	r24, r24
    6d18:	99 1f       	adc	r25, r25
    6d1a:	88 0f       	add	r24, r24
    6d1c:	99 1f       	adc	r25, r25
			(~USART_CHSIZE2_bm)) | ((charSize & 0x04)
			<< USART_CHSIZE2_bp);

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_PMODE_gm)) | parityMode;

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_STOPB_bm)) | (twoStopBits
    6d1e:	82 2b       	or	r24, r18
    6d20:	28 2f       	mov	r18, r24
    6d22:	89 81       	ldd	r24, Y+1	; 0x01
    6d24:	9a 81       	ldd	r25, Y+2	; 0x02
    6d26:	fc 01       	movw	r30, r24
    6d28:	22 83       	std	Z+2, r18	; 0x02
			<< USART_STOPB_bp);
}
    6d2a:	00 00       	nop
    6d2c:	0f 90       	pop	r0
    6d2e:	0f 90       	pop	r0
    6d30:	0f 90       	pop	r0
    6d32:	0f 90       	pop	r0
    6d34:	0f 90       	pop	r0
    6d36:	df 91       	pop	r29
    6d38:	cf 91       	pop	r28
    6d3a:	08 95       	ret

00006d3c <usart_tx_enable>:
 * \brief Enable USART transmitter.
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
    6d3c:	cf 93       	push	r28
    6d3e:	df 93       	push	r29
    6d40:	00 d0       	rcall	.+0      	; 0x6d42 <usart_tx_enable+0x6>
    6d42:	cd b7       	in	r28, 0x3d	; 61
    6d44:	de b7       	in	r29, 0x3e	; 62
    6d46:	9a 83       	std	Y+2, r25	; 0x02
    6d48:	89 83       	std	Y+1, r24	; 0x01
	(usart)->UCSRnB |= USART_TXEN_bm;
    6d4a:	89 81       	ldd	r24, Y+1	; 0x01
    6d4c:	9a 81       	ldd	r25, Y+2	; 0x02
    6d4e:	fc 01       	movw	r30, r24
    6d50:	81 81       	ldd	r24, Z+1	; 0x01
    6d52:	28 2f       	mov	r18, r24
    6d54:	28 60       	ori	r18, 0x08	; 8
    6d56:	89 81       	ldd	r24, Y+1	; 0x01
    6d58:	9a 81       	ldd	r25, Y+2	; 0x02
    6d5a:	fc 01       	movw	r30, r24
    6d5c:	21 83       	std	Z+1, r18	; 0x01
}
    6d5e:	00 00       	nop
    6d60:	0f 90       	pop	r0
    6d62:	0f 90       	pop	r0
    6d64:	df 91       	pop	r29
    6d66:	cf 91       	pop	r28
    6d68:	08 95       	ret

00006d6a <usart_set_mode>:
 * - 0x1        : Synchronous mode.
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
    6d6a:	cf 93       	push	r28
    6d6c:	df 93       	push	r29
    6d6e:	00 d0       	rcall	.+0      	; 0x6d70 <usart_set_mode+0x6>
    6d70:	1f 92       	push	r1
    6d72:	cd b7       	in	r28, 0x3d	; 61
    6d74:	de b7       	in	r29, 0x3e	; 62
    6d76:	9a 83       	std	Y+2, r25	; 0x02
    6d78:	89 83       	std	Y+1, r24	; 0x01
    6d7a:	6b 83       	std	Y+3, r22	; 0x03
	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_UMSEL01_gm)) | usartmode;
    6d7c:	89 81       	ldd	r24, Y+1	; 0x01
    6d7e:	9a 81       	ldd	r25, Y+2	; 0x02
    6d80:	fc 01       	movw	r30, r24
    6d82:	82 81       	ldd	r24, Z+2	; 0x02
    6d84:	98 2f       	mov	r25, r24
    6d86:	9f 73       	andi	r25, 0x3F	; 63
    6d88:	8b 81       	ldd	r24, Y+3	; 0x03
    6d8a:	89 2b       	or	r24, r25
    6d8c:	28 2f       	mov	r18, r24
    6d8e:	89 81       	ldd	r24, Y+1	; 0x01
    6d90:	9a 81       	ldd	r25, Y+2	; 0x02
    6d92:	fc 01       	movw	r30, r24
    6d94:	22 83       	std	Z+2, r18	; 0x02
}
    6d96:	00 00       	nop
    6d98:	0f 90       	pop	r0
    6d9a:	0f 90       	pop	r0
    6d9c:	0f 90       	pop	r0
    6d9e:	df 91       	pop	r29
    6da0:	cf 91       	pop	r28
    6da2:	08 95       	ret

00006da4 <usart_data_register_is_empty>:
 * \brief Check if data register empty flag is set.
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t *usart)
{
    6da4:	cf 93       	push	r28
    6da6:	df 93       	push	r29
    6da8:	00 d0       	rcall	.+0      	; 0x6daa <usart_data_register_is_empty+0x6>
    6daa:	cd b7       	in	r28, 0x3d	; 61
    6dac:	de b7       	in	r29, 0x3e	; 62
    6dae:	9a 83       	std	Y+2, r25	; 0x02
    6db0:	89 83       	std	Y+1, r24	; 0x01
	return (usart)->UCSRnA & USART_DRE_bm;
    6db2:	89 81       	ldd	r24, Y+1	; 0x01
    6db4:	9a 81       	ldd	r25, Y+2	; 0x02
    6db6:	fc 01       	movw	r30, r24
    6db8:	80 81       	ld	r24, Z
    6dba:	88 2f       	mov	r24, r24
    6dbc:	90 e0       	ldi	r25, 0x00	; 0
    6dbe:	80 72       	andi	r24, 0x20	; 32
    6dc0:	99 27       	eor	r25, r25
    6dc2:	21 e0       	ldi	r18, 0x01	; 1
    6dc4:	89 2b       	or	r24, r25
    6dc6:	09 f4       	brne	.+2      	; 0x6dca <usart_data_register_is_empty+0x26>
    6dc8:	20 e0       	ldi	r18, 0x00	; 0
    6dca:	82 2f       	mov	r24, r18
}
    6dcc:	0f 90       	pop	r0
    6dce:	0f 90       	pop	r0
    6dd0:	df 91       	pop	r29
    6dd2:	cf 91       	pop	r28
    6dd4:	08 95       	ret

00006dd6 <usart_rx_is_complete>:
 * Checks if the RX complete interrupt flag is set.
 *
 * \param usart The USART module.
 */
static inline bool usart_rx_is_complete(USART_t *usart)
{
    6dd6:	cf 93       	push	r28
    6dd8:	df 93       	push	r29
    6dda:	00 d0       	rcall	.+0      	; 0x6ddc <usart_rx_is_complete+0x6>
    6ddc:	cd b7       	in	r28, 0x3d	; 61
    6dde:	de b7       	in	r29, 0x3e	; 62
    6de0:	9a 83       	std	Y+2, r25	; 0x02
    6de2:	89 83       	std	Y+1, r24	; 0x01
	return (usart)->UCSRnA & USART_RXC_bm;
    6de4:	89 81       	ldd	r24, Y+1	; 0x01
    6de6:	9a 81       	ldd	r25, Y+2	; 0x02
    6de8:	fc 01       	movw	r30, r24
    6dea:	80 81       	ld	r24, Z
    6dec:	88 2f       	mov	r24, r24
    6dee:	90 e0       	ldi	r25, 0x00	; 0
    6df0:	80 78       	andi	r24, 0x80	; 128
    6df2:	99 27       	eor	r25, r25
    6df4:	21 e0       	ldi	r18, 0x01	; 1
    6df6:	89 2b       	or	r24, r25
    6df8:	09 f4       	brne	.+2      	; 0x6dfc <usart_rx_is_complete+0x26>
    6dfa:	20 e0       	ldi	r18, 0x00	; 0
    6dfc:	82 2f       	mov	r24, r18
}
    6dfe:	0f 90       	pop	r0
    6e00:	0f 90       	pop	r0
    6e02:	df 91       	pop	r29
    6e04:	cf 91       	pop	r28
    6e06:	08 95       	ret

00006e08 <ioport_pin_to_mask>:
 *
 * \param pin IOPORT pin ID to convert
 * \retval Bitmask with a bit set that corresponds to the given pin ID in its port
 */
static inline ioport_port_mask_t ioport_pin_to_mask(ioport_pin_t pin)
{
    6e08:	cf 93       	push	r28
    6e0a:	df 93       	push	r29
    6e0c:	00 d0       	rcall	.+0      	; 0x6e0e <ioport_pin_to_mask+0x6>
    6e0e:	cd b7       	in	r28, 0x3d	; 61
    6e10:	de b7       	in	r29, 0x3e	; 62
    6e12:	8a 83       	std	Y+2, r24	; 0x02
    6e14:	8a 81       	ldd	r24, Y+2	; 0x02
    6e16:	89 83       	std	Y+1, r24	; 0x01
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    6e18:	89 81       	ldd	r24, Y+1	; 0x01
    6e1a:	88 2f       	mov	r24, r24
    6e1c:	90 e0       	ldi	r25, 0x00	; 0
    6e1e:	9c 01       	movw	r18, r24
    6e20:	27 70       	andi	r18, 0x07	; 7
    6e22:	33 27       	eor	r19, r19
    6e24:	81 e0       	ldi	r24, 0x01	; 1
    6e26:	90 e0       	ldi	r25, 0x00	; 0
    6e28:	02 c0       	rjmp	.+4      	; 0x6e2e <ioport_pin_to_mask+0x26>
    6e2a:	88 0f       	add	r24, r24
    6e2c:	99 1f       	adc	r25, r25
    6e2e:	2a 95       	dec	r18
    6e30:	e2 f7       	brpl	.-8      	; 0x6e2a <ioport_pin_to_mask+0x22>
	return arch_ioport_pin_to_mask(pin);
    6e32:	00 00       	nop
}
    6e34:	0f 90       	pop	r0
    6e36:	0f 90       	pop	r0
    6e38:	df 91       	pop	r29
    6e3a:	cf 91       	pop	r28
    6e3c:	08 95       	ret

00006e3e <sysclk_get_main_hz>:
 * configured source clock using fuses.
 * \eg. #define SYSCLK_SOURCE SYSCLK_SRC_RC16MHZ to use internal RC
 * oscillator for clock source.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
    6e3e:	cf 93       	push	r28
    6e40:	df 93       	push	r29
    6e42:	cd b7       	in	r28, 0x3d	; 61
    6e44:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_SRC_RC128KHZ:
		return 128000UL;

#if MEGA_RF
	case SYSCLK_SRC_TRS16MHZ:
		return 16000000UL;
    6e46:	80 e0       	ldi	r24, 0x00	; 0
    6e48:	94 e2       	ldi	r25, 0x24	; 36
    6e4a:	a4 ef       	ldi	r26, 0xF4	; 244
    6e4c:	b0 e0       	ldi	r27, 0x00	; 0
#endif
	default:

		return 1000000UL;
	}
}
    6e4e:	bc 01       	movw	r22, r24
    6e50:	cd 01       	movw	r24, r26
    6e52:	df 91       	pop	r29
    6e54:	cf 91       	pop	r28
    6e56:	08 95       	ret

00006e58 <sysclk_get_source_clock_hz>:
 * is set.
 *
 * \return Frequency of the system clock, in Hz.
 */
static inline uint32_t sysclk_get_source_clock_hz(void)
{
    6e58:	cf 93       	push	r28
    6e5a:	df 93       	push	r29
    6e5c:	cd b7       	in	r28, 0x3d	; 61
    6e5e:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_PSDIV_1: /* Fall through */
		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
			return sysclk_get_main_hz() / 2;
		} else {
			return sysclk_get_main_hz();
    6e60:	0e 94 1f 37 	call	0x6e3e	; 0x6e3e <sysclk_get_main_hz>
    6e64:	dc 01       	movw	r26, r24
    6e66:	cb 01       	movw	r24, r22

	default:
		/*Invalide case*/
		return 0;
	}
}
    6e68:	bc 01       	movw	r22, r24
    6e6a:	cd 01       	movw	r24, r26
    6e6c:	df 91       	pop	r29
    6e6e:	cf 91       	pop	r28
    6e70:	08 95       	ret

00006e72 <usart_enable_module_clock>:
 * module.
 *
 * \brief usart Pointer to an USART module.
 */
static inline void usart_enable_module_clock(USART_t *usart)
{
    6e72:	cf 93       	push	r28
    6e74:	df 93       	push	r29
    6e76:	00 d0       	rcall	.+0      	; 0x6e78 <usart_enable_module_clock+0x6>
    6e78:	cd b7       	in	r28, 0x3d	; 61
    6e7a:	de b7       	in	r29, 0x3e	; 62
    6e7c:	9a 83       	std	Y+2, r25	; 0x02
    6e7e:	89 83       	std	Y+1, r24	; 0x01
#ifdef USARTA0
	if ((uintptr_t)usart == (uintptr_t)&UCSR0A) {
    6e80:	89 81       	ldd	r24, Y+1	; 0x01
    6e82:	9a 81       	ldd	r25, Y+2	; 0x02
    6e84:	80 3c       	cpi	r24, 0xC0	; 192
    6e86:	91 05       	cpc	r25, r1
    6e88:	21 f4       	brne	.+8      	; 0x6e92 <usart_enable_module_clock+0x20>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
    6e8a:	62 e0       	ldi	r22, 0x02	; 2
    6e8c:	80 e0       	ldi	r24, 0x00	; 0
    6e8e:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
	}
#endif
#ifdef USARTA1
	if ((uintptr_t)usart == (uintptr_t)&UCSR1A) {
    6e92:	89 81       	ldd	r24, Y+1	; 0x01
    6e94:	9a 81       	ldd	r25, Y+2	; 0x02
    6e96:	88 3c       	cpi	r24, 0xC8	; 200
    6e98:	91 05       	cpc	r25, r1
    6e9a:	21 f4       	brne	.+8      	; 0x6ea4 <usart_enable_module_clock+0x32>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
    6e9c:	61 e0       	ldi	r22, 0x01	; 1
    6e9e:	81 e0       	ldi	r24, 0x01	; 1
    6ea0:	0e 94 45 3d 	call	0x7a8a	; 0x7a8a <sysclk_enable_module>
	}
#endif
}
    6ea4:	00 00       	nop
    6ea6:	0f 90       	pop	r0
    6ea8:	0f 90       	pop	r0
    6eaa:	df 91       	pop	r29
    6eac:	cf 91       	pop	r28
    6eae:	08 95       	ret

00006eb0 <usart_init_rs232>:
 *
 * \retval true if the initialization was successful
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
    6eb0:	0f 93       	push	r16
    6eb2:	1f 93       	push	r17
    6eb4:	cf 93       	push	r28
    6eb6:	df 93       	push	r29
    6eb8:	00 d0       	rcall	.+0      	; 0x6eba <usart_init_rs232+0xa>
    6eba:	00 d0       	rcall	.+0      	; 0x6ebc <usart_init_rs232+0xc>
    6ebc:	1f 92       	push	r1
    6ebe:	cd b7       	in	r28, 0x3d	; 61
    6ec0:	de b7       	in	r29, 0x3e	; 62
    6ec2:	9b 83       	std	Y+3, r25	; 0x03
    6ec4:	8a 83       	std	Y+2, r24	; 0x02
    6ec6:	7d 83       	std	Y+5, r23	; 0x05
    6ec8:	6c 83       	std	Y+4, r22	; 0x04
	bool result;
	usart_enable_module_clock(usart);
    6eca:	8a 81       	ldd	r24, Y+2	; 0x02
    6ecc:	9b 81       	ldd	r25, Y+3	; 0x03
    6ece:	0e 94 39 37 	call	0x6e72	; 0x6e72 <usart_enable_module_clock>
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
    6ed2:	8a 81       	ldd	r24, Y+2	; 0x02
    6ed4:	9b 81       	ldd	r25, Y+3	; 0x03
    6ed6:	60 e0       	ldi	r22, 0x00	; 0
    6ed8:	0e 94 b5 36 	call	0x6d6a	; 0x6d6a <usart_set_mode>
	usart_format_set(usart, opt->charlength, opt->paritytype,
    6edc:	8c 81       	ldd	r24, Y+4	; 0x04
    6ede:	9d 81       	ldd	r25, Y+5	; 0x05
    6ee0:	fc 01       	movw	r30, r24
    6ee2:	26 81       	ldd	r18, Z+6	; 0x06
    6ee4:	8c 81       	ldd	r24, Y+4	; 0x04
    6ee6:	9d 81       	ldd	r25, Y+5	; 0x05
    6ee8:	fc 01       	movw	r30, r24
    6eea:	45 81       	ldd	r20, Z+5	; 0x05
    6eec:	8c 81       	ldd	r24, Y+4	; 0x04
    6eee:	9d 81       	ldd	r25, Y+5	; 0x05
    6ef0:	fc 01       	movw	r30, r24
    6ef2:	34 81       	ldd	r19, Z+4	; 0x04
    6ef4:	8a 81       	ldd	r24, Y+2	; 0x02
    6ef6:	9b 81       	ldd	r25, Y+3	; 0x03
    6ef8:	63 2f       	mov	r22, r19
    6efa:	0e 94 3f 36 	call	0x6c7e	; 0x6c7e <usart_format_set>
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate,
    6efe:	0e 94 2c 37 	call	0x6e58	; 0x6e58 <sysclk_get_source_clock_hz>
    6f02:	9b 01       	movw	r18, r22
    6f04:	ac 01       	movw	r20, r24
    6f06:	8c 81       	ldd	r24, Y+4	; 0x04
    6f08:	9d 81       	ldd	r25, Y+5	; 0x05
    6f0a:	fc 01       	movw	r30, r24
    6f0c:	80 81       	ld	r24, Z
    6f0e:	91 81       	ldd	r25, Z+1	; 0x01
    6f10:	a2 81       	ldd	r26, Z+2	; 0x02
    6f12:	b3 81       	ldd	r27, Z+3	; 0x03
    6f14:	ea 81       	ldd	r30, Y+2	; 0x02
    6f16:	fb 81       	ldd	r31, Y+3	; 0x03
    6f18:	89 01       	movw	r16, r18
    6f1a:	9a 01       	movw	r18, r20
    6f1c:	ac 01       	movw	r20, r24
    6f1e:	bd 01       	movw	r22, r26
    6f20:	cf 01       	movw	r24, r30
    6f22:	0e 94 9a 3a 	call	0x7534	; 0x7534 <usart_set_baudrate>
    6f26:	89 83       	std	Y+1, r24	; 0x01
			sysclk_get_source_clock_hz());
	usart_tx_enable(usart);
    6f28:	8a 81       	ldd	r24, Y+2	; 0x02
    6f2a:	9b 81       	ldd	r25, Y+3	; 0x03
    6f2c:	0e 94 9e 36 	call	0x6d3c	; 0x6d3c <usart_tx_enable>
	usart_rx_enable(usart);
    6f30:	8a 81       	ldd	r24, Y+2	; 0x02
    6f32:	9b 81       	ldd	r25, Y+3	; 0x03
    6f34:	0e 94 28 36 	call	0x6c50	; 0x6c50 <usart_rx_enable>
	return result;
    6f38:	89 81       	ldd	r24, Y+1	; 0x01
}
    6f3a:	0f 90       	pop	r0
    6f3c:	0f 90       	pop	r0
    6f3e:	0f 90       	pop	r0
    6f40:	0f 90       	pop	r0
    6f42:	0f 90       	pop	r0
    6f44:	df 91       	pop	r29
    6f46:	cf 91       	pop	r28
    6f48:	1f 91       	pop	r17
    6f4a:	0f 91       	pop	r16
    6f4c:	08 95       	ret

00006f4e <usart_init_spi>:
 *
 * \param usart The USART module.
 * \param opt The RS232 configuration option.
 */
void usart_init_spi(USART_t *usart, const usart_spi_options_t *opt)
{
    6f4e:	0f 93       	push	r16
    6f50:	1f 93       	push	r17
    6f52:	cf 93       	push	r28
    6f54:	df 93       	push	r29
    6f56:	cd b7       	in	r28, 0x3d	; 61
    6f58:	de b7       	in	r29, 0x3e	; 62
    6f5a:	65 97       	sbiw	r28, 0x15	; 21
    6f5c:	0f b6       	in	r0, 0x3f	; 63
    6f5e:	f8 94       	cli
    6f60:	de bf       	out	0x3e, r29	; 62
    6f62:	0f be       	out	0x3f, r0	; 63
    6f64:	cd bf       	out	0x3d, r28	; 61
    6f66:	9b 8b       	std	Y+19, r25	; 0x13
    6f68:	8a 8b       	std	Y+18, r24	; 0x12
    6f6a:	7d 8b       	std	Y+21, r23	; 0x15
    6f6c:	6c 8b       	std	Y+20, r22	; 0x14
	usart->UBRR = 0;
    6f6e:	8a 89       	ldd	r24, Y+18	; 0x12
    6f70:	9b 89       	ldd	r25, Y+19	; 0x13
    6f72:	fc 01       	movw	r30, r24
    6f74:	15 82       	std	Z+5, r1	; 0x05
    6f76:	14 82       	std	Z+4, r1	; 0x04

	usart_enable_module_clock(usart);
    6f78:	8a 89       	ldd	r24, Y+18	; 0x12
    6f7a:	9b 89       	ldd	r25, Y+19	; 0x13
    6f7c:	0e 94 39 37 	call	0x6e72	; 0x6e72 <usart_enable_module_clock>
	usart_set_mode(usart, USART_CMODE_MSPI_gc);
    6f80:	8a 89       	ldd	r24, Y+18	; 0x12
    6f82:	9b 89       	ldd	r25, Y+19	; 0x13
    6f84:	60 ec       	ldi	r22, 0xC0	; 192
    6f86:	0e 94 b5 36 	call	0x6d6a	; 0x6d6a <usart_set_mode>
	port_pin_t sck_pin;

#ifdef USARTA0
	if ((uintptr_t)usart == (uintptr_t)&UCSR0A) {
    6f8a:	8a 89       	ldd	r24, Y+18	; 0x12
    6f8c:	9b 89       	ldd	r25, Y+19	; 0x13
    6f8e:	80 3c       	cpi	r24, 0xC0	; 192
    6f90:	91 05       	cpc	r25, r1
    6f92:	09 f0       	breq	.+2      	; 0x6f96 <usart_init_spi+0x48>
    6f94:	88 c0       	rjmp	.+272    	; 0x70a6 <usart_init_spi+0x158>
		sck_pin = IOPORT_CREATE_PIN(PORTE, 2);
    6f96:	82 e2       	ldi	r24, 0x22	; 34
    6f98:	89 83       	std	Y+1, r24	; 0x01
		ioport_configure_port_pin(ioport_pin_to_port(sck_pin),
    6f9a:	89 81       	ldd	r24, Y+1	; 0x01
    6f9c:	0e 94 04 37 	call	0x6e08	; 0x6e08 <ioport_pin_to_mask>
    6fa0:	48 2f       	mov	r20, r24
    6fa2:	89 81       	ldd	r24, Y+1	; 0x01
    6fa4:	8c 83       	std	Y+4, r24	; 0x04
    6fa6:	8c 81       	ldd	r24, Y+4	; 0x04
    6fa8:	8b 87       	std	Y+11, r24	; 0x0b
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    6faa:	8b 85       	ldd	r24, Y+11	; 0x0b
    6fac:	86 95       	lsr	r24
    6fae:	86 95       	lsr	r24
    6fb0:	86 95       	lsr	r24
    6fb2:	8c 87       	std	Y+12, r24	; 0x0c
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    6fb4:	8c 85       	ldd	r24, Y+12	; 0x0c
    6fb6:	28 2f       	mov	r18, r24
    6fb8:	30 e0       	ldi	r19, 0x00	; 0
    6fba:	c9 01       	movw	r24, r18
    6fbc:	88 0f       	add	r24, r24
    6fbe:	99 1f       	adc	r25, r25
    6fc0:	82 0f       	add	r24, r18
    6fc2:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    6fc4:	80 96       	adiw	r24, 0x20	; 32
    6fc6:	9f 83       	std	Y+7, r25	; 0x07
    6fc8:	8e 83       	std	Y+6, r24	; 0x06
    6fca:	48 87       	std	Y+8, r20	; 0x08
    6fcc:	83 e0       	ldi	r24, 0x03	; 3
    6fce:	90 e0       	ldi	r25, 0x00	; 0
    6fd0:	9a 87       	std	Y+10, r25	; 0x0a
    6fd2:	89 87       	std	Y+9, r24	; 0x09
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    6fd4:	89 85       	ldd	r24, Y+9	; 0x09
    6fd6:	9a 85       	ldd	r25, Y+10	; 0x0a
    6fd8:	81 70       	andi	r24, 0x01	; 1
    6fda:	99 27       	eor	r25, r25
    6fdc:	89 2b       	or	r24, r25
    6fde:	89 f1       	breq	.+98     	; 0x7042 <usart_init_spi+0xf4>
		if (flags & IOPORT_INIT_HIGH) {
    6fe0:	89 85       	ldd	r24, Y+9	; 0x09
    6fe2:	9a 85       	ldd	r25, Y+10	; 0x0a
    6fe4:	82 70       	andi	r24, 0x02	; 2
    6fe6:	99 27       	eor	r25, r25
    6fe8:	89 2b       	or	r24, r25
    6fea:	71 f0       	breq	.+28     	; 0x7008 <usart_init_spi+0xba>
			*((uint8_t *)port + 2) |= pin_mask;
    6fec:	8e 81       	ldd	r24, Y+6	; 0x06
    6fee:	9f 81       	ldd	r25, Y+7	; 0x07
    6ff0:	02 96       	adiw	r24, 0x02	; 2
    6ff2:	2e 81       	ldd	r18, Y+6	; 0x06
    6ff4:	3f 81       	ldd	r19, Y+7	; 0x07
    6ff6:	2e 5f       	subi	r18, 0xFE	; 254
    6ff8:	3f 4f       	sbci	r19, 0xFF	; 255
    6ffa:	f9 01       	movw	r30, r18
    6ffc:	30 81       	ld	r19, Z
    6ffe:	28 85       	ldd	r18, Y+8	; 0x08
    7000:	23 2b       	or	r18, r19
    7002:	fc 01       	movw	r30, r24
    7004:	20 83       	st	Z, r18
    7006:	0f c0       	rjmp	.+30     	; 0x7026 <usart_init_spi+0xd8>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    7008:	8e 81       	ldd	r24, Y+6	; 0x06
    700a:	9f 81       	ldd	r25, Y+7	; 0x07
    700c:	02 96       	adiw	r24, 0x02	; 2
    700e:	2e 81       	ldd	r18, Y+6	; 0x06
    7010:	3f 81       	ldd	r19, Y+7	; 0x07
    7012:	2e 5f       	subi	r18, 0xFE	; 254
    7014:	3f 4f       	sbci	r19, 0xFF	; 255
    7016:	f9 01       	movw	r30, r18
    7018:	20 81       	ld	r18, Z
    701a:	32 2f       	mov	r19, r18
    701c:	28 85       	ldd	r18, Y+8	; 0x08
    701e:	20 95       	com	r18
    7020:	23 23       	and	r18, r19
    7022:	fc 01       	movw	r30, r24
    7024:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    7026:	8e 81       	ldd	r24, Y+6	; 0x06
    7028:	9f 81       	ldd	r25, Y+7	; 0x07
    702a:	01 96       	adiw	r24, 0x01	; 1
    702c:	2e 81       	ldd	r18, Y+6	; 0x06
    702e:	3f 81       	ldd	r19, Y+7	; 0x07
    7030:	2f 5f       	subi	r18, 0xFF	; 255
    7032:	3f 4f       	sbci	r19, 0xFF	; 255
    7034:	f9 01       	movw	r30, r18
    7036:	30 81       	ld	r19, Z
    7038:	28 85       	ldd	r18, Y+8	; 0x08
    703a:	23 2b       	or	r18, r19
    703c:	fc 01       	movw	r30, r24
    703e:	20 83       	st	Z, r18
    7040:	32 c0       	rjmp	.+100    	; 0x70a6 <usart_init_spi+0x158>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    7042:	8e 81       	ldd	r24, Y+6	; 0x06
    7044:	9f 81       	ldd	r25, Y+7	; 0x07
    7046:	01 96       	adiw	r24, 0x01	; 1
    7048:	2e 81       	ldd	r18, Y+6	; 0x06
    704a:	3f 81       	ldd	r19, Y+7	; 0x07
    704c:	2f 5f       	subi	r18, 0xFF	; 255
    704e:	3f 4f       	sbci	r19, 0xFF	; 255
    7050:	f9 01       	movw	r30, r18
    7052:	20 81       	ld	r18, Z
    7054:	32 2f       	mov	r19, r18
    7056:	28 85       	ldd	r18, Y+8	; 0x08
    7058:	20 95       	com	r18
    705a:	23 23       	and	r18, r19
    705c:	fc 01       	movw	r30, r24
    705e:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    7060:	89 85       	ldd	r24, Y+9	; 0x09
    7062:	9a 85       	ldd	r25, Y+10	; 0x0a
    7064:	84 70       	andi	r24, 0x04	; 4
    7066:	99 27       	eor	r25, r25
    7068:	89 2b       	or	r24, r25
    706a:	71 f0       	breq	.+28     	; 0x7088 <usart_init_spi+0x13a>
			*((uint8_t *)port + 2) |= pin_mask;
    706c:	8e 81       	ldd	r24, Y+6	; 0x06
    706e:	9f 81       	ldd	r25, Y+7	; 0x07
    7070:	02 96       	adiw	r24, 0x02	; 2
    7072:	2e 81       	ldd	r18, Y+6	; 0x06
    7074:	3f 81       	ldd	r19, Y+7	; 0x07
    7076:	2e 5f       	subi	r18, 0xFE	; 254
    7078:	3f 4f       	sbci	r19, 0xFF	; 255
    707a:	f9 01       	movw	r30, r18
    707c:	30 81       	ld	r19, Z
    707e:	28 85       	ldd	r18, Y+8	; 0x08
    7080:	23 2b       	or	r18, r19
    7082:	fc 01       	movw	r30, r24
    7084:	20 83       	st	Z, r18
    7086:	0f c0       	rjmp	.+30     	; 0x70a6 <usart_init_spi+0x158>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    7088:	8e 81       	ldd	r24, Y+6	; 0x06
    708a:	9f 81       	ldd	r25, Y+7	; 0x07
    708c:	02 96       	adiw	r24, 0x02	; 2
    708e:	2e 81       	ldd	r18, Y+6	; 0x06
    7090:	3f 81       	ldd	r19, Y+7	; 0x07
    7092:	2e 5f       	subi	r18, 0xFE	; 254
    7094:	3f 4f       	sbci	r19, 0xFF	; 255
    7096:	f9 01       	movw	r30, r18
    7098:	20 81       	ld	r18, Z
    709a:	32 2f       	mov	r19, r18
    709c:	28 85       	ldd	r18, Y+8	; 0x08
    709e:	20 95       	com	r18
    70a0:	23 23       	and	r18, r19
    70a2:	fc 01       	movw	r30, r24
    70a4:	20 83       	st	Z, r18
				ioport_pin_to_mask(sck_pin),
				IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH );
	}
#endif
#ifdef USARTA1
	if ((uintptr_t)usart == (uintptr_t)&UCSR1A) {
    70a6:	8a 89       	ldd	r24, Y+18	; 0x12
    70a8:	9b 89       	ldd	r25, Y+19	; 0x13
    70aa:	88 3c       	cpi	r24, 0xC8	; 200
    70ac:	91 05       	cpc	r25, r1
    70ae:	09 f0       	breq	.+2      	; 0x70b2 <usart_init_spi+0x164>
    70b0:	88 c0       	rjmp	.+272    	; 0x71c2 <usart_init_spi+0x274>
		sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
    70b2:	8d e1       	ldi	r24, 0x1D	; 29
    70b4:	89 83       	std	Y+1, r24	; 0x01
		ioport_configure_port_pin(ioport_pin_to_port(sck_pin),
    70b6:	89 81       	ldd	r24, Y+1	; 0x01
    70b8:	0e 94 04 37 	call	0x6e08	; 0x6e08 <ioport_pin_to_mask>
    70bc:	48 2f       	mov	r20, r24
    70be:	89 81       	ldd	r24, Y+1	; 0x01
    70c0:	8d 83       	std	Y+5, r24	; 0x05
    70c2:	8d 81       	ldd	r24, Y+5	; 0x05
    70c4:	88 8b       	std	Y+16, r24	; 0x10
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    70c6:	88 89       	ldd	r24, Y+16	; 0x10
    70c8:	86 95       	lsr	r24
    70ca:	86 95       	lsr	r24
    70cc:	86 95       	lsr	r24
    70ce:	89 8b       	std	Y+17, r24	; 0x11
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    70d0:	89 89       	ldd	r24, Y+17	; 0x11
    70d2:	28 2f       	mov	r18, r24
    70d4:	30 e0       	ldi	r19, 0x00	; 0
    70d6:	c9 01       	movw	r24, r18
    70d8:	88 0f       	add	r24, r24
    70da:	99 1f       	adc	r25, r25
    70dc:	82 0f       	add	r24, r18
    70de:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    70e0:	80 96       	adiw	r24, 0x20	; 32
    70e2:	9b 83       	std	Y+3, r25	; 0x03
    70e4:	8a 83       	std	Y+2, r24	; 0x02
    70e6:	4d 87       	std	Y+13, r20	; 0x0d
    70e8:	83 e0       	ldi	r24, 0x03	; 3
    70ea:	90 e0       	ldi	r25, 0x00	; 0
    70ec:	9f 87       	std	Y+15, r25	; 0x0f
    70ee:	8e 87       	std	Y+14, r24	; 0x0e
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    70f0:	8e 85       	ldd	r24, Y+14	; 0x0e
    70f2:	9f 85       	ldd	r25, Y+15	; 0x0f
    70f4:	81 70       	andi	r24, 0x01	; 1
    70f6:	99 27       	eor	r25, r25
    70f8:	89 2b       	or	r24, r25
    70fa:	89 f1       	breq	.+98     	; 0x715e <usart_init_spi+0x210>
		if (flags & IOPORT_INIT_HIGH) {
    70fc:	8e 85       	ldd	r24, Y+14	; 0x0e
    70fe:	9f 85       	ldd	r25, Y+15	; 0x0f
    7100:	82 70       	andi	r24, 0x02	; 2
    7102:	99 27       	eor	r25, r25
    7104:	89 2b       	or	r24, r25
    7106:	71 f0       	breq	.+28     	; 0x7124 <usart_init_spi+0x1d6>
			*((uint8_t *)port + 2) |= pin_mask;
    7108:	8a 81       	ldd	r24, Y+2	; 0x02
    710a:	9b 81       	ldd	r25, Y+3	; 0x03
    710c:	02 96       	adiw	r24, 0x02	; 2
    710e:	2a 81       	ldd	r18, Y+2	; 0x02
    7110:	3b 81       	ldd	r19, Y+3	; 0x03
    7112:	2e 5f       	subi	r18, 0xFE	; 254
    7114:	3f 4f       	sbci	r19, 0xFF	; 255
    7116:	f9 01       	movw	r30, r18
    7118:	30 81       	ld	r19, Z
    711a:	2d 85       	ldd	r18, Y+13	; 0x0d
    711c:	23 2b       	or	r18, r19
    711e:	fc 01       	movw	r30, r24
    7120:	20 83       	st	Z, r18
    7122:	0f c0       	rjmp	.+30     	; 0x7142 <usart_init_spi+0x1f4>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    7124:	8a 81       	ldd	r24, Y+2	; 0x02
    7126:	9b 81       	ldd	r25, Y+3	; 0x03
    7128:	02 96       	adiw	r24, 0x02	; 2
    712a:	2a 81       	ldd	r18, Y+2	; 0x02
    712c:	3b 81       	ldd	r19, Y+3	; 0x03
    712e:	2e 5f       	subi	r18, 0xFE	; 254
    7130:	3f 4f       	sbci	r19, 0xFF	; 255
    7132:	f9 01       	movw	r30, r18
    7134:	20 81       	ld	r18, Z
    7136:	32 2f       	mov	r19, r18
    7138:	2d 85       	ldd	r18, Y+13	; 0x0d
    713a:	20 95       	com	r18
    713c:	23 23       	and	r18, r19
    713e:	fc 01       	movw	r30, r24
    7140:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    7142:	8a 81       	ldd	r24, Y+2	; 0x02
    7144:	9b 81       	ldd	r25, Y+3	; 0x03
    7146:	01 96       	adiw	r24, 0x01	; 1
    7148:	2a 81       	ldd	r18, Y+2	; 0x02
    714a:	3b 81       	ldd	r19, Y+3	; 0x03
    714c:	2f 5f       	subi	r18, 0xFF	; 255
    714e:	3f 4f       	sbci	r19, 0xFF	; 255
    7150:	f9 01       	movw	r30, r18
    7152:	30 81       	ld	r19, Z
    7154:	2d 85       	ldd	r18, Y+13	; 0x0d
    7156:	23 2b       	or	r18, r19
    7158:	fc 01       	movw	r30, r24
    715a:	20 83       	st	Z, r18
    715c:	32 c0       	rjmp	.+100    	; 0x71c2 <usart_init_spi+0x274>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    715e:	8a 81       	ldd	r24, Y+2	; 0x02
    7160:	9b 81       	ldd	r25, Y+3	; 0x03
    7162:	01 96       	adiw	r24, 0x01	; 1
    7164:	2a 81       	ldd	r18, Y+2	; 0x02
    7166:	3b 81       	ldd	r19, Y+3	; 0x03
    7168:	2f 5f       	subi	r18, 0xFF	; 255
    716a:	3f 4f       	sbci	r19, 0xFF	; 255
    716c:	f9 01       	movw	r30, r18
    716e:	20 81       	ld	r18, Z
    7170:	32 2f       	mov	r19, r18
    7172:	2d 85       	ldd	r18, Y+13	; 0x0d
    7174:	20 95       	com	r18
    7176:	23 23       	and	r18, r19
    7178:	fc 01       	movw	r30, r24
    717a:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    717c:	8e 85       	ldd	r24, Y+14	; 0x0e
    717e:	9f 85       	ldd	r25, Y+15	; 0x0f
    7180:	84 70       	andi	r24, 0x04	; 4
    7182:	99 27       	eor	r25, r25
    7184:	89 2b       	or	r24, r25
    7186:	71 f0       	breq	.+28     	; 0x71a4 <usart_init_spi+0x256>
			*((uint8_t *)port + 2) |= pin_mask;
    7188:	8a 81       	ldd	r24, Y+2	; 0x02
    718a:	9b 81       	ldd	r25, Y+3	; 0x03
    718c:	02 96       	adiw	r24, 0x02	; 2
    718e:	2a 81       	ldd	r18, Y+2	; 0x02
    7190:	3b 81       	ldd	r19, Y+3	; 0x03
    7192:	2e 5f       	subi	r18, 0xFE	; 254
    7194:	3f 4f       	sbci	r19, 0xFF	; 255
    7196:	f9 01       	movw	r30, r18
    7198:	30 81       	ld	r19, Z
    719a:	2d 85       	ldd	r18, Y+13	; 0x0d
    719c:	23 2b       	or	r18, r19
    719e:	fc 01       	movw	r30, r24
    71a0:	20 83       	st	Z, r18
    71a2:	0f c0       	rjmp	.+30     	; 0x71c2 <usart_init_spi+0x274>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    71a4:	8a 81       	ldd	r24, Y+2	; 0x02
    71a6:	9b 81       	ldd	r25, Y+3	; 0x03
    71a8:	02 96       	adiw	r24, 0x02	; 2
    71aa:	2a 81       	ldd	r18, Y+2	; 0x02
    71ac:	3b 81       	ldd	r19, Y+3	; 0x03
    71ae:	2e 5f       	subi	r18, 0xFE	; 254
    71b0:	3f 4f       	sbci	r19, 0xFF	; 255
    71b2:	f9 01       	movw	r30, r18
    71b4:	20 81       	ld	r18, Z
    71b6:	32 2f       	mov	r19, r18
    71b8:	2d 85       	ldd	r18, Y+13	; 0x0d
    71ba:	20 95       	com	r18
    71bc:	23 23       	and	r18, r19
    71be:	fc 01       	movw	r30, r24
    71c0:	20 83       	st	Z, r18
				ioport_pin_to_mask(sck_pin),
				IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH );
	}
#endif
	if (opt->spimode == 1 || opt->spimode == 3) {
    71c2:	8c 89       	ldd	r24, Y+20	; 0x14
    71c4:	9d 89       	ldd	r25, Y+21	; 0x15
    71c6:	fc 01       	movw	r30, r24
    71c8:	84 81       	ldd	r24, Z+4	; 0x04
    71ca:	81 30       	cpi	r24, 0x01	; 1
    71cc:	31 f0       	breq	.+12     	; 0x71da <usart_init_spi+0x28c>
    71ce:	8c 89       	ldd	r24, Y+20	; 0x14
    71d0:	9d 89       	ldd	r25, Y+21	; 0x15
    71d2:	fc 01       	movw	r30, r24
    71d4:	84 81       	ldd	r24, Z+4	; 0x04
    71d6:	83 30       	cpi	r24, 0x03	; 3
    71d8:	59 f4       	brne	.+22     	; 0x71f0 <usart_init_spi+0x2a2>
		usart->UCSRnC |= USART_UCPHA_bm;
    71da:	8a 89       	ldd	r24, Y+18	; 0x12
    71dc:	9b 89       	ldd	r25, Y+19	; 0x13
    71de:	fc 01       	movw	r30, r24
    71e0:	82 81       	ldd	r24, Z+2	; 0x02
    71e2:	28 2f       	mov	r18, r24
    71e4:	22 60       	ori	r18, 0x02	; 2
    71e6:	8a 89       	ldd	r24, Y+18	; 0x12
    71e8:	9b 89       	ldd	r25, Y+19	; 0x13
    71ea:	fc 01       	movw	r30, r24
    71ec:	22 83       	std	Z+2, r18	; 0x02
    71ee:	0a c0       	rjmp	.+20     	; 0x7204 <usart_init_spi+0x2b6>
	} else {
		usart->UCSRnC &= ~USART_UCPHA_bm;
    71f0:	8a 89       	ldd	r24, Y+18	; 0x12
    71f2:	9b 89       	ldd	r25, Y+19	; 0x13
    71f4:	fc 01       	movw	r30, r24
    71f6:	82 81       	ldd	r24, Z+2	; 0x02
    71f8:	28 2f       	mov	r18, r24
    71fa:	2d 7f       	andi	r18, 0xFD	; 253
    71fc:	8a 89       	ldd	r24, Y+18	; 0x12
    71fe:	9b 89       	ldd	r25, Y+19	; 0x13
    7200:	fc 01       	movw	r30, r24
    7202:	22 83       	std	Z+2, r18	; 0x02
	}
	if (opt->spimode == 2 || opt->spimode == 3) {
    7204:	8c 89       	ldd	r24, Y+20	; 0x14
    7206:	9d 89       	ldd	r25, Y+21	; 0x15
    7208:	fc 01       	movw	r30, r24
    720a:	84 81       	ldd	r24, Z+4	; 0x04
    720c:	82 30       	cpi	r24, 0x02	; 2
    720e:	31 f0       	breq	.+12     	; 0x721c <usart_init_spi+0x2ce>
    7210:	8c 89       	ldd	r24, Y+20	; 0x14
    7212:	9d 89       	ldd	r25, Y+21	; 0x15
    7214:	fc 01       	movw	r30, r24
    7216:	84 81       	ldd	r24, Z+4	; 0x04
    7218:	83 30       	cpi	r24, 0x03	; 3
    721a:	59 f4       	brne	.+22     	; 0x7232 <usart_init_spi+0x2e4>
		usart->UCSRnC |= USART_UCPOL_bm;
    721c:	8a 89       	ldd	r24, Y+18	; 0x12
    721e:	9b 89       	ldd	r25, Y+19	; 0x13
    7220:	fc 01       	movw	r30, r24
    7222:	82 81       	ldd	r24, Z+2	; 0x02
    7224:	28 2f       	mov	r18, r24
    7226:	21 60       	ori	r18, 0x01	; 1
    7228:	8a 89       	ldd	r24, Y+18	; 0x12
    722a:	9b 89       	ldd	r25, Y+19	; 0x13
    722c:	fc 01       	movw	r30, r24
    722e:	22 83       	std	Z+2, r18	; 0x02
    7230:	0a c0       	rjmp	.+20     	; 0x7246 <usart_init_spi+0x2f8>
	} else {
		usart->UCSRnC &= ~USART_UCPOL_bm;
    7232:	8a 89       	ldd	r24, Y+18	; 0x12
    7234:	9b 89       	ldd	r25, Y+19	; 0x13
    7236:	fc 01       	movw	r30, r24
    7238:	82 81       	ldd	r24, Z+2	; 0x02
    723a:	28 2f       	mov	r18, r24
    723c:	2e 7f       	andi	r18, 0xFE	; 254
    723e:	8a 89       	ldd	r24, Y+18	; 0x12
    7240:	9b 89       	ldd	r25, Y+19	; 0x13
    7242:	fc 01       	movw	r30, r24
    7244:	22 83       	std	Z+2, r18	; 0x02
	}	
	
	if (opt->data_order) {
    7246:	8c 89       	ldd	r24, Y+20	; 0x14
    7248:	9d 89       	ldd	r25, Y+21	; 0x15
    724a:	fc 01       	movw	r30, r24
    724c:	85 81       	ldd	r24, Z+5	; 0x05
    724e:	88 23       	and	r24, r24
    7250:	59 f0       	breq	.+22     	; 0x7268 <usart_init_spi+0x31a>
		usart->UCSRnC |= USART_DORD_bm;
    7252:	8a 89       	ldd	r24, Y+18	; 0x12
    7254:	9b 89       	ldd	r25, Y+19	; 0x13
    7256:	fc 01       	movw	r30, r24
    7258:	82 81       	ldd	r24, Z+2	; 0x02
    725a:	28 2f       	mov	r18, r24
    725c:	24 60       	ori	r18, 0x04	; 4
    725e:	8a 89       	ldd	r24, Y+18	; 0x12
    7260:	9b 89       	ldd	r25, Y+19	; 0x13
    7262:	fc 01       	movw	r30, r24
    7264:	22 83       	std	Z+2, r18	; 0x02
    7266:	0a c0       	rjmp	.+20     	; 0x727c <usart_init_spi+0x32e>
	} else {
		usart->UCSRnC &= ~USART_DORD_bm;
    7268:	8a 89       	ldd	r24, Y+18	; 0x12
    726a:	9b 89       	ldd	r25, Y+19	; 0x13
    726c:	fc 01       	movw	r30, r24
    726e:	82 81       	ldd	r24, Z+2	; 0x02
    7270:	28 2f       	mov	r18, r24
    7272:	2b 7f       	andi	r18, 0xFB	; 251
    7274:	8a 89       	ldd	r24, Y+18	; 0x12
    7276:	9b 89       	ldd	r25, Y+19	; 0x13
    7278:	fc 01       	movw	r30, r24
    727a:	22 83       	std	Z+2, r18	; 0x02
	}
	
	
	usart_spi_set_baudrate(usart, opt->baudrate,
    727c:	0e 94 2c 37 	call	0x6e58	; 0x6e58 <sysclk_get_source_clock_hz>
    7280:	9b 01       	movw	r18, r22
    7282:	ac 01       	movw	r20, r24
    7284:	8c 89       	ldd	r24, Y+20	; 0x14
    7286:	9d 89       	ldd	r25, Y+21	; 0x15
    7288:	fc 01       	movw	r30, r24
    728a:	80 81       	ld	r24, Z
    728c:	91 81       	ldd	r25, Z+1	; 0x01
    728e:	a2 81       	ldd	r26, Z+2	; 0x02
    7290:	b3 81       	ldd	r27, Z+3	; 0x03
    7292:	ea 89       	ldd	r30, Y+18	; 0x12
    7294:	fb 89       	ldd	r31, Y+19	; 0x13
    7296:	89 01       	movw	r16, r18
    7298:	9a 01       	movw	r18, r20
    729a:	ac 01       	movw	r20, r24
    729c:	bd 01       	movw	r22, r26
    729e:	cf 01       	movw	r24, r30
    72a0:	0e 94 73 3b 	call	0x76e6	; 0x76e6 <usart_spi_set_baudrate>
			sysclk_get_source_clock_hz());
	usart_tx_enable(usart);
    72a4:	8a 89       	ldd	r24, Y+18	; 0x12
    72a6:	9b 89       	ldd	r25, Y+19	; 0x13
    72a8:	0e 94 9e 36 	call	0x6d3c	; 0x6d3c <usart_tx_enable>
	usart_rx_enable(usart);
    72ac:	8a 89       	ldd	r24, Y+18	; 0x12
    72ae:	9b 89       	ldd	r25, Y+19	; 0x13
    72b0:	0e 94 28 36 	call	0x6c50	; 0x6c50 <usart_rx_enable>
}
    72b4:	00 00       	nop
    72b6:	65 96       	adiw	r28, 0x15	; 21
    72b8:	0f b6       	in	r0, 0x3f	; 63
    72ba:	f8 94       	cli
    72bc:	de bf       	out	0x3e, r29	; 62
    72be:	0f be       	out	0x3f, r0	; 63
    72c0:	cd bf       	out	0x3d, r28	; 61
    72c2:	df 91       	pop	r29
    72c4:	cf 91       	pop	r28
    72c6:	1f 91       	pop	r17
    72c8:	0f 91       	pop	r16
    72ca:	08 95       	ret

000072cc <usart_putchar>:
 * \param c The data to send.
 *
 * \return STATUS_OK
 */
status_code_t usart_putchar(USART_t *usart, uint8_t c)
{
    72cc:	cf 93       	push	r28
    72ce:	df 93       	push	r29
    72d0:	00 d0       	rcall	.+0      	; 0x72d2 <usart_putchar+0x6>
    72d2:	1f 92       	push	r1
    72d4:	cd b7       	in	r28, 0x3d	; 61
    72d6:	de b7       	in	r29, 0x3e	; 62
    72d8:	9a 83       	std	Y+2, r25	; 0x02
    72da:	89 83       	std	Y+1, r24	; 0x01
    72dc:	6b 83       	std	Y+3, r22	; 0x03
	while (usart_data_register_is_empty(usart) == false) {
    72de:	00 00       	nop
    72e0:	89 81       	ldd	r24, Y+1	; 0x01
    72e2:	9a 81       	ldd	r25, Y+2	; 0x02
    72e4:	0e 94 d2 36 	call	0x6da4	; 0x6da4 <usart_data_register_is_empty>
    72e8:	98 2f       	mov	r25, r24
    72ea:	81 e0       	ldi	r24, 0x01	; 1
    72ec:	89 27       	eor	r24, r25
    72ee:	88 23       	and	r24, r24
    72f0:	b9 f7       	brne	.-18     	; 0x72e0 <usart_putchar+0x14>
	}

	usart->UDR = c;
    72f2:	89 81       	ldd	r24, Y+1	; 0x01
    72f4:	9a 81       	ldd	r25, Y+2	; 0x02
    72f6:	2b 81       	ldd	r18, Y+3	; 0x03
    72f8:	fc 01       	movw	r30, r24
    72fa:	26 83       	std	Z+6, r18	; 0x06
	return STATUS_OK;
    72fc:	80 e0       	ldi	r24, 0x00	; 0
}
    72fe:	0f 90       	pop	r0
    7300:	0f 90       	pop	r0
    7302:	0f 90       	pop	r0
    7304:	df 91       	pop	r29
    7306:	cf 91       	pop	r28
    7308:	08 95       	ret

0000730a <usart_getchar>:
 * \param usart The USART module.
 *
 * \return The received data.
 */
uint8_t usart_getchar(USART_t *usart)
{
    730a:	cf 93       	push	r28
    730c:	df 93       	push	r29
    730e:	00 d0       	rcall	.+0      	; 0x7310 <usart_getchar+0x6>
    7310:	cd b7       	in	r28, 0x3d	; 61
    7312:	de b7       	in	r29, 0x3e	; 62
    7314:	9a 83       	std	Y+2, r25	; 0x02
    7316:	89 83       	std	Y+1, r24	; 0x01
	while (usart_rx_is_complete(usart) == false) {
    7318:	00 00       	nop
    731a:	89 81       	ldd	r24, Y+1	; 0x01
    731c:	9a 81       	ldd	r25, Y+2	; 0x02
    731e:	0e 94 eb 36 	call	0x6dd6	; 0x6dd6 <usart_rx_is_complete>
    7322:	98 2f       	mov	r25, r24
    7324:	81 e0       	ldi	r24, 0x01	; 1
    7326:	89 27       	eor	r24, r25
    7328:	88 23       	and	r24, r24
    732a:	b9 f7       	brne	.-18     	; 0x731a <usart_getchar+0x10>
	}

	return ((uint8_t)usart->UDR);
    732c:	89 81       	ldd	r24, Y+1	; 0x01
    732e:	9a 81       	ldd	r25, Y+2	; 0x02
    7330:	fc 01       	movw	r30, r24
    7332:	86 81       	ldd	r24, Z+6	; 0x06
}
    7334:	0f 90       	pop	r0
    7336:	0f 90       	pop	r0
    7338:	df 91       	pop	r29
    733a:	cf 91       	pop	r28
    733c:	08 95       	ret

0000733e <usart_get_baud_offset>:
 *
 * \return The baudrate offset in PROGMEM table
 * \retval USART_BAUD_UNDEFINED for baudrates not in lookup table
 */
static uint8_t usart_get_baud_offset(uint32_t baud)
{
    733e:	cf 93       	push	r28
    7340:	df 93       	push	r29
    7342:	00 d0       	rcall	.+0      	; 0x7344 <usart_get_baud_offset+0x6>
    7344:	00 d0       	rcall	.+0      	; 0x7346 <usart_get_baud_offset+0x8>
    7346:	cd b7       	in	r28, 0x3d	; 61
    7348:	de b7       	in	r29, 0x3e	; 62
    734a:	69 83       	std	Y+1, r22	; 0x01
    734c:	7a 83       	std	Y+2, r23	; 0x02
    734e:	8b 83       	std	Y+3, r24	; 0x03
    7350:	9c 83       	std	Y+4, r25	; 0x04
	switch (baud) {
    7352:	89 81       	ldd	r24, Y+1	; 0x01
    7354:	9a 81       	ldd	r25, Y+2	; 0x02
    7356:	ab 81       	ldd	r26, Y+3	; 0x03
    7358:	bc 81       	ldd	r27, Y+4	; 0x04
    735a:	80 38       	cpi	r24, 0x80	; 128
    735c:	25 e2       	ldi	r18, 0x25	; 37
    735e:	92 07       	cpc	r25, r18
    7360:	a1 05       	cpc	r26, r1
    7362:	b1 05       	cpc	r27, r1
    7364:	e1 f1       	breq	.+120    	; 0x73de <usart_get_baud_offset+0xa0>
    7366:	81 38       	cpi	r24, 0x81	; 129
    7368:	25 e2       	ldi	r18, 0x25	; 37
    736a:	92 07       	cpc	r25, r18
    736c:	a1 05       	cpc	r26, r1
    736e:	b1 05       	cpc	r27, r1
    7370:	90 f4       	brcc	.+36     	; 0x7396 <usart_get_baud_offset+0x58>
    7372:	80 36       	cpi	r24, 0x60	; 96
    7374:	29 e0       	ldi	r18, 0x09	; 9
    7376:	92 07       	cpc	r25, r18
    7378:	a1 05       	cpc	r26, r1
    737a:	b1 05       	cpc	r27, r1
    737c:	61 f1       	breq	.+88     	; 0x73d6 <usart_get_baud_offset+0x98>
    737e:	80 3c       	cpi	r24, 0xC0	; 192
    7380:	22 e1       	ldi	r18, 0x12	; 18
    7382:	92 07       	cpc	r25, r18
    7384:	a1 05       	cpc	r26, r1
    7386:	b1 05       	cpc	r27, r1
    7388:	41 f1       	breq	.+80     	; 0x73da <usart_get_baud_offset+0x9c>
    738a:	80 3b       	cpi	r24, 0xB0	; 176
    738c:	94 40       	sbci	r25, 0x04	; 4
    738e:	a1 05       	cpc	r26, r1
    7390:	b1 05       	cpc	r27, r1
    7392:	f9 f0       	breq	.+62     	; 0x73d2 <usart_get_baud_offset+0x94>
    7394:	2e c0       	rjmp	.+92     	; 0x73f2 <usart_get_baud_offset+0xb4>
    7396:	81 15       	cp	r24, r1
    7398:	26 e9       	ldi	r18, 0x96	; 150
    739a:	92 07       	cpc	r25, r18
    739c:	a1 05       	cpc	r26, r1
    739e:	b1 05       	cpc	r27, r1
    73a0:	11 f1       	breq	.+68     	; 0x73e6 <usart_get_baud_offset+0xa8>
    73a2:	81 30       	cpi	r24, 0x01	; 1
    73a4:	26 e9       	ldi	r18, 0x96	; 150
    73a6:	92 07       	cpc	r25, r18
    73a8:	a1 05       	cpc	r26, r1
    73aa:	b1 05       	cpc	r27, r1
    73ac:	30 f4       	brcc	.+12     	; 0x73ba <usart_get_baud_offset+0x7c>
    73ae:	81 15       	cp	r24, r1
    73b0:	9b 44       	sbci	r25, 0x4B	; 75
    73b2:	a1 05       	cpc	r26, r1
    73b4:	b1 05       	cpc	r27, r1
    73b6:	a9 f0       	breq	.+42     	; 0x73e2 <usart_get_baud_offset+0xa4>
    73b8:	1c c0       	rjmp	.+56     	; 0x73f2 <usart_get_baud_offset+0xb4>
    73ba:	81 15       	cp	r24, r1
    73bc:	21 ee       	ldi	r18, 0xE1	; 225
    73be:	92 07       	cpc	r25, r18
    73c0:	a1 05       	cpc	r26, r1
    73c2:	b1 05       	cpc	r27, r1
    73c4:	91 f0       	breq	.+36     	; 0x73ea <usart_get_baud_offset+0xac>
    73c6:	81 15       	cp	r24, r1
    73c8:	92 4c       	sbci	r25, 0xC2	; 194
    73ca:	a1 40       	sbci	r26, 0x01	; 1
    73cc:	b1 05       	cpc	r27, r1
    73ce:	79 f0       	breq	.+30     	; 0x73ee <usart_get_baud_offset+0xb0>
    73d0:	10 c0       	rjmp	.+32     	; 0x73f2 <usart_get_baud_offset+0xb4>
	case 1200:
		return (uint8_t)USART_BAUD_1200;
    73d2:	80 e0       	ldi	r24, 0x00	; 0
    73d4:	0f c0       	rjmp	.+30     	; 0x73f4 <usart_get_baud_offset+0xb6>

	case 2400:
		return (uint8_t)USART_BAUD_2400;
    73d6:	81 e0       	ldi	r24, 0x01	; 1
    73d8:	0d c0       	rjmp	.+26     	; 0x73f4 <usart_get_baud_offset+0xb6>

	case 4800:
		return (uint8_t)USART_BAUD_4800;
    73da:	82 e0       	ldi	r24, 0x02	; 2
    73dc:	0b c0       	rjmp	.+22     	; 0x73f4 <usart_get_baud_offset+0xb6>

	case 9600:
		return (uint8_t)USART_BAUD_9600;
    73de:	83 e0       	ldi	r24, 0x03	; 3
    73e0:	09 c0       	rjmp	.+18     	; 0x73f4 <usart_get_baud_offset+0xb6>

	case 19200:
		return (uint8_t)USART_BAUD_19200;
    73e2:	84 e0       	ldi	r24, 0x04	; 4
    73e4:	07 c0       	rjmp	.+14     	; 0x73f4 <usart_get_baud_offset+0xb6>

	case 38400:
		return (uint8_t)USART_BAUD_38400;
    73e6:	85 e0       	ldi	r24, 0x05	; 5
    73e8:	05 c0       	rjmp	.+10     	; 0x73f4 <usart_get_baud_offset+0xb6>

	case 57600:
		return (uint8_t)USART_BAUD_57600;
    73ea:	86 e0       	ldi	r24, 0x06	; 6
    73ec:	03 c0       	rjmp	.+6      	; 0x73f4 <usart_get_baud_offset+0xb6>

	case 115200:
		return (uint8_t)USART_BAUD_115200;
    73ee:	87 e0       	ldi	r24, 0x07	; 7
    73f0:	01 c0       	rjmp	.+2      	; 0x73f4 <usart_get_baud_offset+0xb6>

	default:
		return (uint8_t)USART_BAUD_UNDEFINED;
    73f2:	8f ef       	ldi	r24, 0xFF	; 255
	}
}
    73f4:	0f 90       	pop	r0
    73f6:	0f 90       	pop	r0
    73f8:	0f 90       	pop	r0
    73fa:	0f 90       	pop	r0
    73fc:	df 91       	pop	r29
    73fe:	cf 91       	pop	r28
    7400:	08 95       	ret

00007402 <usart_set_baudrate_precalculated>:
 * \param cpu_hz The CPU frequency.
 *
 */
void usart_set_baudrate_precalculated(USART_t *usart, uint32_t baud,
		uint32_t cpu_hz)
{
    7402:	0f 93       	push	r16
    7404:	1f 93       	push	r17
    7406:	cf 93       	push	r28
    7408:	df 93       	push	r29
    740a:	cd b7       	in	r28, 0x3d	; 61
    740c:	de b7       	in	r29, 0x3e	; 62
    740e:	69 97       	sbiw	r28, 0x19	; 25
    7410:	0f b6       	in	r0, 0x3f	; 63
    7412:	f8 94       	cli
    7414:	de bf       	out	0x3e, r29	; 62
    7416:	0f be       	out	0x3f, r0	; 63
    7418:	cd bf       	out	0x3d, r28	; 61
    741a:	99 8b       	std	Y+17, r25	; 0x11
    741c:	88 8b       	std	Y+16, r24	; 0x10
    741e:	4a 8b       	std	Y+18, r20	; 0x12
    7420:	5b 8b       	std	Y+19, r21	; 0x13
    7422:	6c 8b       	std	Y+20, r22	; 0x14
    7424:	7d 8b       	std	Y+21, r23	; 0x15
    7426:	0e 8b       	std	Y+22, r16	; 0x16
    7428:	1f 8b       	std	Y+23, r17	; 0x17
    742a:	28 8f       	std	Y+24, r18	; 0x18
    742c:	39 8f       	std	Y+25, r19	; 0x19
	uint8_t baud_offset;
	uint16_t baudctrl = 0;
    742e:	1a 82       	std	Y+2, r1	; 0x02
    7430:	19 82       	std	Y+1, r1	; 0x01

	baud_offset = usart_get_baud_offset(baud);
    7432:	8a 89       	ldd	r24, Y+18	; 0x12
    7434:	9b 89       	ldd	r25, Y+19	; 0x13
    7436:	ac 89       	ldd	r26, Y+20	; 0x14
    7438:	bd 89       	ldd	r27, Y+21	; 0x15
    743a:	bc 01       	movw	r22, r24
    743c:	cd 01       	movw	r24, r26
    743e:	0e 94 9f 39 	call	0x733e	; 0x733e <usart_get_baud_offset>
    7442:	8b 83       	std	Y+3, r24	; 0x03

	if (cpu_hz == 1000000UL) {
    7444:	8e 89       	ldd	r24, Y+22	; 0x16
    7446:	9f 89       	ldd	r25, Y+23	; 0x17
    7448:	a8 8d       	ldd	r26, Y+24	; 0x18
    744a:	b9 8d       	ldd	r27, Y+25	; 0x19
    744c:	80 34       	cpi	r24, 0x40	; 64
    744e:	92 44       	sbci	r25, 0x42	; 66
    7450:	af 40       	sbci	r26, 0x0F	; 15
    7452:	b1 05       	cpc	r27, r1
    7454:	c1 f4       	brne	.+48     	; 0x7486 <usart_set_baudrate_precalculated+0x84>
		baudctrl = PROGMEM_READ_WORD(baudctrl_1mhz + baud_offset);
    7456:	8b 81       	ldd	r24, Y+3	; 0x03
    7458:	88 2f       	mov	r24, r24
    745a:	90 e0       	ldi	r25, 0x00	; 0
    745c:	88 0f       	add	r24, r24
    745e:	99 1f       	adc	r25, r25
    7460:	8a 59       	subi	r24, 0x9A	; 154
    7462:	9d 4f       	sbci	r25, 0xFD	; 253
    7464:	9d 83       	std	Y+5, r25	; 0x05
    7466:	8c 83       	std	Y+4, r24	; 0x04
    7468:	8c 81       	ldd	r24, Y+4	; 0x04
    746a:	9d 81       	ldd	r25, Y+5	; 0x05
    746c:	fc 01       	movw	r30, r24
    746e:	25 91       	lpm	r18, Z+
    7470:	34 91       	lpm	r19, Z
    7472:	cf 01       	movw	r24, r30
    7474:	3f 83       	std	Y+7, r19	; 0x07
    7476:	2e 83       	std	Y+6, r18	; 0x06
    7478:	9d 83       	std	Y+5, r25	; 0x05
    747a:	8c 83       	std	Y+4, r24	; 0x04
    747c:	8e 81       	ldd	r24, Y+6	; 0x06
    747e:	9f 81       	ldd	r25, Y+7	; 0x07
    7480:	9a 83       	std	Y+2, r25	; 0x02
    7482:	89 83       	std	Y+1, r24	; 0x01
    7484:	41 c0       	rjmp	.+130    	; 0x7508 <usart_set_baudrate_precalculated+0x106>
	} else if (cpu_hz == 8000000UL) {
    7486:	8e 89       	ldd	r24, Y+22	; 0x16
    7488:	9f 89       	ldd	r25, Y+23	; 0x17
    748a:	a8 8d       	ldd	r26, Y+24	; 0x18
    748c:	b9 8d       	ldd	r27, Y+25	; 0x19
    748e:	81 15       	cp	r24, r1
    7490:	92 41       	sbci	r25, 0x12	; 18
    7492:	aa 47       	sbci	r26, 0x7A	; 122
    7494:	b1 05       	cpc	r27, r1
    7496:	c1 f4       	brne	.+48     	; 0x74c8 <usart_set_baudrate_precalculated+0xc6>
		baudctrl = PROGMEM_READ_WORD(baudctrl_8mhz + baud_offset);
    7498:	8b 81       	ldd	r24, Y+3	; 0x03
    749a:	88 2f       	mov	r24, r24
    749c:	90 e0       	ldi	r25, 0x00	; 0
    749e:	88 0f       	add	r24, r24
    74a0:	99 1f       	adc	r25, r25
    74a2:	8a 58       	subi	r24, 0x8A	; 138
    74a4:	9d 4f       	sbci	r25, 0xFD	; 253
    74a6:	99 87       	std	Y+9, r25	; 0x09
    74a8:	88 87       	std	Y+8, r24	; 0x08
    74aa:	88 85       	ldd	r24, Y+8	; 0x08
    74ac:	99 85       	ldd	r25, Y+9	; 0x09
    74ae:	fc 01       	movw	r30, r24
    74b0:	25 91       	lpm	r18, Z+
    74b2:	34 91       	lpm	r19, Z
    74b4:	cf 01       	movw	r24, r30
    74b6:	3b 87       	std	Y+11, r19	; 0x0b
    74b8:	2a 87       	std	Y+10, r18	; 0x0a
    74ba:	99 87       	std	Y+9, r25	; 0x09
    74bc:	88 87       	std	Y+8, r24	; 0x08
    74be:	8a 85       	ldd	r24, Y+10	; 0x0a
    74c0:	9b 85       	ldd	r25, Y+11	; 0x0b
    74c2:	9a 83       	std	Y+2, r25	; 0x02
    74c4:	89 83       	std	Y+1, r24	; 0x01
    74c6:	20 c0       	rjmp	.+64     	; 0x7508 <usart_set_baudrate_precalculated+0x106>
	} else if (cpu_hz == 16000000UL) {
    74c8:	8e 89       	ldd	r24, Y+22	; 0x16
    74ca:	9f 89       	ldd	r25, Y+23	; 0x17
    74cc:	a8 8d       	ldd	r26, Y+24	; 0x18
    74ce:	b9 8d       	ldd	r27, Y+25	; 0x19
    74d0:	81 15       	cp	r24, r1
    74d2:	94 42       	sbci	r25, 0x24	; 36
    74d4:	a4 4f       	sbci	r26, 0xF4	; 244
    74d6:	b1 05       	cpc	r27, r1
    74d8:	b9 f4       	brne	.+46     	; 0x7508 <usart_set_baudrate_precalculated+0x106>
		baudctrl = PROGMEM_READ_WORD(baudctrl_16mhz + baud_offset);
    74da:	8b 81       	ldd	r24, Y+3	; 0x03
    74dc:	88 2f       	mov	r24, r24
    74de:	90 e0       	ldi	r25, 0x00	; 0
    74e0:	88 0f       	add	r24, r24
    74e2:	99 1f       	adc	r25, r25
    74e4:	8a 57       	subi	r24, 0x7A	; 122
    74e6:	9d 4f       	sbci	r25, 0xFD	; 253
    74e8:	9d 87       	std	Y+13, r25	; 0x0d
    74ea:	8c 87       	std	Y+12, r24	; 0x0c
    74ec:	8c 85       	ldd	r24, Y+12	; 0x0c
    74ee:	9d 85       	ldd	r25, Y+13	; 0x0d
    74f0:	fc 01       	movw	r30, r24
    74f2:	25 91       	lpm	r18, Z+
    74f4:	34 91       	lpm	r19, Z
    74f6:	cf 01       	movw	r24, r30
    74f8:	3f 87       	std	Y+15, r19	; 0x0f
    74fa:	2e 87       	std	Y+14, r18	; 0x0e
    74fc:	9d 87       	std	Y+13, r25	; 0x0d
    74fe:	8c 87       	std	Y+12, r24	; 0x0c
    7500:	8e 85       	ldd	r24, Y+14	; 0x0e
    7502:	9f 85       	ldd	r25, Y+15	; 0x0f
    7504:	9a 83       	std	Y+2, r25	; 0x02
    7506:	89 83       	std	Y+1, r24	; 0x01
		/* Error, system clock speed or USART baud rate is not supported
		 * by the look-up table */
		Assert(false);
	}

	if (baud_offset != USART_BAUD_UNDEFINED) {
    7508:	8b 81       	ldd	r24, Y+3	; 0x03
    750a:	8f 3f       	cpi	r24, 0xFF	; 255
    750c:	39 f0       	breq	.+14     	; 0x751c <usart_set_baudrate_precalculated+0x11a>
		usart->UBRR = baudctrl;
    750e:	88 89       	ldd	r24, Y+16	; 0x10
    7510:	99 89       	ldd	r25, Y+17	; 0x11
    7512:	29 81       	ldd	r18, Y+1	; 0x01
    7514:	3a 81       	ldd	r19, Y+2	; 0x02
    7516:	fc 01       	movw	r30, r24
    7518:	35 83       	std	Z+5, r19	; 0x05
    751a:	24 83       	std	Z+4, r18	; 0x04
	}
}
    751c:	00 00       	nop
    751e:	69 96       	adiw	r28, 0x19	; 25
    7520:	0f b6       	in	r0, 0x3f	; 63
    7522:	f8 94       	cli
    7524:	de bf       	out	0x3e, r29	; 62
    7526:	0f be       	out	0x3f, r0	; 63
    7528:	cd bf       	out	0x3d, r28	; 61
    752a:	df 91       	pop	r29
    752c:	cf 91       	pop	r28
    752e:	1f 91       	pop	r17
    7530:	0f 91       	pop	r16
    7532:	08 95       	ret

00007534 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    7534:	0f 93       	push	r16
    7536:	1f 93       	push	r17
    7538:	cf 93       	push	r28
    753a:	df 93       	push	r29
    753c:	cd b7       	in	r28, 0x3d	; 61
    753e:	de b7       	in	r29, 0x3e	; 62
    7540:	66 97       	sbiw	r28, 0x16	; 22
    7542:	0f b6       	in	r0, 0x3f	; 63
    7544:	f8 94       	cli
    7546:	de bf       	out	0x3e, r29	; 62
    7548:	0f be       	out	0x3f, r0	; 63
    754a:	cd bf       	out	0x3d, r28	; 61
    754c:	9e 87       	std	Y+14, r25	; 0x0e
    754e:	8d 87       	std	Y+13, r24	; 0x0d
    7550:	4f 87       	std	Y+15, r20	; 0x0f
    7552:	58 8b       	std	Y+16, r21	; 0x10
    7554:	69 8b       	std	Y+17, r22	; 0x11
    7556:	7a 8b       	std	Y+18, r23	; 0x12
    7558:	0b 8b       	std	Y+19, r16	; 0x13
    755a:	1c 8b       	std	Y+20, r17	; 0x14
    755c:	2d 8b       	std	Y+21, r18	; 0x15
    755e:	3e 8b       	std	Y+22, r19	; 0x16

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 =  8 * (0 + 1) = (UBRRn_min + 1) */
	max_rate = cpu_hz / 8;
    7560:	8b 89       	ldd	r24, Y+19	; 0x13
    7562:	9c 89       	ldd	r25, Y+20	; 0x14
    7564:	ad 89       	ldd	r26, Y+21	; 0x15
    7566:	be 89       	ldd	r27, Y+22	; 0x16
    7568:	68 94       	set
    756a:	12 f8       	bld	r1, 2
    756c:	b6 95       	lsr	r27
    756e:	a7 95       	ror	r26
    7570:	97 95       	ror	r25
    7572:	87 95       	ror	r24
    7574:	16 94       	lsr	r1
    7576:	d1 f7       	brne	.-12     	; 0x756c <usart_set_baudrate+0x38>
    7578:	8d 83       	std	Y+5, r24	; 0x05
    757a:	9e 83       	std	Y+6, r25	; 0x06
    757c:	af 83       	std	Y+7, r26	; 0x07
    757e:	b8 87       	std	Y+8, r27	; 0x08
	/* 524288 =  8 * (65535 + 1)  =  8 *(UBRRn_max+1) */
	min_rate = cpu_hz / 524288;
    7580:	8b 89       	ldd	r24, Y+19	; 0x13
    7582:	9c 89       	ldd	r25, Y+20	; 0x14
    7584:	ad 89       	ldd	r26, Y+21	; 0x15
    7586:	be 89       	ldd	r27, Y+22	; 0x16
    7588:	07 2e       	mov	r0, r23
    758a:	73 e1       	ldi	r23, 0x13	; 19
    758c:	b6 95       	lsr	r27
    758e:	a7 95       	ror	r26
    7590:	97 95       	ror	r25
    7592:	87 95       	ror	r24
    7594:	7a 95       	dec	r23
    7596:	d1 f7       	brne	.-12     	; 0x758c <usart_set_baudrate+0x58>
    7598:	70 2d       	mov	r23, r0
    759a:	89 83       	std	Y+1, r24	; 0x01
    759c:	9a 83       	std	Y+2, r25	; 0x02
    759e:	ab 83       	std	Y+3, r26	; 0x03
    75a0:	bc 83       	std	Y+4, r27	; 0x04

	if (usart->UCSRnA & USART_U2X_bm) {
    75a2:	8d 85       	ldd	r24, Y+13	; 0x0d
    75a4:	9e 85       	ldd	r25, Y+14	; 0x0e
    75a6:	fc 01       	movw	r30, r24
    75a8:	80 81       	ld	r24, Z
    75aa:	88 2f       	mov	r24, r24
    75ac:	90 e0       	ldi	r25, 0x00	; 0
    75ae:	82 70       	andi	r24, 0x02	; 2
    75b0:	99 27       	eor	r25, r25
    75b2:	89 2b       	or	r24, r25
    75b4:	c1 f0       	breq	.+48     	; 0x75e6 <usart_set_baudrate+0xb2>
		max_rate /= 2;
    75b6:	8d 81       	ldd	r24, Y+5	; 0x05
    75b8:	9e 81       	ldd	r25, Y+6	; 0x06
    75ba:	af 81       	ldd	r26, Y+7	; 0x07
    75bc:	b8 85       	ldd	r27, Y+8	; 0x08
    75be:	b6 95       	lsr	r27
    75c0:	a7 95       	ror	r26
    75c2:	97 95       	ror	r25
    75c4:	87 95       	ror	r24
    75c6:	8d 83       	std	Y+5, r24	; 0x05
    75c8:	9e 83       	std	Y+6, r25	; 0x06
    75ca:	af 83       	std	Y+7, r26	; 0x07
    75cc:	b8 87       	std	Y+8, r27	; 0x08
		min_rate /= 2;
    75ce:	89 81       	ldd	r24, Y+1	; 0x01
    75d0:	9a 81       	ldd	r25, Y+2	; 0x02
    75d2:	ab 81       	ldd	r26, Y+3	; 0x03
    75d4:	bc 81       	ldd	r27, Y+4	; 0x04
    75d6:	b6 95       	lsr	r27
    75d8:	a7 95       	ror	r26
    75da:	97 95       	ror	r25
    75dc:	87 95       	ror	r24
    75de:	89 83       	std	Y+1, r24	; 0x01
    75e0:	9a 83       	std	Y+2, r25	; 0x02
    75e2:	ab 83       	std	Y+3, r26	; 0x03
    75e4:	bc 83       	std	Y+4, r27	; 0x04
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    75e6:	2f 85       	ldd	r18, Y+15	; 0x0f
    75e8:	38 89       	ldd	r19, Y+16	; 0x10
    75ea:	49 89       	ldd	r20, Y+17	; 0x11
    75ec:	5a 89       	ldd	r21, Y+18	; 0x12
    75ee:	8d 81       	ldd	r24, Y+5	; 0x05
    75f0:	9e 81       	ldd	r25, Y+6	; 0x06
    75f2:	af 81       	ldd	r26, Y+7	; 0x07
    75f4:	b8 85       	ldd	r27, Y+8	; 0x08
    75f6:	82 17       	cp	r24, r18
    75f8:	93 07       	cpc	r25, r19
    75fa:	a4 07       	cpc	r26, r20
    75fc:	b5 07       	cpc	r27, r21
    75fe:	68 f0       	brcs	.+26     	; 0x761a <usart_set_baudrate+0xe6>
    7600:	2f 85       	ldd	r18, Y+15	; 0x0f
    7602:	38 89       	ldd	r19, Y+16	; 0x10
    7604:	49 89       	ldd	r20, Y+17	; 0x11
    7606:	5a 89       	ldd	r21, Y+18	; 0x12
    7608:	89 81       	ldd	r24, Y+1	; 0x01
    760a:	9a 81       	ldd	r25, Y+2	; 0x02
    760c:	ab 81       	ldd	r26, Y+3	; 0x03
    760e:	bc 81       	ldd	r27, Y+4	; 0x04
    7610:	28 17       	cp	r18, r24
    7612:	39 07       	cpc	r19, r25
    7614:	4a 07       	cpc	r20, r26
    7616:	5b 07       	cpc	r21, r27
    7618:	10 f4       	brcc	.+4      	; 0x761e <usart_set_baudrate+0xea>
		return false;
    761a:	80 e0       	ldi	r24, 0x00	; 0
    761c:	59 c0       	rjmp	.+178    	; 0x76d0 <usart_set_baudrate+0x19c>
	}

	/* Check if double speed is enabled. */
	if (usart->UCSRnA & USART_U2X_bm) {
    761e:	8d 85       	ldd	r24, Y+13	; 0x0d
    7620:	9e 85       	ldd	r25, Y+14	; 0x0e
    7622:	fc 01       	movw	r30, r24
    7624:	80 81       	ld	r24, Z
    7626:	88 2f       	mov	r24, r24
    7628:	90 e0       	ldi	r25, 0x00	; 0
    762a:	82 70       	andi	r24, 0x02	; 2
    762c:	99 27       	eor	r25, r25
    762e:	89 2b       	or	r24, r25
    7630:	51 f1       	breq	.+84     	; 0x7686 <usart_set_baudrate+0x152>
		baud *= 2;
    7632:	8f 85       	ldd	r24, Y+15	; 0x0f
    7634:	98 89       	ldd	r25, Y+16	; 0x10
    7636:	a9 89       	ldd	r26, Y+17	; 0x11
    7638:	ba 89       	ldd	r27, Y+18	; 0x12
    763a:	88 0f       	add	r24, r24
    763c:	99 1f       	adc	r25, r25
    763e:	aa 1f       	adc	r26, r26
    7640:	bb 1f       	adc	r27, r27
    7642:	8f 87       	std	Y+15, r24	; 0x0f
    7644:	98 8b       	std	Y+16, r25	; 0x10
    7646:	a9 8b       	std	Y+17, r26	; 0x11
    7648:	ba 8b       	std	Y+18, r27	; 0x12
		ubrr = (uint32_t)(cpu_hz / 8 / baud) - 1;
    764a:	8b 89       	ldd	r24, Y+19	; 0x13
    764c:	9c 89       	ldd	r25, Y+20	; 0x14
    764e:	ad 89       	ldd	r26, Y+21	; 0x15
    7650:	be 89       	ldd	r27, Y+22	; 0x16
    7652:	68 94       	set
    7654:	12 f8       	bld	r1, 2
    7656:	b6 95       	lsr	r27
    7658:	a7 95       	ror	r26
    765a:	97 95       	ror	r25
    765c:	87 95       	ror	r24
    765e:	16 94       	lsr	r1
    7660:	d1 f7       	brne	.-12     	; 0x7656 <usart_set_baudrate+0x122>
    7662:	2f 85       	ldd	r18, Y+15	; 0x0f
    7664:	38 89       	ldd	r19, Y+16	; 0x10
    7666:	49 89       	ldd	r20, Y+17	; 0x11
    7668:	5a 89       	ldd	r21, Y+18	; 0x12
    766a:	bc 01       	movw	r22, r24
    766c:	cd 01       	movw	r24, r26
    766e:	0e 94 8d 49 	call	0x931a	; 0x931a <__udivmodsi4>
    7672:	da 01       	movw	r26, r20
    7674:	c9 01       	movw	r24, r18
    7676:	01 97       	sbiw	r24, 0x01	; 1
    7678:	a1 09       	sbc	r26, r1
    767a:	b1 09       	sbc	r27, r1
    767c:	89 87       	std	Y+9, r24	; 0x09
    767e:	9a 87       	std	Y+10, r25	; 0x0a
    7680:	ab 87       	std	Y+11, r26	; 0x0b
    7682:	bc 87       	std	Y+12, r27	; 0x0c
    7684:	1d c0       	rjmp	.+58     	; 0x76c0 <usart_set_baudrate+0x18c>
	} else {
		ubrr = (uint32_t)(cpu_hz / 16 / baud) - 1;
    7686:	8b 89       	ldd	r24, Y+19	; 0x13
    7688:	9c 89       	ldd	r25, Y+20	; 0x14
    768a:	ad 89       	ldd	r26, Y+21	; 0x15
    768c:	be 89       	ldd	r27, Y+22	; 0x16
    768e:	68 94       	set
    7690:	13 f8       	bld	r1, 3
    7692:	b6 95       	lsr	r27
    7694:	a7 95       	ror	r26
    7696:	97 95       	ror	r25
    7698:	87 95       	ror	r24
    769a:	16 94       	lsr	r1
    769c:	d1 f7       	brne	.-12     	; 0x7692 <usart_set_baudrate+0x15e>
    769e:	2f 85       	ldd	r18, Y+15	; 0x0f
    76a0:	38 89       	ldd	r19, Y+16	; 0x10
    76a2:	49 89       	ldd	r20, Y+17	; 0x11
    76a4:	5a 89       	ldd	r21, Y+18	; 0x12
    76a6:	bc 01       	movw	r22, r24
    76a8:	cd 01       	movw	r24, r26
    76aa:	0e 94 8d 49 	call	0x931a	; 0x931a <__udivmodsi4>
    76ae:	da 01       	movw	r26, r20
    76b0:	c9 01       	movw	r24, r18
    76b2:	01 97       	sbiw	r24, 0x01	; 1
    76b4:	a1 09       	sbc	r26, r1
    76b6:	b1 09       	sbc	r27, r1
    76b8:	89 87       	std	Y+9, r24	; 0x09
    76ba:	9a 87       	std	Y+10, r25	; 0x0a
    76bc:	ab 87       	std	Y+11, r26	; 0x0b
    76be:	bc 87       	std	Y+12, r27	; 0x0c
	}

	usart->UBRR = ubrr;
    76c0:	29 85       	ldd	r18, Y+9	; 0x09
    76c2:	3a 85       	ldd	r19, Y+10	; 0x0a
    76c4:	8d 85       	ldd	r24, Y+13	; 0x0d
    76c6:	9e 85       	ldd	r25, Y+14	; 0x0e
    76c8:	fc 01       	movw	r30, r24
    76ca:	35 83       	std	Z+5, r19	; 0x05
    76cc:	24 83       	std	Z+4, r18	; 0x04
	return true;
    76ce:	81 e0       	ldi	r24, 0x01	; 1
}
    76d0:	66 96       	adiw	r28, 0x16	; 22
    76d2:	0f b6       	in	r0, 0x3f	; 63
    76d4:	f8 94       	cli
    76d6:	de bf       	out	0x3e, r29	; 62
    76d8:	0f be       	out	0x3f, r0	; 63
    76da:	cd bf       	out	0x3d, r28	; 61
    76dc:	df 91       	pop	r29
    76de:	cf 91       	pop	r28
    76e0:	1f 91       	pop	r17
    76e2:	0f 91       	pop	r16
    76e4:	08 95       	ret

000076e6 <usart_spi_set_baudrate>:
 * \param usart The USART(SPI) module.
 * \param baud The baudrate.
 * \param cpu_hz The CPU frequency.
 */
void usart_spi_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    76e6:	0f 93       	push	r16
    76e8:	1f 93       	push	r17
    76ea:	cf 93       	push	r28
    76ec:	df 93       	push	r29
    76ee:	cd b7       	in	r28, 0x3d	; 61
    76f0:	de b7       	in	r29, 0x3e	; 62
    76f2:	2e 97       	sbiw	r28, 0x0e	; 14
    76f4:	0f b6       	in	r0, 0x3f	; 63
    76f6:	f8 94       	cli
    76f8:	de bf       	out	0x3e, r29	; 62
    76fa:	0f be       	out	0x3f, r0	; 63
    76fc:	cd bf       	out	0x3d, r28	; 61
    76fe:	9e 83       	std	Y+6, r25	; 0x06
    7700:	8d 83       	std	Y+5, r24	; 0x05
    7702:	4f 83       	std	Y+7, r20	; 0x07
    7704:	58 87       	std	Y+8, r21	; 0x08
    7706:	69 87       	std	Y+9, r22	; 0x09
    7708:	7a 87       	std	Y+10, r23	; 0x0a
    770a:	0b 87       	std	Y+11, r16	; 0x0b
    770c:	1c 87       	std	Y+12, r17	; 0x0c
    770e:	2d 87       	std	Y+13, r18	; 0x0d
    7710:	3e 87       	std	Y+14, r19	; 0x0e
	uint32_t ubrr;

	/* Check if baudrate is less than the maximim limit specified in
	 * datasheet */
	if (baud < (cpu_hz / 2)) {
    7712:	8b 85       	ldd	r24, Y+11	; 0x0b
    7714:	9c 85       	ldd	r25, Y+12	; 0x0c
    7716:	ad 85       	ldd	r26, Y+13	; 0x0d
    7718:	be 85       	ldd	r27, Y+14	; 0x0e
    771a:	9c 01       	movw	r18, r24
    771c:	ad 01       	movw	r20, r26
    771e:	56 95       	lsr	r21
    7720:	47 95       	ror	r20
    7722:	37 95       	ror	r19
    7724:	27 95       	ror	r18
    7726:	8f 81       	ldd	r24, Y+7	; 0x07
    7728:	98 85       	ldd	r25, Y+8	; 0x08
    772a:	a9 85       	ldd	r26, Y+9	; 0x09
    772c:	ba 85       	ldd	r27, Y+10	; 0x0a
    772e:	82 17       	cp	r24, r18
    7730:	93 07       	cpc	r25, r19
    7732:	a4 07       	cpc	r26, r20
    7734:	b5 07       	cpc	r27, r21
    7736:	e0 f4       	brcc	.+56     	; 0x7770 <usart_spi_set_baudrate+0x8a>
		ubrr = (cpu_hz / (2 * baud) - 1);
    7738:	8f 81       	ldd	r24, Y+7	; 0x07
    773a:	98 85       	ldd	r25, Y+8	; 0x08
    773c:	a9 85       	ldd	r26, Y+9	; 0x09
    773e:	ba 85       	ldd	r27, Y+10	; 0x0a
    7740:	9c 01       	movw	r18, r24
    7742:	ad 01       	movw	r20, r26
    7744:	22 0f       	add	r18, r18
    7746:	33 1f       	adc	r19, r19
    7748:	44 1f       	adc	r20, r20
    774a:	55 1f       	adc	r21, r21
    774c:	8b 85       	ldd	r24, Y+11	; 0x0b
    774e:	9c 85       	ldd	r25, Y+12	; 0x0c
    7750:	ad 85       	ldd	r26, Y+13	; 0x0d
    7752:	be 85       	ldd	r27, Y+14	; 0x0e
    7754:	bc 01       	movw	r22, r24
    7756:	cd 01       	movw	r24, r26
    7758:	0e 94 8d 49 	call	0x931a	; 0x931a <__udivmodsi4>
    775c:	da 01       	movw	r26, r20
    775e:	c9 01       	movw	r24, r18
    7760:	01 97       	sbiw	r24, 0x01	; 1
    7762:	a1 09       	sbc	r26, r1
    7764:	b1 09       	sbc	r27, r1
    7766:	89 83       	std	Y+1, r24	; 0x01
    7768:	9a 83       	std	Y+2, r25	; 0x02
    776a:	ab 83       	std	Y+3, r26	; 0x03
    776c:	bc 83       	std	Y+4, r27	; 0x04
    776e:	04 c0       	rjmp	.+8      	; 0x7778 <usart_spi_set_baudrate+0x92>
	} else {
		/* If baudrate is not within the specfication in datasheet,
		 * assign maximum baudrate possible for the current CPU frequency */
		ubrr = 0;
    7770:	19 82       	std	Y+1, r1	; 0x01
    7772:	1a 82       	std	Y+2, r1	; 0x02
    7774:	1b 82       	std	Y+3, r1	; 0x03
    7776:	1c 82       	std	Y+4, r1	; 0x04
	}
	
	usart->UBRR  = ubrr;
    7778:	29 81       	ldd	r18, Y+1	; 0x01
    777a:	3a 81       	ldd	r19, Y+2	; 0x02
    777c:	8d 81       	ldd	r24, Y+5	; 0x05
    777e:	9e 81       	ldd	r25, Y+6	; 0x06
    7780:	fc 01       	movw	r30, r24
    7782:	35 83       	std	Z+5, r19	; 0x05
    7784:	24 83       	std	Z+4, r18	; 0x04
}
    7786:	00 00       	nop
    7788:	2e 96       	adiw	r28, 0x0e	; 14
    778a:	0f b6       	in	r0, 0x3f	; 63
    778c:	f8 94       	cli
    778e:	de bf       	out	0x3e, r29	; 62
    7790:	0f be       	out	0x3f, r0	; 63
    7792:	cd bf       	out	0x3d, r28	; 61
    7794:	df 91       	pop	r29
    7796:	cf 91       	pop	r28
    7798:	1f 91       	pop	r17
    779a:	0f 91       	pop	r16
    779c:	08 95       	ret

0000779e <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    779e:	cf 93       	push	r28
    77a0:	df 93       	push	r29
    77a2:	1f 92       	push	r1
    77a4:	cd b7       	in	r28, 0x3d	; 61
    77a6:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    77a8:	8f e5       	ldi	r24, 0x5F	; 95
    77aa:	90 e0       	ldi	r25, 0x00	; 0
    77ac:	fc 01       	movw	r30, r24
    77ae:	80 81       	ld	r24, Z
    77b0:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    77b2:	f8 94       	cli
	return flags;
    77b4:	89 81       	ldd	r24, Y+1	; 0x01
}
    77b6:	0f 90       	pop	r0
    77b8:	df 91       	pop	r29
    77ba:	cf 91       	pop	r28
    77bc:	08 95       	ret

000077be <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    77be:	cf 93       	push	r28
    77c0:	df 93       	push	r29
    77c2:	1f 92       	push	r1
    77c4:	cd b7       	in	r28, 0x3d	; 61
    77c6:	de b7       	in	r29, 0x3e	; 62
    77c8:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    77ca:	8f e5       	ldi	r24, 0x5F	; 95
    77cc:	90 e0       	ldi	r25, 0x00	; 0
    77ce:	29 81       	ldd	r18, Y+1	; 0x01
    77d0:	fc 01       	movw	r30, r24
    77d2:	20 83       	st	Z, r18
}
    77d4:	00 00       	nop
    77d6:	0f 90       	pop	r0
    77d8:	df 91       	pop	r29
    77da:	cf 91       	pop	r28
    77dc:	08 95       	ret

000077de <wdt_reset_flag_clear>:
 *  This function clears the WDT flag.
 *
 ***\param  none
 */
static inline void wdt_reset_flag_clear(void)
{
    77de:	cf 93       	push	r28
    77e0:	df 93       	push	r29
    77e2:	cd b7       	in	r28, 0x3d	; 61
    77e4:	de b7       	in	r29, 0x3e	; 62
	/* Clear WDRF flag in MCUSR */
	MCUSR &= ~WDRF_bm;
    77e6:	84 e5       	ldi	r24, 0x54	; 84
    77e8:	90 e0       	ldi	r25, 0x00	; 0
    77ea:	24 e5       	ldi	r18, 0x54	; 84
    77ec:	30 e0       	ldi	r19, 0x00	; 0
    77ee:	f9 01       	movw	r30, r18
    77f0:	20 81       	ld	r18, Z
    77f2:	27 7f       	andi	r18, 0xF7	; 247
    77f4:	fc 01       	movw	r30, r24
    77f6:	20 83       	st	Z, r18
}
    77f8:	00 00       	nop
    77fa:	df 91       	pop	r29
    77fc:	cf 91       	pop	r28
    77fe:	08 95       	ret

00007800 <__vector_12>:
 * This function will handle interrupt on WDT Timer overflow and
 * call the callback function.
 */

ISR(WDT_vect)
{
    7800:	1f 92       	push	r1
    7802:	0f 92       	push	r0
    7804:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    7808:	0f 92       	push	r0
    780a:	11 24       	eor	r1, r1
    780c:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    7810:	0f 92       	push	r0
    7812:	2f 93       	push	r18
    7814:	3f 93       	push	r19
    7816:	4f 93       	push	r20
    7818:	5f 93       	push	r21
    781a:	6f 93       	push	r22
    781c:	7f 93       	push	r23
    781e:	8f 93       	push	r24
    7820:	9f 93       	push	r25
    7822:	af 93       	push	r26
    7824:	bf 93       	push	r27
    7826:	ef 93       	push	r30
    7828:	ff 93       	push	r31
    782a:	cf 93       	push	r28
    782c:	df 93       	push	r29
    782e:	cd b7       	in	r28, 0x3d	; 61
    7830:	de b7       	in	r29, 0x3e	; 62
	if (wdt_timer_callback) {
    7832:	80 91 0a 11 	lds	r24, 0x110A	; 0x80110a <wdt_timer_callback>
    7836:	90 91 0b 11 	lds	r25, 0x110B	; 0x80110b <wdt_timer_callback+0x1>
    783a:	89 2b       	or	r24, r25
    783c:	31 f0       	breq	.+12     	; 0x784a <__vector_12+0x4a>
		wdt_timer_callback();
    783e:	80 91 0a 11 	lds	r24, 0x110A	; 0x80110a <wdt_timer_callback>
    7842:	90 91 0b 11 	lds	r25, 0x110B	; 0x80110b <wdt_timer_callback+0x1>
    7846:	fc 01       	movw	r30, r24
    7848:	09 95       	icall
	}
}
    784a:	00 00       	nop
    784c:	df 91       	pop	r29
    784e:	cf 91       	pop	r28
    7850:	ff 91       	pop	r31
    7852:	ef 91       	pop	r30
    7854:	bf 91       	pop	r27
    7856:	af 91       	pop	r26
    7858:	9f 91       	pop	r25
    785a:	8f 91       	pop	r24
    785c:	7f 91       	pop	r23
    785e:	6f 91       	pop	r22
    7860:	5f 91       	pop	r21
    7862:	4f 91       	pop	r20
    7864:	3f 91       	pop	r19
    7866:	2f 91       	pop	r18
    7868:	0f 90       	pop	r0
    786a:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    786e:	0f 90       	pop	r0
    7870:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    7874:	0f 90       	pop	r0
    7876:	1f 90       	pop	r1
    7878:	18 95       	reti

0000787a <wdt_disable>:
 *
 *  This function disables the WDT without changing period settings.
 *  This function is written in asm where ever the time is critical
 */
void wdt_disable(void)
{
    787a:	cf 93       	push	r28
    787c:	df 93       	push	r29
    787e:	1f 92       	push	r1
    7880:	cd b7       	in	r28, 0x3d	; 61
    7882:	de b7       	in	r29, 0x3e	; 62
	/* Disable Global interrupt */
	uint8_t sreg = cpu_irq_save();
    7884:	0e 94 cf 3b 	call	0x779e	; 0x779e <cpu_irq_save>
    7888:	89 83       	std	Y+1, r24	; 0x01

	/* Reset Watchdog timer */
	wdt_reset();
    788a:	a8 95       	wdr

	/* Clear WDRF flag in MCUSR */
	wdt_reset_flag_clear();
    788c:	0e 94 ef 3b 	call	0x77de	; 0x77de <wdt_reset_flag_clear>

	/* Write logical one to WDCE and WDE to keep old prescale setting */
	asm ("LDS R17,0x60");   /* WDTCSR Address = 0x60 */
    7890:	10 91 60 00 	lds	r17, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	asm ("ORI R17,0x18");
    7894:	18 61       	ori	r17, 0x18	; 24
	asm ("LDI R18,0x00");
    7896:	20 e0       	ldi	r18, 0x00	; 0
	asm ("STS 0x60,R17");   /* WDTCSR Address = 0x60 */
    7898:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	/* Disable WDT */
	asm ("STS 0x60,R18");   /* WDTCSR Address = 0x60 */
    789c:	20 93 60 00 	sts	0x0060, r18	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>

	/* Restore Global interrupt */
	cpu_irq_restore(sreg);
    78a0:	89 81       	ldd	r24, Y+1	; 0x01
    78a2:	0e 94 df 3b 	call	0x77be	; 0x77be <cpu_irq_restore>
}
    78a6:	00 00       	nop
    78a8:	0f 90       	pop	r0
    78aa:	df 91       	pop	r29
    78ac:	cf 91       	pop	r28
    78ae:	08 95       	ret

000078b0 <wdt_set_timeout_period>:
 *  This function is written in asm where ever the time is critical
 *
 *  \param  to_period  WDT timeout period
 */
void wdt_set_timeout_period(enum wdt_timeout_period to_period)
{
    78b0:	cf 93       	push	r28
    78b2:	df 93       	push	r29
    78b4:	00 d0       	rcall	.+0      	; 0x78b6 <wdt_set_timeout_period+0x6>
    78b6:	cd b7       	in	r28, 0x3d	; 61
    78b8:	de b7       	in	r29, 0x3e	; 62
    78ba:	8a 83       	std	Y+2, r24	; 0x02
	/* Store the prescale value to temp register */
#if defined (__GNUC__)
	asm ("MOV R19,R24");
    78bc:	38 2f       	mov	r19, r24
#else
#error Unsupported compiler.
#endif

	/* Mask for WDP3 */
	if (to_period & MASK_PRESCALE_WPD3) {
    78be:	8a 81       	ldd	r24, Y+2	; 0x02
    78c0:	88 2f       	mov	r24, r24
    78c2:	90 e0       	ldi	r25, 0x00	; 0
    78c4:	88 70       	andi	r24, 0x08	; 8
    78c6:	99 27       	eor	r25, r25
    78c8:	89 2b       	or	r24, r25
    78ca:	11 f0       	breq	.+4      	; 0x78d0 <wdt_set_timeout_period+0x20>
		asm ("LDI R21,0x20");
    78cc:	50 e2       	ldi	r21, 0x20	; 32
    78ce:	01 c0       	rjmp	.+2      	; 0x78d2 <wdt_set_timeout_period+0x22>
	} else {
		asm ("LDI R21,0x00");
    78d0:	50 e0       	ldi	r21, 0x00	; 0
	}

	/* Disable Global interrupt */
	uint8_t sreg = cpu_irq_save();
    78d2:	0e 94 cf 3b 	call	0x779e	; 0x779e <cpu_irq_save>
    78d6:	89 83       	std	Y+1, r24	; 0x01

	/* Reset Watchdog timer */
	wdt_reset();
    78d8:	a8 95       	wdr

	asm ("LDI R17,0xD8");
    78da:	18 ed       	ldi	r17, 0xD8	; 216
	asm ("LDS R18,0x60");   /* WDTCSR Address = 0x60 */
    78dc:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	asm ("AND R17,R18");
    78e0:	12 23       	and	r17, r18
	asm ("STS 0x60,R17");   /* WDTCSR Address = 0x60 */
    78e2:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	/* Load the new prescale value */
	asm ("LDI R20,0x18");
    78e6:	48 e1       	ldi	r20, 0x18	; 24
	asm ("LDI R18,0x07");
    78e8:	27 e0       	ldi	r18, 0x07	; 7
	asm ("AND R19,R18");
    78ea:	32 23       	and	r19, r18
	asm ("OR R19,R21");
    78ec:	35 2b       	or	r19, r21
	asm ("OR R19,R17");
    78ee:	31 2b       	or	r19, r17
	/* Write logical one to WDCE and WDE */
	asm ("STS 0x60,R20");   /* WDTCSR Address = 0x60 */
    78f0:	40 93 60 00 	sts	0x0060, r20	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	/* Write new prescale setting */
	asm ("STS 0x60,R19");   /* WDTCSR Address = 0x60 */
    78f4:	30 93 60 00 	sts	0x0060, r19	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>

	/* Restore Global interrupt */
	cpu_irq_restore(sreg);
    78f8:	89 81       	ldd	r24, Y+1	; 0x01
    78fa:	0e 94 df 3b 	call	0x77be	; 0x77be <cpu_irq_restore>
}
    78fe:	00 00       	nop
    7900:	0f 90       	pop	r0
    7902:	0f 90       	pop	r0
    7904:	df 91       	pop	r29
    7906:	cf 91       	pop	r28
    7908:	08 95       	ret

0000790a <wdt_enable>:
 * This function is written in asm where ever the time is critical
 *
 * \param mode WDT timer mode selection
 */
void wdt_enable(enum wdt_mode_select mode)
{
    790a:	cf 93       	push	r28
    790c:	df 93       	push	r29
    790e:	00 d0       	rcall	.+0      	; 0x7910 <wdt_enable+0x6>
    7910:	cd b7       	in	r28, 0x3d	; 61
    7912:	de b7       	in	r29, 0x3e	; 62
    7914:	8a 83       	std	Y+2, r24	; 0x02
	/* Disable Global interrupt */
	uint8_t sreg = cpu_irq_save();
    7916:	0e 94 cf 3b 	call	0x779e	; 0x779e <cpu_irq_save>
    791a:	89 83       	std	Y+1, r24	; 0x01

	/* Reset Watchdog timer */
	wdt_reset();
    791c:	a8 95       	wdr

	/* Clear WDRF flag in MCUSR */
	wdt_reset_flag_clear();
    791e:	0e 94 ef 3b 	call	0x77de	; 0x77de <wdt_reset_flag_clear>

	/*System reset mode */
	if (mode == SYSTEM_RESET_MODE) {
    7922:	8a 81       	ldd	r24, Y+2	; 0x02
    7924:	81 30       	cpi	r24, 0x01	; 1
    7926:	59 f4       	brne	.+22     	; 0x793e <wdt_enable+0x34>
		/* Write logical zero to WDIE */
		asm ("LDI R17,0xBF");
    7928:	1f eb       	ldi	r17, 0xBF	; 191
		asm ("LDS R18,0x60"); /* WDTCSR Address = 0x60 */
    792a:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		asm ("AND R17,R18");
    792e:	12 23       	and	r17, r18
		asm ("STS 0x60,R17"); /* WDTCSR Address = 0x60 */
    7930:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		/* Write WDIF,WDE and WDCE to logical one */
		asm ("LDI R18,0x98");
    7934:	28 e9       	ldi	r18, 0x98	; 152
		asm ("OR R18,R17");
    7936:	21 2b       	or	r18, r17
		asm ("STS 0x60,R18"); /* WDTCSR Address = 0x60 */
    7938:	20 93 60 00 	sts	0x0060, r18	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
    793c:	1e c0       	rjmp	.+60     	; 0x797a <wdt_enable+0x70>
	}
	/* Interrupt mode */
	else if (mode == INTERRUPT_MODE) {
    793e:	8a 81       	ldd	r24, Y+2	; 0x02
    7940:	88 23       	and	r24, r24
    7942:	71 f4       	brne	.+28     	; 0x7960 <wdt_enable+0x56>
		/* Write logical zero to WDE */
		asm ("LDI R17,0xF7");
    7944:	17 ef       	ldi	r17, 0xF7	; 247
		asm ("LDS R18,0x60"); /* WDTCSR Address = 0x60 */
    7946:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		asm ("AND R17,R18");
    794a:	12 23       	and	r17, r18
		asm ("STS 0x60,R17"); /* WDTCSR Address = 0x60 */
    794c:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		asm ("LDI R20,0x18");
    7950:	48 e1       	ldi	r20, 0x18	; 24
		asm ("LDI R19,0xD0");
    7952:	30 ed       	ldi	r19, 0xD0	; 208
		asm ("OR R19,R17");
    7954:	31 2b       	or	r19, r17
		/* Write logical one to WDCE and WDE */
		asm ("STS 0x60,R20"); /* WDTCSR Address = 0x60 */
    7956:	40 93 60 00 	sts	0x0060, r20	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		/* Write WDIF,WDIE and WDCE to logical one */
		asm ("STS 0x60,R19"); /* WDTCSR Address = 0x60 */
    795a:	30 93 60 00 	sts	0x0060, r19	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
    795e:	0d c0       	rjmp	.+26     	; 0x797a <wdt_enable+0x70>
	}
	/* Interrupt and System reset mode */
	else if (mode == INTERRUPT_SYSTEM_RESET_MODE) {
    7960:	8a 81       	ldd	r24, Y+2	; 0x02
    7962:	82 30       	cpi	r24, 0x02	; 2
    7964:	51 f4       	brne	.+20     	; 0x797a <wdt_enable+0x70>
		/* Write logical zero to WDE */
		asm ("LDI R17,0xF7");
    7966:	17 ef       	ldi	r17, 0xF7	; 247
		asm ("LDS R18,0x60"); /* WDTCSR Address = 0x60 */
    7968:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		asm ("AND R17,R18");
    796c:	12 23       	and	r17, r18
		asm ("STS 0x60,R17"); /* WDTCSR Address = 0x60 */
    796e:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		/* Write logical one to WDCE, WDIE,WDIF and WDE */
		asm ("LDI R18,0xD8");
    7972:	28 ed       	ldi	r18, 0xD8	; 216
		asm ("OR R18,R17");
    7974:	21 2b       	or	r18, r17
		asm ("STS 0x60,R18"); /* WDTCSR Address = 0x60 */
    7976:	20 93 60 00 	sts	0x0060, r18	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	}

	/* Restore Global interrupt */
	cpu_irq_restore(sreg);
    797a:	89 81       	ldd	r24, Y+1	; 0x01
    797c:	0e 94 df 3b 	call	0x77be	; 0x77be <cpu_irq_restore>
}
    7980:	00 00       	nop
    7982:	0f 90       	pop	r0
    7984:	0f 90       	pop	r0
    7986:	df 91       	pop	r29
    7988:	cf 91       	pop	r28
    798a:	08 95       	ret

0000798c <wdt_set_interrupt_callback>:
 * driver will only clear the interrupt flags.
 *
 * \param callback Reference to a callback function
 */
void wdt_set_interrupt_callback(wdt_callback_t callback)
{
    798c:	cf 93       	push	r28
    798e:	df 93       	push	r29
    7990:	00 d0       	rcall	.+0      	; 0x7992 <wdt_set_interrupt_callback+0x6>
    7992:	cd b7       	in	r28, 0x3d	; 61
    7994:	de b7       	in	r29, 0x3e	; 62
    7996:	9a 83       	std	Y+2, r25	; 0x02
    7998:	89 83       	std	Y+1, r24	; 0x01
	wdt_timer_callback = callback;
    799a:	89 81       	ldd	r24, Y+1	; 0x01
    799c:	9a 81       	ldd	r25, Y+2	; 0x02
    799e:	90 93 0b 11 	sts	0x110B, r25	; 0x80110b <wdt_timer_callback+0x1>
    79a2:	80 93 0a 11 	sts	0x110A, r24	; 0x80110a <wdt_timer_callback>
}
    79a6:	00 00       	nop
    79a8:	0f 90       	pop	r0
    79aa:	0f 90       	pop	r0
    79ac:	df 91       	pop	r29
    79ae:	cf 91       	pop	r28
    79b0:	08 95       	ret

000079b2 <wdt_reset_mcu>:
 *  This function generates an hardware microcontroller reset using the WDT.
 *
 *  The function loads enables the WDT in system reset mode.
 */
void wdt_reset_mcu(void)
{
    79b2:	cf 93       	push	r28
    79b4:	df 93       	push	r29
    79b6:	cd b7       	in	r28, 0x3d	; 61
    79b8:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Set minimum timeout period
	 */
	wdt_set_timeout_period(WDT_TIMEOUT_PERIOD_2KCLK);
    79ba:	80 e0       	ldi	r24, 0x00	; 0
    79bc:	0e 94 58 3c 	call	0x78b0	; 0x78b0 <wdt_set_timeout_period>

	/*
	 * WDT enabled
	 */
	wdt_enable(SYSTEM_RESET_MODE);
    79c0:	81 e0       	ldi	r24, 0x01	; 1
    79c2:	0e 94 85 3c 	call	0x790a	; 0x790a <wdt_enable>

	/*
	 * WDT Reset
	 */
	wdt_reset();
    79c6:	a8 95       	wdr
	/*
	 * No exit to prevent the execution of the following instructions.
	 */
	while (true) {
		/* Wait for Watchdog reset. */
	}
    79c8:	ff cf       	rjmp	.-2      	; 0x79c8 <wdt_reset_mcu+0x16>

000079ca <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    79ca:	cf 93       	push	r28
    79cc:	df 93       	push	r29
    79ce:	1f 92       	push	r1
    79d0:	cd b7       	in	r28, 0x3d	; 61
    79d2:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    79d4:	8f e5       	ldi	r24, 0x5F	; 95
    79d6:	90 e0       	ldi	r25, 0x00	; 0
    79d8:	fc 01       	movw	r30, r24
    79da:	80 81       	ld	r24, Z
    79dc:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    79de:	f8 94       	cli
	return flags;
    79e0:	89 81       	ldd	r24, Y+1	; 0x01
}
    79e2:	0f 90       	pop	r0
    79e4:	df 91       	pop	r29
    79e6:	cf 91       	pop	r28
    79e8:	08 95       	ret

000079ea <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    79ea:	cf 93       	push	r28
    79ec:	df 93       	push	r29
    79ee:	1f 92       	push	r1
    79f0:	cd b7       	in	r28, 0x3d	; 61
    79f2:	de b7       	in	r29, 0x3e	; 62
    79f4:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    79f6:	8f e5       	ldi	r24, 0x5F	; 95
    79f8:	90 e0       	ldi	r25, 0x00	; 0
    79fa:	29 81       	ldd	r18, Y+1	; 0x01
    79fc:	fc 01       	movw	r30, r24
    79fe:	20 83       	st	Z, r18
}
    7a00:	00 00       	nop
    7a02:	0f 90       	pop	r0
    7a04:	df 91       	pop	r29
    7a06:	cf 91       	pop	r28
    7a08:	08 95       	ret

00007a0a <sysclk_set_prescalers>:
 * Note: Prescaler setting is not working with the brain dead un optimised code
 * e.g. avr-gcc -00
 */

static inline void sysclk_set_prescalers(uint8_t psdiv)
{
    7a0a:	cf 93       	push	r28
    7a0c:	df 93       	push	r29
    7a0e:	00 d0       	rcall	.+0      	; 0x7a10 <sysclk_set_prescalers+0x6>
    7a10:	cd b7       	in	r28, 0x3d	; 61
    7a12:	de b7       	in	r29, 0x3e	; 62
    7a14:	8a 83       	std	Y+2, r24	; 0x02
	(void) psdiv;
#if !MEGA_UNSPECIFIED
	irqflags_t flags = cpu_irq_save();
    7a16:	0e 94 e5 3c 	call	0x79ca	; 0x79ca <cpu_irq_save>
    7a1a:	89 83       	std	Y+1, r24	; 0x01

	ASM(
    7a1c:	5f 93       	push	r21
    7a1e:	50 e8       	ldi	r21, 0x80	; 128
    7a20:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    7a24:	50 e0       	ldi	r21, 0x00	; 0
    7a26:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    7a2a:	5f 91       	pop	r21
	                                                    *      */

			"pop r21                     \n\t"
			);

	cpu_irq_restore(flags);
    7a2c:	89 81       	ldd	r24, Y+1	; 0x01
    7a2e:	0e 94 f5 3c 	call	0x79ea	; 0x79ea <cpu_irq_restore>
#endif
}
    7a32:	00 00       	nop
    7a34:	0f 90       	pop	r0
    7a36:	0f 90       	pop	r0
    7a38:	df 91       	pop	r29
    7a3a:	cf 91       	pop	r28
    7a3c:	08 95       	ret

00007a3e <sysclk_init>:

/**
 *  Function to initialize the clock and disable clock for not required modules.
 */
void sysclk_init(void)
{
    7a3e:	cf 93       	push	r28
    7a40:	df 93       	push	r29
    7a42:	00 d0       	rcall	.+0      	; 0x7a44 <sysclk_init+0x6>
    7a44:	1f 92       	push	r1
    7a46:	cd b7       	in	r28, 0x3d	; 61
    7a48:	de b7       	in	r29, 0x3e	; 62
#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
    7a4a:	84 e6       	ldi	r24, 0x64	; 100
    7a4c:	90 e0       	ldi	r25, 0x00	; 0
    7a4e:	9a 83       	std	Y+2, r25	; 0x02
    7a50:	89 83       	std	Y+1, r24	; 0x01
	uint8_t i;
	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i < NUMBER_OF_POWER_REG; i++) {
    7a52:	1b 82       	std	Y+3, r1	; 0x03
    7a54:	0d c0       	rjmp	.+26     	; 0x7a70 <sysclk_init+0x32>
		*(reg++) = 0xFF;
    7a56:	89 81       	ldd	r24, Y+1	; 0x01
    7a58:	9a 81       	ldd	r25, Y+2	; 0x02
    7a5a:	9c 01       	movw	r18, r24
    7a5c:	2f 5f       	subi	r18, 0xFF	; 255
    7a5e:	3f 4f       	sbci	r19, 0xFF	; 255
    7a60:	3a 83       	std	Y+2, r19	; 0x02
    7a62:	29 83       	std	Y+1, r18	; 0x01
    7a64:	2f ef       	ldi	r18, 0xFF	; 255
    7a66:	fc 01       	movw	r30, r24
    7a68:	20 83       	st	Z, r18
{
#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	uint8_t i;
	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i < NUMBER_OF_POWER_REG; i++) {
    7a6a:	8b 81       	ldd	r24, Y+3	; 0x03
    7a6c:	8f 5f       	subi	r24, 0xFF	; 255
    7a6e:	8b 83       	std	Y+3, r24	; 0x03
    7a70:	8b 81       	ldd	r24, Y+3	; 0x03
    7a72:	82 30       	cpi	r24, 0x02	; 2
    7a74:	80 f3       	brcs	.-32     	; 0x7a56 <sysclk_init+0x18>
#endif
#if !MEGA_UNSPECIFIED && !MEGA_XX
	/* Set up system clock prescalers if different from defaults */
	if ((CONFIG_SYSCLK_PSDIV != SYSCLK_PSDIV_8) ||
			(SYSCLK_PSDIV_8 != CLKPR)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSDIV);
    7a76:	80 e0       	ldi	r24, 0x00	; 0
    7a78:	0e 94 05 3d 	call	0x7a0a	; 0x7a0a <sysclk_set_prescalers>
	}
#endif
}
    7a7c:	00 00       	nop
    7a7e:	0f 90       	pop	r0
    7a80:	0f 90       	pop	r0
    7a82:	0f 90       	pop	r0
    7a84:	df 91       	pop	r29
    7a86:	cf 91       	pop	r28
    7a88:	08 95       	ret

00007a8a <sysclk_enable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bitmask) of the peripheral module to be enabled.
 */
void sysclk_enable_module(enum power_red_id port, uint8_t id)
{
    7a8a:	cf 93       	push	r28
    7a8c:	df 93       	push	r29
    7a8e:	00 d0       	rcall	.+0      	; 0x7a90 <sysclk_enable_module+0x6>
    7a90:	00 d0       	rcall	.+0      	; 0x7a92 <sysclk_enable_module+0x8>
    7a92:	1f 92       	push	r1
    7a94:	cd b7       	in	r28, 0x3d	; 61
    7a96:	de b7       	in	r29, 0x3e	; 62
    7a98:	8c 83       	std	Y+4, r24	; 0x04
    7a9a:	6d 83       	std	Y+5, r22	; 0x05
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
    7a9c:	84 e6       	ldi	r24, 0x64	; 100
    7a9e:	90 e0       	ldi	r25, 0x00	; 0
    7aa0:	9a 83       	std	Y+2, r25	; 0x02
    7aa2:	89 83       	std	Y+1, r24	; 0x01
	irqflags_t flags = cpu_irq_save();
    7aa4:	0e 94 e5 3c 	call	0x79ca	; 0x79ca <cpu_irq_save>
    7aa8:	8b 83       	std	Y+3, r24	; 0x03

	if (port < NUMBER_OF_POWER_REG) {
    7aaa:	8c 81       	ldd	r24, Y+4	; 0x04
    7aac:	82 30       	cpi	r24, 0x02	; 2
    7aae:	b0 f4       	brcc	.+44     	; 0x7adc <sysclk_enable_module+0x52>
		*(reg + port)  &= ~id;
    7ab0:	8c 81       	ldd	r24, Y+4	; 0x04
    7ab2:	88 2f       	mov	r24, r24
    7ab4:	90 e0       	ldi	r25, 0x00	; 0
    7ab6:	29 81       	ldd	r18, Y+1	; 0x01
    7ab8:	3a 81       	ldd	r19, Y+2	; 0x02
    7aba:	82 0f       	add	r24, r18
    7abc:	93 1f       	adc	r25, r19
    7abe:	2c 81       	ldd	r18, Y+4	; 0x04
    7ac0:	22 2f       	mov	r18, r18
    7ac2:	30 e0       	ldi	r19, 0x00	; 0
    7ac4:	49 81       	ldd	r20, Y+1	; 0x01
    7ac6:	5a 81       	ldd	r21, Y+2	; 0x02
    7ac8:	24 0f       	add	r18, r20
    7aca:	35 1f       	adc	r19, r21
    7acc:	f9 01       	movw	r30, r18
    7ace:	20 81       	ld	r18, Z
    7ad0:	32 2f       	mov	r19, r18
    7ad2:	2d 81       	ldd	r18, Y+5	; 0x05
    7ad4:	20 95       	com	r18
    7ad6:	23 23       	and	r18, r19
    7ad8:	fc 01       	movw	r30, r24
    7ada:	20 83       	st	Z, r18
	}
	cpu_irq_restore(flags);
    7adc:	8b 81       	ldd	r24, Y+3	; 0x03
    7ade:	0e 94 f5 3c 	call	0x79ea	; 0x79ea <cpu_irq_restore>
#endif
}
    7ae2:	00 00       	nop
    7ae4:	0f 90       	pop	r0
    7ae6:	0f 90       	pop	r0
    7ae8:	0f 90       	pop	r0
    7aea:	0f 90       	pop	r0
    7aec:	0f 90       	pop	r0
    7aee:	df 91       	pop	r29
    7af0:	cf 91       	pop	r28
    7af2:	08 95       	ret

00007af4 <sysclk_disable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bit mask) of the peripheral module to be disabled.
 */
void sysclk_disable_module( enum power_red_id port, uint8_t id)
{
    7af4:	cf 93       	push	r28
    7af6:	df 93       	push	r29
    7af8:	00 d0       	rcall	.+0      	; 0x7afa <sysclk_disable_module+0x6>
    7afa:	00 d0       	rcall	.+0      	; 0x7afc <sysclk_disable_module+0x8>
    7afc:	1f 92       	push	r1
    7afe:	cd b7       	in	r28, 0x3d	; 61
    7b00:	de b7       	in	r29, 0x3e	; 62
    7b02:	8c 83       	std	Y+4, r24	; 0x04
    7b04:	6d 83       	std	Y+5, r22	; 0x05
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
    7b06:	84 e6       	ldi	r24, 0x64	; 100
    7b08:	90 e0       	ldi	r25, 0x00	; 0
    7b0a:	9a 83       	std	Y+2, r25	; 0x02
    7b0c:	89 83       	std	Y+1, r24	; 0x01
	irqflags_t flags = cpu_irq_save();
    7b0e:	0e 94 e5 3c 	call	0x79ca	; 0x79ca <cpu_irq_save>
    7b12:	8b 83       	std	Y+3, r24	; 0x03
	if (port < NUMBER_OF_POWER_REG) {
    7b14:	8c 81       	ldd	r24, Y+4	; 0x04
    7b16:	82 30       	cpi	r24, 0x02	; 2
    7b18:	a0 f4       	brcc	.+40     	; 0x7b42 <sysclk_disable_module+0x4e>
		*(reg + port) |= id;
    7b1a:	8c 81       	ldd	r24, Y+4	; 0x04
    7b1c:	88 2f       	mov	r24, r24
    7b1e:	90 e0       	ldi	r25, 0x00	; 0
    7b20:	29 81       	ldd	r18, Y+1	; 0x01
    7b22:	3a 81       	ldd	r19, Y+2	; 0x02
    7b24:	82 0f       	add	r24, r18
    7b26:	93 1f       	adc	r25, r19
    7b28:	2c 81       	ldd	r18, Y+4	; 0x04
    7b2a:	22 2f       	mov	r18, r18
    7b2c:	30 e0       	ldi	r19, 0x00	; 0
    7b2e:	49 81       	ldd	r20, Y+1	; 0x01
    7b30:	5a 81       	ldd	r21, Y+2	; 0x02
    7b32:	24 0f       	add	r18, r20
    7b34:	35 1f       	adc	r19, r21
    7b36:	f9 01       	movw	r30, r18
    7b38:	30 81       	ld	r19, Z
    7b3a:	2d 81       	ldd	r18, Y+5	; 0x05
    7b3c:	23 2b       	or	r18, r19
    7b3e:	fc 01       	movw	r30, r24
    7b40:	20 83       	st	Z, r18
	}
	cpu_irq_restore(flags);
    7b42:	8b 81       	ldd	r24, Y+3	; 0x03
    7b44:	0e 94 f5 3c 	call	0x79ea	; 0x79ea <cpu_irq_restore>
#endif
}
    7b48:	00 00       	nop
    7b4a:	0f 90       	pop	r0
    7b4c:	0f 90       	pop	r0
    7b4e:	0f 90       	pop	r0
    7b50:	0f 90       	pop	r0
    7b52:	0f 90       	pop	r0
    7b54:	df 91       	pop	r29
    7b56:	cf 91       	pop	r28
    7b58:	08 95       	ret

00007b5a <usart_serial_putchar>:
 * \param c       Character to write.
 *
 * \return Status code
 */
static inline status_code_t usart_serial_putchar(usart_if usart, uint8_t c)
{
    7b5a:	cf 93       	push	r28
    7b5c:	df 93       	push	r29
    7b5e:	00 d0       	rcall	.+0      	; 0x7b60 <usart_serial_putchar+0x6>
    7b60:	1f 92       	push	r1
    7b62:	cd b7       	in	r28, 0x3d	; 61
    7b64:	de b7       	in	r29, 0x3e	; 62
    7b66:	9a 83       	std	Y+2, r25	; 0x02
    7b68:	89 83       	std	Y+1, r24	; 0x01
    7b6a:	6b 83       	std	Y+3, r22	; 0x03
	return usart_putchar(usart, c);
    7b6c:	89 81       	ldd	r24, Y+1	; 0x01
    7b6e:	9a 81       	ldd	r25, Y+2	; 0x02
    7b70:	6b 81       	ldd	r22, Y+3	; 0x03
    7b72:	0e 94 66 39 	call	0x72cc	; 0x72cc <usart_putchar>
}
    7b76:	0f 90       	pop	r0
    7b78:	0f 90       	pop	r0
    7b7a:	0f 90       	pop	r0
    7b7c:	df 91       	pop	r29
    7b7e:	cf 91       	pop	r28
    7b80:	08 95       	ret

00007b82 <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
    7b82:	cf 93       	push	r28
    7b84:	df 93       	push	r29
    7b86:	00 d0       	rcall	.+0      	; 0x7b88 <usart_serial_getchar+0x6>
    7b88:	00 d0       	rcall	.+0      	; 0x7b8a <usart_serial_getchar+0x8>
    7b8a:	cd b7       	in	r28, 0x3d	; 61
    7b8c:	de b7       	in	r29, 0x3e	; 62
    7b8e:	9a 83       	std	Y+2, r25	; 0x02
    7b90:	89 83       	std	Y+1, r24	; 0x01
    7b92:	7c 83       	std	Y+4, r23	; 0x04
    7b94:	6b 83       	std	Y+3, r22	; 0x03
	*data = usart_getchar(usart);
    7b96:	89 81       	ldd	r24, Y+1	; 0x01
    7b98:	9a 81       	ldd	r25, Y+2	; 0x02
    7b9a:	0e 94 85 39 	call	0x730a	; 0x730a <usart_getchar>
    7b9e:	28 2f       	mov	r18, r24
    7ba0:	8b 81       	ldd	r24, Y+3	; 0x03
    7ba2:	9c 81       	ldd	r25, Y+4	; 0x04
    7ba4:	fc 01       	movw	r30, r24
    7ba6:	20 83       	st	Z, r18
}
    7ba8:	00 00       	nop
    7baa:	0f 90       	pop	r0
    7bac:	0f 90       	pop	r0
    7bae:	0f 90       	pop	r0
    7bb0:	0f 90       	pop	r0
    7bb2:	df 91       	pop	r29
    7bb4:	cf 91       	pop	r28
    7bb6:	08 95       	ret

00007bb8 <usart_serial_write_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
    7bb8:	cf 93       	push	r28
    7bba:	df 93       	push	r29
    7bbc:	00 d0       	rcall	.+0      	; 0x7bbe <usart_serial_write_packet+0x6>
    7bbe:	00 d0       	rcall	.+0      	; 0x7bc0 <usart_serial_write_packet+0x8>
    7bc0:	00 d0       	rcall	.+0      	; 0x7bc2 <usart_serial_write_packet+0xa>
    7bc2:	cd b7       	in	r28, 0x3d	; 61
    7bc4:	de b7       	in	r29, 0x3e	; 62
    7bc6:	9a 83       	std	Y+2, r25	; 0x02
    7bc8:	89 83       	std	Y+1, r24	; 0x01
    7bca:	7c 83       	std	Y+4, r23	; 0x04
    7bcc:	6b 83       	std	Y+3, r22	; 0x03
    7bce:	5e 83       	std	Y+6, r21	; 0x06
    7bd0:	4d 83       	std	Y+5, r20	; 0x05
	while (len) {
    7bd2:	13 c0       	rjmp	.+38     	; 0x7bfa <usart_serial_write_packet+0x42>
		usart_serial_putchar(usart, *data);
    7bd4:	8b 81       	ldd	r24, Y+3	; 0x03
    7bd6:	9c 81       	ldd	r25, Y+4	; 0x04
    7bd8:	fc 01       	movw	r30, r24
    7bda:	20 81       	ld	r18, Z
    7bdc:	89 81       	ldd	r24, Y+1	; 0x01
    7bde:	9a 81       	ldd	r25, Y+2	; 0x02
    7be0:	62 2f       	mov	r22, r18
    7be2:	0e 94 ad 3d 	call	0x7b5a	; 0x7b5a <usart_serial_putchar>
		len--;
    7be6:	8d 81       	ldd	r24, Y+5	; 0x05
    7be8:	9e 81       	ldd	r25, Y+6	; 0x06
    7bea:	01 97       	sbiw	r24, 0x01	; 1
    7bec:	9e 83       	std	Y+6, r25	; 0x06
    7bee:	8d 83       	std	Y+5, r24	; 0x05
		data++;
    7bf0:	8b 81       	ldd	r24, Y+3	; 0x03
    7bf2:	9c 81       	ldd	r25, Y+4	; 0x04
    7bf4:	01 96       	adiw	r24, 0x01	; 1
    7bf6:	9c 83       	std	Y+4, r25	; 0x04
    7bf8:	8b 83       	std	Y+3, r24	; 0x03
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
	while (len) {
    7bfa:	8d 81       	ldd	r24, Y+5	; 0x05
    7bfc:	9e 81       	ldd	r25, Y+6	; 0x06
    7bfe:	89 2b       	or	r24, r25
    7c00:	49 f7       	brne	.-46     	; 0x7bd4 <usart_serial_write_packet+0x1c>
		usart_serial_putchar(usart, *data);
		len--;
		data++;
	}
	return STATUS_OK;
    7c02:	80 e0       	ldi	r24, 0x00	; 0
}
    7c04:	26 96       	adiw	r28, 0x06	; 6
    7c06:	0f b6       	in	r0, 0x3f	; 63
    7c08:	f8 94       	cli
    7c0a:	de bf       	out	0x3e, r29	; 62
    7c0c:	0f be       	out	0x3f, r0	; 63
    7c0e:	cd bf       	out	0x3d, r28	; 61
    7c10:	df 91       	pop	r29
    7c12:	cf 91       	pop	r28
    7c14:	08 95       	ret

00007c16 <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
    7c16:	cf 93       	push	r28
    7c18:	df 93       	push	r29
    7c1a:	00 d0       	rcall	.+0      	; 0x7c1c <usart_serial_read_packet+0x6>
    7c1c:	00 d0       	rcall	.+0      	; 0x7c1e <usart_serial_read_packet+0x8>
    7c1e:	00 d0       	rcall	.+0      	; 0x7c20 <usart_serial_read_packet+0xa>
    7c20:	cd b7       	in	r28, 0x3d	; 61
    7c22:	de b7       	in	r29, 0x3e	; 62
    7c24:	9a 83       	std	Y+2, r25	; 0x02
    7c26:	89 83       	std	Y+1, r24	; 0x01
    7c28:	7c 83       	std	Y+4, r23	; 0x04
    7c2a:	6b 83       	std	Y+3, r22	; 0x03
    7c2c:	5e 83       	std	Y+6, r21	; 0x06
    7c2e:	4d 83       	std	Y+5, r20	; 0x05
	while (len) {
    7c30:	11 c0       	rjmp	.+34     	; 0x7c54 <usart_serial_read_packet+0x3e>
		usart_serial_getchar(usart, data);
    7c32:	2b 81       	ldd	r18, Y+3	; 0x03
    7c34:	3c 81       	ldd	r19, Y+4	; 0x04
    7c36:	89 81       	ldd	r24, Y+1	; 0x01
    7c38:	9a 81       	ldd	r25, Y+2	; 0x02
    7c3a:	b9 01       	movw	r22, r18
    7c3c:	0e 94 c1 3d 	call	0x7b82	; 0x7b82 <usart_serial_getchar>
		len--;
    7c40:	8d 81       	ldd	r24, Y+5	; 0x05
    7c42:	9e 81       	ldd	r25, Y+6	; 0x06
    7c44:	01 97       	sbiw	r24, 0x01	; 1
    7c46:	9e 83       	std	Y+6, r25	; 0x06
    7c48:	8d 83       	std	Y+5, r24	; 0x05
		data++;
    7c4a:	8b 81       	ldd	r24, Y+3	; 0x03
    7c4c:	9c 81       	ldd	r25, Y+4	; 0x04
    7c4e:	01 96       	adiw	r24, 0x01	; 1
    7c50:	9c 83       	std	Y+4, r25	; 0x04
    7c52:	8b 83       	std	Y+3, r24	; 0x03
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
	while (len) {
    7c54:	8d 81       	ldd	r24, Y+5	; 0x05
    7c56:	9e 81       	ldd	r25, Y+6	; 0x06
    7c58:	89 2b       	or	r24, r25
    7c5a:	59 f7       	brne	.-42     	; 0x7c32 <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
    7c5c:	80 e0       	ldi	r24, 0x00	; 0
}
    7c5e:	26 96       	adiw	r28, 0x06	; 6
    7c60:	0f b6       	in	r0, 0x3f	; 63
    7c62:	f8 94       	cli
    7c64:	de bf       	out	0x3e, r29	; 62
    7c66:	0f be       	out	0x3f, r0	; 63
    7c68:	cd bf       	out	0x3d, r28	; 61
    7c6a:	df 91       	pop	r29
    7c6c:	cf 91       	pop	r28
    7c6e:	08 95       	ret

00007c70 <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
    7c70:	cf 93       	push	r28
    7c72:	df 93       	push	r29
    7c74:	00 d0       	rcall	.+0      	; 0x7c76 <_read+0x6>
    7c76:	1f 92       	push	r1
    7c78:	cd b7       	in	r28, 0x3d	; 61
    7c7a:	de b7       	in	r29, 0x3e	; 62
    7c7c:	9b 83       	std	Y+3, r25	; 0x03
    7c7e:	8a 83       	std	Y+2, r24	; 0x02
	(void) f;
	char c;
	ptr_get(stdio_base,&c);
    7c80:	20 91 f3 11 	lds	r18, 0x11F3	; 0x8011f3 <ptr_get>
    7c84:	30 91 f4 11 	lds	r19, 0x11F4	; 0x8011f4 <ptr_get+0x1>
    7c88:	80 91 f7 11 	lds	r24, 0x11F7	; 0x8011f7 <stdio_base>
    7c8c:	90 91 f8 11 	lds	r25, 0x11F8	; 0x8011f8 <stdio_base+0x1>
    7c90:	ae 01       	movw	r20, r28
    7c92:	4f 5f       	subi	r20, 0xFF	; 255
    7c94:	5f 4f       	sbci	r21, 0xFF	; 255
    7c96:	ba 01       	movw	r22, r20
    7c98:	f9 01       	movw	r30, r18
    7c9a:	09 95       	icall
	return c;
    7c9c:	89 81       	ldd	r24, Y+1	; 0x01
    7c9e:	88 2f       	mov	r24, r24
    7ca0:	90 e0       	ldi	r25, 0x00	; 0
}
    7ca2:	0f 90       	pop	r0
    7ca4:	0f 90       	pop	r0
    7ca6:	0f 90       	pop	r0
    7ca8:	df 91       	pop	r29
    7caa:	cf 91       	pop	r28
    7cac:	08 95       	ret

00007cae <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
    7cae:	cf 93       	push	r28
    7cb0:	df 93       	push	r29
    7cb2:	00 d0       	rcall	.+0      	; 0x7cb4 <_write+0x6>
    7cb4:	1f 92       	push	r1
    7cb6:	cd b7       	in	r28, 0x3d	; 61
    7cb8:	de b7       	in	r29, 0x3e	; 62
    7cba:	89 83       	std	Y+1, r24	; 0x01
    7cbc:	7b 83       	std	Y+3, r23	; 0x03
    7cbe:	6a 83       	std	Y+2, r22	; 0x02
	(void) f;

	if (ptr_put(stdio_base, c) < 0) {
    7cc0:	20 91 f5 11 	lds	r18, 0x11F5	; 0x8011f5 <ptr_put>
    7cc4:	30 91 f6 11 	lds	r19, 0x11F6	; 0x8011f6 <ptr_put+0x1>
    7cc8:	80 91 f7 11 	lds	r24, 0x11F7	; 0x8011f7 <stdio_base>
    7ccc:	90 91 f8 11 	lds	r25, 0x11F8	; 0x8011f8 <stdio_base+0x1>
    7cd0:	69 81       	ldd	r22, Y+1	; 0x01
    7cd2:	f9 01       	movw	r30, r18
    7cd4:	09 95       	icall
    7cd6:	99 23       	and	r25, r25
    7cd8:	1c f4       	brge	.+6      	; 0x7ce0 <_write+0x32>
		return -1;
    7cda:	8f ef       	ldi	r24, 0xFF	; 255
    7cdc:	9f ef       	ldi	r25, 0xFF	; 255
    7cde:	02 c0       	rjmp	.+4      	; 0x7ce4 <_write+0x36>
	}
	return 1;
    7ce0:	81 e0       	ldi	r24, 0x01	; 1
    7ce2:	90 e0       	ldi	r25, 0x00	; 0
}
    7ce4:	0f 90       	pop	r0
    7ce6:	0f 90       	pop	r0
    7ce8:	0f 90       	pop	r0
    7cea:	df 91       	pop	r29
    7cec:	cf 91       	pop	r28
    7cee:	08 95       	ret

00007cf0 <usart_rx_complete_interrupt_enable>:
 * \brief Enable USART receive complete interrupt.
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_rx_complete_interrupt_enable(USART_t *usart)
{
    7cf0:	cf 93       	push	r28
    7cf2:	df 93       	push	r29
    7cf4:	00 d0       	rcall	.+0      	; 0x7cf6 <usart_rx_complete_interrupt_enable+0x6>
    7cf6:	cd b7       	in	r28, 0x3d	; 61
    7cf8:	de b7       	in	r29, 0x3e	; 62
    7cfa:	9a 83       	std	Y+2, r25	; 0x02
    7cfc:	89 83       	std	Y+1, r24	; 0x01
	(usart)->UCSRnB |= USART_RXC_bm;
    7cfe:	89 81       	ldd	r24, Y+1	; 0x01
    7d00:	9a 81       	ldd	r25, Y+2	; 0x02
    7d02:	fc 01       	movw	r30, r24
    7d04:	81 81       	ldd	r24, Z+1	; 0x01
    7d06:	28 2f       	mov	r18, r24
    7d08:	20 68       	ori	r18, 0x80	; 128
    7d0a:	89 81       	ldd	r24, Y+1	; 0x01
    7d0c:	9a 81       	ldd	r25, Y+2	; 0x02
    7d0e:	fc 01       	movw	r30, r24
    7d10:	21 83       	std	Z+1, r18	; 0x01
}
    7d12:	00 00       	nop
    7d14:	0f 90       	pop	r0
    7d16:	0f 90       	pop	r0
    7d18:	df 91       	pop	r29
    7d1a:	cf 91       	pop	r28
    7d1c:	08 95       	ret

00007d1e <usart_serial_init>:
 * \retval true if the initialization was successful
 * \retval false if initialization failed (error in baud rate calculation)
 */
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
    7d1e:	cf 93       	push	r28
    7d20:	df 93       	push	r29
    7d22:	cd b7       	in	r28, 0x3d	; 61
    7d24:	de b7       	in	r29, 0x3e	; 62
    7d26:	2b 97       	sbiw	r28, 0x0b	; 11
    7d28:	0f b6       	in	r0, 0x3f	; 63
    7d2a:	f8 94       	cli
    7d2c:	de bf       	out	0x3e, r29	; 62
    7d2e:	0f be       	out	0x3f, r0	; 63
    7d30:	cd bf       	out	0x3d, r28	; 61
    7d32:	99 87       	std	Y+9, r25	; 0x09
    7d34:	88 87       	std	Y+8, r24	; 0x08
    7d36:	7b 87       	std	Y+11, r23	; 0x0b
    7d38:	6a 87       	std	Y+10, r22	; 0x0a
	/* USART options. */
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
    7d3a:	8a 85       	ldd	r24, Y+10	; 0x0a
    7d3c:	9b 85       	ldd	r25, Y+11	; 0x0b
    7d3e:	fc 01       	movw	r30, r24
    7d40:	84 81       	ldd	r24, Z+4	; 0x04
    7d42:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
    7d44:	8a 85       	ldd	r24, Y+10	; 0x0a
    7d46:	9b 85       	ldd	r25, Y+11	; 0x0b
    7d48:	fc 01       	movw	r30, r24
    7d4a:	85 81       	ldd	r24, Z+5	; 0x05
    7d4c:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
    7d4e:	8a 85       	ldd	r24, Y+10	; 0x0a
    7d50:	9b 85       	ldd	r25, Y+11	; 0x0b
    7d52:	fc 01       	movw	r30, r24
    7d54:	86 81       	ldd	r24, Z+6	; 0x06
    7d56:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
    7d58:	8a 85       	ldd	r24, Y+10	; 0x0a
    7d5a:	9b 85       	ldd	r25, Y+11	; 0x0b
    7d5c:	fc 01       	movw	r30, r24
    7d5e:	80 81       	ld	r24, Z
    7d60:	91 81       	ldd	r25, Z+1	; 0x01
    7d62:	a2 81       	ldd	r26, Z+2	; 0x02
    7d64:	b3 81       	ldd	r27, Z+3	; 0x03
    7d66:	89 83       	std	Y+1, r24	; 0x01
    7d68:	9a 83       	std	Y+2, r25	; 0x02
    7d6a:	ab 83       	std	Y+3, r26	; 0x03
    7d6c:	bc 83       	std	Y+4, r27	; 0x04

	if (usart_init_rs232(usart, &usart_rs232_options)) {
    7d6e:	88 85       	ldd	r24, Y+8	; 0x08
    7d70:	99 85       	ldd	r25, Y+9	; 0x09
    7d72:	9e 01       	movw	r18, r28
    7d74:	2f 5f       	subi	r18, 0xFF	; 255
    7d76:	3f 4f       	sbci	r19, 0xFF	; 255
    7d78:	b9 01       	movw	r22, r18
    7d7a:	0e 94 58 37 	call	0x6eb0	; 0x6eb0 <usart_init_rs232>
    7d7e:	88 23       	and	r24, r24
    7d80:	11 f0       	breq	.+4      	; 0x7d86 <usart_serial_init+0x68>
		return true;
    7d82:	81 e0       	ldi	r24, 0x01	; 1
    7d84:	01 c0       	rjmp	.+2      	; 0x7d88 <usart_serial_init+0x6a>
	} else {
		return false;
    7d86:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    7d88:	2b 96       	adiw	r28, 0x0b	; 11
    7d8a:	0f b6       	in	r0, 0x3f	; 63
    7d8c:	f8 94       	cli
    7d8e:	de bf       	out	0x3e, r29	; 62
    7d90:	0f be       	out	0x3f, r0	; 63
    7d92:	cd bf       	out	0x3d, r28	; 61
    7d94:	df 91       	pop	r29
    7d96:	cf 91       	pop	r28
    7d98:	08 95       	ret

00007d9a <usart_serial_putchar>:
 * \param c       Character to write.
 *
 * \return Status code
 */
static inline status_code_t usart_serial_putchar(usart_if usart, uint8_t c)
{
    7d9a:	cf 93       	push	r28
    7d9c:	df 93       	push	r29
    7d9e:	00 d0       	rcall	.+0      	; 0x7da0 <usart_serial_putchar+0x6>
    7da0:	1f 92       	push	r1
    7da2:	cd b7       	in	r28, 0x3d	; 61
    7da4:	de b7       	in	r29, 0x3e	; 62
    7da6:	9a 83       	std	Y+2, r25	; 0x02
    7da8:	89 83       	std	Y+1, r24	; 0x01
    7daa:	6b 83       	std	Y+3, r22	; 0x03
	return usart_putchar(usart, c);
    7dac:	89 81       	ldd	r24, Y+1	; 0x01
    7dae:	9a 81       	ldd	r25, Y+2	; 0x02
    7db0:	6b 81       	ldd	r22, Y+3	; 0x03
    7db2:	0e 94 66 39 	call	0x72cc	; 0x72cc <usart_putchar>
}
    7db6:	0f 90       	pop	r0
    7db8:	0f 90       	pop	r0
    7dba:	0f 90       	pop	r0
    7dbc:	df 91       	pop	r29
    7dbe:	cf 91       	pop	r28
    7dc0:	08 95       	ret

00007dc2 <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
    7dc2:	cf 93       	push	r28
    7dc4:	df 93       	push	r29
    7dc6:	00 d0       	rcall	.+0      	; 0x7dc8 <usart_serial_getchar+0x6>
    7dc8:	00 d0       	rcall	.+0      	; 0x7dca <usart_serial_getchar+0x8>
    7dca:	cd b7       	in	r28, 0x3d	; 61
    7dcc:	de b7       	in	r29, 0x3e	; 62
    7dce:	9a 83       	std	Y+2, r25	; 0x02
    7dd0:	89 83       	std	Y+1, r24	; 0x01
    7dd2:	7c 83       	std	Y+4, r23	; 0x04
    7dd4:	6b 83       	std	Y+3, r22	; 0x03
	*data = usart_getchar(usart);
    7dd6:	89 81       	ldd	r24, Y+1	; 0x01
    7dd8:	9a 81       	ldd	r25, Y+2	; 0x02
    7dda:	0e 94 85 39 	call	0x730a	; 0x730a <usart_getchar>
    7dde:	28 2f       	mov	r18, r24
    7de0:	8b 81       	ldd	r24, Y+3	; 0x03
    7de2:	9c 81       	ldd	r25, Y+4	; 0x04
    7de4:	fc 01       	movw	r30, r24
    7de6:	20 83       	st	Z, r18
}
    7de8:	00 00       	nop
    7dea:	0f 90       	pop	r0
    7dec:	0f 90       	pop	r0
    7dee:	0f 90       	pop	r0
    7df0:	0f 90       	pop	r0
    7df2:	df 91       	pop	r29
    7df4:	cf 91       	pop	r28
    7df6:	08 95       	ret

00007df8 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
    7df8:	cf 93       	push	r28
    7dfa:	df 93       	push	r29
    7dfc:	00 d0       	rcall	.+0      	; 0x7dfe <stdio_serial_init+0x6>
    7dfe:	00 d0       	rcall	.+0      	; 0x7e00 <stdio_serial_init+0x8>
    7e00:	cd b7       	in	r28, 0x3d	; 61
    7e02:	de b7       	in	r29, 0x3e	; 62
    7e04:	9a 83       	std	Y+2, r25	; 0x02
    7e06:	89 83       	std	Y+1, r24	; 0x01
    7e08:	7c 83       	std	Y+4, r23	; 0x04
    7e0a:	6b 83       	std	Y+3, r22	; 0x03
	stdio_base = (void *)usart;
    7e0c:	89 81       	ldd	r24, Y+1	; 0x01
    7e0e:	9a 81       	ldd	r25, Y+2	; 0x02
    7e10:	90 93 f8 11 	sts	0x11F8, r25	; 0x8011f8 <stdio_base+0x1>
    7e14:	80 93 f7 11 	sts	0x11F7, r24	; 0x8011f7 <stdio_base>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    7e18:	8d ec       	ldi	r24, 0xCD	; 205
    7e1a:	9e e3       	ldi	r25, 0x3E	; 62
    7e1c:	90 93 f6 11 	sts	0x11F6, r25	; 0x8011f6 <ptr_put+0x1>
    7e20:	80 93 f5 11 	sts	0x11F5, r24	; 0x8011f5 <ptr_put>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    7e24:	81 ee       	ldi	r24, 0xE1	; 225
    7e26:	9e e3       	ldi	r25, 0x3E	; 62
    7e28:	90 93 f4 11 	sts	0x11F4, r25	; 0x8011f4 <ptr_get+0x1>
    7e2c:	80 93 f3 11 	sts	0x11F3, r24	; 0x8011f3 <ptr_get>
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
    7e30:	2b 81       	ldd	r18, Y+3	; 0x03
    7e32:	3c 81       	ldd	r19, Y+4	; 0x04
    7e34:	89 81       	ldd	r24, Y+1	; 0x01
    7e36:	9a 81       	ldd	r25, Y+2	; 0x02
    7e38:	b9 01       	movw	r22, r18
    7e3a:	0e 94 8f 3e 	call	0x7d1e	; 0x7d1e <usart_serial_init>
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
    7e3e:	68 e3       	ldi	r22, 0x38	; 56
    7e40:	7e e3       	ldi	r23, 0x3E	; 62
    7e42:	87 e5       	ldi	r24, 0x57	; 87
    7e44:	9e e3       	ldi	r25, 0x3E	; 62
    7e46:	0e 94 1f 4b 	call	0x963e	; 0x963e <fdevopen>
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
    7e4a:	00 00       	nop
    7e4c:	0f 90       	pop	r0
    7e4e:	0f 90       	pop	r0
    7e50:	0f 90       	pop	r0
    7e52:	0f 90       	pop	r0
    7e54:	df 91       	pop	r29
    7e56:	cf 91       	pop	r28
    7e58:	08 95       	ret

00007e5a <sio2host_init>:
static uint8_t serial_rx_count;

/* === IMPLEMENTATION ====================================================== */

void sio2host_init(void)
{
    7e5a:	cf 93       	push	r28
    7e5c:	df 93       	push	r29
    7e5e:	cd b7       	in	r28, 0x3d	; 61
    7e60:	de b7       	in	r29, 0x3e	; 62
	usart_enable(&cdc_uart_module);
	/* Enable transceivers */
	usart_enable_transceiver(&cdc_uart_module, USART_TRANSCEIVER_TX);
	usart_enable_transceiver(&cdc_uart_module, USART_TRANSCEIVER_RX);
#else
	stdio_serial_init(USART_HOST, &usart_serial_options);
    7e62:	6c e5       	ldi	r22, 0x5C	; 92
    7e64:	72 e0       	ldi	r23, 0x02	; 2
    7e66:	80 ec       	ldi	r24, 0xC0	; 192
    7e68:	90 e0       	ldi	r25, 0x00	; 0
    7e6a:	0e 94 fc 3e 	call	0x7df8	; 0x7df8 <stdio_serial_init>
#endif
	USART_HOST_RX_ISR_ENABLE();
    7e6e:	80 ec       	ldi	r24, 0xC0	; 192
    7e70:	90 e0       	ldi	r25, 0x00	; 0
    7e72:	0e 94 78 3e 	call	0x7cf0	; 0x7cf0 <usart_rx_complete_interrupt_enable>
}
    7e76:	00 00       	nop
    7e78:	df 91       	pop	r29
    7e7a:	cf 91       	pop	r28
    7e7c:	08 95       	ret

00007e7e <sio2host_tx>:

uint8_t sio2host_tx(uint8_t *data, uint8_t length)
{
    7e7e:	cf 93       	push	r28
    7e80:	df 93       	push	r29
    7e82:	00 d0       	rcall	.+0      	; 0x7e84 <sio2host_tx+0x6>
    7e84:	00 d0       	rcall	.+0      	; 0x7e86 <sio2host_tx+0x8>
    7e86:	cd b7       	in	r28, 0x3d	; 61
    7e88:	de b7       	in	r29, 0x3e	; 62
    7e8a:	9b 83       	std	Y+3, r25	; 0x03
    7e8c:	8a 83       	std	Y+2, r24	; 0x02
    7e8e:	6c 83       	std	Y+4, r22	; 0x04
#if SAMD || SAMR21
		status
			= usart_serial_write_packet(&cdc_uart_module,
				(const uint8_t *)data, length);
#else
		status = usart_serial_write_packet(USART_HOST,
    7e90:	8c 81       	ldd	r24, Y+4	; 0x04
    7e92:	28 2f       	mov	r18, r24
    7e94:	30 e0       	ldi	r19, 0x00	; 0
    7e96:	8a 81       	ldd	r24, Y+2	; 0x02
    7e98:	9b 81       	ldd	r25, Y+3	; 0x03
    7e9a:	a9 01       	movw	r20, r18
    7e9c:	bc 01       	movw	r22, r24
    7e9e:	80 ec       	ldi	r24, 0xC0	; 192
    7ea0:	90 e0       	ldi	r25, 0x00	; 0
    7ea2:	0e 94 dc 3d 	call	0x7bb8	; 0x7bb8 <usart_serial_write_packet>
    7ea6:	89 83       	std	Y+1, r24	; 0x01
				(const uint8_t *)data,
				length);
#endif
	} while (status != STATUS_OK);
    7ea8:	89 81       	ldd	r24, Y+1	; 0x01
    7eaa:	88 23       	and	r24, r24
    7eac:	89 f7       	brne	.-30     	; 0x7e90 <sio2host_tx+0x12>
	return length;
    7eae:	8c 81       	ldd	r24, Y+4	; 0x04
}
    7eb0:	0f 90       	pop	r0
    7eb2:	0f 90       	pop	r0
    7eb4:	0f 90       	pop	r0
    7eb6:	0f 90       	pop	r0
    7eb8:	df 91       	pop	r29
    7eba:	cf 91       	pop	r28
    7ebc:	08 95       	ret

00007ebe <sio2host_rx>:

uint8_t sio2host_rx(uint8_t *data, uint8_t max_length)
{
    7ebe:	cf 93       	push	r28
    7ec0:	df 93       	push	r29
    7ec2:	00 d0       	rcall	.+0      	; 0x7ec4 <sio2host_rx+0x6>
    7ec4:	00 d0       	rcall	.+0      	; 0x7ec6 <sio2host_rx+0x8>
    7ec6:	cd b7       	in	r28, 0x3d	; 61
    7ec8:	de b7       	in	r29, 0x3e	; 62
    7eca:	9b 83       	std	Y+3, r25	; 0x03
    7ecc:	8a 83       	std	Y+2, r24	; 0x02
    7ece:	6c 83       	std	Y+4, r22	; 0x04
	uint8_t data_received = 0;
    7ed0:	19 82       	std	Y+1, r1	; 0x01
	if (0 == serial_rx_count) {
    7ed2:	80 91 aa 11 	lds	r24, 0x11AA	; 0x8011aa <serial_rx_count>
    7ed6:	88 23       	and	r24, r24
    7ed8:	11 f4       	brne	.+4      	; 0x7ede <sio2host_rx+0x20>
		return 0;
    7eda:	80 e0       	ldi	r24, 0x00	; 0
    7edc:	44 c0       	rjmp	.+136    	; 0x7f66 <sio2host_rx+0xa8>
	}

	if (SERIAL_RX_BUF_SIZE_HOST <= serial_rx_count) {
    7ede:	80 91 aa 11 	lds	r24, 0x11AA	; 0x8011aa <serial_rx_count>
    7ee2:	8c 39       	cpi	r24, 0x9C	; 156
    7ee4:	68 f0       	brcs	.+26     	; 0x7f00 <sio2host_rx+0x42>
		/*
		 * Bytes between head and tail are overwritten by new data.
		 * The oldest data in buffer is the one to which the tail is
		 * pointing. So reading operation should start from the tail.
		 */
		serial_rx_buf_head = serial_rx_buf_tail;
    7ee6:	80 91 a9 11 	lds	r24, 0x11A9	; 0x8011a9 <serial_rx_buf_tail>
    7eea:	80 93 a8 11 	sts	0x11A8, r24	; 0x8011a8 <serial_rx_buf_head>
		/*
		 * This is a buffer overflow case. But still only the number of
		 * bytes equivalent to
		 * full buffer size are useful.
		 */
		serial_rx_count = SERIAL_RX_BUF_SIZE_HOST;
    7eee:	8c e9       	ldi	r24, 0x9C	; 156
    7ef0:	80 93 aa 11 	sts	0x11AA, r24	; 0x8011aa <serial_rx_count>

		/* Bytes received is more than or equal to buffer. */
		if (SERIAL_RX_BUF_SIZE_HOST <= max_length) {
    7ef4:	8c 81       	ldd	r24, Y+4	; 0x04
    7ef6:	8c 39       	cpi	r24, 0x9C	; 156
    7ef8:	58 f0       	brcs	.+22     	; 0x7f10 <sio2host_rx+0x52>
			 * Requested receive length (max_length) is more than
			 * the
			 * max size of receive buffer, but at max the full
			 * buffer can be read.
			 */
			max_length = SERIAL_RX_BUF_SIZE_HOST;
    7efa:	8c e9       	ldi	r24, 0x9C	; 156
    7efc:	8c 83       	std	Y+4, r24	; 0x04
    7efe:	08 c0       	rjmp	.+16     	; 0x7f10 <sio2host_rx+0x52>
		}
	} else {
		/* Bytes received is less than receive buffer maximum length. */
		if (max_length > serial_rx_count) {
    7f00:	80 91 aa 11 	lds	r24, 0x11AA	; 0x8011aa <serial_rx_count>
    7f04:	9c 81       	ldd	r25, Y+4	; 0x04
    7f06:	89 17       	cp	r24, r25
    7f08:	18 f4       	brcc	.+6      	; 0x7f10 <sio2host_rx+0x52>
			 * the data
			 * present in receive buffer. Hence only the number of
			 * bytes
			 * present in receive buffer are read.
			 */
			max_length = serial_rx_count;
    7f0a:	80 91 aa 11 	lds	r24, 0x11AA	; 0x8011aa <serial_rx_count>
    7f0e:	8c 83       	std	Y+4, r24	; 0x04
		}
	}

	data_received = max_length;
    7f10:	8c 81       	ldd	r24, Y+4	; 0x04
    7f12:	89 83       	std	Y+1, r24	; 0x01
	while (max_length > 0) {
    7f14:	24 c0       	rjmp	.+72     	; 0x7f5e <sio2host_rx+0xa0>
		/* Start to copy from head. */
		*data = serial_rx_buf[serial_rx_buf_head];
    7f16:	80 91 a8 11 	lds	r24, 0x11A8	; 0x8011a8 <serial_rx_buf_head>
    7f1a:	88 2f       	mov	r24, r24
    7f1c:	90 e0       	ldi	r25, 0x00	; 0
    7f1e:	84 5f       	subi	r24, 0xF4	; 244
    7f20:	9e 4e       	sbci	r25, 0xEE	; 238
    7f22:	fc 01       	movw	r30, r24
    7f24:	20 81       	ld	r18, Z
    7f26:	8a 81       	ldd	r24, Y+2	; 0x02
    7f28:	9b 81       	ldd	r25, Y+3	; 0x03
    7f2a:	fc 01       	movw	r30, r24
    7f2c:	20 83       	st	Z, r18
		serial_rx_buf_head++;
    7f2e:	80 91 a8 11 	lds	r24, 0x11A8	; 0x8011a8 <serial_rx_buf_head>
    7f32:	8f 5f       	subi	r24, 0xFF	; 255
    7f34:	80 93 a8 11 	sts	0x11A8, r24	; 0x8011a8 <serial_rx_buf_head>
		serial_rx_count--;
    7f38:	80 91 aa 11 	lds	r24, 0x11AA	; 0x8011aa <serial_rx_count>
    7f3c:	81 50       	subi	r24, 0x01	; 1
    7f3e:	80 93 aa 11 	sts	0x11AA, r24	; 0x8011aa <serial_rx_count>
		data++;
    7f42:	8a 81       	ldd	r24, Y+2	; 0x02
    7f44:	9b 81       	ldd	r25, Y+3	; 0x03
    7f46:	01 96       	adiw	r24, 0x01	; 1
    7f48:	9b 83       	std	Y+3, r25	; 0x03
    7f4a:	8a 83       	std	Y+2, r24	; 0x02
		max_length--;
    7f4c:	8c 81       	ldd	r24, Y+4	; 0x04
    7f4e:	81 50       	subi	r24, 0x01	; 1
    7f50:	8c 83       	std	Y+4, r24	; 0x04
		if ((SERIAL_RX_BUF_SIZE_HOST) == serial_rx_buf_head) {
    7f52:	80 91 a8 11 	lds	r24, 0x11A8	; 0x8011a8 <serial_rx_buf_head>
    7f56:	8c 39       	cpi	r24, 0x9C	; 156
    7f58:	11 f4       	brne	.+4      	; 0x7f5e <sio2host_rx+0xa0>
			serial_rx_buf_head = 0;
    7f5a:	10 92 a8 11 	sts	0x11A8, r1	; 0x8011a8 <serial_rx_buf_head>
			max_length = serial_rx_count;
		}
	}

	data_received = max_length;
	while (max_length > 0) {
    7f5e:	8c 81       	ldd	r24, Y+4	; 0x04
    7f60:	88 23       	and	r24, r24
    7f62:	c9 f6       	brne	.-78     	; 0x7f16 <sio2host_rx+0x58>
		max_length--;
		if ((SERIAL_RX_BUF_SIZE_HOST) == serial_rx_buf_head) {
			serial_rx_buf_head = 0;
		}
	}
	return data_received;
    7f64:	89 81       	ldd	r24, Y+1	; 0x01
}
    7f66:	0f 90       	pop	r0
    7f68:	0f 90       	pop	r0
    7f6a:	0f 90       	pop	r0
    7f6c:	0f 90       	pop	r0
    7f6e:	df 91       	pop	r29
    7f70:	cf 91       	pop	r28
    7f72:	08 95       	ret

00007f74 <sio2host_getchar>:

uint8_t sio2host_getchar(void)
{
    7f74:	cf 93       	push	r28
    7f76:	df 93       	push	r29
    7f78:	1f 92       	push	r1
    7f7a:	cd b7       	in	r28, 0x3d	; 61
    7f7c:	de b7       	in	r29, 0x3e	; 62
	uint8_t c;
	while (0 == sio2host_rx(&c, 1)) {
    7f7e:	00 00       	nop
    7f80:	61 e0       	ldi	r22, 0x01	; 1
    7f82:	ce 01       	movw	r24, r28
    7f84:	01 96       	adiw	r24, 0x01	; 1
    7f86:	0e 94 5f 3f 	call	0x7ebe	; 0x7ebe <sio2host_rx>
    7f8a:	88 23       	and	r24, r24
    7f8c:	c9 f3       	breq	.-14     	; 0x7f80 <sio2host_getchar+0xc>
	}
	return c;
    7f8e:	89 81       	ldd	r24, Y+1	; 0x01
}
    7f90:	0f 90       	pop	r0
    7f92:	df 91       	pop	r29
    7f94:	cf 91       	pop	r28
    7f96:	08 95       	ret

00007f98 <sio2host_putchar>:

void sio2host_putchar(uint8_t ch)
{
    7f98:	cf 93       	push	r28
    7f9a:	df 93       	push	r29
    7f9c:	1f 92       	push	r1
    7f9e:	cd b7       	in	r28, 0x3d	; 61
    7fa0:	de b7       	in	r29, 0x3e	; 62
    7fa2:	89 83       	std	Y+1, r24	; 0x01
	sio2host_tx(&ch, 1);
    7fa4:	61 e0       	ldi	r22, 0x01	; 1
    7fa6:	ce 01       	movw	r24, r28
    7fa8:	01 96       	adiw	r24, 0x01	; 1
    7faa:	0e 94 3f 3f 	call	0x7e7e	; 0x7e7e <sio2host_tx>
}
    7fae:	00 00       	nop
    7fb0:	0f 90       	pop	r0
    7fb2:	df 91       	pop	r29
    7fb4:	cf 91       	pop	r28
    7fb6:	08 95       	ret

00007fb8 <sio2host_getchar_nowait>:

int sio2host_getchar_nowait(void)
{
    7fb8:	cf 93       	push	r28
    7fba:	df 93       	push	r29
    7fbc:	00 d0       	rcall	.+0      	; 0x7fbe <sio2host_getchar_nowait+0x6>
    7fbe:	1f 92       	push	r1
    7fc0:	cd b7       	in	r28, 0x3d	; 61
    7fc2:	de b7       	in	r29, 0x3e	; 62
	uint8_t c;
	int back = sio2host_rx(&c, 1);
    7fc4:	ce 01       	movw	r24, r28
    7fc6:	03 96       	adiw	r24, 0x03	; 3
    7fc8:	61 e0       	ldi	r22, 0x01	; 1
    7fca:	0e 94 5f 3f 	call	0x7ebe	; 0x7ebe <sio2host_rx>
    7fce:	88 2f       	mov	r24, r24
    7fd0:	90 e0       	ldi	r25, 0x00	; 0
    7fd2:	9a 83       	std	Y+2, r25	; 0x02
    7fd4:	89 83       	std	Y+1, r24	; 0x01
	if (back >= 1) {
    7fd6:	89 81       	ldd	r24, Y+1	; 0x01
    7fd8:	9a 81       	ldd	r25, Y+2	; 0x02
    7fda:	18 16       	cp	r1, r24
    7fdc:	19 06       	cpc	r1, r25
    7fde:	24 f4       	brge	.+8      	; 0x7fe8 <sio2host_getchar_nowait+0x30>
		return c;
    7fe0:	8b 81       	ldd	r24, Y+3	; 0x03
    7fe2:	88 2f       	mov	r24, r24
    7fe4:	90 e0       	ldi	r25, 0x00	; 0
    7fe6:	02 c0       	rjmp	.+4      	; 0x7fec <sio2host_getchar_nowait+0x34>
	} else {
		return (-1);
    7fe8:	8f ef       	ldi	r24, 0xFF	; 255
    7fea:	9f ef       	ldi	r25, 0xFF	; 255
	}
}
    7fec:	0f 90       	pop	r0
    7fee:	0f 90       	pop	r0
    7ff0:	0f 90       	pop	r0
    7ff2:	df 91       	pop	r29
    7ff4:	cf 91       	pop	r28
    7ff6:	08 95       	ret

00007ff8 <__vector_25>:
#if SAMD || SAMR21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
    7ff8:	1f 92       	push	r1
    7ffa:	0f 92       	push	r0
    7ffc:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    8000:	0f 92       	push	r0
    8002:	11 24       	eor	r1, r1
    8004:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    8008:	0f 92       	push	r0
    800a:	2f 93       	push	r18
    800c:	3f 93       	push	r19
    800e:	4f 93       	push	r20
    8010:	5f 93       	push	r21
    8012:	6f 93       	push	r22
    8014:	7f 93       	push	r23
    8016:	8f 93       	push	r24
    8018:	9f 93       	push	r25
    801a:	af 93       	push	r26
    801c:	bf 93       	push	r27
    801e:	ef 93       	push	r30
    8020:	ff 93       	push	r31
    8022:	cf 93       	push	r28
    8024:	df 93       	push	r29
    8026:	1f 92       	push	r1
    8028:	cd b7       	in	r28, 0x3d	; 61
    802a:	de b7       	in	r29, 0x3e	; 62
	uint8_t temp;
#if SAMD || SAMR21
	usart_serial_read_packet(&cdc_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
    802c:	41 e0       	ldi	r20, 0x01	; 1
    802e:	50 e0       	ldi	r21, 0x00	; 0
    8030:	ce 01       	movw	r24, r28
    8032:	01 96       	adiw	r24, 0x01	; 1
    8034:	bc 01       	movw	r22, r24
    8036:	80 ec       	ldi	r24, 0xC0	; 192
    8038:	90 e0       	ldi	r25, 0x00	; 0
    803a:	0e 94 0b 3e 	call	0x7c16	; 0x7c16 <usart_serial_read_packet>
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
    803e:	f8 94       	cli

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */
	serial_rx_count++;
    8040:	80 91 aa 11 	lds	r24, 0x11AA	; 0x8011aa <serial_rx_count>
    8044:	8f 5f       	subi	r24, 0xFF	; 255
    8046:	80 93 aa 11 	sts	0x11AA, r24	; 0x8011aa <serial_rx_count>

	serial_rx_buf[serial_rx_buf_tail] = temp;
    804a:	80 91 a9 11 	lds	r24, 0x11A9	; 0x8011a9 <serial_rx_buf_tail>
    804e:	88 2f       	mov	r24, r24
    8050:	90 e0       	ldi	r25, 0x00	; 0
    8052:	29 81       	ldd	r18, Y+1	; 0x01
    8054:	84 5f       	subi	r24, 0xF4	; 244
    8056:	9e 4e       	sbci	r25, 0xEE	; 238
    8058:	fc 01       	movw	r30, r24
    805a:	20 83       	st	Z, r18

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
    805c:	80 91 a9 11 	lds	r24, 0x11A9	; 0x8011a9 <serial_rx_buf_tail>
    8060:	8b 39       	cpi	r24, 0x9B	; 155
    8062:	19 f4       	brne	.+6      	; 0x806a <__vector_25+0x72>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
    8064:	10 92 a9 11 	sts	0x11A9, r1	; 0x8011a9 <serial_rx_buf_tail>
    8068:	05 c0       	rjmp	.+10     	; 0x8074 <__vector_25+0x7c>
	} else {
		serial_rx_buf_tail++;
    806a:	80 91 a9 11 	lds	r24, 0x11A9	; 0x8011a9 <serial_rx_buf_tail>
    806e:	8f 5f       	subi	r24, 0xFF	; 255
    8070:	80 93 a9 11 	sts	0x11A9, r24	; 0x8011a9 <serial_rx_buf_tail>
	}

	cpu_irq_enable();
    8074:	78 94       	sei
}
    8076:	00 00       	nop
    8078:	0f 90       	pop	r0
    807a:	df 91       	pop	r29
    807c:	cf 91       	pop	r28
    807e:	ff 91       	pop	r31
    8080:	ef 91       	pop	r30
    8082:	bf 91       	pop	r27
    8084:	af 91       	pop	r26
    8086:	9f 91       	pop	r25
    8088:	8f 91       	pop	r24
    808a:	7f 91       	pop	r23
    808c:	6f 91       	pop	r22
    808e:	5f 91       	pop	r21
    8090:	4f 91       	pop	r20
    8092:	3f 91       	pop	r19
    8094:	2f 91       	pop	r18
    8096:	0f 90       	pop	r0
    8098:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    809c:	0f 90       	pop	r0
    809e:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    80a2:	0f 90       	pop	r0
    80a4:	1f 90       	pop	r1
    80a6:	18 95       	reti

000080a8 <board_init>:
#include <conf_board.h>
#include <board.h>
#include <ioport.h>

void board_init(void)
{
    80a8:	cf 93       	push	r28
    80aa:	df 93       	push	r29
    80ac:	cd b7       	in	r28, 0x3d	; 61
    80ae:	de b7       	in	r29, 0x3e	; 62
    80b0:	ac 97       	sbiw	r28, 0x2c	; 44
    80b2:	0f b6       	in	r0, 0x3f	; 63
    80b4:	f8 94       	cli
    80b6:	de bf       	out	0x3e, r29	; 62
    80b8:	0f be       	out	0x3f, r0	; 63
    80ba:	cd bf       	out	0x3d, r28	; 61
    80bc:	80 e3       	ldi	r24, 0x30	; 48
    80be:	89 83       	std	Y+1, r24	; 0x01
    80c0:	83 e0       	ldi	r24, 0x03	; 3
    80c2:	90 e0       	ldi	r25, 0x00	; 0
    80c4:	9c a3       	std	Y+36, r25	; 0x24
    80c6:	8b a3       	std	Y+35, r24	; 0x23
    80c8:	89 81       	ldd	r24, Y+1	; 0x01
    80ca:	8d a3       	std	Y+37, r24	; 0x25
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    80cc:	8d a1       	ldd	r24, Y+37	; 0x25
    80ce:	88 2f       	mov	r24, r24
    80d0:	90 e0       	ldi	r25, 0x00	; 0
    80d2:	9c 01       	movw	r18, r24
    80d4:	27 70       	andi	r18, 0x07	; 7
    80d6:	33 27       	eor	r19, r19
    80d8:	81 e0       	ldi	r24, 0x01	; 1
    80da:	90 e0       	ldi	r25, 0x00	; 0
    80dc:	02 c0       	rjmp	.+4      	; 0x80e2 <board_init+0x3a>
    80de:	88 0f       	add	r24, r24
    80e0:	99 1f       	adc	r25, r25
    80e2:	2a 95       	dec	r18
    80e4:	e2 f7       	brpl	.-8      	; 0x80de <board_init+0x36>
    80e6:	48 2f       	mov	r20, r24
    80e8:	89 81       	ldd	r24, Y+1	; 0x01
    80ea:	8e a3       	std	Y+38, r24	; 0x26
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    80ec:	8e a1       	ldd	r24, Y+38	; 0x26
    80ee:	86 95       	lsr	r24
    80f0:	86 95       	lsr	r24
    80f2:	86 95       	lsr	r24
    80f4:	8f a3       	std	Y+39, r24	; 0x27
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    80f6:	8f a1       	ldd	r24, Y+39	; 0x27
    80f8:	28 2f       	mov	r18, r24
    80fa:	30 e0       	ldi	r19, 0x00	; 0
    80fc:	c9 01       	movw	r24, r18
    80fe:	88 0f       	add	r24, r24
    8100:	99 1f       	adc	r25, r25
    8102:	82 0f       	add	r24, r18
    8104:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    8106:	80 96       	adiw	r24, 0x20	; 32
    8108:	99 a7       	std	Y+41, r25	; 0x29
    810a:	88 a7       	std	Y+40, r24	; 0x28
    810c:	4a a7       	std	Y+42, r20	; 0x2a
    810e:	8b a1       	ldd	r24, Y+35	; 0x23
    8110:	9c a1       	ldd	r25, Y+36	; 0x24
    8112:	9c a7       	std	Y+44, r25	; 0x2c
    8114:	8b a7       	std	Y+43, r24	; 0x2b
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    8116:	8b a5       	ldd	r24, Y+43	; 0x2b
    8118:	9c a5       	ldd	r25, Y+44	; 0x2c
    811a:	81 70       	andi	r24, 0x01	; 1
    811c:	99 27       	eor	r25, r25
    811e:	89 2b       	or	r24, r25
    8120:	89 f1       	breq	.+98     	; 0x8184 <board_init+0xdc>
		if (flags & IOPORT_INIT_HIGH) {
    8122:	8b a5       	ldd	r24, Y+43	; 0x2b
    8124:	9c a5       	ldd	r25, Y+44	; 0x2c
    8126:	82 70       	andi	r24, 0x02	; 2
    8128:	99 27       	eor	r25, r25
    812a:	89 2b       	or	r24, r25
    812c:	71 f0       	breq	.+28     	; 0x814a <board_init+0xa2>
			*((uint8_t *)port + 2) |= pin_mask;
    812e:	88 a5       	ldd	r24, Y+40	; 0x28
    8130:	99 a5       	ldd	r25, Y+41	; 0x29
    8132:	02 96       	adiw	r24, 0x02	; 2
    8134:	28 a5       	ldd	r18, Y+40	; 0x28
    8136:	39 a5       	ldd	r19, Y+41	; 0x29
    8138:	2e 5f       	subi	r18, 0xFE	; 254
    813a:	3f 4f       	sbci	r19, 0xFF	; 255
    813c:	f9 01       	movw	r30, r18
    813e:	30 81       	ld	r19, Z
    8140:	2a a5       	ldd	r18, Y+42	; 0x2a
    8142:	23 2b       	or	r18, r19
    8144:	fc 01       	movw	r30, r24
    8146:	20 83       	st	Z, r18
    8148:	0f c0       	rjmp	.+30     	; 0x8168 <board_init+0xc0>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    814a:	88 a5       	ldd	r24, Y+40	; 0x28
    814c:	99 a5       	ldd	r25, Y+41	; 0x29
    814e:	02 96       	adiw	r24, 0x02	; 2
    8150:	28 a5       	ldd	r18, Y+40	; 0x28
    8152:	39 a5       	ldd	r19, Y+41	; 0x29
    8154:	2e 5f       	subi	r18, 0xFE	; 254
    8156:	3f 4f       	sbci	r19, 0xFF	; 255
    8158:	f9 01       	movw	r30, r18
    815a:	20 81       	ld	r18, Z
    815c:	32 2f       	mov	r19, r18
    815e:	2a a5       	ldd	r18, Y+42	; 0x2a
    8160:	20 95       	com	r18
    8162:	23 23       	and	r18, r19
    8164:	fc 01       	movw	r30, r24
    8166:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    8168:	88 a5       	ldd	r24, Y+40	; 0x28
    816a:	99 a5       	ldd	r25, Y+41	; 0x29
    816c:	01 96       	adiw	r24, 0x01	; 1
    816e:	28 a5       	ldd	r18, Y+40	; 0x28
    8170:	39 a5       	ldd	r19, Y+41	; 0x29
    8172:	2f 5f       	subi	r18, 0xFF	; 255
    8174:	3f 4f       	sbci	r19, 0xFF	; 255
    8176:	f9 01       	movw	r30, r18
    8178:	30 81       	ld	r19, Z
    817a:	2a a5       	ldd	r18, Y+42	; 0x2a
    817c:	23 2b       	or	r18, r19
    817e:	fc 01       	movw	r30, r24
    8180:	20 83       	st	Z, r18
    8182:	32 c0       	rjmp	.+100    	; 0x81e8 <board_init+0x140>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    8184:	88 a5       	ldd	r24, Y+40	; 0x28
    8186:	99 a5       	ldd	r25, Y+41	; 0x29
    8188:	01 96       	adiw	r24, 0x01	; 1
    818a:	28 a5       	ldd	r18, Y+40	; 0x28
    818c:	39 a5       	ldd	r19, Y+41	; 0x29
    818e:	2f 5f       	subi	r18, 0xFF	; 255
    8190:	3f 4f       	sbci	r19, 0xFF	; 255
    8192:	f9 01       	movw	r30, r18
    8194:	20 81       	ld	r18, Z
    8196:	32 2f       	mov	r19, r18
    8198:	2a a5       	ldd	r18, Y+42	; 0x2a
    819a:	20 95       	com	r18
    819c:	23 23       	and	r18, r19
    819e:	fc 01       	movw	r30, r24
    81a0:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    81a2:	8b a5       	ldd	r24, Y+43	; 0x2b
    81a4:	9c a5       	ldd	r25, Y+44	; 0x2c
    81a6:	84 70       	andi	r24, 0x04	; 4
    81a8:	99 27       	eor	r25, r25
    81aa:	89 2b       	or	r24, r25
    81ac:	71 f0       	breq	.+28     	; 0x81ca <board_init+0x122>
			*((uint8_t *)port + 2) |= pin_mask;
    81ae:	88 a5       	ldd	r24, Y+40	; 0x28
    81b0:	99 a5       	ldd	r25, Y+41	; 0x29
    81b2:	02 96       	adiw	r24, 0x02	; 2
    81b4:	28 a5       	ldd	r18, Y+40	; 0x28
    81b6:	39 a5       	ldd	r19, Y+41	; 0x29
    81b8:	2e 5f       	subi	r18, 0xFE	; 254
    81ba:	3f 4f       	sbci	r19, 0xFF	; 255
    81bc:	f9 01       	movw	r30, r18
    81be:	30 81       	ld	r19, Z
    81c0:	2a a5       	ldd	r18, Y+42	; 0x2a
    81c2:	23 2b       	or	r18, r19
    81c4:	fc 01       	movw	r30, r24
    81c6:	20 83       	st	Z, r18
    81c8:	0f c0       	rjmp	.+30     	; 0x81e8 <board_init+0x140>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    81ca:	88 a5       	ldd	r24, Y+40	; 0x28
    81cc:	99 a5       	ldd	r25, Y+41	; 0x29
    81ce:	02 96       	adiw	r24, 0x02	; 2
    81d0:	28 a5       	ldd	r18, Y+40	; 0x28
    81d2:	39 a5       	ldd	r19, Y+41	; 0x29
    81d4:	2e 5f       	subi	r18, 0xFE	; 254
    81d6:	3f 4f       	sbci	r19, 0xFF	; 255
    81d8:	f9 01       	movw	r30, r18
    81da:	20 81       	ld	r18, Z
    81dc:	32 2f       	mov	r19, r18
    81de:	2a a5       	ldd	r18, Y+42	; 0x2a
    81e0:	20 95       	com	r18
    81e2:	23 23       	and	r18, r19
    81e4:	fc 01       	movw	r30, r24
    81e6:	20 83       	st	Z, r18
    81e8:	81 e3       	ldi	r24, 0x31	; 49
    81ea:	8a 83       	std	Y+2, r24	; 0x02
    81ec:	83 e0       	ldi	r24, 0x03	; 3
    81ee:	90 e0       	ldi	r25, 0x00	; 0
    81f0:	9a 8f       	std	Y+26, r25	; 0x1a
    81f2:	89 8f       	std	Y+25, r24	; 0x19
    81f4:	8a 81       	ldd	r24, Y+2	; 0x02
    81f6:	8b 8f       	std	Y+27, r24	; 0x1b
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    81f8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    81fa:	88 2f       	mov	r24, r24
    81fc:	90 e0       	ldi	r25, 0x00	; 0
    81fe:	9c 01       	movw	r18, r24
    8200:	27 70       	andi	r18, 0x07	; 7
    8202:	33 27       	eor	r19, r19
    8204:	81 e0       	ldi	r24, 0x01	; 1
    8206:	90 e0       	ldi	r25, 0x00	; 0
    8208:	02 c0       	rjmp	.+4      	; 0x820e <board_init+0x166>
    820a:	88 0f       	add	r24, r24
    820c:	99 1f       	adc	r25, r25
    820e:	2a 95       	dec	r18
    8210:	e2 f7       	brpl	.-8      	; 0x820a <board_init+0x162>
    8212:	48 2f       	mov	r20, r24
    8214:	8a 81       	ldd	r24, Y+2	; 0x02
    8216:	8c 8f       	std	Y+28, r24	; 0x1c
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    8218:	8c 8d       	ldd	r24, Y+28	; 0x1c
    821a:	86 95       	lsr	r24
    821c:	86 95       	lsr	r24
    821e:	86 95       	lsr	r24
    8220:	8d 8f       	std	Y+29, r24	; 0x1d
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    8222:	8d 8d       	ldd	r24, Y+29	; 0x1d
    8224:	28 2f       	mov	r18, r24
    8226:	30 e0       	ldi	r19, 0x00	; 0
    8228:	c9 01       	movw	r24, r18
    822a:	88 0f       	add	r24, r24
    822c:	99 1f       	adc	r25, r25
    822e:	82 0f       	add	r24, r18
    8230:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    8232:	80 96       	adiw	r24, 0x20	; 32
    8234:	9f 8f       	std	Y+31, r25	; 0x1f
    8236:	8e 8f       	std	Y+30, r24	; 0x1e
    8238:	48 a3       	std	Y+32, r20	; 0x20
    823a:	89 8d       	ldd	r24, Y+25	; 0x19
    823c:	9a 8d       	ldd	r25, Y+26	; 0x1a
    823e:	9a a3       	std	Y+34, r25	; 0x22
    8240:	89 a3       	std	Y+33, r24	; 0x21
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    8242:	89 a1       	ldd	r24, Y+33	; 0x21
    8244:	9a a1       	ldd	r25, Y+34	; 0x22
    8246:	81 70       	andi	r24, 0x01	; 1
    8248:	99 27       	eor	r25, r25
    824a:	89 2b       	or	r24, r25
    824c:	89 f1       	breq	.+98     	; 0x82b0 <board_init+0x208>
		if (flags & IOPORT_INIT_HIGH) {
    824e:	89 a1       	ldd	r24, Y+33	; 0x21
    8250:	9a a1       	ldd	r25, Y+34	; 0x22
    8252:	82 70       	andi	r24, 0x02	; 2
    8254:	99 27       	eor	r25, r25
    8256:	89 2b       	or	r24, r25
    8258:	71 f0       	breq	.+28     	; 0x8276 <board_init+0x1ce>
			*((uint8_t *)port + 2) |= pin_mask;
    825a:	8e 8d       	ldd	r24, Y+30	; 0x1e
    825c:	9f 8d       	ldd	r25, Y+31	; 0x1f
    825e:	02 96       	adiw	r24, 0x02	; 2
    8260:	2e 8d       	ldd	r18, Y+30	; 0x1e
    8262:	3f 8d       	ldd	r19, Y+31	; 0x1f
    8264:	2e 5f       	subi	r18, 0xFE	; 254
    8266:	3f 4f       	sbci	r19, 0xFF	; 255
    8268:	f9 01       	movw	r30, r18
    826a:	30 81       	ld	r19, Z
    826c:	28 a1       	ldd	r18, Y+32	; 0x20
    826e:	23 2b       	or	r18, r19
    8270:	fc 01       	movw	r30, r24
    8272:	20 83       	st	Z, r18
    8274:	0f c0       	rjmp	.+30     	; 0x8294 <board_init+0x1ec>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    8276:	8e 8d       	ldd	r24, Y+30	; 0x1e
    8278:	9f 8d       	ldd	r25, Y+31	; 0x1f
    827a:	02 96       	adiw	r24, 0x02	; 2
    827c:	2e 8d       	ldd	r18, Y+30	; 0x1e
    827e:	3f 8d       	ldd	r19, Y+31	; 0x1f
    8280:	2e 5f       	subi	r18, 0xFE	; 254
    8282:	3f 4f       	sbci	r19, 0xFF	; 255
    8284:	f9 01       	movw	r30, r18
    8286:	20 81       	ld	r18, Z
    8288:	32 2f       	mov	r19, r18
    828a:	28 a1       	ldd	r18, Y+32	; 0x20
    828c:	20 95       	com	r18
    828e:	23 23       	and	r18, r19
    8290:	fc 01       	movw	r30, r24
    8292:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    8294:	8e 8d       	ldd	r24, Y+30	; 0x1e
    8296:	9f 8d       	ldd	r25, Y+31	; 0x1f
    8298:	01 96       	adiw	r24, 0x01	; 1
    829a:	2e 8d       	ldd	r18, Y+30	; 0x1e
    829c:	3f 8d       	ldd	r19, Y+31	; 0x1f
    829e:	2f 5f       	subi	r18, 0xFF	; 255
    82a0:	3f 4f       	sbci	r19, 0xFF	; 255
    82a2:	f9 01       	movw	r30, r18
    82a4:	30 81       	ld	r19, Z
    82a6:	28 a1       	ldd	r18, Y+32	; 0x20
    82a8:	23 2b       	or	r18, r19
    82aa:	fc 01       	movw	r30, r24
    82ac:	20 83       	st	Z, r18
    82ae:	32 c0       	rjmp	.+100    	; 0x8314 <board_init+0x26c>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    82b0:	8e 8d       	ldd	r24, Y+30	; 0x1e
    82b2:	9f 8d       	ldd	r25, Y+31	; 0x1f
    82b4:	01 96       	adiw	r24, 0x01	; 1
    82b6:	2e 8d       	ldd	r18, Y+30	; 0x1e
    82b8:	3f 8d       	ldd	r19, Y+31	; 0x1f
    82ba:	2f 5f       	subi	r18, 0xFF	; 255
    82bc:	3f 4f       	sbci	r19, 0xFF	; 255
    82be:	f9 01       	movw	r30, r18
    82c0:	20 81       	ld	r18, Z
    82c2:	32 2f       	mov	r19, r18
    82c4:	28 a1       	ldd	r18, Y+32	; 0x20
    82c6:	20 95       	com	r18
    82c8:	23 23       	and	r18, r19
    82ca:	fc 01       	movw	r30, r24
    82cc:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    82ce:	89 a1       	ldd	r24, Y+33	; 0x21
    82d0:	9a a1       	ldd	r25, Y+34	; 0x22
    82d2:	84 70       	andi	r24, 0x04	; 4
    82d4:	99 27       	eor	r25, r25
    82d6:	89 2b       	or	r24, r25
    82d8:	71 f0       	breq	.+28     	; 0x82f6 <board_init+0x24e>
			*((uint8_t *)port + 2) |= pin_mask;
    82da:	8e 8d       	ldd	r24, Y+30	; 0x1e
    82dc:	9f 8d       	ldd	r25, Y+31	; 0x1f
    82de:	02 96       	adiw	r24, 0x02	; 2
    82e0:	2e 8d       	ldd	r18, Y+30	; 0x1e
    82e2:	3f 8d       	ldd	r19, Y+31	; 0x1f
    82e4:	2e 5f       	subi	r18, 0xFE	; 254
    82e6:	3f 4f       	sbci	r19, 0xFF	; 255
    82e8:	f9 01       	movw	r30, r18
    82ea:	30 81       	ld	r19, Z
    82ec:	28 a1       	ldd	r18, Y+32	; 0x20
    82ee:	23 2b       	or	r18, r19
    82f0:	fc 01       	movw	r30, r24
    82f2:	20 83       	st	Z, r18
    82f4:	0f c0       	rjmp	.+30     	; 0x8314 <board_init+0x26c>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    82f6:	8e 8d       	ldd	r24, Y+30	; 0x1e
    82f8:	9f 8d       	ldd	r25, Y+31	; 0x1f
    82fa:	02 96       	adiw	r24, 0x02	; 2
    82fc:	2e 8d       	ldd	r18, Y+30	; 0x1e
    82fe:	3f 8d       	ldd	r19, Y+31	; 0x1f
    8300:	2e 5f       	subi	r18, 0xFE	; 254
    8302:	3f 4f       	sbci	r19, 0xFF	; 255
    8304:	f9 01       	movw	r30, r18
    8306:	20 81       	ld	r18, Z
    8308:	32 2f       	mov	r19, r18
    830a:	28 a1       	ldd	r18, Y+32	; 0x20
    830c:	20 95       	com	r18
    830e:	23 23       	and	r18, r19
    8310:	fc 01       	movw	r30, r24
    8312:	20 83       	st	Z, r18
    8314:	85 e3       	ldi	r24, 0x35	; 53
    8316:	8b 83       	std	Y+3, r24	; 0x03
    8318:	83 e0       	ldi	r24, 0x03	; 3
    831a:	90 e0       	ldi	r25, 0x00	; 0
    831c:	98 8b       	std	Y+16, r25	; 0x10
    831e:	8f 87       	std	Y+15, r24	; 0x0f
    8320:	8b 81       	ldd	r24, Y+3	; 0x03
    8322:	89 8b       	std	Y+17, r24	; 0x11
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    8324:	89 89       	ldd	r24, Y+17	; 0x11
    8326:	88 2f       	mov	r24, r24
    8328:	90 e0       	ldi	r25, 0x00	; 0
    832a:	9c 01       	movw	r18, r24
    832c:	27 70       	andi	r18, 0x07	; 7
    832e:	33 27       	eor	r19, r19
    8330:	81 e0       	ldi	r24, 0x01	; 1
    8332:	90 e0       	ldi	r25, 0x00	; 0
    8334:	02 c0       	rjmp	.+4      	; 0x833a <board_init+0x292>
    8336:	88 0f       	add	r24, r24
    8338:	99 1f       	adc	r25, r25
    833a:	2a 95       	dec	r18
    833c:	e2 f7       	brpl	.-8      	; 0x8336 <board_init+0x28e>
    833e:	48 2f       	mov	r20, r24
    8340:	8b 81       	ldd	r24, Y+3	; 0x03
    8342:	8a 8b       	std	Y+18, r24	; 0x12
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    8344:	8a 89       	ldd	r24, Y+18	; 0x12
    8346:	86 95       	lsr	r24
    8348:	86 95       	lsr	r24
    834a:	86 95       	lsr	r24
    834c:	8b 8b       	std	Y+19, r24	; 0x13
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    834e:	8b 89       	ldd	r24, Y+19	; 0x13
    8350:	28 2f       	mov	r18, r24
    8352:	30 e0       	ldi	r19, 0x00	; 0
    8354:	c9 01       	movw	r24, r18
    8356:	88 0f       	add	r24, r24
    8358:	99 1f       	adc	r25, r25
    835a:	82 0f       	add	r24, r18
    835c:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    835e:	80 96       	adiw	r24, 0x20	; 32
    8360:	9d 8b       	std	Y+21, r25	; 0x15
    8362:	8c 8b       	std	Y+20, r24	; 0x14
    8364:	4e 8b       	std	Y+22, r20	; 0x16
    8366:	8f 85       	ldd	r24, Y+15	; 0x0f
    8368:	98 89       	ldd	r25, Y+16	; 0x10
    836a:	98 8f       	std	Y+24, r25	; 0x18
    836c:	8f 8b       	std	Y+23, r24	; 0x17
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    836e:	8f 89       	ldd	r24, Y+23	; 0x17
    8370:	98 8d       	ldd	r25, Y+24	; 0x18
    8372:	81 70       	andi	r24, 0x01	; 1
    8374:	99 27       	eor	r25, r25
    8376:	89 2b       	or	r24, r25
    8378:	89 f1       	breq	.+98     	; 0x83dc <board_init+0x334>
		if (flags & IOPORT_INIT_HIGH) {
    837a:	8f 89       	ldd	r24, Y+23	; 0x17
    837c:	98 8d       	ldd	r25, Y+24	; 0x18
    837e:	82 70       	andi	r24, 0x02	; 2
    8380:	99 27       	eor	r25, r25
    8382:	89 2b       	or	r24, r25
    8384:	71 f0       	breq	.+28     	; 0x83a2 <board_init+0x2fa>
			*((uint8_t *)port + 2) |= pin_mask;
    8386:	8c 89       	ldd	r24, Y+20	; 0x14
    8388:	9d 89       	ldd	r25, Y+21	; 0x15
    838a:	02 96       	adiw	r24, 0x02	; 2
    838c:	2c 89       	ldd	r18, Y+20	; 0x14
    838e:	3d 89       	ldd	r19, Y+21	; 0x15
    8390:	2e 5f       	subi	r18, 0xFE	; 254
    8392:	3f 4f       	sbci	r19, 0xFF	; 255
    8394:	f9 01       	movw	r30, r18
    8396:	30 81       	ld	r19, Z
    8398:	2e 89       	ldd	r18, Y+22	; 0x16
    839a:	23 2b       	or	r18, r19
    839c:	fc 01       	movw	r30, r24
    839e:	20 83       	st	Z, r18
    83a0:	0f c0       	rjmp	.+30     	; 0x83c0 <board_init+0x318>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    83a2:	8c 89       	ldd	r24, Y+20	; 0x14
    83a4:	9d 89       	ldd	r25, Y+21	; 0x15
    83a6:	02 96       	adiw	r24, 0x02	; 2
    83a8:	2c 89       	ldd	r18, Y+20	; 0x14
    83aa:	3d 89       	ldd	r19, Y+21	; 0x15
    83ac:	2e 5f       	subi	r18, 0xFE	; 254
    83ae:	3f 4f       	sbci	r19, 0xFF	; 255
    83b0:	f9 01       	movw	r30, r18
    83b2:	20 81       	ld	r18, Z
    83b4:	32 2f       	mov	r19, r18
    83b6:	2e 89       	ldd	r18, Y+22	; 0x16
    83b8:	20 95       	com	r18
    83ba:	23 23       	and	r18, r19
    83bc:	fc 01       	movw	r30, r24
    83be:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    83c0:	8c 89       	ldd	r24, Y+20	; 0x14
    83c2:	9d 89       	ldd	r25, Y+21	; 0x15
    83c4:	01 96       	adiw	r24, 0x01	; 1
    83c6:	2c 89       	ldd	r18, Y+20	; 0x14
    83c8:	3d 89       	ldd	r19, Y+21	; 0x15
    83ca:	2f 5f       	subi	r18, 0xFF	; 255
    83cc:	3f 4f       	sbci	r19, 0xFF	; 255
    83ce:	f9 01       	movw	r30, r18
    83d0:	30 81       	ld	r19, Z
    83d2:	2e 89       	ldd	r18, Y+22	; 0x16
    83d4:	23 2b       	or	r18, r19
    83d6:	fc 01       	movw	r30, r24
    83d8:	20 83       	st	Z, r18
    83da:	32 c0       	rjmp	.+100    	; 0x8440 <board_init+0x398>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    83dc:	8c 89       	ldd	r24, Y+20	; 0x14
    83de:	9d 89       	ldd	r25, Y+21	; 0x15
    83e0:	01 96       	adiw	r24, 0x01	; 1
    83e2:	2c 89       	ldd	r18, Y+20	; 0x14
    83e4:	3d 89       	ldd	r19, Y+21	; 0x15
    83e6:	2f 5f       	subi	r18, 0xFF	; 255
    83e8:	3f 4f       	sbci	r19, 0xFF	; 255
    83ea:	f9 01       	movw	r30, r18
    83ec:	20 81       	ld	r18, Z
    83ee:	32 2f       	mov	r19, r18
    83f0:	2e 89       	ldd	r18, Y+22	; 0x16
    83f2:	20 95       	com	r18
    83f4:	23 23       	and	r18, r19
    83f6:	fc 01       	movw	r30, r24
    83f8:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    83fa:	8f 89       	ldd	r24, Y+23	; 0x17
    83fc:	98 8d       	ldd	r25, Y+24	; 0x18
    83fe:	84 70       	andi	r24, 0x04	; 4
    8400:	99 27       	eor	r25, r25
    8402:	89 2b       	or	r24, r25
    8404:	71 f0       	breq	.+28     	; 0x8422 <board_init+0x37a>
			*((uint8_t *)port + 2) |= pin_mask;
    8406:	8c 89       	ldd	r24, Y+20	; 0x14
    8408:	9d 89       	ldd	r25, Y+21	; 0x15
    840a:	02 96       	adiw	r24, 0x02	; 2
    840c:	2c 89       	ldd	r18, Y+20	; 0x14
    840e:	3d 89       	ldd	r19, Y+21	; 0x15
    8410:	2e 5f       	subi	r18, 0xFE	; 254
    8412:	3f 4f       	sbci	r19, 0xFF	; 255
    8414:	f9 01       	movw	r30, r18
    8416:	30 81       	ld	r19, Z
    8418:	2e 89       	ldd	r18, Y+22	; 0x16
    841a:	23 2b       	or	r18, r19
    841c:	fc 01       	movw	r30, r24
    841e:	20 83       	st	Z, r18
    8420:	0f c0       	rjmp	.+30     	; 0x8440 <board_init+0x398>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    8422:	8c 89       	ldd	r24, Y+20	; 0x14
    8424:	9d 89       	ldd	r25, Y+21	; 0x15
    8426:	02 96       	adiw	r24, 0x02	; 2
    8428:	2c 89       	ldd	r18, Y+20	; 0x14
    842a:	3d 89       	ldd	r19, Y+21	; 0x15
    842c:	2e 5f       	subi	r18, 0xFE	; 254
    842e:	3f 4f       	sbci	r19, 0xFF	; 255
    8430:	f9 01       	movw	r30, r18
    8432:	20 81       	ld	r18, Z
    8434:	32 2f       	mov	r19, r18
    8436:	2e 89       	ldd	r18, Y+22	; 0x16
    8438:	20 95       	com	r18
    843a:	23 23       	and	r18, r19
    843c:	fc 01       	movw	r30, r24
    843e:	20 83       	st	Z, r18
    8440:	82 e3       	ldi	r24, 0x32	; 50
    8442:	8c 83       	std	Y+4, r24	; 0x04
    8444:	84 e0       	ldi	r24, 0x04	; 4
    8446:	90 e0       	ldi	r25, 0x00	; 0
    8448:	9e 83       	std	Y+6, r25	; 0x06
    844a:	8d 83       	std	Y+5, r24	; 0x05
    844c:	8c 81       	ldd	r24, Y+4	; 0x04
    844e:	8f 83       	std	Y+7, r24	; 0x07
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    8450:	8f 81       	ldd	r24, Y+7	; 0x07
    8452:	88 2f       	mov	r24, r24
    8454:	90 e0       	ldi	r25, 0x00	; 0
    8456:	9c 01       	movw	r18, r24
    8458:	27 70       	andi	r18, 0x07	; 7
    845a:	33 27       	eor	r19, r19
    845c:	81 e0       	ldi	r24, 0x01	; 1
    845e:	90 e0       	ldi	r25, 0x00	; 0
    8460:	02 c0       	rjmp	.+4      	; 0x8466 <board_init+0x3be>
    8462:	88 0f       	add	r24, r24
    8464:	99 1f       	adc	r25, r25
    8466:	2a 95       	dec	r18
    8468:	e2 f7       	brpl	.-8      	; 0x8462 <board_init+0x3ba>
    846a:	48 2f       	mov	r20, r24
    846c:	8c 81       	ldd	r24, Y+4	; 0x04
    846e:	88 87       	std	Y+8, r24	; 0x08
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    8470:	88 85       	ldd	r24, Y+8	; 0x08
    8472:	86 95       	lsr	r24
    8474:	86 95       	lsr	r24
    8476:	86 95       	lsr	r24
    8478:	89 87       	std	Y+9, r24	; 0x09
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    847a:	89 85       	ldd	r24, Y+9	; 0x09
    847c:	28 2f       	mov	r18, r24
    847e:	30 e0       	ldi	r19, 0x00	; 0
    8480:	c9 01       	movw	r24, r18
    8482:	88 0f       	add	r24, r24
    8484:	99 1f       	adc	r25, r25
    8486:	82 0f       	add	r24, r18
    8488:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    848a:	80 96       	adiw	r24, 0x20	; 32
    848c:	9b 87       	std	Y+11, r25	; 0x0b
    848e:	8a 87       	std	Y+10, r24	; 0x0a
    8490:	4c 87       	std	Y+12, r20	; 0x0c
    8492:	8d 81       	ldd	r24, Y+5	; 0x05
    8494:	9e 81       	ldd	r25, Y+6	; 0x06
    8496:	9e 87       	std	Y+14, r25	; 0x0e
    8498:	8d 87       	std	Y+13, r24	; 0x0d
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    849a:	8d 85       	ldd	r24, Y+13	; 0x0d
    849c:	9e 85       	ldd	r25, Y+14	; 0x0e
    849e:	81 70       	andi	r24, 0x01	; 1
    84a0:	99 27       	eor	r25, r25
    84a2:	89 2b       	or	r24, r25
    84a4:	89 f1       	breq	.+98     	; 0x8508 <board_init+0x460>
		if (flags & IOPORT_INIT_HIGH) {
    84a6:	8d 85       	ldd	r24, Y+13	; 0x0d
    84a8:	9e 85       	ldd	r25, Y+14	; 0x0e
    84aa:	82 70       	andi	r24, 0x02	; 2
    84ac:	99 27       	eor	r25, r25
    84ae:	89 2b       	or	r24, r25
    84b0:	71 f0       	breq	.+28     	; 0x84ce <board_init+0x426>
			*((uint8_t *)port + 2) |= pin_mask;
    84b2:	8a 85       	ldd	r24, Y+10	; 0x0a
    84b4:	9b 85       	ldd	r25, Y+11	; 0x0b
    84b6:	02 96       	adiw	r24, 0x02	; 2
    84b8:	2a 85       	ldd	r18, Y+10	; 0x0a
    84ba:	3b 85       	ldd	r19, Y+11	; 0x0b
    84bc:	2e 5f       	subi	r18, 0xFE	; 254
    84be:	3f 4f       	sbci	r19, 0xFF	; 255
    84c0:	f9 01       	movw	r30, r18
    84c2:	30 81       	ld	r19, Z
    84c4:	2c 85       	ldd	r18, Y+12	; 0x0c
    84c6:	23 2b       	or	r18, r19
    84c8:	fc 01       	movw	r30, r24
    84ca:	20 83       	st	Z, r18
    84cc:	0f c0       	rjmp	.+30     	; 0x84ec <board_init+0x444>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    84ce:	8a 85       	ldd	r24, Y+10	; 0x0a
    84d0:	9b 85       	ldd	r25, Y+11	; 0x0b
    84d2:	02 96       	adiw	r24, 0x02	; 2
    84d4:	2a 85       	ldd	r18, Y+10	; 0x0a
    84d6:	3b 85       	ldd	r19, Y+11	; 0x0b
    84d8:	2e 5f       	subi	r18, 0xFE	; 254
    84da:	3f 4f       	sbci	r19, 0xFF	; 255
    84dc:	f9 01       	movw	r30, r18
    84de:	20 81       	ld	r18, Z
    84e0:	32 2f       	mov	r19, r18
    84e2:	2c 85       	ldd	r18, Y+12	; 0x0c
    84e4:	20 95       	com	r18
    84e6:	23 23       	and	r18, r19
    84e8:	fc 01       	movw	r30, r24
    84ea:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    84ec:	8a 85       	ldd	r24, Y+10	; 0x0a
    84ee:	9b 85       	ldd	r25, Y+11	; 0x0b
    84f0:	01 96       	adiw	r24, 0x01	; 1
    84f2:	2a 85       	ldd	r18, Y+10	; 0x0a
    84f4:	3b 85       	ldd	r19, Y+11	; 0x0b
    84f6:	2f 5f       	subi	r18, 0xFF	; 255
    84f8:	3f 4f       	sbci	r19, 0xFF	; 255
    84fa:	f9 01       	movw	r30, r18
    84fc:	30 81       	ld	r19, Z
    84fe:	2c 85       	ldd	r18, Y+12	; 0x0c
    8500:	23 2b       	or	r18, r19
    8502:	fc 01       	movw	r30, r24
    8504:	20 83       	st	Z, r18
#endif
#ifdef CONF_BOARD_ENABLE_USARTA1
	ioport_configure_pin(USARTA1_TXD, IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH);
	ioport_configure_pin(USARTA1_RXD, IOPORT_DIR_INPUT);
#endif
    8506:	32 c0       	rjmp	.+100    	; 0x856c <board_init+0x4c4>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    8508:	8a 85       	ldd	r24, Y+10	; 0x0a
    850a:	9b 85       	ldd	r25, Y+11	; 0x0b
    850c:	01 96       	adiw	r24, 0x01	; 1
    850e:	2a 85       	ldd	r18, Y+10	; 0x0a
    8510:	3b 85       	ldd	r19, Y+11	; 0x0b
    8512:	2f 5f       	subi	r18, 0xFF	; 255
    8514:	3f 4f       	sbci	r19, 0xFF	; 255
    8516:	f9 01       	movw	r30, r18
    8518:	20 81       	ld	r18, Z
    851a:	32 2f       	mov	r19, r18
    851c:	2c 85       	ldd	r18, Y+12	; 0x0c
    851e:	20 95       	com	r18
    8520:	23 23       	and	r18, r19
    8522:	fc 01       	movw	r30, r24
    8524:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    8526:	8d 85       	ldd	r24, Y+13	; 0x0d
    8528:	9e 85       	ldd	r25, Y+14	; 0x0e
    852a:	84 70       	andi	r24, 0x04	; 4
    852c:	99 27       	eor	r25, r25
    852e:	89 2b       	or	r24, r25
    8530:	71 f0       	breq	.+28     	; 0x854e <board_init+0x4a6>
			*((uint8_t *)port + 2) |= pin_mask;
    8532:	8a 85       	ldd	r24, Y+10	; 0x0a
    8534:	9b 85       	ldd	r25, Y+11	; 0x0b
    8536:	02 96       	adiw	r24, 0x02	; 2
    8538:	2a 85       	ldd	r18, Y+10	; 0x0a
    853a:	3b 85       	ldd	r19, Y+11	; 0x0b
    853c:	2e 5f       	subi	r18, 0xFE	; 254
    853e:	3f 4f       	sbci	r19, 0xFF	; 255
    8540:	f9 01       	movw	r30, r18
    8542:	30 81       	ld	r19, Z
    8544:	2c 85       	ldd	r18, Y+12	; 0x0c
    8546:	23 2b       	or	r18, r19
    8548:	fc 01       	movw	r30, r24
    854a:	20 83       	st	Z, r18
    854c:	0f c0       	rjmp	.+30     	; 0x856c <board_init+0x4c4>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    854e:	8a 85       	ldd	r24, Y+10	; 0x0a
    8550:	9b 85       	ldd	r25, Y+11	; 0x0b
    8552:	02 96       	adiw	r24, 0x02	; 2
    8554:	2a 85       	ldd	r18, Y+10	; 0x0a
    8556:	3b 85       	ldd	r19, Y+11	; 0x0b
    8558:	2e 5f       	subi	r18, 0xFE	; 254
    855a:	3f 4f       	sbci	r19, 0xFF	; 255
    855c:	f9 01       	movw	r30, r18
    855e:	20 81       	ld	r18, Z
    8560:	32 2f       	mov	r19, r18
    8562:	2c 85       	ldd	r18, Y+12	; 0x0c
    8564:	20 95       	com	r18
    8566:	23 23       	and	r18, r19
    8568:	fc 01       	movw	r30, r24
    856a:	20 83       	st	Z, r18
    856c:	00 00       	nop
    856e:	ac 96       	adiw	r28, 0x2c	; 44
    8570:	0f b6       	in	r0, 0x3f	; 63
    8572:	f8 94       	cli
    8574:	de bf       	out	0x3e, r29	; 62
    8576:	0f be       	out	0x3f, r0	; 63
    8578:	cd bf       	out	0x3d, r28	; 61
    857a:	df 91       	pop	r29
    857c:	cf 91       	pop	r28
    857e:	08 95       	ret

00008580 <common_tc_read_count>:
    8580:	0e 94 5c 27 	call	0x4eb8	; 0x4eb8 <tmr_read_count>
    8584:	20 91 20 03 	lds	r18, 0x0320	; 0x800320 <timer_mul_var>
    8588:	22 23       	and	r18, r18
    858a:	c9 f0       	breq	.+50     	; 0x85be <common_tc_read_count+0x3e>
    858c:	e0 91 f9 11 	lds	r30, 0x11F9	; 0x8011f9 <timer_multiplier>
    8590:	40 e0       	ldi	r20, 0x00	; 0
    8592:	f0 91 20 03 	lds	r31, 0x0320	; 0x800320 <timer_mul_var>
    8596:	6e 2f       	mov	r22, r30
    8598:	74 2f       	mov	r23, r20
    859a:	0e 94 79 49 	call	0x92f2	; 0x92f2 <__udivmodhi4>
    859e:	9b 01       	movw	r18, r22
    85a0:	8f ef       	ldi	r24, 0xFF	; 255
    85a2:	9f ef       	ldi	r25, 0xFF	; 255
    85a4:	6e 2f       	mov	r22, r30
    85a6:	74 2f       	mov	r23, r20
    85a8:	0e 94 79 49 	call	0x92f2	; 0x92f2 <__udivmodhi4>
    85ac:	f6 9f       	mul	r31, r22
    85ae:	c0 01       	movw	r24, r0
    85b0:	f7 9f       	mul	r31, r23
    85b2:	90 0d       	add	r25, r0
    85b4:	11 24       	eor	r1, r1
    85b6:	b9 01       	movw	r22, r18
    85b8:	68 0f       	add	r22, r24
    85ba:	79 1f       	adc	r23, r25
    85bc:	05 c0       	rjmp	.+10     	; 0x85c8 <common_tc_read_count+0x48>
    85be:	60 91 f9 11 	lds	r22, 0x11F9	; 0x8011f9 <timer_multiplier>
    85c2:	70 e0       	ldi	r23, 0x00	; 0
    85c4:	0e 94 79 49 	call	0x92f2	; 0x92f2 <__udivmodhi4>
    85c8:	86 2f       	mov	r24, r22
    85ca:	97 2f       	mov	r25, r23
    85cc:	08 95       	ret

000085ce <common_tc_compare_stop>:
    85ce:	0e 94 67 27 	call	0x4ece	; 0x4ece <tmr_disable_cc_interrupt>
    85d2:	0e 94 b8 27 	call	0x4f70	; 0x4f70 <save_cpu_interrupt>
    85d6:	10 92 1c 03 	sts	0x031C, r1	; 0x80031c <__data_end>
    85da:	10 92 1d 03 	sts	0x031D, r1	; 0x80031d <__data_end+0x1>
    85de:	10 92 1e 03 	sts	0x031E, r1	; 0x80031e <__data_end+0x2>
    85e2:	10 92 1f 03 	sts	0x031F, r1	; 0x80031f <__data_end+0x3>
    85e6:	10 92 22 03 	sts	0x0322, r1	; 0x800322 <compare_value+0x1>
    85ea:	10 92 21 03 	sts	0x0321, r1	; 0x800321 <compare_value>
    85ee:	0e 94 c1 27 	call	0x4f82	; 0x4f82 <restore_cpu_interrupt>
    85f2:	08 95       	ret

000085f4 <common_tc_overflow_stop>:
    85f4:	0e 94 87 27 	call	0x4f0e	; 0x4f0e <tmr_disable_ovf_interrupt>
    85f8:	10 92 20 03 	sts	0x0320, r1	; 0x800320 <timer_mul_var>
    85fc:	08 95       	ret

000085fe <common_tc_stop>:
    85fe:	0e 94 e7 42 	call	0x85ce	; 0x85ce <common_tc_compare_stop>
    8602:	0e 94 fa 42 	call	0x85f4	; 0x85f4 <common_tc_overflow_stop>
    8606:	0e 94 97 27 	call	0x4f2e	; 0x4f2e <tmr_stop>
    860a:	08 95       	ret

0000860c <common_tc_delay>:
    860c:	0f 93       	push	r16
    860e:	1f 93       	push	r17
    8610:	8c 01       	movw	r16, r24
    8612:	0e 94 5c 27 	call	0x4eb8	; 0x4eb8 <tmr_read_count>
    8616:	ac 01       	movw	r20, r24
    8618:	a0 91 f9 11 	lds	r26, 0x11F9	; 0x8011f9 <timer_multiplier>
    861c:	98 01       	movw	r18, r16
    861e:	b0 e0       	ldi	r27, 0x00	; 0
    8620:	0e 94 b8 49 	call	0x9370	; 0x9370 <__umulhisi3>
    8624:	8b 01       	movw	r16, r22
    8626:	9c 01       	movw	r18, r24
    8628:	04 0f       	add	r16, r20
    862a:	15 1f       	adc	r17, r21
    862c:	21 1d       	adc	r18, r1
    862e:	31 1d       	adc	r19, r1
    8630:	00 93 1c 03 	sts	0x031C, r16	; 0x80031c <__data_end>
    8634:	10 93 1d 03 	sts	0x031D, r17	; 0x80031d <__data_end+0x1>
    8638:	20 93 1e 03 	sts	0x031E, r18	; 0x80031e <__data_end+0x2>
    863c:	30 93 1f 03 	sts	0x031F, r19	; 0x80031f <__data_end+0x3>
    8640:	00 91 1c 03 	lds	r16, 0x031C	; 0x80031c <__data_end>
    8644:	10 91 1d 03 	lds	r17, 0x031D	; 0x80031d <__data_end+0x1>
    8648:	20 91 1e 03 	lds	r18, 0x031E	; 0x80031e <__data_end+0x2>
    864c:	30 91 1f 03 	lds	r19, 0x031F	; 0x80031f <__data_end+0x3>
    8650:	89 01       	movw	r16, r18
    8652:	22 27       	eor	r18, r18
    8654:	33 27       	eor	r19, r19
    8656:	00 93 1c 03 	sts	0x031C, r16	; 0x80031c <__data_end>
    865a:	10 93 1d 03 	sts	0x031D, r17	; 0x80031d <__data_end+0x1>
    865e:	20 93 1e 03 	sts	0x031E, r18	; 0x80031e <__data_end+0x2>
    8662:	30 93 1f 03 	sts	0x031F, r19	; 0x80031f <__data_end+0x3>
    8666:	00 91 1c 03 	lds	r16, 0x031C	; 0x80031c <__data_end>
    866a:	10 91 1d 03 	lds	r17, 0x031D	; 0x80031d <__data_end+0x1>
    866e:	20 91 1e 03 	lds	r18, 0x031E	; 0x80031e <__data_end+0x2>
    8672:	30 91 1f 03 	lds	r19, 0x031F	; 0x80031f <__data_end+0x3>
    8676:	01 2b       	or	r16, r17
    8678:	02 2b       	or	r16, r18
    867a:	03 2b       	or	r16, r19
    867c:	99 f0       	breq	.+38     	; 0x86a4 <common_tc_delay+0x98>
    867e:	00 91 1c 03 	lds	r16, 0x031C	; 0x80031c <__data_end>
    8682:	10 91 1d 03 	lds	r17, 0x031D	; 0x80031d <__data_end+0x1>
    8686:	20 91 1e 03 	lds	r18, 0x031E	; 0x80031e <__data_end+0x2>
    868a:	30 91 1f 03 	lds	r19, 0x031F	; 0x80031f <__data_end+0x3>
    868e:	6f 5f       	subi	r22, 0xFF	; 255
    8690:	7f 4f       	sbci	r23, 0xFF	; 255
    8692:	46 0f       	add	r20, r22
    8694:	57 1f       	adc	r21, r23
    8696:	50 93 22 03 	sts	0x0322, r21	; 0x800322 <compare_value+0x1>
    869a:	40 93 21 03 	sts	0x0321, r20	; 0x800321 <compare_value>
    869e:	0e 94 67 27 	call	0x4ece	; 0x4ece <tmr_disable_cc_interrupt>
    86a2:	08 c0       	rjmp	.+16     	; 0x86b4 <common_tc_delay+0xa8>
    86a4:	64 0f       	add	r22, r20
    86a6:	75 1f       	adc	r23, r21
    86a8:	70 93 22 03 	sts	0x0322, r23	; 0x800322 <compare_value+0x1>
    86ac:	60 93 21 03 	sts	0x0321, r22	; 0x800321 <compare_value>
    86b0:	0e 94 77 27 	call	0x4eee	; 0x4eee <tmr_enable_cc_interrupt>
    86b4:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <compare_value>
    86b8:	90 91 22 03 	lds	r25, 0x0322	; 0x800322 <compare_value+0x1>
    86bc:	84 36       	cpi	r24, 0x64	; 100
    86be:	91 05       	cpc	r25, r1
    86c0:	30 f4       	brcc	.+12     	; 0x86ce <common_tc_delay+0xc2>
    86c2:	8c 59       	subi	r24, 0x9C	; 156
    86c4:	9f 4f       	sbci	r25, 0xFF	; 255
    86c6:	90 93 22 03 	sts	0x0322, r25	; 0x800322 <compare_value+0x1>
    86ca:	80 93 21 03 	sts	0x0321, r24	; 0x800321 <compare_value>
    86ce:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <compare_value>
    86d2:	90 91 22 03 	lds	r25, 0x0322	; 0x800322 <compare_value+0x1>
    86d6:	0e 94 a3 27 	call	0x4f46	; 0x4f46 <tmr_write_cmpreg>
    86da:	1f 91       	pop	r17
    86dc:	0f 91       	pop	r16
    86de:	08 95       	ret

000086e0 <common_tc_init>:
    86e0:	10 92 20 03 	sts	0x0320, r1	; 0x800320 <timer_mul_var>
    86e4:	0e 94 cf 27 	call	0x4f9e	; 0x4f9e <tmr_init>
    86e8:	80 93 f9 11 	sts	0x11F9, r24	; 0x8011f9 <timer_multiplier>
    86ec:	08 95       	ret

000086ee <tmr_ovf_callback>:
    86ee:	80 91 1c 03 	lds	r24, 0x031C	; 0x80031c <__data_end>
    86f2:	90 91 1d 03 	lds	r25, 0x031D	; 0x80031d <__data_end+0x1>
    86f6:	a0 91 1e 03 	lds	r26, 0x031E	; 0x80031e <__data_end+0x2>
    86fa:	b0 91 1f 03 	lds	r27, 0x031F	; 0x80031f <__data_end+0x3>
    86fe:	89 2b       	or	r24, r25
    8700:	8a 2b       	or	r24, r26
    8702:	8b 2b       	or	r24, r27
    8704:	c9 f0       	breq	.+50     	; 0x8738 <tmr_ovf_callback+0x4a>
    8706:	80 91 1c 03 	lds	r24, 0x031C	; 0x80031c <__data_end>
    870a:	90 91 1d 03 	lds	r25, 0x031D	; 0x80031d <__data_end+0x1>
    870e:	a0 91 1e 03 	lds	r26, 0x031E	; 0x80031e <__data_end+0x2>
    8712:	b0 91 1f 03 	lds	r27, 0x031F	; 0x80031f <__data_end+0x3>
    8716:	01 97       	sbiw	r24, 0x01	; 1
    8718:	a1 09       	sbc	r26, r1
    871a:	b1 09       	sbc	r27, r1
    871c:	80 93 1c 03 	sts	0x031C, r24	; 0x80031c <__data_end>
    8720:	90 93 1d 03 	sts	0x031D, r25	; 0x80031d <__data_end+0x1>
    8724:	a0 93 1e 03 	sts	0x031E, r26	; 0x80031e <__data_end+0x2>
    8728:	b0 93 1f 03 	sts	0x031F, r27	; 0x80031f <__data_end+0x3>
    872c:	89 2b       	or	r24, r25
    872e:	8a 2b       	or	r24, r26
    8730:	8b 2b       	or	r24, r27
    8732:	11 f4       	brne	.+4      	; 0x8738 <tmr_ovf_callback+0x4a>
    8734:	0e 94 77 27 	call	0x4eee	; 0x4eee <tmr_enable_cc_interrupt>
    8738:	80 91 20 03 	lds	r24, 0x0320	; 0x800320 <timer_mul_var>
    873c:	8f 5f       	subi	r24, 0xFF	; 255
    873e:	80 93 20 03 	sts	0x0320, r24	; 0x800320 <timer_mul_var>
    8742:	90 91 f9 11 	lds	r25, 0x11F9	; 0x8011f9 <timer_multiplier>
    8746:	89 17       	cp	r24, r25
    8748:	48 f0       	brcs	.+18     	; 0x875c <tmr_ovf_callback+0x6e>
    874a:	10 92 20 03 	sts	0x0320, r1	; 0x800320 <timer_mul_var>
    874e:	e0 91 23 03 	lds	r30, 0x0323	; 0x800323 <common_tc_ovf_callback>
    8752:	f0 91 24 03 	lds	r31, 0x0324	; 0x800324 <common_tc_ovf_callback+0x1>
    8756:	30 97       	sbiw	r30, 0x00	; 0
    8758:	09 f0       	breq	.+2      	; 0x875c <tmr_ovf_callback+0x6e>
    875a:	09 95       	icall
    875c:	08 95       	ret

0000875e <tmr_cca_callback>:
    875e:	0e 94 67 27 	call	0x4ece	; 0x4ece <tmr_disable_cc_interrupt>
    8762:	e0 91 25 03 	lds	r30, 0x0325	; 0x800325 <common_tc_cca_callback>
    8766:	f0 91 26 03 	lds	r31, 0x0326	; 0x800326 <common_tc_cca_callback+0x1>
    876a:	30 97       	sbiw	r30, 0x00	; 0
    876c:	09 f0       	breq	.+2      	; 0x8770 <tmr_cca_callback+0x12>
    876e:	09 95       	icall
    8770:	08 95       	ret

00008772 <set_common_tc_overflow_callback>:
    8772:	90 93 24 03 	sts	0x0324, r25	; 0x800324 <common_tc_ovf_callback+0x1>
    8776:	80 93 23 03 	sts	0x0323, r24	; 0x800323 <common_tc_ovf_callback>
    877a:	08 95       	ret

0000877c <set_common_tc_expiry_callback>:
    877c:	90 93 26 03 	sts	0x0326, r25	; 0x800326 <common_tc_cca_callback+0x1>
    8780:	80 93 25 03 	sts	0x0325, r24	; 0x800325 <common_tc_cca_callback>
    8784:	08 95       	ret

00008786 <vfprintf>:
    8786:	2f 92       	push	r2
    8788:	3f 92       	push	r3
    878a:	4f 92       	push	r4
    878c:	5f 92       	push	r5
    878e:	6f 92       	push	r6
    8790:	7f 92       	push	r7
    8792:	8f 92       	push	r8
    8794:	9f 92       	push	r9
    8796:	af 92       	push	r10
    8798:	bf 92       	push	r11
    879a:	cf 92       	push	r12
    879c:	df 92       	push	r13
    879e:	ef 92       	push	r14
    87a0:	ff 92       	push	r15
    87a2:	0f 93       	push	r16
    87a4:	1f 93       	push	r17
    87a6:	cf 93       	push	r28
    87a8:	df 93       	push	r29
    87aa:	cd b7       	in	r28, 0x3d	; 61
    87ac:	de b7       	in	r29, 0x3e	; 62
    87ae:	60 97       	sbiw	r28, 0x10	; 16
    87b0:	0f b6       	in	r0, 0x3f	; 63
    87b2:	f8 94       	cli
    87b4:	de bf       	out	0x3e, r29	; 62
    87b6:	0f be       	out	0x3f, r0	; 63
    87b8:	cd bf       	out	0x3d, r28	; 61
    87ba:	7c 01       	movw	r14, r24
    87bc:	1b 01       	movw	r2, r22
    87be:	6a 01       	movw	r12, r20
    87c0:	fc 01       	movw	r30, r24
    87c2:	17 82       	std	Z+7, r1	; 0x07
    87c4:	16 82       	std	Z+6, r1	; 0x06
    87c6:	83 81       	ldd	r24, Z+3	; 0x03
    87c8:	81 ff       	sbrs	r24, 1
    87ca:	44 c3       	rjmp	.+1672   	; 0x8e54 <vfprintf+0x6ce>
    87cc:	9e 01       	movw	r18, r28
    87ce:	2f 5f       	subi	r18, 0xFF	; 255
    87d0:	3f 4f       	sbci	r19, 0xFF	; 255
    87d2:	39 01       	movw	r6, r18
    87d4:	f7 01       	movw	r30, r14
    87d6:	93 81       	ldd	r25, Z+3	; 0x03
    87d8:	f1 01       	movw	r30, r2
    87da:	93 fd       	sbrc	r25, 3
    87dc:	85 91       	lpm	r24, Z+
    87de:	93 ff       	sbrs	r25, 3
    87e0:	81 91       	ld	r24, Z+
    87e2:	1f 01       	movw	r2, r30
    87e4:	88 23       	and	r24, r24
    87e6:	09 f4       	brne	.+2      	; 0x87ea <vfprintf+0x64>
    87e8:	31 c3       	rjmp	.+1634   	; 0x8e4c <vfprintf+0x6c6>
    87ea:	85 32       	cpi	r24, 0x25	; 37
    87ec:	39 f4       	brne	.+14     	; 0x87fc <vfprintf+0x76>
    87ee:	93 fd       	sbrc	r25, 3
    87f0:	85 91       	lpm	r24, Z+
    87f2:	93 ff       	sbrs	r25, 3
    87f4:	81 91       	ld	r24, Z+
    87f6:	1f 01       	movw	r2, r30
    87f8:	85 32       	cpi	r24, 0x25	; 37
    87fa:	39 f4       	brne	.+14     	; 0x880a <vfprintf+0x84>
    87fc:	b7 01       	movw	r22, r14
    87fe:	90 e0       	ldi	r25, 0x00	; 0
    8800:	0e 94 6a 4b 	call	0x96d4	; 0x96d4 <fputc>
    8804:	56 01       	movw	r10, r12
    8806:	65 01       	movw	r12, r10
    8808:	e5 cf       	rjmp	.-54     	; 0x87d4 <vfprintf+0x4e>
    880a:	10 e0       	ldi	r17, 0x00	; 0
    880c:	51 2c       	mov	r5, r1
    880e:	91 2c       	mov	r9, r1
    8810:	ff e1       	ldi	r31, 0x1F	; 31
    8812:	f9 15       	cp	r31, r9
    8814:	d8 f0       	brcs	.+54     	; 0x884c <vfprintf+0xc6>
    8816:	8b 32       	cpi	r24, 0x2B	; 43
    8818:	79 f0       	breq	.+30     	; 0x8838 <vfprintf+0xb2>
    881a:	38 f4       	brcc	.+14     	; 0x882a <vfprintf+0xa4>
    881c:	80 32       	cpi	r24, 0x20	; 32
    881e:	79 f0       	breq	.+30     	; 0x883e <vfprintf+0xb8>
    8820:	83 32       	cpi	r24, 0x23	; 35
    8822:	a1 f4       	brne	.+40     	; 0x884c <vfprintf+0xc6>
    8824:	f9 2d       	mov	r31, r9
    8826:	f0 61       	ori	r31, 0x10	; 16
    8828:	2e c0       	rjmp	.+92     	; 0x8886 <vfprintf+0x100>
    882a:	8d 32       	cpi	r24, 0x2D	; 45
    882c:	61 f0       	breq	.+24     	; 0x8846 <vfprintf+0xc0>
    882e:	80 33       	cpi	r24, 0x30	; 48
    8830:	69 f4       	brne	.+26     	; 0x884c <vfprintf+0xc6>
    8832:	29 2d       	mov	r18, r9
    8834:	21 60       	ori	r18, 0x01	; 1
    8836:	2d c0       	rjmp	.+90     	; 0x8892 <vfprintf+0x10c>
    8838:	39 2d       	mov	r19, r9
    883a:	32 60       	ori	r19, 0x02	; 2
    883c:	93 2e       	mov	r9, r19
    883e:	89 2d       	mov	r24, r9
    8840:	84 60       	ori	r24, 0x04	; 4
    8842:	98 2e       	mov	r9, r24
    8844:	2a c0       	rjmp	.+84     	; 0x889a <vfprintf+0x114>
    8846:	e9 2d       	mov	r30, r9
    8848:	e8 60       	ori	r30, 0x08	; 8
    884a:	15 c0       	rjmp	.+42     	; 0x8876 <vfprintf+0xf0>
    884c:	97 fc       	sbrc	r9, 7
    884e:	2d c0       	rjmp	.+90     	; 0x88aa <vfprintf+0x124>
    8850:	20 ed       	ldi	r18, 0xD0	; 208
    8852:	28 0f       	add	r18, r24
    8854:	2a 30       	cpi	r18, 0x0A	; 10
    8856:	88 f4       	brcc	.+34     	; 0x887a <vfprintf+0xf4>
    8858:	96 fe       	sbrs	r9, 6
    885a:	06 c0       	rjmp	.+12     	; 0x8868 <vfprintf+0xe2>
    885c:	3a e0       	ldi	r19, 0x0A	; 10
    885e:	13 9f       	mul	r17, r19
    8860:	20 0d       	add	r18, r0
    8862:	11 24       	eor	r1, r1
    8864:	12 2f       	mov	r17, r18
    8866:	19 c0       	rjmp	.+50     	; 0x889a <vfprintf+0x114>
    8868:	8a e0       	ldi	r24, 0x0A	; 10
    886a:	58 9e       	mul	r5, r24
    886c:	20 0d       	add	r18, r0
    886e:	11 24       	eor	r1, r1
    8870:	52 2e       	mov	r5, r18
    8872:	e9 2d       	mov	r30, r9
    8874:	e0 62       	ori	r30, 0x20	; 32
    8876:	9e 2e       	mov	r9, r30
    8878:	10 c0       	rjmp	.+32     	; 0x889a <vfprintf+0x114>
    887a:	8e 32       	cpi	r24, 0x2E	; 46
    887c:	31 f4       	brne	.+12     	; 0x888a <vfprintf+0x104>
    887e:	96 fc       	sbrc	r9, 6
    8880:	e5 c2       	rjmp	.+1482   	; 0x8e4c <vfprintf+0x6c6>
    8882:	f9 2d       	mov	r31, r9
    8884:	f0 64       	ori	r31, 0x40	; 64
    8886:	9f 2e       	mov	r9, r31
    8888:	08 c0       	rjmp	.+16     	; 0x889a <vfprintf+0x114>
    888a:	8c 36       	cpi	r24, 0x6C	; 108
    888c:	21 f4       	brne	.+8      	; 0x8896 <vfprintf+0x110>
    888e:	29 2d       	mov	r18, r9
    8890:	20 68       	ori	r18, 0x80	; 128
    8892:	92 2e       	mov	r9, r18
    8894:	02 c0       	rjmp	.+4      	; 0x889a <vfprintf+0x114>
    8896:	88 36       	cpi	r24, 0x68	; 104
    8898:	41 f4       	brne	.+16     	; 0x88aa <vfprintf+0x124>
    889a:	f1 01       	movw	r30, r2
    889c:	93 fd       	sbrc	r25, 3
    889e:	85 91       	lpm	r24, Z+
    88a0:	93 ff       	sbrs	r25, 3
    88a2:	81 91       	ld	r24, Z+
    88a4:	1f 01       	movw	r2, r30
    88a6:	81 11       	cpse	r24, r1
    88a8:	b3 cf       	rjmp	.-154    	; 0x8810 <vfprintf+0x8a>
    88aa:	9b eb       	ldi	r25, 0xBB	; 187
    88ac:	98 0f       	add	r25, r24
    88ae:	93 30       	cpi	r25, 0x03	; 3
    88b0:	20 f4       	brcc	.+8      	; 0x88ba <vfprintf+0x134>
    88b2:	99 2d       	mov	r25, r9
    88b4:	90 61       	ori	r25, 0x10	; 16
    88b6:	80 5e       	subi	r24, 0xE0	; 224
    88b8:	07 c0       	rjmp	.+14     	; 0x88c8 <vfprintf+0x142>
    88ba:	9b e9       	ldi	r25, 0x9B	; 155
    88bc:	98 0f       	add	r25, r24
    88be:	93 30       	cpi	r25, 0x03	; 3
    88c0:	08 f0       	brcs	.+2      	; 0x88c4 <vfprintf+0x13e>
    88c2:	66 c1       	rjmp	.+716    	; 0x8b90 <vfprintf+0x40a>
    88c4:	99 2d       	mov	r25, r9
    88c6:	9f 7e       	andi	r25, 0xEF	; 239
    88c8:	96 ff       	sbrs	r25, 6
    88ca:	16 e0       	ldi	r17, 0x06	; 6
    88cc:	9f 73       	andi	r25, 0x3F	; 63
    88ce:	99 2e       	mov	r9, r25
    88d0:	85 36       	cpi	r24, 0x65	; 101
    88d2:	19 f4       	brne	.+6      	; 0x88da <vfprintf+0x154>
    88d4:	90 64       	ori	r25, 0x40	; 64
    88d6:	99 2e       	mov	r9, r25
    88d8:	08 c0       	rjmp	.+16     	; 0x88ea <vfprintf+0x164>
    88da:	86 36       	cpi	r24, 0x66	; 102
    88dc:	21 f4       	brne	.+8      	; 0x88e6 <vfprintf+0x160>
    88de:	39 2f       	mov	r19, r25
    88e0:	30 68       	ori	r19, 0x80	; 128
    88e2:	93 2e       	mov	r9, r19
    88e4:	02 c0       	rjmp	.+4      	; 0x88ea <vfprintf+0x164>
    88e6:	11 11       	cpse	r17, r1
    88e8:	11 50       	subi	r17, 0x01	; 1
    88ea:	97 fe       	sbrs	r9, 7
    88ec:	07 c0       	rjmp	.+14     	; 0x88fc <vfprintf+0x176>
    88ee:	1c 33       	cpi	r17, 0x3C	; 60
    88f0:	50 f4       	brcc	.+20     	; 0x8906 <vfprintf+0x180>
    88f2:	44 24       	eor	r4, r4
    88f4:	43 94       	inc	r4
    88f6:	41 0e       	add	r4, r17
    88f8:	27 e0       	ldi	r18, 0x07	; 7
    88fa:	0b c0       	rjmp	.+22     	; 0x8912 <vfprintf+0x18c>
    88fc:	18 30       	cpi	r17, 0x08	; 8
    88fe:	38 f0       	brcs	.+14     	; 0x890e <vfprintf+0x188>
    8900:	27 e0       	ldi	r18, 0x07	; 7
    8902:	17 e0       	ldi	r17, 0x07	; 7
    8904:	05 c0       	rjmp	.+10     	; 0x8910 <vfprintf+0x18a>
    8906:	27 e0       	ldi	r18, 0x07	; 7
    8908:	9c e3       	ldi	r25, 0x3C	; 60
    890a:	49 2e       	mov	r4, r25
    890c:	02 c0       	rjmp	.+4      	; 0x8912 <vfprintf+0x18c>
    890e:	21 2f       	mov	r18, r17
    8910:	41 2c       	mov	r4, r1
    8912:	56 01       	movw	r10, r12
    8914:	84 e0       	ldi	r24, 0x04	; 4
    8916:	a8 0e       	add	r10, r24
    8918:	b1 1c       	adc	r11, r1
    891a:	f6 01       	movw	r30, r12
    891c:	60 81       	ld	r22, Z
    891e:	71 81       	ldd	r23, Z+1	; 0x01
    8920:	82 81       	ldd	r24, Z+2	; 0x02
    8922:	93 81       	ldd	r25, Z+3	; 0x03
    8924:	04 2d       	mov	r16, r4
    8926:	a3 01       	movw	r20, r6
    8928:	0e 94 21 4a 	call	0x9442	; 0x9442 <__ftoa_engine>
    892c:	6c 01       	movw	r12, r24
    892e:	f9 81       	ldd	r31, Y+1	; 0x01
    8930:	fc 87       	std	Y+12, r31	; 0x0c
    8932:	f0 ff       	sbrs	r31, 0
    8934:	02 c0       	rjmp	.+4      	; 0x893a <vfprintf+0x1b4>
    8936:	f3 ff       	sbrs	r31, 3
    8938:	06 c0       	rjmp	.+12     	; 0x8946 <vfprintf+0x1c0>
    893a:	91 fc       	sbrc	r9, 1
    893c:	06 c0       	rjmp	.+12     	; 0x894a <vfprintf+0x1c4>
    893e:	92 fe       	sbrs	r9, 2
    8940:	06 c0       	rjmp	.+12     	; 0x894e <vfprintf+0x1c8>
    8942:	00 e2       	ldi	r16, 0x20	; 32
    8944:	05 c0       	rjmp	.+10     	; 0x8950 <vfprintf+0x1ca>
    8946:	0d e2       	ldi	r16, 0x2D	; 45
    8948:	03 c0       	rjmp	.+6      	; 0x8950 <vfprintf+0x1ca>
    894a:	0b e2       	ldi	r16, 0x2B	; 43
    894c:	01 c0       	rjmp	.+2      	; 0x8950 <vfprintf+0x1ca>
    894e:	00 e0       	ldi	r16, 0x00	; 0
    8950:	8c 85       	ldd	r24, Y+12	; 0x0c
    8952:	8c 70       	andi	r24, 0x0C	; 12
    8954:	19 f0       	breq	.+6      	; 0x895c <vfprintf+0x1d6>
    8956:	01 11       	cpse	r16, r1
    8958:	5a c2       	rjmp	.+1204   	; 0x8e0e <vfprintf+0x688>
    895a:	9b c2       	rjmp	.+1334   	; 0x8e92 <vfprintf+0x70c>
    895c:	97 fe       	sbrs	r9, 7
    895e:	10 c0       	rjmp	.+32     	; 0x8980 <vfprintf+0x1fa>
    8960:	4c 0c       	add	r4, r12
    8962:	fc 85       	ldd	r31, Y+12	; 0x0c
    8964:	f4 ff       	sbrs	r31, 4
    8966:	04 c0       	rjmp	.+8      	; 0x8970 <vfprintf+0x1ea>
    8968:	8a 81       	ldd	r24, Y+2	; 0x02
    896a:	81 33       	cpi	r24, 0x31	; 49
    896c:	09 f4       	brne	.+2      	; 0x8970 <vfprintf+0x1ea>
    896e:	4a 94       	dec	r4
    8970:	14 14       	cp	r1, r4
    8972:	74 f5       	brge	.+92     	; 0x89d0 <vfprintf+0x24a>
    8974:	28 e0       	ldi	r18, 0x08	; 8
    8976:	24 15       	cp	r18, r4
    8978:	78 f5       	brcc	.+94     	; 0x89d8 <vfprintf+0x252>
    897a:	88 e0       	ldi	r24, 0x08	; 8
    897c:	48 2e       	mov	r4, r24
    897e:	2c c0       	rjmp	.+88     	; 0x89d8 <vfprintf+0x252>
    8980:	96 fc       	sbrc	r9, 6
    8982:	2a c0       	rjmp	.+84     	; 0x89d8 <vfprintf+0x252>
    8984:	81 2f       	mov	r24, r17
    8986:	90 e0       	ldi	r25, 0x00	; 0
    8988:	8c 15       	cp	r24, r12
    898a:	9d 05       	cpc	r25, r13
    898c:	9c f0       	brlt	.+38     	; 0x89b4 <vfprintf+0x22e>
    898e:	3c ef       	ldi	r19, 0xFC	; 252
    8990:	c3 16       	cp	r12, r19
    8992:	3f ef       	ldi	r19, 0xFF	; 255
    8994:	d3 06       	cpc	r13, r19
    8996:	74 f0       	brlt	.+28     	; 0x89b4 <vfprintf+0x22e>
    8998:	89 2d       	mov	r24, r9
    899a:	80 68       	ori	r24, 0x80	; 128
    899c:	98 2e       	mov	r9, r24
    899e:	0a c0       	rjmp	.+20     	; 0x89b4 <vfprintf+0x22e>
    89a0:	e2 e0       	ldi	r30, 0x02	; 2
    89a2:	f0 e0       	ldi	r31, 0x00	; 0
    89a4:	ec 0f       	add	r30, r28
    89a6:	fd 1f       	adc	r31, r29
    89a8:	e1 0f       	add	r30, r17
    89aa:	f1 1d       	adc	r31, r1
    89ac:	80 81       	ld	r24, Z
    89ae:	80 33       	cpi	r24, 0x30	; 48
    89b0:	19 f4       	brne	.+6      	; 0x89b8 <vfprintf+0x232>
    89b2:	11 50       	subi	r17, 0x01	; 1
    89b4:	11 11       	cpse	r17, r1
    89b6:	f4 cf       	rjmp	.-24     	; 0x89a0 <vfprintf+0x21a>
    89b8:	97 fe       	sbrs	r9, 7
    89ba:	0e c0       	rjmp	.+28     	; 0x89d8 <vfprintf+0x252>
    89bc:	44 24       	eor	r4, r4
    89be:	43 94       	inc	r4
    89c0:	41 0e       	add	r4, r17
    89c2:	81 2f       	mov	r24, r17
    89c4:	90 e0       	ldi	r25, 0x00	; 0
    89c6:	c8 16       	cp	r12, r24
    89c8:	d9 06       	cpc	r13, r25
    89ca:	2c f4       	brge	.+10     	; 0x89d6 <vfprintf+0x250>
    89cc:	1c 19       	sub	r17, r12
    89ce:	04 c0       	rjmp	.+8      	; 0x89d8 <vfprintf+0x252>
    89d0:	44 24       	eor	r4, r4
    89d2:	43 94       	inc	r4
    89d4:	01 c0       	rjmp	.+2      	; 0x89d8 <vfprintf+0x252>
    89d6:	10 e0       	ldi	r17, 0x00	; 0
    89d8:	97 fe       	sbrs	r9, 7
    89da:	06 c0       	rjmp	.+12     	; 0x89e8 <vfprintf+0x262>
    89dc:	1c 14       	cp	r1, r12
    89de:	1d 04       	cpc	r1, r13
    89e0:	34 f4       	brge	.+12     	; 0x89ee <vfprintf+0x268>
    89e2:	c6 01       	movw	r24, r12
    89e4:	01 96       	adiw	r24, 0x01	; 1
    89e6:	05 c0       	rjmp	.+10     	; 0x89f2 <vfprintf+0x26c>
    89e8:	85 e0       	ldi	r24, 0x05	; 5
    89ea:	90 e0       	ldi	r25, 0x00	; 0
    89ec:	02 c0       	rjmp	.+4      	; 0x89f2 <vfprintf+0x26c>
    89ee:	81 e0       	ldi	r24, 0x01	; 1
    89f0:	90 e0       	ldi	r25, 0x00	; 0
    89f2:	01 11       	cpse	r16, r1
    89f4:	01 96       	adiw	r24, 0x01	; 1
    89f6:	11 23       	and	r17, r17
    89f8:	31 f0       	breq	.+12     	; 0x8a06 <vfprintf+0x280>
    89fa:	21 2f       	mov	r18, r17
    89fc:	30 e0       	ldi	r19, 0x00	; 0
    89fe:	2f 5f       	subi	r18, 0xFF	; 255
    8a00:	3f 4f       	sbci	r19, 0xFF	; 255
    8a02:	82 0f       	add	r24, r18
    8a04:	93 1f       	adc	r25, r19
    8a06:	25 2d       	mov	r18, r5
    8a08:	30 e0       	ldi	r19, 0x00	; 0
    8a0a:	82 17       	cp	r24, r18
    8a0c:	93 07       	cpc	r25, r19
    8a0e:	14 f4       	brge	.+4      	; 0x8a14 <vfprintf+0x28e>
    8a10:	58 1a       	sub	r5, r24
    8a12:	01 c0       	rjmp	.+2      	; 0x8a16 <vfprintf+0x290>
    8a14:	51 2c       	mov	r5, r1
    8a16:	89 2d       	mov	r24, r9
    8a18:	89 70       	andi	r24, 0x09	; 9
    8a1a:	49 f4       	brne	.+18     	; 0x8a2e <vfprintf+0x2a8>
    8a1c:	55 20       	and	r5, r5
    8a1e:	39 f0       	breq	.+14     	; 0x8a2e <vfprintf+0x2a8>
    8a20:	b7 01       	movw	r22, r14
    8a22:	80 e2       	ldi	r24, 0x20	; 32
    8a24:	90 e0       	ldi	r25, 0x00	; 0
    8a26:	0e 94 6a 4b 	call	0x96d4	; 0x96d4 <fputc>
    8a2a:	5a 94       	dec	r5
    8a2c:	f7 cf       	rjmp	.-18     	; 0x8a1c <vfprintf+0x296>
    8a2e:	00 23       	and	r16, r16
    8a30:	29 f0       	breq	.+10     	; 0x8a3c <vfprintf+0x2b6>
    8a32:	b7 01       	movw	r22, r14
    8a34:	80 2f       	mov	r24, r16
    8a36:	90 e0       	ldi	r25, 0x00	; 0
    8a38:	0e 94 6a 4b 	call	0x96d4	; 0x96d4 <fputc>
    8a3c:	93 fc       	sbrc	r9, 3
    8a3e:	09 c0       	rjmp	.+18     	; 0x8a52 <vfprintf+0x2cc>
    8a40:	55 20       	and	r5, r5
    8a42:	39 f0       	breq	.+14     	; 0x8a52 <vfprintf+0x2cc>
    8a44:	b7 01       	movw	r22, r14
    8a46:	80 e3       	ldi	r24, 0x30	; 48
    8a48:	90 e0       	ldi	r25, 0x00	; 0
    8a4a:	0e 94 6a 4b 	call	0x96d4	; 0x96d4 <fputc>
    8a4e:	5a 94       	dec	r5
    8a50:	f7 cf       	rjmp	.-18     	; 0x8a40 <vfprintf+0x2ba>
    8a52:	97 fe       	sbrs	r9, 7
    8a54:	4c c0       	rjmp	.+152    	; 0x8aee <vfprintf+0x368>
    8a56:	46 01       	movw	r8, r12
    8a58:	d7 fe       	sbrs	r13, 7
    8a5a:	02 c0       	rjmp	.+4      	; 0x8a60 <vfprintf+0x2da>
    8a5c:	81 2c       	mov	r8, r1
    8a5e:	91 2c       	mov	r9, r1
    8a60:	c6 01       	movw	r24, r12
    8a62:	88 19       	sub	r24, r8
    8a64:	99 09       	sbc	r25, r9
    8a66:	f3 01       	movw	r30, r6
    8a68:	e8 0f       	add	r30, r24
    8a6a:	f9 1f       	adc	r31, r25
    8a6c:	fe 87       	std	Y+14, r31	; 0x0e
    8a6e:	ed 87       	std	Y+13, r30	; 0x0d
    8a70:	96 01       	movw	r18, r12
    8a72:	24 19       	sub	r18, r4
    8a74:	31 09       	sbc	r19, r1
    8a76:	38 8b       	std	Y+16, r19	; 0x10
    8a78:	2f 87       	std	Y+15, r18	; 0x0f
    8a7a:	01 2f       	mov	r16, r17
    8a7c:	10 e0       	ldi	r17, 0x00	; 0
    8a7e:	11 95       	neg	r17
    8a80:	01 95       	neg	r16
    8a82:	11 09       	sbc	r17, r1
    8a84:	3f ef       	ldi	r19, 0xFF	; 255
    8a86:	83 16       	cp	r8, r19
    8a88:	93 06       	cpc	r9, r19
    8a8a:	29 f4       	brne	.+10     	; 0x8a96 <vfprintf+0x310>
    8a8c:	b7 01       	movw	r22, r14
    8a8e:	8e e2       	ldi	r24, 0x2E	; 46
    8a90:	90 e0       	ldi	r25, 0x00	; 0
    8a92:	0e 94 6a 4b 	call	0x96d4	; 0x96d4 <fputc>
    8a96:	c8 14       	cp	r12, r8
    8a98:	d9 04       	cpc	r13, r9
    8a9a:	4c f0       	brlt	.+18     	; 0x8aae <vfprintf+0x328>
    8a9c:	8f 85       	ldd	r24, Y+15	; 0x0f
    8a9e:	98 89       	ldd	r25, Y+16	; 0x10
    8aa0:	88 15       	cp	r24, r8
    8aa2:	99 05       	cpc	r25, r9
    8aa4:	24 f4       	brge	.+8      	; 0x8aae <vfprintf+0x328>
    8aa6:	ed 85       	ldd	r30, Y+13	; 0x0d
    8aa8:	fe 85       	ldd	r31, Y+14	; 0x0e
    8aaa:	81 81       	ldd	r24, Z+1	; 0x01
    8aac:	01 c0       	rjmp	.+2      	; 0x8ab0 <vfprintf+0x32a>
    8aae:	80 e3       	ldi	r24, 0x30	; 48
    8ab0:	f1 e0       	ldi	r31, 0x01	; 1
    8ab2:	8f 1a       	sub	r8, r31
    8ab4:	91 08       	sbc	r9, r1
    8ab6:	2d 85       	ldd	r18, Y+13	; 0x0d
    8ab8:	3e 85       	ldd	r19, Y+14	; 0x0e
    8aba:	2f 5f       	subi	r18, 0xFF	; 255
    8abc:	3f 4f       	sbci	r19, 0xFF	; 255
    8abe:	3e 87       	std	Y+14, r19	; 0x0e
    8ac0:	2d 87       	std	Y+13, r18	; 0x0d
    8ac2:	80 16       	cp	r8, r16
    8ac4:	91 06       	cpc	r9, r17
    8ac6:	2c f0       	brlt	.+10     	; 0x8ad2 <vfprintf+0x34c>
    8ac8:	b7 01       	movw	r22, r14
    8aca:	90 e0       	ldi	r25, 0x00	; 0
    8acc:	0e 94 6a 4b 	call	0x96d4	; 0x96d4 <fputc>
    8ad0:	d9 cf       	rjmp	.-78     	; 0x8a84 <vfprintf+0x2fe>
    8ad2:	c8 14       	cp	r12, r8
    8ad4:	d9 04       	cpc	r13, r9
    8ad6:	41 f4       	brne	.+16     	; 0x8ae8 <vfprintf+0x362>
    8ad8:	9a 81       	ldd	r25, Y+2	; 0x02
    8ada:	96 33       	cpi	r25, 0x36	; 54
    8adc:	20 f4       	brcc	.+8      	; 0x8ae6 <vfprintf+0x360>
    8ade:	95 33       	cpi	r25, 0x35	; 53
    8ae0:	19 f4       	brne	.+6      	; 0x8ae8 <vfprintf+0x362>
    8ae2:	3c 85       	ldd	r19, Y+12	; 0x0c
    8ae4:	34 ff       	sbrs	r19, 4
    8ae6:	81 e3       	ldi	r24, 0x31	; 49
    8ae8:	b7 01       	movw	r22, r14
    8aea:	90 e0       	ldi	r25, 0x00	; 0
    8aec:	4e c0       	rjmp	.+156    	; 0x8b8a <vfprintf+0x404>
    8aee:	8a 81       	ldd	r24, Y+2	; 0x02
    8af0:	81 33       	cpi	r24, 0x31	; 49
    8af2:	19 f0       	breq	.+6      	; 0x8afa <vfprintf+0x374>
    8af4:	9c 85       	ldd	r25, Y+12	; 0x0c
    8af6:	9f 7e       	andi	r25, 0xEF	; 239
    8af8:	9c 87       	std	Y+12, r25	; 0x0c
    8afa:	b7 01       	movw	r22, r14
    8afc:	90 e0       	ldi	r25, 0x00	; 0
    8afe:	0e 94 6a 4b 	call	0x96d4	; 0x96d4 <fputc>
    8b02:	11 11       	cpse	r17, r1
    8b04:	05 c0       	rjmp	.+10     	; 0x8b10 <vfprintf+0x38a>
    8b06:	94 fc       	sbrc	r9, 4
    8b08:	18 c0       	rjmp	.+48     	; 0x8b3a <vfprintf+0x3b4>
    8b0a:	85 e6       	ldi	r24, 0x65	; 101
    8b0c:	90 e0       	ldi	r25, 0x00	; 0
    8b0e:	17 c0       	rjmp	.+46     	; 0x8b3e <vfprintf+0x3b8>
    8b10:	b7 01       	movw	r22, r14
    8b12:	8e e2       	ldi	r24, 0x2E	; 46
    8b14:	90 e0       	ldi	r25, 0x00	; 0
    8b16:	0e 94 6a 4b 	call	0x96d4	; 0x96d4 <fputc>
    8b1a:	1e 5f       	subi	r17, 0xFE	; 254
    8b1c:	82 e0       	ldi	r24, 0x02	; 2
    8b1e:	01 e0       	ldi	r16, 0x01	; 1
    8b20:	08 0f       	add	r16, r24
    8b22:	f3 01       	movw	r30, r6
    8b24:	e8 0f       	add	r30, r24
    8b26:	f1 1d       	adc	r31, r1
    8b28:	80 81       	ld	r24, Z
    8b2a:	b7 01       	movw	r22, r14
    8b2c:	90 e0       	ldi	r25, 0x00	; 0
    8b2e:	0e 94 6a 4b 	call	0x96d4	; 0x96d4 <fputc>
    8b32:	80 2f       	mov	r24, r16
    8b34:	01 13       	cpse	r16, r17
    8b36:	f3 cf       	rjmp	.-26     	; 0x8b1e <vfprintf+0x398>
    8b38:	e6 cf       	rjmp	.-52     	; 0x8b06 <vfprintf+0x380>
    8b3a:	85 e4       	ldi	r24, 0x45	; 69
    8b3c:	90 e0       	ldi	r25, 0x00	; 0
    8b3e:	b7 01       	movw	r22, r14
    8b40:	0e 94 6a 4b 	call	0x96d4	; 0x96d4 <fputc>
    8b44:	d7 fc       	sbrc	r13, 7
    8b46:	06 c0       	rjmp	.+12     	; 0x8b54 <vfprintf+0x3ce>
    8b48:	c1 14       	cp	r12, r1
    8b4a:	d1 04       	cpc	r13, r1
    8b4c:	41 f4       	brne	.+16     	; 0x8b5e <vfprintf+0x3d8>
    8b4e:	ec 85       	ldd	r30, Y+12	; 0x0c
    8b50:	e4 ff       	sbrs	r30, 4
    8b52:	05 c0       	rjmp	.+10     	; 0x8b5e <vfprintf+0x3d8>
    8b54:	d1 94       	neg	r13
    8b56:	c1 94       	neg	r12
    8b58:	d1 08       	sbc	r13, r1
    8b5a:	8d e2       	ldi	r24, 0x2D	; 45
    8b5c:	01 c0       	rjmp	.+2      	; 0x8b60 <vfprintf+0x3da>
    8b5e:	8b e2       	ldi	r24, 0x2B	; 43
    8b60:	b7 01       	movw	r22, r14
    8b62:	90 e0       	ldi	r25, 0x00	; 0
    8b64:	0e 94 6a 4b 	call	0x96d4	; 0x96d4 <fputc>
    8b68:	80 e3       	ldi	r24, 0x30	; 48
    8b6a:	2a e0       	ldi	r18, 0x0A	; 10
    8b6c:	c2 16       	cp	r12, r18
    8b6e:	d1 04       	cpc	r13, r1
    8b70:	2c f0       	brlt	.+10     	; 0x8b7c <vfprintf+0x3f6>
    8b72:	8f 5f       	subi	r24, 0xFF	; 255
    8b74:	fa e0       	ldi	r31, 0x0A	; 10
    8b76:	cf 1a       	sub	r12, r31
    8b78:	d1 08       	sbc	r13, r1
    8b7a:	f7 cf       	rjmp	.-18     	; 0x8b6a <vfprintf+0x3e4>
    8b7c:	b7 01       	movw	r22, r14
    8b7e:	90 e0       	ldi	r25, 0x00	; 0
    8b80:	0e 94 6a 4b 	call	0x96d4	; 0x96d4 <fputc>
    8b84:	b7 01       	movw	r22, r14
    8b86:	c6 01       	movw	r24, r12
    8b88:	c0 96       	adiw	r24, 0x30	; 48
    8b8a:	0e 94 6a 4b 	call	0x96d4	; 0x96d4 <fputc>
    8b8e:	54 c1       	rjmp	.+680    	; 0x8e38 <vfprintf+0x6b2>
    8b90:	83 36       	cpi	r24, 0x63	; 99
    8b92:	31 f0       	breq	.+12     	; 0x8ba0 <vfprintf+0x41a>
    8b94:	83 37       	cpi	r24, 0x73	; 115
    8b96:	79 f0       	breq	.+30     	; 0x8bb6 <vfprintf+0x430>
    8b98:	83 35       	cpi	r24, 0x53	; 83
    8b9a:	09 f0       	breq	.+2      	; 0x8b9e <vfprintf+0x418>
    8b9c:	56 c0       	rjmp	.+172    	; 0x8c4a <vfprintf+0x4c4>
    8b9e:	20 c0       	rjmp	.+64     	; 0x8be0 <vfprintf+0x45a>
    8ba0:	56 01       	movw	r10, r12
    8ba2:	32 e0       	ldi	r19, 0x02	; 2
    8ba4:	a3 0e       	add	r10, r19
    8ba6:	b1 1c       	adc	r11, r1
    8ba8:	f6 01       	movw	r30, r12
    8baa:	80 81       	ld	r24, Z
    8bac:	89 83       	std	Y+1, r24	; 0x01
    8bae:	01 e0       	ldi	r16, 0x01	; 1
    8bb0:	10 e0       	ldi	r17, 0x00	; 0
    8bb2:	63 01       	movw	r12, r6
    8bb4:	12 c0       	rjmp	.+36     	; 0x8bda <vfprintf+0x454>
    8bb6:	56 01       	movw	r10, r12
    8bb8:	f2 e0       	ldi	r31, 0x02	; 2
    8bba:	af 0e       	add	r10, r31
    8bbc:	b1 1c       	adc	r11, r1
    8bbe:	f6 01       	movw	r30, r12
    8bc0:	c0 80       	ld	r12, Z
    8bc2:	d1 80       	ldd	r13, Z+1	; 0x01
    8bc4:	96 fe       	sbrs	r9, 6
    8bc6:	03 c0       	rjmp	.+6      	; 0x8bce <vfprintf+0x448>
    8bc8:	61 2f       	mov	r22, r17
    8bca:	70 e0       	ldi	r23, 0x00	; 0
    8bcc:	02 c0       	rjmp	.+4      	; 0x8bd2 <vfprintf+0x44c>
    8bce:	6f ef       	ldi	r22, 0xFF	; 255
    8bd0:	7f ef       	ldi	r23, 0xFF	; 255
    8bd2:	c6 01       	movw	r24, r12
    8bd4:	0e 94 14 4b 	call	0x9628	; 0x9628 <strnlen>
    8bd8:	8c 01       	movw	r16, r24
    8bda:	f9 2d       	mov	r31, r9
    8bdc:	ff 77       	andi	r31, 0x7F	; 127
    8bde:	14 c0       	rjmp	.+40     	; 0x8c08 <vfprintf+0x482>
    8be0:	56 01       	movw	r10, r12
    8be2:	22 e0       	ldi	r18, 0x02	; 2
    8be4:	a2 0e       	add	r10, r18
    8be6:	b1 1c       	adc	r11, r1
    8be8:	f6 01       	movw	r30, r12
    8bea:	c0 80       	ld	r12, Z
    8bec:	d1 80       	ldd	r13, Z+1	; 0x01
    8bee:	96 fe       	sbrs	r9, 6
    8bf0:	03 c0       	rjmp	.+6      	; 0x8bf8 <vfprintf+0x472>
    8bf2:	61 2f       	mov	r22, r17
    8bf4:	70 e0       	ldi	r23, 0x00	; 0
    8bf6:	02 c0       	rjmp	.+4      	; 0x8bfc <vfprintf+0x476>
    8bf8:	6f ef       	ldi	r22, 0xFF	; 255
    8bfa:	7f ef       	ldi	r23, 0xFF	; 255
    8bfc:	c6 01       	movw	r24, r12
    8bfe:	0e 94 f9 4a 	call	0x95f2	; 0x95f2 <strnlen_P>
    8c02:	8c 01       	movw	r16, r24
    8c04:	f9 2d       	mov	r31, r9
    8c06:	f0 68       	ori	r31, 0x80	; 128
    8c08:	9f 2e       	mov	r9, r31
    8c0a:	f3 fd       	sbrc	r31, 3
    8c0c:	1a c0       	rjmp	.+52     	; 0x8c42 <vfprintf+0x4bc>
    8c0e:	85 2d       	mov	r24, r5
    8c10:	90 e0       	ldi	r25, 0x00	; 0
    8c12:	08 17       	cp	r16, r24
    8c14:	19 07       	cpc	r17, r25
    8c16:	a8 f4       	brcc	.+42     	; 0x8c42 <vfprintf+0x4bc>
    8c18:	b7 01       	movw	r22, r14
    8c1a:	80 e2       	ldi	r24, 0x20	; 32
    8c1c:	90 e0       	ldi	r25, 0x00	; 0
    8c1e:	0e 94 6a 4b 	call	0x96d4	; 0x96d4 <fputc>
    8c22:	5a 94       	dec	r5
    8c24:	f4 cf       	rjmp	.-24     	; 0x8c0e <vfprintf+0x488>
    8c26:	f6 01       	movw	r30, r12
    8c28:	97 fc       	sbrc	r9, 7
    8c2a:	85 91       	lpm	r24, Z+
    8c2c:	97 fe       	sbrs	r9, 7
    8c2e:	81 91       	ld	r24, Z+
    8c30:	6f 01       	movw	r12, r30
    8c32:	b7 01       	movw	r22, r14
    8c34:	90 e0       	ldi	r25, 0x00	; 0
    8c36:	0e 94 6a 4b 	call	0x96d4	; 0x96d4 <fputc>
    8c3a:	51 10       	cpse	r5, r1
    8c3c:	5a 94       	dec	r5
    8c3e:	01 50       	subi	r16, 0x01	; 1
    8c40:	11 09       	sbc	r17, r1
    8c42:	01 15       	cp	r16, r1
    8c44:	11 05       	cpc	r17, r1
    8c46:	79 f7       	brne	.-34     	; 0x8c26 <vfprintf+0x4a0>
    8c48:	f7 c0       	rjmp	.+494    	; 0x8e38 <vfprintf+0x6b2>
    8c4a:	84 36       	cpi	r24, 0x64	; 100
    8c4c:	11 f0       	breq	.+4      	; 0x8c52 <vfprintf+0x4cc>
    8c4e:	89 36       	cpi	r24, 0x69	; 105
    8c50:	61 f5       	brne	.+88     	; 0x8caa <vfprintf+0x524>
    8c52:	56 01       	movw	r10, r12
    8c54:	97 fe       	sbrs	r9, 7
    8c56:	09 c0       	rjmp	.+18     	; 0x8c6a <vfprintf+0x4e4>
    8c58:	24 e0       	ldi	r18, 0x04	; 4
    8c5a:	a2 0e       	add	r10, r18
    8c5c:	b1 1c       	adc	r11, r1
    8c5e:	f6 01       	movw	r30, r12
    8c60:	60 81       	ld	r22, Z
    8c62:	71 81       	ldd	r23, Z+1	; 0x01
    8c64:	82 81       	ldd	r24, Z+2	; 0x02
    8c66:	93 81       	ldd	r25, Z+3	; 0x03
    8c68:	0a c0       	rjmp	.+20     	; 0x8c7e <vfprintf+0x4f8>
    8c6a:	f2 e0       	ldi	r31, 0x02	; 2
    8c6c:	af 0e       	add	r10, r31
    8c6e:	b1 1c       	adc	r11, r1
    8c70:	f6 01       	movw	r30, r12
    8c72:	60 81       	ld	r22, Z
    8c74:	71 81       	ldd	r23, Z+1	; 0x01
    8c76:	07 2e       	mov	r0, r23
    8c78:	00 0c       	add	r0, r0
    8c7a:	88 0b       	sbc	r24, r24
    8c7c:	99 0b       	sbc	r25, r25
    8c7e:	f9 2d       	mov	r31, r9
    8c80:	ff 76       	andi	r31, 0x6F	; 111
    8c82:	9f 2e       	mov	r9, r31
    8c84:	97 ff       	sbrs	r25, 7
    8c86:	09 c0       	rjmp	.+18     	; 0x8c9a <vfprintf+0x514>
    8c88:	90 95       	com	r25
    8c8a:	80 95       	com	r24
    8c8c:	70 95       	com	r23
    8c8e:	61 95       	neg	r22
    8c90:	7f 4f       	sbci	r23, 0xFF	; 255
    8c92:	8f 4f       	sbci	r24, 0xFF	; 255
    8c94:	9f 4f       	sbci	r25, 0xFF	; 255
    8c96:	f0 68       	ori	r31, 0x80	; 128
    8c98:	9f 2e       	mov	r9, r31
    8c9a:	2a e0       	ldi	r18, 0x0A	; 10
    8c9c:	30 e0       	ldi	r19, 0x00	; 0
    8c9e:	a3 01       	movw	r20, r6
    8ca0:	0e 94 c0 4b 	call	0x9780	; 0x9780 <__ultoa_invert>
    8ca4:	c8 2e       	mov	r12, r24
    8ca6:	c6 18       	sub	r12, r6
    8ca8:	3f c0       	rjmp	.+126    	; 0x8d28 <vfprintf+0x5a2>
    8caa:	09 2d       	mov	r16, r9
    8cac:	85 37       	cpi	r24, 0x75	; 117
    8cae:	21 f4       	brne	.+8      	; 0x8cb8 <vfprintf+0x532>
    8cb0:	0f 7e       	andi	r16, 0xEF	; 239
    8cb2:	2a e0       	ldi	r18, 0x0A	; 10
    8cb4:	30 e0       	ldi	r19, 0x00	; 0
    8cb6:	1d c0       	rjmp	.+58     	; 0x8cf2 <vfprintf+0x56c>
    8cb8:	09 7f       	andi	r16, 0xF9	; 249
    8cba:	8f 36       	cpi	r24, 0x6F	; 111
    8cbc:	91 f0       	breq	.+36     	; 0x8ce2 <vfprintf+0x55c>
    8cbe:	18 f4       	brcc	.+6      	; 0x8cc6 <vfprintf+0x540>
    8cc0:	88 35       	cpi	r24, 0x58	; 88
    8cc2:	59 f0       	breq	.+22     	; 0x8cda <vfprintf+0x554>
    8cc4:	c3 c0       	rjmp	.+390    	; 0x8e4c <vfprintf+0x6c6>
    8cc6:	80 37       	cpi	r24, 0x70	; 112
    8cc8:	19 f0       	breq	.+6      	; 0x8cd0 <vfprintf+0x54a>
    8cca:	88 37       	cpi	r24, 0x78	; 120
    8ccc:	11 f0       	breq	.+4      	; 0x8cd2 <vfprintf+0x54c>
    8cce:	be c0       	rjmp	.+380    	; 0x8e4c <vfprintf+0x6c6>
    8cd0:	00 61       	ori	r16, 0x10	; 16
    8cd2:	04 ff       	sbrs	r16, 4
    8cd4:	09 c0       	rjmp	.+18     	; 0x8ce8 <vfprintf+0x562>
    8cd6:	04 60       	ori	r16, 0x04	; 4
    8cd8:	07 c0       	rjmp	.+14     	; 0x8ce8 <vfprintf+0x562>
    8cda:	94 fe       	sbrs	r9, 4
    8cdc:	08 c0       	rjmp	.+16     	; 0x8cee <vfprintf+0x568>
    8cde:	06 60       	ori	r16, 0x06	; 6
    8ce0:	06 c0       	rjmp	.+12     	; 0x8cee <vfprintf+0x568>
    8ce2:	28 e0       	ldi	r18, 0x08	; 8
    8ce4:	30 e0       	ldi	r19, 0x00	; 0
    8ce6:	05 c0       	rjmp	.+10     	; 0x8cf2 <vfprintf+0x56c>
    8ce8:	20 e1       	ldi	r18, 0x10	; 16
    8cea:	30 e0       	ldi	r19, 0x00	; 0
    8cec:	02 c0       	rjmp	.+4      	; 0x8cf2 <vfprintf+0x56c>
    8cee:	20 e1       	ldi	r18, 0x10	; 16
    8cf0:	32 e0       	ldi	r19, 0x02	; 2
    8cf2:	56 01       	movw	r10, r12
    8cf4:	07 ff       	sbrs	r16, 7
    8cf6:	09 c0       	rjmp	.+18     	; 0x8d0a <vfprintf+0x584>
    8cf8:	84 e0       	ldi	r24, 0x04	; 4
    8cfa:	a8 0e       	add	r10, r24
    8cfc:	b1 1c       	adc	r11, r1
    8cfe:	f6 01       	movw	r30, r12
    8d00:	60 81       	ld	r22, Z
    8d02:	71 81       	ldd	r23, Z+1	; 0x01
    8d04:	82 81       	ldd	r24, Z+2	; 0x02
    8d06:	93 81       	ldd	r25, Z+3	; 0x03
    8d08:	08 c0       	rjmp	.+16     	; 0x8d1a <vfprintf+0x594>
    8d0a:	f2 e0       	ldi	r31, 0x02	; 2
    8d0c:	af 0e       	add	r10, r31
    8d0e:	b1 1c       	adc	r11, r1
    8d10:	f6 01       	movw	r30, r12
    8d12:	60 81       	ld	r22, Z
    8d14:	71 81       	ldd	r23, Z+1	; 0x01
    8d16:	80 e0       	ldi	r24, 0x00	; 0
    8d18:	90 e0       	ldi	r25, 0x00	; 0
    8d1a:	a3 01       	movw	r20, r6
    8d1c:	0e 94 c0 4b 	call	0x9780	; 0x9780 <__ultoa_invert>
    8d20:	c8 2e       	mov	r12, r24
    8d22:	c6 18       	sub	r12, r6
    8d24:	0f 77       	andi	r16, 0x7F	; 127
    8d26:	90 2e       	mov	r9, r16
    8d28:	96 fe       	sbrs	r9, 6
    8d2a:	0b c0       	rjmp	.+22     	; 0x8d42 <vfprintf+0x5bc>
    8d2c:	09 2d       	mov	r16, r9
    8d2e:	0e 7f       	andi	r16, 0xFE	; 254
    8d30:	c1 16       	cp	r12, r17
    8d32:	50 f4       	brcc	.+20     	; 0x8d48 <vfprintf+0x5c2>
    8d34:	94 fe       	sbrs	r9, 4
    8d36:	0a c0       	rjmp	.+20     	; 0x8d4c <vfprintf+0x5c6>
    8d38:	92 fc       	sbrc	r9, 2
    8d3a:	08 c0       	rjmp	.+16     	; 0x8d4c <vfprintf+0x5c6>
    8d3c:	09 2d       	mov	r16, r9
    8d3e:	0e 7e       	andi	r16, 0xEE	; 238
    8d40:	05 c0       	rjmp	.+10     	; 0x8d4c <vfprintf+0x5c6>
    8d42:	dc 2c       	mov	r13, r12
    8d44:	09 2d       	mov	r16, r9
    8d46:	03 c0       	rjmp	.+6      	; 0x8d4e <vfprintf+0x5c8>
    8d48:	dc 2c       	mov	r13, r12
    8d4a:	01 c0       	rjmp	.+2      	; 0x8d4e <vfprintf+0x5c8>
    8d4c:	d1 2e       	mov	r13, r17
    8d4e:	04 ff       	sbrs	r16, 4
    8d50:	0d c0       	rjmp	.+26     	; 0x8d6c <vfprintf+0x5e6>
    8d52:	fe 01       	movw	r30, r28
    8d54:	ec 0d       	add	r30, r12
    8d56:	f1 1d       	adc	r31, r1
    8d58:	80 81       	ld	r24, Z
    8d5a:	80 33       	cpi	r24, 0x30	; 48
    8d5c:	11 f4       	brne	.+4      	; 0x8d62 <vfprintf+0x5dc>
    8d5e:	09 7e       	andi	r16, 0xE9	; 233
    8d60:	09 c0       	rjmp	.+18     	; 0x8d74 <vfprintf+0x5ee>
    8d62:	02 ff       	sbrs	r16, 2
    8d64:	06 c0       	rjmp	.+12     	; 0x8d72 <vfprintf+0x5ec>
    8d66:	d3 94       	inc	r13
    8d68:	d3 94       	inc	r13
    8d6a:	04 c0       	rjmp	.+8      	; 0x8d74 <vfprintf+0x5ee>
    8d6c:	80 2f       	mov	r24, r16
    8d6e:	86 78       	andi	r24, 0x86	; 134
    8d70:	09 f0       	breq	.+2      	; 0x8d74 <vfprintf+0x5ee>
    8d72:	d3 94       	inc	r13
    8d74:	03 fd       	sbrc	r16, 3
    8d76:	11 c0       	rjmp	.+34     	; 0x8d9a <vfprintf+0x614>
    8d78:	00 ff       	sbrs	r16, 0
    8d7a:	06 c0       	rjmp	.+12     	; 0x8d88 <vfprintf+0x602>
    8d7c:	1c 2d       	mov	r17, r12
    8d7e:	d5 14       	cp	r13, r5
    8d80:	80 f4       	brcc	.+32     	; 0x8da2 <vfprintf+0x61c>
    8d82:	15 0d       	add	r17, r5
    8d84:	1d 19       	sub	r17, r13
    8d86:	0d c0       	rjmp	.+26     	; 0x8da2 <vfprintf+0x61c>
    8d88:	d5 14       	cp	r13, r5
    8d8a:	58 f4       	brcc	.+22     	; 0x8da2 <vfprintf+0x61c>
    8d8c:	b7 01       	movw	r22, r14
    8d8e:	80 e2       	ldi	r24, 0x20	; 32
    8d90:	90 e0       	ldi	r25, 0x00	; 0
    8d92:	0e 94 6a 4b 	call	0x96d4	; 0x96d4 <fputc>
    8d96:	d3 94       	inc	r13
    8d98:	f7 cf       	rjmp	.-18     	; 0x8d88 <vfprintf+0x602>
    8d9a:	d5 14       	cp	r13, r5
    8d9c:	10 f4       	brcc	.+4      	; 0x8da2 <vfprintf+0x61c>
    8d9e:	5d 18       	sub	r5, r13
    8da0:	01 c0       	rjmp	.+2      	; 0x8da4 <vfprintf+0x61e>
    8da2:	51 2c       	mov	r5, r1
    8da4:	04 ff       	sbrs	r16, 4
    8da6:	10 c0       	rjmp	.+32     	; 0x8dc8 <vfprintf+0x642>
    8da8:	b7 01       	movw	r22, r14
    8daa:	80 e3       	ldi	r24, 0x30	; 48
    8dac:	90 e0       	ldi	r25, 0x00	; 0
    8dae:	0e 94 6a 4b 	call	0x96d4	; 0x96d4 <fputc>
    8db2:	02 ff       	sbrs	r16, 2
    8db4:	17 c0       	rjmp	.+46     	; 0x8de4 <vfprintf+0x65e>
    8db6:	01 fd       	sbrc	r16, 1
    8db8:	03 c0       	rjmp	.+6      	; 0x8dc0 <vfprintf+0x63a>
    8dba:	88 e7       	ldi	r24, 0x78	; 120
    8dbc:	90 e0       	ldi	r25, 0x00	; 0
    8dbe:	02 c0       	rjmp	.+4      	; 0x8dc4 <vfprintf+0x63e>
    8dc0:	88 e5       	ldi	r24, 0x58	; 88
    8dc2:	90 e0       	ldi	r25, 0x00	; 0
    8dc4:	b7 01       	movw	r22, r14
    8dc6:	0c c0       	rjmp	.+24     	; 0x8de0 <vfprintf+0x65a>
    8dc8:	80 2f       	mov	r24, r16
    8dca:	86 78       	andi	r24, 0x86	; 134
    8dcc:	59 f0       	breq	.+22     	; 0x8de4 <vfprintf+0x65e>
    8dce:	01 ff       	sbrs	r16, 1
    8dd0:	02 c0       	rjmp	.+4      	; 0x8dd6 <vfprintf+0x650>
    8dd2:	8b e2       	ldi	r24, 0x2B	; 43
    8dd4:	01 c0       	rjmp	.+2      	; 0x8dd8 <vfprintf+0x652>
    8dd6:	80 e2       	ldi	r24, 0x20	; 32
    8dd8:	07 fd       	sbrc	r16, 7
    8dda:	8d e2       	ldi	r24, 0x2D	; 45
    8ddc:	b7 01       	movw	r22, r14
    8dde:	90 e0       	ldi	r25, 0x00	; 0
    8de0:	0e 94 6a 4b 	call	0x96d4	; 0x96d4 <fputc>
    8de4:	c1 16       	cp	r12, r17
    8de6:	38 f4       	brcc	.+14     	; 0x8df6 <vfprintf+0x670>
    8de8:	b7 01       	movw	r22, r14
    8dea:	80 e3       	ldi	r24, 0x30	; 48
    8dec:	90 e0       	ldi	r25, 0x00	; 0
    8dee:	0e 94 6a 4b 	call	0x96d4	; 0x96d4 <fputc>
    8df2:	11 50       	subi	r17, 0x01	; 1
    8df4:	f7 cf       	rjmp	.-18     	; 0x8de4 <vfprintf+0x65e>
    8df6:	ca 94       	dec	r12
    8df8:	f3 01       	movw	r30, r6
    8dfa:	ec 0d       	add	r30, r12
    8dfc:	f1 1d       	adc	r31, r1
    8dfe:	80 81       	ld	r24, Z
    8e00:	b7 01       	movw	r22, r14
    8e02:	90 e0       	ldi	r25, 0x00	; 0
    8e04:	0e 94 6a 4b 	call	0x96d4	; 0x96d4 <fputc>
    8e08:	c1 10       	cpse	r12, r1
    8e0a:	f5 cf       	rjmp	.-22     	; 0x8df6 <vfprintf+0x670>
    8e0c:	15 c0       	rjmp	.+42     	; 0x8e38 <vfprintf+0x6b2>
    8e0e:	f4 e0       	ldi	r31, 0x04	; 4
    8e10:	f5 15       	cp	r31, r5
    8e12:	60 f5       	brcc	.+88     	; 0x8e6c <vfprintf+0x6e6>
    8e14:	84 e0       	ldi	r24, 0x04	; 4
    8e16:	58 1a       	sub	r5, r24
    8e18:	93 fe       	sbrs	r9, 3
    8e1a:	1f c0       	rjmp	.+62     	; 0x8e5a <vfprintf+0x6d4>
    8e1c:	01 11       	cpse	r16, r1
    8e1e:	27 c0       	rjmp	.+78     	; 0x8e6e <vfprintf+0x6e8>
    8e20:	2c 85       	ldd	r18, Y+12	; 0x0c
    8e22:	23 ff       	sbrs	r18, 3
    8e24:	2a c0       	rjmp	.+84     	; 0x8e7a <vfprintf+0x6f4>
    8e26:	04 e3       	ldi	r16, 0x34	; 52
    8e28:	11 e0       	ldi	r17, 0x01	; 1
    8e2a:	39 2d       	mov	r19, r9
    8e2c:	30 71       	andi	r19, 0x10	; 16
    8e2e:	93 2e       	mov	r9, r19
    8e30:	f8 01       	movw	r30, r16
    8e32:	84 91       	lpm	r24, Z
    8e34:	81 11       	cpse	r24, r1
    8e36:	24 c0       	rjmp	.+72     	; 0x8e80 <vfprintf+0x6fa>
    8e38:	55 20       	and	r5, r5
    8e3a:	09 f4       	brne	.+2      	; 0x8e3e <vfprintf+0x6b8>
    8e3c:	e4 cc       	rjmp	.-1592   	; 0x8806 <vfprintf+0x80>
    8e3e:	b7 01       	movw	r22, r14
    8e40:	80 e2       	ldi	r24, 0x20	; 32
    8e42:	90 e0       	ldi	r25, 0x00	; 0
    8e44:	0e 94 6a 4b 	call	0x96d4	; 0x96d4 <fputc>
    8e48:	5a 94       	dec	r5
    8e4a:	f6 cf       	rjmp	.-20     	; 0x8e38 <vfprintf+0x6b2>
    8e4c:	f7 01       	movw	r30, r14
    8e4e:	86 81       	ldd	r24, Z+6	; 0x06
    8e50:	97 81       	ldd	r25, Z+7	; 0x07
    8e52:	26 c0       	rjmp	.+76     	; 0x8ea0 <vfprintf+0x71a>
    8e54:	8f ef       	ldi	r24, 0xFF	; 255
    8e56:	9f ef       	ldi	r25, 0xFF	; 255
    8e58:	23 c0       	rjmp	.+70     	; 0x8ea0 <vfprintf+0x71a>
    8e5a:	b7 01       	movw	r22, r14
    8e5c:	80 e2       	ldi	r24, 0x20	; 32
    8e5e:	90 e0       	ldi	r25, 0x00	; 0
    8e60:	0e 94 6a 4b 	call	0x96d4	; 0x96d4 <fputc>
    8e64:	5a 94       	dec	r5
    8e66:	51 10       	cpse	r5, r1
    8e68:	f8 cf       	rjmp	.-16     	; 0x8e5a <vfprintf+0x6d4>
    8e6a:	d8 cf       	rjmp	.-80     	; 0x8e1c <vfprintf+0x696>
    8e6c:	51 2c       	mov	r5, r1
    8e6e:	b7 01       	movw	r22, r14
    8e70:	80 2f       	mov	r24, r16
    8e72:	90 e0       	ldi	r25, 0x00	; 0
    8e74:	0e 94 6a 4b 	call	0x96d4	; 0x96d4 <fputc>
    8e78:	d3 cf       	rjmp	.-90     	; 0x8e20 <vfprintf+0x69a>
    8e7a:	08 e3       	ldi	r16, 0x38	; 56
    8e7c:	11 e0       	ldi	r17, 0x01	; 1
    8e7e:	d5 cf       	rjmp	.-86     	; 0x8e2a <vfprintf+0x6a4>
    8e80:	91 10       	cpse	r9, r1
    8e82:	80 52       	subi	r24, 0x20	; 32
    8e84:	b7 01       	movw	r22, r14
    8e86:	90 e0       	ldi	r25, 0x00	; 0
    8e88:	0e 94 6a 4b 	call	0x96d4	; 0x96d4 <fputc>
    8e8c:	0f 5f       	subi	r16, 0xFF	; 255
    8e8e:	1f 4f       	sbci	r17, 0xFF	; 255
    8e90:	cf cf       	rjmp	.-98     	; 0x8e30 <vfprintf+0x6aa>
    8e92:	23 e0       	ldi	r18, 0x03	; 3
    8e94:	25 15       	cp	r18, r5
    8e96:	10 f4       	brcc	.+4      	; 0x8e9c <vfprintf+0x716>
    8e98:	83 e0       	ldi	r24, 0x03	; 3
    8e9a:	bd cf       	rjmp	.-134    	; 0x8e16 <vfprintf+0x690>
    8e9c:	51 2c       	mov	r5, r1
    8e9e:	c0 cf       	rjmp	.-128    	; 0x8e20 <vfprintf+0x69a>
    8ea0:	60 96       	adiw	r28, 0x10	; 16
    8ea2:	0f b6       	in	r0, 0x3f	; 63
    8ea4:	f8 94       	cli
    8ea6:	de bf       	out	0x3e, r29	; 62
    8ea8:	0f be       	out	0x3f, r0	; 63
    8eaa:	cd bf       	out	0x3d, r28	; 61
    8eac:	df 91       	pop	r29
    8eae:	cf 91       	pop	r28
    8eb0:	1f 91       	pop	r17
    8eb2:	0f 91       	pop	r16
    8eb4:	ff 90       	pop	r15
    8eb6:	ef 90       	pop	r14
    8eb8:	df 90       	pop	r13
    8eba:	cf 90       	pop	r12
    8ebc:	bf 90       	pop	r11
    8ebe:	af 90       	pop	r10
    8ec0:	9f 90       	pop	r9
    8ec2:	8f 90       	pop	r8
    8ec4:	7f 90       	pop	r7
    8ec6:	6f 90       	pop	r6
    8ec8:	5f 90       	pop	r5
    8eca:	4f 90       	pop	r4
    8ecc:	3f 90       	pop	r3
    8ece:	2f 90       	pop	r2
    8ed0:	08 95       	ret

00008ed2 <__subsf3>:
    8ed2:	50 58       	subi	r21, 0x80	; 128

00008ed4 <__addsf3>:
    8ed4:	bb 27       	eor	r27, r27
    8ed6:	aa 27       	eor	r26, r26
    8ed8:	0e 94 81 47 	call	0x8f02	; 0x8f02 <__addsf3x>
    8edc:	0c 94 d2 48 	jmp	0x91a4	; 0x91a4 <__fp_round>
    8ee0:	0e 94 c4 48 	call	0x9188	; 0x9188 <__fp_pscA>
    8ee4:	38 f0       	brcs	.+14     	; 0x8ef4 <__addsf3+0x20>
    8ee6:	0e 94 cb 48 	call	0x9196	; 0x9196 <__fp_pscB>
    8eea:	20 f0       	brcs	.+8      	; 0x8ef4 <__addsf3+0x20>
    8eec:	39 f4       	brne	.+14     	; 0x8efc <__addsf3+0x28>
    8eee:	9f 3f       	cpi	r25, 0xFF	; 255
    8ef0:	19 f4       	brne	.+6      	; 0x8ef8 <__addsf3+0x24>
    8ef2:	26 f4       	brtc	.+8      	; 0x8efc <__addsf3+0x28>
    8ef4:	0c 94 c1 48 	jmp	0x9182	; 0x9182 <__fp_nan>
    8ef8:	0e f4       	brtc	.+2      	; 0x8efc <__addsf3+0x28>
    8efa:	e0 95       	com	r30
    8efc:	e7 fb       	bst	r30, 7
    8efe:	0c 94 bb 48 	jmp	0x9176	; 0x9176 <__fp_inf>

00008f02 <__addsf3x>:
    8f02:	e9 2f       	mov	r30, r25
    8f04:	0e 94 e3 48 	call	0x91c6	; 0x91c6 <__fp_split3>
    8f08:	58 f3       	brcs	.-42     	; 0x8ee0 <__addsf3+0xc>
    8f0a:	ba 17       	cp	r27, r26
    8f0c:	62 07       	cpc	r22, r18
    8f0e:	73 07       	cpc	r23, r19
    8f10:	84 07       	cpc	r24, r20
    8f12:	95 07       	cpc	r25, r21
    8f14:	20 f0       	brcs	.+8      	; 0x8f1e <__addsf3x+0x1c>
    8f16:	79 f4       	brne	.+30     	; 0x8f36 <__addsf3x+0x34>
    8f18:	a6 f5       	brtc	.+104    	; 0x8f82 <__addsf3x+0x80>
    8f1a:	0c 94 05 49 	jmp	0x920a	; 0x920a <__fp_zero>
    8f1e:	0e f4       	brtc	.+2      	; 0x8f22 <__addsf3x+0x20>
    8f20:	e0 95       	com	r30
    8f22:	0b 2e       	mov	r0, r27
    8f24:	ba 2f       	mov	r27, r26
    8f26:	a0 2d       	mov	r26, r0
    8f28:	0b 01       	movw	r0, r22
    8f2a:	b9 01       	movw	r22, r18
    8f2c:	90 01       	movw	r18, r0
    8f2e:	0c 01       	movw	r0, r24
    8f30:	ca 01       	movw	r24, r20
    8f32:	a0 01       	movw	r20, r0
    8f34:	11 24       	eor	r1, r1
    8f36:	ff 27       	eor	r31, r31
    8f38:	59 1b       	sub	r21, r25
    8f3a:	99 f0       	breq	.+38     	; 0x8f62 <__addsf3x+0x60>
    8f3c:	59 3f       	cpi	r21, 0xF9	; 249
    8f3e:	50 f4       	brcc	.+20     	; 0x8f54 <__addsf3x+0x52>
    8f40:	50 3e       	cpi	r21, 0xE0	; 224
    8f42:	68 f1       	brcs	.+90     	; 0x8f9e <__addsf3x+0x9c>
    8f44:	1a 16       	cp	r1, r26
    8f46:	f0 40       	sbci	r31, 0x00	; 0
    8f48:	a2 2f       	mov	r26, r18
    8f4a:	23 2f       	mov	r18, r19
    8f4c:	34 2f       	mov	r19, r20
    8f4e:	44 27       	eor	r20, r20
    8f50:	58 5f       	subi	r21, 0xF8	; 248
    8f52:	f3 cf       	rjmp	.-26     	; 0x8f3a <__addsf3x+0x38>
    8f54:	46 95       	lsr	r20
    8f56:	37 95       	ror	r19
    8f58:	27 95       	ror	r18
    8f5a:	a7 95       	ror	r26
    8f5c:	f0 40       	sbci	r31, 0x00	; 0
    8f5e:	53 95       	inc	r21
    8f60:	c9 f7       	brne	.-14     	; 0x8f54 <__addsf3x+0x52>
    8f62:	7e f4       	brtc	.+30     	; 0x8f82 <__addsf3x+0x80>
    8f64:	1f 16       	cp	r1, r31
    8f66:	ba 0b       	sbc	r27, r26
    8f68:	62 0b       	sbc	r22, r18
    8f6a:	73 0b       	sbc	r23, r19
    8f6c:	84 0b       	sbc	r24, r20
    8f6e:	ba f0       	brmi	.+46     	; 0x8f9e <__addsf3x+0x9c>
    8f70:	91 50       	subi	r25, 0x01	; 1
    8f72:	a1 f0       	breq	.+40     	; 0x8f9c <__addsf3x+0x9a>
    8f74:	ff 0f       	add	r31, r31
    8f76:	bb 1f       	adc	r27, r27
    8f78:	66 1f       	adc	r22, r22
    8f7a:	77 1f       	adc	r23, r23
    8f7c:	88 1f       	adc	r24, r24
    8f7e:	c2 f7       	brpl	.-16     	; 0x8f70 <__addsf3x+0x6e>
    8f80:	0e c0       	rjmp	.+28     	; 0x8f9e <__addsf3x+0x9c>
    8f82:	ba 0f       	add	r27, r26
    8f84:	62 1f       	adc	r22, r18
    8f86:	73 1f       	adc	r23, r19
    8f88:	84 1f       	adc	r24, r20
    8f8a:	48 f4       	brcc	.+18     	; 0x8f9e <__addsf3x+0x9c>
    8f8c:	87 95       	ror	r24
    8f8e:	77 95       	ror	r23
    8f90:	67 95       	ror	r22
    8f92:	b7 95       	ror	r27
    8f94:	f7 95       	ror	r31
    8f96:	9e 3f       	cpi	r25, 0xFE	; 254
    8f98:	08 f0       	brcs	.+2      	; 0x8f9c <__addsf3x+0x9a>
    8f9a:	b0 cf       	rjmp	.-160    	; 0x8efc <__addsf3+0x28>
    8f9c:	93 95       	inc	r25
    8f9e:	88 0f       	add	r24, r24
    8fa0:	08 f0       	brcs	.+2      	; 0x8fa4 <__addsf3x+0xa2>
    8fa2:	99 27       	eor	r25, r25
    8fa4:	ee 0f       	add	r30, r30
    8fa6:	97 95       	ror	r25
    8fa8:	87 95       	ror	r24
    8faa:	08 95       	ret

00008fac <__divsf3>:
    8fac:	0e 94 ea 47 	call	0x8fd4	; 0x8fd4 <__divsf3x>
    8fb0:	0c 94 d2 48 	jmp	0x91a4	; 0x91a4 <__fp_round>
    8fb4:	0e 94 cb 48 	call	0x9196	; 0x9196 <__fp_pscB>
    8fb8:	58 f0       	brcs	.+22     	; 0x8fd0 <__divsf3+0x24>
    8fba:	0e 94 c4 48 	call	0x9188	; 0x9188 <__fp_pscA>
    8fbe:	40 f0       	brcs	.+16     	; 0x8fd0 <__divsf3+0x24>
    8fc0:	29 f4       	brne	.+10     	; 0x8fcc <__divsf3+0x20>
    8fc2:	5f 3f       	cpi	r21, 0xFF	; 255
    8fc4:	29 f0       	breq	.+10     	; 0x8fd0 <__divsf3+0x24>
    8fc6:	0c 94 bb 48 	jmp	0x9176	; 0x9176 <__fp_inf>
    8fca:	51 11       	cpse	r21, r1
    8fcc:	0c 94 06 49 	jmp	0x920c	; 0x920c <__fp_szero>
    8fd0:	0c 94 c1 48 	jmp	0x9182	; 0x9182 <__fp_nan>

00008fd4 <__divsf3x>:
    8fd4:	0e 94 e3 48 	call	0x91c6	; 0x91c6 <__fp_split3>
    8fd8:	68 f3       	brcs	.-38     	; 0x8fb4 <__divsf3+0x8>

00008fda <__divsf3_pse>:
    8fda:	99 23       	and	r25, r25
    8fdc:	b1 f3       	breq	.-20     	; 0x8fca <__divsf3+0x1e>
    8fde:	55 23       	and	r21, r21
    8fe0:	91 f3       	breq	.-28     	; 0x8fc6 <__divsf3+0x1a>
    8fe2:	95 1b       	sub	r25, r21
    8fe4:	55 0b       	sbc	r21, r21
    8fe6:	bb 27       	eor	r27, r27
    8fe8:	aa 27       	eor	r26, r26
    8fea:	62 17       	cp	r22, r18
    8fec:	73 07       	cpc	r23, r19
    8fee:	84 07       	cpc	r24, r20
    8ff0:	38 f0       	brcs	.+14     	; 0x9000 <__divsf3_pse+0x26>
    8ff2:	9f 5f       	subi	r25, 0xFF	; 255
    8ff4:	5f 4f       	sbci	r21, 0xFF	; 255
    8ff6:	22 0f       	add	r18, r18
    8ff8:	33 1f       	adc	r19, r19
    8ffa:	44 1f       	adc	r20, r20
    8ffc:	aa 1f       	adc	r26, r26
    8ffe:	a9 f3       	breq	.-22     	; 0x8fea <__divsf3_pse+0x10>
    9000:	35 d0       	rcall	.+106    	; 0x906c <__divsf3_pse+0x92>
    9002:	0e 2e       	mov	r0, r30
    9004:	3a f0       	brmi	.+14     	; 0x9014 <__divsf3_pse+0x3a>
    9006:	e0 e8       	ldi	r30, 0x80	; 128
    9008:	32 d0       	rcall	.+100    	; 0x906e <__divsf3_pse+0x94>
    900a:	91 50       	subi	r25, 0x01	; 1
    900c:	50 40       	sbci	r21, 0x00	; 0
    900e:	e6 95       	lsr	r30
    9010:	00 1c       	adc	r0, r0
    9012:	ca f7       	brpl	.-14     	; 0x9006 <__divsf3_pse+0x2c>
    9014:	2b d0       	rcall	.+86     	; 0x906c <__divsf3_pse+0x92>
    9016:	fe 2f       	mov	r31, r30
    9018:	29 d0       	rcall	.+82     	; 0x906c <__divsf3_pse+0x92>
    901a:	66 0f       	add	r22, r22
    901c:	77 1f       	adc	r23, r23
    901e:	88 1f       	adc	r24, r24
    9020:	bb 1f       	adc	r27, r27
    9022:	26 17       	cp	r18, r22
    9024:	37 07       	cpc	r19, r23
    9026:	48 07       	cpc	r20, r24
    9028:	ab 07       	cpc	r26, r27
    902a:	b0 e8       	ldi	r27, 0x80	; 128
    902c:	09 f0       	breq	.+2      	; 0x9030 <__divsf3_pse+0x56>
    902e:	bb 0b       	sbc	r27, r27
    9030:	80 2d       	mov	r24, r0
    9032:	bf 01       	movw	r22, r30
    9034:	ff 27       	eor	r31, r31
    9036:	93 58       	subi	r25, 0x83	; 131
    9038:	5f 4f       	sbci	r21, 0xFF	; 255
    903a:	3a f0       	brmi	.+14     	; 0x904a <__divsf3_pse+0x70>
    903c:	9e 3f       	cpi	r25, 0xFE	; 254
    903e:	51 05       	cpc	r21, r1
    9040:	78 f0       	brcs	.+30     	; 0x9060 <__divsf3_pse+0x86>
    9042:	0c 94 bb 48 	jmp	0x9176	; 0x9176 <__fp_inf>
    9046:	0c 94 06 49 	jmp	0x920c	; 0x920c <__fp_szero>
    904a:	5f 3f       	cpi	r21, 0xFF	; 255
    904c:	e4 f3       	brlt	.-8      	; 0x9046 <__divsf3_pse+0x6c>
    904e:	98 3e       	cpi	r25, 0xE8	; 232
    9050:	d4 f3       	brlt	.-12     	; 0x9046 <__divsf3_pse+0x6c>
    9052:	86 95       	lsr	r24
    9054:	77 95       	ror	r23
    9056:	67 95       	ror	r22
    9058:	b7 95       	ror	r27
    905a:	f7 95       	ror	r31
    905c:	9f 5f       	subi	r25, 0xFF	; 255
    905e:	c9 f7       	brne	.-14     	; 0x9052 <__divsf3_pse+0x78>
    9060:	88 0f       	add	r24, r24
    9062:	91 1d       	adc	r25, r1
    9064:	96 95       	lsr	r25
    9066:	87 95       	ror	r24
    9068:	97 f9       	bld	r25, 7
    906a:	08 95       	ret
    906c:	e1 e0       	ldi	r30, 0x01	; 1
    906e:	66 0f       	add	r22, r22
    9070:	77 1f       	adc	r23, r23
    9072:	88 1f       	adc	r24, r24
    9074:	bb 1f       	adc	r27, r27
    9076:	62 17       	cp	r22, r18
    9078:	73 07       	cpc	r23, r19
    907a:	84 07       	cpc	r24, r20
    907c:	ba 07       	cpc	r27, r26
    907e:	20 f0       	brcs	.+8      	; 0x9088 <__divsf3_pse+0xae>
    9080:	62 1b       	sub	r22, r18
    9082:	73 0b       	sbc	r23, r19
    9084:	84 0b       	sbc	r24, r20
    9086:	ba 0b       	sbc	r27, r26
    9088:	ee 1f       	adc	r30, r30
    908a:	88 f7       	brcc	.-30     	; 0x906e <__divsf3_pse+0x94>
    908c:	e0 95       	com	r30
    908e:	08 95       	ret

00009090 <__fixsfsi>:
    9090:	0e 94 4f 48 	call	0x909e	; 0x909e <__fixunssfsi>
    9094:	68 94       	set
    9096:	b1 11       	cpse	r27, r1
    9098:	0c 94 06 49 	jmp	0x920c	; 0x920c <__fp_szero>
    909c:	08 95       	ret

0000909e <__fixunssfsi>:
    909e:	0e 94 eb 48 	call	0x91d6	; 0x91d6 <__fp_splitA>
    90a2:	88 f0       	brcs	.+34     	; 0x90c6 <__fixunssfsi+0x28>
    90a4:	9f 57       	subi	r25, 0x7F	; 127
    90a6:	98 f0       	brcs	.+38     	; 0x90ce <__fixunssfsi+0x30>
    90a8:	b9 2f       	mov	r27, r25
    90aa:	99 27       	eor	r25, r25
    90ac:	b7 51       	subi	r27, 0x17	; 23
    90ae:	b0 f0       	brcs	.+44     	; 0x90dc <__fixunssfsi+0x3e>
    90b0:	e1 f0       	breq	.+56     	; 0x90ea <__fixunssfsi+0x4c>
    90b2:	66 0f       	add	r22, r22
    90b4:	77 1f       	adc	r23, r23
    90b6:	88 1f       	adc	r24, r24
    90b8:	99 1f       	adc	r25, r25
    90ba:	1a f0       	brmi	.+6      	; 0x90c2 <__fixunssfsi+0x24>
    90bc:	ba 95       	dec	r27
    90be:	c9 f7       	brne	.-14     	; 0x90b2 <__fixunssfsi+0x14>
    90c0:	14 c0       	rjmp	.+40     	; 0x90ea <__fixunssfsi+0x4c>
    90c2:	b1 30       	cpi	r27, 0x01	; 1
    90c4:	91 f0       	breq	.+36     	; 0x90ea <__fixunssfsi+0x4c>
    90c6:	0e 94 05 49 	call	0x920a	; 0x920a <__fp_zero>
    90ca:	b1 e0       	ldi	r27, 0x01	; 1
    90cc:	08 95       	ret
    90ce:	0c 94 05 49 	jmp	0x920a	; 0x920a <__fp_zero>
    90d2:	67 2f       	mov	r22, r23
    90d4:	78 2f       	mov	r23, r24
    90d6:	88 27       	eor	r24, r24
    90d8:	b8 5f       	subi	r27, 0xF8	; 248
    90da:	39 f0       	breq	.+14     	; 0x90ea <__fixunssfsi+0x4c>
    90dc:	b9 3f       	cpi	r27, 0xF9	; 249
    90de:	cc f3       	brlt	.-14     	; 0x90d2 <__fixunssfsi+0x34>
    90e0:	86 95       	lsr	r24
    90e2:	77 95       	ror	r23
    90e4:	67 95       	ror	r22
    90e6:	b3 95       	inc	r27
    90e8:	d9 f7       	brne	.-10     	; 0x90e0 <__fixunssfsi+0x42>
    90ea:	3e f4       	brtc	.+14     	; 0x90fa <__fixunssfsi+0x5c>
    90ec:	90 95       	com	r25
    90ee:	80 95       	com	r24
    90f0:	70 95       	com	r23
    90f2:	61 95       	neg	r22
    90f4:	7f 4f       	sbci	r23, 0xFF	; 255
    90f6:	8f 4f       	sbci	r24, 0xFF	; 255
    90f8:	9f 4f       	sbci	r25, 0xFF	; 255
    90fa:	08 95       	ret

000090fc <__floatunsisf>:
    90fc:	e8 94       	clt
    90fe:	09 c0       	rjmp	.+18     	; 0x9112 <__floatsisf+0x12>

00009100 <__floatsisf>:
    9100:	97 fb       	bst	r25, 7
    9102:	3e f4       	brtc	.+14     	; 0x9112 <__floatsisf+0x12>
    9104:	90 95       	com	r25
    9106:	80 95       	com	r24
    9108:	70 95       	com	r23
    910a:	61 95       	neg	r22
    910c:	7f 4f       	sbci	r23, 0xFF	; 255
    910e:	8f 4f       	sbci	r24, 0xFF	; 255
    9110:	9f 4f       	sbci	r25, 0xFF	; 255
    9112:	99 23       	and	r25, r25
    9114:	a9 f0       	breq	.+42     	; 0x9140 <__floatsisf+0x40>
    9116:	f9 2f       	mov	r31, r25
    9118:	96 e9       	ldi	r25, 0x96	; 150
    911a:	bb 27       	eor	r27, r27
    911c:	93 95       	inc	r25
    911e:	f6 95       	lsr	r31
    9120:	87 95       	ror	r24
    9122:	77 95       	ror	r23
    9124:	67 95       	ror	r22
    9126:	b7 95       	ror	r27
    9128:	f1 11       	cpse	r31, r1
    912a:	f8 cf       	rjmp	.-16     	; 0x911c <__floatsisf+0x1c>
    912c:	fa f4       	brpl	.+62     	; 0x916c <__floatsisf+0x6c>
    912e:	bb 0f       	add	r27, r27
    9130:	11 f4       	brne	.+4      	; 0x9136 <__floatsisf+0x36>
    9132:	60 ff       	sbrs	r22, 0
    9134:	1b c0       	rjmp	.+54     	; 0x916c <__floatsisf+0x6c>
    9136:	6f 5f       	subi	r22, 0xFF	; 255
    9138:	7f 4f       	sbci	r23, 0xFF	; 255
    913a:	8f 4f       	sbci	r24, 0xFF	; 255
    913c:	9f 4f       	sbci	r25, 0xFF	; 255
    913e:	16 c0       	rjmp	.+44     	; 0x916c <__floatsisf+0x6c>
    9140:	88 23       	and	r24, r24
    9142:	11 f0       	breq	.+4      	; 0x9148 <__floatsisf+0x48>
    9144:	96 e9       	ldi	r25, 0x96	; 150
    9146:	11 c0       	rjmp	.+34     	; 0x916a <__floatsisf+0x6a>
    9148:	77 23       	and	r23, r23
    914a:	21 f0       	breq	.+8      	; 0x9154 <__floatsisf+0x54>
    914c:	9e e8       	ldi	r25, 0x8E	; 142
    914e:	87 2f       	mov	r24, r23
    9150:	76 2f       	mov	r23, r22
    9152:	05 c0       	rjmp	.+10     	; 0x915e <__floatsisf+0x5e>
    9154:	66 23       	and	r22, r22
    9156:	71 f0       	breq	.+28     	; 0x9174 <__floatsisf+0x74>
    9158:	96 e8       	ldi	r25, 0x86	; 134
    915a:	86 2f       	mov	r24, r22
    915c:	70 e0       	ldi	r23, 0x00	; 0
    915e:	60 e0       	ldi	r22, 0x00	; 0
    9160:	2a f0       	brmi	.+10     	; 0x916c <__floatsisf+0x6c>
    9162:	9a 95       	dec	r25
    9164:	66 0f       	add	r22, r22
    9166:	77 1f       	adc	r23, r23
    9168:	88 1f       	adc	r24, r24
    916a:	da f7       	brpl	.-10     	; 0x9162 <__floatsisf+0x62>
    916c:	88 0f       	add	r24, r24
    916e:	96 95       	lsr	r25
    9170:	87 95       	ror	r24
    9172:	97 f9       	bld	r25, 7
    9174:	08 95       	ret

00009176 <__fp_inf>:
    9176:	97 f9       	bld	r25, 7
    9178:	9f 67       	ori	r25, 0x7F	; 127
    917a:	80 e8       	ldi	r24, 0x80	; 128
    917c:	70 e0       	ldi	r23, 0x00	; 0
    917e:	60 e0       	ldi	r22, 0x00	; 0
    9180:	08 95       	ret

00009182 <__fp_nan>:
    9182:	9f ef       	ldi	r25, 0xFF	; 255
    9184:	80 ec       	ldi	r24, 0xC0	; 192
    9186:	08 95       	ret

00009188 <__fp_pscA>:
    9188:	00 24       	eor	r0, r0
    918a:	0a 94       	dec	r0
    918c:	16 16       	cp	r1, r22
    918e:	17 06       	cpc	r1, r23
    9190:	18 06       	cpc	r1, r24
    9192:	09 06       	cpc	r0, r25
    9194:	08 95       	ret

00009196 <__fp_pscB>:
    9196:	00 24       	eor	r0, r0
    9198:	0a 94       	dec	r0
    919a:	12 16       	cp	r1, r18
    919c:	13 06       	cpc	r1, r19
    919e:	14 06       	cpc	r1, r20
    91a0:	05 06       	cpc	r0, r21
    91a2:	08 95       	ret

000091a4 <__fp_round>:
    91a4:	09 2e       	mov	r0, r25
    91a6:	03 94       	inc	r0
    91a8:	00 0c       	add	r0, r0
    91aa:	11 f4       	brne	.+4      	; 0x91b0 <__fp_round+0xc>
    91ac:	88 23       	and	r24, r24
    91ae:	52 f0       	brmi	.+20     	; 0x91c4 <__fp_round+0x20>
    91b0:	bb 0f       	add	r27, r27
    91b2:	40 f4       	brcc	.+16     	; 0x91c4 <__fp_round+0x20>
    91b4:	bf 2b       	or	r27, r31
    91b6:	11 f4       	brne	.+4      	; 0x91bc <__fp_round+0x18>
    91b8:	60 ff       	sbrs	r22, 0
    91ba:	04 c0       	rjmp	.+8      	; 0x91c4 <__fp_round+0x20>
    91bc:	6f 5f       	subi	r22, 0xFF	; 255
    91be:	7f 4f       	sbci	r23, 0xFF	; 255
    91c0:	8f 4f       	sbci	r24, 0xFF	; 255
    91c2:	9f 4f       	sbci	r25, 0xFF	; 255
    91c4:	08 95       	ret

000091c6 <__fp_split3>:
    91c6:	57 fd       	sbrc	r21, 7
    91c8:	90 58       	subi	r25, 0x80	; 128
    91ca:	44 0f       	add	r20, r20
    91cc:	55 1f       	adc	r21, r21
    91ce:	59 f0       	breq	.+22     	; 0x91e6 <__fp_splitA+0x10>
    91d0:	5f 3f       	cpi	r21, 0xFF	; 255
    91d2:	71 f0       	breq	.+28     	; 0x91f0 <__fp_splitA+0x1a>
    91d4:	47 95       	ror	r20

000091d6 <__fp_splitA>:
    91d6:	88 0f       	add	r24, r24
    91d8:	97 fb       	bst	r25, 7
    91da:	99 1f       	adc	r25, r25
    91dc:	61 f0       	breq	.+24     	; 0x91f6 <__fp_splitA+0x20>
    91de:	9f 3f       	cpi	r25, 0xFF	; 255
    91e0:	79 f0       	breq	.+30     	; 0x9200 <__fp_splitA+0x2a>
    91e2:	87 95       	ror	r24
    91e4:	08 95       	ret
    91e6:	12 16       	cp	r1, r18
    91e8:	13 06       	cpc	r1, r19
    91ea:	14 06       	cpc	r1, r20
    91ec:	55 1f       	adc	r21, r21
    91ee:	f2 cf       	rjmp	.-28     	; 0x91d4 <__fp_split3+0xe>
    91f0:	46 95       	lsr	r20
    91f2:	f1 df       	rcall	.-30     	; 0x91d6 <__fp_splitA>
    91f4:	08 c0       	rjmp	.+16     	; 0x9206 <__fp_splitA+0x30>
    91f6:	16 16       	cp	r1, r22
    91f8:	17 06       	cpc	r1, r23
    91fa:	18 06       	cpc	r1, r24
    91fc:	99 1f       	adc	r25, r25
    91fe:	f1 cf       	rjmp	.-30     	; 0x91e2 <__fp_splitA+0xc>
    9200:	86 95       	lsr	r24
    9202:	71 05       	cpc	r23, r1
    9204:	61 05       	cpc	r22, r1
    9206:	08 94       	sec
    9208:	08 95       	ret

0000920a <__fp_zero>:
    920a:	e8 94       	clt

0000920c <__fp_szero>:
    920c:	bb 27       	eor	r27, r27
    920e:	66 27       	eor	r22, r22
    9210:	77 27       	eor	r23, r23
    9212:	cb 01       	movw	r24, r22
    9214:	97 f9       	bld	r25, 7
    9216:	08 95       	ret

00009218 <__mulsf3>:
    9218:	0e 94 1f 49 	call	0x923e	; 0x923e <__mulsf3x>
    921c:	0c 94 d2 48 	jmp	0x91a4	; 0x91a4 <__fp_round>
    9220:	0e 94 c4 48 	call	0x9188	; 0x9188 <__fp_pscA>
    9224:	38 f0       	brcs	.+14     	; 0x9234 <__mulsf3+0x1c>
    9226:	0e 94 cb 48 	call	0x9196	; 0x9196 <__fp_pscB>
    922a:	20 f0       	brcs	.+8      	; 0x9234 <__mulsf3+0x1c>
    922c:	95 23       	and	r25, r21
    922e:	11 f0       	breq	.+4      	; 0x9234 <__mulsf3+0x1c>
    9230:	0c 94 bb 48 	jmp	0x9176	; 0x9176 <__fp_inf>
    9234:	0c 94 c1 48 	jmp	0x9182	; 0x9182 <__fp_nan>
    9238:	11 24       	eor	r1, r1
    923a:	0c 94 06 49 	jmp	0x920c	; 0x920c <__fp_szero>

0000923e <__mulsf3x>:
    923e:	0e 94 e3 48 	call	0x91c6	; 0x91c6 <__fp_split3>
    9242:	70 f3       	brcs	.-36     	; 0x9220 <__mulsf3+0x8>

00009244 <__mulsf3_pse>:
    9244:	95 9f       	mul	r25, r21
    9246:	c1 f3       	breq	.-16     	; 0x9238 <__mulsf3+0x20>
    9248:	95 0f       	add	r25, r21
    924a:	50 e0       	ldi	r21, 0x00	; 0
    924c:	55 1f       	adc	r21, r21
    924e:	62 9f       	mul	r22, r18
    9250:	f0 01       	movw	r30, r0
    9252:	72 9f       	mul	r23, r18
    9254:	bb 27       	eor	r27, r27
    9256:	f0 0d       	add	r31, r0
    9258:	b1 1d       	adc	r27, r1
    925a:	63 9f       	mul	r22, r19
    925c:	aa 27       	eor	r26, r26
    925e:	f0 0d       	add	r31, r0
    9260:	b1 1d       	adc	r27, r1
    9262:	aa 1f       	adc	r26, r26
    9264:	64 9f       	mul	r22, r20
    9266:	66 27       	eor	r22, r22
    9268:	b0 0d       	add	r27, r0
    926a:	a1 1d       	adc	r26, r1
    926c:	66 1f       	adc	r22, r22
    926e:	82 9f       	mul	r24, r18
    9270:	22 27       	eor	r18, r18
    9272:	b0 0d       	add	r27, r0
    9274:	a1 1d       	adc	r26, r1
    9276:	62 1f       	adc	r22, r18
    9278:	73 9f       	mul	r23, r19
    927a:	b0 0d       	add	r27, r0
    927c:	a1 1d       	adc	r26, r1
    927e:	62 1f       	adc	r22, r18
    9280:	83 9f       	mul	r24, r19
    9282:	a0 0d       	add	r26, r0
    9284:	61 1d       	adc	r22, r1
    9286:	22 1f       	adc	r18, r18
    9288:	74 9f       	mul	r23, r20
    928a:	33 27       	eor	r19, r19
    928c:	a0 0d       	add	r26, r0
    928e:	61 1d       	adc	r22, r1
    9290:	23 1f       	adc	r18, r19
    9292:	84 9f       	mul	r24, r20
    9294:	60 0d       	add	r22, r0
    9296:	21 1d       	adc	r18, r1
    9298:	82 2f       	mov	r24, r18
    929a:	76 2f       	mov	r23, r22
    929c:	6a 2f       	mov	r22, r26
    929e:	11 24       	eor	r1, r1
    92a0:	9f 57       	subi	r25, 0x7F	; 127
    92a2:	50 40       	sbci	r21, 0x00	; 0
    92a4:	9a f0       	brmi	.+38     	; 0x92cc <__mulsf3_pse+0x88>
    92a6:	f1 f0       	breq	.+60     	; 0x92e4 <__mulsf3_pse+0xa0>
    92a8:	88 23       	and	r24, r24
    92aa:	4a f0       	brmi	.+18     	; 0x92be <__mulsf3_pse+0x7a>
    92ac:	ee 0f       	add	r30, r30
    92ae:	ff 1f       	adc	r31, r31
    92b0:	bb 1f       	adc	r27, r27
    92b2:	66 1f       	adc	r22, r22
    92b4:	77 1f       	adc	r23, r23
    92b6:	88 1f       	adc	r24, r24
    92b8:	91 50       	subi	r25, 0x01	; 1
    92ba:	50 40       	sbci	r21, 0x00	; 0
    92bc:	a9 f7       	brne	.-22     	; 0x92a8 <__mulsf3_pse+0x64>
    92be:	9e 3f       	cpi	r25, 0xFE	; 254
    92c0:	51 05       	cpc	r21, r1
    92c2:	80 f0       	brcs	.+32     	; 0x92e4 <__mulsf3_pse+0xa0>
    92c4:	0c 94 bb 48 	jmp	0x9176	; 0x9176 <__fp_inf>
    92c8:	0c 94 06 49 	jmp	0x920c	; 0x920c <__fp_szero>
    92cc:	5f 3f       	cpi	r21, 0xFF	; 255
    92ce:	e4 f3       	brlt	.-8      	; 0x92c8 <__mulsf3_pse+0x84>
    92d0:	98 3e       	cpi	r25, 0xE8	; 232
    92d2:	d4 f3       	brlt	.-12     	; 0x92c8 <__mulsf3_pse+0x84>
    92d4:	86 95       	lsr	r24
    92d6:	77 95       	ror	r23
    92d8:	67 95       	ror	r22
    92da:	b7 95       	ror	r27
    92dc:	f7 95       	ror	r31
    92de:	e7 95       	ror	r30
    92e0:	9f 5f       	subi	r25, 0xFF	; 255
    92e2:	c1 f7       	brne	.-16     	; 0x92d4 <__mulsf3_pse+0x90>
    92e4:	fe 2b       	or	r31, r30
    92e6:	88 0f       	add	r24, r24
    92e8:	91 1d       	adc	r25, r1
    92ea:	96 95       	lsr	r25
    92ec:	87 95       	ror	r24
    92ee:	97 f9       	bld	r25, 7
    92f0:	08 95       	ret

000092f2 <__udivmodhi4>:
    92f2:	aa 1b       	sub	r26, r26
    92f4:	bb 1b       	sub	r27, r27
    92f6:	51 e1       	ldi	r21, 0x11	; 17
    92f8:	07 c0       	rjmp	.+14     	; 0x9308 <__udivmodhi4_ep>

000092fa <__udivmodhi4_loop>:
    92fa:	aa 1f       	adc	r26, r26
    92fc:	bb 1f       	adc	r27, r27
    92fe:	a6 17       	cp	r26, r22
    9300:	b7 07       	cpc	r27, r23
    9302:	10 f0       	brcs	.+4      	; 0x9308 <__udivmodhi4_ep>
    9304:	a6 1b       	sub	r26, r22
    9306:	b7 0b       	sbc	r27, r23

00009308 <__udivmodhi4_ep>:
    9308:	88 1f       	adc	r24, r24
    930a:	99 1f       	adc	r25, r25
    930c:	5a 95       	dec	r21
    930e:	a9 f7       	brne	.-22     	; 0x92fa <__udivmodhi4_loop>
    9310:	80 95       	com	r24
    9312:	90 95       	com	r25
    9314:	bc 01       	movw	r22, r24
    9316:	cd 01       	movw	r24, r26
    9318:	08 95       	ret

0000931a <__udivmodsi4>:
    931a:	a1 e2       	ldi	r26, 0x21	; 33
    931c:	1a 2e       	mov	r1, r26
    931e:	aa 1b       	sub	r26, r26
    9320:	bb 1b       	sub	r27, r27
    9322:	fd 01       	movw	r30, r26
    9324:	0d c0       	rjmp	.+26     	; 0x9340 <__udivmodsi4_ep>

00009326 <__udivmodsi4_loop>:
    9326:	aa 1f       	adc	r26, r26
    9328:	bb 1f       	adc	r27, r27
    932a:	ee 1f       	adc	r30, r30
    932c:	ff 1f       	adc	r31, r31
    932e:	a2 17       	cp	r26, r18
    9330:	b3 07       	cpc	r27, r19
    9332:	e4 07       	cpc	r30, r20
    9334:	f5 07       	cpc	r31, r21
    9336:	20 f0       	brcs	.+8      	; 0x9340 <__udivmodsi4_ep>
    9338:	a2 1b       	sub	r26, r18
    933a:	b3 0b       	sbc	r27, r19
    933c:	e4 0b       	sbc	r30, r20
    933e:	f5 0b       	sbc	r31, r21

00009340 <__udivmodsi4_ep>:
    9340:	66 1f       	adc	r22, r22
    9342:	77 1f       	adc	r23, r23
    9344:	88 1f       	adc	r24, r24
    9346:	99 1f       	adc	r25, r25
    9348:	1a 94       	dec	r1
    934a:	69 f7       	brne	.-38     	; 0x9326 <__udivmodsi4_loop>
    934c:	60 95       	com	r22
    934e:	70 95       	com	r23
    9350:	80 95       	com	r24
    9352:	90 95       	com	r25
    9354:	9b 01       	movw	r18, r22
    9356:	ac 01       	movw	r20, r24
    9358:	bd 01       	movw	r22, r26
    935a:	cf 01       	movw	r24, r30
    935c:	08 95       	ret

0000935e <__tablejump2__>:
    935e:	ee 0f       	add	r30, r30
    9360:	ff 1f       	adc	r31, r31
    9362:	00 24       	eor	r0, r0
    9364:	00 1c       	adc	r0, r0
    9366:	0b be       	out	0x3b, r0	; 59
    9368:	07 90       	elpm	r0, Z+
    936a:	f6 91       	elpm	r31, Z
    936c:	e0 2d       	mov	r30, r0
    936e:	09 94       	ijmp

00009370 <__umulhisi3>:
    9370:	a2 9f       	mul	r26, r18
    9372:	b0 01       	movw	r22, r0
    9374:	b3 9f       	mul	r27, r19
    9376:	c0 01       	movw	r24, r0
    9378:	a3 9f       	mul	r26, r19
    937a:	70 0d       	add	r23, r0
    937c:	81 1d       	adc	r24, r1
    937e:	11 24       	eor	r1, r1
    9380:	91 1d       	adc	r25, r1
    9382:	b2 9f       	mul	r27, r18
    9384:	70 0d       	add	r23, r0
    9386:	81 1d       	adc	r24, r1
    9388:	11 24       	eor	r1, r1
    938a:	91 1d       	adc	r25, r1
    938c:	08 95       	ret

0000938e <do_rand>:
    938e:	8f 92       	push	r8
    9390:	9f 92       	push	r9
    9392:	af 92       	push	r10
    9394:	bf 92       	push	r11
    9396:	cf 92       	push	r12
    9398:	df 92       	push	r13
    939a:	ef 92       	push	r14
    939c:	ff 92       	push	r15
    939e:	cf 93       	push	r28
    93a0:	df 93       	push	r29
    93a2:	ec 01       	movw	r28, r24
    93a4:	68 81       	ld	r22, Y
    93a6:	79 81       	ldd	r23, Y+1	; 0x01
    93a8:	8a 81       	ldd	r24, Y+2	; 0x02
    93aa:	9b 81       	ldd	r25, Y+3	; 0x03
    93ac:	61 15       	cp	r22, r1
    93ae:	71 05       	cpc	r23, r1
    93b0:	81 05       	cpc	r24, r1
    93b2:	91 05       	cpc	r25, r1
    93b4:	21 f4       	brne	.+8      	; 0x93be <do_rand+0x30>
    93b6:	64 e2       	ldi	r22, 0x24	; 36
    93b8:	79 ed       	ldi	r23, 0xD9	; 217
    93ba:	8b e5       	ldi	r24, 0x5B	; 91
    93bc:	97 e0       	ldi	r25, 0x07	; 7
    93be:	2d e1       	ldi	r18, 0x1D	; 29
    93c0:	33 ef       	ldi	r19, 0xF3	; 243
    93c2:	41 e0       	ldi	r20, 0x01	; 1
    93c4:	50 e0       	ldi	r21, 0x00	; 0
    93c6:	0e 94 5b 4d 	call	0x9ab6	; 0x9ab6 <__divmodsi4>
    93ca:	49 01       	movw	r8, r18
    93cc:	5a 01       	movw	r10, r20
    93ce:	9b 01       	movw	r18, r22
    93d0:	ac 01       	movw	r20, r24
    93d2:	a7 ea       	ldi	r26, 0xA7	; 167
    93d4:	b1 e4       	ldi	r27, 0x41	; 65
    93d6:	0e 94 7a 4d 	call	0x9af4	; 0x9af4 <__muluhisi3>
    93da:	6b 01       	movw	r12, r22
    93dc:	7c 01       	movw	r14, r24
    93de:	ac ee       	ldi	r26, 0xEC	; 236
    93e0:	b4 ef       	ldi	r27, 0xF4	; 244
    93e2:	a5 01       	movw	r20, r10
    93e4:	94 01       	movw	r18, r8
    93e6:	0e 94 88 4d 	call	0x9b10	; 0x9b10 <__mulohisi3>
    93ea:	dc 01       	movw	r26, r24
    93ec:	cb 01       	movw	r24, r22
    93ee:	8c 0d       	add	r24, r12
    93f0:	9d 1d       	adc	r25, r13
    93f2:	ae 1d       	adc	r26, r14
    93f4:	bf 1d       	adc	r27, r15
    93f6:	b7 ff       	sbrs	r27, 7
    93f8:	03 c0       	rjmp	.+6      	; 0x9400 <do_rand+0x72>
    93fa:	01 97       	sbiw	r24, 0x01	; 1
    93fc:	a1 09       	sbc	r26, r1
    93fe:	b0 48       	sbci	r27, 0x80	; 128
    9400:	88 83       	st	Y, r24
    9402:	99 83       	std	Y+1, r25	; 0x01
    9404:	aa 83       	std	Y+2, r26	; 0x02
    9406:	bb 83       	std	Y+3, r27	; 0x03
    9408:	9f 77       	andi	r25, 0x7F	; 127
    940a:	df 91       	pop	r29
    940c:	cf 91       	pop	r28
    940e:	ff 90       	pop	r15
    9410:	ef 90       	pop	r14
    9412:	df 90       	pop	r13
    9414:	cf 90       	pop	r12
    9416:	bf 90       	pop	r11
    9418:	af 90       	pop	r10
    941a:	9f 90       	pop	r9
    941c:	8f 90       	pop	r8
    941e:	08 95       	ret

00009420 <rand_r>:
    9420:	0c 94 c7 49 	jmp	0x938e	; 0x938e <do_rand>

00009424 <rand>:
    9424:	80 e0       	ldi	r24, 0x00	; 0
    9426:	92 e0       	ldi	r25, 0x02	; 2
    9428:	0c 94 c7 49 	jmp	0x938e	; 0x938e <do_rand>

0000942c <srand>:
    942c:	a0 e0       	ldi	r26, 0x00	; 0
    942e:	b0 e0       	ldi	r27, 0x00	; 0
    9430:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__DATA_REGION_ORIGIN__>
    9434:	90 93 01 02 	sts	0x0201, r25	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
    9438:	a0 93 02 02 	sts	0x0202, r26	; 0x800202 <__DATA_REGION_ORIGIN__+0x2>
    943c:	b0 93 03 02 	sts	0x0203, r27	; 0x800203 <__DATA_REGION_ORIGIN__+0x3>
    9440:	08 95       	ret

00009442 <__ftoa_engine>:
    9442:	28 30       	cpi	r18, 0x08	; 8
    9444:	08 f0       	brcs	.+2      	; 0x9448 <__ftoa_engine+0x6>
    9446:	27 e0       	ldi	r18, 0x07	; 7
    9448:	33 27       	eor	r19, r19
    944a:	da 01       	movw	r26, r20
    944c:	99 0f       	add	r25, r25
    944e:	31 1d       	adc	r19, r1
    9450:	87 fd       	sbrc	r24, 7
    9452:	91 60       	ori	r25, 0x01	; 1
    9454:	00 96       	adiw	r24, 0x00	; 0
    9456:	61 05       	cpc	r22, r1
    9458:	71 05       	cpc	r23, r1
    945a:	39 f4       	brne	.+14     	; 0x946a <__ftoa_engine+0x28>
    945c:	32 60       	ori	r19, 0x02	; 2
    945e:	2e 5f       	subi	r18, 0xFE	; 254
    9460:	3d 93       	st	X+, r19
    9462:	30 e3       	ldi	r19, 0x30	; 48
    9464:	2a 95       	dec	r18
    9466:	e1 f7       	brne	.-8      	; 0x9460 <__ftoa_engine+0x1e>
    9468:	08 95       	ret
    946a:	9f 3f       	cpi	r25, 0xFF	; 255
    946c:	30 f0       	brcs	.+12     	; 0x947a <__ftoa_engine+0x38>
    946e:	80 38       	cpi	r24, 0x80	; 128
    9470:	71 05       	cpc	r23, r1
    9472:	61 05       	cpc	r22, r1
    9474:	09 f0       	breq	.+2      	; 0x9478 <__ftoa_engine+0x36>
    9476:	3c 5f       	subi	r19, 0xFC	; 252
    9478:	3c 5f       	subi	r19, 0xFC	; 252
    947a:	3d 93       	st	X+, r19
    947c:	91 30       	cpi	r25, 0x01	; 1
    947e:	08 f0       	brcs	.+2      	; 0x9482 <__ftoa_engine+0x40>
    9480:	80 68       	ori	r24, 0x80	; 128
    9482:	91 1d       	adc	r25, r1
    9484:	df 93       	push	r29
    9486:	cf 93       	push	r28
    9488:	1f 93       	push	r17
    948a:	0f 93       	push	r16
    948c:	ff 92       	push	r15
    948e:	ef 92       	push	r14
    9490:	19 2f       	mov	r17, r25
    9492:	98 7f       	andi	r25, 0xF8	; 248
    9494:	96 95       	lsr	r25
    9496:	e9 2f       	mov	r30, r25
    9498:	96 95       	lsr	r25
    949a:	96 95       	lsr	r25
    949c:	e9 0f       	add	r30, r25
    949e:	ff 27       	eor	r31, r31
    94a0:	ea 56       	subi	r30, 0x6A	; 106
    94a2:	fe 4f       	sbci	r31, 0xFE	; 254
    94a4:	99 27       	eor	r25, r25
    94a6:	33 27       	eor	r19, r19
    94a8:	ee 24       	eor	r14, r14
    94aa:	ff 24       	eor	r15, r15
    94ac:	a7 01       	movw	r20, r14
    94ae:	e7 01       	movw	r28, r14
    94b0:	05 90       	lpm	r0, Z+
    94b2:	08 94       	sec
    94b4:	07 94       	ror	r0
    94b6:	28 f4       	brcc	.+10     	; 0x94c2 <__ftoa_engine+0x80>
    94b8:	36 0f       	add	r19, r22
    94ba:	e7 1e       	adc	r14, r23
    94bc:	f8 1e       	adc	r15, r24
    94be:	49 1f       	adc	r20, r25
    94c0:	51 1d       	adc	r21, r1
    94c2:	66 0f       	add	r22, r22
    94c4:	77 1f       	adc	r23, r23
    94c6:	88 1f       	adc	r24, r24
    94c8:	99 1f       	adc	r25, r25
    94ca:	06 94       	lsr	r0
    94cc:	a1 f7       	brne	.-24     	; 0x94b6 <__ftoa_engine+0x74>
    94ce:	05 90       	lpm	r0, Z+
    94d0:	07 94       	ror	r0
    94d2:	28 f4       	brcc	.+10     	; 0x94de <__ftoa_engine+0x9c>
    94d4:	e7 0e       	add	r14, r23
    94d6:	f8 1e       	adc	r15, r24
    94d8:	49 1f       	adc	r20, r25
    94da:	56 1f       	adc	r21, r22
    94dc:	c1 1d       	adc	r28, r1
    94de:	77 0f       	add	r23, r23
    94e0:	88 1f       	adc	r24, r24
    94e2:	99 1f       	adc	r25, r25
    94e4:	66 1f       	adc	r22, r22
    94e6:	06 94       	lsr	r0
    94e8:	a1 f7       	brne	.-24     	; 0x94d2 <__ftoa_engine+0x90>
    94ea:	05 90       	lpm	r0, Z+
    94ec:	07 94       	ror	r0
    94ee:	28 f4       	brcc	.+10     	; 0x94fa <__ftoa_engine+0xb8>
    94f0:	f8 0e       	add	r15, r24
    94f2:	49 1f       	adc	r20, r25
    94f4:	56 1f       	adc	r21, r22
    94f6:	c7 1f       	adc	r28, r23
    94f8:	d1 1d       	adc	r29, r1
    94fa:	88 0f       	add	r24, r24
    94fc:	99 1f       	adc	r25, r25
    94fe:	66 1f       	adc	r22, r22
    9500:	77 1f       	adc	r23, r23
    9502:	06 94       	lsr	r0
    9504:	a1 f7       	brne	.-24     	; 0x94ee <__ftoa_engine+0xac>
    9506:	05 90       	lpm	r0, Z+
    9508:	07 94       	ror	r0
    950a:	20 f4       	brcc	.+8      	; 0x9514 <__ftoa_engine+0xd2>
    950c:	49 0f       	add	r20, r25
    950e:	56 1f       	adc	r21, r22
    9510:	c7 1f       	adc	r28, r23
    9512:	d8 1f       	adc	r29, r24
    9514:	99 0f       	add	r25, r25
    9516:	66 1f       	adc	r22, r22
    9518:	77 1f       	adc	r23, r23
    951a:	88 1f       	adc	r24, r24
    951c:	06 94       	lsr	r0
    951e:	a9 f7       	brne	.-22     	; 0x950a <__ftoa_engine+0xc8>
    9520:	84 91       	lpm	r24, Z
    9522:	10 95       	com	r17
    9524:	17 70       	andi	r17, 0x07	; 7
    9526:	41 f0       	breq	.+16     	; 0x9538 <__ftoa_engine+0xf6>
    9528:	d6 95       	lsr	r29
    952a:	c7 95       	ror	r28
    952c:	57 95       	ror	r21
    952e:	47 95       	ror	r20
    9530:	f7 94       	ror	r15
    9532:	e7 94       	ror	r14
    9534:	1a 95       	dec	r17
    9536:	c1 f7       	brne	.-16     	; 0x9528 <__ftoa_engine+0xe6>
    9538:	ec e3       	ldi	r30, 0x3C	; 60
    953a:	f1 e0       	ldi	r31, 0x01	; 1
    953c:	68 94       	set
    953e:	15 90       	lpm	r1, Z+
    9540:	15 91       	lpm	r17, Z+
    9542:	35 91       	lpm	r19, Z+
    9544:	65 91       	lpm	r22, Z+
    9546:	95 91       	lpm	r25, Z+
    9548:	05 90       	lpm	r0, Z+
    954a:	7f e2       	ldi	r23, 0x2F	; 47
    954c:	73 95       	inc	r23
    954e:	e1 18       	sub	r14, r1
    9550:	f1 0a       	sbc	r15, r17
    9552:	43 0b       	sbc	r20, r19
    9554:	56 0b       	sbc	r21, r22
    9556:	c9 0b       	sbc	r28, r25
    9558:	d0 09       	sbc	r29, r0
    955a:	c0 f7       	brcc	.-16     	; 0x954c <__ftoa_engine+0x10a>
    955c:	e1 0c       	add	r14, r1
    955e:	f1 1e       	adc	r15, r17
    9560:	43 1f       	adc	r20, r19
    9562:	56 1f       	adc	r21, r22
    9564:	c9 1f       	adc	r28, r25
    9566:	d0 1d       	adc	r29, r0
    9568:	7e f4       	brtc	.+30     	; 0x9588 <__ftoa_engine+0x146>
    956a:	70 33       	cpi	r23, 0x30	; 48
    956c:	11 f4       	brne	.+4      	; 0x9572 <__ftoa_engine+0x130>
    956e:	8a 95       	dec	r24
    9570:	e6 cf       	rjmp	.-52     	; 0x953e <__ftoa_engine+0xfc>
    9572:	e8 94       	clt
    9574:	01 50       	subi	r16, 0x01	; 1
    9576:	30 f0       	brcs	.+12     	; 0x9584 <__ftoa_engine+0x142>
    9578:	08 0f       	add	r16, r24
    957a:	0a f4       	brpl	.+2      	; 0x957e <__ftoa_engine+0x13c>
    957c:	00 27       	eor	r16, r16
    957e:	02 17       	cp	r16, r18
    9580:	08 f4       	brcc	.+2      	; 0x9584 <__ftoa_engine+0x142>
    9582:	20 2f       	mov	r18, r16
    9584:	23 95       	inc	r18
    9586:	02 2f       	mov	r16, r18
    9588:	7a 33       	cpi	r23, 0x3A	; 58
    958a:	28 f0       	brcs	.+10     	; 0x9596 <__ftoa_engine+0x154>
    958c:	79 e3       	ldi	r23, 0x39	; 57
    958e:	7d 93       	st	X+, r23
    9590:	2a 95       	dec	r18
    9592:	e9 f7       	brne	.-6      	; 0x958e <__ftoa_engine+0x14c>
    9594:	10 c0       	rjmp	.+32     	; 0x95b6 <__ftoa_engine+0x174>
    9596:	7d 93       	st	X+, r23
    9598:	2a 95       	dec	r18
    959a:	89 f6       	brne	.-94     	; 0x953e <__ftoa_engine+0xfc>
    959c:	06 94       	lsr	r0
    959e:	97 95       	ror	r25
    95a0:	67 95       	ror	r22
    95a2:	37 95       	ror	r19
    95a4:	17 95       	ror	r17
    95a6:	17 94       	ror	r1
    95a8:	e1 18       	sub	r14, r1
    95aa:	f1 0a       	sbc	r15, r17
    95ac:	43 0b       	sbc	r20, r19
    95ae:	56 0b       	sbc	r21, r22
    95b0:	c9 0b       	sbc	r28, r25
    95b2:	d0 09       	sbc	r29, r0
    95b4:	98 f0       	brcs	.+38     	; 0x95dc <__ftoa_engine+0x19a>
    95b6:	23 95       	inc	r18
    95b8:	7e 91       	ld	r23, -X
    95ba:	73 95       	inc	r23
    95bc:	7a 33       	cpi	r23, 0x3A	; 58
    95be:	08 f0       	brcs	.+2      	; 0x95c2 <__ftoa_engine+0x180>
    95c0:	70 e3       	ldi	r23, 0x30	; 48
    95c2:	7c 93       	st	X, r23
    95c4:	20 13       	cpse	r18, r16
    95c6:	b8 f7       	brcc	.-18     	; 0x95b6 <__ftoa_engine+0x174>
    95c8:	7e 91       	ld	r23, -X
    95ca:	70 61       	ori	r23, 0x10	; 16
    95cc:	7d 93       	st	X+, r23
    95ce:	30 f0       	brcs	.+12     	; 0x95dc <__ftoa_engine+0x19a>
    95d0:	83 95       	inc	r24
    95d2:	71 e3       	ldi	r23, 0x31	; 49
    95d4:	7d 93       	st	X+, r23
    95d6:	70 e3       	ldi	r23, 0x30	; 48
    95d8:	2a 95       	dec	r18
    95da:	e1 f7       	brne	.-8      	; 0x95d4 <__ftoa_engine+0x192>
    95dc:	11 24       	eor	r1, r1
    95de:	ef 90       	pop	r14
    95e0:	ff 90       	pop	r15
    95e2:	0f 91       	pop	r16
    95e4:	1f 91       	pop	r17
    95e6:	cf 91       	pop	r28
    95e8:	df 91       	pop	r29
    95ea:	99 27       	eor	r25, r25
    95ec:	87 fd       	sbrc	r24, 7
    95ee:	90 95       	com	r25
    95f0:	08 95       	ret

000095f2 <strnlen_P>:
    95f2:	fc 01       	movw	r30, r24
    95f4:	05 90       	lpm	r0, Z+
    95f6:	61 50       	subi	r22, 0x01	; 1
    95f8:	70 40       	sbci	r23, 0x00	; 0
    95fa:	01 10       	cpse	r0, r1
    95fc:	d8 f7       	brcc	.-10     	; 0x95f4 <strnlen_P+0x2>
    95fe:	80 95       	com	r24
    9600:	90 95       	com	r25
    9602:	8e 0f       	add	r24, r30
    9604:	9f 1f       	adc	r25, r31
    9606:	08 95       	ret

00009608 <memcpy>:
    9608:	fb 01       	movw	r30, r22
    960a:	dc 01       	movw	r26, r24
    960c:	02 c0       	rjmp	.+4      	; 0x9612 <memcpy+0xa>
    960e:	01 90       	ld	r0, Z+
    9610:	0d 92       	st	X+, r0
    9612:	41 50       	subi	r20, 0x01	; 1
    9614:	50 40       	sbci	r21, 0x00	; 0
    9616:	d8 f7       	brcc	.-10     	; 0x960e <memcpy+0x6>
    9618:	08 95       	ret

0000961a <memset>:
    961a:	dc 01       	movw	r26, r24
    961c:	01 c0       	rjmp	.+2      	; 0x9620 <memset+0x6>
    961e:	6d 93       	st	X+, r22
    9620:	41 50       	subi	r20, 0x01	; 1
    9622:	50 40       	sbci	r21, 0x00	; 0
    9624:	e0 f7       	brcc	.-8      	; 0x961e <memset+0x4>
    9626:	08 95       	ret

00009628 <strnlen>:
    9628:	fc 01       	movw	r30, r24
    962a:	61 50       	subi	r22, 0x01	; 1
    962c:	70 40       	sbci	r23, 0x00	; 0
    962e:	01 90       	ld	r0, Z+
    9630:	01 10       	cpse	r0, r1
    9632:	d8 f7       	brcc	.-10     	; 0x962a <strnlen+0x2>
    9634:	80 95       	com	r24
    9636:	90 95       	com	r25
    9638:	8e 0f       	add	r24, r30
    963a:	9f 1f       	adc	r25, r31
    963c:	08 95       	ret

0000963e <fdevopen>:
    963e:	0f 93       	push	r16
    9640:	1f 93       	push	r17
    9642:	cf 93       	push	r28
    9644:	df 93       	push	r29
    9646:	00 97       	sbiw	r24, 0x00	; 0
    9648:	31 f4       	brne	.+12     	; 0x9656 <fdevopen+0x18>
    964a:	61 15       	cp	r22, r1
    964c:	71 05       	cpc	r23, r1
    964e:	19 f4       	brne	.+6      	; 0x9656 <fdevopen+0x18>
    9650:	80 e0       	ldi	r24, 0x00	; 0
    9652:	90 e0       	ldi	r25, 0x00	; 0
    9654:	3a c0       	rjmp	.+116    	; 0x96ca <fdevopen+0x8c>
    9656:	8b 01       	movw	r16, r22
    9658:	ec 01       	movw	r28, r24
    965a:	6e e0       	ldi	r22, 0x0E	; 14
    965c:	70 e0       	ldi	r23, 0x00	; 0
    965e:	81 e0       	ldi	r24, 0x01	; 1
    9660:	90 e0       	ldi	r25, 0x00	; 0
    9662:	0e 94 1e 4c 	call	0x983c	; 0x983c <calloc>
    9666:	fc 01       	movw	r30, r24
    9668:	89 2b       	or	r24, r25
    966a:	91 f3       	breq	.-28     	; 0x9650 <fdevopen+0x12>
    966c:	80 e8       	ldi	r24, 0x80	; 128
    966e:	83 83       	std	Z+3, r24	; 0x03
    9670:	01 15       	cp	r16, r1
    9672:	11 05       	cpc	r17, r1
    9674:	71 f0       	breq	.+28     	; 0x9692 <fdevopen+0x54>
    9676:	13 87       	std	Z+11, r17	; 0x0b
    9678:	02 87       	std	Z+10, r16	; 0x0a
    967a:	81 e8       	ldi	r24, 0x81	; 129
    967c:	83 83       	std	Z+3, r24	; 0x03
    967e:	80 91 fa 11 	lds	r24, 0x11FA	; 0x8011fa <__iob>
    9682:	90 91 fb 11 	lds	r25, 0x11FB	; 0x8011fb <__iob+0x1>
    9686:	89 2b       	or	r24, r25
    9688:	21 f4       	brne	.+8      	; 0x9692 <fdevopen+0x54>
    968a:	f0 93 fb 11 	sts	0x11FB, r31	; 0x8011fb <__iob+0x1>
    968e:	e0 93 fa 11 	sts	0x11FA, r30	; 0x8011fa <__iob>
    9692:	20 97       	sbiw	r28, 0x00	; 0
    9694:	c9 f0       	breq	.+50     	; 0x96c8 <fdevopen+0x8a>
    9696:	d1 87       	std	Z+9, r29	; 0x09
    9698:	c0 87       	std	Z+8, r28	; 0x08
    969a:	83 81       	ldd	r24, Z+3	; 0x03
    969c:	82 60       	ori	r24, 0x02	; 2
    969e:	83 83       	std	Z+3, r24	; 0x03
    96a0:	80 91 fc 11 	lds	r24, 0x11FC	; 0x8011fc <__iob+0x2>
    96a4:	90 91 fd 11 	lds	r25, 0x11FD	; 0x8011fd <__iob+0x3>
    96a8:	89 2b       	or	r24, r25
    96aa:	71 f4       	brne	.+28     	; 0x96c8 <fdevopen+0x8a>
    96ac:	f0 93 fd 11 	sts	0x11FD, r31	; 0x8011fd <__iob+0x3>
    96b0:	e0 93 fc 11 	sts	0x11FC, r30	; 0x8011fc <__iob+0x2>
    96b4:	80 91 fe 11 	lds	r24, 0x11FE	; 0x8011fe <__iob+0x4>
    96b8:	90 91 ff 11 	lds	r25, 0x11FF	; 0x8011ff <__iob+0x5>
    96bc:	89 2b       	or	r24, r25
    96be:	21 f4       	brne	.+8      	; 0x96c8 <fdevopen+0x8a>
    96c0:	f0 93 ff 11 	sts	0x11FF, r31	; 0x8011ff <__iob+0x5>
    96c4:	e0 93 fe 11 	sts	0x11FE, r30	; 0x8011fe <__iob+0x4>
    96c8:	cf 01       	movw	r24, r30
    96ca:	df 91       	pop	r29
    96cc:	cf 91       	pop	r28
    96ce:	1f 91       	pop	r17
    96d0:	0f 91       	pop	r16
    96d2:	08 95       	ret

000096d4 <fputc>:
    96d4:	0f 93       	push	r16
    96d6:	1f 93       	push	r17
    96d8:	cf 93       	push	r28
    96da:	df 93       	push	r29
    96dc:	fb 01       	movw	r30, r22
    96de:	23 81       	ldd	r18, Z+3	; 0x03
    96e0:	21 fd       	sbrc	r18, 1
    96e2:	03 c0       	rjmp	.+6      	; 0x96ea <fputc+0x16>
    96e4:	8f ef       	ldi	r24, 0xFF	; 255
    96e6:	9f ef       	ldi	r25, 0xFF	; 255
    96e8:	2c c0       	rjmp	.+88     	; 0x9742 <fputc+0x6e>
    96ea:	22 ff       	sbrs	r18, 2
    96ec:	16 c0       	rjmp	.+44     	; 0x971a <fputc+0x46>
    96ee:	46 81       	ldd	r20, Z+6	; 0x06
    96f0:	57 81       	ldd	r21, Z+7	; 0x07
    96f2:	24 81       	ldd	r18, Z+4	; 0x04
    96f4:	35 81       	ldd	r19, Z+5	; 0x05
    96f6:	42 17       	cp	r20, r18
    96f8:	53 07       	cpc	r21, r19
    96fa:	44 f4       	brge	.+16     	; 0x970c <fputc+0x38>
    96fc:	a0 81       	ld	r26, Z
    96fe:	b1 81       	ldd	r27, Z+1	; 0x01
    9700:	9d 01       	movw	r18, r26
    9702:	2f 5f       	subi	r18, 0xFF	; 255
    9704:	3f 4f       	sbci	r19, 0xFF	; 255
    9706:	31 83       	std	Z+1, r19	; 0x01
    9708:	20 83       	st	Z, r18
    970a:	8c 93       	st	X, r24
    970c:	26 81       	ldd	r18, Z+6	; 0x06
    970e:	37 81       	ldd	r19, Z+7	; 0x07
    9710:	2f 5f       	subi	r18, 0xFF	; 255
    9712:	3f 4f       	sbci	r19, 0xFF	; 255
    9714:	37 83       	std	Z+7, r19	; 0x07
    9716:	26 83       	std	Z+6, r18	; 0x06
    9718:	14 c0       	rjmp	.+40     	; 0x9742 <fputc+0x6e>
    971a:	8b 01       	movw	r16, r22
    971c:	ec 01       	movw	r28, r24
    971e:	fb 01       	movw	r30, r22
    9720:	00 84       	ldd	r0, Z+8	; 0x08
    9722:	f1 85       	ldd	r31, Z+9	; 0x09
    9724:	e0 2d       	mov	r30, r0
    9726:	09 95       	icall
    9728:	89 2b       	or	r24, r25
    972a:	e1 f6       	brne	.-72     	; 0x96e4 <fputc+0x10>
    972c:	d8 01       	movw	r26, r16
    972e:	16 96       	adiw	r26, 0x06	; 6
    9730:	8d 91       	ld	r24, X+
    9732:	9c 91       	ld	r25, X
    9734:	17 97       	sbiw	r26, 0x07	; 7
    9736:	01 96       	adiw	r24, 0x01	; 1
    9738:	17 96       	adiw	r26, 0x07	; 7
    973a:	9c 93       	st	X, r25
    973c:	8e 93       	st	-X, r24
    973e:	16 97       	sbiw	r26, 0x06	; 6
    9740:	ce 01       	movw	r24, r28
    9742:	df 91       	pop	r29
    9744:	cf 91       	pop	r28
    9746:	1f 91       	pop	r17
    9748:	0f 91       	pop	r16
    974a:	08 95       	ret

0000974c <printf>:
    974c:	cf 93       	push	r28
    974e:	df 93       	push	r29
    9750:	cd b7       	in	r28, 0x3d	; 61
    9752:	de b7       	in	r29, 0x3e	; 62
    9754:	ae 01       	movw	r20, r28
    9756:	4b 5f       	subi	r20, 0xFB	; 251
    9758:	5f 4f       	sbci	r21, 0xFF	; 255
    975a:	fa 01       	movw	r30, r20
    975c:	61 91       	ld	r22, Z+
    975e:	71 91       	ld	r23, Z+
    9760:	af 01       	movw	r20, r30
    9762:	80 91 fc 11 	lds	r24, 0x11FC	; 0x8011fc <__iob+0x2>
    9766:	90 91 fd 11 	lds	r25, 0x11FD	; 0x8011fd <__iob+0x3>
    976a:	0e 94 c3 43 	call	0x8786	; 0x8786 <vfprintf>
    976e:	df 91       	pop	r29
    9770:	cf 91       	pop	r28
    9772:	08 95       	ret

00009774 <putchar>:
    9774:	60 91 fc 11 	lds	r22, 0x11FC	; 0x8011fc <__iob+0x2>
    9778:	70 91 fd 11 	lds	r23, 0x11FD	; 0x8011fd <__iob+0x3>
    977c:	0c 94 6a 4b 	jmp	0x96d4	; 0x96d4 <fputc>

00009780 <__ultoa_invert>:
    9780:	fa 01       	movw	r30, r20
    9782:	aa 27       	eor	r26, r26
    9784:	28 30       	cpi	r18, 0x08	; 8
    9786:	51 f1       	breq	.+84     	; 0x97dc <__ultoa_invert+0x5c>
    9788:	20 31       	cpi	r18, 0x10	; 16
    978a:	81 f1       	breq	.+96     	; 0x97ec <__ultoa_invert+0x6c>
    978c:	e8 94       	clt
    978e:	6f 93       	push	r22
    9790:	6e 7f       	andi	r22, 0xFE	; 254
    9792:	6e 5f       	subi	r22, 0xFE	; 254
    9794:	7f 4f       	sbci	r23, 0xFF	; 255
    9796:	8f 4f       	sbci	r24, 0xFF	; 255
    9798:	9f 4f       	sbci	r25, 0xFF	; 255
    979a:	af 4f       	sbci	r26, 0xFF	; 255
    979c:	b1 e0       	ldi	r27, 0x01	; 1
    979e:	3e d0       	rcall	.+124    	; 0x981c <__ultoa_invert+0x9c>
    97a0:	b4 e0       	ldi	r27, 0x04	; 4
    97a2:	3c d0       	rcall	.+120    	; 0x981c <__ultoa_invert+0x9c>
    97a4:	67 0f       	add	r22, r23
    97a6:	78 1f       	adc	r23, r24
    97a8:	89 1f       	adc	r24, r25
    97aa:	9a 1f       	adc	r25, r26
    97ac:	a1 1d       	adc	r26, r1
    97ae:	68 0f       	add	r22, r24
    97b0:	79 1f       	adc	r23, r25
    97b2:	8a 1f       	adc	r24, r26
    97b4:	91 1d       	adc	r25, r1
    97b6:	a1 1d       	adc	r26, r1
    97b8:	6a 0f       	add	r22, r26
    97ba:	71 1d       	adc	r23, r1
    97bc:	81 1d       	adc	r24, r1
    97be:	91 1d       	adc	r25, r1
    97c0:	a1 1d       	adc	r26, r1
    97c2:	20 d0       	rcall	.+64     	; 0x9804 <__ultoa_invert+0x84>
    97c4:	09 f4       	brne	.+2      	; 0x97c8 <__ultoa_invert+0x48>
    97c6:	68 94       	set
    97c8:	3f 91       	pop	r19
    97ca:	2a e0       	ldi	r18, 0x0A	; 10
    97cc:	26 9f       	mul	r18, r22
    97ce:	11 24       	eor	r1, r1
    97d0:	30 19       	sub	r19, r0
    97d2:	30 5d       	subi	r19, 0xD0	; 208
    97d4:	31 93       	st	Z+, r19
    97d6:	de f6       	brtc	.-74     	; 0x978e <__ultoa_invert+0xe>
    97d8:	cf 01       	movw	r24, r30
    97da:	08 95       	ret
    97dc:	46 2f       	mov	r20, r22
    97de:	47 70       	andi	r20, 0x07	; 7
    97e0:	40 5d       	subi	r20, 0xD0	; 208
    97e2:	41 93       	st	Z+, r20
    97e4:	b3 e0       	ldi	r27, 0x03	; 3
    97e6:	0f d0       	rcall	.+30     	; 0x9806 <__ultoa_invert+0x86>
    97e8:	c9 f7       	brne	.-14     	; 0x97dc <__ultoa_invert+0x5c>
    97ea:	f6 cf       	rjmp	.-20     	; 0x97d8 <__ultoa_invert+0x58>
    97ec:	46 2f       	mov	r20, r22
    97ee:	4f 70       	andi	r20, 0x0F	; 15
    97f0:	40 5d       	subi	r20, 0xD0	; 208
    97f2:	4a 33       	cpi	r20, 0x3A	; 58
    97f4:	18 f0       	brcs	.+6      	; 0x97fc <__ultoa_invert+0x7c>
    97f6:	49 5d       	subi	r20, 0xD9	; 217
    97f8:	31 fd       	sbrc	r19, 1
    97fa:	40 52       	subi	r20, 0x20	; 32
    97fc:	41 93       	st	Z+, r20
    97fe:	02 d0       	rcall	.+4      	; 0x9804 <__ultoa_invert+0x84>
    9800:	a9 f7       	brne	.-22     	; 0x97ec <__ultoa_invert+0x6c>
    9802:	ea cf       	rjmp	.-44     	; 0x97d8 <__ultoa_invert+0x58>
    9804:	b4 e0       	ldi	r27, 0x04	; 4
    9806:	a6 95       	lsr	r26
    9808:	97 95       	ror	r25
    980a:	87 95       	ror	r24
    980c:	77 95       	ror	r23
    980e:	67 95       	ror	r22
    9810:	ba 95       	dec	r27
    9812:	c9 f7       	brne	.-14     	; 0x9806 <__ultoa_invert+0x86>
    9814:	00 97       	sbiw	r24, 0x00	; 0
    9816:	61 05       	cpc	r22, r1
    9818:	71 05       	cpc	r23, r1
    981a:	08 95       	ret
    981c:	9b 01       	movw	r18, r22
    981e:	ac 01       	movw	r20, r24
    9820:	0a 2e       	mov	r0, r26
    9822:	06 94       	lsr	r0
    9824:	57 95       	ror	r21
    9826:	47 95       	ror	r20
    9828:	37 95       	ror	r19
    982a:	27 95       	ror	r18
    982c:	ba 95       	dec	r27
    982e:	c9 f7       	brne	.-14     	; 0x9822 <__ultoa_invert+0xa2>
    9830:	62 0f       	add	r22, r18
    9832:	73 1f       	adc	r23, r19
    9834:	84 1f       	adc	r24, r20
    9836:	95 1f       	adc	r25, r21
    9838:	a0 1d       	adc	r26, r0
    983a:	08 95       	ret

0000983c <calloc>:
    983c:	0f 93       	push	r16
    983e:	1f 93       	push	r17
    9840:	cf 93       	push	r28
    9842:	df 93       	push	r29
    9844:	86 9f       	mul	r24, r22
    9846:	80 01       	movw	r16, r0
    9848:	87 9f       	mul	r24, r23
    984a:	10 0d       	add	r17, r0
    984c:	96 9f       	mul	r25, r22
    984e:	10 0d       	add	r17, r0
    9850:	11 24       	eor	r1, r1
    9852:	c8 01       	movw	r24, r16
    9854:	0e 94 3a 4c 	call	0x9874	; 0x9874 <malloc>
    9858:	ec 01       	movw	r28, r24
    985a:	00 97       	sbiw	r24, 0x00	; 0
    985c:	29 f0       	breq	.+10     	; 0x9868 <calloc+0x2c>
    985e:	a8 01       	movw	r20, r16
    9860:	60 e0       	ldi	r22, 0x00	; 0
    9862:	70 e0       	ldi	r23, 0x00	; 0
    9864:	0e 94 0d 4b 	call	0x961a	; 0x961a <memset>
    9868:	ce 01       	movw	r24, r28
    986a:	df 91       	pop	r29
    986c:	cf 91       	pop	r28
    986e:	1f 91       	pop	r17
    9870:	0f 91       	pop	r16
    9872:	08 95       	ret

00009874 <malloc>:
    9874:	0f 93       	push	r16
    9876:	1f 93       	push	r17
    9878:	cf 93       	push	r28
    987a:	df 93       	push	r29
    987c:	82 30       	cpi	r24, 0x02	; 2
    987e:	91 05       	cpc	r25, r1
    9880:	10 f4       	brcc	.+4      	; 0x9886 <malloc+0x12>
    9882:	82 e0       	ldi	r24, 0x02	; 2
    9884:	90 e0       	ldi	r25, 0x00	; 0
    9886:	e0 91 02 12 	lds	r30, 0x1202	; 0x801202 <__flp>
    988a:	f0 91 03 12 	lds	r31, 0x1203	; 0x801203 <__flp+0x1>
    988e:	20 e0       	ldi	r18, 0x00	; 0
    9890:	30 e0       	ldi	r19, 0x00	; 0
    9892:	a0 e0       	ldi	r26, 0x00	; 0
    9894:	b0 e0       	ldi	r27, 0x00	; 0
    9896:	30 97       	sbiw	r30, 0x00	; 0
    9898:	19 f1       	breq	.+70     	; 0x98e0 <malloc+0x6c>
    989a:	40 81       	ld	r20, Z
    989c:	51 81       	ldd	r21, Z+1	; 0x01
    989e:	02 81       	ldd	r16, Z+2	; 0x02
    98a0:	13 81       	ldd	r17, Z+3	; 0x03
    98a2:	48 17       	cp	r20, r24
    98a4:	59 07       	cpc	r21, r25
    98a6:	c8 f0       	brcs	.+50     	; 0x98da <malloc+0x66>
    98a8:	84 17       	cp	r24, r20
    98aa:	95 07       	cpc	r25, r21
    98ac:	69 f4       	brne	.+26     	; 0x98c8 <malloc+0x54>
    98ae:	10 97       	sbiw	r26, 0x00	; 0
    98b0:	31 f0       	breq	.+12     	; 0x98be <malloc+0x4a>
    98b2:	12 96       	adiw	r26, 0x02	; 2
    98b4:	0c 93       	st	X, r16
    98b6:	12 97       	sbiw	r26, 0x02	; 2
    98b8:	13 96       	adiw	r26, 0x03	; 3
    98ba:	1c 93       	st	X, r17
    98bc:	27 c0       	rjmp	.+78     	; 0x990c <malloc+0x98>
    98be:	00 93 02 12 	sts	0x1202, r16	; 0x801202 <__flp>
    98c2:	10 93 03 12 	sts	0x1203, r17	; 0x801203 <__flp+0x1>
    98c6:	22 c0       	rjmp	.+68     	; 0x990c <malloc+0x98>
    98c8:	21 15       	cp	r18, r1
    98ca:	31 05       	cpc	r19, r1
    98cc:	19 f0       	breq	.+6      	; 0x98d4 <malloc+0x60>
    98ce:	42 17       	cp	r20, r18
    98d0:	53 07       	cpc	r21, r19
    98d2:	18 f4       	brcc	.+6      	; 0x98da <malloc+0x66>
    98d4:	9a 01       	movw	r18, r20
    98d6:	bd 01       	movw	r22, r26
    98d8:	ef 01       	movw	r28, r30
    98da:	df 01       	movw	r26, r30
    98dc:	f8 01       	movw	r30, r16
    98de:	db cf       	rjmp	.-74     	; 0x9896 <malloc+0x22>
    98e0:	21 15       	cp	r18, r1
    98e2:	31 05       	cpc	r19, r1
    98e4:	f9 f0       	breq	.+62     	; 0x9924 <malloc+0xb0>
    98e6:	28 1b       	sub	r18, r24
    98e8:	39 0b       	sbc	r19, r25
    98ea:	24 30       	cpi	r18, 0x04	; 4
    98ec:	31 05       	cpc	r19, r1
    98ee:	80 f4       	brcc	.+32     	; 0x9910 <malloc+0x9c>
    98f0:	8a 81       	ldd	r24, Y+2	; 0x02
    98f2:	9b 81       	ldd	r25, Y+3	; 0x03
    98f4:	61 15       	cp	r22, r1
    98f6:	71 05       	cpc	r23, r1
    98f8:	21 f0       	breq	.+8      	; 0x9902 <malloc+0x8e>
    98fa:	fb 01       	movw	r30, r22
    98fc:	93 83       	std	Z+3, r25	; 0x03
    98fe:	82 83       	std	Z+2, r24	; 0x02
    9900:	04 c0       	rjmp	.+8      	; 0x990a <malloc+0x96>
    9902:	90 93 03 12 	sts	0x1203, r25	; 0x801203 <__flp+0x1>
    9906:	80 93 02 12 	sts	0x1202, r24	; 0x801202 <__flp>
    990a:	fe 01       	movw	r30, r28
    990c:	32 96       	adiw	r30, 0x02	; 2
    990e:	44 c0       	rjmp	.+136    	; 0x9998 <malloc+0x124>
    9910:	fe 01       	movw	r30, r28
    9912:	e2 0f       	add	r30, r18
    9914:	f3 1f       	adc	r31, r19
    9916:	81 93       	st	Z+, r24
    9918:	91 93       	st	Z+, r25
    991a:	22 50       	subi	r18, 0x02	; 2
    991c:	31 09       	sbc	r19, r1
    991e:	39 83       	std	Y+1, r19	; 0x01
    9920:	28 83       	st	Y, r18
    9922:	3a c0       	rjmp	.+116    	; 0x9998 <malloc+0x124>
    9924:	20 91 00 12 	lds	r18, 0x1200	; 0x801200 <__brkval>
    9928:	30 91 01 12 	lds	r19, 0x1201	; 0x801201 <__brkval+0x1>
    992c:	23 2b       	or	r18, r19
    992e:	41 f4       	brne	.+16     	; 0x9940 <malloc+0xcc>
    9930:	20 91 06 02 	lds	r18, 0x0206	; 0x800206 <__malloc_heap_start>
    9934:	30 91 07 02 	lds	r19, 0x0207	; 0x800207 <__malloc_heap_start+0x1>
    9938:	30 93 01 12 	sts	0x1201, r19	; 0x801201 <__brkval+0x1>
    993c:	20 93 00 12 	sts	0x1200, r18	; 0x801200 <__brkval>
    9940:	20 91 04 02 	lds	r18, 0x0204	; 0x800204 <__malloc_heap_end>
    9944:	30 91 05 02 	lds	r19, 0x0205	; 0x800205 <__malloc_heap_end+0x1>
    9948:	21 15       	cp	r18, r1
    994a:	31 05       	cpc	r19, r1
    994c:	41 f4       	brne	.+16     	; 0x995e <malloc+0xea>
    994e:	2d b7       	in	r18, 0x3d	; 61
    9950:	3e b7       	in	r19, 0x3e	; 62
    9952:	40 91 08 02 	lds	r20, 0x0208	; 0x800208 <__malloc_margin>
    9956:	50 91 09 02 	lds	r21, 0x0209	; 0x800209 <__malloc_margin+0x1>
    995a:	24 1b       	sub	r18, r20
    995c:	35 0b       	sbc	r19, r21
    995e:	e0 91 00 12 	lds	r30, 0x1200	; 0x801200 <__brkval>
    9962:	f0 91 01 12 	lds	r31, 0x1201	; 0x801201 <__brkval+0x1>
    9966:	e2 17       	cp	r30, r18
    9968:	f3 07       	cpc	r31, r19
    996a:	a0 f4       	brcc	.+40     	; 0x9994 <malloc+0x120>
    996c:	2e 1b       	sub	r18, r30
    996e:	3f 0b       	sbc	r19, r31
    9970:	28 17       	cp	r18, r24
    9972:	39 07       	cpc	r19, r25
    9974:	78 f0       	brcs	.+30     	; 0x9994 <malloc+0x120>
    9976:	ac 01       	movw	r20, r24
    9978:	4e 5f       	subi	r20, 0xFE	; 254
    997a:	5f 4f       	sbci	r21, 0xFF	; 255
    997c:	24 17       	cp	r18, r20
    997e:	35 07       	cpc	r19, r21
    9980:	48 f0       	brcs	.+18     	; 0x9994 <malloc+0x120>
    9982:	4e 0f       	add	r20, r30
    9984:	5f 1f       	adc	r21, r31
    9986:	50 93 01 12 	sts	0x1201, r21	; 0x801201 <__brkval+0x1>
    998a:	40 93 00 12 	sts	0x1200, r20	; 0x801200 <__brkval>
    998e:	81 93       	st	Z+, r24
    9990:	91 93       	st	Z+, r25
    9992:	02 c0       	rjmp	.+4      	; 0x9998 <malloc+0x124>
    9994:	e0 e0       	ldi	r30, 0x00	; 0
    9996:	f0 e0       	ldi	r31, 0x00	; 0
    9998:	cf 01       	movw	r24, r30
    999a:	df 91       	pop	r29
    999c:	cf 91       	pop	r28
    999e:	1f 91       	pop	r17
    99a0:	0f 91       	pop	r16
    99a2:	08 95       	ret

000099a4 <free>:
    99a4:	cf 93       	push	r28
    99a6:	df 93       	push	r29
    99a8:	00 97       	sbiw	r24, 0x00	; 0
    99aa:	09 f4       	brne	.+2      	; 0x99ae <free+0xa>
    99ac:	81 c0       	rjmp	.+258    	; 0x9ab0 <free+0x10c>
    99ae:	fc 01       	movw	r30, r24
    99b0:	32 97       	sbiw	r30, 0x02	; 2
    99b2:	13 82       	std	Z+3, r1	; 0x03
    99b4:	12 82       	std	Z+2, r1	; 0x02
    99b6:	a0 91 02 12 	lds	r26, 0x1202	; 0x801202 <__flp>
    99ba:	b0 91 03 12 	lds	r27, 0x1203	; 0x801203 <__flp+0x1>
    99be:	10 97       	sbiw	r26, 0x00	; 0
    99c0:	81 f4       	brne	.+32     	; 0x99e2 <free+0x3e>
    99c2:	20 81       	ld	r18, Z
    99c4:	31 81       	ldd	r19, Z+1	; 0x01
    99c6:	82 0f       	add	r24, r18
    99c8:	93 1f       	adc	r25, r19
    99ca:	20 91 00 12 	lds	r18, 0x1200	; 0x801200 <__brkval>
    99ce:	30 91 01 12 	lds	r19, 0x1201	; 0x801201 <__brkval+0x1>
    99d2:	28 17       	cp	r18, r24
    99d4:	39 07       	cpc	r19, r25
    99d6:	51 f5       	brne	.+84     	; 0x9a2c <free+0x88>
    99d8:	f0 93 01 12 	sts	0x1201, r31	; 0x801201 <__brkval+0x1>
    99dc:	e0 93 00 12 	sts	0x1200, r30	; 0x801200 <__brkval>
    99e0:	67 c0       	rjmp	.+206    	; 0x9ab0 <free+0x10c>
    99e2:	ed 01       	movw	r28, r26
    99e4:	20 e0       	ldi	r18, 0x00	; 0
    99e6:	30 e0       	ldi	r19, 0x00	; 0
    99e8:	ce 17       	cp	r28, r30
    99ea:	df 07       	cpc	r29, r31
    99ec:	40 f4       	brcc	.+16     	; 0x99fe <free+0x5a>
    99ee:	4a 81       	ldd	r20, Y+2	; 0x02
    99f0:	5b 81       	ldd	r21, Y+3	; 0x03
    99f2:	9e 01       	movw	r18, r28
    99f4:	41 15       	cp	r20, r1
    99f6:	51 05       	cpc	r21, r1
    99f8:	f1 f0       	breq	.+60     	; 0x9a36 <free+0x92>
    99fa:	ea 01       	movw	r28, r20
    99fc:	f5 cf       	rjmp	.-22     	; 0x99e8 <free+0x44>
    99fe:	d3 83       	std	Z+3, r29	; 0x03
    9a00:	c2 83       	std	Z+2, r28	; 0x02
    9a02:	40 81       	ld	r20, Z
    9a04:	51 81       	ldd	r21, Z+1	; 0x01
    9a06:	84 0f       	add	r24, r20
    9a08:	95 1f       	adc	r25, r21
    9a0a:	c8 17       	cp	r28, r24
    9a0c:	d9 07       	cpc	r29, r25
    9a0e:	59 f4       	brne	.+22     	; 0x9a26 <free+0x82>
    9a10:	88 81       	ld	r24, Y
    9a12:	99 81       	ldd	r25, Y+1	; 0x01
    9a14:	84 0f       	add	r24, r20
    9a16:	95 1f       	adc	r25, r21
    9a18:	02 96       	adiw	r24, 0x02	; 2
    9a1a:	91 83       	std	Z+1, r25	; 0x01
    9a1c:	80 83       	st	Z, r24
    9a1e:	8a 81       	ldd	r24, Y+2	; 0x02
    9a20:	9b 81       	ldd	r25, Y+3	; 0x03
    9a22:	93 83       	std	Z+3, r25	; 0x03
    9a24:	82 83       	std	Z+2, r24	; 0x02
    9a26:	21 15       	cp	r18, r1
    9a28:	31 05       	cpc	r19, r1
    9a2a:	29 f4       	brne	.+10     	; 0x9a36 <free+0x92>
    9a2c:	f0 93 03 12 	sts	0x1203, r31	; 0x801203 <__flp+0x1>
    9a30:	e0 93 02 12 	sts	0x1202, r30	; 0x801202 <__flp>
    9a34:	3d c0       	rjmp	.+122    	; 0x9ab0 <free+0x10c>
    9a36:	e9 01       	movw	r28, r18
    9a38:	fb 83       	std	Y+3, r31	; 0x03
    9a3a:	ea 83       	std	Y+2, r30	; 0x02
    9a3c:	49 91       	ld	r20, Y+
    9a3e:	59 91       	ld	r21, Y+
    9a40:	c4 0f       	add	r28, r20
    9a42:	d5 1f       	adc	r29, r21
    9a44:	ec 17       	cp	r30, r28
    9a46:	fd 07       	cpc	r31, r29
    9a48:	61 f4       	brne	.+24     	; 0x9a62 <free+0xbe>
    9a4a:	80 81       	ld	r24, Z
    9a4c:	91 81       	ldd	r25, Z+1	; 0x01
    9a4e:	84 0f       	add	r24, r20
    9a50:	95 1f       	adc	r25, r21
    9a52:	02 96       	adiw	r24, 0x02	; 2
    9a54:	e9 01       	movw	r28, r18
    9a56:	99 83       	std	Y+1, r25	; 0x01
    9a58:	88 83       	st	Y, r24
    9a5a:	82 81       	ldd	r24, Z+2	; 0x02
    9a5c:	93 81       	ldd	r25, Z+3	; 0x03
    9a5e:	9b 83       	std	Y+3, r25	; 0x03
    9a60:	8a 83       	std	Y+2, r24	; 0x02
    9a62:	e0 e0       	ldi	r30, 0x00	; 0
    9a64:	f0 e0       	ldi	r31, 0x00	; 0
    9a66:	12 96       	adiw	r26, 0x02	; 2
    9a68:	8d 91       	ld	r24, X+
    9a6a:	9c 91       	ld	r25, X
    9a6c:	13 97       	sbiw	r26, 0x03	; 3
    9a6e:	00 97       	sbiw	r24, 0x00	; 0
    9a70:	19 f0       	breq	.+6      	; 0x9a78 <free+0xd4>
    9a72:	fd 01       	movw	r30, r26
    9a74:	dc 01       	movw	r26, r24
    9a76:	f7 cf       	rjmp	.-18     	; 0x9a66 <free+0xc2>
    9a78:	8d 91       	ld	r24, X+
    9a7a:	9c 91       	ld	r25, X
    9a7c:	11 97       	sbiw	r26, 0x01	; 1
    9a7e:	9d 01       	movw	r18, r26
    9a80:	2e 5f       	subi	r18, 0xFE	; 254
    9a82:	3f 4f       	sbci	r19, 0xFF	; 255
    9a84:	82 0f       	add	r24, r18
    9a86:	93 1f       	adc	r25, r19
    9a88:	20 91 00 12 	lds	r18, 0x1200	; 0x801200 <__brkval>
    9a8c:	30 91 01 12 	lds	r19, 0x1201	; 0x801201 <__brkval+0x1>
    9a90:	28 17       	cp	r18, r24
    9a92:	39 07       	cpc	r19, r25
    9a94:	69 f4       	brne	.+26     	; 0x9ab0 <free+0x10c>
    9a96:	30 97       	sbiw	r30, 0x00	; 0
    9a98:	29 f4       	brne	.+10     	; 0x9aa4 <free+0x100>
    9a9a:	10 92 03 12 	sts	0x1203, r1	; 0x801203 <__flp+0x1>
    9a9e:	10 92 02 12 	sts	0x1202, r1	; 0x801202 <__flp>
    9aa2:	02 c0       	rjmp	.+4      	; 0x9aa8 <free+0x104>
    9aa4:	13 82       	std	Z+3, r1	; 0x03
    9aa6:	12 82       	std	Z+2, r1	; 0x02
    9aa8:	b0 93 01 12 	sts	0x1201, r27	; 0x801201 <__brkval+0x1>
    9aac:	a0 93 00 12 	sts	0x1200, r26	; 0x801200 <__brkval>
    9ab0:	df 91       	pop	r29
    9ab2:	cf 91       	pop	r28
    9ab4:	08 95       	ret

00009ab6 <__divmodsi4>:
    9ab6:	05 2e       	mov	r0, r21
    9ab8:	97 fb       	bst	r25, 7
    9aba:	1e f4       	brtc	.+6      	; 0x9ac2 <__divmodsi4+0xc>
    9abc:	00 94       	com	r0
    9abe:	0e 94 72 4d 	call	0x9ae4	; 0x9ae4 <__negsi2>
    9ac2:	57 fd       	sbrc	r21, 7
    9ac4:	07 d0       	rcall	.+14     	; 0x9ad4 <__divmodsi4_neg2>
    9ac6:	0e 94 8d 49 	call	0x931a	; 0x931a <__udivmodsi4>
    9aca:	07 fc       	sbrc	r0, 7
    9acc:	03 d0       	rcall	.+6      	; 0x9ad4 <__divmodsi4_neg2>
    9ace:	4e f4       	brtc	.+18     	; 0x9ae2 <__divmodsi4_exit>
    9ad0:	0c 94 72 4d 	jmp	0x9ae4	; 0x9ae4 <__negsi2>

00009ad4 <__divmodsi4_neg2>:
    9ad4:	50 95       	com	r21
    9ad6:	40 95       	com	r20
    9ad8:	30 95       	com	r19
    9ada:	21 95       	neg	r18
    9adc:	3f 4f       	sbci	r19, 0xFF	; 255
    9ade:	4f 4f       	sbci	r20, 0xFF	; 255
    9ae0:	5f 4f       	sbci	r21, 0xFF	; 255

00009ae2 <__divmodsi4_exit>:
    9ae2:	08 95       	ret

00009ae4 <__negsi2>:
    9ae4:	90 95       	com	r25
    9ae6:	80 95       	com	r24
    9ae8:	70 95       	com	r23
    9aea:	61 95       	neg	r22
    9aec:	7f 4f       	sbci	r23, 0xFF	; 255
    9aee:	8f 4f       	sbci	r24, 0xFF	; 255
    9af0:	9f 4f       	sbci	r25, 0xFF	; 255
    9af2:	08 95       	ret

00009af4 <__muluhisi3>:
    9af4:	0e 94 b8 49 	call	0x9370	; 0x9370 <__umulhisi3>
    9af8:	a5 9f       	mul	r26, r21
    9afa:	90 0d       	add	r25, r0
    9afc:	b4 9f       	mul	r27, r20
    9afe:	90 0d       	add	r25, r0
    9b00:	a4 9f       	mul	r26, r20
    9b02:	80 0d       	add	r24, r0
    9b04:	91 1d       	adc	r25, r1
    9b06:	11 24       	eor	r1, r1
    9b08:	08 95       	ret

00009b0a <__mulshisi3>:
    9b0a:	b7 ff       	sbrs	r27, 7
    9b0c:	0c 94 7a 4d 	jmp	0x9af4	; 0x9af4 <__muluhisi3>

00009b10 <__mulohisi3>:
    9b10:	0e 94 7a 4d 	call	0x9af4	; 0x9af4 <__muluhisi3>
    9b14:	82 1b       	sub	r24, r18
    9b16:	93 0b       	sbc	r25, r19
    9b18:	08 95       	ret

00009b1a <_exit>:
    9b1a:	f8 94       	cli

00009b1c <__stop_program>:
    9b1c:	ff cf       	rjmp	.-2      	; 0x9b1c <__stop_program>

Disassembly of section .bootloader:

00009b1e <flash_erase_page>:

#ifdef __ICCAVR__
#pragma optimize = no_inline
#endif
void flash_erase_page(uint32_t page_number)
{
    9b1e:	cf 93       	push	r28
    9b20:	df 93       	push	r29
    9b22:	cd b7       	in	r28, 0x3d	; 61
    9b24:	de b7       	in	r29, 0x3e	; 62
    9b26:	29 97       	sbiw	r28, 0x09	; 9
    9b28:	0f b6       	in	r0, 0x3f	; 63
    9b2a:	f8 94       	cli
    9b2c:	de bf       	out	0x3e, r29	; 62
    9b2e:	0f be       	out	0x3f, r0	; 63
    9b30:	cd bf       	out	0x3d, r28	; 61
    9b32:	6e 83       	std	Y+6, r22	; 0x06
    9b34:	7f 83       	std	Y+7, r23	; 0x07
    9b36:	88 87       	std	Y+8, r24	; 0x08
    9b38:	99 87       	std	Y+9, r25	; 0x09
	uint32_t page_start_addr;
	/* Find the start address of the given page number */
	page_start_addr = (page_number * FLASH_PAGE_SIZE);
    9b3a:	8e 81       	ldd	r24, Y+6	; 0x06
    9b3c:	9f 81       	ldd	r25, Y+7	; 0x07
    9b3e:	a8 85       	ldd	r26, Y+8	; 0x08
    9b40:	b9 85       	ldd	r27, Y+9	; 0x09
    9b42:	ba 2f       	mov	r27, r26
    9b44:	a9 2f       	mov	r26, r25
    9b46:	98 2f       	mov	r25, r24
    9b48:	88 27       	eor	r24, r24
    9b4a:	89 83       	std	Y+1, r24	; 0x01
    9b4c:	9a 83       	std	Y+2, r25	; 0x02
    9b4e:	ab 83       	std	Y+3, r26	; 0x03
    9b50:	bc 83       	std	Y+4, r27	; 0x04
	irqflags_t flags;
	flags = cpu_irq_save();
    9b52:	0e 94 7c 28 	call	0x50f8	; 0x50f8 <cpu_irq_save>
    9b56:	8d 83       	std	Y+5, r24	; 0x05

	EEPROM_BUSY_WAIT();
    9b58:	8f e3       	ldi	r24, 0x3F	; 63
    9b5a:	90 e0       	ldi	r25, 0x00	; 0
    9b5c:	fc 01       	movw	r30, r24
    9b5e:	80 81       	ld	r24, Z
    9b60:	88 2f       	mov	r24, r24
    9b62:	90 e0       	ldi	r25, 0x00	; 0
    9b64:	82 70       	andi	r24, 0x02	; 2
    9b66:	99 27       	eor	r25, r25
    9b68:	89 2b       	or	r24, r25
    9b6a:	b1 f7       	brne	.-20     	; 0x9b58 <flash_erase_page+0x3a>
	/* Perform Page Erase */
	FLASH_ERASE(page_start_addr);
    9b6c:	23 e0       	ldi	r18, 0x03	; 3
    9b6e:	89 81       	ldd	r24, Y+1	; 0x01
    9b70:	9a 81       	ldd	r25, Y+2	; 0x02
    9b72:	ab 81       	ldd	r26, Y+3	; 0x03
    9b74:	bc 81       	ldd	r27, Y+4	; 0x04
    9b76:	fc 01       	movw	r30, r24
    9b78:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    9b7c:	20 93 57 00 	sts	0x0057, r18	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    9b80:	e8 95       	spm
	SPM_BUSY_WAIT(); /* Wait until the memory is erased. */
    9b82:	87 e5       	ldi	r24, 0x57	; 87
    9b84:	90 e0       	ldi	r25, 0x00	; 0
    9b86:	fc 01       	movw	r30, r24
    9b88:	80 81       	ld	r24, Z
    9b8a:	88 2f       	mov	r24, r24
    9b8c:	90 e0       	ldi	r25, 0x00	; 0
    9b8e:	81 70       	andi	r24, 0x01	; 1
    9b90:	99 27       	eor	r25, r25
    9b92:	89 2b       	or	r24, r25
    9b94:	b1 f7       	brne	.-20     	; 0x9b82 <flash_erase_page+0x64>

	/* Reenable RWW-section again. */
	ENABLE_RWW_SECTION();
    9b96:	81 e1       	ldi	r24, 0x11	; 17
    9b98:	80 93 57 00 	sts	0x0057, r24	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    9b9c:	e8 95       	spm

	cpu_irq_restore(flags);
    9b9e:	8d 81       	ldd	r24, Y+5	; 0x05
    9ba0:	0e 94 8c 28 	call	0x5118	; 0x5118 <cpu_irq_restore>
}
    9ba4:	00 00       	nop
    9ba6:	29 96       	adiw	r28, 0x09	; 9
    9ba8:	0f b6       	in	r0, 0x3f	; 63
    9baa:	f8 94       	cli
    9bac:	de bf       	out	0x3e, r29	; 62
    9bae:	0f be       	out	0x3f, r0	; 63
    9bb0:	cd bf       	out	0x3d, r28	; 61
    9bb2:	df 91       	pop	r29
    9bb4:	cf 91       	pop	r28
    9bb6:	08 95       	ret

00009bb8 <flash_fill_page_buffer>:
#ifdef __ICCAVR__
#pragma optimize = no_inline
#endif
void flash_fill_page_buffer(uint32_t flash_addr, uint16_t length,
		uint8_t *data )
{
    9bb8:	cf 93       	push	r28
    9bba:	df 93       	push	r29
    9bbc:	cd b7       	in	r28, 0x3d	; 61
    9bbe:	de b7       	in	r29, 0x3e	; 62
    9bc0:	6e 97       	sbiw	r28, 0x1e	; 30
    9bc2:	0f b6       	in	r0, 0x3f	; 63
    9bc4:	f8 94       	cli
    9bc6:	de bf       	out	0x3e, r29	; 62
    9bc8:	0f be       	out	0x3f, r0	; 63
    9bca:	cd bf       	out	0x3d, r28	; 61
    9bcc:	6f 8b       	std	Y+23, r22	; 0x17
    9bce:	78 8f       	std	Y+24, r23	; 0x18
    9bd0:	89 8f       	std	Y+25, r24	; 0x19
    9bd2:	9a 8f       	std	Y+26, r25	; 0x1a
    9bd4:	5c 8f       	std	Y+28, r21	; 0x1c
    9bd6:	4b 8f       	std	Y+27, r20	; 0x1b
    9bd8:	3e 8f       	std	Y+30, r19	; 0x1e
    9bda:	2d 8f       	std	Y+29, r18	; 0x1d
	uint8_t temp;
	uint8_t write_length = length;
    9bdc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    9bde:	8d 83       	std	Y+5, r24	; 0x05
	uint16_t start_offset = (flash_addr % SPM_PAGESIZE);
    9be0:	8f 89       	ldd	r24, Y+23	; 0x17
    9be2:	98 8d       	ldd	r25, Y+24	; 0x18
    9be4:	99 27       	eor	r25, r25
    9be6:	9a 83       	std	Y+2, r25	; 0x02
    9be8:	89 83       	std	Y+1, r24	; 0x01

	/* For even address we can directly write a word to the address.
	 * For odd address the previous byte has to be copied and written
	 * together as a word */
	if (start_offset % 2) { /* odd address */
    9bea:	89 81       	ldd	r24, Y+1	; 0x01
    9bec:	9a 81       	ldd	r25, Y+2	; 0x02
    9bee:	81 70       	andi	r24, 0x01	; 1
    9bf0:	99 27       	eor	r25, r25
    9bf2:	89 2b       	or	r24, r25
    9bf4:	09 f4       	brne	.+2      	; 0x9bf8 <flash_fill_page_buffer+0x40>
    9bf6:	48 c0       	rjmp	.+144    	; 0x9c88 <flash_fill_page_buffer+0xd0>
		temp = PGM_READ_BYTE_FAR(flash_addr - 1);
    9bf8:	8f 89       	ldd	r24, Y+23	; 0x17
    9bfa:	98 8d       	ldd	r25, Y+24	; 0x18
    9bfc:	a9 8d       	ldd	r26, Y+25	; 0x19
    9bfe:	ba 8d       	ldd	r27, Y+26	; 0x1a
    9c00:	01 97       	sbiw	r24, 0x01	; 1
    9c02:	a1 09       	sbc	r26, r1
    9c04:	b1 09       	sbc	r27, r1
    9c06:	8e 83       	std	Y+6, r24	; 0x06
    9c08:	9f 83       	std	Y+7, r25	; 0x07
    9c0a:	a8 87       	std	Y+8, r26	; 0x08
    9c0c:	b9 87       	std	Y+9, r27	; 0x09
    9c0e:	8e 81       	ldd	r24, Y+6	; 0x06
    9c10:	9f 81       	ldd	r25, Y+7	; 0x07
    9c12:	a8 85       	ldd	r26, Y+8	; 0x08
    9c14:	b9 85       	ldd	r27, Y+9	; 0x09
    9c16:	ab bf       	out	0x3b, r26	; 59
    9c18:	fc 01       	movw	r30, r24
    9c1a:	87 91       	elpm	r24, Z+
    9c1c:	8a 87       	std	Y+10, r24	; 0x0a
    9c1e:	8a 85       	ldd	r24, Y+10	; 0x0a
    9c20:	8b 87       	std	Y+11, r24	; 0x0b
		uint16_t w = temp;
    9c22:	8b 85       	ldd	r24, Y+11	; 0x0b
    9c24:	88 2f       	mov	r24, r24
    9c26:	90 e0       	ldi	r25, 0x00	; 0
    9c28:	9d 87       	std	Y+13, r25	; 0x0d
    9c2a:	8c 87       	std	Y+12, r24	; 0x0c
		w += (*data++) << 8;
    9c2c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    9c2e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    9c30:	9c 01       	movw	r18, r24
    9c32:	2f 5f       	subi	r18, 0xFF	; 255
    9c34:	3f 4f       	sbci	r19, 0xFF	; 255
    9c36:	3e 8f       	std	Y+30, r19	; 0x1e
    9c38:	2d 8f       	std	Y+29, r18	; 0x1d
    9c3a:	fc 01       	movw	r30, r24
    9c3c:	80 81       	ld	r24, Z
    9c3e:	88 2f       	mov	r24, r24
    9c40:	90 e0       	ldi	r25, 0x00	; 0
    9c42:	98 2f       	mov	r25, r24
    9c44:	88 27       	eor	r24, r24
    9c46:	9c 01       	movw	r18, r24
    9c48:	8c 85       	ldd	r24, Y+12	; 0x0c
    9c4a:	9d 85       	ldd	r25, Y+13	; 0x0d
    9c4c:	82 0f       	add	r24, r18
    9c4e:	93 1f       	adc	r25, r19
    9c50:	9d 87       	std	Y+13, r25	; 0x0d
    9c52:	8c 87       	std	Y+12, r24	; 0x0c
		FLASH_PAGE_FILL(start_offset++, w);
    9c54:	89 81       	ldd	r24, Y+1	; 0x01
    9c56:	9a 81       	ldd	r25, Y+2	; 0x02
    9c58:	9c 01       	movw	r18, r24
    9c5a:	2f 5f       	subi	r18, 0xFF	; 255
    9c5c:	3f 4f       	sbci	r19, 0xFF	; 255
    9c5e:	3a 83       	std	Y+2, r19	; 0x02
    9c60:	29 83       	std	Y+1, r18	; 0x01
    9c62:	cc 01       	movw	r24, r24
    9c64:	a0 e0       	ldi	r26, 0x00	; 0
    9c66:	b0 e0       	ldi	r27, 0x00	; 0
    9c68:	41 e0       	ldi	r20, 0x01	; 1
    9c6a:	2c 85       	ldd	r18, Y+12	; 0x0c
    9c6c:	3d 85       	ldd	r19, Y+13	; 0x0d
    9c6e:	09 01       	movw	r0, r18
    9c70:	fc 01       	movw	r30, r24
    9c72:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    9c76:	40 93 57 00 	sts	0x0057, r20	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    9c7a:	e8 95       	spm
    9c7c:	11 24       	eor	r1, r1
		length--;
    9c7e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    9c80:	9c 8d       	ldd	r25, Y+28	; 0x1c
    9c82:	01 97       	sbiw	r24, 0x01	; 1
    9c84:	9c 8f       	std	Y+28, r25	; 0x1c
    9c86:	8b 8f       	std	Y+27, r24	; 0x1b
	}

	for (uint16_t i = start_offset; i < length + start_offset; i += 2) {
    9c88:	89 81       	ldd	r24, Y+1	; 0x01
    9c8a:	9a 81       	ldd	r25, Y+2	; 0x02
    9c8c:	9c 83       	std	Y+4, r25	; 0x04
    9c8e:	8b 83       	std	Y+3, r24	; 0x03
    9c90:	8a c0       	rjmp	.+276    	; 0x9da6 <flash_fill_page_buffer+0x1ee>
		/* If the last address to be written is odd ,then copy the
		 * adjacent byte and push it as a word */
		if (((length + start_offset) - i) == 1) {
    9c92:	2b 8d       	ldd	r18, Y+27	; 0x1b
    9c94:	3c 8d       	ldd	r19, Y+28	; 0x1c
    9c96:	89 81       	ldd	r24, Y+1	; 0x01
    9c98:	9a 81       	ldd	r25, Y+2	; 0x02
    9c9a:	28 0f       	add	r18, r24
    9c9c:	39 1f       	adc	r19, r25
    9c9e:	8b 81       	ldd	r24, Y+3	; 0x03
    9ca0:	9c 81       	ldd	r25, Y+4	; 0x04
    9ca2:	a9 01       	movw	r20, r18
    9ca4:	48 1b       	sub	r20, r24
    9ca6:	59 0b       	sbc	r21, r25
    9ca8:	ca 01       	movw	r24, r20
    9caa:	01 97       	sbiw	r24, 0x01	; 1
    9cac:	09 f0       	breq	.+2      	; 0x9cb0 <flash_fill_page_buffer+0xf8>
    9cae:	45 c0       	rjmp	.+138    	; 0x9d3a <flash_fill_page_buffer+0x182>
			temp = PGM_READ_BYTE_FAR(flash_addr + write_length);
    9cb0:	8d 81       	ldd	r24, Y+5	; 0x05
    9cb2:	28 2f       	mov	r18, r24
    9cb4:	30 e0       	ldi	r19, 0x00	; 0
    9cb6:	40 e0       	ldi	r20, 0x00	; 0
    9cb8:	50 e0       	ldi	r21, 0x00	; 0
    9cba:	8f 89       	ldd	r24, Y+23	; 0x17
    9cbc:	98 8d       	ldd	r25, Y+24	; 0x18
    9cbe:	a9 8d       	ldd	r26, Y+25	; 0x19
    9cc0:	ba 8d       	ldd	r27, Y+26	; 0x1a
    9cc2:	82 0f       	add	r24, r18
    9cc4:	93 1f       	adc	r25, r19
    9cc6:	a4 1f       	adc	r26, r20
    9cc8:	b5 1f       	adc	r27, r21
    9cca:	8e 87       	std	Y+14, r24	; 0x0e
    9ccc:	9f 87       	std	Y+15, r25	; 0x0f
    9cce:	a8 8b       	std	Y+16, r26	; 0x10
    9cd0:	b9 8b       	std	Y+17, r27	; 0x11
    9cd2:	8e 85       	ldd	r24, Y+14	; 0x0e
    9cd4:	9f 85       	ldd	r25, Y+15	; 0x0f
    9cd6:	a8 89       	ldd	r26, Y+16	; 0x10
    9cd8:	b9 89       	ldd	r27, Y+17	; 0x11
    9cda:	ab bf       	out	0x3b, r26	; 59
    9cdc:	fc 01       	movw	r30, r24
    9cde:	87 91       	elpm	r24, Z+
    9ce0:	8a 8b       	std	Y+18, r24	; 0x12
    9ce2:	8a 89       	ldd	r24, Y+18	; 0x12
    9ce4:	8b 87       	std	Y+11, r24	; 0x0b
			uint16_t w = *data++;
    9ce6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    9ce8:	9e 8d       	ldd	r25, Y+30	; 0x1e
    9cea:	9c 01       	movw	r18, r24
    9cec:	2f 5f       	subi	r18, 0xFF	; 255
    9cee:	3f 4f       	sbci	r19, 0xFF	; 255
    9cf0:	3e 8f       	std	Y+30, r19	; 0x1e
    9cf2:	2d 8f       	std	Y+29, r18	; 0x1d
    9cf4:	fc 01       	movw	r30, r24
    9cf6:	80 81       	ld	r24, Z
    9cf8:	88 2f       	mov	r24, r24
    9cfa:	90 e0       	ldi	r25, 0x00	; 0
    9cfc:	9c 8b       	std	Y+20, r25	; 0x14
    9cfe:	8b 8b       	std	Y+19, r24	; 0x13
			w += (temp) << 8;
    9d00:	8b 85       	ldd	r24, Y+11	; 0x0b
    9d02:	88 2f       	mov	r24, r24
    9d04:	90 e0       	ldi	r25, 0x00	; 0
    9d06:	98 2f       	mov	r25, r24
    9d08:	88 27       	eor	r24, r24
    9d0a:	9c 01       	movw	r18, r24
    9d0c:	8b 89       	ldd	r24, Y+19	; 0x13
    9d0e:	9c 89       	ldd	r25, Y+20	; 0x14
    9d10:	82 0f       	add	r24, r18
    9d12:	93 1f       	adc	r25, r19
    9d14:	9c 8b       	std	Y+20, r25	; 0x14
    9d16:	8b 8b       	std	Y+19, r24	; 0x13
			FLASH_PAGE_FILL(i, w);
    9d18:	8b 81       	ldd	r24, Y+3	; 0x03
    9d1a:	9c 81       	ldd	r25, Y+4	; 0x04
    9d1c:	cc 01       	movw	r24, r24
    9d1e:	a0 e0       	ldi	r26, 0x00	; 0
    9d20:	b0 e0       	ldi	r27, 0x00	; 0
    9d22:	41 e0       	ldi	r20, 0x01	; 1
    9d24:	2b 89       	ldd	r18, Y+19	; 0x13
    9d26:	3c 89       	ldd	r19, Y+20	; 0x14
    9d28:	09 01       	movw	r0, r18
    9d2a:	fc 01       	movw	r30, r24
    9d2c:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    9d30:	40 93 57 00 	sts	0x0057, r20	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    9d34:	e8 95       	spm
    9d36:	11 24       	eor	r1, r1
    9d38:	31 c0       	rjmp	.+98     	; 0x9d9c <flash_fill_page_buffer+0x1e4>
		} else {
			uint16_t w = *data++;
    9d3a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    9d3c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    9d3e:	9c 01       	movw	r18, r24
    9d40:	2f 5f       	subi	r18, 0xFF	; 255
    9d42:	3f 4f       	sbci	r19, 0xFF	; 255
    9d44:	3e 8f       	std	Y+30, r19	; 0x1e
    9d46:	2d 8f       	std	Y+29, r18	; 0x1d
    9d48:	fc 01       	movw	r30, r24
    9d4a:	80 81       	ld	r24, Z
    9d4c:	88 2f       	mov	r24, r24
    9d4e:	90 e0       	ldi	r25, 0x00	; 0
    9d50:	9e 8b       	std	Y+22, r25	; 0x16
    9d52:	8d 8b       	std	Y+21, r24	; 0x15
			w += (*data++) << 8;
    9d54:	8d 8d       	ldd	r24, Y+29	; 0x1d
    9d56:	9e 8d       	ldd	r25, Y+30	; 0x1e
    9d58:	9c 01       	movw	r18, r24
    9d5a:	2f 5f       	subi	r18, 0xFF	; 255
    9d5c:	3f 4f       	sbci	r19, 0xFF	; 255
    9d5e:	3e 8f       	std	Y+30, r19	; 0x1e
    9d60:	2d 8f       	std	Y+29, r18	; 0x1d
    9d62:	fc 01       	movw	r30, r24
    9d64:	80 81       	ld	r24, Z
    9d66:	88 2f       	mov	r24, r24
    9d68:	90 e0       	ldi	r25, 0x00	; 0
    9d6a:	98 2f       	mov	r25, r24
    9d6c:	88 27       	eor	r24, r24
    9d6e:	9c 01       	movw	r18, r24
    9d70:	8d 89       	ldd	r24, Y+21	; 0x15
    9d72:	9e 89       	ldd	r25, Y+22	; 0x16
    9d74:	82 0f       	add	r24, r18
    9d76:	93 1f       	adc	r25, r19
    9d78:	9e 8b       	std	Y+22, r25	; 0x16
    9d7a:	8d 8b       	std	Y+21, r24	; 0x15
			FLASH_PAGE_FILL(i, w);
    9d7c:	8b 81       	ldd	r24, Y+3	; 0x03
    9d7e:	9c 81       	ldd	r25, Y+4	; 0x04
    9d80:	cc 01       	movw	r24, r24
    9d82:	a0 e0       	ldi	r26, 0x00	; 0
    9d84:	b0 e0       	ldi	r27, 0x00	; 0
    9d86:	41 e0       	ldi	r20, 0x01	; 1
    9d88:	2d 89       	ldd	r18, Y+21	; 0x15
    9d8a:	3e 89       	ldd	r19, Y+22	; 0x16
    9d8c:	09 01       	movw	r0, r18
    9d8e:	fc 01       	movw	r30, r24
    9d90:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    9d94:	40 93 57 00 	sts	0x0057, r20	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    9d98:	e8 95       	spm
    9d9a:	11 24       	eor	r1, r1
		w += (*data++) << 8;
		FLASH_PAGE_FILL(start_offset++, w);
		length--;
	}

	for (uint16_t i = start_offset; i < length + start_offset; i += 2) {
    9d9c:	8b 81       	ldd	r24, Y+3	; 0x03
    9d9e:	9c 81       	ldd	r25, Y+4	; 0x04
    9da0:	02 96       	adiw	r24, 0x02	; 2
    9da2:	9c 83       	std	Y+4, r25	; 0x04
    9da4:	8b 83       	std	Y+3, r24	; 0x03
    9da6:	2b 8d       	ldd	r18, Y+27	; 0x1b
    9da8:	3c 8d       	ldd	r19, Y+28	; 0x1c
    9daa:	89 81       	ldd	r24, Y+1	; 0x01
    9dac:	9a 81       	ldd	r25, Y+2	; 0x02
    9dae:	28 0f       	add	r18, r24
    9db0:	39 1f       	adc	r19, r25
    9db2:	8b 81       	ldd	r24, Y+3	; 0x03
    9db4:	9c 81       	ldd	r25, Y+4	; 0x04
    9db6:	82 17       	cp	r24, r18
    9db8:	93 07       	cpc	r25, r19
    9dba:	08 f4       	brcc	.+2      	; 0x9dbe <flash_fill_page_buffer+0x206>
    9dbc:	6a cf       	rjmp	.-300    	; 0x9c92 <flash_fill_page_buffer+0xda>
			uint16_t w = *data++;
			w += (*data++) << 8;
			FLASH_PAGE_FILL(i, w);
		}
	}
}
    9dbe:	00 00       	nop
    9dc0:	6e 96       	adiw	r28, 0x1e	; 30
    9dc2:	0f b6       	in	r0, 0x3f	; 63
    9dc4:	f8 94       	cli
    9dc6:	de bf       	out	0x3e, r29	; 62
    9dc8:	0f be       	out	0x3f, r0	; 63
    9dca:	cd bf       	out	0x3d, r28	; 61
    9dcc:	df 91       	pop	r29
    9dce:	cf 91       	pop	r28
    9dd0:	08 95       	ret

00009dd2 <flash_program_page>:

#ifdef __ICCAVR__
#pragma optimize = no_inline
#endif
void flash_program_page(uint32_t page_start_addr)
{
    9dd2:	cf 93       	push	r28
    9dd4:	df 93       	push	r29
    9dd6:	00 d0       	rcall	.+0      	; 0x9dd8 <flash_program_page+0x6>
    9dd8:	00 d0       	rcall	.+0      	; 0x9dda <flash_program_page+0x8>
    9dda:	1f 92       	push	r1
    9ddc:	cd b7       	in	r28, 0x3d	; 61
    9dde:	de b7       	in	r29, 0x3e	; 62
    9de0:	6a 83       	std	Y+2, r22	; 0x02
    9de2:	7b 83       	std	Y+3, r23	; 0x03
    9de4:	8c 83       	std	Y+4, r24	; 0x04
    9de6:	9d 83       	std	Y+5, r25	; 0x05
	irqflags_t flags;

	flags = cpu_irq_save();
    9de8:	0e 94 7c 28 	call	0x50f8	; 0x50f8 <cpu_irq_save>
    9dec:	89 83       	std	Y+1, r24	; 0x01

	EEPROM_BUSY_WAIT();
    9dee:	8f e3       	ldi	r24, 0x3F	; 63
    9df0:	90 e0       	ldi	r25, 0x00	; 0
    9df2:	fc 01       	movw	r30, r24
    9df4:	80 81       	ld	r24, Z
    9df6:	88 2f       	mov	r24, r24
    9df8:	90 e0       	ldi	r25, 0x00	; 0
    9dfa:	82 70       	andi	r24, 0x02	; 2
    9dfc:	99 27       	eor	r25, r25
    9dfe:	89 2b       	or	r24, r25
    9e00:	b1 f7       	brne	.-20     	; 0x9dee <flash_program_page+0x1c>

	FLASH_ERASE(page_start_addr);
    9e02:	23 e0       	ldi	r18, 0x03	; 3
    9e04:	8a 81       	ldd	r24, Y+2	; 0x02
    9e06:	9b 81       	ldd	r25, Y+3	; 0x03
    9e08:	ac 81       	ldd	r26, Y+4	; 0x04
    9e0a:	bd 81       	ldd	r27, Y+5	; 0x05
    9e0c:	fc 01       	movw	r30, r24
    9e0e:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    9e12:	20 93 57 00 	sts	0x0057, r18	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    9e16:	e8 95       	spm
	SPM_BUSY_WAIT(); /* Wait until the memory is erased. */
    9e18:	87 e5       	ldi	r24, 0x57	; 87
    9e1a:	90 e0       	ldi	r25, 0x00	; 0
    9e1c:	fc 01       	movw	r30, r24
    9e1e:	80 81       	ld	r24, Z
    9e20:	88 2f       	mov	r24, r24
    9e22:	90 e0       	ldi	r25, 0x00	; 0
    9e24:	81 70       	andi	r24, 0x01	; 1
    9e26:	99 27       	eor	r25, r25
    9e28:	89 2b       	or	r24, r25
    9e2a:	b1 f7       	brne	.-20     	; 0x9e18 <flash_program_page+0x46>

	FLASH_PAGE_WRITE(page_start_addr); /* Store buffer in flash page. */
    9e2c:	25 e0       	ldi	r18, 0x05	; 5
    9e2e:	8a 81       	ldd	r24, Y+2	; 0x02
    9e30:	9b 81       	ldd	r25, Y+3	; 0x03
    9e32:	ac 81       	ldd	r26, Y+4	; 0x04
    9e34:	bd 81       	ldd	r27, Y+5	; 0x05
    9e36:	fc 01       	movw	r30, r24
    9e38:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    9e3c:	20 93 57 00 	sts	0x0057, r18	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    9e40:	e8 95       	spm
	SPM_BUSY_WAIT(); /* Wait until the memory is written. */
    9e42:	87 e5       	ldi	r24, 0x57	; 87
    9e44:	90 e0       	ldi	r25, 0x00	; 0
    9e46:	fc 01       	movw	r30, r24
    9e48:	80 81       	ld	r24, Z
    9e4a:	88 2f       	mov	r24, r24
    9e4c:	90 e0       	ldi	r25, 0x00	; 0
    9e4e:	81 70       	andi	r24, 0x01	; 1
    9e50:	99 27       	eor	r25, r25
    9e52:	89 2b       	or	r24, r25
    9e54:	b1 f7       	brne	.-20     	; 0x9e42 <flash_program_page+0x70>

	/* Reenable RWW-section again. */
	ENABLE_RWW_SECTION();
    9e56:	81 e1       	ldi	r24, 0x11	; 17
    9e58:	80 93 57 00 	sts	0x0057, r24	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    9e5c:	e8 95       	spm

	cpu_irq_restore(flags);
    9e5e:	89 81       	ldd	r24, Y+1	; 0x01
    9e60:	0e 94 8c 28 	call	0x5118	; 0x5118 <cpu_irq_restore>
}
    9e64:	00 00       	nop
    9e66:	0f 90       	pop	r0
    9e68:	0f 90       	pop	r0
    9e6a:	0f 90       	pop	r0
    9e6c:	0f 90       	pop	r0
    9e6e:	0f 90       	pop	r0
    9e70:	df 91       	pop	r29
    9e72:	cf 91       	pop	r28
    9e74:	08 95       	ret
