//
// Generated by LLVM NVPTX Back-End
//

.version 8.3
.target sm_86
.address_size 64

	// .globl	triton_
.extern .shared .align 16 .b8 global_smem[];

.visible .entry triton_(
	.param .u64 triton__param_0,
	.param .u64 triton__param_1,
	.param .u32 triton__param_2
)
.maxntid 128, 1, 1
{
	.reg .pred 	%p<11>;
	.reg .b32 	%r<103>;
	.reg .b64 	%rd<22>;
	.loc	1 18 0
$L__func_begin0:
	.loc	1 18 0

	ld.param.u64 	%rd11, [triton__param_0];
	ld.param.u64 	%rd12, [triton__param_1];
$L__tmp0:
	.loc	1 19 28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 19 33
	shl.b32 	%r18, %r1, 10;
	ld.param.u32 	%r19, [triton__param_2];
	.loc	1 20 36
	mov.u32 	%r20, %tid.x;
	shl.b32 	%r21, %r20, 2;
	and.b32  	%r22, %r21, 508;
	and.b32  	%r23, %r20, 127;
	.loc	1 20 23
	or.b32  	%r24, %r18, %r22;
	or.b32  	%r25, %r24, 512;
	or.b32  	%r26, %r18, %r23;
	or.b32  	%r27, %r26, 128;
	or.b32  	%r28, %r26, 256;
	or.b32  	%r29, %r26, 384;
	or.b32  	%r30, %r26, 512;
	or.b32  	%r31, %r26, 640;
	or.b32  	%r32, %r26, 768;
	or.b32  	%r33, %r26, 896;
	.loc	1 21 21
	setp.lt.s32 	%p1, %r24, %r19;
	setp.lt.s32 	%p2, %r25, %r19;
	setp.lt.s32 	%p3, %r26, %r19;
	setp.lt.s32 	%p4, %r27, %r19;
	setp.lt.s32 	%p5, %r28, %r19;
	setp.lt.s32 	%p6, %r29, %r19;
	setp.lt.s32 	%p7, %r30, %r19;
	setp.lt.s32 	%p8, %r31, %r19;
	setp.lt.s32 	%p9, %r32, %r19;
	setp.lt.s32 	%p10, %r33, %r19;
	.loc	1 24 20
	mul.hi.s32 	%r35, %r26, 799063683;
	shr.u32 	%r36, %r35, 31;
	shr.s32 	%r37, %r35, 7;
	add.s32 	%r38, %r37, %r36;
	mul.lo.s32 	%r39, %r38, 688;
	sub.s32 	%r40, %r26, %r39;
	mul.hi.s32 	%r42, %r27, 799063683;
	shr.u32 	%r43, %r42, 31;
	shr.s32 	%r44, %r42, 7;
	add.s32 	%r45, %r44, %r43;
	mul.lo.s32 	%r46, %r45, 688;
	sub.s32 	%r47, %r27, %r46;
	mul.hi.s32 	%r49, %r28, 799063683;
	shr.u32 	%r50, %r49, 31;
	shr.s32 	%r51, %r49, 7;
	add.s32 	%r52, %r51, %r50;
	mul.lo.s32 	%r53, %r52, 688;
	sub.s32 	%r54, %r28, %r53;
	mul.hi.s32 	%r56, %r29, 799063683;
	shr.u32 	%r57, %r56, 31;
	shr.s32 	%r58, %r56, 7;
	add.s32 	%r59, %r58, %r57;
	mul.lo.s32 	%r60, %r59, 688;
	sub.s32 	%r61, %r29, %r60;
	mul.hi.s32 	%r63, %r30, 799063683;
	shr.u32 	%r64, %r63, 31;
	shr.s32 	%r65, %r63, 7;
	add.s32 	%r66, %r65, %r64;
	mul.lo.s32 	%r67, %r66, 688;
	sub.s32 	%r68, %r30, %r67;
	mul.hi.s32 	%r70, %r31, 799063683;
	shr.u32 	%r71, %r70, 31;
	shr.s32 	%r72, %r70, 7;
	add.s32 	%r73, %r72, %r71;
	mul.lo.s32 	%r74, %r73, 688;
	sub.s32 	%r75, %r31, %r74;
	mul.hi.s32 	%r77, %r32, 799063683;
	shr.u32 	%r78, %r77, 31;
	shr.s32 	%r79, %r77, 7;
	add.s32 	%r80, %r79, %r78;
	mul.lo.s32 	%r81, %r80, 688;
	sub.s32 	%r82, %r32, %r81;
	mul.hi.s32 	%r84, %r33, 799063683;
	shr.u32 	%r85, %r84, 31;
	shr.s32 	%r86, %r84, 7;
	add.s32 	%r87, %r86, %r85;
	mul.lo.s32 	%r88, %r87, 688;
	sub.s32 	%r89, %r33, %r88;
	.loc	1 25 30
	mul.wide.s32 	%rd13, %r24, 4;
	add.s64 	%rd1, %rd11, %rd13;
	add.s64 	%rd2, %rd1, 2048;
	.loc	1 25 35
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.v4.b32 { %r2, %r3, %r4, %r5 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r6, 0x0;
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	@%p2 ld.global.v4.b32 { %r6, %r7, %r8, %r9 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 26 31
	mad.lo.s32 	%r90, %r38, 1872, %r40;
	mad.lo.s32 	%r91, %r45, 1872, %r47;
	mad.lo.s32 	%r92, %r52, 1872, %r54;
	mad.lo.s32 	%r93, %r59, 1872, %r61;
	mad.lo.s32 	%r94, %r66, 1872, %r68;
	mad.lo.s32 	%r95, %r73, 1872, %r75;
	mad.lo.s32 	%r96, %r80, 1872, %r82;
	mad.lo.s32 	%r97, %r87, 1872, %r89;
	.loc	1 26 25
	mul.wide.s32 	%rd14, %r90, 4;
	add.s64 	%rd3, %rd12, %rd14;
	mul.wide.s32 	%rd15, %r91, 4;
	add.s64 	%rd4, %rd12, %rd15;
	mul.wide.s32 	%rd16, %r92, 4;
	add.s64 	%rd5, %rd12, %rd16;
	mul.wide.s32 	%rd17, %r93, 4;
	add.s64 	%rd6, %rd12, %rd17;
	mul.wide.s32 	%rd18, %r94, 4;
	add.s64 	%rd7, %rd12, %rd18;
	mul.wide.s32 	%rd19, %r95, 4;
	add.s64 	%rd8, %rd12, %rd19;
	mul.wide.s32 	%rd20, %r96, 4;
	add.s64 	%rd9, %rd12, %rd20;
	mul.wide.s32 	%rd21, %r97, 4;
	add.s64 	%rd10, %rd12, %rd21;
	.loc	1 26 48
	shl.b32 	%r98, %r23, 2;
	shl.b32 	%r99, %r23, 4;
	mov.u32 	%r100, global_smem;
	add.s32 	%r101, %r100, %r99;
	st.shared.v4.u32 	[%r101], {%r2, %r3, %r4, %r5};
	bar.sync 	0;
	add.s32 	%r102, %r100, %r98;
	ld.shared.u32 	%r10, [%r102];
	ld.shared.u32 	%r11, [%r102+512];
	ld.shared.u32 	%r12, [%r102+1024];
	ld.shared.u32 	%r13, [%r102+1536];
	bar.sync 	0;
	st.shared.v4.u32 	[%r101], {%r6, %r7, %r8, %r9};
	bar.sync 	0;
	ld.shared.u32 	%r14, [%r102];
	ld.shared.u32 	%r15, [%r102+512];
	ld.shared.u32 	%r16, [%r102+1024];
	ld.shared.u32 	%r17, [%r102+1536];
	// begin inline asm
	@%p3 st.global.b32 [ %rd3 + 0 ], { %r10 };
	// end inline asm
	// begin inline asm
	@%p4 st.global.b32 [ %rd4 + 0 ], { %r11 };
	// end inline asm
	// begin inline asm
	@%p5 st.global.b32 [ %rd5 + 0 ], { %r12 };
	// end inline asm
	// begin inline asm
	@%p6 st.global.b32 [ %rd6 + 0 ], { %r13 };
	// end inline asm
	// begin inline asm
	@%p7 st.global.b32 [ %rd7 + 0 ], { %r14 };
	// end inline asm
	// begin inline asm
	@%p8 st.global.b32 [ %rd8 + 0 ], { %r15 };
	// end inline asm
	// begin inline asm
	@%p9 st.global.b32 [ %rd9 + 0 ], { %r16 };
	// end inline asm
	// begin inline asm
	@%p10 st.global.b32 [ %rd10 + 0 ], { %r17 };
	// end inline asm
	.loc	1 26 4
	ret;
$L__tmp1:
$L__func_end0:

}
	.file	1 "/home/admin/zy429782/fx_experiments/torch_aot_tool/dynamicLib_7622_gpu_torch260/p6/cp6by25mg5c4a7momxhwymgdcody5aigysc2bakgsxi2nef4n2g6.py"
	.section	.debug_abbrev
	{
.b8 1
.b8 17
.b8 0
.b8 37
.b8 8
.b8 19
.b8 5
.b8 3
.b8 8
.b8 16
.b8 6
.b8 27
.b8 8
.b8 17
.b8 1
.b8 18
.b8 1
.b8 0
.b8 0
.b8 0
	}
	.section	.debug_info
	{
.b32 176
.b8 2
.b8 0
.b32 .debug_abbrev
.b8 8
.b8 1
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2
.b8 0
.b8 99
.b8 112
.b8 54
.b8 98
.b8 121
.b8 50
.b8 53
.b8 109
.b8 103
.b8 53
.b8 99
.b8 52
.b8 97
.b8 55
.b8 109
.b8 111
.b8 109
.b8 120
.b8 104
.b8 119
.b8 121
.b8 109
.b8 103
.b8 100
.b8 99
.b8 111
.b8 100
.b8 121
.b8 53
.b8 97
.b8 105
.b8 103
.b8 121
.b8 115
.b8 99
.b8 50
.b8 98
.b8 97
.b8 107
.b8 103
.b8 115
.b8 120
.b8 105
.b8 50
.b8 110
.b8 101
.b8 102
.b8 52
.b8 110
.b8 50
.b8 103
.b8 54
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line
.b8 47
.b8 104
.b8 111
.b8 109
.b8 101
.b8 47
.b8 97
.b8 100
.b8 109
.b8 105
.b8 110
.b8 47
.b8 122
.b8 121
.b8 52
.b8 50
.b8 57
.b8 55
.b8 56
.b8 50
.b8 47
.b8 102
.b8 120
.b8 95
.b8 101
.b8 120
.b8 112
.b8 101
.b8 114
.b8 105
.b8 109
.b8 101
.b8 110
.b8 116
.b8 115
.b8 47
.b8 116
.b8 111
.b8 114
.b8 99
.b8 104
.b8 95
.b8 97
.b8 111
.b8 116
.b8 95
.b8 116
.b8 111
.b8 111
.b8 108
.b8 47
.b8 100
.b8 121
.b8 110
.b8 97
.b8 109
.b8 105
.b8 99
.b8 76
.b8 105
.b8 98
.b8 95
.b8 55
.b8 54
.b8 50
.b8 50
.b8 95
.b8 103
.b8 112
.b8 117
.b8 95
.b8 116
.b8 111
.b8 114
.b8 99
.b8 104
.b8 50
.b8 54
.b8 48
.b8 47
.b8 112
.b8 54
.b8 0
.b64 $L__func_begin0
.b64 $L__func_end0
	}
	.section	.debug_loc	{	}
