--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.546ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y17.YQ      Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X51Y17.BX      net (fanout=2)        0.851   ftop/clkN210/unlock2
    SLICE_X51Y17.CLK     Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.546ns (0.695ns logic, 0.851ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.509ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.030 - 0.038)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y16.YQ      Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X51Y17.G4      net (fanout=1)        0.312   ftop/clkN210/locked_d
    SLICE_X51Y17.CLK     Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.509ns (1.197ns logic, 0.312ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.038 - 0.030)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y16.YQ      Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X51Y17.G4      net (fanout=1)        0.249   ftop/clkN210/locked_d
    SLICE_X51Y17.CLK     Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.132ns (0.883ns logic, 0.249ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.162ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.162ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y17.YQ      Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X51Y17.BX      net (fanout=2)        0.681   ftop/clkN210/unlock2
    SLICE_X51Y17.CLK     Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.162ns (0.481ns logic, 0.681ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X50Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X50Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X50Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X50Y74.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X50Y74.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X50Y74.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X51Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X51Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X51Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X51Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X51Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X51Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13620 paths analyzed, 1966 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.891ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.934ns (Levels of Logic = 5)
  Clock Path Skew:      0.043ns (0.349 - 0.306)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y182.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X97Y184.G1     net (fanout=4)        0.745   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X97Y184.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X96Y180.G1     net (fanout=17)       1.274   ftop/gbe0/gmac/gmac/N29
    SLICE_X96Y180.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW2
    SLICE_X96Y180.F1     net (fanout=1)        0.373   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW2/O
    SLICE_X96Y180.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X100Y188.G3    net (fanout=11)       1.278   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X100Y188.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X102Y188.G1    net (fanout=3)        0.678   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X102Y188.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<28>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      7.934ns (3.586ns logic, 4.348ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.899ns (Levels of Logic = 5)
  Clock Path Skew:      0.058ns (0.349 - 0.291)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y184.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    SLICE_X97Y184.G2     net (fanout=7)        0.707   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
    SLICE_X97Y184.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X96Y180.G1     net (fanout=17)       1.274   ftop/gbe0/gmac/gmac/N29
    SLICE_X96Y180.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW2
    SLICE_X96Y180.F1     net (fanout=1)        0.373   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW2/O
    SLICE_X96Y180.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X100Y188.G3    net (fanout=11)       1.278   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X100Y188.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X102Y188.G1    net (fanout=3)        0.678   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X102Y188.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<28>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      7.899ns (3.589ns logic, 4.310ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.679ns (Levels of Logic = 5)
  Clock Path Skew:      -0.112ns (0.270 - 0.382)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_8 to ftop/gbe0/gmac/txfun_inF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y177.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_8
    SLICE_X73Y181.G4     net (fanout=5)        0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
    SLICE_X73Y181.F5     Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
    SLICE_X73Y180.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
    SLICE_X73Y180.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X72Y181.F2     net (fanout=3)        0.071   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X72Y181.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X75Y177.G4     net (fanout=7)        0.510   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X75Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X71Y180.F3     net (fanout=40)       1.995   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X71Y180.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N60
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<18>_SW0
    SLICE_X72Y182.SR     net (fanout=1)        0.827   ftop/gbe0/gmac/txfun_inF/N60
    SLICE_X72Y182.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                      7.679ns (3.680ns logic, 3.999ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/empty_reg (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.618ns (Levels of Logic = 4)
  Clock Path Skew:      -0.169ns (0.270 - 0.439)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/empty_reg to ftop/gbe0/gmac/txfun_inF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y176.XQ     Tcko                  0.521   ftop/gbe0/gmac/txfun_inF_EMPTY_N
                                                       ftop/gbe0/gmac/txfun_inF/empty_reg
    SLICE_X72Y181.G2     net (fanout=6)        0.971   ftop/gbe0/gmac/txfun_inF_EMPTY_N
    SLICE_X72Y181.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ_SW0
    SLICE_X72Y181.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/txfun_inF_DEQ_SW0/O
    SLICE_X72Y181.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X75Y177.G4     net (fanout=7)        0.510   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X75Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X71Y180.F3     net (fanout=40)       1.995   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X71Y180.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N60
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<18>_SW0
    SLICE_X72Y182.SR     net (fanout=1)        0.827   ftop/gbe0/gmac/txfun_inF/N60
    SLICE_X72Y182.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                      7.618ns (3.294ns logic, 4.324ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.635ns (Levels of Logic = 5)
  Clock Path Skew:      -0.134ns (0.270 - 0.404)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_39 to ftop/gbe0/gmac/txfun_inF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y175.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_39
    SLICE_X73Y180.F4     net (fanout=5)        0.552   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
    SLICE_X73Y180.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X73Y180.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X73Y180.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X72Y181.F2     net (fanout=3)        0.071   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X72Y181.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X75Y177.G4     net (fanout=7)        0.510   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X75Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X71Y180.F3     net (fanout=40)       1.995   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X71Y180.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N60
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<18>_SW0
    SLICE_X72Y182.SR     net (fanout=1)        0.827   ftop/gbe0/gmac/txfun_inF/N60
    SLICE_X72Y182.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                      7.635ns (3.680ns logic, 3.955ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.643ns (Levels of Logic = 5)
  Clock Path Skew:      -0.112ns (0.270 - 0.382)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y176.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X73Y180.G2     net (fanout=5)        0.632   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X73Y180.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X73Y180.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X73Y180.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X72Y181.F2     net (fanout=3)        0.071   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X72Y181.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X75Y177.G4     net (fanout=7)        0.510   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X75Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X71Y180.F3     net (fanout=40)       1.995   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X71Y180.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N60
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<18>_SW0
    SLICE_X72Y182.SR     net (fanout=1)        0.827   ftop/gbe0/gmac/txfun_inF/N60
    SLICE_X72Y182.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<18>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                      7.643ns (3.608ns logic, 4.035ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.745ns (Levels of Logic = 5)
  Clock Path Skew:      0.023ns (0.349 - 0.326)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y187.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0
    SLICE_X97Y184.G4     net (fanout=27)       0.481   ftop/gbe0/gmac/gmac/txRS_emitFCS<0>
    SLICE_X97Y184.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X96Y180.G1     net (fanout=17)       1.274   ftop/gbe0/gmac/gmac/N29
    SLICE_X96Y180.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW2
    SLICE_X96Y180.F1     net (fanout=1)        0.373   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW2/O
    SLICE_X96Y180.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X100Y188.G3    net (fanout=11)       1.278   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X100Y188.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X102Y188.G1    net (fanout=3)        0.678   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X102Y188.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<28>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_28
    -------------------------------------------------  ---------------------------
    Total                                      7.745ns (3.661ns logic, 4.084ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.734ns (Levels of Logic = 6)
  Clock Path Skew:      0.035ns (0.341 - 0.306)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y182.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X97Y184.G1     net (fanout=4)        0.745   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X97Y184.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X96Y181.G1     net (fanout=17)       1.274   ftop/gbe0/gmac/gmac/N29
    SLICE_X96Y181.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW6
    SLICE_X96Y181.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW6/O
    SLICE_X96Y181.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X98Y184.G4     net (fanout=9)        0.840   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X98Y184.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X98Y185.F4     net (fanout=5)        0.069   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X98Y185.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X103Y186.F2    net (fanout=3)        0.667   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X103Y186.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.734ns (4.118ns logic, 3.616ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.615ns (Levels of Logic = 5)
  Clock Path Skew:      -0.069ns (0.633 - 0.702)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_8 to ftop/gbe0/gmac/txfun_inF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y177.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_8
    SLICE_X73Y181.G4     net (fanout=5)        0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
    SLICE_X73Y181.F5     Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
    SLICE_X73Y180.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
    SLICE_X73Y180.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X72Y181.F2     net (fanout=3)        0.071   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X72Y181.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X75Y177.G4     net (fanout=7)        0.510   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X75Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X71Y164.F2     net (fanout=40)       1.817   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X71Y164.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N70
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<13>_SW0
    SLICE_X70Y165.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N70
    SLICE_X70Y165.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<13>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      7.615ns (3.680ns logic, 3.935ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/empty_reg (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.554ns (Levels of Logic = 4)
  Clock Path Skew:      -0.126ns (0.633 - 0.759)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/empty_reg to ftop/gbe0/gmac/txfun_inF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y176.XQ     Tcko                  0.521   ftop/gbe0/gmac/txfun_inF_EMPTY_N
                                                       ftop/gbe0/gmac/txfun_inF/empty_reg
    SLICE_X72Y181.G2     net (fanout=6)        0.971   ftop/gbe0/gmac/txfun_inF_EMPTY_N
    SLICE_X72Y181.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ_SW0
    SLICE_X72Y181.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/txfun_inF_DEQ_SW0/O
    SLICE_X72Y181.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X75Y177.G4     net (fanout=7)        0.510   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X75Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X71Y164.F2     net (fanout=40)       1.817   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X71Y164.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N70
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<13>_SW0
    SLICE_X70Y165.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N70
    SLICE_X70Y165.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<13>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      7.554ns (3.294ns logic, 4.260ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.709ns (Levels of Logic = 7)
  Clock Path Skew:      0.033ns (0.341 - 0.308)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y187.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X95Y185.G3     net (fanout=5)        0.716   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X95Y185.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X95Y185.F4     net (fanout=2)        0.043   ftop/gbe0/gmac/gmac/N40
    SLICE_X95Y185.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X96Y184.G3     net (fanout=10)       0.353   ftop/gbe0/gmac/gmac/N34
    SLICE_X96Y184.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X96Y181.F4     net (fanout=11)       0.367   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X96Y181.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X98Y184.G4     net (fanout=9)        0.840   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X98Y184.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X98Y185.F4     net (fanout=5)        0.069   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X98Y185.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X103Y186.F2    net (fanout=3)        0.667   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X103Y186.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.709ns (4.654ns logic, 3.055ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.656ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.293 - 0.306)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y182.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X97Y184.G1     net (fanout=4)        0.745   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X97Y184.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X96Y180.G1     net (fanout=17)       1.274   ftop/gbe0/gmac/gmac/N29
    SLICE_X96Y180.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW2
    SLICE_X96Y180.F1     net (fanout=1)        0.373   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW2/O
    SLICE_X96Y180.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X98Y187.G4     net (fanout=11)       1.378   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X98Y187.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X98Y187.F2     net (fanout=1)        0.315   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0/O
    SLICE_X98Y187.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.656ns (3.571ns logic, 4.085ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.571ns (Levels of Logic = 5)
  Clock Path Skew:      -0.091ns (0.633 - 0.724)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_39 to ftop/gbe0/gmac/txfun_inF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y175.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_39
    SLICE_X73Y180.F4     net (fanout=5)        0.552   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
    SLICE_X73Y180.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X73Y180.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X73Y180.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X72Y181.F2     net (fanout=3)        0.071   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X72Y181.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X75Y177.G4     net (fanout=7)        0.510   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X75Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X71Y164.F2     net (fanout=40)       1.817   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X71Y164.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N70
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<13>_SW0
    SLICE_X70Y165.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N70
    SLICE_X70Y165.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<13>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      7.571ns (3.680ns logic, 3.891ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.699ns (Levels of Logic = 6)
  Clock Path Skew:      0.050ns (0.341 - 0.291)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y184.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    SLICE_X97Y184.G2     net (fanout=7)        0.707   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
    SLICE_X97Y184.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X96Y181.G1     net (fanout=17)       1.274   ftop/gbe0/gmac/gmac/N29
    SLICE_X96Y181.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW6
    SLICE_X96Y181.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW6/O
    SLICE_X96Y181.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X98Y184.G4     net (fanout=9)        0.840   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X98Y184.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<19>11
    SLICE_X98Y185.F4     net (fanout=5)        0.069   ftop/gbe0/gmac/gmac/txRS_crc/N0
    SLICE_X98Y185.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X103Y186.F2    net (fanout=3)        0.667   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X103Y186.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.699ns (4.121ns logic, 3.578ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.579ns (Levels of Logic = 5)
  Clock Path Skew:      -0.069ns (0.633 - 0.702)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y176.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X73Y180.G2     net (fanout=5)        0.632   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X73Y180.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X73Y180.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X73Y180.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X72Y181.F2     net (fanout=3)        0.071   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X72Y181.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X75Y177.G4     net (fanout=7)        0.510   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X75Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X71Y164.F2     net (fanout=40)       1.817   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X71Y164.X      Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N70
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<13>_SW0
    SLICE_X70Y165.SR     net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N70
    SLICE_X70Y165.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<13>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      7.579ns (3.608ns logic, 3.971ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.672ns (Levels of Logic = 5)
  Clock Path Skew:      0.035ns (0.341 - 0.306)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y182.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X97Y184.G1     net (fanout=4)        0.745   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X97Y184.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X96Y180.G1     net (fanout=17)       1.274   ftop/gbe0/gmac/gmac/N29
    SLICE_X96Y180.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW2
    SLICE_X96Y180.F1     net (fanout=1)        0.373   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW2/O
    SLICE_X96Y180.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X100Y188.G3    net (fanout=11)       1.278   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X100Y188.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X102Y187.F1    net (fanout=3)        0.431   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X102Y187.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<6>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      7.672ns (3.571ns logic, 4.101ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.464ns (Levels of Logic = 4)
  Clock Path Skew:      -0.168ns (0.338 - 0.506)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_9 to ftop/gbe0/gmac/rxfun_outF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y68.XQ     Tcko                  0.521   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_9
    SLICE_X105Y64.G3     net (fanout=8)        0.590   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
    SLICE_X105Y64.Y      Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X105Y64.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X105Y64.X      Tilo                  0.562   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X102Y62.G2     net (fanout=7)        0.760   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X102Y62.Y      Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X105Y54.F4     net (fanout=40)       1.783   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X105Y54.X      Tilo                  0.562   ftop/gbe0/gmac/rxfun_outF/N68
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<14>_SW0
    SLICE_X104Y55.SR     net (fanout=1)        1.055   ftop/gbe0/gmac/rxfun_outF/N68
    SLICE_X104Y55.CLK    Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<14>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      7.464ns (3.255ns logic, 4.209ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.621ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.373 - 0.382)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_8 to ftop/gbe0/gmac/txfun_inF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y177.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_8
    SLICE_X73Y181.G4     net (fanout=5)        0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
    SLICE_X73Y181.F5     Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
    SLICE_X73Y180.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_4
    SLICE_X73Y180.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X72Y181.F2     net (fanout=3)        0.071   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X72Y181.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X75Y177.G4     net (fanout=7)        0.510   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X75Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X71Y177.G3     net (fanout=40)       1.773   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X71Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N66
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<22>_SW0
    SLICE_X71Y176.SR     net (fanout=1)        0.992   ftop/gbe0/gmac/txfun_inF/N50
    SLICE_X71Y176.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<22>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      7.621ns (3.679ns logic, 3.942ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.621ns (Levels of Logic = 5)
  Clock Path Skew:      0.002ns (0.293 - 0.291)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y184.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    SLICE_X97Y184.G2     net (fanout=7)        0.707   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
    SLICE_X97Y184.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X96Y180.G1     net (fanout=17)       1.274   ftop/gbe0/gmac/gmac/N29
    SLICE_X96Y180.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW2
    SLICE_X96Y180.F1     net (fanout=1)        0.373   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW2/O
    SLICE_X96Y180.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X98Y187.G4     net (fanout=11)       1.378   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X98Y187.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X98Y187.F2     net (fanout=1)        0.315   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0/O
    SLICE_X98Y187.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.621ns (3.574ns logic, 4.047ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.577ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.373 - 0.404)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_39 to ftop/gbe0/gmac/txfun_inF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y175.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_39
    SLICE_X73Y180.F4     net (fanout=5)        0.552   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
    SLICE_X73Y180.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X73Y180.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X73Y180.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X72Y181.F2     net (fanout=3)        0.071   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X72Y181.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X75Y177.G4     net (fanout=7)        0.510   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X75Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X71Y177.G3     net (fanout=40)       1.773   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X71Y177.Y      Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N66
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<22>_SW0
    SLICE_X71Y176.SR     net (fanout=1)        0.992   ftop/gbe0/gmac/txfun_inF/N50
    SLICE_X71Y176.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<22>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      7.577ns (3.679ns logic, 3.898ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_25 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.403 - 0.341)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_25 to ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y64.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_25
    SLICE_X98Y65.BY      net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
    SLICE_X98Y65.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<25>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_25 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.403 - 0.341)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_25 to ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y64.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_25
    SLICE_X98Y65.BY      net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<25>
    SLICE_X98Y65.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<25>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.570ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.393 - 0.333)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_34 to ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y62.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<34>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_34
    SLICE_X98Y63.BY      net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<34>
    SLICE_X98Y63.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<34>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.571ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_34 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.393 - 0.333)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_34 to ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y62.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<34>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_34
    SLICE_X98Y63.BY      net (fanout=2)        0.341   ftop/gbe0/gmac/rxfun_outF_D_OUT<34>
    SLICE_X98Y63.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<34>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem35.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.608ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_30 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.409 - 0.344)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_30 to ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y67.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<30>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_30
    SLICE_X98Y66.BY      net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<30>
    SLICE_X98Y66.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<30>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (0.347ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.609ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_30 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.674ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.409 - 0.344)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_30 to ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y67.YQ     Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<30>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_30
    SLICE_X98Y66.BY      net (fanout=2)        0.326   ftop/gbe0/gmac/rxfun_outF_D_OUT<30>
    SLICE_X98Y66.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<30>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem31.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.674ns (0.348ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.722ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.084ns (0.379 - 0.295)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y60.XQ      Tcko                  0.417   ftop/gbe0/gmac/rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_3
    SLICE_X98Y60.BX      net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<3>
    SLICE_X98Y60.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.731ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.377 - 0.302)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y87.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1
    SLICE_X102Y87.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
    SLICE_X102Y87.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.735ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.068 - 0.058)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y66.XQ      Tcko                  0.396   ftop/gbe0/gmac/rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_1
    SLICE_X99Y67.BX      net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<1>
    SLICE_X99Y67.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.736ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.060 - 0.051)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y177.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1
    SLICE_X91Y176.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X91Y176.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.758ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.108 - 0.092)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_9 to ftop/gbe0/gmac/txfun_inF/data1_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y174.XQ     Tcko                  0.396   ftop/gbe0/gmac/txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txF/dDoutReg_9
    SLICE_X75Y175.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/txF_dD_OUT<9>
    SLICE_X75Y175.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txfun_inF/data1_reg<9>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.023 - 0.019)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y167.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1
    SLICE_X91Y166.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X91Y166.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.771ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_25 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.782ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.038 - 0.027)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_25 to ftop/gbe0/gmac/rxfun_outF/data1_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y50.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<25>
                                                       ftop/gbe0/gmac/rxfun_sr_25
    SLICE_X105Y49.BX     net (fanout=2)        0.324   ftop/gbe0/gmac/rxfun_sr<25>
    SLICE_X105Y49.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<5>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.458ns logic, 0.324ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.772ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.871ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (0.403 - 0.304)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y63.XQ      Tcko                  0.396   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_1
    SLICE_X98Y64.G2      net (fanout=43)       0.476   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
    SLICE_X98Y64.CLK     Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<19>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.871ns (0.395ns logic, 0.476ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.772ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.871ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (0.403 - 0.304)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y63.XQ      Tcko                  0.396   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_1
    SLICE_X98Y64.G2      net (fanout=43)       0.476   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
    SLICE_X98Y64.CLK     Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<19>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.871ns (0.395ns logic, 0.476ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.772ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.871ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (0.403 - 0.304)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y63.XQ      Tcko                  0.396   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_1
    SLICE_X98Y65.G2      net (fanout=43)       0.476   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
    SLICE_X98Y65.CLK     Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<25>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.871ns (0.395ns logic, 0.476ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.772ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.871ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (0.403 - 0.304)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y63.XQ      Tcko                  0.396   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_1
    SLICE_X98Y65.G2      net (fanout=43)       0.476   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
    SLICE_X98Y65.CLK     Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<25>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.871ns (0.395ns logic, 0.476ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.776ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.058 - 0.049)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y172.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3
    SLICE_X92Y173.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
    SLICE_X92Y173.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.776ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxOper/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxOper/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (0.363 - 0.293)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxOper/dSyncReg1 to ftop/gbe0/gmac/rxOper/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y140.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxOper/dSyncReg1
                                                       ftop/gbe0/gmac/rxOper/dSyncReg1
    SLICE_X101Y140.BY    net (fanout=1)        0.305   ftop/gbe0/gmac/rxOper/dSyncReg1
    SLICE_X101Y140.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxOper_dD_OUT
                                                       ftop/gbe0/gmac/rxOper/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.541ns logic, 0.305ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.777ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem19.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.771ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.027 - 0.033)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem19.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y63.XQ      Tcko                  0.396   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_1
    SLICE_X96Y61.G2      net (fanout=43)       0.376   ftop/gbe0/gmac/rxF/sGEnqPtr<1>
    SLICE_X96Y61.CLK     Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<18>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem19.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.771ns (0.395ns logic, 0.376ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_3/SR
  Location pin: SLICE_X92Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_3/SR
  Location pin: SLICE_X92Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_2/SR
  Location pin: SLICE_X92Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_2/SR
  Location pin: SLICE_X92Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X90Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X90Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X90Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X90Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_4/SR
  Location pin: SLICE_X102Y89.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_4/SR
  Location pin: SLICE_X102Y89.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_1/SR
  Location pin: SLICE_X62Y167.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_1/SR
  Location pin: SLICE_X62Y167.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_0/SR
  Location pin: SLICE_X62Y167.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_0/SR
  Location pin: SLICE_X62Y167.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_3/SR
  Location pin: SLICE_X62Y166.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_3/SR
  Location pin: SLICE_X62Y166.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_2/SR
  Location pin: SLICE_X62Y166.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_2/SR
  Location pin: SLICE_X62Y166.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_3/SR
  Location pin: SLICE_X62Y163.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_3/SR
  Location pin: SLICE_X62Y163.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2537 paths analyzed, 478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.053ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.976ns (Levels of Logic = 3)
  Clock Path Skew:      -0.077ns (0.296 - 0.373)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y120.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y110.F1    net (fanout=20)       1.306   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.G1    net (fanout=2)        0.355   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y111.F3    net (fanout=34)       0.805   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X95Y110.CE     net (fanout=17)       2.013   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X95Y110.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      6.976ns (2.497ns logic, 4.479ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.976ns (Levels of Logic = 3)
  Clock Path Skew:      -0.077ns (0.296 - 0.373)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y120.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y110.F1    net (fanout=20)       1.306   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.G1    net (fanout=2)        0.355   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y111.F3    net (fanout=34)       0.805   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X95Y110.CE     net (fanout=17)       2.013   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X95Y110.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      6.976ns (2.497ns logic, 4.479ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.970ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.320 - 0.373)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y120.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y110.F1    net (fanout=20)       1.306   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.G1    net (fanout=2)        0.355   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y111.F3    net (fanout=34)       0.805   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X97Y110.CE     net (fanout=17)       2.007   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X97Y110.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      6.970ns (2.497ns logic, 4.473ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.970ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.320 - 0.373)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y120.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y110.F1    net (fanout=20)       1.306   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.G1    net (fanout=2)        0.355   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y111.F3    net (fanout=34)       0.805   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X97Y111.CE     net (fanout=17)       2.007   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X97Y111.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      6.970ns (2.497ns logic, 4.473ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.970ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.320 - 0.373)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y120.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y110.F1    net (fanout=20)       1.306   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.G1    net (fanout=2)        0.355   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y111.F3    net (fanout=34)       0.805   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X97Y110.CE     net (fanout=17)       2.007   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X97Y110.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.970ns (2.497ns logic, 4.473ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.970ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.320 - 0.373)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y120.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y110.F1    net (fanout=20)       1.306   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.G1    net (fanout=2)        0.355   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y111.F3    net (fanout=34)       0.805   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X97Y111.CE     net (fanout=17)       2.007   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X97Y111.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      6.970ns (2.497ns logic, 4.473ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.751ns (Levels of Logic = 4)
  Clock Path Skew:      -0.095ns (0.296 - 0.391)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y111.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X102Y110.G2    net (fanout=4)        0.459   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X102Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y110.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.G1    net (fanout=2)        0.355   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y111.F3    net (fanout=34)       0.805   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X95Y110.CE     net (fanout=17)       2.013   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X95Y110.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      6.751ns (3.084ns logic, 3.667ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.751ns (Levels of Logic = 4)
  Clock Path Skew:      -0.095ns (0.296 - 0.391)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y111.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X102Y110.G2    net (fanout=4)        0.459   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X102Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y110.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.G1    net (fanout=2)        0.355   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y111.F3    net (fanout=34)       0.805   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X95Y110.CE     net (fanout=17)       2.013   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X95Y110.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      6.751ns (3.084ns logic, 3.667ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.789ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.342 - 0.397)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y117.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X102Y111.G2    net (fanout=5)        1.264   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X102Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X109Y121.G2    net (fanout=25)       1.107   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X109Y121.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X109Y121.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X109Y121.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X106Y119.G1    net (fanout=2)        0.479   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y119.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X106Y120.CE    net (fanout=2)        0.811   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X106Y120.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.789ns (3.106ns logic, 3.683ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.789ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.342 - 0.397)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y117.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X102Y111.G2    net (fanout=5)        1.264   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X102Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X109Y121.G2    net (fanout=25)       1.107   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X109Y121.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X109Y121.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X109Y121.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X106Y119.G1    net (fanout=2)        0.479   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y119.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X106Y120.CE    net (fanout=2)        0.811   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X106Y120.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      6.789ns (3.106ns logic, 3.683ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.745ns (Levels of Logic = 4)
  Clock Path Skew:      -0.071ns (0.320 - 0.391)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y111.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X102Y110.G2    net (fanout=4)        0.459   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X102Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y110.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.G1    net (fanout=2)        0.355   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y111.F3    net (fanout=34)       0.805   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X97Y110.CE     net (fanout=17)       2.007   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X97Y110.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.745ns (3.084ns logic, 3.661ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.745ns (Levels of Logic = 4)
  Clock Path Skew:      -0.071ns (0.320 - 0.391)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y111.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X102Y110.G2    net (fanout=4)        0.459   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X102Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y110.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.G1    net (fanout=2)        0.355   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y111.F3    net (fanout=34)       0.805   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X97Y110.CE     net (fanout=17)       2.007   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X97Y110.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      6.745ns (3.084ns logic, 3.661ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.745ns (Levels of Logic = 4)
  Clock Path Skew:      -0.071ns (0.320 - 0.391)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y111.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X102Y110.G2    net (fanout=4)        0.459   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X102Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y110.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.G1    net (fanout=2)        0.355   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y111.F3    net (fanout=34)       0.805   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X97Y111.CE     net (fanout=17)       2.007   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X97Y111.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      6.745ns (3.084ns logic, 3.661ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.745ns (Levels of Logic = 4)
  Clock Path Skew:      -0.071ns (0.320 - 0.391)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y111.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X102Y110.G2    net (fanout=4)        0.459   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X102Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y110.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.G1    net (fanout=2)        0.355   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y111.F3    net (fanout=34)       0.805   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X97Y111.CE     net (fanout=17)       2.007   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X97Y111.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      6.745ns (3.084ns logic, 3.661ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.764ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.342 - 0.373)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y120.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y111.G1    net (fanout=20)       1.311   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X109Y121.G2    net (fanout=25)       1.107   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X109Y121.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X109Y121.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X109Y121.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X106Y119.G1    net (fanout=2)        0.479   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y119.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X106Y120.CE    net (fanout=2)        0.811   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X106Y120.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      6.764ns (3.034ns logic, 3.730ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.764ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.342 - 0.373)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y120.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X102Y111.G1    net (fanout=20)       1.311   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X102Y111.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X109Y121.G2    net (fanout=25)       1.107   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X109Y121.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X109Y121.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X109Y121.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X106Y119.G1    net (fanout=2)        0.479   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y119.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X106Y120.CE    net (fanout=2)        0.811   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X106Y120.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.764ns (3.034ns logic, 3.730ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.695ns (Levels of Logic = 4)
  Clock Path Skew:      -0.095ns (0.296 - 0.391)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y110.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y110.G4    net (fanout=2)        0.374   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y110.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.G1    net (fanout=2)        0.355   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y111.F3    net (fanout=34)       0.805   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X95Y110.CE     net (fanout=17)       2.013   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X95Y110.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      6.695ns (3.113ns logic, 3.582ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.695ns (Levels of Logic = 4)
  Clock Path Skew:      -0.095ns (0.296 - 0.391)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y110.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y110.G4    net (fanout=2)        0.374   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y110.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.G1    net (fanout=2)        0.355   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y111.F3    net (fanout=34)       0.805   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X95Y110.CE     net (fanout=17)       2.013   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X95Y110.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      6.695ns (3.113ns logic, 3.582ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.689ns (Levels of Logic = 4)
  Clock Path Skew:      -0.071ns (0.320 - 0.391)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y110.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y110.G4    net (fanout=2)        0.374   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y110.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.G1    net (fanout=2)        0.355   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y111.F3    net (fanout=34)       0.805   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X97Y110.CE     net (fanout=17)       2.007   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X97Y110.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      6.689ns (3.113ns logic, 3.576ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.689ns (Levels of Logic = 4)
  Clock Path Skew:      -0.071ns (0.320 - 0.391)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y110.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y110.G4    net (fanout=2)        0.374   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y110.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y110.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y110.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.G1    net (fanout=2)        0.355   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X102Y107.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X102Y111.F3    net (fanout=34)       0.805   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X102Y111.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X97Y110.CE     net (fanout=17)       2.007   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X97Y110.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.689ns (3.113ns logic, 3.576ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.723ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.742ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.034 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y91.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X103Y93.BX     net (fanout=1)        0.284   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X103Y93.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.742ns (0.458ns logic, 0.284ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.749ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.053 - 0.039)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y95.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X105Y96.BX     net (fanout=1)        0.284   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X105Y96.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.479ns logic, 0.284ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.752ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.056ns (0.386 - 0.330)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y108.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    SLICE_X97Y109.BX     net (fanout=2)        0.329   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
    SLICE_X97Y109.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.479ns logic, 0.329ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.777ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (0.376 - 0.324)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y110.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    SLICE_X96Y111.BX     net (fanout=2)        0.310   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
    SLICE_X96Y111.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.519ns logic, 0.310ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.787ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.843ns (Levels of Logic = 0)
  Clock Path Skew:      0.056ns (0.390 - 0.334)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y106.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    SLICE_X96Y106.BX     net (fanout=2)        0.324   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
    SLICE_X96Y106.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.519ns logic, 0.324ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.034 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y91.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X103Y93.BY     net (fanout=1)        0.284   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X103Y93.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.541ns logic, 0.284ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.855ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.002 - 0.003)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y121.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X103Y120.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X103Y120.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.869ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.883ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.053 - 0.039)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y95.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X105Y96.BY     net (fanout=1)        0.284   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X105Y96.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.883ns (0.599ns logic, 0.284ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.869ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.925ns (Levels of Logic = 0)
  Clock Path Skew:      0.056ns (0.386 - 0.330)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y108.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    SLICE_X97Y109.BY     net (fanout=2)        0.326   ftop/gbe0/gmac/gmac/rxRS_rxPipe<18>
    SLICE_X97Y109.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.599ns logic, 0.326ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.880ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_36 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.886ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.036 - 0.030)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_36 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y97.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_36
    SLICE_X101Y96.BY     net (fanout=2)        0.345   ftop/gbe0/gmac/gmac/rxRS_rxPipe<36>
    SLICE_X101Y96.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_44
    -------------------------------------------------  ---------------------------
    Total                                      0.886ns (0.541ns logic, 0.345ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.881ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.888ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.047 - 0.040)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y103.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X101Y102.BY    net (fanout=1)        0.347   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X101Y102.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.888ns (0.541ns logic, 0.347ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.882ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.938ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.424 - 0.368)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y97.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y93.G3     net (fanout=13)       0.462   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y93.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.938ns (0.476ns logic, 0.462ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.882ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.938ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.424 - 0.368)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y97.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y92.G3     net (fanout=13)       0.462   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y92.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.938ns (0.476ns logic, 0.462ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.882ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.938ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.424 - 0.368)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y97.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y92.G3     net (fanout=13)       0.462   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y92.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.938ns (0.476ns logic, 0.462ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.882ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.938ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.424 - 0.368)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y97.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y93.G3     net (fanout=13)       0.462   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y93.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.938ns (0.476ns logic, 0.462ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.938ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.409 - 0.368)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y97.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y90.G3     net (fanout=13)       0.462   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y90.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.938ns (0.476ns logic, 0.462ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.938ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.409 - 0.368)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y97.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y91.G3     net (fanout=13)       0.462   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y91.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.938ns (0.476ns logic, 0.462ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.938ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.409 - 0.368)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y97.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y90.G3     net (fanout=13)       0.462   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y90.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.938ns (0.476ns logic, 0.462ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.938ns (Levels of Logic = 1)
  Clock Path Skew:      0.041ns (0.409 - 0.368)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y97.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X104Y91.G3     net (fanout=13)       0.462   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X104Y91.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.938ns (0.476ns logic, 0.462ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.901ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_16 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.957ns (Levels of Logic = 0)
  Clock Path Skew:      0.056ns (0.390 - 0.334)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_16 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y106.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_16
    SLICE_X96Y106.BY     net (fanout=2)        0.343   ftop/gbe0/gmac/gmac/rxRS_rxPipe<16>
    SLICE_X96Y106.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_24
    -------------------------------------------------  ---------------------------
    Total                                      0.957ns (0.614ns logic, 0.343ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X104Y99.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X104Y99.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X104Y99.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X104Y99.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X102Y97.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X102Y97.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X102Y97.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X102Y97.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X102Y94.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X102Y94.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X104Y96.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X104Y96.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X104Y96.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X104Y96.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X102Y96.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X102Y96.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X104Y98.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X104Y98.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X104Y98.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X104Y98.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.966ns.
--------------------------------------------------------------------------------
Slack (setup path):     4.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.423ns (Levels of Logic = 0)
  Clock Path Skew:      -3.543ns (-1.321 - 2.222)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y74.YQ      Tcko                  0.596   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X65Y74.SR      net (fanout=3)        1.394   ftop/clkN210/rstInD
    SLICE_X65Y74.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.423ns (1.029ns logic, 1.394ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      4.202ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.882ns (Levels of Logic = 0)
  Clock Path Skew:      -2.320ns (-0.543 - 1.777)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y74.YQ      Tcko                  0.477   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X65Y74.SR      net (fanout=3)        1.115   ftop/clkN210/rstInD
    SLICE_X65Y74.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.882ns (0.767ns logic, 1.115ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X65Y74.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X65Y74.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X65Y74.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 651779 paths analyzed, 14441 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.384ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.309ns (Levels of Logic = 11)
  Clock Path Skew:      -0.075ns (0.493 - 0.568)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y90.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X26Y82.G2      net (fanout=91)       3.015   ftop/cp/cpReq<7>
    SLICE_X26Y82.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00101
    SLICE_X27Y92.F1      net (fanout=19)       1.216   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0010
    SLICE_X27Y92.X       Tilo                  0.562   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X30Y90.G1      net (fanout=1)        0.990   ftop/cp/N269
    SLICE_X30Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X30Y90.F1      net (fanout=2)        0.630   ftop/cp/N85
    SLICE_X30Y90.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X35Y90.G4      net (fanout=3)        0.269   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X35Y90.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X35Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X35Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X35Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X35Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X35Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X35Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X33Y68.G2      net (fanout=8)        1.296   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X33Y68.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X32Y69.G2      net (fanout=7)        0.138   ftop/cp/cpRespF_ENQ
    SLICE_X32Y69.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X27Y41.G1      net (fanout=40)       3.248   ftop/cp/cpRespF/d0h
    SLICE_X27Y41.Y       Tilo                  0.561   ftop/cp/cpRespF/N64
                                                       ftop/cp/cpRespF/data0_reg_or0000<30>_SW0
    SLICE_X26Y41.SR      net (fanout=1)        0.946   ftop/cp/cpRespF/N32
    SLICE_X26Y41.CLK     Tsrck                 0.433   ftop/cp_server_response_get<30>
                                                       ftop/cp/cpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     18.309ns (6.561ns logic, 11.748ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_6 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.221ns (Levels of Logic = 11)
  Clock Path Skew:      -0.109ns (0.493 - 0.602)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_6 to ftop/cp/cpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y96.XQ      Tcko                  0.521   ftop/cp/cpReq<6>
                                                       ftop/cp/cpReq_6
    SLICE_X26Y82.G3      net (fanout=102)      3.002   ftop/cp/cpReq<6>
    SLICE_X26Y82.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00101
    SLICE_X27Y92.F1      net (fanout=19)       1.216   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0010
    SLICE_X27Y92.X       Tilo                  0.562   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X30Y90.G1      net (fanout=1)        0.990   ftop/cp/N269
    SLICE_X30Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X30Y90.F1      net (fanout=2)        0.630   ftop/cp/N85
    SLICE_X30Y90.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X35Y90.G4      net (fanout=3)        0.269   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X35Y90.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X35Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X35Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X35Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X35Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X35Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X35Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X33Y68.G2      net (fanout=8)        1.296   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X33Y68.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X32Y69.G2      net (fanout=7)        0.138   ftop/cp/cpRespF_ENQ
    SLICE_X32Y69.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X27Y41.G1      net (fanout=40)       3.248   ftop/cp/cpRespF/d0h
    SLICE_X27Y41.Y       Tilo                  0.561   ftop/cp/cpRespF/N64
                                                       ftop/cp/cpRespF/data0_reg_or0000<30>_SW0
    SLICE_X26Y41.SR      net (fanout=1)        0.946   ftop/cp/cpRespF/N32
    SLICE_X26Y41.CLK     Tsrck                 0.433   ftop/cp_server_response_get<30>
                                                       ftop/cp/cpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     18.221ns (6.486ns logic, 11.735ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.221ns (Levels of Logic = 11)
  Clock Path Skew:      -0.075ns (0.493 - 0.568)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y90.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X18Y87.G2      net (fanout=91)       3.029   ftop/cp/cpReq<7>
    SLICE_X18Y87.Y       Tilo                  0.616   ftop/cp/N110
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X27Y92.F3      net (fanout=11)       1.114   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X27Y92.X       Tilo                  0.562   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X30Y90.G1      net (fanout=1)        0.990   ftop/cp/N269
    SLICE_X30Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X30Y90.F1      net (fanout=2)        0.630   ftop/cp/N85
    SLICE_X30Y90.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X35Y90.G4      net (fanout=3)        0.269   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X35Y90.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X35Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X35Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X35Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X35Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X35Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X35Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X33Y68.G2      net (fanout=8)        1.296   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X33Y68.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X32Y69.G2      net (fanout=7)        0.138   ftop/cp/cpRespF_ENQ
    SLICE_X32Y69.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X27Y41.G1      net (fanout=40)       3.248   ftop/cp/cpRespF/d0h
    SLICE_X27Y41.Y       Tilo                  0.561   ftop/cp/cpRespF/N64
                                                       ftop/cp/cpRespF/data0_reg_or0000<30>_SW0
    SLICE_X26Y41.SR      net (fanout=1)        0.946   ftop/cp/cpRespF/N32
    SLICE_X26Y41.CLK     Tsrck                 0.433   ftop/cp_server_response_get<30>
                                                       ftop/cp/cpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     18.221ns (6.561ns logic, 11.660ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.014ns (Levels of Logic = 11)
  Clock Path Skew:      -0.079ns (0.489 - 0.568)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y90.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X26Y82.G2      net (fanout=91)       3.015   ftop/cp/cpReq<7>
    SLICE_X26Y82.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00101
    SLICE_X27Y92.F1      net (fanout=19)       1.216   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0010
    SLICE_X27Y92.X       Tilo                  0.562   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X30Y90.G1      net (fanout=1)        0.990   ftop/cp/N269
    SLICE_X30Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X30Y90.F1      net (fanout=2)        0.630   ftop/cp/N85
    SLICE_X30Y90.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X35Y90.G4      net (fanout=3)        0.269   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X35Y90.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X35Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X35Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X35Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X35Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X35Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X35Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X33Y68.G2      net (fanout=8)        1.296   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X33Y68.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X32Y69.G2      net (fanout=7)        0.138   ftop/cp/cpRespF_ENQ
    SLICE_X32Y69.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X27Y43.G2      net (fanout=40)       2.953   ftop/cp/cpRespF/d0h
    SLICE_X27Y43.Y       Tilo                  0.561   ftop/cp/cpRespF/N62
                                                       ftop/cp/cpRespF/data0_reg_or0000<23>_SW0
    SLICE_X26Y43.SR      net (fanout=1)        0.946   ftop/cp/cpRespF/N48
    SLICE_X26Y43.CLK     Tsrck                 0.433   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     18.014ns (6.561ns logic, 11.453ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.016ns (Levels of Logic = 8)
  Clock Path Skew:      -0.075ns (0.493 - 0.568)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y90.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X26Y82.G2      net (fanout=91)       3.015   ftop/cp/cpReq<7>
    SLICE_X26Y82.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00101
    SLICE_X27Y92.F1      net (fanout=19)       1.216   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0010
    SLICE_X27Y92.X       Tilo                  0.562   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X30Y90.G1      net (fanout=1)        0.990   ftop/cp/N269
    SLICE_X30Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y92.F1      net (fanout=2)        0.433   ftop/cp/N85
    SLICE_X29Y92.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F2
    SLICE_X35Y93.F2      net (fanout=4)        0.585   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X35Y93.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X33Y68.G2      net (fanout=8)        1.296   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X33Y68.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X32Y69.G2      net (fanout=7)        0.138   ftop/cp/cpRespF_ENQ
    SLICE_X32Y69.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X27Y41.G1      net (fanout=40)       3.248   ftop/cp/cpRespF/d0h
    SLICE_X27Y41.Y       Tilo                  0.561   ftop/cp/cpRespF/N64
                                                       ftop/cp/cpRespF/data0_reg_or0000<30>_SW0
    SLICE_X26Y41.SR      net (fanout=1)        0.946   ftop/cp/cpRespF/N32
    SLICE_X26Y41.CLK     Tsrck                 0.433   ftop/cp_server_response_get<30>
                                                       ftop/cp/cpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     18.016ns (6.149ns logic, 11.867ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_6 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.934ns (Levels of Logic = 11)
  Clock Path Skew:      -0.109ns (0.493 - 0.602)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_6 to ftop/cp/cpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y96.XQ      Tcko                  0.521   ftop/cp/cpReq<6>
                                                       ftop/cp/cpReq_6
    SLICE_X18Y87.G4      net (fanout=102)      2.817   ftop/cp/cpReq<6>
    SLICE_X18Y87.Y       Tilo                  0.616   ftop/cp/N110
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X27Y92.F3      net (fanout=11)       1.114   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X27Y92.X       Tilo                  0.562   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X30Y90.G1      net (fanout=1)        0.990   ftop/cp/N269
    SLICE_X30Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X30Y90.F1      net (fanout=2)        0.630   ftop/cp/N85
    SLICE_X30Y90.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X35Y90.G4      net (fanout=3)        0.269   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X35Y90.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X35Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X35Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X35Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X35Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X35Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X35Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X33Y68.G2      net (fanout=8)        1.296   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X33Y68.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X32Y69.G2      net (fanout=7)        0.138   ftop/cp/cpRespF_ENQ
    SLICE_X32Y69.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X27Y41.G1      net (fanout=40)       3.248   ftop/cp/cpRespF/d0h
    SLICE_X27Y41.Y       Tilo                  0.561   ftop/cp/cpRespF/N64
                                                       ftop/cp/cpRespF/data0_reg_or0000<30>_SW0
    SLICE_X26Y41.SR      net (fanout=1)        0.946   ftop/cp/cpRespF/N32
    SLICE_X26Y41.CLK     Tsrck                 0.433   ftop/cp_server_response_get<30>
                                                       ftop/cp/cpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     17.934ns (6.486ns logic, 11.448ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_6 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.926ns (Levels of Logic = 11)
  Clock Path Skew:      -0.113ns (0.489 - 0.602)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_6 to ftop/cp/cpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y96.XQ      Tcko                  0.521   ftop/cp/cpReq<6>
                                                       ftop/cp/cpReq_6
    SLICE_X26Y82.G3      net (fanout=102)      3.002   ftop/cp/cpReq<6>
    SLICE_X26Y82.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00101
    SLICE_X27Y92.F1      net (fanout=19)       1.216   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0010
    SLICE_X27Y92.X       Tilo                  0.562   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X30Y90.G1      net (fanout=1)        0.990   ftop/cp/N269
    SLICE_X30Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X30Y90.F1      net (fanout=2)        0.630   ftop/cp/N85
    SLICE_X30Y90.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X35Y90.G4      net (fanout=3)        0.269   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X35Y90.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X35Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X35Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X35Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X35Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X35Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X35Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X33Y68.G2      net (fanout=8)        1.296   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X33Y68.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X32Y69.G2      net (fanout=7)        0.138   ftop/cp/cpRespF_ENQ
    SLICE_X32Y69.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X27Y43.G2      net (fanout=40)       2.953   ftop/cp/cpRespF/d0h
    SLICE_X27Y43.Y       Tilo                  0.561   ftop/cp/cpRespF/N62
                                                       ftop/cp/cpRespF/data0_reg_or0000<23>_SW0
    SLICE_X26Y43.SR      net (fanout=1)        0.946   ftop/cp/cpRespF/N48
    SLICE_X26Y43.CLK     Tsrck                 0.433   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     17.926ns (6.486ns logic, 11.440ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_6 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.928ns (Levels of Logic = 8)
  Clock Path Skew:      -0.109ns (0.493 - 0.602)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_6 to ftop/cp/cpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y96.XQ      Tcko                  0.521   ftop/cp/cpReq<6>
                                                       ftop/cp/cpReq_6
    SLICE_X26Y82.G3      net (fanout=102)      3.002   ftop/cp/cpReq<6>
    SLICE_X26Y82.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00101
    SLICE_X27Y92.F1      net (fanout=19)       1.216   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0010
    SLICE_X27Y92.X       Tilo                  0.562   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X30Y90.G1      net (fanout=1)        0.990   ftop/cp/N269
    SLICE_X30Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y92.F1      net (fanout=2)        0.433   ftop/cp/N85
    SLICE_X29Y92.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F2
    SLICE_X35Y93.F2      net (fanout=4)        0.585   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X35Y93.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X33Y68.G2      net (fanout=8)        1.296   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X33Y68.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X32Y69.G2      net (fanout=7)        0.138   ftop/cp/cpRespF_ENQ
    SLICE_X32Y69.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X27Y41.G1      net (fanout=40)       3.248   ftop/cp/cpRespF/d0h
    SLICE_X27Y41.Y       Tilo                  0.561   ftop/cp/cpRespF/N64
                                                       ftop/cp/cpRespF/data0_reg_or0000<30>_SW0
    SLICE_X26Y41.SR      net (fanout=1)        0.946   ftop/cp/cpRespF/N32
    SLICE_X26Y41.CLK     Tsrck                 0.433   ftop/cp_server_response_get<30>
                                                       ftop/cp/cpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     17.928ns (6.074ns logic, 11.854ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.926ns (Levels of Logic = 11)
  Clock Path Skew:      -0.079ns (0.489 - 0.568)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y90.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X18Y87.G2      net (fanout=91)       3.029   ftop/cp/cpReq<7>
    SLICE_X18Y87.Y       Tilo                  0.616   ftop/cp/N110
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X27Y92.F3      net (fanout=11)       1.114   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X27Y92.X       Tilo                  0.562   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X30Y90.G1      net (fanout=1)        0.990   ftop/cp/N269
    SLICE_X30Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X30Y90.F1      net (fanout=2)        0.630   ftop/cp/N85
    SLICE_X30Y90.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X35Y90.G4      net (fanout=3)        0.269   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X35Y90.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X35Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X35Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X35Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X35Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X35Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X35Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X33Y68.G2      net (fanout=8)        1.296   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X33Y68.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X32Y69.G2      net (fanout=7)        0.138   ftop/cp/cpRespF_ENQ
    SLICE_X32Y69.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X27Y43.G2      net (fanout=40)       2.953   ftop/cp/cpRespF/d0h
    SLICE_X27Y43.Y       Tilo                  0.561   ftop/cp/cpRespF/N62
                                                       ftop/cp/cpRespF/data0_reg_or0000<23>_SW0
    SLICE_X26Y43.SR      net (fanout=1)        0.946   ftop/cp/cpRespF/N48
    SLICE_X26Y43.CLK     Tsrck                 0.433   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     17.926ns (6.561ns logic, 11.365ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.928ns (Levels of Logic = 8)
  Clock Path Skew:      -0.075ns (0.493 - 0.568)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y90.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X18Y87.G2      net (fanout=91)       3.029   ftop/cp/cpReq<7>
    SLICE_X18Y87.Y       Tilo                  0.616   ftop/cp/N110
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X27Y92.F3      net (fanout=11)       1.114   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X27Y92.X       Tilo                  0.562   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X30Y90.G1      net (fanout=1)        0.990   ftop/cp/N269
    SLICE_X30Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y92.F1      net (fanout=2)        0.433   ftop/cp/N85
    SLICE_X29Y92.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F2
    SLICE_X35Y93.F2      net (fanout=4)        0.585   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X35Y93.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X33Y68.G2      net (fanout=8)        1.296   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X33Y68.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X32Y69.G2      net (fanout=7)        0.138   ftop/cp/cpRespF_ENQ
    SLICE_X32Y69.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X27Y41.G1      net (fanout=40)       3.248   ftop/cp/cpRespF/d0h
    SLICE_X27Y41.Y       Tilo                  0.561   ftop/cp/cpRespF/N64
                                                       ftop/cp/cpRespF/data0_reg_or0000<30>_SW0
    SLICE_X26Y41.SR      net (fanout=1)        0.946   ftop/cp/cpRespF/N32
    SLICE_X26Y41.CLK     Tsrck                 0.433   ftop/cp_server_response_get<30>
                                                       ftop/cp/cpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     17.928ns (6.149ns logic, 11.779ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.716ns (Levels of Logic = 9)
  Clock Path Skew:      -0.220ns (0.493 - 0.713)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y75.YQ      Tcko                  0.596   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X32Y94.G1      net (fanout=8)        2.280   ftop/cp/cpReq<24>
    SLICE_X32Y94.Y       Tilo                  0.616   ftop/cp/N671
                                                       ftop/cp/_theResult_____1__h19497<0>1
    SLICE_X30Y81.G3      net (fanout=8)        1.042   ftop/cp/_theResult_____1__h19497<0>
    SLICE_X30Y81.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X27Y78.G2      net (fanout=11)       1.660   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X27Y78.Y       Tilo                  0.561   ftop/cp/MUX_wci_respF_enq_1__SEL_7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F
    SLICE_X35Y91.G3      net (fanout=3)        1.277   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F
    SLICE_X35Y91.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X35Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X35Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X35Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X35Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X33Y68.G2      net (fanout=8)        1.296   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X33Y68.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X32Y69.G2      net (fanout=7)        0.138   ftop/cp/cpRespF_ENQ
    SLICE_X32Y69.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X27Y41.G1      net (fanout=40)       3.248   ftop/cp/cpRespF/d0h
    SLICE_X27Y41.Y       Tilo                  0.561   ftop/cp/cpRespF/N64
                                                       ftop/cp/cpRespF/data0_reg_or0000<30>_SW0
    SLICE_X26Y41.SR      net (fanout=1)        0.946   ftop/cp/cpRespF/N32
    SLICE_X26Y41.CLK     Tsrck                 0.433   ftop/cp_server_response_get<30>
                                                       ftop/cp/cpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     17.716ns (5.829ns logic, 11.887ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_36 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.673ns (Levels of Logic = 9)
  Clock Path Skew:      -0.137ns (0.493 - 0.630)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_36 to ftop/cp/cpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y77.XQ      Tcko                  0.521   ftop/cp/cpReq<36>
                                                       ftop/cp/cpReq_36
    SLICE_X32Y94.G2      net (fanout=32)       2.312   ftop/cp/cpReq<36>
    SLICE_X32Y94.Y       Tilo                  0.616   ftop/cp/N671
                                                       ftop/cp/_theResult_____1__h19497<0>1
    SLICE_X30Y81.G3      net (fanout=8)        1.042   ftop/cp/_theResult_____1__h19497<0>
    SLICE_X30Y81.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X27Y78.G2      net (fanout=11)       1.660   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X27Y78.Y       Tilo                  0.561   ftop/cp/MUX_wci_respF_enq_1__SEL_7
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F
    SLICE_X35Y91.G3      net (fanout=3)        1.277   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F
    SLICE_X35Y91.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X35Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X35Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X35Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X35Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X33Y68.G2      net (fanout=8)        1.296   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X33Y68.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X32Y69.G2      net (fanout=7)        0.138   ftop/cp/cpRespF_ENQ
    SLICE_X32Y69.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X27Y41.G1      net (fanout=40)       3.248   ftop/cp/cpRespF/d0h
    SLICE_X27Y41.Y       Tilo                  0.561   ftop/cp/cpRespF/N64
                                                       ftop/cp/cpRespF/data0_reg_or0000<30>_SW0
    SLICE_X26Y41.SR      net (fanout=1)        0.946   ftop/cp/cpRespF/N32
    SLICE_X26Y41.CLK     Tsrck                 0.433   ftop/cp_server_response_get<30>
                                                       ftop/cp/cpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     17.673ns (5.754ns logic, 11.919ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_8 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.732ns (Levels of Logic = 11)
  Clock Path Skew:      -0.075ns (0.493 - 0.568)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_8 to ftop/cp/cpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y90.XQ      Tcko                  0.521   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_8
    SLICE_X18Y87.G1      net (fanout=50)       2.615   ftop/cp/cpReq<8>
    SLICE_X18Y87.Y       Tilo                  0.616   ftop/cp/N110
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X27Y92.F3      net (fanout=11)       1.114   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X27Y92.X       Tilo                  0.562   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X30Y90.G1      net (fanout=1)        0.990   ftop/cp/N269
    SLICE_X30Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X30Y90.F1      net (fanout=2)        0.630   ftop/cp/N85
    SLICE_X30Y90.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X35Y90.G4      net (fanout=3)        0.269   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X35Y90.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X35Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X35Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X35Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X35Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X35Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X35Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X33Y68.G2      net (fanout=8)        1.296   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X33Y68.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X32Y69.G2      net (fanout=7)        0.138   ftop/cp/cpRespF_ENQ
    SLICE_X32Y69.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X27Y41.G1      net (fanout=40)       3.248   ftop/cp/cpRespF/d0h
    SLICE_X27Y41.Y       Tilo                  0.561   ftop/cp/cpRespF/N64
                                                       ftop/cp/cpRespF/data0_reg_or0000<30>_SW0
    SLICE_X26Y41.SR      net (fanout=1)        0.946   ftop/cp/cpRespF/N32
    SLICE_X26Y41.CLK     Tsrck                 0.433   ftop/cp_server_response_get<30>
                                                       ftop/cp/cpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     17.732ns (6.486ns logic, 11.246ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.721ns (Levels of Logic = 8)
  Clock Path Skew:      -0.079ns (0.489 - 0.568)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y90.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X26Y82.G2      net (fanout=91)       3.015   ftop/cp/cpReq<7>
    SLICE_X26Y82.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00101
    SLICE_X27Y92.F1      net (fanout=19)       1.216   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0010
    SLICE_X27Y92.X       Tilo                  0.562   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X30Y90.G1      net (fanout=1)        0.990   ftop/cp/N269
    SLICE_X30Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y92.F1      net (fanout=2)        0.433   ftop/cp/N85
    SLICE_X29Y92.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F2
    SLICE_X35Y93.F2      net (fanout=4)        0.585   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X35Y93.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X33Y68.G2      net (fanout=8)        1.296   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X33Y68.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X32Y69.G2      net (fanout=7)        0.138   ftop/cp/cpRespF_ENQ
    SLICE_X32Y69.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X27Y43.G2      net (fanout=40)       2.953   ftop/cp/cpRespF/d0h
    SLICE_X27Y43.Y       Tilo                  0.561   ftop/cp/cpRespF/N62
                                                       ftop/cp/cpRespF/data0_reg_or0000<23>_SW0
    SLICE_X26Y43.SR      net (fanout=1)        0.946   ftop/cp/cpRespF/N48
    SLICE_X26Y43.CLK     Tsrck                 0.433   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     17.721ns (6.149ns logic, 11.572ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_9 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.636ns (Levels of Logic = 11)
  Clock Path Skew:      -0.143ns (0.493 - 0.636)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_9 to ftop/cp/cpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y79.YQ      Tcko                  0.596   ftop/cp/cpReq<10>
                                                       ftop/cp/cpReq_9
    SLICE_X18Y87.G3      net (fanout=49)       2.444   ftop/cp/cpReq<9>
    SLICE_X18Y87.Y       Tilo                  0.616   ftop/cp/N110
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X27Y92.F3      net (fanout=11)       1.114   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X27Y92.X       Tilo                  0.562   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X30Y90.G1      net (fanout=1)        0.990   ftop/cp/N269
    SLICE_X30Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X30Y90.F1      net (fanout=2)        0.630   ftop/cp/N85
    SLICE_X30Y90.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X35Y90.G4      net (fanout=3)        0.269   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X35Y90.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X35Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X35Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X35Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X35Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X35Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X35Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X33Y68.G2      net (fanout=8)        1.296   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X33Y68.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X32Y69.G2      net (fanout=7)        0.138   ftop/cp/cpRespF_ENQ
    SLICE_X32Y69.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X27Y41.G1      net (fanout=40)       3.248   ftop/cp/cpRespF/d0h
    SLICE_X27Y41.Y       Tilo                  0.561   ftop/cp/cpRespF/N64
                                                       ftop/cp/cpRespF/data0_reg_or0000<30>_SW0
    SLICE_X26Y41.SR      net (fanout=1)        0.946   ftop/cp/cpRespF/N32
    SLICE_X26Y41.CLK     Tsrck                 0.433   ftop/cp_server_response_get<30>
                                                       ftop/cp/cpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     17.636ns (6.561ns logic, 11.075ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_6 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.639ns (Levels of Logic = 11)
  Clock Path Skew:      -0.113ns (0.489 - 0.602)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_6 to ftop/cp/cpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y96.XQ      Tcko                  0.521   ftop/cp/cpReq<6>
                                                       ftop/cp/cpReq_6
    SLICE_X18Y87.G4      net (fanout=102)      2.817   ftop/cp/cpReq<6>
    SLICE_X18Y87.Y       Tilo                  0.616   ftop/cp/N110
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X27Y92.F3      net (fanout=11)       1.114   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X27Y92.X       Tilo                  0.562   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X30Y90.G1      net (fanout=1)        0.990   ftop/cp/N269
    SLICE_X30Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X30Y90.F1      net (fanout=2)        0.630   ftop/cp/N85
    SLICE_X30Y90.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X35Y90.G4      net (fanout=3)        0.269   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X35Y90.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X35Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X35Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X35Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X35Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X35Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X35Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X33Y68.G2      net (fanout=8)        1.296   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X33Y68.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X32Y69.G2      net (fanout=7)        0.138   ftop/cp/cpRespF_ENQ
    SLICE_X32Y69.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X27Y43.G2      net (fanout=40)       2.953   ftop/cp/cpRespF/d0h
    SLICE_X27Y43.Y       Tilo                  0.561   ftop/cp/cpRespF/N62
                                                       ftop/cp/cpRespF/data0_reg_or0000<23>_SW0
    SLICE_X26Y43.SR      net (fanout=1)        0.946   ftop/cp/cpRespF/N48
    SLICE_X26Y43.CLK     Tsrck                 0.433   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     17.639ns (6.486ns logic, 11.153ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_6 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.641ns (Levels of Logic = 8)
  Clock Path Skew:      -0.109ns (0.493 - 0.602)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_6 to ftop/cp/cpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y96.XQ      Tcko                  0.521   ftop/cp/cpReq<6>
                                                       ftop/cp/cpReq_6
    SLICE_X18Y87.G4      net (fanout=102)      2.817   ftop/cp/cpReq<6>
    SLICE_X18Y87.Y       Tilo                  0.616   ftop/cp/N110
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X27Y92.F3      net (fanout=11)       1.114   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X27Y92.X       Tilo                  0.562   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X30Y90.G1      net (fanout=1)        0.990   ftop/cp/N269
    SLICE_X30Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y92.F1      net (fanout=2)        0.433   ftop/cp/N85
    SLICE_X29Y92.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F2
    SLICE_X35Y93.F2      net (fanout=4)        0.585   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X35Y93.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X33Y68.G2      net (fanout=8)        1.296   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X33Y68.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X32Y69.G2      net (fanout=7)        0.138   ftop/cp/cpRespF_ENQ
    SLICE_X32Y69.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X27Y41.G1      net (fanout=40)       3.248   ftop/cp/cpRespF/d0h
    SLICE_X27Y41.Y       Tilo                  0.561   ftop/cp/cpRespF/N64
                                                       ftop/cp/cpRespF/data0_reg_or0000<30>_SW0
    SLICE_X26Y41.SR      net (fanout=1)        0.946   ftop/cp/cpRespF/N32
    SLICE_X26Y41.CLK     Tsrck                 0.433   ftop/cp_server_response_get<30>
                                                       ftop/cp/cpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     17.641ns (6.074ns logic, 11.567ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_6 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.633ns (Levels of Logic = 8)
  Clock Path Skew:      -0.113ns (0.489 - 0.602)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_6 to ftop/cp/cpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y96.XQ      Tcko                  0.521   ftop/cp/cpReq<6>
                                                       ftop/cp/cpReq_6
    SLICE_X26Y82.G3      net (fanout=102)      3.002   ftop/cp/cpReq<6>
    SLICE_X26Y82.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00101
    SLICE_X27Y92.F1      net (fanout=19)       1.216   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0010
    SLICE_X27Y92.X       Tilo                  0.562   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X30Y90.G1      net (fanout=1)        0.990   ftop/cp/N269
    SLICE_X30Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y92.F1      net (fanout=2)        0.433   ftop/cp/N85
    SLICE_X29Y92.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F2
    SLICE_X35Y93.F2      net (fanout=4)        0.585   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X35Y93.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X33Y68.G2      net (fanout=8)        1.296   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X33Y68.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X32Y69.G2      net (fanout=7)        0.138   ftop/cp/cpRespF_ENQ
    SLICE_X32Y69.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X27Y43.G2      net (fanout=40)       2.953   ftop/cp/cpRespF/d0h
    SLICE_X27Y43.Y       Tilo                  0.561   ftop/cp/cpRespF/N62
                                                       ftop/cp/cpRespF/data0_reg_or0000<23>_SW0
    SLICE_X26Y43.SR      net (fanout=1)        0.946   ftop/cp/cpRespF/N48
    SLICE_X26Y43.CLK     Tsrck                 0.433   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     17.633ns (6.074ns logic, 11.559ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_7 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.633ns (Levels of Logic = 8)
  Clock Path Skew:      -0.079ns (0.489 - 0.568)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_7 to ftop/cp/cpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y90.YQ      Tcko                  0.596   ftop/cp/cpReq<8>
                                                       ftop/cp/cpReq_7
    SLICE_X18Y87.G2      net (fanout=91)       3.029   ftop/cp/cpReq<7>
    SLICE_X18Y87.Y       Tilo                  0.616   ftop/cp/N110
                                                       ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq00121
    SLICE_X27Y92.F3      net (fanout=11)       1.114   ftop/cp/IF_cpReq_43_BITS_11_TO_4_46_EQ_0x0_25_THEN_0x4_ETC___d1563_cmp_eq0012
    SLICE_X27Y92.X       Tilo                  0.562   ftop/cp/N269
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1_SW0
    SLICE_X30Y90.G1      net (fanout=1)        0.990   ftop/cp/N269
    SLICE_X30Y90.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F1
    SLICE_X29Y92.F1      net (fanout=2)        0.433   ftop/cp/N85
    SLICE_X29Y92.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F2
    SLICE_X35Y93.F2      net (fanout=4)        0.585   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_F
    SLICE_X35Y93.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X33Y68.G2      net (fanout=8)        1.296   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X33Y68.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X32Y69.G2      net (fanout=7)        0.138   ftop/cp/cpRespF_ENQ
    SLICE_X32Y69.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X27Y43.G2      net (fanout=40)       2.953   ftop/cp/cpRespF/d0h
    SLICE_X27Y43.Y       Tilo                  0.561   ftop/cp/cpRespF/N62
                                                       ftop/cp/cpRespF/data0_reg_or0000<23>_SW0
    SLICE_X26Y43.SR      net (fanout=1)        0.946   ftop/cp/cpRespF/N48
    SLICE_X26Y43.CLK     Tsrck                 0.433   ftop/cp_server_response_get<23>
                                                       ftop/cp/cpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     17.633ns (6.149ns logic, 11.484ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.472ns (Levels of Logic = 10)
  Clock Path Skew:      -0.220ns (0.493 - 0.713)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y75.YQ      Tcko                  0.596   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X32Y94.G1      net (fanout=8)        2.280   ftop/cp/cpReq<24>
    SLICE_X32Y94.Y       Tilo                  0.616   ftop/cp/N671
                                                       ftop/cp/_theResult_____1__h19497<0>1
    SLICE_X30Y81.G3      net (fanout=8)        1.042   ftop/cp/_theResult_____1__h19497<0>
    SLICE_X30Y81.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X26Y83.F2      net (fanout=11)       1.283   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X26Y83.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X35Y90.G1      net (fanout=27)       1.240   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X35Y90.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X35Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X35Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X35Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X35Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X35Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X35Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X33Y68.G2      net (fanout=8)        1.296   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X33Y68.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X32Y69.G2      net (fanout=7)        0.138   ftop/cp/cpRespF_ENQ
    SLICE_X32Y69.Y       Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X27Y41.G1      net (fanout=40)       3.248   ftop/cp/cpRespF/d0h
    SLICE_X27Y41.Y       Tilo                  0.561   ftop/cp/cpRespF/N64
                                                       ftop/cp/cpRespF/data0_reg_or0000<30>_SW0
    SLICE_X26Y41.SR      net (fanout=1)        0.946   ftop/cp/cpRespF/N32
    SLICE_X26Y41.CLK     Tsrck                 0.433   ftop/cp_server_response_get<30>
                                                       ftop/cp/cpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     17.472ns (5.999ns logic, 11.473ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_4 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.196ns (0.495 - 0.299)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_4 to ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y132.YQ     Tcko                  0.419   ftop/cp/td<5>
                                                       ftop/cp/td_4
    SLICE_X10Y133.BY     net (fanout=2)        0.341   ftop/cp/td<4>
    SLICE_X10Y133.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<36>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_4 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.196ns (0.495 - 0.299)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_4 to ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y132.YQ     Tcko                  0.419   ftop/cp/td<5>
                                                       ftop/cp/td_4
    SLICE_X10Y133.BY     net (fanout=2)        0.341   ftop/cp/td<4>
    SLICE_X10Y133.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<36>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_2 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.143ns (0.436 - 0.293)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_2 to ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y127.YQ     Tcko                  0.419   ftop/cp/td<3>
                                                       ftop/cp/td_2
    SLICE_X10Y126.BY     net (fanout=2)        0.341   ftop/cp/td<2>
    SLICE_X10Y126.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<34>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.488ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_2 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.143ns (0.436 - 0.293)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_2 to ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y127.YQ     Tcko                  0.419   ftop/cp/td<3>
                                                       ftop/cp/td_2
    SLICE_X10Y126.BY     net (fanout=2)        0.341   ftop/cp/td<2>
    SLICE_X10Y126.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<34>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem35.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_21 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.481 - 0.400)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_21 to ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y76.XQ       Tcko                  0.396   ftop/cp_wci_Vm_7_MData<21>
                                                       ftop/cp/wci_reqF_q_0_21
    SLICE_X0Y77.BY       net (fanout=2)        0.341   ftop/cp_wci_Vm_7_MData<21>
    SLICE_X0Y77.CLK      Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_21 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.481 - 0.400)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_21 to ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y76.XQ       Tcko                  0.396   ftop/cp_wci_Vm_7_MData<21>
                                                       ftop/cp/wci_reqF_q_0_21
    SLICE_X0Y77.BY       net (fanout=2)        0.341   ftop/cp_wci_Vm_7_MData<21>
    SLICE_X0Y77.CLK      Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_5 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.740ns (Levels of Logic = 1)
  Clock Path Skew:      0.196ns (0.495 - 0.299)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_5 to ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y132.XQ     Tcko                  0.396   ftop/cp/td<5>
                                                       ftop/cp/td_5
    SLICE_X10Y132.BY     net (fanout=2)        0.474   ftop/cp/td<5>
    SLICE_X10Y132.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<37>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.740ns (0.266ns logic, 0.474ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_5 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.741ns (Levels of Logic = 1)
  Clock Path Skew:      0.196ns (0.495 - 0.299)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_5 to ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y132.XQ     Tcko                  0.396   ftop/cp/td<5>
                                                       ftop/cp/td_5
    SLICE_X10Y132.BY     net (fanout=2)        0.474   ftop/cp/td<5>
    SLICE_X10Y132.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<37>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.741ns (0.267ns logic, 0.474ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.555ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_3 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.052 - 0.023)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_3 to ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y59.XQ       Tcko                  0.396   ftop/cp_wci_Vm_7_MData<3>
                                                       ftop/cp/wci_reqF_q_0_3
    SLICE_X4Y61.BY       net (fanout=2)        0.318   ftop/cp_wci_Vm_7_MData<3>
    SLICE_X4Y61.CLK      Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.266ns logic, 0.318ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_3 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.052 - 0.023)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_3 to ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y59.XQ       Tcko                  0.396   ftop/cp_wci_Vm_7_MData<3>
                                                       ftop/cp/wci_reqF_q_0_3
    SLICE_X4Y61.BY       net (fanout=2)        0.318   ftop/cp_wci_Vm_7_MData<3>
    SLICE_X4Y61.CLK      Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.267ns logic, 0.318ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.564ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/eRespF/data0_reg_35 (FF)
  Destination:          ftop/gbe0/gmac/txF/Mram_fifoMem36.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.662ns (Levels of Logic = 1)
  Clock Path Skew:      0.098ns (0.381 - 0.283)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/eRespF/data0_reg_35 to ftop/gbe0/gmac/txF/Mram_fifoMem36.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y141.YQ     Tcko                  0.477   ftop/gbe0/eRespF_D_OUT<35>
                                                       ftop/gbe0/eRespF/data0_reg_35
    SLICE_X72Y142.BY     net (fanout=2)        0.315   ftop/gbe0/eRespF_D_OUT<35>
    SLICE_X72Y142.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/txF/_varindex0000<35>
                                                       ftop/gbe0/gmac/txF/Mram_fifoMem36.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.662ns (0.347ns logic, 0.315ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/eRespF/data0_reg_35 (FF)
  Destination:          ftop/gbe0/gmac/txF/Mram_fifoMem36.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.663ns (Levels of Logic = 1)
  Clock Path Skew:      0.098ns (0.381 - 0.283)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/eRespF/data0_reg_35 to ftop/gbe0/gmac/txF/Mram_fifoMem36.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y141.YQ     Tcko                  0.477   ftop/gbe0/eRespF_D_OUT<35>
                                                       ftop/gbe0/eRespF/data0_reg_35
    SLICE_X72Y142.BY     net (fanout=2)        0.315   ftop/gbe0/eRespF_D_OUT<35>
    SLICE_X72Y142.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/txF/_varindex0000<35>
                                                       ftop/gbe0/gmac/txF/Mram_fifoMem36.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.663ns (0.348ns logic, 0.315ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_1 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.771ns (Levels of Logic = 1)
  Clock Path Skew:      0.202ns (0.498 - 0.296)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_1 to ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y129.XQ     Tcko                  0.396   ftop/cp/td<1>
                                                       ftop/cp/td_1
    SLICE_X8Y128.BY      net (fanout=2)        0.505   ftop/cp/td<1>
    SLICE_X8Y128.CLK     Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<33>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.771ns (0.266ns logic, 0.505ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.570ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_1 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.772ns (Levels of Logic = 1)
  Clock Path Skew:      0.202ns (0.498 - 0.296)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_1 to ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y129.XQ     Tcko                  0.396   ftop/cp/td<1>
                                                       ftop/cp/td_1
    SLICE_X8Y128.BY      net (fanout=2)        0.505   ftop/cp/td<1>
    SLICE_X8Y128.CLK     Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<33>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.267ns logic, 0.505ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_3 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 1)
  Clock Path Skew:      0.188ns (0.481 - 0.293)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_3 to ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y127.XQ     Tcko                  0.396   ftop/cp/td<3>
                                                       ftop/cp/td_3
    SLICE_X10Y130.BY     net (fanout=2)        0.497   ftop/cp/td<3>
    SLICE_X10Y130.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<35>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.266ns logic, 0.497ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_14 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.660ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.492 - 0.407)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_14 to ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y74.YQ       Tcko                  0.419   ftop/cp_wci_Vm_7_MData<15>
                                                       ftop/cp/wci_reqF_q_0_14
    SLICE_X0Y74.BY       net (fanout=2)        0.371   ftop/cp_wci_Vm_7_MData<14>
    SLICE_X0Y74.CLK      Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.660ns (0.289ns logic, 0.371ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.576ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_3 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.764ns (Levels of Logic = 1)
  Clock Path Skew:      0.188ns (0.481 - 0.293)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_3 to ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y127.XQ     Tcko                  0.396   ftop/cp/td<3>
                                                       ftop/cp/td_3
    SLICE_X10Y130.BY     net (fanout=2)        0.497   ftop/cp/td<3>
    SLICE_X10Y130.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<35>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.764ns (0.267ns logic, 0.497ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.576ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_14 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.661ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.492 - 0.407)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_14 to ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y74.YQ       Tcko                  0.419   ftop/cp_wci_Vm_7_MData<15>
                                                       ftop/cp/wci_reqF_q_0_14
    SLICE_X0Y74.BY       net (fanout=2)        0.371   ftop/cp_wci_Vm_7_MData<14>
    SLICE_X0Y74.CLK      Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.661ns (0.290ns logic, 0.371ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.579ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_30 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr31.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.050 - 0.030)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_30 to ftop/pwrk/wci_wslv_reqF/Mram_arr31.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y50.YQ       Tcko                  0.419   ftop/cp_wci_Vm_7_MData<31>
                                                       ftop/cp/wci_reqF_q_0_30
    SLICE_X2Y49.BY       net (fanout=2)        0.310   ftop/cp_wci_Vm_7_MData<30>
    SLICE_X2Y49.CLK      Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<30>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr31.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.289ns logic, 0.310ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_30 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr31.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.050 - 0.030)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_30 to ftop/pwrk/wci_wslv_reqF/Mram_arr31.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y50.YQ       Tcko                  0.419   ftop/cp_wci_Vm_7_MData<31>
                                                       ftop/cp/wci_reqF_q_0_30
    SLICE_X2Y49.BY       net (fanout=2)        0.310   ftop/cp_wci_Vm_7_MData<30>
    SLICE_X2Y49.CLK      Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<30>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr31.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.290ns logic, 0.310ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dGDeqPtr_3/SR
  Location pin: SLICE_X94Y61.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dGDeqPtr_3/SR
  Location pin: SLICE_X94Y61.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dGDeqPtr_2/SR
  Location pin: SLICE_X94Y61.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/dGDeqPtr_2/SR
  Location pin: SLICE_X94Y61.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg2/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg2/SR
  Location pin: SLICE_X0Y146.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg2/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg2/SR
  Location pin: SLICE_X0Y146.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg2/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg1/SR
  Location pin: SLICE_X0Y146.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg2/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg1/SR
  Location pin: SLICE_X0Y146.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<23>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_23/SR
  Location pin: SLICE_X4Y125.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<23>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_23/SR
  Location pin: SLICE_X4Y125.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<23>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_22/SR
  Location pin: SLICE_X4Y125.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<23>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_22/SR
  Location pin: SLICE_X4Y125.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<41>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_41/SR
  Location pin: SLICE_X6Y129.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<41>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_41/SR
  Location pin: SLICE_X6Y129.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<41>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_40/SR
  Location pin: SLICE_X6Y129.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<41>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_40/SR
  Location pin: SLICE_X6Y129.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<33>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_33/SR
  Location pin: SLICE_X6Y119.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<33>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_33/SR
  Location pin: SLICE_X6Y119.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<33>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_32/SR
  Location pin: SLICE_X6Y119.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<33>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_32/SR
  Location pin: SLICE_X6Y119.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.192ns|            0|            0|            2|       651780|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      5.966ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     18.384ns|          N/A|            0|            0|       651779|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.053|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.891|         |    3.364|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   18.384|         |         |         |
sys0_clkp      |   18.384|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   18.384|         |         |         |
sys0_clkp      |   18.384|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 667939 paths, 0 nets, and 28524 connections

Design statistics:
   Minimum period:  18.384ns{1}   (Maximum frequency:  54.395MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep  6 11:11:16 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 585 MB



