

================================================================
== Vivado HLS Report for 'Conv1DMac_new_1'
================================================================
* Date:           Sat May 13 19:59:23 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  524293|  524293|  524293|  524293|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |                      Loop Name                      |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  524291|  524291|         5|          1|          1|  524288|    yes   |
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     586|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|     580|
|Memory           |        8|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     147|
|Register         |        0|      -|     373|      96|
+-----------------+---------+-------+--------+--------+
|Total            |        8|      0|     373|    1409|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------------+---------+-------+---+-----+
    |              Instance             |            Module            | BRAM_18K| DSP48E| FF| LUT |
    +-----------------------------------+------------------------------+---------+-------+---+-----+
    |computeS2_mux_325yd2_x_x_x_x_U125  |computeS2_mux_325yd2_x_x_x_x  |        0|      0|  0|  145|
    |computeS2_mux_325yd2_x_x_x_x_U126  |computeS2_mux_325yd2_x_x_x_x  |        0|      0|  0|  145|
    |computeS2_mux_325yd2_x_x_x_x_U127  |computeS2_mux_325yd2_x_x_x_x  |        0|      0|  0|  145|
    |computeS2_mux_325yd2_x_x_x_x_U128  |computeS2_mux_325yd2_x_x_x_x  |        0|      0|  0|  145|
    +-----------------------------------+------------------------------+---------+-------+---+-----+
    |Total                              |                              |        0|      0|  0|  580|
    +-----------------------------------+------------------------------+---------+-------+---+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |weights10_m_weights_3_U  |Conv1DMac_new_1_wQgW  |        2|  0|   0|  4096|    7|     1|        28672|
    |weights10_m_weights_2_U  |Conv1DMac_new_1_wRg6  |        2|  0|   0|  4096|    7|     1|        28672|
    |weights10_m_weights_1_U  |Conv1DMac_new_1_wShg  |        2|  0|   0|  4096|    7|     1|        28672|
    |weights10_m_weights_s_U  |Conv1DMac_new_1_wThq  |        2|  0|   0|  4096|    7|     1|        28672|
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                    |                      |        8|  0|   0| 16384|   28|     4|       114688|
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_1_fu_498_p2                |     *    |      0|  0|  41|           7|           8|
    |p_Val2_2_fu_568_p2                |     *    |      0|  0|  41|           7|           8|
    |p_Val2_3_fu_638_p2                |     *    |      0|  0|  41|           7|           8|
    |p_Val2_s_136_fu_428_p2            |     *    |      0|  0|  41|           7|           8|
    |indvar_flatten_next6_fu_267_p2    |     +    |      0|  0|  27|           1|          20|
    |indvar_flatten_op_fu_399_p2       |     +    |      0|  0|  21|          14|           1|
    |macRegisters_0_V_fu_730_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_1_V_fu_749_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_2_V_fu_768_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_3_V_fu_787_p2        |     +    |      0|  0|   8|           8|           8|
    |nm_2_fu_321_p2                    |     +    |      0|  0|  15|           1|           6|
    |p_Val2_22_1_fu_956_p2             |     +    |      0|  0|  15|           8|           8|
    |p_Val2_22_2_fu_1031_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_22_3_fu_1106_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_s_fu_881_p2                |     +    |      0|  0|  15|           8|           8|
    |sf_2_fu_393_p2                    |     +    |      0|  0|  15|           8|           1|
    |tmp1_fu_724_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp2_fu_743_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp3_fu_762_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp4_fu_781_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp_98_fu_381_p2                  |     +    |      0|  0|  19|          12|          12|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_1_fu_735_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_2_fu_754_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_3_fu_773_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_fu_716_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_97_mid_fu_315_p2              |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten6_fu_261_p2       |   icmp   |      0|  0|  18|          20|          21|
    |exitcond_flatten_fu_273_p2        |   icmp   |      0|  0|  13|          14|          13|
    |tmp_100_fu_387_p2                 |   icmp   |      0|  0|  11|           8|           7|
    |tmp_106_fu_488_p2                 |   icmp   |      0|  0|  11|           6|           1|
    |tmp_227_1_fu_558_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_227_2_fu_628_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_227_3_fu_698_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_292_fu_309_p2                 |   icmp   |      0|  0|  13|           8|           9|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |tmp_103_fu_464_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_110_fu_534_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_115_fu_604_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_120_fu_674_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_274_fu_327_p2                 |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_405_p3     |  select  |      0|  0|  14|           1|           1|
    |nm_mid2_fu_369_p3                 |  select  |      0|  0|   6|           1|           6|
    |nm_mid_fu_279_p3                  |  select  |      0|  0|   6|           1|           1|
    |nm_t_mid2_fu_361_p3               |  select  |      0|  0|   5|           1|           5|
    |nm_t_mid_fu_295_p3                |  select  |      0|  0|   5|           1|           1|
    |sf_mid2_fu_333_p3                 |  select  |      0|  0|   8|           1|           1|
    |tmp_96_mid2_fu_353_p3             |  select  |      0|  0|  12|           1|          12|
    |tmp_96_mid_fu_287_p3              |  select  |      0|  0|  12|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_303_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 586|         260|         269|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4    |   9|          2|    1|          2|
    |in_V_V_blk_n               |   9|          2|    1|          2|
    |indvar_flatten6_reg_185    |   9|          2|   20|         40|
    |indvar_flatten_reg_196     |   9|          2|   14|         28|
    |macRegisters_0_V_4_fu_104  |   9|          2|    8|         16|
    |macRegisters_1_V_4_fu_108  |   9|          2|    8|         16|
    |macRegisters_2_V_4_fu_112  |   9|          2|    8|         16|
    |macRegisters_3_V_4_fu_116  |   9|          2|    8|         16|
    |nm_reg_207                 |   9|          2|    6|         12|
    |out_V_V_blk_n              |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |sf_reg_218                 |   9|          2|    8|         16|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 147|         32|   87|        176|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4     |   1|   0|    1|          0|
    |exitcond_flatten6_reg_1149  |   1|   0|    1|          0|
    |indvar_flatten6_reg_185     |  20|   0|   20|          0|
    |indvar_flatten_reg_196      |  14|   0|   14|          0|
    |macRegisters_0_V_4_fu_104   |   8|   0|    8|          0|
    |macRegisters_1_V_4_fu_108   |   8|   0|    8|          0|
    |macRegisters_2_V_4_fu_112   |   8|   0|    8|          0|
    |macRegisters_3_V_4_fu_116   |   8|   0|    8|          0|
    |nm_reg_207                  |   6|   0|    6|          0|
    |nm_t_mid2_reg_1158          |   5|   0|    5|          0|
    |p_Val2_22_1_reg_1275        |   8|   0|    8|          0|
    |p_Val2_22_2_reg_1280        |   8|   0|    8|          0|
    |p_Val2_22_3_reg_1285        |   8|   0|    8|          0|
    |p_Val2_s_reg_1270           |   8|   0|    8|          0|
    |sf_reg_218                  |   8|   0|    8|          0|
    |start_once_reg              |   1|   0|    1|          0|
    |tmp_100_reg_1176            |   1|   0|    1|          0|
    |tmp_101_reg_1210            |   8|   0|    8|          0|
    |tmp_106_reg_1220            |   1|   0|    1|          0|
    |tmp_108_reg_1225            |   8|   0|    8|          0|
    |tmp_113_reg_1240            |   8|   0|    8|          0|
    |tmp_118_reg_1255            |   8|   0|    8|          0|
    |tmp_227_1_reg_1235          |   1|   0|    1|          0|
    |tmp_227_2_reg_1250          |   1|   0|    1|          0|
    |tmp_227_3_reg_1265          |   1|   0|    1|          0|
    |tmp_353_reg_1215            |   1|   0|    1|          0|
    |tmp_356_reg_1230            |   1|   0|    1|          0|
    |tmp_359_reg_1245            |   1|   0|    1|          0|
    |tmp_362_reg_1260            |   1|   0|    1|          0|
    |tmp_98_reg_1171             |  12|   0|   12|          0|
    |exitcond_flatten6_reg_1149  |  64|  32|    1|          0|
    |nm_t_mid2_reg_1158          |  64|  32|    5|          0|
    |tmp_100_reg_1176            |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 373|  96|  188|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|start_out       | out |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|start_write     | out |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |      in_V_V     |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |     out_V_V     |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |     out_V_V     |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |     out_V_V     |    pointer   |
+----------------+-----+-----+------------+-----------------+--------------+

