# Stencil3D
This project implements a 3D stencil (discrete Laplacian) algorithm originally written in C and translates it into Verilog for synthesis on the Xilinx Basys3 FPGA.

# Citing
Original Paper:
Brandon Reagen, Robert Adolf, Sophia Yakun Shao, Gu-Yeon Wei, and David Brooks. "MachSuite: Benchmarks for Accelerator Design and Customized Architectures." 2014 IEEE International Symposium on Workload Characterization.
