
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'dalila' on host 'k40pontenova.k40.pontenova' (Linux_x86_64 version 4.4.0-116-generic) on Mon Apr 27 14:05:15 -03 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.4 LTS
INFO: [HLS 200-10] In directory '/home/dalila/HLStools/vivado/ready/Mibench'
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open-[17C[2Kvivado_hls> open-p[18C
No match found.
[2Kvivado_hls> open-p[18C[2Kvivado_hls> open-p [19C[2Kvivado_hls> open-p p[20C[2Kvivado_hls> open-p pr[21C[2Kvivado_hls> open-p p[20C[2Kvivado_hls> open-p [19C[2Kvivado_hls> open-p[18C[2Kvivado_hls> open-[17C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2K
[1;32mopen_project 
open_solution 
[0m
[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project pro[28C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Creating and opening project '/home/dalila/HLStools/vivado/ready/Mibench/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_s[18C[2Kvivado_hls> open_solution[25C[2Kvivado_hls> open_solution [26C[2Kvivado_hls> open_solution s[27C[2Kvivado_hls> open_solution so[28C[2Kvivado_hls> open_solution sol[29C
INFO: [HLS 200-10] Creating and opening solution '/home/dalila/HLStools/vivado/ready/Mibench/proj/sol'.
/home/dalila/HLStools/vivado/ready/Mibench/proj/vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_file[20C[2Kvivado_hls> add_fil[19C[2Kvivado_hls> add_fi[18C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_[16C[2Kvivado_hls> add[15C[2Kvivado_hls> ad[14C[2Kvivado_hls> a[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files m[23C[2Kvivado_hls> add_files mi[24C[2Kvivado_hls> add_files mibench.[30C[2Kvivado_hls> add_files mibench.h[31C
INFO: [HLS 200-10] Adding design file 'mibench.h' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> add_files mibench.h[31C[2Kvivado_hls> add_files mibench.[30C[2Kvivado_hls> add_files mibench.c[31C[2Kvivado_hls> add_files mibench.cp[32C[2Kvivado_hls> add_files mibench.cpp[33C
INFO: [HLS 200-10] Adding design file 'mibench.cpp' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
CMakeLists.txt
mibench.cpp
mibench.h
proj
testes.cpp
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files -[23C[2Kvivado_hls> add_files -t[24C[2Kvivado_hls> add_files -t [25C[2Kvivado_hls> add_files -t[24C[2Kvivado_hls> add_files -tb[25C[2Kvivado_hls> add_files -tb [26C[2Kvivado_hls> add_files -tb t[27C[2Kvivado_hls> add_files -tb te[28C[2Kvivado_hls> add_files -tb tes[29C[2Kvivado_hls> add_files -tb testes.cpp[36C
INFO: [HLS 200-10] Adding test bench file 'testes.cpp' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> se[14C[2Kvivado_hls> set[15C[2Kvivado_hls> set_[16C[2Kvivado_hls> set_t[17C[2Kvivado_hls> set_to[18C[2Kvivado_hls> set_top[19C[2Kvivado_hls> set_top [20C[2Kvivado_hls> set_top m[21C[2Kvivado_hls> set_top mi[22C[2Kvivado_hls> set_top mib[23C[2Kvivado_hls> set_top mibe[24C[2Kvivado_hls> set_top miben[25C[2Kvivado_hls> set_top mibenc[26C[2Kvivado_hls> set_top mibench[27C
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 5 -name default[48C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 10ns -name default[51C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> se[14C[2Kvivado_hls> set[15C[2Kvivado_hls> set_[16C[2Kvivado_hls> set_t[17C[2Kvivado_hls> set_to[18C[2Kvivado_hls> set_top[19C[2Kvivado_hls> set_to[18C[2Kvivado_hls> set_t[17C[2Kvivado_hls> set_[16C[2K
[1;32mset_clock_uncertainty 
set_directive_allocation 
set_directive_array_map 
set_directive_array_partition 
set_directive_array_reshape 
set_directive_clock 
set_directive_data_pack 
set_directive_dataflow 
set_directive_dependence 
set_directive_expression_balance 
set_directive_function_instantiate 
set_directive_inline 
set_directive_interface 
set_directive_latency 
set_directive_loop_flatten 
set_directive_loop_merge 
set_directive_loop_tripcount 
set_directive_occurrence 
set_directive_pipeline 
set_directive_protocol 
set_directive_reset 
set_directive_resource 
set_directive_stable 
set_directive_stream 
set_directive_top 
set_directive_unroll 
set_param 
set_part 
set_top 
[0m
[2Kvivado_hls> set_[16C[2Kvivado_hls> set_p[17C[2Kvivado_hls> set_pa[18C[2Kvivado_hls> set_par[19C[2Kvivado_hls> set_part[20C[2Kvivado_hls> set_part [21C[2Kvivado_hls> set_part {[22C[2Kvivado_hls> set_part {xcvu9p-flgb2104-2-i[41C[2Kvivado_hls> set_part {xcvu9p-flgb2104-2-i}[42C
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
[2Kvivado_hls> [12C[2Kvivado_hls> set_part {xcvu9p-flgb2104-2-i}[42C[2Kvivado_hls> create_clock -period 10ns -name default[51C[2Kvivado_hls> create_clock -period 5 -name default[48C[2Kvivado_hls> set_top mibench[27C[2Kvivado_hls> add_files -tb testes.cpp[36C[2Kvivado_hls> ls[14C[2Kvivado_hls> add_files mibench.cpp[33C[2Kvivado_hls> add_files mibench.h[31C[2Kvivado_hls> open_solution sol[29C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> open_project pro[28C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_projec[23C[2Kvivado_hls> open_proje[22C[2Kvivado_hls> open_proj[21C[2Kvivado_hls> open_pro[20C[2Kvivado_hls> open_pr[19C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_[17C[2Kvivado_hls> open[16C[2Kvivado_hls> ope[15C[2Kvivado_hls> op[14C[2Kvivado_hls> o[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2Kvivado_hls> csy[15C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mibench.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:02:15 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41565 ; free virtual = 125575
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:02:15 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41565 ; free virtual = 125575
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:02:16 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41560 ; free virtual = 125571
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:02:16 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41560 ; free virtual = 125571
INFO: [XFORM 203-11] Balancing expressions in function 'mibench' (mibench.cpp:3)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:02:16 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41548 ; free virtual = 125559
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:02:16 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41549 ; free virtual = 125559
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mibench' ...
WARNING: [SYN 201-107] Renaming port name 'mibench/OUT' to 'mibench/OUT_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mibench' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 136.16 seconds; current allocated memory: 97.447 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 97.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mibench' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mibench/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mibench/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mibench/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mibench/OUT_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mibench' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mibench_ama_addmuladd_16ns_16ns_16s_16s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mibench_mul_mul_16s_16s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mibench'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 98.141 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:02:17 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 41542 ; free virtual = 125554
INFO: [VHDL 208-304] Generating VHDL RTL for mibench.
INFO: [VLOG 209-307] Generating Verilog RTL for mibench.
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> co[14C[2Kvivado_hls> cos[15C[2Kvivado_hls> cosim_design[24C
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/xilinx/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling testes.cpp_pre.cpp.tb.cpp
   Compiling apatb_mibench.cpp
   Compiling mibench.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
0
112
274
486
748
1060
1422
1834
2296
2808
3370
3982
4644
5356
6118
6930
7792
8704
9666
10678
11740
12852
14014
15226
16488
17800
19162
20574
22036
23548
25110
26722
28384
30096
31858
33670
35532
37444
39406
41418
43480
45592
47754
49966
52228
54540
56902
59314
61776
64288
1314
3926
6588
9300
12062
14874
17736
20648
23610
26622
29684
32796
35958
39170
42432
45744
49106
52518
55980
59492
63054
1130
4792
8504
12266
16078
19940
23852
27814
31826
35888
40000
44162
48374
52636
56948
61310
186
4648
9160
13722
18334
22996
27708
32470
37282
42144
47056
52018
57030
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_mibench_top glbl -prj mibench.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s mibench 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/mibench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mibench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/AESL_automem_OUT_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_OUT_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/AESL_automem_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/mibench_ama_addmuladd_16ns_16ns_16s_16s_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mibench_ama_addmuladd_16ns_16ns_16s_16s_16_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module mibench_ama_addmuladd_16ns_16ns_16s_16s_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/AESL_automem_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_C
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/mibench.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_mibench_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/mibench_mul_mul_16s_16s_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mibench_mul_mul_16s_16s_16_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module mibench_mul_mul_16s_16s_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/AESL_automem_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_B
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mibench_mul_mul_16s_16s_16_1_1_D...
Compiling module xil_defaultlib.mibench_mul_mul_16s_16s_16_1_1(I...
Compiling module xil_defaultlib.mibench_ama_addmuladd_16ns_16ns_...
Compiling module xil_defaultlib.mibench_ama_addmuladd_16ns_16ns_...
Compiling module xil_defaultlib.mibench
Compiling module xil_defaultlib.AESL_automem_A
Compiling module xil_defaultlib.AESL_automem_B
Compiling module xil_defaultlib.AESL_automem_C
Compiling module xil_defaultlib.AESL_automem_OUT_r
Compiling module xil_defaultlib.apatb_mibench_top
Compiling module work.glbl
Built simulation snapshot mibench

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/xsim.dir/mibench/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 27 14:07:44 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/mibench/xsim_script.tcl
# xsim {mibench} -autoloadwcfg -tclbatch {mibench.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source mibench.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "302165000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 302205 ns : File "/home/dalila/HLStools/vivado/ready/Mibench/proj/sol/sim/verilog/mibench.autotb.v" Line 410
## quit
INFO: [Common 17-206] Exiting xsim at Mon Apr 27 14:07:54 2020...
INFO: [COSIM 212-316] Starting C post checking ...
0
112
274
486
748
1060
1422
1834
2296
2808
3370
3982
4644
5356
6118
6930
7792
8704
9666
10678
11740
12852
14014
15226
16488
17800
19162
20574
22036
23548
25110
26722
28384
30096
31858
33670
35532
37444
39406
41418
43480
45592
47754
49966
52228
54540
56902
59314
61776
64288
1314
3926
6588
9300
12062
14874
17736
20648
23610
26622
29684
32796
35958
39170
42432
45744
49106
52518
55980
59492
63054
1130
4792
8504
12266
16078
19940
23852
27814
31826
35888
40000
44162
48374
52636
56948
61310
186
4648
9160
13722
18334
22996
27708
32470
37282
42144
47056
52018
57030
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
[2Kvivado_hls> [12CINFO: [HLS 200-112] Total elapsed time: 170.29 seconds; peak allocated memory: 98.141 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Apr 27 14:08:05 2020...
