---
calibre_verifs: true
lef_diff_rel: 1.00a_pre4_v1.1dk
releasePhyvMacro: 
    - dwc_ddrphy_decapvddq_ew
    - dwc_ddrphy_decapvddq_ns
    - dwc_ddrphy_decapvdd_ew
    - dwc_ddrphy_decapvdd_ns
    - dwc_ddrphy_decapvdd_tile
    - dwc_ddrphy_decapvaa_tile
    - dwc_ddrphy_vddqclamp_ew
    - dwc_ddrphy_vaaclamp
    - dwc_ddrphy_vddclamp
releaseShimMacro: 
    - dwc_ddrphy_gradient
    - dwc_ddrphy_gradient_wide
    - dwc_ddrphy_pllshim
    - dwc_ddrphy_vddqclamp_shim
reference_gds: 
    dwc_ddrphy_memreset_ew: dwc_ddrphy_memreset_ew_analogTestVflag.gds.gz
    dwc_ddrphy_txrxdqs_ew: dwc_ddrphydbyte_lcdlroutes_ew.gds.gz
    dwc_ddrphy_txrxac_ew: dwc_ddrphy_txrxac_ew_IntLoadFill.gds.gz dwc_ddrphy_txrxac_ew_InternalLoad.gds.gz dwc_ddrphy_txrxac_ew_LUPblock.gds.gz
releasePmMailDist: jfisher,guttman,domenic,thomasr,sg-d54-t7-ckt@synopsys.com
supply_pins_override: 
    dwc_ddrphy_bdl: M4
    dwc_ddrphy_techrevision: M4
    dwc_ddrphy_lcdl: M6
cdl_prune_cells: cvcp* cvpp* vflag* *MOMcap_Cp *MOMcap_Cc *MOMcap_pu1 *MOMcap_pux
supply_pins: M8
releaseUtilityMacro: 
    - dwc_ddrphy_decapvddq_ew
    - dwc_ddrphy_decapvddq_ns
    - dwc_ddrphy_vddqclamp_ew
releaseIgnoreMacro: 
    - dwc_ddrphy_rxac_ew
    - dwc_ddrphy_rxdq_ew
    - dwc_ddrphy_rxdqs_ew
    - dwc_ddrphy_txfe_ew
    - dwc_ddrphy_txfedqs_ew
    - dwc_ddrphy_txbe_ew
    - dwc_ddrphy_bdl
    - dwc_ddrphy_dqsenreplica_ew
releaseBranch: rel1.00_cktpcs_1.00a_v1.0.2dk_rel_
releaseMailDist: 
    jfisher,guttman,ujjal,sg-d54-t7-ckt@synopsys.com,d805-ddr54-tsmc7ff_plus18@synopsys.com,sg-ddr-ckt-release@synopsys.com
release_gds_cdl: icv
metal_stack: 15M_1Xs_h_1Xa_v_1Ya_h_5Y_vhvhv_2Yy2Yx2R
metal_stack_ip: 8M_1Xs_h_1Xa_v_1Ya_h_4Y_vhvh
layers: M0 M1 M2 M3 M4 M5 M6 M7 M8 OVERLAP
layout_tag: D805 Final.1 release
reference_date_time: 21 days ago
rel: 1.00a_v1.0.2dk
vcrel: 1.00a
p4_release_root: products/ddr54/project/d805-ddr54-tsmc7ff_plus18
process: tsmc7ff_plus18

