{
  "DESIGN_NAME": "apply_corrections",
  "VERILOG_FILES": ["dir::qr_hw_accelerators_v2.v"],
  "CLOCK_PERIOD": 25,
  "CLOCK_PORT": "clk",
  "fp_auto_area": true,
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 2250 2250"
}
