{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700525063594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700525063598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 21:04:23 2023 " "Processing started: Mon Nov 20 21:04:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700525063598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525063598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj1 -c proj1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj1 -c proj1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525063598 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700525063881 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700525063881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file arquitetura.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arquitetura-behavior " "Found design unit 1: arquitetura-behavior" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/arquitetura.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070635 ""} { "Info" "ISGN_ENTITY_NAME" "1 arquitetura " "Found entity 1: arquitetura" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/arquitetura.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdecoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevensegdecoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegDecoder-behavior " "Found design unit 1: sevenSegDecoder-behavior" {  } { { "sevenSegDecoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSegDecoder.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070636 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegDecoder " "Found entity 1: sevenSegDecoder" {  } { { "sevenSegDecoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSegDecoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg8bitdec.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg8bitdec.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSeg8bitDec-behavior " "Found design unit 1: sevenSeg8bitDec-behavior" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070637 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg8bitDec " "Found entity 1: sevenSeg8bitDec" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenSeg8bitDec.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file saida.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 saida-behavior " "Found design unit 1: saida-behavior" {  } { { "saida.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/saida.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070638 ""} { "Info" "ISGN_ENTITY_NAME" "1 saida " "Found entity 1: saida" {  } { { "saida.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/saida.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputmultiplexer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file outputmultiplexer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputMultiplexer-behavior " "Found design unit 1: outputMultiplexer-behavior" {  } { { "outputMultiplexer.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/outputMultiplexer.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070639 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputMultiplexer " "Found entity 1: outputMultiplexer" {  } { { "outputMultiplexer.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/outputMultiplexer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadhacked.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file keypadhacked.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypadHACKED-behavior " "Found design unit 1: keypadHACKED-behavior" {  } { { "keypadHACKED.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadHACKED.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070640 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypadHACKED " "Found entity 1: keypadHACKED" {  } { { "keypadHACKED.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadHACKED.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file entrada.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada-behavior " "Found design unit 1: entrada-behavior" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070641 ""} { "Info" "ISGN_ENTITY_NAME" "1 entrada " "Found entity 1: entrada" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/entrada.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitconcat.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bitconcat.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitConcat-behavior " "Found design unit 1: bitConcat-behavior" {  } { { "bitConcat.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/bitConcat.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070642 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitConcat " "Found entity 1: bitConcat" {  } { { "bitConcat.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/bitConcat.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerselector.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registerselector.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerSelector-behavior " "Found design unit 1: registerSelector-behavior" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070643 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerSelector " "Found entity 1: registerSelector" {  } { { "registerSelector.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/registerSelector.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitsregister.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fourbitsregister.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourbitsRegister-behavior " "Found design unit 1: fourbitsRegister-behavior" {  } { { "fourBitsRegister.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fourBitsRegister.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070644 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourbitsRegister " "Found entity 1: fourbitsRegister" {  } { { "fourBitsRegister.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fourBitsRegister.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rowencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rowencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rowEncoder-behavior " "Found design unit 1: rowEncoder-behavior" {  } { { "rowEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/rowEncoder.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070645 ""} { "Info" "ISGN_ENTITY_NAME" "1 rowEncoder " "Found entity 1: rowEncoder" {  } { { "rowEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/rowEncoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rowandcolencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rowandcolencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rowAndColEncoder-behavior " "Found design unit 1: rowAndColEncoder-behavior" {  } { { "rowAndColEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/rowAndColEncoder.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070646 ""} { "Info" "ISGN_ENTITY_NAME" "1 rowAndColEncoder " "Found entity 1: rowAndColEncoder" {  } { { "rowAndColEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/rowAndColEncoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringcounter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ringcounter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ringCounter-behavior " "Found design unit 1: ringCounter-behavior" {  } { { "ringCounter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/ringCounter.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070647 ""} { "Info" "ISGN_ENTITY_NAME" "1 ringCounter " "Found entity 1: ringCounter" {  } { { "ringCounter.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/ringCounter.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file keypadencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypadEncoder-behavior " "Found design unit 1: keypadEncoder-behavior" {  } { { "keypadEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070648 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypadEncoder " "Found entity 1: keypadEncoder" {  } { { "keypadEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/keypadEncoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file colencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colEncoder-behavior " "Found design unit 1: colEncoder-behavior" {  } { { "colEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/colEncoder.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070649 ""} { "Info" "ISGN_ENTITY_NAME" "1 colEncoder " "Found entity 1: colEncoder" {  } { { "colEncoder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/colEncoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-behavior " "Found design unit 1: Clock_Divider-behavior" {  } { { "clockDivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/clockDivider.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070649 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "clockDivider.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/clockDivider.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "successivesubtraction.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file successivesubtraction.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 successiveSubtraction-behavior " "Found design unit 1: successiveSubtraction-behavior" {  } { { "successiveSubtraction.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/successiveSubtraction.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070650 ""} { "Info" "ISGN_ENTITY_NAME" "1 successiveSubtraction " "Found entity 1: successiveSubtraction" {  } { { "successiveSubtraction.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/successiveSubtraction.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sistema.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sistema-behavior " "Found design unit 1: sistema-behavior" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sistema.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070651 ""} { "Info" "ISGN_ENTITY_NAME" "1 sistema " "Found entity 1: sistema" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sistema.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitssub.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitssub.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitsSub-behavior " "Found design unit 1: sevenBitsSub-behavior" {  } { { "sevenBitsSub.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsSub.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070652 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitsSub " "Found entity 1: sevenBitsSub" {  } { { "sevenBitsSub.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsSub.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenbitscomp.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevenbitscomp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenBitsComp-behavior " "Found design unit 1: sevenBitsComp-behavior" {  } { { "sevenBitsComp.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsComp.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070653 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenBitsComp " "Found entity 1: sevenBitsComp" {  } { { "sevenBitsComp.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsComp.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070653 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "keypadDecoder.vhdl " "Can't analyze file -- file keypadDecoder.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1700525070654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file incrementer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementer-behavior " "Found design unit 1: incrementer-behavior" {  } { { "incrementer.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/incrementer.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070655 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementer " "Found entity 1: incrementer" {  } { { "incrementer.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/incrementer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfsubtractor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file halfsubtractor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfSubtractor-behavior " "Found design unit 1: halfSubtractor-behavior" {  } { { "halfSubtractor.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfSubtractor.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070656 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfSubtractor " "Found entity 1: halfSubtractor" {  } { { "halfSubtractor.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfSubtractor.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfcomparator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file halfcomparator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfComparator-behavior " "Found design unit 1: halfComparator-behavior" {  } { { "halfComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfComparator.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070657 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfComparator " "Found entity 1: halfComparator" {  } { { "halfComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfComparator.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfAdder-behavior " "Found design unit 1: halfAdder-behavior" {  } { { "halfAdder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfAdder.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070658 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfAdder " "Found entity 1: halfAdder" {  } { { "halfAdder.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/halfAdder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsubtractor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fullsubtractor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullSubtractor-behavior " "Found design unit 1: fullSubtractor-behavior" {  } { { "fullSubtractor.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fullSubtractor.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070658 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullSubtractor " "Found entity 1: fullSubtractor" {  } { { "fullSubtractor.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fullSubtractor.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullcomparator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fullcomparator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullComparator-behavior " "Found design unit 1: fullComparator-behavior" {  } { { "fullComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fullComparator.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070659 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullComparator " "Found entity 1: fullComparator" {  } { { "fullComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/fullComparator.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testsistema.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testsistema.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testSistema " "Found entity 1: testSistema" {  } { { "testSistema.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testSistema.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testkeypadencoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testkeypadencoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testKeypadEncoder " "Found entity 1: testKeypadEncoder" {  } { { "testKeypadEncoder.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testKeypadEncoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbitconcat.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testbitconcat.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testBitConcat " "Found entity 1: testBitConcat" {  } { { "testBitConcat.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testBitConcat.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testentrada.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testentrada.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testEntrada " "Found entity 1: testEntrada" {  } { { "testEntrada.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testEntrada.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testregisters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testregisters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testRegisters-behavior " "Found design unit 1: testRegisters-behavior" {  } { { "testRegisters.vhd" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testRegisters.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070695 ""} { "Info" "ISGN_ENTITY_NAME" "1 testRegisters " "Found entity 1: testRegisters" {  } { { "testRegisters.vhd" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testRegisters.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testememoria.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testememoria.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testememoria " "Found entity 1: testememoria" {  } { { "testememoria.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testememoria.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testsaida.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testsaida.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testSaida " "Found entity 1: testSaida" {  } { { "testSaida.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testSaida.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testarquitetura.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testarquitetura.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testArquitetura " "Found entity 1: testArquitetura" {  } { { "testArquitetura.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testArquitetura.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testsevensegdecoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testsevensegdecoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testSevenSegDecoder " "Found entity 1: testSevenSegDecoder" {  } { { "testSevenSegDecoder.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testSevenSegDecoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testsevenseg8bitdec.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testsevenseg8bitdec.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testSevenSeg8BitDec " "Found entity 1: testSevenSeg8BitDec" {  } { { "testSevenSeg8BitDec.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testSevenSeg8BitDec.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testoutputmultiplexes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testoutputmultiplexes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testoutputmultiplexes " "Found entity 1: testoutputmultiplexes" {  } { { "testoutputmultiplexes.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testoutputmultiplexes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testringcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testringcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testringcounter " "Found entity 1: testringcounter" {  } { { "testringcounter.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testringcounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testrowencoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testrowencoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testrowencoder " "Found entity 1: testrowencoder" {  } { { "testrowencoder.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testrowencoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testrowandcolencoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testrowandcolencoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testrowandcolencoder " "Found entity 1: testrowandcolencoder" {  } { { "testrowandcolencoder.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testrowandcolencoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testregisterselector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testregisterselector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testregisterselector " "Found entity 1: testregisterselector" {  } { { "testregisterselector.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testregisterselector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testforbitsregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testforbitsregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testforbitsregister " "Found entity 1: testforbitsregister" {  } { { "testforbitsregister.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testforbitsregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testclockdivider.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testclockdivider.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testclockdivider " "Found entity 1: testclockdivider" {  } { { "testclockdivider.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testclockdivider.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testsuccessivesubtraction.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testsuccessivesubtraction.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testSuccessiveSubtraction " "Found entity 1: testSuccessiveSubtraction" {  } { { "testSuccessiveSubtraction.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testSuccessiveSubtraction.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700525070772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525070772 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testSuccessiveSubtraction " "Elaborating entity \"testSuccessiveSubtraction\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700525071017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "successiveSubtraction successiveSubtraction:inst " "Elaborating entity \"successiveSubtraction\" for hierarchy \"successiveSubtraction:inst\"" {  } { { "testSuccessiveSubtraction.bdf" "inst" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/testSuccessiveSubtraction.bdf" { { 312 560 720 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700525071033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitsComp successiveSubtraction:inst\|sevenBitsComp:sbc " "Elaborating entity \"sevenBitsComp\" for hierarchy \"successiveSubtraction:inst\|sevenBitsComp:sbc\"" {  } { { "successiveSubtraction.vhdl" "sbc" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/successiveSubtraction.vhdl" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700525071050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfComparator successiveSubtraction:inst\|sevenBitsComp:sbc\|halfComparator:hfComp " "Elaborating entity \"halfComparator\" for hierarchy \"successiveSubtraction:inst\|sevenBitsComp:sbc\|halfComparator:hfComp\"" {  } { { "sevenBitsComp.vhdl" "hfComp" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsComp.vhdl" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700525071061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullComparator successiveSubtraction:inst\|sevenBitsComp:sbc\|fullComparator:\\G1:1:fullComp " "Elaborating entity \"fullComparator\" for hierarchy \"successiveSubtraction:inst\|sevenBitsComp:sbc\|fullComparator:\\G1:1:fullComp\"" {  } { { "sevenBitsComp.vhdl" "\\G1:1:fullComp" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsComp.vhdl" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700525071072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenBitsSub successiveSubtraction:inst\|sevenBitsSub:sbs " "Elaborating entity \"sevenBitsSub\" for hierarchy \"successiveSubtraction:inst\|sevenBitsSub:sbs\"" {  } { { "successiveSubtraction.vhdl" "sbs" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/successiveSubtraction.vhdl" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700525071083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfSubtractor successiveSubtraction:inst\|sevenBitsSub:sbs\|halfSubtractor:hs " "Elaborating entity \"halfSubtractor\" for hierarchy \"successiveSubtraction:inst\|sevenBitsSub:sbs\|halfSubtractor:hs\"" {  } { { "sevenBitsSub.vhdl" "hs" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsSub.vhdl" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700525071092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullSubtractor successiveSubtraction:inst\|sevenBitsSub:sbs\|fullSubtractor:\\G1:1:fs " "Elaborating entity \"fullSubtractor\" for hierarchy \"successiveSubtraction:inst\|sevenBitsSub:sbs\|fullSubtractor:\\G1:1:fs\"" {  } { { "sevenBitsSub.vhdl" "\\G1:1:fs" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/sevenBitsSub.vhdl" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700525071100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementer successiveSubtraction:inst\|incrementer:inc " "Elaborating entity \"incrementer\" for hierarchy \"successiveSubtraction:inst\|incrementer:inc\"" {  } { { "successiveSubtraction.vhdl" "inc" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/successiveSubtraction.vhdl" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700525071113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder successiveSubtraction:inst\|incrementer:inc\|halfAdder:ha0 " "Elaborating entity \"halfAdder\" for hierarchy \"successiveSubtraction:inst\|incrementer:inc\|halfAdder:ha0\"" {  } { { "incrementer.vhdl" "ha0" { Text "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/incrementer.vhdl" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700525071122 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700525071821 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700525072479 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700525072479 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700525072617 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700525072617 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700525072617 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700525072617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700525072631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 21:04:32 2023 " "Processing ended: Mon Nov 20 21:04:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700525072631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700525072631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700525072631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700525072631 ""}
