{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525370343075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525370343076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  3 23:29:02 2018 " "Processing started: Thu May  3 23:29:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525370343076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370343076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off platform01 -c platform01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off platform01 -c platform01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370343076 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525370343263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525370343263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/design01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design01/synthesis/design01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 design01-rtl " "Found design unit 1: design01-rtl" {  } { { "design01/synthesis/design01.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/design01.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353814 ""} { "Info" "ISGN_ENTITY_NAME" "1 design01 " "Found entity 1: design01" {  } { { "design01/synthesis/design01.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/design01.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design01/synthesis/submodules/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arch " "Found design unit 1: top-arch" {  } { { "design01/synthesis/submodules/top.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353815 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "design01/synthesis/submodules/top.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/headers.vhd 1 0 " "Found 1 design units, including 0 entities, in source file design01/synthesis/submodules/headers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 headers " "Found design unit 1: headers" {  } { { "design01/synthesis/submodules/headers.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/headers.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_onchip_memory2_0 " "Found entity 1: design01_onchip_memory2_0" {  } { { "design01/synthesis/submodules/design01_onchip_memory2_0.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_nios2_gen2_0_cpu_test_bench " "Found entity 1: design01_nios2_gen2_0_cpu_test_bench" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: design01_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: design01_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: design01_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: design01_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353834 ""} { "Info" "ISGN_ENTITY_NAME" "2 design01_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: design01_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353834 ""} { "Info" "ISGN_ENTITY_NAME" "3 design01_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: design01_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353834 ""} { "Info" "ISGN_ENTITY_NAME" "4 design01_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: design01_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353834 ""} { "Info" "ISGN_ENTITY_NAME" "5 design01_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: design01_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353834 ""} { "Info" "ISGN_ENTITY_NAME" "6 design01_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: design01_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353834 ""} { "Info" "ISGN_ENTITY_NAME" "7 design01_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: design01_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353834 ""} { "Info" "ISGN_ENTITY_NAME" "8 design01_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: design01_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353834 ""} { "Info" "ISGN_ENTITY_NAME" "9 design01_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: design01_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353834 ""} { "Info" "ISGN_ENTITY_NAME" "10 design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353834 ""} { "Info" "ISGN_ENTITY_NAME" "11 design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353834 ""} { "Info" "ISGN_ENTITY_NAME" "12 design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353834 ""} { "Info" "ISGN_ENTITY_NAME" "13 design01_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: design01_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353834 ""} { "Info" "ISGN_ENTITY_NAME" "14 design01_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: design01_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353834 ""} { "Info" "ISGN_ENTITY_NAME" "15 design01_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: design01_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353834 ""} { "Info" "ISGN_ENTITY_NAME" "16 design01_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: design01_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353834 ""} { "Info" "ISGN_ENTITY_NAME" "17 design01_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: design01_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353834 ""} { "Info" "ISGN_ENTITY_NAME" "18 design01_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: design01_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353834 ""} { "Info" "ISGN_ENTITY_NAME" "19 design01_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: design01_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353834 ""} { "Info" "ISGN_ENTITY_NAME" "20 design01_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: design01_nios2_gen2_0_cpu_nios2_oci" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353834 ""} { "Info" "ISGN_ENTITY_NAME" "21 design01_nios2_gen2_0_cpu " "Found entity 21: design01_nios2_gen2_0_cpu" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_nios2_gen2_0 " "Found entity 1: design01_nios2_gen2_0" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0_rsp_mux " "Found entity 1: design01_mm_interconnect_0_rsp_mux" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0_rsp_demux " "Found entity 1: design01_mm_interconnect_0_rsp_demux" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel design01_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at design01_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525370353837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel design01_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at design01_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525370353837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0_router_002_default_decode " "Found entity 1: design01_mm_interconnect_0_router_002_default_decode" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353838 ""} { "Info" "ISGN_ENTITY_NAME" "2 design01_mm_interconnect_0_router_002 " "Found entity 2: design01_mm_interconnect_0_router_002" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel design01_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at design01_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525370353838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel design01_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at design01_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1525370353838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0_router_default_decode " "Found entity 1: design01_mm_interconnect_0_router_default_decode" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353839 ""} { "Info" "ISGN_ENTITY_NAME" "2 design01_mm_interconnect_0_router " "Found entity 2: design01_mm_interconnect_0_router" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0_cmd_mux " "Found entity 1: design01_mm_interconnect_0_cmd_mux" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0_cmd_demux " "Found entity 1: design01_mm_interconnect_0_cmd_demux" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0_avalon_st_adapter " "Found entity 1: design01_mm_interconnect_0_avalon_st_adapter" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0 " "Found entity 1: design01_mm_interconnect_0" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file design01/synthesis/submodules/design01_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_jtag_uart_0_sim_scfifo_w " "Found entity 1: design01_jtag_uart_0_sim_scfifo_w" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353849 ""} { "Info" "ISGN_ENTITY_NAME" "2 design01_jtag_uart_0_scfifo_w " "Found entity 2: design01_jtag_uart_0_scfifo_w" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353849 ""} { "Info" "ISGN_ENTITY_NAME" "3 design01_jtag_uart_0_sim_scfifo_r " "Found entity 3: design01_jtag_uart_0_sim_scfifo_r" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353849 ""} { "Info" "ISGN_ENTITY_NAME" "4 design01_jtag_uart_0_scfifo_r " "Found entity 4: design01_jtag_uart_0_scfifo_r" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353849 ""} { "Info" "ISGN_ENTITY_NAME" "5 design01_jtag_uart_0 " "Found entity 5: design01_jtag_uart_0" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design01_irq_mapper " "Found entity 1: design01_irq_mapper" {  } { { "design01/synthesis/submodules/design01_irq_mapper.sv" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "design01/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "design01/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "design01/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "design01/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "design01/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "design01/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "design01/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file design01/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "design01/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353859 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "design01/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "design01/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add.vhd 44 22 " "Found 44 design units, including 22 entities, in source file fp_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_add_altbarrel_shift_35e-RTL " "Found design unit 1: fp_add_altbarrel_shift_35e-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fp_add_altbarrel_shift_olb-RTL " "Found design unit 2: fp_add_altbarrel_shift_olb-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fp_add_altpriority_encoder_3e8-RTL " "Found design unit 3: fp_add_altpriority_encoder_3e8-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 fp_add_altpriority_encoder_6e8-RTL " "Found design unit 4: fp_add_altpriority_encoder_6e8-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 fp_add_altpriority_encoder_be8-RTL " "Found design unit 5: fp_add_altpriority_encoder_be8-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 fp_add_altpriority_encoder_3v7-RTL " "Found design unit 6: fp_add_altpriority_encoder_3v7-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 fp_add_altpriority_encoder_6v7-RTL " "Found design unit 7: fp_add_altpriority_encoder_6v7-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 fp_add_altpriority_encoder_bv7-RTL " "Found design unit 8: fp_add_altpriority_encoder_bv7-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 fp_add_altpriority_encoder_r08-RTL " "Found design unit 9: fp_add_altpriority_encoder_r08-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 fp_add_altpriority_encoder_rf8-RTL " "Found design unit 10: fp_add_altpriority_encoder_rf8-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 fp_add_altpriority_encoder_qb6-RTL " "Found design unit 11: fp_add_altpriority_encoder_qb6-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 fp_add_altpriority_encoder_nh8-RTL " "Found design unit 12: fp_add_altpriority_encoder_nh8-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 fp_add_altpriority_encoder_qh8-RTL " "Found design unit 13: fp_add_altpriority_encoder_qh8-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 fp_add_altpriority_encoder_vh8-RTL " "Found design unit 14: fp_add_altpriority_encoder_vh8-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 fp_add_altpriority_encoder_fj8-RTL " "Found design unit 15: fp_add_altpriority_encoder_fj8-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 fp_add_altpriority_encoder_n28-RTL " "Found design unit 16: fp_add_altpriority_encoder_n28-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 fp_add_altpriority_encoder_q28-RTL " "Found design unit 17: fp_add_altpriority_encoder_q28-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 fp_add_altpriority_encoder_v28-RTL " "Found design unit 18: fp_add_altpriority_encoder_v28-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 fp_add_altpriority_encoder_f48-RTL " "Found design unit 19: fp_add_altpriority_encoder_f48-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 fp_add_altpriority_encoder_e48-RTL " "Found design unit 20: fp_add_altpriority_encoder_e48-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 fp_add_altfp_add_sub_7jj-RTL " "Found design unit 21: fp_add_altfp_add_sub_7jj-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1546 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 fp_add-RTL " "Found design unit 22: fp_add-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4772 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_add_altbarrel_shift_35e " "Found entity 1: fp_add_altbarrel_shift_35e" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_add_altbarrel_shift_olb " "Found entity 2: fp_add_altbarrel_shift_olb" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_ENTITY_NAME" "3 fp_add_altpriority_encoder_3e8 " "Found entity 3: fp_add_altpriority_encoder_3e8" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_ENTITY_NAME" "4 fp_add_altpriority_encoder_6e8 " "Found entity 4: fp_add_altpriority_encoder_6e8" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_ENTITY_NAME" "5 fp_add_altpriority_encoder_be8 " "Found entity 5: fp_add_altpriority_encoder_be8" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_ENTITY_NAME" "6 fp_add_altpriority_encoder_3v7 " "Found entity 6: fp_add_altpriority_encoder_3v7" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_ENTITY_NAME" "7 fp_add_altpriority_encoder_6v7 " "Found entity 7: fp_add_altpriority_encoder_6v7" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_ENTITY_NAME" "8 fp_add_altpriority_encoder_bv7 " "Found entity 8: fp_add_altpriority_encoder_bv7" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_ENTITY_NAME" "9 fp_add_altpriority_encoder_r08 " "Found entity 9: fp_add_altpriority_encoder_r08" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_ENTITY_NAME" "10 fp_add_altpriority_encoder_rf8 " "Found entity 10: fp_add_altpriority_encoder_rf8" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_ENTITY_NAME" "11 fp_add_altpriority_encoder_qb6 " "Found entity 11: fp_add_altpriority_encoder_qb6" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_ENTITY_NAME" "12 fp_add_altpriority_encoder_nh8 " "Found entity 12: fp_add_altpriority_encoder_nh8" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_ENTITY_NAME" "13 fp_add_altpriority_encoder_qh8 " "Found entity 13: fp_add_altpriority_encoder_qh8" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_ENTITY_NAME" "14 fp_add_altpriority_encoder_vh8 " "Found entity 14: fp_add_altpriority_encoder_vh8" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_ENTITY_NAME" "15 fp_add_altpriority_encoder_fj8 " "Found entity 15: fp_add_altpriority_encoder_fj8" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_ENTITY_NAME" "16 fp_add_altpriority_encoder_n28 " "Found entity 16: fp_add_altpriority_encoder_n28" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_ENTITY_NAME" "17 fp_add_altpriority_encoder_q28 " "Found entity 17: fp_add_altpriority_encoder_q28" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_ENTITY_NAME" "18 fp_add_altpriority_encoder_v28 " "Found entity 18: fp_add_altpriority_encoder_v28" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_ENTITY_NAME" "19 fp_add_altpriority_encoder_f48 " "Found entity 19: fp_add_altpriority_encoder_f48" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_ENTITY_NAME" "20 fp_add_altpriority_encoder_e48 " "Found entity 20: fp_add_altpriority_encoder_e48" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_ENTITY_NAME" "21 fp_add_altfp_add_sub_7jj " "Found entity 21: fp_add_altfp_add_sub_7jj" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""} { "Info" "ISGN_ENTITY_NAME" "22 fp_add " "Found entity 22: fp_add" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mult.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fp_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_mult_altfp_mult_v9o-RTL " "Found design unit 1: fp_mult_altfp_mult_v9o-RTL" {  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_mult.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353944 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fp_mult-RTL " "Found design unit 2: fp_mult-RTL" {  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_mult.vhd" 1433 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353944 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_mult_altfp_mult_v9o " "Found entity 1: fp_mult_altfp_mult_v9o" {  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_mult.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353944 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_mult " "Found entity 2: fp_mult" {  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_mult.vhd" 1421 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370353944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370353944 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "design01 " "Elaborating entity \"design01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525370354050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_jtag_uart_0 design01_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"design01_jtag_uart_0\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\"" {  } { { "design01/synthesis/design01.vhd" "jtag_uart_0" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/design01.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370354073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_jtag_uart_0_scfifo_w design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w " "Elaborating entity \"design01_jtag_uart_0_scfifo_w\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\"" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "the_design01_jtag_uart_0_scfifo_w" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370354082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "wfifo" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370354279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370354283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370354284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370354284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370354284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370354284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370354284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370354284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370354284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370354284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370354284 ""}  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370354284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370354318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370354318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370354319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370354322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370354322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370354323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370354327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370354327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370354327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370354363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370354363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370354364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370354406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370354406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370354406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370354448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370354448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370354449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_jtag_uart_0_scfifo_r design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_r:the_design01_jtag_uart_0_scfifo_r " "Elaborating entity \"design01_jtag_uart_0_scfifo_r\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_r:the_design01_jtag_uart_0_scfifo_r\"" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "the_design01_jtag_uart_0_scfifo_r" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370354454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "design01_jtag_uart_0_alt_jtag_atlantic" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370354762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370354782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370354783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370354783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370354783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370354783 ""}  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370354783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370354842 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370354846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370354849 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370354858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:my_new_component_0 " "Elaborating entity \"top\" for hierarchy \"top:my_new_component_0\"" {  } { { "design01/synthesis/design01.vhd" "my_new_component_0" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/design01.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370354859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mult top:my_new_component_0\|fp_mult:mult1 " "Elaborating entity \"fp_mult\" for hierarchy \"top:my_new_component_0\|fp_mult:mult1\"" {  } { { "design01/synthesis/submodules/top.vhd" "mult1" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/top.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370355592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mult_altfp_mult_v9o top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component " "Elaborating entity \"fp_mult_altfp_mult_v9o\" for hierarchy \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\"" {  } { { "fp_mult.vhd" "fp_mult_altfp_mult_v9o_component" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_mult.vhd" 1452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370355604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_add_adder\"" {  } { { "fp_mult.vhd" "exp_add_adder" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_mult.vhd" 1293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370355649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_add_adder\"" {  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_mult.vhd" 1293 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370355654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355655 ""}  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_mult.vhd" 1293 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370355655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j1j " "Found entity 1: add_sub_j1j" {  } { { "db/add_sub_j1j.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/add_sub_j1j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370355690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370355690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j1j top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_add_adder\|add_sub_j1j:auto_generated " "Elaborating entity \"add_sub_j1j\" for hierarchy \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_add_adder\|add_sub_j1j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370355691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "fp_mult.vhd" "exp_adj_adder" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_mult.vhd" 1324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370355695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_mult.vhd" 1324 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370355700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355700 ""}  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_mult.vhd" 1324 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370355700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i5h " "Found entity 1: add_sub_i5h" {  } { { "db/add_sub_i5h.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/add_sub_i5h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370355736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370355736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i5h top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_adj_adder\|add_sub_i5h:auto_generated " "Elaborating entity \"add_sub_i5h\" for hierarchy \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_adj_adder\|add_sub_i5h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370355737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "fp_mult.vhd" "exp_bias_subtr" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_mult.vhd" 1336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370355740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_mult.vhd" 1336 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370355745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355746 ""}  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_mult.vhd" 1336 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370355746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0lg " "Found entity 1: add_sub_0lg" {  } { { "db/add_sub_0lg.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/add_sub_0lg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370355781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370355781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0lg top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated " "Elaborating entity \"add_sub_0lg\" for hierarchy \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370355782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:man_round_adder\"" {  } { { "fp_mult.vhd" "man_round_adder" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_mult.vhd" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370355786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:man_round_adder\"" {  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_mult.vhd" 1350 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370355791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355791 ""}  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_mult.vhd" 1350 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370355791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uqg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uqg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uqg " "Found entity 1: add_sub_uqg" {  } { { "db/add_sub_uqg.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/add_sub_uqg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370355826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370355826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uqg top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:man_round_adder\|add_sub_uqg:auto_generated " "Elaborating entity \"add_sub_uqg\" for hierarchy \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:man_round_adder\|add_sub_uqg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370355827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult\"" {  } { { "fp_mult.vhd" "man_product2_mult" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_mult.vhd" 1395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370355854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult\"" {  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_mult.vhd" 1395 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370355859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370355859 ""}  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_mult.vhd" 1395 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370355859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_72t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_72t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_72t " "Found entity 1: mult_72t" {  } { { "db/mult_72t.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/mult_72t.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370355897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370355897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_72t top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult\|mult_72t:auto_generated " "Elaborating entity \"mult_72t\" for hierarchy \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult\|mult_72t:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370355898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add top:my_new_component_0\|fp_add:add1 " "Elaborating entity \"fp_add\" for hierarchy \"top:my_new_component_0\|fp_add:add1\"" {  } { { "design01/synthesis/submodules/top.vhd" "add1" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/top.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altfp_add_sub_7jj top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component " "Elaborating entity \"fp_add_altfp_add_sub_7jj\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\"" {  } { { "fp_add.vhd" "fp_add_altfp_add_sub_7jj_component" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altbarrel_shift_35e top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altbarrel_shift_35e:lbarrel_shift " "Elaborating entity \"fp_add_altbarrel_shift_35e\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altbarrel_shift_35e:lbarrel_shift\"" {  } { { "fp_add.vhd" "lbarrel_shift" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 3973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altbarrel_shift_olb top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altbarrel_shift_olb:rbarrel_shift " "Elaborating entity \"fp_add_altbarrel_shift_olb\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altbarrel_shift_olb:rbarrel_shift\"" {  } { { "fp_add.vhd" "rbarrel_shift" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 3983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_qb6 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"fp_add_altpriority_encoder_qb6\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "fp_add.vhd" "leading_zeroes_cnt" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 3990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_r08 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"fp_add_altpriority_encoder_r08\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "fp_add.vhd" "altpriority_encoder7" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_be8 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7\|fp_add_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"fp_add_altpriority_encoder_be8\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7\|fp_add_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "fp_add.vhd" "altpriority_encoder10" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_6e8 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7\|fp_add_altpriority_encoder_be8:altpriority_encoder10\|fp_add_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"fp_add_altpriority_encoder_6e8\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7\|fp_add_altpriority_encoder_be8:altpriority_encoder10\|fp_add_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "fp_add.vhd" "altpriority_encoder11" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_3e8 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7\|fp_add_altpriority_encoder_be8:altpriority_encoder10\|fp_add_altpriority_encoder_6e8:altpriority_encoder11\|fp_add_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"fp_add_altpriority_encoder_3e8\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7\|fp_add_altpriority_encoder_be8:altpriority_encoder10\|fp_add_altpriority_encoder_6e8:altpriority_encoder11\|fp_add_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "fp_add.vhd" "altpriority_encoder13" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_bv7 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7\|fp_add_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"fp_add_altpriority_encoder_bv7\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7\|fp_add_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "fp_add.vhd" "altpriority_encoder9" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_6v7 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7\|fp_add_altpriority_encoder_bv7:altpriority_encoder9\|fp_add_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"fp_add_altpriority_encoder_6v7\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7\|fp_add_altpriority_encoder_bv7:altpriority_encoder9\|fp_add_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "fp_add.vhd" "altpriority_encoder15" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_3v7 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7\|fp_add_altpriority_encoder_bv7:altpriority_encoder9\|fp_add_altpriority_encoder_6v7:altpriority_encoder15\|fp_add_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"fp_add_altpriority_encoder_3v7\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7\|fp_add_altpriority_encoder_bv7:altpriority_encoder9\|fp_add_altpriority_encoder_6v7:altpriority_encoder15\|fp_add_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "fp_add.vhd" "altpriority_encoder17" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_rf8 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"fp_add_altpriority_encoder_rf8\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "fp_add.vhd" "altpriority_encoder8" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_e48 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"fp_add_altpriority_encoder_e48\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "fp_add.vhd" "trailing_zeros_cnt" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 3996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_fj8 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"fp_add_altpriority_encoder_fj8\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "fp_add.vhd" "altpriority_encoder21" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_vh8 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_fj8:altpriority_encoder21\|fp_add_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"fp_add_altpriority_encoder_vh8\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_fj8:altpriority_encoder21\|fp_add_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "fp_add.vhd" "altpriority_encoder23" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_qh8 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_fj8:altpriority_encoder21\|fp_add_altpriority_encoder_vh8:altpriority_encoder23\|fp_add_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"fp_add_altpriority_encoder_qh8\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_fj8:altpriority_encoder21\|fp_add_altpriority_encoder_vh8:altpriority_encoder23\|fp_add_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "fp_add.vhd" "altpriority_encoder25" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_nh8 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_fj8:altpriority_encoder21\|fp_add_altpriority_encoder_vh8:altpriority_encoder23\|fp_add_altpriority_encoder_qh8:altpriority_encoder25\|fp_add_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"fp_add_altpriority_encoder_nh8\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_fj8:altpriority_encoder21\|fp_add_altpriority_encoder_vh8:altpriority_encoder23\|fp_add_altpriority_encoder_qh8:altpriority_encoder25\|fp_add_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "fp_add.vhd" "altpriority_encoder27" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_f48 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"fp_add_altpriority_encoder_f48\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "fp_add.vhd" "altpriority_encoder22" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_v28 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_f48:altpriority_encoder22\|fp_add_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"fp_add_altpriority_encoder_v28\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_f48:altpriority_encoder22\|fp_add_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "fp_add.vhd" "altpriority_encoder30" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_q28 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_f48:altpriority_encoder22\|fp_add_altpriority_encoder_v28:altpriority_encoder30\|fp_add_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"fp_add_altpriority_encoder_q28\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_f48:altpriority_encoder22\|fp_add_altpriority_encoder_v28:altpriority_encoder30\|fp_add_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "fp_add.vhd" "altpriority_encoder32" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_n28 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_f48:altpriority_encoder22\|fp_add_altpriority_encoder_v28:altpriority_encoder30\|fp_add_altpriority_encoder_q28:altpriority_encoder32\|fp_add_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"fp_add_altpriority_encoder_n28\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_f48:altpriority_encoder22\|fp_add_altpriority_encoder_v28:altpriority_encoder30\|fp_add_altpriority_encoder_q28:altpriority_encoder32\|fp_add_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "fp_add.vhd" "altpriority_encoder34" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub1\"" {  } { { "fp_add.vhd" "add_sub1" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub1\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4513 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356701 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4513 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370356701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lcg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lcg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lcg " "Found entity 1: add_sub_lcg" {  } { { "db/add_sub_lcg.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/add_sub_lcg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370356737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370356737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lcg top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub1\|add_sub_lcg:auto_generated " "Elaborating entity \"add_sub_lcg\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub1\|add_sub_lcg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub2\"" {  } { { "fp_add.vhd" "add_sub2" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub2\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4524 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356747 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4524 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370356747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub3\"" {  } { { "fp_add.vhd" "add_sub3" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub3\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4535 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356755 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4535 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370356755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_icg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_icg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_icg " "Found entity 1: add_sub_icg" {  } { { "db/add_sub_icg.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/add_sub_icg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370356791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370356791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_icg top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub3\|add_sub_icg:auto_generated " "Elaborating entity \"add_sub_icg\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub3\|add_sub_icg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub4\"" {  } { { "fp_add.vhd" "add_sub4" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub4\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4546 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356800 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356800 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4546 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370356800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kbg " "Found entity 1: add_sub_kbg" {  } { { "db/add_sub_kbg.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/add_sub_kbg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370356836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370356836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kbg top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub4\|add_sub_kbg:auto_generated " "Elaborating entity \"add_sub_kbg\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub4\|add_sub_kbg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub5\"" {  } { { "fp_add.vhd" "add_sub5" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub5\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4557 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356847 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4557 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370356847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_adj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_adj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_adj " "Found entity 1: add_sub_adj" {  } { { "db/add_sub_adj.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/add_sub_adj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370356882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370356882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_adj top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated " "Elaborating entity \"add_sub_adj\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub6\"" {  } { { "fp_add.vhd" "add_sub6" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub6\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4573 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356893 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4573 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370356893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "fp_add.vhd" "man_2comp_res_lower" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4594 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356904 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4594 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370356904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pdl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pdl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pdl " "Found entity 1: add_sub_pdl" {  } { { "db/add_sub_pdl.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/add_sub_pdl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370356940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370356940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pdl top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_pdl:auto_generated " "Elaborating entity \"add_sub_pdl\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_pdl:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "fp_add.vhd" "man_2comp_res_upper0" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4612 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370356953 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4612 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370356953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uuk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uuk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uuk " "Found entity 1: add_sub_uuk" {  } { { "db/add_sub_uuk.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/add_sub_uuk.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370356988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370356988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uuk top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated " "Elaborating entity \"add_sub_uuk\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "fp_add.vhd" "man_2comp_res_upper1" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4629 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370356999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357000 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4629 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370357000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "fp_add.vhd" "man_add_sub_upper0" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370357006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4674 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370357012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_add_sub_upper0 " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_add_sub_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357012 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4674 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370357012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "fp_add.vhd" "man_add_sub_upper1" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370357015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4691 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370357021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_add_sub_upper1 " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357021 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4691 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370357021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "fp_add.vhd" "man_res_rounding_add_sub_lower" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370357025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4718 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370357030 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357030 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4718 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370357030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qrg " "Found entity 1: add_sub_qrg" {  } { { "db/add_sub_qrg.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/add_sub_qrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370357065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370357065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qrg top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_qrg:auto_generated " "Elaborating entity \"add_sub_qrg\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_qrg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370357065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "fp_add.vhd" "man_res_rounding_add_sub_upper1" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370357070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4730 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370357075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357075 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4730 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370357075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_34h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_34h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_34h " "Found entity 1: add_sub_34h" {  } { { "db/add_sub_34h.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/add_sub_34h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370357111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370357111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_34h top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_34h:auto_generated " "Elaborating entity \"add_sub_34h\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_34h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370357111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "fp_add.vhd" "trailing_zeros_limit_comparator" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370357121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4742 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370357127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370357127 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/fp_add.vhd" 4742 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370357127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7rh " "Found entity 1: cmpr_7rh" {  } { { "db/cmpr_7rh.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/cmpr_7rh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370357161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370357161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7rh top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_7rh:auto_generated " "Elaborating entity \"cmpr_7rh\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_7rh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370357162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0 design01_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"design01_nios2_gen2_0\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\"" {  } { { "design01/synthesis/design01.vhd" "nios2_gen2_0" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/design01.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu " "Elaborating entity \"design01_nios2_gen2_0_cpu\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0.v" "cpu" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_test_bench design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_test_bench:the_design01_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"design01_nios2_gen2_0_cpu_test_bench\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_test_bench:the_design01_nios2_gen2_0_cpu_test_bench\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_test_bench" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_register_bank_a_module design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"design01_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "design01_nios2_gen2_0_cpu_register_bank_a" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358388 ""}  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370358388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370358430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370358430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_register_bank_b_module design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_b_module:design01_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"design01_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_b_module:design01_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "design01_nios2_gen2_0_cpu_register_bank_b" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_debug design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358495 ""}  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370358495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_break design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_break:the_design01_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_break:the_design01_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_xbrk design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_xbrk:the_design01_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_xbrk:the_design01_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_dbrk design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_dbrk:the_design01_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_dbrk:the_design01_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_itrace design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_itrace:the_design01_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_itrace:the_design01_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_dtrace design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_dtrace:the_design01_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_dtrace:the_design01_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_td_mode design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_dtrace:the_design01_nios2_gen2_0_cpu_nios2_oci_dtrace\|design01_nios2_gen2_0_cpu_nios2_oci_td_mode:design01_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_dtrace:the_design01_nios2_gen2_0_cpu_nios2_oci_dtrace\|design01_nios2_gen2_0_cpu_nios2_oci_td_mode:design01_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "design01_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_fifo design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo\|design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo\|design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo\|design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo\|design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo\|design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo\|design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_pib design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_pib:the_design01_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_pib:the_design01_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_im design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_im:the_design01_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_im:the_design01_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_avalon_reg design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_ocimem design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_ociram_sp_ram_module design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"design01_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "design01_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358704 ""}  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370358704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370358745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370358745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_debug_slave_wrapper design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"design01_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_debug_slave_tck design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"design01_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_design01_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_debug_slave_sysclk design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"design01_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_design01_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" "design01_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370358841 ""}  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370358841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358842 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370358976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_onchip_memory2_0 design01_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"design01_onchip_memory2_0\" for hierarchy \"design01_onchip_memory2_0:onchip_memory2_0\"" {  } { { "design01/synthesis/design01.vhd" "onchip_memory2_0" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/design01.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram design01_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"design01_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "design01/synthesis/submodules/design01_onchip_memory2_0.v" "the_altsyncram" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design01_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"design01_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "design01/synthesis/submodules/design01_onchip_memory2_0.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design01_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"design01_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370359240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file design01_onchip_memory2_0.hex " "Parameter \"init_file\" = \"design01_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370359240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370359240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370359240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370359240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370359240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370359240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370359240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370359240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370359240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370359240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370359240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370359240 ""}  } { { "design01/synthesis/submodules/design01_onchip_memory2_0.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370359240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u4h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u4h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u4h1 " "Found entity 1: altsyncram_u4h1" {  } { { "db/altsyncram_u4h1.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/altsyncram_u4h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370359281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370359281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u4h1 design01_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_u4h1:auto_generated " "Elaborating entity \"altsyncram_u4h1\" for hierarchy \"design01_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_u4h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0 design01_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"design01_mm_interconnect_0\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\"" {  } { { "design01/synthesis/design01.vhd" "mm_interconnect_0" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/design01.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:my_new_component_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:my_new_component_0_avalon_slave_0_translator\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "my_new_component_0_avalon_slave_0_translator" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "design01/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo design01_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_router design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_router:router " "Elaborating entity \"design01_mm_interconnect_0_router\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_router:router\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "router" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_router_default_decode design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_router:router\|design01_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"design01_mm_interconnect_0_router_default_decode\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_router:router\|design01_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_router_002 design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"design01_mm_interconnect_0_router_002\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_router_002:router_002\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "router_002" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_router_002_default_decode design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_router_002:router_002\|design01_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"design01_mm_interconnect_0_router_002_default_decode\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_router_002:router_002\|design01_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_cmd_demux design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"design01_mm_interconnect_0_cmd_demux\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "cmd_demux" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_cmd_mux design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"design01_mm_interconnect_0_cmd_mux\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "cmd_mux" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "design01/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_rsp_demux design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"design01_mm_interconnect_0_rsp_demux\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "rsp_demux" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_rsp_mux design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"design01_mm_interconnect_0_rsp_mux\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "rsp_mux" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "design01/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_avalon_st_adapter design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"design01_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0 design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_irq_mapper design01_irq_mapper:irq_mapper " "Elaborating entity \"design01_irq_mapper\" for hierarchy \"design01_irq_mapper:irq_mapper\"" {  } { { "design01/synthesis/design01.vhd" "irq_mapper" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/design01.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "design01/synthesis/design01.vhd" "rst_controller" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/design01.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "design01/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "design01/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370359969 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1525370361531 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.05.03.23:29:25 Progress: Loading sldd8db5910/alt_sld_fab_wrapper_hw.tcl " "2018.05.03.23:29:25 Progress: Loading sldd8db5910/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370365755 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370367943 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370368159 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370369273 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370369462 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370369671 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370369888 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370369891 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370369891 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1525370370564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd8db5910/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd8db5910/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd8db5910/alt_sld_fab.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/ip/sldd8db5910/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370370957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370370957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370371107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370371107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370371108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370371108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370371231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370371231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370371379 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370371379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370371379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/ip/sldd8db5910/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370371507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370371507 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "632 " "Ignored 632 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "632 " "Ignored 632 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1525370374253 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1525370374253 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "top:my_new_component_0\|fp_add:add3\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|input_is_infinite_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"top:my_new_component_0\|fp_add:add3\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|input_is_infinite_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525370378007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525370378007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525370378007 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525370378007 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "top:my_new_component_0\|fp_add:add3\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|infinity_magnitude_sub_dffe2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"top:my_new_component_0\|fp_add:add3\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|infinity_magnitude_sub_dffe2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525370378007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525370378007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 7 " "Parameter WIDTH set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525370378007 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525370378007 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "top:my_new_component_0\|fp_add:add3\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"top:my_new_component_0\|fp_add:add3\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525370378007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525370378007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 48 " "Parameter WIDTH set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525370378007 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1525370378007 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1525370378007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add3\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|altshift_taps:input_is_infinite_dffe1_rtl_0 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add3\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|altshift_taps:input_is_infinite_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370378121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add3\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|altshift_taps:input_is_infinite_dffe1_rtl_0 " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add3\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|altshift_taps:input_is_infinite_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370378121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370378121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370378121 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370378121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_15m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_15m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_15m " "Found entity 1: shift_taps_15m" {  } { { "db/shift_taps_15m.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/shift_taps_15m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370378156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370378156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8b81 " "Found entity 1: altsyncram_8b81" {  } { { "db/altsyncram_8b81.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/altsyncram_8b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370378197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370378197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7pf " "Found entity 1: cntr_7pf" {  } { { "db/cntr_7pf.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/cntr_7pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370378239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370378239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add3\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add3\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370378326 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add3\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0 " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add3\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370378326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370378326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 7 " "Parameter \"WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370378326 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370378326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_u4m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_u4m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_u4m " "Found entity 1: shift_taps_u4m" {  } { { "db/shift_taps_u4m.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/shift_taps_u4m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370378361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370378361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2b81 " "Found entity 1: altsyncram_2b81" {  } { { "db/altsyncram_2b81.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/altsyncram_2b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370378401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370378401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370378442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370378442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370378480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370378480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add3\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add3\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370378595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add3\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add3\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370378595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370378595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 48 " "Parameter \"WIDTH\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525370378595 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525370378595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_h6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_h6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_h6m " "Found entity 1: shift_taps_h6m" {  } { { "db/shift_taps_h6m.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/shift_taps_h6m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370378631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370378631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dl31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dl31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dl31 " "Found entity 1: altsyncram_dl31" {  } { { "db/altsyncram_dl31.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/altsyncram_dl31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370378678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370378678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525370378737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370378737 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1525370379405 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v" 398 -1 0 } } { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_jtag_uart_0.v" 352 -1 0 } } { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "design01/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "design01/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1525370379590 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1525370379590 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370382321 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "57 " "57 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525370386441 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vipinsoni/MTP/test_mat_mul_01/output_files/platform01.map.smsg " "Generated suppressed messages file /home/vipinsoni/MTP/test_mat_mul_01/output_files/platform01.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370388367 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525370390032 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525370390032 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7647 " "Implemented 7647 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525370390740 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525370390740 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7404 " "Implemented 7404 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525370390740 ""} { "Info" "ICUT_CUT_TM_RAMS" "208 " "Implemented 208 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1525370390740 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "28 " "Implemented 28 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1525370390740 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525370390740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1162 " "Peak virtual memory: 1162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525370390796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  3 23:29:50 2018 " "Processing ended: Thu May  3 23:29:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525370390796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525370390796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525370390796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525370390796 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1525370392336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525370392336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  3 23:29:51 2018 " "Processing started: Thu May  3 23:29:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525370392336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1525370392336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off platform01 -c platform01 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off platform01 -c platform01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1525370392336 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1525370392370 ""}
{ "Info" "0" "" "Project  = platform01" {  } {  } 0 0 "Project  = platform01" 0 0 "Fitter" 0 0 1525370392371 ""}
{ "Info" "0" "" "Revision = platform01" {  } {  } 0 0 "Revision = platform01" 0 0 "Fitter" 0 0 1525370392371 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1525370392529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1525370392529 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "platform01 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"platform01\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1525370392576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525370392641 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525370392641 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1525370392939 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1525370392945 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525370393110 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525370393110 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525370393110 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1525370393110 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/quartus/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/vipinsoni/MTP/test_mat_mul_01/" { { 0 { 0 ""} 0 17891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525370393132 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/quartus/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/vipinsoni/MTP/test_mat_mul_01/" { { 0 { 0 ""} 0 17893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525370393132 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/quartus/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/vipinsoni/MTP/test_mat_mul_01/" { { 0 { 0 ""} 0 17895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525370393132 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/opt/quartus/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/vipinsoni/MTP/test_mat_mul_01/" { { 0 { 0 ""} 0 17897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525370393132 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/quartus/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/quartus/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/vipinsoni/MTP/test_mat_mul_01/" { { 0 { 0 ""} 0 17899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525370393132 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1525370393132 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1525370393136 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1525370393687 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1525370394240 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525370395233 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1525370395233 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "platform01.sdc " "Synopsys Design Constraints File file not found: 'platform01.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1525370395320 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready clk_clk " "Register design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525370395343 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525370395343 "|design01|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1525370395417 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1525370395417 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1525370395417 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1525370395417 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1525370395417 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525370395417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525370395417 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525370395417 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1525370395417 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525370396867 ""}  } { { "design01/synthesis/design01.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/design01.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/vipinsoni/MTP/test_mat_mul_01/" { { 0 { 0 ""} 0 17880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525370396867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525370396867 ""}  } { { "temporary_test_loc" "" { Generic "/home/vipinsoni/MTP/test_mat_mul_01/" { { 0 { 0 ""} 0 17430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525370396867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_reset_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset_reset_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525370396867 ""}  } { { "design01/synthesis/design01.vhd" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/design01.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/vipinsoni/MTP/test_mat_mul_01/" { { 0 { 0 ""} 0 17881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525370396867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525370396867 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "design01/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vipinsoni/MTP/test_mat_mul_01/" { { 0 { 0 ""} 0 9327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525370396867 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vipinsoni/MTP/test_mat_mul_01/" { { 0 { 0 ""} 0 1880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525370396867 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/opt/quartus/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/quartus/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/vipinsoni/MTP/test_mat_mul_01/" { { 0 { 0 ""} 0 1129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525370396867 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525370396867 ""}  } { { "design01/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/vipinsoni/MTP/test_mat_mul_01/design01/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/vipinsoni/MTP/test_mat_mul_01/" { { 0 { 0 ""} 0 570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525370396867 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1525370397857 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525370397874 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525370397875 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525370397898 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525370397927 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1525370397961 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1525370398273 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1525370398291 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1525370398291 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525370399016 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1525370399030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1525370400274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525370401788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1525370401880 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1525370404008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525370404008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1525370405369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/vipinsoni/MTP/test_mat_mul_01/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1525370408285 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1525370408285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1525370408973 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1525370408973 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1525370408973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525370408975 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.72 " "Total time spent on timing analysis during the Fitter is 0.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1525370409309 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525370409385 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525370410292 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525370410297 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525370411320 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525370413132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1637 " "Peak virtual memory: 1637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525370416056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  3 23:30:16 2018 " "Processing ended: Thu May  3 23:30:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525370416056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525370416056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525370416056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1525370416056 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1525370417120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525370417121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  3 23:30:16 2018 " "Processing started: Thu May  3 23:30:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525370417121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1525370417121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off platform01 -c platform01 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off platform01 -c platform01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1525370417121 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1525370417438 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1525370419080 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1525370419113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "840 " "Peak virtual memory: 840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525370419267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  3 23:30:19 2018 " "Processing ended: Thu May  3 23:30:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525370419267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525370419267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525370419267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1525370419267 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1525370420016 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1525370420710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525370420711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  3 23:30:20 2018 " "Processing started: Thu May  3 23:30:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525370420711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370420711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta platform01 -c platform01 " "Command: quartus_sta platform01 -c platform01" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370420711 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1525370420747 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370420968 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370420968 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370421034 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370421034 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525370421695 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370421695 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "platform01.sdc " "Synopsys Design Constraints File file not found: 'platform01.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370421771 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|hbreak_enabled clk_clk " "Register design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525370421792 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370421792 "|design01|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1525370421834 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1525370421834 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1525370421834 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370421834 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1525370421835 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525370421849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.021 " "Worst-case setup slack is 43.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370421860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370421860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.021               0.000 altera_reserved_tck  " "   43.021               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370421860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370421860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370421862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370421862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370421862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370421862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.448 " "Worst-case recovery slack is 48.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370421863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370421863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.448               0.000 altera_reserved_tck  " "   48.448               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370421863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370421863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.283 " "Worst-case removal slack is 1.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370421864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370421864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.283               0.000 altera_reserved_tck  " "    1.283               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370421864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370421864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.627 " "Worst-case minimum pulse width slack is 49.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370421864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370421864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.627               0.000 altera_reserved_tck  " "   49.627               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370421864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370421864 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525370421906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525370421906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525370421906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525370421906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.929 ns " "Worst Case Available Settling Time: 197.929 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525370421906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525370421906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525370421906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525370421906 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370421906 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525370421910 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370421948 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370422973 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|hbreak_enabled clk_clk " "Register design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525370423288 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370423288 "|design01|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1525370423297 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1525370423297 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1525370423297 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370423297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.754 " "Worst-case setup slack is 43.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.754               0.000 altera_reserved_tck  " "   43.754               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370423305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370423307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.656 " "Worst-case recovery slack is 48.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.656               0.000 altera_reserved_tck  " "   48.656               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370423309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.165 " "Worst-case removal slack is 1.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.165               0.000 altera_reserved_tck  " "    1.165               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370423311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.605 " "Worst-case minimum pulse width slack is 49.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.605               0.000 altera_reserved_tck  " "   49.605               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370423312 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525370423355 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525370423355 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525370423355 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525370423355 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.149 ns " "Worst Case Available Settling Time: 198.149 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525370423355 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525370423355 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525370423355 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525370423355 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370423355 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525370423359 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|hbreak_enabled clk_clk " "Register design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525370423599 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370423599 "|design01|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1525370423608 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1525370423608 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1525370423608 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370423608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.936 " "Worst-case setup slack is 45.936" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.936               0.000 altera_reserved_tck  " "   45.936               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370423612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 altera_reserved_tck  " "    0.188               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370423616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.313 " "Worst-case recovery slack is 49.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.313               0.000 altera_reserved_tck  " "   49.313               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370423618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.714 " "Worst-case removal slack is 0.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.714               0.000 altera_reserved_tck  " "    0.714               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370423621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.482 " "Worst-case minimum pulse width slack is 49.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.482               0.000 altera_reserved_tck  " "   49.482               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525370423623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370423623 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525370423668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525370423668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525370423668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525370423668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.882 ns " "Worst Case Available Settling Time: 198.882 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525370423668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525370423668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525370423668 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525370423668 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370423668 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370423984 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370423985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "930 " "Peak virtual memory: 930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525370424069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  3 23:30:24 2018 " "Processing ended: Thu May  3 23:30:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525370424069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525370424069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525370424069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370424069 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525370425112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525370425114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  3 23:30:24 2018 " "Processing started: Thu May  3 23:30:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525370425114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1525370425114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off platform01 -c platform01 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off platform01 -c platform01" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1525370425114 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1525370425540 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "platform01_6_1200mv_85c_slow.vo /home/vipinsoni/MTP/test_mat_mul_01/simulation/modelsim/ simulation " "Generated file platform01_6_1200mv_85c_slow.vo in folder \"/home/vipinsoni/MTP/test_mat_mul_01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525370427630 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "platform01_6_1200mv_0c_slow.vo /home/vipinsoni/MTP/test_mat_mul_01/simulation/modelsim/ simulation " "Generated file platform01_6_1200mv_0c_slow.vo in folder \"/home/vipinsoni/MTP/test_mat_mul_01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525370428863 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "platform01_min_1200mv_0c_fast.vo /home/vipinsoni/MTP/test_mat_mul_01/simulation/modelsim/ simulation " "Generated file platform01_min_1200mv_0c_fast.vo in folder \"/home/vipinsoni/MTP/test_mat_mul_01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525370430110 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "platform01.vo /home/vipinsoni/MTP/test_mat_mul_01/simulation/modelsim/ simulation " "Generated file platform01.vo in folder \"/home/vipinsoni/MTP/test_mat_mul_01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525370431560 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "platform01_6_1200mv_85c_v_slow.sdo /home/vipinsoni/MTP/test_mat_mul_01/simulation/modelsim/ simulation " "Generated file platform01_6_1200mv_85c_v_slow.sdo in folder \"/home/vipinsoni/MTP/test_mat_mul_01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525370432331 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "platform01_6_1200mv_0c_v_slow.sdo /home/vipinsoni/MTP/test_mat_mul_01/simulation/modelsim/ simulation " "Generated file platform01_6_1200mv_0c_v_slow.sdo in folder \"/home/vipinsoni/MTP/test_mat_mul_01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525370433043 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "platform01_min_1200mv_0c_v_fast.sdo /home/vipinsoni/MTP/test_mat_mul_01/simulation/modelsim/ simulation " "Generated file platform01_min_1200mv_0c_v_fast.sdo in folder \"/home/vipinsoni/MTP/test_mat_mul_01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525370433751 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "platform01_v.sdo /home/vipinsoni/MTP/test_mat_mul_01/simulation/modelsim/ simulation " "Generated file platform01_v.sdo in folder \"/home/vipinsoni/MTP/test_mat_mul_01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525370434461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1128 " "Peak virtual memory: 1128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525370435817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  3 23:30:35 2018 " "Processing ended: Thu May  3 23:30:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525370435817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525370435817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525370435817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1525370435817 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus Prime Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1525370436548 ""}
