Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Tue Feb 11 18:18:28 2025
| Host         : Dell-G15-5515 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_impl/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.125ns  (logic 5.685ns (23.564%)  route 18.440ns (76.436%))
  Logic Levels:           31  (CARRY4=3 LUT3=3 LUT4=2 LUT5=8 LUT6=15)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 23.361 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.704    -0.988    i_ariane/i_cva6/csr_regfile_i/clk_out1
    SLICE_X56Y83         FDCE                                         r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDCE (Prop_fdce_C_Q)         0.456    -0.532 r  i_ariane/i_cva6/csr_regfile_i/pmpcfg_q_reg[6][addr_mode][0]/Q
                         net (fo=17, routed)          1.012     0.480    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/Mem_DP_reg_i_418[0]
    SLICE_X56Y84         LUT6 (Prop_lut6_I0_O)        0.124     0.604 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_43/O
                         net (fo=5, routed)           0.559     1.162    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][0]
    SLICE_X57Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.286 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_44/O
                         net (fo=2, routed)           0.575     1.861    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___102_n_0
    SLICE_X57Y88         LUT5 (Prop_lut5_I0_O)        0.124     1.985 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103/O
                         net (fo=5, routed)           0.693     2.678    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___103_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.802 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT6_45/O
                         net (fo=4, routed)           0.489     3.291    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][17]
    SLICE_X56Y89         LUT3 (Prop_lut3_I2_O)        0.124     3.415 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/cva6_mmu_sv32_LUT3_6/O
                         net (fo=5, routed)           0.744     4.158    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][19]
    SLICE_X56Y93         LUT5 (Prop_lut5_I2_O)        0.124     4.282 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___106/O
                         net (fo=5, routed)           0.443     4.725    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/pmpaddr_q_reg[6][23]
    SLICE_X56Y93         LUT3 (Prop_lut3_I2_O)        0.120     4.845 f  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i___108/O
                         net (fo=3, routed)           0.703     5.548    i_ariane/i_cva6/csr_regfile_i/Mem_DP_reg_i_67__3
    SLICE_X54Y92         LUT6 (Prop_lut6_I0_O)        0.327     5.875 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_207/O
                         net (fo=1, routed)           0.000     5.875    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_531
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.408 f  i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64/CO[3]
                         net (fo=1, routed)           0.713     7.121    i_ariane/i_cva6/csr_regfile_i/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i___29_i_64_n_0
    SLICE_X57Y92         LUT5 (Prop_lut5_I0_O)        0.118     7.239 f  i_ariane/i_cva6/csr_regfile_i/i___29_i_18/O
                         net (fo=1, routed)           0.740     7.980    i_ariane/i_cva6/csr_regfile_i/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_pmp_data/p_8_in
    SLICE_X57Y88         LUT6 (Prop_lut6_I3_O)        0.326     8.306 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_222/O
                         net (fo=1, routed)           0.452     8.758    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_137
    SLICE_X57Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.882 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_223/O
                         net (fo=1, routed)           0.426     9.308    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_138
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_224/O
                         net (fo=1, routed)           0.371     9.803    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_139
    SLICE_X56Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.927 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_225/O
                         net (fo=1, routed)           0.584    10.510    i_ariane/i_cva6/csr_regfile_i/csr_regfile_net_140
    SLICE_X55Y88         LUT6 (Prop_lut6_I5_O)        0.124    10.634 r  i_ariane/i_cva6/csr_regfile_i/csr_regfile_LUT6_226/O
                         net (fo=36, routed)          0.555    11.190    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o_reg[30]
    SLICE_X54Y88         LUT5 (Prop_lut5_I3_O)        0.124    11.314 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2/O
                         net (fo=17, routed)          0.304    11.618    i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/gen_register.d_o[35]_i_2_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I0_O)        0.124    11.742 r  i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu_sv32.i_cva6_mmu/i_ptw/i___144_i_2/O
                         net (fo=58, routed)          0.689    12.431    i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/mmu_exception[valid]
    SLICE_X56Y81         LUT5 (Prop_lut5_I0_O)        0.120    12.551 r  i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/i___144_i_1/O
                         net (fo=12, routed)          0.476    13.028    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.327    13.355 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___124_i_2/O
                         net (fo=22, routed)          0.584    13.938    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19_0
    SLICE_X62Y79         LUT6 (Prop_lut6_I4_O)        0.124    14.062 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_29/O
                         net (fo=1, routed)           0.436    14.498    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_29_n_0
    SLICE_X62Y78         LUT4 (Prop_lut4_I3_O)        0.124    14.622 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[1]_i_19/O
                         net (fo=3, routed)           0.610    15.232    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_11
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124    15.356 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_10/O
                         net (fo=1, routed)           0.000    15.356    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q[1]_i_10_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.869 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.869    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_3_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.986 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_q_reg[1]_i_2/CO[3]
                         net (fo=2, routed)           0.888    16.874    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/rd_hit_oh_o20_out
    SLICE_X58Y76         LUT6 (Prop_lut6_I1_O)        0.124    16.998 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_tag_srams[1].i_tag_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/FSM_sequential_state_q[1]_i_4__0/O
                         net (fo=9, routed)           0.586    17.584    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/FSM_sequential_state_q_reg[1]_2
    SLICE_X54Y76         LUT6 (Prop_lut6_I0_O)        0.124    17.708 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/wt_dcache_ctrl__LUT6/O
                         net (fo=39, routed)          0.897    18.606    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/wt_dcache_ctrl__net_1
    SLICE_X52Y75         LUT3 (Prop_lut3_I1_O)        0.124    18.730 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/i___112_i_12/O
                         net (fo=2, routed)           0.499    19.229    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_3[0]
    SLICE_X52Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.353 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/i___236_i_6/O
                         net (fo=2, routed)           0.446    19.798    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/bank_off_q_reg[3]_0
    SLICE_X52Y75         LUT5 (Prop_lut5_I4_O)        0.124    19.922 f  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___236_i_3/O
                         net (fo=12, routed)          0.973    20.895    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache_n_355
    SLICE_X51Y76         LUT4 (Prop_lut4_I3_O)        0.124    21.019 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i___237_comp_6/O
                         net (fo=1, routed)           0.850    21.869    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/i___237_n_0_repN_6_alias
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124    21.993 r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/Mem_DP_reg_i_7__2_comp/O
                         net (fo=2, routed)           1.144    23.137    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg_18[2]
    RAMB36_X2Y14         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.506    23.361    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/clk_out1
    RAMB36_X2Y14         RAMB36E1                                     r  i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
                         clock pessimism              0.467    23.828    
                         clock uncertainty           -0.082    23.746    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    23.180    i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[2].i_data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg
  -------------------------------------------------------------------
                         required time                         23.180    
                         arrival time                         -23.137    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             13.549ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tdo
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.451ns  (logic 4.015ns (62.241%)  route 2.436ns (37.759%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDCE                         0.000     0.000 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
    SLICE_X113Y70        FDCE (Prop_fdce_C_Q)         0.459     0.459 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.436     2.895    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556     6.451 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000     6.451    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                 13.549    

Slack (MET) :             19.412ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 0.668ns (14.355%)  route 3.985ns (85.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.602ns = ( 23.398 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.782    -0.910    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X100Y25        FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y25        FDCE (Prop_fdce_C_Q)         0.518    -0.392 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           1.900     1.507    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X105Y38        LUT2 (Prop_lut2_I1_O)        0.150     1.657 f  i_dm_top/i_dm_csrs/dm_csrs_LUT2_1/O
                         net (fo=4, routed)           2.086     3.743    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X81Y60         FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16201, routed)       1.543    23.398    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X81Y60         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                         clock pessimism              0.453    23.850    
                         clock uncertainty           -0.082    23.768    
    SLICE_X81Y60         FDCE (Recov_fdce_C_CLR)     -0.613    23.155    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]
  -------------------------------------------------------------------
                         required time                         23.155    
                         arrival time                          -3.743    
  -------------------------------------------------------------------
                         slack                                 19.412    




