#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Jun 15 17:22:52 2018
# Process ID: 16916
# Current directory: E:/shu_zi_luo_ji/shiyan2_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16792 E:\shu_zi_luo_ji\shiyan2_2\shiyan2_2.xpr
# Log file: E:/shu_zi_luo_ji/shiyan2_2/vivado.log
# Journal file: E:/shu_zi_luo_ji/shiyan2_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 842.074 ; gain = 101.195
update_compile_order -fileset sources_1
set_property top counter [current_fileset]
update_compile_order -fileset sources_1
set_property top counter_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run synth_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 8
[Fri Jun 15 17:24:40 2018] Launched synth_1...
Run output will be captured here: E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sim_1/new/counter_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 2b507caa4d4c4004a074f68160aabed3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_test_behav xil_defaultlib.counter_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.counter_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_test_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 859.145 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_test_behav -key {Behavioral:sim_1:Functional:counter_test} -tclbatch {counter_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source counter_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 870.441 ; gain = 11.297
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 870.441 ; gain = 11.297
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: counter
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 984.855 ; gain = 110.266
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1027.383 ; gain = 152.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1027.383 ; gain = 152.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1027.383 ; gain = 152.793
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/sequential_detector.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/sequential_detector.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator_3_bit.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator_3_bit.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1380.914 ; gain = 506.324
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1380.914 ; gain = 506.324
set_property top counter_mod_8 [current_fileset]
set_property top counter_mod_8_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1383.551 ; gain = 2.637
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter_mod_8' [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v:2]
INFO: [Synth 8-6157] synthesizing module 'counter' [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'counter_mod_8' (2#1) [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1423.742 ; gain = 42.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1423.742 ; gain = 42.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1423.742 ; gain = 42.828
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/sequential_detector.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/sequential_detector.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator_3_bit.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator_3_bit.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1439.648 ; gain = 58.734
close [ open E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/mux2_1.v w ]
add_files E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/mux2_1.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1439.648 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter_mod_8' [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v:2]
INFO: [Synth 8-6157] synthesizing module 'mux' [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/mux2_1.v:2]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux' (1#1) [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/mux2_1.v:2]
ERROR: [Synth 8-685] variable 'rst' should not be used in output port connection [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v:13]
ERROR: [Synth 8-6156] failed synthesizing module 'counter_mod_8' [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1451.289 ; gain = 11.641
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1451.367 ; gain = 11.719
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1452.707 ; gain = 0.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter_mod_8' [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v:2]
INFO: [Synth 8-6157] synthesizing module 'mux' [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/mux2_1.v:2]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux' (1#1) [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/mux2_1.v:2]
ERROR: [Synth 8-685] variable 'rst' should not be used in output port connection [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v:13]
ERROR: [Synth 8-6156] failed synthesizing module 'counter_mod_8' [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1454.895 ; gain = 2.254
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1454.895 ; gain = 2.254
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1456.824 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter_mod_8' [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v:2]
INFO: [Synth 8-6157] synthesizing module 'mux' [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/mux2_1.v:2]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux' (1#1) [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/mux2_1.v:2]
ERROR: [Synth 8-685] variable 'rst' should not be used in output port connection [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v:13]
ERROR: [Synth 8-6156] failed synthesizing module 'counter_mod_8' [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1457.742 ; gain = 0.918
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1457.820 ; gain = 0.996
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.445 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter_mod_8' [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v:2]
INFO: [Synth 8-6157] synthesizing module 'mux' [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/mux2_1.v:2]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux' (1#1) [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/mux2_1.v:2]
ERROR: [Synth 8-439] module 'mus' not found [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v:14]
	Parameter positional_param_0 bound to: 32'sb00000000000000000000000000000001 
ERROR: [Synth 8-6156] failed synthesizing module 'counter_mod_8' [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1461.445 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1461.445 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.445 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter_mod_8' [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v:2]
INFO: [Synth 8-6157] synthesizing module 'mux' [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/mux2_1.v:2]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux' (1#1) [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/mux2_1.v:2]
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized0' [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/mux2_1.v:2]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized0' (1#1) [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/mux2_1.v:2]
INFO: [Synth 8-6157] synthesizing module 'counter' [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'counter_mod_8' (3#1) [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1462.477 ; gain = 1.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1462.477 ; gain = 1.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1462.477 ; gain = 1.031
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/sequential_detector.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/sequential_detector.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator_3_bit.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator_3_bit.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1506.570 ; gain = 45.125
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_mod_8_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_mod_8_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_mod_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sim_1/new/counter_mod_8_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_mod_8_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 2b507caa4d4c4004a074f68160aabed3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_mod_8_test_behav xil_defaultlib.counter_mod_8_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux(N=4)
Compiling module xil_defaultlib.mux(N=1)
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.counter_mod_8
Compiling module xil_defaultlib.counter_mod_8_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_mod_8_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_mod_8_test_behav -key {Behavioral:sim_1:Functional:counter_mod_8_test} -tclbatch {counter_mod_8_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source counter_mod_8_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_mod_8_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1506.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_mod_8_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_mod_8_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_mod_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sim_1/new/counter_mod_8_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_mod_8_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 2b507caa4d4c4004a074f68160aabed3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_mod_8_test_behav xil_defaultlib.counter_mod_8_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux(N=4)
Compiling module xil_defaultlib.mux(N=1)
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.counter_mod_8
Compiling module xil_defaultlib.counter_mod_8_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_mod_8_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_mod_8_test_behav -key {Behavioral:sim_1:Functional:counter_mod_8_test} -tclbatch {counter_mod_8_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source counter_mod_8_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_mod_8_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1506.570 ; gain = 0.000
add_bp {E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v} 11
remove_bps -file {E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v} -line 11
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_mod_8_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_mod_8_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_mod_8
INFO: [VRFC 10-2458] undeclared symbol T2, assumed default net type wire [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sim_1/new/counter_mod_8_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_mod_8_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 2b507caa4d4c4004a074f68160aabed3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_mod_8_test_behav xil_defaultlib.counter_mod_8_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v:12]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux(N=4)
Compiling module xil_defaultlib.mux(N=1)
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.counter_mod_8
Compiling module xil_defaultlib.counter_mod_8_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_mod_8_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1506.570 ; gain = 0.000
run 500 ns
run 500 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_mod_8_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj counter_mod_8_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_mod_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sim_1/new/counter_mod_8_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_mod_8_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 2b507caa4d4c4004a074f68160aabed3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_mod_8_test_behav xil_defaultlib.counter_mod_8_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/counter_mod_8.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux(N=4)
Compiling module xil_defaultlib.mux(N=1)
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.counter_mod_8
Compiling module xil_defaultlib.counter_mod_8_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_mod_8_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1506.570 ; gain = 0.000
run 500 ns
run 500 ns
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top sequential_detector [current_fileset]
update_compile_order -fileset sources_1
set_property top sequential_detector_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sequential_detector_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sequential_detector_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 2b507caa4d4c4004a074f68160aabed3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sequential_detector_test_behav xil_defaultlib.sequential_detector_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sequential_detector_test_behav -key {Behavioral:sim_1:Functional:sequential_detector_test} -tclbatch {sequential_detector_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source sequential_detector_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sequential_detector_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1506.570 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1506.570 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sequential_detector' [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/sequential_detector.v:2]
	Parameter ST0 bound to: 0 - type: integer 
	Parameter ST1 bound to: 1 - type: integer 
	Parameter ST2 bound to: 2 - type: integer 
	Parameter ST3 bound to: 3 - type: integer 
	Parameter ST4 bound to: 4 - type: integer 
	Parameter ST5 bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sequential_detector' (1#1) [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/sequential_detector.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1506.570 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1506.570 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1506.570 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/sequential_detector.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/sequential_detector.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator_3_bit.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator_3_bit.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1506.570 ; gain = 0.000
set_property top comparator_3_bit [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1506.570 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'comparator_3_bit' [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/comparator_3_bit.v:2]
INFO: [Synth 8-6157] synthesizing module 'comparator' [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/comparator.v:2]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (1#1) [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/comparator.v:2]
INFO: [Synth 8-6155] done synthesizing module 'comparator_3_bit' (2#1) [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/sources_1/new/comparator_3_bit.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1506.570 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1506.570 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1506.570 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/counter_mod_8.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/sequential_detector.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/sequential_detector.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator.xdc]
Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator_3_bit.xdc]
Finished Parsing XDC File [E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.srcs/constrs_1/new/comparator_3_bit.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1516.027 ; gain = 9.457
set_property top comparator_3_bit_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'comparator_3_bit_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj comparator_3_bit_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 2b507caa4d4c4004a074f68160aabed3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comparator_3_bit_test_behav xil_defaultlib.comparator_3_bit_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/shu_zi_luo_ji/shiyan2_2/shiyan2_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "comparator_3_bit_test_behav -key {Behavioral:sim_1:Functional:comparator_3_bit_test} -tclbatch {comparator_3_bit_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source comparator_3_bit_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'comparator_3_bit_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1516.027 ; gain = 0.000
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 15 19:52:17 2018...
