$date
	Sat Apr 29 05:24:01 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module BCD_ADDER_TB $end
$var wire 1 ! carry $end
$var wire 4 " sum [3:0] $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % c_in $end
$scope module DUT $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 ( c_in $end
$var reg 1 ) carry $end
$var reg 4 * sum [3:0] $end
$var reg 5 + sum_temp [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
b0 *
0)
0(
b0 '
b0 &
0%
b0 $
b0 #
b0 "
0!
$end
#100000
b11 *
b11 "
1)
1!
b10011 +
1%
1(
b1000 $
b1000 '
b100 #
b100 &
#200000
b101 *
b101 "
0)
0!
b101 +
0%
0(
b1 $
b1 '
#300000
b110 *
b110 "
1)
1!
b10110 +
1%
1(
b1001 $
b1001 '
b110 #
b110 &
#400000
b101 *
b101 "
b10101 +
0%
0(
#500000
b0 *
b0 "
b10000 +
b10 $
b10 '
b1000 #
b1000 &
#600000
b1 *
b1 "
b10001 +
1%
1(
#700000
b1001 *
b1001 "
b11001 +
b1001 $
b1001 '
b1001 #
b1001 &
#800000
