read -sv run_verilog_mid/adder_32b_11_80_f8f865213e89f6b54e0b3bf4812decd2.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_11_80_f8f865213e89f6b54e0b3bf4812decd2_yosys.v
