
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 3.45

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: crc_out[0]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__buf_6)
    16    0.08    0.15    0.17    0.37 ^ hold1/X (sky130_fd_sc_hd__buf_6)
                                         net1 (net)
                  0.15    0.00    0.37 ^ crc_out[0]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.37   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ crc_out[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.34    0.34   library removal time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)


Startpoint: crc_reg[5]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: crc_out[5]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ crc_reg[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.12    0.36    0.36 ^ crc_reg[5]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         crc_reflected[5] (net)
                  0.12    0.00    0.36 ^ crc_out[5]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.36   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ crc_out[5]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.06   -0.06   library hold time
                                 -0.06   data required time
-----------------------------------------------------------------------------
                                 -0.06   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: crc_reg[7]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__buf_6)
    16    0.08    0.15    0.17    0.37 ^ hold1/X (sky130_fd_sc_hd__buf_6)
                                         net1 (net)
                  0.15    0.00    0.37 ^ crc_reg[7]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.37   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ crc_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.17    5.17   library recovery time
                                  5.17   data required time
-----------------------------------------------------------------------------
                                  5.17   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  4.80   slack (MET)


Startpoint: crc_reg[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: crc_reg[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ crc_reg[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
     3    0.02    0.08    0.42    0.42 v crc_reg[6]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         crc_reflected[6] (net)
                  0.08    0.00    0.42 v _48_/B (sky130_fd_sc_hd__xnor2_4)
     4    0.03    0.24    0.23    0.66 ^ _48_/Y (sky130_fd_sc_hd__xnor2_4)
                                         _09_ (net)
                  0.24    0.00    0.66 ^ _59_/B (sky130_fd_sc_hd__xnor3_1)
     1    0.00    0.07    0.35    1.00 v _59_/X (sky130_fd_sc_hd__xnor3_1)
                                         _19_ (net)
                  0.07    0.00    1.00 v _60_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.10    0.10    1.11 ^ _60_/Y (sky130_fd_sc_hd__nor2_1)
                                         _20_ (net)
                  0.10    0.00    1.11 ^ _61_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _61_/X (sky130_fd_sc_hd__mux2_1)
                                         _01_ (net)
                  0.05    0.00    1.42 v crc_reg[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.42   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ crc_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.13    4.87   library setup time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                                 -1.42   data arrival time
-----------------------------------------------------------------------------
                                  3.45   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: crc_reg[7]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__buf_6)
    16    0.08    0.15    0.17    0.37 ^ hold1/X (sky130_fd_sc_hd__buf_6)
                                         net1 (net)
                  0.15    0.00    0.37 ^ crc_reg[7]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.37   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ crc_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.17    5.17   library recovery time
                                  5.17   data required time
-----------------------------------------------------------------------------
                                  5.17   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  4.80   slack (MET)


Startpoint: crc_reg[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: crc_reg[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ crc_reg[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
     3    0.02    0.08    0.42    0.42 v crc_reg[6]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         crc_reflected[6] (net)
                  0.08    0.00    0.42 v _48_/B (sky130_fd_sc_hd__xnor2_4)
     4    0.03    0.24    0.23    0.66 ^ _48_/Y (sky130_fd_sc_hd__xnor2_4)
                                         _09_ (net)
                  0.24    0.00    0.66 ^ _59_/B (sky130_fd_sc_hd__xnor3_1)
     1    0.00    0.07    0.35    1.00 v _59_/X (sky130_fd_sc_hd__xnor3_1)
                                         _19_ (net)
                  0.07    0.00    1.00 v _60_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.10    0.10    1.11 ^ _60_/Y (sky130_fd_sc_hd__nor2_1)
                                         _20_ (net)
                  0.10    0.00    1.11 ^ _61_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.42 v _61_/X (sky130_fd_sc_hd__mux2_1)
                                         _01_ (net)
                  0.05    0.00    1.42 v crc_reg[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.42   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ crc_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.13    4.87   library setup time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                                 -1.42   data arrival time
-----------------------------------------------------------------------------
                                  3.45   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
1.195934772491455

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
1.4892979860305786

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8030

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.04514024779200554

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.047616999596357346

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9480

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: crc_reg[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: crc_reg[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ crc_reg[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.42    0.42 v crc_reg[6]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
   0.23    0.66 ^ _48_/Y (sky130_fd_sc_hd__xnor2_4)
   0.35    1.00 v _59_/X (sky130_fd_sc_hd__xnor3_1)
   0.10    1.11 ^ _60_/Y (sky130_fd_sc_hd__nor2_1)
   0.32    1.42 v _61_/X (sky130_fd_sc_hd__mux2_1)
   0.00    1.42 v crc_reg[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           1.42   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock network delay (ideal)
   0.00    5.00   clock reconvergence pessimism
           5.00 ^ crc_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
  -0.13    4.87   library setup time
           4.87   data required time
---------------------------------------------------------
           4.87   data required time
          -1.42   data arrival time
---------------------------------------------------------
           3.45   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: crc_reg[5]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: crc_out[5]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ crc_reg[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.36    0.36 ^ crc_reg[5]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.36 ^ crc_out[5]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
           0.36   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ crc_out[5]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
  -0.06   -0.06   library hold time
          -0.06   data required time
---------------------------------------------------------
          -0.06   data required time
          -0.36   data arrival time
---------------------------------------------------------
           0.42   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
1.4249

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
3.4462

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
241.855569

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.79e-04   3.77e-05   2.07e-10   2.17e-04  49.8%
Combinational          1.37e-04   8.18e-05   2.33e-10   2.19e-04  50.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.16e-04   1.20e-04   4.40e-10   4.36e-04 100.0%
                          72.6%      27.4%       0.0%
