/dts-v1/;

/ {
	#address-cells = < 0x01 >;
	#size-cells = < 0x01 >;
	compatible = "rockchip,rk3288";
	rockchip,sram = < 0x01 >;
	interrupt-parent = < 0x02 >;

	chosen {
		bootargs = "vmalloc=512M";
	};

	aliases {
		serial0 = "/serial@ff180000";
		serial1 = "/serial@ff190000";
		serial2 = "/serial@ff690000";
		serial3 = "/serial@ff1b0000";
		serial4 = "/serial@ff1c0000";
		i2c0 = "/i2c@ff650000";
		i2c1 = "/i2c@ff140000";
		i2c2 = "/i2c@ff660000";
		i2c3 = "/i2c@ff150000";
		i2c4 = "/i2c@ff160000";
		i2c5 = "/i2c@ff170000";
		lcdc0 = "/lcdc@ff930000";
		lcdc1 = "/lcdc@ff940000";
		spi0 = "/spi@ff110000";
		spi1 = "/spi@ff120000";
		spi2 = "/spi@ff130000";
	};

	memory {
		device_type = "memory";
		reg = < 0x00 0x00 >;
	};

	pinctrl@ff770000 {
		compatible = "rockchip,rk3288-pinctrl";
		reg = < 0xff770000 0x140 0xff770140 0x80 0xff7701c0 0x80 >;
		reg-names = "base\0pull\0drv";
		#address-cells = < 0x01 >;
		#size-cells = < 0x01 >;
		ranges;

		gpio0@ff750000 {
			compatible = "rockchip,rk3288-gpio-bank0";
			reg = < 0xff750000 0x100 0xff730084 0x0c 0xff730064 0x0c 0xff730070 0x0c >;
			reg-names = "base\0mux_bank0\0pull_bank0\0drv_bank0";
			interrupts = < 0x00 0x51 0x04 >;
			clocks = < 0x03 0x04 >;
			gpio-controller;
			#gpio-cells = < 0x02 >;
			interrupt-controller;
			#interrupt-cells = < 0x02 >;
			linux,phandle = < 0xb3 >;
			phandle = < 0xb3 >;
		};

		gpio1@ff780000 {
			compatible = "rockchip,gpio-bank";
			reg = < 0xff780000 0x100 >;
			interrupts = < 0x00 0x52 0x04 >;
			clocks = < 0x04 0x01 >;
			gpio-controller;
			#gpio-cells = < 0x02 >;
			interrupt-controller;
			#interrupt-cells = < 0x02 >;
		};

		gpio2@ff790000 {
			compatible = "rockchip,gpio-bank";
			reg = < 0xff790000 0x100 >;
			interrupts = < 0x00 0x53 0x04 >;
			clocks = < 0x04 0x02 >;
			gpio-controller;
			#gpio-cells = < 0x02 >;
			interrupt-controller;
			#interrupt-cells = < 0x02 >;
			linux,phandle = < 0xbe >;
			phandle = < 0xbe >;
		};

		gpio3@ff7a0000 {
			compatible = "rockchip,gpio-bank";
			reg = < 0xff7a0000 0x100 >;
			interrupts = < 0x00 0x54 0x04 >;
			clocks = < 0x04 0x03 >;
			gpio-controller;
			#gpio-cells = < 0x02 >;
			interrupt-controller;
			#interrupt-cells = < 0x02 >;
		};

		gpio4@ff7b0000 {
			compatible = "rockchip,gpio-bank";
			reg = < 0xff7b0000 0x100 >;
			interrupts = < 0x00 0x55 0x04 >;
			clocks = < 0x04 0x04 >;
			gpio-controller;
			#gpio-cells = < 0x02 >;
			interrupt-controller;
			#interrupt-cells = < 0x02 >;
			linux,phandle = < 0x112 >;
			phandle = < 0x112 >;
		};

		gpio5@ff7c0000 {
			compatible = "rockchip,gpio-bank";
			reg = < 0xff7c0000 0x100 >;
			interrupts = < 0x00 0x56 0x04 >;
			clocks = < 0x04 0x05 >;
			gpio-controller;
			#gpio-cells = < 0x02 >;
			interrupt-controller;
			#interrupt-cells = < 0x02 >;
		};

		gpio6@ff7d0000 {
			compatible = "rockchip,gpio-bank";
			reg = < 0xff7d0000 0x100 >;
			interrupts = < 0x00 0x57 0x04 >;
			clocks = < 0x04 0x06 >;
			gpio-controller;
			#gpio-cells = < 0x02 >;
			interrupt-controller;
			#interrupt-cells = < 0x02 >;
			linux,phandle = < 0x7e >;
			phandle = < 0x7e >;
		};

		gpio7@ff7e0000 {
			compatible = "rockchip,gpio-bank";
			reg = < 0xff7e0000 0x100 >;
			interrupts = < 0x00 0x58 0x04 >;
			clocks = < 0x04 0x07 >;
			gpio-controller;
			#gpio-cells = < 0x02 >;
			interrupt-controller;
			#interrupt-cells = < 0x02 >;
			linux,phandle = < 0xc2 >;
			phandle = < 0xc2 >;
		};

		gpio8@ff7f0000 {
			compatible = "rockchip,gpio-bank";
			reg = < 0xff7f0000 0x100 >;
			interrupts = < 0x00 0x59 0x04 >;
			clocks = < 0x04 0x08 >;
			gpio-controller;
			#gpio-cells = < 0x02 >;
			interrupt-controller;
			#interrupt-cells = < 0x02 >;
			linux,phandle = < 0xb7 >;
			phandle = < 0xb7 >;
		};

		gpio15@ff7f2000 {
			compatible = "rockchip,gpio-bank";
			reg = < 0xff7f2000 0x100 >;
			interrupts = < 0x00 0x7f 0x04 >;
			clocks = < 0x04 0x08 >;
			gpio-controller;
			#gpio-cells = < 0x02 >;
			interrupt-controller;
			#interrupt-cells = < 0x02 >;
		};

		pcfg_pull_up {
			bias-pull-up;
		};

		pcfg_pull_down {
			bias-pull-down;
		};

		pcfg_pull_none {
			bias-disable;
		};

		gpio4_uart0 {

			uart0-xfer {
				rockchip,pins = < 0x4c01 0x4c11 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x99 >;
				phandle = < 0x99 >;
			};

			uart0-cts {
				rockchip,pins = < 0x4c21 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x9a >;
				phandle = < 0x9a >;
			};

			uart0-rts {
				rockchip,pins = < 0x4c31 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x113 >;
				phandle = < 0x113 >;
			};

			uart0-rts-gpio {
				rockchip,pins = < 0x4c30 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x114 >;
				phandle = < 0x114 >;
			};
		};

		gpio5_uart1 {

			uart1-xfer {
				rockchip,pins = < 0x5b01 0x5b11 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x9c >;
				phandle = < 0x9c >;
			};

			uart1-cts {
				rockchip,pins = < 0x5b21 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x9d >;
				phandle = < 0x9d >;
			};

			uart1-rts {
				rockchip,pins = < 0x5b31 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x9e >;
				phandle = < 0x9e >;
			};

			uart1-rts-gpio {
				rockchip,pins = < 0x5b30 >;
				rockchip,drive = < 0x00 >;
			};
		};

		gpio7_uart2 {

			uart2-xfer {
				rockchip,pins = < 0x7c61 0x7c71 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xa2 >;
				phandle = < 0xa2 >;
			};
		};

		gpio7_uart3 {

			uart3-xfer {
				rockchip,pins = < 0x7a71 0x7b01 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xa4 >;
				phandle = < 0xa4 >;
			};

			uart3-cts {
				rockchip,pins = < 0x7b11 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xa5 >;
				phandle = < 0xa5 >;
			};

			uart3-rts {
				rockchip,pins = < 0x7b21 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xa6 >;
				phandle = < 0xa6 >;
			};
		};

		gpio5_uart4 {

			uart4-xfer {
				rockchip,pins = < 0x5b73 0x5b63 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xa8 >;
				phandle = < 0xa8 >;
			};

			uart4-cts {
				rockchip,pins = < 0x5b43 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xa9 >;
				phandle = < 0xa9 >;
			};

			uart4-rts {
				rockchip,pins = < 0x5b53 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xaa >;
				phandle = < 0xaa >;
			};
		};

		gpio0_i2c0 {

			i2c0-sda {
				rockchip,pins = < 0xb71 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xb0 >;
				phandle = < 0xb0 >;
			};

			i2c0-scl {
				rockchip,pins = < 0xc01 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xb1 >;
				phandle = < 0xb1 >;
			};

			i2c0-gpio {
				rockchip,pins = < 0xb70 0xc00 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xb2 >;
				phandle = < 0xb2 >;
			};
		};

		gpio8_i2c1 {

			i2c1-sda {
				rockchip,pins = < 0x8a41 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xb4 >;
				phandle = < 0xb4 >;
			};

			i2c1-scl {
				rockchip,pins = < 0x8a51 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xb5 >;
				phandle = < 0xb5 >;
			};

			i2c1-gpio {
				rockchip,pins = < 0x8a40 0x8a50 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xb6 >;
				phandle = < 0xb6 >;
			};
		};

		gpio6_i2c2 {

			i2c2-sda {
				rockchip,pins = < 0x6b11 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xb8 >;
				phandle = < 0xb8 >;
			};

			i2c2-scl {
				rockchip,pins = < 0x6b21 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xb9 >;
				phandle = < 0xb9 >;
			};

			i2c2-gpio {
				rockchip,pins = < 0x6b10 0x6b20 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xba >;
				phandle = < 0xba >;
			};
		};

		gpio2_i2c3 {

			i2c3-sda {
				rockchip,pins = < 0x2c11 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xbb >;
				phandle = < 0xbb >;
			};

			i2c3-scl {
				rockchip,pins = < 0x2c01 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xbc >;
				phandle = < 0xbc >;
			};

			i2c3-gpio {
				rockchip,pins = < 0x2c10 0x2c00 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xbd >;
				phandle = < 0xbd >;
			};
		};

		gpio7_i2c4 {

			i2c4-sda {
				rockchip,pins = < 0x7c11 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xbf >;
				phandle = < 0xbf >;
			};

			i2c4-scl {
				rockchip,pins = < 0x7c21 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xc0 >;
				phandle = < 0xc0 >;
			};

			i2c4-gpio {
				rockchip,pins = < 0x7c10 0x7c20 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xc1 >;
				phandle = < 0xc1 >;
			};
		};

		gpio7_i2c5 {

			i2c5-sda {
				rockchip,pins = < 0x7c32 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xc3 >;
				phandle = < 0xc3 >;
			};

			i2c5-scl {
				rockchip,pins = < 0x7c42 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xc4 >;
				phandle = < 0xc4 >;
			};

			i2c5-gpio {
				rockchip,pins = < 0x7c30 0x7c40 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xc5 >;
				phandle = < 0xc5 >;
			};
		};

		gpio5_spi0 {

			spi0-txd {
				rockchip,pins = < 0x5b61 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x88 >;
				phandle = < 0x88 >;
			};

			spi0-rxd {
				rockchip,pins = < 0x5b71 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x89 >;
				phandle = < 0x89 >;
			};

			spi0-clk {
				rockchip,pins = < 0x5b41 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x8a >;
				phandle = < 0x8a >;
			};

			spi0-cs0 {
				rockchip,pins = < 0x5b51 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x8b >;
				phandle = < 0x8b >;
			};

			spi0-cs1 {
				rockchip,pins = < 0x5c01 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x8c >;
				phandle = < 0x8c >;
			};
		};

		gpio7_spi1 {

			spi1-txd {
				rockchip,pins = < 0x7b72 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x8e >;
				phandle = < 0x8e >;
			};

			spi1-rxd {
				rockchip,pins = < 0x7b62 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x8f >;
				phandle = < 0x8f >;
			};

			spi1-clk {
				rockchip,pins = < 0x7b42 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x90 >;
				phandle = < 0x90 >;
			};

			spi1-cs0 {
				rockchip,pins = < 0x7b52 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x91 >;
				phandle = < 0x91 >;
			};
		};

		gpio8_spi2 {

			spi2-txd {
				rockchip,pins = < 0x8b11 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x92 >;
				phandle = < 0x92 >;
			};

			spi2-rxd {
				rockchip,pins = < 0x8b01 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x93 >;
				phandle = < 0x93 >;
			};

			spi2-clk {
				rockchip,pins = < 0x8a61 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x94 >;
				phandle = < 0x94 >;
			};

			spi2-cs0 {
				rockchip,pins = < 0x8a71 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x95 >;
				phandle = < 0x95 >;
			};

			spi2-cs1 {
				rockchip,pins = < 0x8a31 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x96 >;
				phandle = < 0x96 >;
			};
		};

		gpio6_i2s {

			i2s-mclk {
				rockchip,pins = < 0x6b01 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xce >;
				phandle = < 0xce >;
			};

			i2s-sclk {
				rockchip,pins = < 0x6a01 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xcf >;
				phandle = < 0xcf >;
			};

			i2s-lrckrx {
				rockchip,pins = < 0x6a11 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xd0 >;
				phandle = < 0xd0 >;
			};

			i2s-lrcktx {
				rockchip,pins = < 0x6a21 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xd1 >;
				phandle = < 0xd1 >;
			};

			i2s-sdo0 {
				rockchip,pins = < 0x6a41 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xd3 >;
				phandle = < 0xd3 >;
			};

			i2s-sdo1 {
				rockchip,pins = < 0x6a51 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xd4 >;
				phandle = < 0xd4 >;
			};

			i2s-sdo2 {
				rockchip,pins = < 0x6a61 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xd5 >;
				phandle = < 0xd5 >;
			};

			i2s-sdo3 {
				rockchip,pins = < 0x6a71 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xd6 >;
				phandle = < 0xd6 >;
			};

			i2s-sdi {
				rockchip,pins = < 0x6a31 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xd2 >;
				phandle = < 0xd2 >;
			};

			i2s-gpio {
				rockchip,pins = < 0x6b00 0x6a00 0x6a10 0x6a20 0x6a40 0x6a50 0x6a60 0x6a70 0x6a30 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xd7 >;
				phandle = < 0xd7 >;
			};
		};

		gpio1_lcdc0 {

			lcdc0-lcdc {
				rockchip,pins = < 0x1d31 0x1d21 0x1d01 0x1d11 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xc8 >;
				phandle = < 0xc8 >;
			};

			lcdc0-gpio {
				rockchip,pins = < 0x1d30 0x1d20 0x1d00 0x1d10 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xc9 >;
				phandle = < 0xc9 >;
			};
		};

		gpio6_spdif {

			spdif-tx {
				rockchip,pins = < 0x6b31 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xd8 >;
				phandle = < 0xd8 >;
			};
		};

		gpio7_pwm {

			vop0-pwm {
				rockchip,pins = < 0x7a02 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xda >;
				phandle = < 0xda >;
			};

			vop1-pwm {
				rockchip,pins = < 0x7a03 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xd9 >;
				phandle = < 0xd9 >;
			};

			pwm0 {
				rockchip,pins = < 0x7a01 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xdb >;
				phandle = < 0xdb >;
			};

			pwm1 {
				rockchip,pins = < 0x7a11 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xdc >;
				phandle = < 0xdc >;
			};

			pwm2 {
				rockchip,pins = < 0x7c63 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xdd >;
				phandle = < 0xdd >;
			};

			pwm3 {
				rockchip,pins = < 0x7c73 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xde >;
				phandle = < 0xde >;
			};
		};

		gpio3_emmc0 {

			emmc0-clk {
				rockchip,pins = < 0x3c22 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
			};

			emmc0-cmd {
				rockchip,pins = < 0x3c02 >;
				rockchip,pull = < 0x01 >;
				rockchip,drive = < 0x00 >;
			};

			emmc0-rstnout {
				rockchip,pins = < 0x3c12 >;
				rockchip,pull = < 0x01 >;
				rockchip,drive = < 0x00 >;
			};

			emmc0-pwr {
				rockchip,pins = < 0x3b12 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
			};

			emmc0-bus-width1 {
				rockchip,pins = < 0x3a02 >;
				rockchip,pull = < 0x01 >;
				rockchip,drive = < 0x00 >;
			};

			emmc0-bus-width4 {
				rockchip,pins = < 0x3a02 0x3a12 0x3a22 0x3a32 >;
				rockchip,pull = < 0x01 >;
				rockchip,drive = < 0x00 >;
			};
		};

		gpio6_sdmmc0 {

			sdmmc0-clk {
				rockchip,pins = < 0x6c41 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x79 >;
				phandle = < 0x79 >;
			};

			sdmmc0-cmd {
				rockchip,pins = < 0x6c51 >;
				rockchip,pull = < 0x01 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x7a >;
				phandle = < 0x7a >;
			};

			sdmmc0-dectn {
				rockchip,pins = < 0x6c61 >;
				rockchip,pull = < 0x01 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x7b >;
				phandle = < 0x7b >;
			};

			sdmmc0-bus-width1 {
				rockchip,pins = < 0x6c01 >;
				rockchip,pull = < 0x01 >;
				rockchip,drive = < 0x00 >;
			};

			sdmmc0-bus-width4 {
				rockchip,pins = < 0x6c01 0x6c11 0x6c21 0x6c31 >;
				rockchip,pull = < 0x01 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x7c >;
				phandle = < 0x7c >;
			};

			sdmmc0_gpio {
				rockchip,pins = < 0x6c40 0x6c50 0x6c60 0x6c00 0x6c10 0x6c20 0x6c30 >;
				rockchip,pull = < 0x01 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x7d >;
				phandle = < 0x7d >;
			};
		};

		gpio4_sdio0 {

			sdio0_clk {
				rockchip,pins = < 0x4d11 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x80 >;
				phandle = < 0x80 >;
			};

			sdio0_cmd {
				rockchip,pins = < 0x4d01 >;
				rockchip,pull = < 0x01 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x81 >;
				phandle = < 0x81 >;
			};

			sdio0-dectn {
				rockchip,pins = < 0x4d21 >;
				rockchip,pull = < 0x01 >;
				rockchip,drive = < 0x00 >;
			};

			sdio0_wrprt {
				rockchip,pins = < 0x4d31 >;
				rockchip,pull = < 0x01 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x82 >;
				phandle = < 0x82 >;
			};

			sdio0-pwren {
				rockchip,pins = < 0x4d41 >;
				rockchip,pull = < 0x01 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x83 >;
				phandle = < 0x83 >;
			};

			sdio0-bkpwr {
				rockchip,pins = < 0x4d51 >;
				rockchip,pull = < 0x01 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x84 >;
				phandle = < 0x84 >;
			};

			sdio0-intn {
				rockchip,pins = < 0x4d61 >;
				rockchip,pull = < 0x01 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x85 >;
				phandle = < 0x85 >;
			};

			sdio0-bus-width1 {
				rockchip,pins = < 0x4c41 >;
				rockchip,pull = < 0x01 >;
				rockchip,drive = < 0x00 >;
			};

			sdio0-bus-width4 {
				rockchip,pins = < 0x4c41 0x4c51 0x4c61 0x4c71 >;
				rockchip,pull = < 0x01 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x86 >;
				phandle = < 0x86 >;
			};

			sdio0-all-gpio {
				rockchip,pins = < 0x4d10 0x4d00 0x4d20 0x4d30 0x4d40 0x4d50 0x4d60 0x4c40 0x4c50 0x4c60 0x4c70 >;
				rockchip,pull = < 0x01 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0x87 >;
				phandle = < 0x87 >;
			};
		};

		gpio2_gps {

			gps-mag {
				rockchip,pins = < 0x7a72 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
			};

			gps-sig {
				rockchip,pins = < 0x7b02 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
			};

			gps-rfclk {
				rockchip,pins = < 0x7b12 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
			};
		};

		gpio4_gmac {

			mac-clk {
				rockchip,pins = < 0x4a33 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xe2 >;
				phandle = < 0xe2 >;
			};

			mac-txpins {
				rockchip,pins = < 0x3d43 0x3d53 0x3d03 0x3d13 0x4a43 0x4b13 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xe3 >;
				phandle = < 0xe3 >;
			};

			mac-rxpins {
				rockchip,pins = < 0x3d63 0x3d73 0x3d23 0x3d33 0x4a13 0x4a23 0x4a63 0x4b03 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xe4 >;
				phandle = < 0xe4 >;
			};

			mac-crs {
				rockchip,pins = < 0x4a73 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
			};

			mac-mdpins {
				rockchip,pins = < 0x4a53 0x4a03 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xe5 >;
				phandle = < 0xe5 >;
			};
		};

		gpio0-tsadc {

			tsadc-int {
				rockchip,pins = < 0xb21 >;
				rockchip,pull = < 0x04 >;
				linux,phandle = < 0xf2 >;
				phandle = < 0xf2 >;
			};

			tsadc-gpio {
				rockchip,pins = < 0xb20 >;
				rockchip,pull = < 0x04 >;
				linux,phandle = < 0xf1 >;
				phandle = < 0xf1 >;
			};
		};

		vol_domain {

			lcdc-vcc {
				rockchip,pins = < 0xfa00 >;
				rockchip,voltage = < 0x00 >;
				linux,phandle = < 0xf3 >;
				phandle = < 0xf3 >;
			};

			dvp-vcc {
				rockchip,pins = < 0xfa10 >;
				rockchip,voltage = < 0x00 >;
				linux,phandle = < 0xf6 >;
				phandle = < 0xf6 >;
			};

			flash0-vcc {
				rockchip,pins = < 0xfa20 >;
				rockchip,voltage = < 0x00 >;
				linux,phandle = < 0xf9 >;
				phandle = < 0xf9 >;
			};

			flash1-vcc {
				rockchip,pins = < 0xfa30 >;
				rockchip,voltage = < 0x00 >;
				linux,phandle = < 0xfc >;
				phandle = < 0xfc >;
			};

			wifi-vcc {
				rockchip,pins = < 0xfa40 >;
				rockchip,voltage = < 0x00 >;
				linux,phandle = < 0xff >;
				phandle = < 0xff >;
			};

			bb-vcc {
				rockchip,pins = < 0xfa50 >;
				rockchip,voltage = < 0x00 >;
				linux,phandle = < 0x102 >;
				phandle = < 0x102 >;
			};

			audio-vcc {
				rockchip,pins = < 0xfa60 >;
				rockchip,voltage = < 0x00 >;
				linux,phandle = < 0x105 >;
				phandle = < 0x105 >;
			};

			sdcard-vcc {
				rockchip,pins = < 0xfa70 >;
				rockchip,voltage = < 0x00 >;
				linux,phandle = < 0x10e >;
				phandle = < 0x10e >;
			};

			gpio30-vcc {
				rockchip,pins = < 0xfb00 >;
				rockchip,voltage = < 0x00 >;
				linux,phandle = < 0x108 >;
				phandle = < 0x108 >;
			};

			gpio1830-vcc {
				rockchip,pins = < 0xfb10 >;
				rockchip,voltage = < 0x00 >;
				linux,phandle = < 0x10b >;
				phandle = < 0x10b >;
			};

			lcdc-vcc-18 {
				rockchip,pins = < 0xfa00 >;
				rockchip,voltage = < 0x01 >;
				linux,phandle = < 0xf4 >;
				phandle = < 0xf4 >;
			};

			dvp-vcc-18 {
				rockchip,pins = < 0xfa10 >;
				rockchip,voltage = < 0x01 >;
				linux,phandle = < 0xf7 >;
				phandle = < 0xf7 >;
			};

			flash0-vcc-18 {
				rockchip,pins = < 0xfa20 >;
				rockchip,voltage = < 0x01 >;
				linux,phandle = < 0xfa >;
				phandle = < 0xfa >;
			};

			flash1-vcc-18 {
				rockchip,pins = < 0xfa30 >;
				rockchip,voltage = < 0x01 >;
				linux,phandle = < 0xfd >;
				phandle = < 0xfd >;
			};

			wifi-vcc-18 {
				rockchip,pins = < 0xfa40 >;
				rockchip,voltage = < 0x01 >;
				linux,phandle = < 0x100 >;
				phandle = < 0x100 >;
			};

			bb-vcc-18 {
				rockchip,pins = < 0xfa50 >;
				rockchip,voltage = < 0x01 >;
				linux,phandle = < 0x103 >;
				phandle = < 0x103 >;
			};

			audio-vcc-18 {
				rockchip,pins = < 0xfa60 >;
				rockchip,voltage = < 0x01 >;
				linux,phandle = < 0x106 >;
				phandle = < 0x106 >;
			};

			sdcard-vcc-18 {
				rockchip,pins = < 0xfa70 >;
				rockchip,voltage = < 0x01 >;
				linux,phandle = < 0x10f >;
				phandle = < 0x10f >;
			};

			gpio30-vcc-18 {
				rockchip,pins = < 0xfb00 >;
				rockchip,voltage = < 0x01 >;
				linux,phandle = < 0x109 >;
				phandle = < 0x109 >;
			};

			gpio1830-vcc-18 {
				rockchip,pins = < 0xfb10 >;
				rockchip,voltage = < 0x01 >;
				linux,phandle = < 0x10c >;
				phandle = < 0x10c >;
			};

			lcdc-vcc-33 {
				rockchip,pins = < 0xfa00 >;
				rockchip,voltage = < 0x00 >;
				linux,phandle = < 0xf5 >;
				phandle = < 0xf5 >;
			};

			dvp-vcc-33 {
				rockchip,pins = < 0xfa10 >;
				rockchip,voltage = < 0x00 >;
				linux,phandle = < 0xf8 >;
				phandle = < 0xf8 >;
			};

			flash0-vcc-33 {
				rockchip,pins = < 0xfa20 >;
				rockchip,voltage = < 0x00 >;
				linux,phandle = < 0xfb >;
				phandle = < 0xfb >;
			};

			flash1-vcc-33 {
				rockchip,pins = < 0xfa30 >;
				rockchip,voltage = < 0x00 >;
				linux,phandle = < 0xfe >;
				phandle = < 0xfe >;
			};

			wifi-vcc-33 {
				rockchip,pins = < 0xfa40 >;
				rockchip,voltage = < 0x00 >;
				linux,phandle = < 0x101 >;
				phandle = < 0x101 >;
			};

			bb-vcc-33 {
				rockchip,pins = < 0xfa50 >;
				rockchip,voltage = < 0x00 >;
				linux,phandle = < 0x104 >;
				phandle = < 0x104 >;
			};

			audio-vcc-33 {
				rockchip,pins = < 0xfa60 >;
				rockchip,voltage = < 0x00 >;
				linux,phandle = < 0x107 >;
				phandle = < 0x107 >;
			};

			sdcard-vcc-33 {
				rockchip,pins = < 0xfa70 >;
				rockchip,voltage = < 0x00 >;
				linux,phandle = < 0x110 >;
				phandle = < 0x110 >;
			};

			gpio30-vcc-33 {
				rockchip,pins = < 0xfb00 >;
				rockchip,voltage = < 0x00 >;
				linux,phandle = < 0x10a >;
				phandle = < 0x10a >;
			};

			gpio1830-vcc-33 {
				rockchip,pins = < 0xfb10 >;
				rockchip,voltage = < 0x00 >;
				linux,phandle = < 0x10d >;
				phandle = < 0x10d >;
			};
		};

		isp_pin {

			isp_mipi {
				rockchip,pins = < 0x2b31 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xe8 >;
				phandle = < 0xe8 >;
			};

			isp_dvp_d2d9 {
				rockchip,pins = < 0x2a01 0x2a11 0x2a21 0x2a31 0x2a41 0x2a51 0x2a61 0x2a71 0x2b01 0x2b11 0x2b21 0x2b31 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xe9 >;
				phandle = < 0xe9 >;
			};

			isp_d0d1 {
				rockchip,pins = < 0x2b41 0x2b51 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xea >;
				phandle = < 0xea >;
			};

			isp_d10d11 {
				rockchip,pins = < 0x2b61 0x2b71 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xeb >;
				phandle = < 0xeb >;
			};

			isp_d0d7 {
				rockchip,pins = < 0x2b41 0x2b51 0x2a01 0x2a11 0x2a21 0x2a31 0x2a41 0x2a51 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xec >;
				phandle = < 0xec >;
			};

			isp_shutter {
				rockchip,pins = < 0x7b41 0x7b71 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
			};

			isp_flash_trigger {
				rockchip,pins = < 0x7b51 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xf0 >;
				phandle = < 0xf0 >;
			};

			isp_prelight {
				rockchip,pins = < 0x7b61 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xed >;
				phandle = < 0xed >;
			};

			isp_flash_trigger_as_gpio {
				rockchip,pins = < 0x7b50 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xef >;
				phandle = < 0xef >;
			};

			isp_prelight_as_gpio {
				rockchip,pins = < 0x7b60 >;
				rockchip,pull = < 0x04 >;
				rockchip,drive = < 0x00 >;
				linux,phandle = < 0xee >;
				phandle = < 0xee >;
			};
		};

		gpio0_gpio {

			gpio0-c2 {
				rockchip,pins = < 0xc20 >;
				rockchip,pull = < 0x02 >;
			};
		};

		gpio7_gpio {

			gpio7-b7 {
				rockchip,pins = < 0x7b70 >;
				rockchip,pull = < 0x01 >;
			};

			gpio7_a7 {
				rockchip,pins = < 0x7a70 >;
				rockchip,pull = < 0x01 >;
				linux,phandle = < 0xcc >;
				phandle = < 0xcc >;
			};
		};
	};

	clocks {
		compatible = "rockchip,rk-clocks";
		#address-cells = < 0x01 >;
		#size-cells = < 0x01 >;
		ranges = < 0x00 0xff760000 0x1b0 >;

		fixed_rate_cons {
			compatible = "rockchip,rk-fixed-rate-cons";

			xin24m {
				compatible = "rockchip,rk-fixed-clock";
				clock-output-names = "xin24m";
				clock-frequency = < 0x16e3600 >;
				#clock-cells = < 0x00 >;
				linux,phandle = < 0x05 >;
				phandle = < 0x05 >;
			};

			xin12m {
				compatible = "rockchip,rk-fixed-clock";
				clocks = < 0x05 >;
				clock-output-names = "xin12m";
				clock-frequency = < 0xb71b00 >;
				#clock-cells = < 0x00 >;
				linux,phandle = < 0x1c >;
				phandle = < 0x1c >;
			};

			xin32k {
				compatible = "rockchip,rk-fixed-clock";
				clock-output-names = "xin32k";
				clock-frequency = < 0x7d00 >;
				#clock-cells = < 0x00 >;
				linux,phandle = < 0x14 >;
				phandle = < 0x14 >;
			};

			io_27m_in {
				compatible = "rockchip,rk-fixed-clock";
				clock-output-names = "io_27m_in";
				clock-frequency = < 0x19bfcc0 >;
				#clock-cells = < 0x00 >;
				linux,phandle = < 0x50 >;
				phandle = < 0x50 >;
			};

			dummy {
				compatible = "rockchip,rk-fixed-clock";
				clock-output-names = "dummy";
				clock-frequency = < 0x00 >;
				#clock-cells = < 0x00 >;
				linux,phandle = < 0x15 >;
				phandle = < 0x15 >;
			};

			dummy_cpll {
				compatible = "rockchip,rk-fixed-clock";
				clock-output-names = "dummy_cpll";
				clock-frequency = < 0x00 >;
				#clock-cells = < 0x00 >;
				linux,phandle = < 0x12 >;
				phandle = < 0x12 >;
			};

			i2s_clkin {
				compatible = "rockchip,rk-fixed-clock";
				clock-output-names = "i2s_clkin";
				clock-frequency = < 0x00 >;
				#clock-cells = < 0x00 >;
				linux,phandle = < 0x1b >;
				phandle = < 0x1b >;
			};

			edp_24m_clkin {
				compatible = "rockchip,rk-fixed-clock";
				#clock-cells = < 0x00 >;
				clock-output-names = "edp_24m_clkin";
				clock-frequency = < 0x00 >;
				linux,phandle = < 0x44 >;
				phandle = < 0x44 >;
			};

			gmac_clkin {
				compatible = "rockchip,rk-fixed-clock";
				#clock-cells = < 0x00 >;
				clock-output-names = "gmac_clkin";
				clock-frequency = < 0x7735940 >;
				linux,phandle = < 0x36 >;
				phandle = < 0x36 >;
			};

			clk_hsadc_ext {
				compatible = "rockchip,rk-fixed-clock";
				#clock-cells = < 0x00 >;
				clock-output-names = "clk_hsadc_ext";
				clock-frequency = < 0x00 >;
				linux,phandle = < 0x38 >;
				phandle = < 0x38 >;
			};

			jtag_clkin {
				compatible = "rockchip,rk-fixed-clock";
				#clock-cells = < 0x00 >;
				clock-output-names = "jtag_clkin";
				clock-frequency = < 0x00 >;
				linux,phandle = < 0x63 >;
				phandle = < 0x63 >;
			};

			pclkin_cif {
				compatible = "rockchip,rk-fixed-clock";
				#clock-cells = < 0x00 >;
				clock-output-names = "pclkin_cif";
				clock-frequency = < 0x00 >;
				linux,phandle = < 0x74 >;
				phandle = < 0x74 >;
			};

			pclkin_isp {
				compatible = "rockchip,rk-fixed-clock";
				#clock-cells = < 0x00 >;
				clock-output-names = "pclkin_isp";
				clock-frequency = < 0x00 >;
				linux,phandle = < 0x75 >;
				phandle = < 0x75 >;
			};

			hsadc_0_tsp {
				compatible = "rockchip,rk-fixed-clock";
				#clock-cells = < 0x00 >;
				clock-output-names = "hsadc_0_tsp";
				clock-frequency = < 0x00 >;
				linux,phandle = < 0x67 >;
				phandle = < 0x67 >;
			};

			hsadc_1_tsp {
				compatible = "rockchip,rk-fixed-clock";
				#clock-cells = < 0x00 >;
				clock-output-names = "hsadc_1_tsp";
				clock-frequency = < 0x00 >;
				linux,phandle = < 0x68 >;
				phandle = < 0x68 >;
			};
		};

		fixed_factor_cons {
			compatible = "rockchip,rk-fixed-factor-cons";

			otgphy0_480m {
				compatible = "rockchip,rk-fixed-factor-clock";
				clocks = < 0x06 0x04 >;
				clock-output-names = "otgphy0_480m";
				clock-div = < 0x01 >;
				clock-mult = < 0x14 >;
				#clock-cells = < 0x00 >;
				linux,phandle = < 0x2d >;
				phandle = < 0x2d >;
			};

			otgphy1_480m {
				compatible = "rockchip,rk-fixed-factor-clock";
				clocks = < 0x06 0x05 >;
				clock-output-names = "otgphy1_480m";
				clock-div = < 0x01 >;
				clock-mult = < 0x14 >;
				#clock-cells = < 0x00 >;
				linux,phandle = < 0x2b >;
				phandle = < 0x2b >;
			};

			otgphy2_480m {
				compatible = "rockchip,rk-fixed-factor-clock";
				clocks = < 0x06 0x06 >;
				clock-output-names = "otgphy2_480m";
				clock-div = < 0x01 >;
				clock-mult = < 0x14 >;
				#clock-cells = < 0x00 >;
				linux,phandle = < 0x2c >;
				phandle = < 0x2c >;
			};

			clk_hsadc_inv {
				compatible = "rockchip,rk-fixed-factor-clock";
				clocks = < 0x07 >;
				clock-output-names = "clk_hsadc_inv";
				clock-div = < 0x01 >;
				clock-mult = < 0x01 >;
				#clock-cells = < 0x00 >;
				linux,phandle = < 0x39 >;
				phandle = < 0x39 >;
			};

			pclkin_cif_inv {
				compatible = "rockchip,rk-fixed-factor-clock";
				clocks = < 0x08 0x00 >;
				clock-output-names = "pclkin_cif_inv";
				clock-div = < 0x01 >;
				clock-mult = < 0x01 >;
				#clock-cells = < 0x00 >;
				linux,phandle = < 0x47 >;
				phandle = < 0x47 >;
			};

			pclkin_isp_inv {
				compatible = "rockchip,rk-fixed-factor-clock";
				clocks = < 0x08 0x03 >;
				clock-output-names = "pclkin_isp_inv";
				clock-div = < 0x01 >;
				clock-mult = < 0x01 >;
				#clock-cells = < 0x00 >;
				linux,phandle = < 0x46 >;
				phandle = < 0x46 >;
			};

			hclk_vepu {
				compatible = "rockchip,rk-fixed-factor-clock";
				clocks = < 0x09 >;
				clock-output-names = "hclk_vepu";
				clock-div = < 0x04 >;
				clock-mult = < 0x01 >;
				#clock-cells = < 0x00 >;
			};

			hclk_vdpu {
				compatible = "rockchip,rk-fixed-factor-clock";
				clocks = < 0x0a >;
				clock-output-names = "hclk_vdpu";
				clock-div = < 0x04 >;
				clock-mult = < 0x01 >;
				#clock-cells = < 0x00 >;
				linux,phandle = < 0xdf >;
				phandle = < 0xdf >;
			};
		};

		pd_cons {
			compatible = "rockchip,rk-pd-cons";

			pd_gpu {
				compatible = "rockchip,rk-pd-clock";
				clock-output-names = "pd_gpu";
				rockchip,pd-id = < 0x08 >;
				#clock-cells = < 0x00 >;
			};

			pd_video {
				compatible = "rockchip,rk-pd-clock";
				clock-output-names = "pd_video";
				rockchip,pd-id = < 0x0c >;
				#clock-cells = < 0x00 >;
			};

			pd_vio {
				compatible = "rockchip,rk-pd-clock";
				clock-output-names = "pd_vio";
				rockchip,pd-id = < 0x0d >;
				#clock-cells = < 0x00 >;
				linux,phandle = < 0x0b >;
				phandle = < 0x0b >;
			};

			pd_hevc {
				compatible = "rockchip,rk-pd-clock";
				clock-output-names = "pd_hevc";
				rockchip,pd-id = < 0x09 >;
				#clock-cells = < 0x00 >;
			};

			pd_edp {
				compatible = "rockchip,rk-pd-clock";
				clocks = < 0x0b >;
				clock-output-names = "pd_edp";
				rockchip,pd-id = < 0xff >;
				#clock-cells = < 0x00 >;
			};

			pd_vop0 {
				compatible = "rockchip,rk-pd-clock";
				clocks = < 0x0b >;
				clock-output-names = "pd_vop0";
				rockchip,pd-id = < 0xff >;
				#clock-cells = < 0x00 >;
				linux,phandle = < 0xcb >;
				phandle = < 0xcb >;
			};

			pd_vop1 {
				compatible = "rockchip,rk-pd-clock";
				clocks = < 0x0b >;
				clock-output-names = "pd_vop1";
				rockchip,pd-id = < 0xff >;
				#clock-cells = < 0x00 >;
				linux,phandle = < 0xca >;
				phandle = < 0xca >;
			};

			pd_isp {
				compatible = "rockchip,rk-pd-clock";
				clocks = < 0x0b >;
				clock-output-names = "pd_isp";
				rockchip,pd-id = < 0xff >;
				#clock-cells = < 0x00 >;
				linux,phandle = < 0xe7 >;
				phandle = < 0xe7 >;
			};

			pd_iep {
				compatible = "rockchip,rk-pd-clock";
				clocks = < 0x0b >;
				clock-output-names = "pd_iep";
				rockchip,pd-id = < 0xff >;
				#clock-cells = < 0x00 >;
			};

			pd_rga {
				compatible = "rockchip,rk-pd-clock";
				clocks = < 0x0b >;
				clock-output-names = "pd_rga";
				rockchip,pd-id = < 0xff >;
				#clock-cells = < 0x00 >;
			};

			pd_mipicsi {
				compatible = "rockchip,rk-pd-clock";
				clocks = < 0x0b >;
				clock-output-names = "pd_mipicsi";
				rockchip,pd-id = < 0xff >;
				#clock-cells = < 0x00 >;
			};

			pd_mipidsi {
				compatible = "rockchip,rk-pd-clock";
				clocks = < 0x0b >;
				clock-output-names = "pd_mipidsi";
				rockchip,pd-id = < 0xff >;
				#clock-cells = < 0x00 >;
				linux,phandle = < 0xc7 >;
				phandle = < 0xc7 >;
			};

			pd_lvds {
				compatible = "rockchip,rk-pd-clock";
				clocks = < 0x0b >;
				clock-output-names = "pd_lvds";
				rockchip,pd-id = < 0xff >;
				#clock-cells = < 0x00 >;
			};

			pd_hdmi {
				compatible = "rockchip,rk-pd-clock";
				clocks = < 0x0b >;
				clock-output-names = "pd_hdmi";
				rockchip,pd-id = < 0xff >;
				#clock-cells = < 0x00 >;
			};
		};

		clock_regs {
			compatible = "rockchip,rk-clock-regs";
			#address-cells = < 0x01 >;
			#size-cells = < 0x01 >;
			reg = < 0x00 0x3ff >;
			ranges;

			pll_cons {
				compatible = "rockchip,rk-pll-cons";
				#address-cells = < 0x01 >;
				#size-cells = < 0x01 >;
				ranges;

				pll-clk@0000 {
					compatible = "rockchip,rk3188-pll-clk";
					reg = < 0x00 0x10 >;
					mode-reg = < 0x50 0x00 >;
					status-reg = < 0x284 0x06 >;
					clocks = < 0x05 >;
					clock-output-names = "clk_apll";
					rockchip,pll-type = < 0x10 >;
					#clock-cells = < 0x00 >;
					linux,phandle = < 0x0d >;
					phandle = < 0x0d >;
				};

				pll-clk@0010 {
					compatible = "rockchip,rk3188-pll-clk";
					reg = < 0x10 0x10 >;
					mode-reg = < 0x50 0x04 >;
					status-reg = < 0x284 0x05 >;
					clocks = < 0x05 >;
					clock-output-names = "clk_dpll";
					rockchip,pll-type = < 0x04 >;
					#clock-cells = < 0x00 >;
					linux,phandle = < 0x3d >;
					phandle = < 0x3d >;
				};

				pll-clk@0020 {
					compatible = "rockchip,rk3188-pll-clk";
					reg = < 0x20 0x10 >;
					mode-reg = < 0x50 0x08 >;
					status-reg = < 0x284 0x07 >;
					clocks = < 0x05 >;
					clock-output-names = "clk_cpll";
					rockchip,pll-type = < 0x20 >;
					#clock-cells = < 0x00 >;
					#clock-init-cells = < 0x01 >;
					linux,phandle = < 0x40 >;
					phandle = < 0x40 >;
				};

				pll-clk@0030 {
					compatible = "rockchip,rk3188-pll-clk";
					reg = < 0x30 0x10 >;
					mode-reg = < 0x50 0x0c >;
					status-reg = < 0x284 0x08 >;
					clocks = < 0x05 >;
					clock-output-names = "clk_gpll";
					rockchip,pll-type = < 0x04 >;
					#clock-cells = < 0x00 >;
					#clock-init-cells = < 0x01 >;
					linux,phandle = < 0x13 >;
					phandle = < 0x13 >;
				};

				pll-clk@0040 {
					compatible = "rockchip,rk3188-pll-clk";
					reg = < 0x40 0x10 >;
					mode-reg = < 0x50 0x0e >;
					status-reg = < 0x284 0x09 >;
					clocks = < 0x05 >;
					clock-output-names = "clk_npll";
					rockchip,pll-type = < 0x04 >;
					#clock-cells = < 0x00 >;
					#clock-init-cells = < 0x01 >;
					linux,phandle = < 0x22 >;
					phandle = < 0x22 >;
				};
			};

			clk_sel_cons {
				compatible = "rockchip,rk-sel-cons";
				#address-cells = < 0x01 >;
				#size-cells = < 0x01 >;
				ranges;

				sel-con@0060 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0x60 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					aclk_core_m0_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x04 >;
						clocks = < 0x0c >;
						clock-output-names = "aclk_core_m0";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x0c >;
						linux,phandle = < 0x6e >;
						phandle = < 0x6e >;
					};

					aclk_core_mp_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x04 0x04 >;
						clocks = < 0x0c >;
						clock-output-names = "aclk_core_mp";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x0c >;
						linux,phandle = < 0x6f >;
						phandle = < 0x6f >;
					};

					clk_core_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x08 0x05 >;
						clocks = < 0x0c >;
						clock-output-names = "clk_core";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x0b >;
						rockchip,flags = < 0xc0 >;
					};

					clk_core_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x0f 0x01 >;
						clocks = < 0x0d 0x0e 0x02 >;
						clock-output-names = "clk_core";
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x0c >;
						phandle = < 0x0c >;
					};
				};

				sel-con@0064 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0x64 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					aclk_bus_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x03 >;
						clocks = < 0x0f >;
						clock-output-names = "aclk_bus";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x11 >;
						phandle = < 0x11 >;
					};

					aclk_bus_src_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x03 0x05 >;
						clocks = < 0x10 >;
						clock-output-names = "aclk_bus_src";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
						rockchip,flags = < 0x80 >;
						linux,phandle = < 0x0f >;
						phandle = < 0x0f >;
					};

					hclk_bus_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x08 0x02 >;
						clocks = < 0x11 >;
						clock-output-names = "hclk_bus";
						rockchip,div-type = < 0x80 >;
						rockchip,div-relations = < 0x00 0x01 0x01 0x02 0x03 0x04 >;
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x59 >;
						phandle = < 0x59 >;
					};

					pclk_bus_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x0c 0x03 >;
						clocks = < 0x11 >;
						clock-output-names = "pclk_bus";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x5a >;
						phandle = < 0x5a >;
					};

					aclk_bus_src_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x0f 0x01 >;
						clocks = < 0x12 0x13 >;
						clock-output-names = "aclk_bus_src";
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x10 >;
						phandle = < 0x10 >;
					};
				};

				sel-con@0068 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0x68 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					clk_tsadc_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x06 >;
						clocks = < 0x14 >;
						clock-output-names = "clk_tsadc";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x5d >;
						phandle = < 0x5d >;
					};

					testout_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x08 0x05 >;
						clocks = < 0x15 >;
						clock-output-names = "testout_div";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
					};
				};

				sel-con@006c {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0x6c 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					clk_uart4_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x07 >;
						clocks = < 0x16 >;
						clock-output-names = "clk_uart4_div";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x17 >;
						phandle = < 0x17 >;
					};

					uart4_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x08 0x02 >;
						clocks = < 0x17 0x18 0x05 0x15 >;
						clock-output-names = "clk_uart4";
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x0e >;
						rockchip,flags = < 0x04 >;
						linux,phandle = < 0xa7 >;
						phandle = < 0xa7 >;
					};
				};

				sel-con@0070 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0x70 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					i2s_pll_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x07 >;
						clocks = < 0x19 >;
						clock-output-names = "clk_i2s_pll";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
						rockchip,flags = < 0x80 >;
					};

					i2s_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x08 0x02 >;
						clocks = < 0x19 0x1a 0x1b 0x1c >;
						clock-output-names = "clk_i2s";
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x0e >;
						rockchip,flags = < 0x04 >;
						linux,phandle = < 0x1d >;
						phandle = < 0x1d >;
					};

					i2s_outclk_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x0c 0x01 >;
						clocks = < 0x1d 0x1c >;
						clock-output-names = "clk_i2s_out";
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x60 >;
						phandle = < 0x60 >;
					};

					i2s_pll_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x0f 0x01 >;
						clocks = < 0x12 0x13 >;
						clock-output-names = "clk_i2s_pll";
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x19 >;
						phandle = < 0x19 >;
					};
				};

				sel-con@0074 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0x74 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					spdif_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x07 >;
						clocks = < 0x1e >;
						clock-output-names = "spdif_div";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x1f >;
						phandle = < 0x1f >;
					};

					spdif_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x08 0x02 >;
						clocks = < 0x1f 0x20 0x1c 0x15 >;
						clock-output-names = "clk_spdif";
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x0e >;
						rockchip,flags = < 0x04 >;
						linux,phandle = < 0x61 >;
						phandle = < 0x61 >;
					};

					spdif_pll_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x0f 0x01 >;
						clocks = < 0x12 0x13 >;
						clock-output-names = "clk_spdif_pll";
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x1e >;
						phandle = < 0x1e >;
					};
				};

				sel-con@0078 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0x78 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					clk_isp_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x06 >;
						clocks = < 0x21 >;
						clock-output-names = "clk_isp";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
					};

					clk_isp_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x06 0x02 >;
						clocks = < 0x12 0x13 0x22 >;
						clock-output-names = "clk_isp";
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x21 >;
						phandle = < 0x21 >;
					};

					clk_isp_jpe_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x08 0x06 >;
						clocks = < 0x23 >;
						clock-output-names = "clk_isp_jpe";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
					};

					clk_isp_jpe_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x0e 0x02 >;
						clocks = < 0x12 0x13 0x22 >;
						clock-output-names = "clk_isp_jpe";
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x23 >;
						phandle = < 0x23 >;
					};
				};

				sel-con@007c {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0x7c 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					uart4_frac {
						compatible = "rockchip,rk3188-frac-con";
						clocks = < 0x17 >;
						clock-output-names = "uart4_frac";
						rockchip,bits = < 0x00 0x20 >;
						rockchip,clkops-idx = < 0x05 >;
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x18 >;
						phandle = < 0x18 >;
					};
				};

				sel-con@0080 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0x80 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					i2s_frac {
						compatible = "rockchip,rk3188-frac-con";
						clocks = < 0x19 >;
						clock-output-names = "i2s_frac";
						rockchip,bits = < 0x00 0x20 >;
						rockchip,clkops-idx = < 0x05 >;
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x1a >;
						phandle = < 0x1a >;
					};
				};

				sel-con@0084 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0x84 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					spdif_frac {
						compatible = "rockchip,rk3188-frac-con";
						clocks = < 0x1f >;
						clock-output-names = "spdif_frac";
						rockchip,bits = < 0x00 0x20 >;
						rockchip,clkops-idx = < 0x05 >;
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x20 >;
						phandle = < 0x20 >;
					};
				};

				sel-con@0088 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0x88 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					aclk_peri_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x05 >;
						clocks = < 0x24 >;
						clock-output-names = "aclk_peri";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
						rockchip,flags = < 0x80 >;
					};

					hclk_peri_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x08 0x02 >;
						clocks = < 0x24 >;
						clock-output-names = "hclk_peri";
						rockchip,div-type = < 0x80 >;
						rockchip,div-relations = < 0x00 0x01 0x01 0x02 0x02 0x04 >;
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x5b >;
						phandle = < 0x5b >;
					};

					pclk_peri_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x0c 0x02 >;
						clocks = < 0x24 >;
						clock-output-names = "pclk_peri";
						rockchip,div-type = < 0x80 >;
						rockchip,div-relations = < 0x00 0x01 0x01 0x02 0x02 0x04 0x03 0x08 >;
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x5c >;
						phandle = < 0x5c >;
					};

					aclk_peri_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x0f 0x01 >;
						clocks = < 0x12 0x13 >;
						clock-output-names = "aclk_peri";
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x24 >;
						phandle = < 0x24 >;
					};
				};

				sel-con@008c {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0x8c 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					clk_sdmmc_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x06 >;
						clocks = < 0x25 >;
						clock-output-names = "clk_sdmmc";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x03 >;
					};

					clk_sdmmc_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x06 0x02 >;
						clocks = < 0x12 0x13 0x05 >;
						clock-output-names = "clk_sdmmc";
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x25 >;
						phandle = < 0x25 >;
					};

					hsicphy_12m_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x08 0x06 >;
						clocks = < 0x26 >;
						clock-output-names = "hsicphy_12m_div";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x45 >;
						phandle = < 0x45 >;
					};
				};

				sel-con@0090 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0x90 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					clk_sdio0_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x06 >;
						clocks = < 0x27 >;
						clock-output-names = "clk_sdio0";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x03 >;
					};

					clk_sdio0_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x06 0x02 >;
						clocks = < 0x12 0x13 0x05 >;
						clock-output-names = "clk_sdio0";
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x27 >;
						phandle = < 0x27 >;
					};

					clk_emmc_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x08 0x06 >;
						clocks = < 0x28 >;
						clock-output-names = "clk_emmc";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x03 >;
					};

					clk_emmc_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x0e 0x02 >;
						clocks = < 0x12 0x13 0x05 >;
						clock-output-names = "clk_emmc";
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x28 >;
						phandle = < 0x28 >;
					};
				};

				sel-con@0094 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0x94 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					clk_uart0_pll_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x07 >;
						clocks = < 0x29 >;
						clock-output-names = "clk_uart0_pll";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
					};

					uart0_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x08 0x02 >;
						clocks = < 0x29 0x2a 0x05 0x15 >;
						clock-output-names = "clk_uart0";
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x0e >;
						rockchip,flags = < 0x04 >;
						linux,phandle = < 0x97 >;
						phandle = < 0x97 >;
					};

					usbphy_480m_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x0b 0x02 >;
						clocks = < 0x2b 0x2c 0x2d >;
						clock-output-names = "usbphy_480m";
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x0f >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x2e >;
						phandle = < 0x2e >;
					};

					clk_uart0_pll_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x0d 0x02 >;
						clocks = < 0x12 0x13 0x2e 0x22 >;
						clock-output-names = "clk_uart0_pll";
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x29 >;
						phandle = < 0x29 >;
					};

					uart_pll_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x0f 0x01 >;
						clocks = < 0x12 0x13 >;
						clock-output-names = "uart_pll_mux";
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x16 >;
						phandle = < 0x16 >;
					};
				};

				sel-con@0098 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0x98 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					clk_uart1_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x07 >;
						clocks = < 0x16 >;
						clock-output-names = "clk_uart1_div";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x2f >;
						phandle = < 0x2f >;
					};

					uart1_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x08 0x02 >;
						clocks = < 0x2f 0x30 0x05 0x15 >;
						clock-output-names = "clk_uart1";
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x0e >;
						rockchip,flags = < 0x04 >;
						linux,phandle = < 0x9b >;
						phandle = < 0x9b >;
					};
				};

				sel-con@009c {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0x9c 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					clk_uart2_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x07 >;
						clocks = < 0x16 >;
						clock-output-names = "clk_uart2_div";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x31 >;
						phandle = < 0x31 >;
					};

					uart2_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x08 0x02 >;
						clocks = < 0x31 0x32 0x05 0x15 >;
						clock-output-names = "clk_uart2";
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x0e >;
						rockchip,flags = < 0x04 >;
						linux,phandle = < 0x9f >;
						phandle = < 0x9f >;
					};
				};

				sel-con@00a0 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0xa0 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					clk_uart3_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x07 >;
						clocks = < 0x16 >;
						clock-output-names = "clk_uart3_div";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x33 >;
						phandle = < 0x33 >;
					};

					uart3_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x08 0x02 >;
						clocks = < 0x33 0x34 0x05 0x15 >;
						clock-output-names = "clk_uart3";
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x0e >;
						rockchip,flags = < 0x04 >;
						linux,phandle = < 0xa3 >;
						phandle = < 0xa3 >;
					};
				};

				sel-con@00a4 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0xa4 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					uart0_frac {
						compatible = "rockchip,rk3188-frac-con";
						clocks = < 0x29 >;
						clock-output-names = "uart0_frac";
						rockchip,bits = < 0x00 0x20 >;
						rockchip,clkops-idx = < 0x05 >;
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x2a >;
						phandle = < 0x2a >;
					};
				};

				sel-con@00a8 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0xa8 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					uart1_frac {
						compatible = "rockchip,rk3188-frac-con";
						clocks = < 0x2f >;
						clock-output-names = "uart1_frac";
						rockchip,bits = < 0x00 0x20 >;
						rockchip,clkops-idx = < 0x05 >;
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x30 >;
						phandle = < 0x30 >;
					};
				};

				sel-con@00ac {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0xac 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					uart2_frac {
						compatible = "rockchip,rk3188-frac-con";
						clocks = < 0x31 >;
						clock-output-names = "uart2_frac";
						rockchip,bits = < 0x00 0x20 >;
						rockchip,clkops-idx = < 0x05 >;
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x32 >;
						phandle = < 0x32 >;
					};
				};

				sel-con@00b0 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0xb0 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					uart3_frac {
						compatible = "rockchip,rk3188-frac-con";
						clocks = < 0x33 >;
						clock-output-names = "uart3_frac";
						rockchip,bits = < 0x00 0x20 >;
						rockchip,clkops-idx = < 0x05 >;
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x34 >;
						phandle = < 0x34 >;
					};
				};

				sel-con@00b4 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0xb4 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					clk_mac_pll_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x00 0x02 >;
						clocks = < 0x22 0x12 0x13 >;
						clock-output-names = "clk_mac_pll";
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x35 >;
						phandle = < 0x35 >;
					};

					clk_mac_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x04 0x01 >;
						clocks = < 0x35 0x36 >;
						clock-output-names = "clk_mac";
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x0a >;
						rockchip,flags = < 0x04 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x64 >;
						phandle = < 0x64 >;
					};

					clk_mac_pll_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x08 0x05 >;
						clocks = < 0x35 >;
						clock-output-names = "clk_mac_pll";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
					};
				};

				sel-con@00b8 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0xb8 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					clk_hsadc_pll_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x00 0x01 >;
						clocks = < 0x12 0x13 >;
						clock-output-names = "clk_hsadc_pll";
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x37 >;
						phandle = < 0x37 >;
					};

					clk_hsadc_out {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x04 0x01 >;
						clocks = < 0x37 0x38 >;
						clock-output-names = "clk_hsadc_out";
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x09 >;
						rockchip,flags = < 0x04 >;
						linux,phandle = < 0x07 >;
						phandle = < 0x07 >;
					};

					clk_hsadc {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x07 0x01 >;
						clocks = < 0x07 0x39 >;
						clock-output-names = "clk_hsadc";
						#clock-cells = < 0x00 >;
					};

					clk_hsadc_pll_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x08 0x08 >;
						clocks = < 0x37 >;
						clock-output-names = "clk_hsadc_pll";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
					};
				};

				sel-con@00c0 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0xc0 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					clk_saradc_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x08 0x08 >;
						clocks = < 0x05 >;
						clock-output-names = "clk_saradc";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x5e >;
						phandle = < 0x5e >;
					};
				};

				sel-con@00c4 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0xc4 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					clk_spi0_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x07 >;
						clocks = < 0x3a >;
						clock-output-names = "clk_spi0";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
					};

					clk_spi0_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x07 0x01 >;
						clocks = < 0x12 0x13 >;
						clock-output-names = "clk_spi0";
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x3a >;
						phandle = < 0x3a >;
					};

					clk_spi1_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x08 0x07 >;
						clocks = < 0x3b >;
						clock-output-names = "clk_spi1";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
					};

					clk_spi1_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x0f 0x01 >;
						clocks = < 0x12 0x13 >;
						clock-output-names = "clk_spi1";
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x3b >;
						phandle = < 0x3b >;
					};
				};

				sel-con@00c8 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0xc8 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					ddr_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x02 >;
						clocks = < 0x3c >;
						clock-output-names = "clk_ddr";
						rockchip,div-type = < 0x80 >;
						rockchip,div-relations = < 0x00 0x01 0x01 0x02 0x03 0x04 >;
						#clock-cells = < 0x00 >;
						rockchip,flags = < 0xc0 >;
						rockchip,clkops-idx = < 0x0d >;
					};

					ddr_clk_pll_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x02 0x01 >;
						clocks = < 0x3d 0x13 >;
						clock-output-names = "clk_ddr";
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x3c >;
						phandle = < 0x3c >;
					};

					crypto_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x06 0x02 >;
						clocks = < 0x11 >;
						clock-output-names = "clk_crypto";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x65 >;
						phandle = < 0x65 >;
					};

					clk_cif_pll_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x08 0x01 >;
						clocks = < 0x12 0x13 >;
						clock-output-names = "clk_cif_pll";
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x3f >;
						phandle = < 0x3f >;
					};

					clk_cif_out_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x09 0x05 >;
						clocks = < 0x3e >;
						clock-output-names = "clk_cif_out";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
					};

					clk_cif_out_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x0f 0x01 >;
						clocks = < 0x3f 0x05 >;
						clock-output-names = "clk_cif_out";
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x3e >;
						phandle = < 0x3e >;
					};
				};

				sel-con@00cc {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0xcc 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					dclk_lcdc0_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x00 0x02 >;
						clocks = < 0x40 0x13 0x22 >;
						clock-output-names = "dclk_lcdc0";
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x41 >;
						phandle = < 0x41 >;
					};

					dclk_lcdc0_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x08 0x08 >;
						clocks = < 0x41 >;
						clock-output-names = "dclk_lcdc0";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x10 >;
						rockchip,flags = < 0x04 >;
					};
				};

				sel-con@00d0 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0xd0 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					clk_edp_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x06 >;
						clocks = < 0x42 >;
						clock-output-names = "clk_edp";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
					};

					clk_edp_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x06 0x02 >;
						clocks = < 0x12 0x13 0x22 >;
						clock-output-names = "clk_edp";
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x42 >;
						phandle = < 0x42 >;
					};

					hclk_vio_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x08 0x05 >;
						clocks = < 0x43 >;
						clock-output-names = "hclk_vio";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x73 >;
						phandle = < 0x73 >;
					};

					edp_24m_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x0f 0x01 >;
						clocks = < 0x44 0x05 >;
						clock-output-names = "clk_edp_24m";
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x5f >;
						phandle = < 0x5f >;
					};
				};

				sel-con@00d4 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0xd4 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					hsicphy_480m_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x00 0x02 >;
						clocks = < 0x12 0x13 0x2e >;
						clock-output-names = "hsicphy_480m";
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x26 >;
						phandle = < 0x26 >;
					};

					hsicphy_12m_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x02 0x01 >;
						clocks = < 0x06 0x09 0x45 >;
						clock-output-names = "hsicphy_12m";
						#clock-cells = < 0x00 >;
						linux,phandle = < 0xe1 >;
						phandle = < 0xe1 >;
					};

					clkin_isp {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x03 0x01 >;
						clocks = < 0x08 0x03 0x46 >;
						clock-output-names = "clkin_isp";
						#clock-cells = < 0x00 >;
						linux,phandle = < 0xe6 >;
						phandle = < 0xe6 >;
					};

					clkin_cif {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x04 0x01 >;
						clocks = < 0x08 0x00 0x47 >;
						clock-output-names = "clkin_cif";
						#clock-cells = < 0x00 >;
					};

					dclk_lcdc1_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x06 0x02 >;
						clocks = < 0x40 0x13 0x22 >;
						clock-output-names = "dclk_lcdc1";
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x48 >;
						phandle = < 0x48 >;
					};

					dclk_lcdc1_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x08 0x08 >;
						clocks = < 0x48 >;
						clock-output-names = "dclk_lcdc1";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x11 >;
						rockchip,flags = < 0x04 >;
					};
				};

				sel-con@00d8 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0xd8 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					aclk_rga_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x05 >;
						clocks = < 0x49 >;
						clock-output-names = "aclk_rga";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
					};

					aclk_rga_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x06 0x02 >;
						clocks = < 0x12 0x13 0x2e >;
						clock-output-names = "aclk_rga";
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x49 >;
						phandle = < 0x49 >;
					};

					clk_rga_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x08 0x05 >;
						clocks = < 0x4a >;
						clock-output-names = "clk_rga";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
					};

					clk_rga_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x0e 0x02 >;
						clocks = < 0x12 0x13 0x2e >;
						clock-output-names = "clk_rga";
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x4a >;
						phandle = < 0x4a >;
					};
				};

				sel-con@00dc {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0xdc 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					aclk_vio0_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x05 >;
						clocks = < 0x43 >;
						clock-output-names = "aclk_vio0";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
						rockchip,flags = < 0x80 >;
					};

					aclk_vio0_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x06 0x02 >;
						clocks = < 0x40 0x13 0x2e >;
						clock-output-names = "aclk_vio0";
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x43 >;
						phandle = < 0x43 >;
					};

					aclk_vio1_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x08 0x05 >;
						clocks = < 0x4b >;
						clock-output-names = "aclk_vio1";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
						rockchip,flags = < 0x80 >;
					};

					aclk_vio1_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x0e 0x02 >;
						clocks = < 0x40 0x13 0x2e >;
						clock-output-names = "aclk_vio1";
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x4b >;
						phandle = < 0x4b >;
					};
				};

				sel-con@00e0 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0xe0 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					clk_vepu_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x05 >;
						clocks = < 0x09 >;
						clock-output-names = "clk_vepu";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
					};

					clk_vepu_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x06 0x02 >;
						clocks = < 0x12 0x13 0x2e >;
						clock-output-names = "clk_vepu";
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x09 >;
						phandle = < 0x09 >;
					};

					clk_vdpu_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x08 0x05 >;
						clocks = < 0x0a >;
						clock-output-names = "clk_vdpu";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
					};

					clk_vdpu_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x0e 0x02 >;
						clocks = < 0x12 0x13 0x2e >;
						clock-output-names = "clk_vdpu";
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x0a >;
						phandle = < 0x0a >;
					};
				};

				sel-con@00e4 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0xe4 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					pclk_pd_pmu_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x05 >;
						clocks = < 0x13 >;
						clock-output-names = "pclk_pd_pmu";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x66 >;
						phandle = < 0x66 >;
					};

					pclk_pd_alive {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x08 0x05 >;
						clocks = < 0x13 >;
						clock-output-names = "pclk_pd_alive";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x72 >;
						phandle = < 0x72 >;
					};
				};

				sel-con@00e8 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0xe8 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					clk_gpu_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x05 >;
						clocks = < 0x4c >;
						clock-output-names = "clk_gpu";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
						rockchip,flags = < 0x100 >;
					};

					clk_gpu_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x06 0x02 >;
						clocks = < 0x12 0x13 0x2e 0x22 >;
						clock-output-names = "clk_gpu";
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x4c >;
						phandle = < 0x4c >;
					};

					clk_sdio1_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x08 0x06 >;
						clocks = < 0x4d >;
						clock-output-names = "clk_sdio1";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x03 >;
					};

					clk_sdio1_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x0e 0x02 >;
						clocks = < 0x12 0x13 0x05 >;
						clock-output-names = "clk_sdio1";
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x4d >;
						phandle = < 0x4d >;
					};
				};

				sel-con@00ec {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0xec 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					clk_tsp_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x05 >;
						clocks = < 0x4e >;
						clock-output-names = "clk_tsp";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
					};

					clk_tsp_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x06 0x02 >;
						clocks = < 0x12 0x13 0x22 >;
						clock-output-names = "clk_tsp";
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x4e >;
						phandle = < 0x4e >;
					};

					clk_tspout_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x08 0x05 >;
						clocks = < 0x4f >;
						clock-output-names = "clk_tspout";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
					};

					clk_tspout_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x0e 0x02 >;
						clocks = < 0x12 0x13 0x22 0x50 >;
						clock-output-names = "clk_tspout";
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x4f >;
						phandle = < 0x4f >;
					};
				};

				sel-con@00f0 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0xf0 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					clk_core0_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x03 >;
						clocks = < 0x0c >;
						clock-output-names = "clk_core0";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x0c >;
						linux,phandle = < 0x69 >;
						phandle = < 0x69 >;
					};

					clk_core1_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x04 0x03 >;
						clocks = < 0x0c >;
						clock-output-names = "clk_core1";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x0c >;
						linux,phandle = < 0x6a >;
						phandle = < 0x6a >;
					};

					clk_core2_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x08 0x03 >;
						clocks = < 0x0c >;
						clock-output-names = "clk_core2";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x0c >;
						linux,phandle = < 0x6b >;
						phandle = < 0x6b >;
					};

					clk_core3_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x0c 0x03 >;
						clocks = < 0x0c >;
						clock-output-names = "clk_core3";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x0c >;
						linux,phandle = < 0x6c >;
						phandle = < 0x6c >;
					};
				};

				sel-con@00f4 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0xf4 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					clk_l2ram_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x03 >;
						clocks = < 0x0c >;
						clock-output-names = "clk_l2ram";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x0c >;
						linux,phandle = < 0x6d >;
						phandle = < 0x6d >;
					};

					atclk_core_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x04 0x05 >;
						clocks = < 0x0c >;
						clock-output-names = "atclk_core";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x0c >;
						linux,phandle = < 0x70 >;
						phandle = < 0x70 >;
					};

					pclk_core_dbg_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x09 0x05 >;
						clocks = < 0x0c >;
						clock-output-names = "pclk_dbg_src";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x0c >;
						linux,phandle = < 0x71 >;
						phandle = < 0x71 >;
					};
				};

				sel-con@00f8 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0xf8 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					clk_nandc0_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x05 >;
						clocks = < 0x51 >;
						clock-output-names = "clk_nandc0";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
					};

					clk_nandc0_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x07 0x01 >;
						clocks = < 0x12 0x13 >;
						clock-output-names = "clk_nandc0";
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x51 >;
						phandle = < 0x51 >;
					};

					clk_nandc1_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x08 0x05 >;
						clocks = < 0x52 >;
						clock-output-names = "clk_nandc1";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
					};

					clk_nandc1_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x0f 0x01 >;
						clocks = < 0x12 0x13 >;
						clock-output-names = "clk_nandc1";
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x52 >;
						phandle = < 0x52 >;
					};
				};

				sel-con@00fc {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0xfc 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					clk_spi2_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x07 >;
						clocks = < 0x53 >;
						clock-output-names = "clk_spi2";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
					};

					clk_spi2_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x07 0x01 >;
						clocks = < 0x12 0x13 >;
						clock-output-names = "clk_spi2";
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x53 >;
						phandle = < 0x53 >;
					};

					aclk_hevc_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x08 0x05 >;
						clocks = < 0x54 >;
						clock-output-names = "aclk_hevc";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
						rockchip,flags = < 0x100 >;
					};

					aclk_hevc_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x0e 0x02 >;
						clocks = < 0x12 0x13 0x22 >;
						clock-output-names = "aclk_hevc";
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x54 >;
						phandle = < 0x54 >;
					};
				};

				sel-con@0100 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0x100 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					spdif_8ch_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x07 >;
						clocks = < 0x1e >;
						clock-output-names = "spdif_8ch_div";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x55 >;
						phandle = < 0x55 >;
					};

					spdif_8ch_clk_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x08 0x02 >;
						clocks = < 0x55 0x56 0x1c >;
						clock-output-names = "clk_spdif_8ch";
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x0e >;
						rockchip,flags = < 0x04 >;
						linux,phandle = < 0x62 >;
						phandle = < 0x62 >;
					};

					hclk_hevc_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x0c 0x02 >;
						clocks = < 0x54 >;
						clock-output-names = "hclk_hevc";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0xab >;
						phandle = < 0xab >;
					};
				};

				sel-con@0104 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0x104 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					spdif_8ch_frac {
						compatible = "rockchip,rk3188-frac-con";
						clocks = < 0x55 >;
						clock-output-names = "spdif_8ch_frac";
						rockchip,bits = < 0x00 0x20 >;
						rockchip,clkops-idx = < 0x05 >;
						#clock-cells = < 0x00 >;
						linux,phandle = < 0x56 >;
						phandle = < 0x56 >;
					};
				};

				sel-con@0108 {
					compatible = "rockchip,rk3188-selcon";
					reg = < 0x108 0x04 >;
					#address-cells = < 0x01 >;
					#size-cells = < 0x01 >;

					clk_hevc_cabac_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x00 0x05 >;
						clocks = < 0x57 >;
						clock-output-names = "clk_hevc_cabac";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
						rockchip,flags = < 0x100 >;
					};

					clk_hevc_cabac_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x06 0x02 >;
						clocks = < 0x12 0x13 0x22 >;
						clock-output-names = "clk_hevc_cabac";
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x57 >;
						phandle = < 0x57 >;
					};

					clk_hevc_core_div {
						compatible = "rockchip,rk3188-div-con";
						rockchip,bits = < 0x08 0x05 >;
						clocks = < 0x58 >;
						clock-output-names = "clk_hevc_core";
						rockchip,div-type = < 0x00 >;
						#clock-cells = < 0x00 >;
						rockchip,clkops-idx = < 0x01 >;
						rockchip,flags = < 0x100 >;
					};

					clk_hevc_core_mux {
						compatible = "rockchip,rk3188-mux-con";
						rockchip,bits = < 0x0e 0x02 >;
						clocks = < 0x12 0x13 0x22 >;
						clock-output-names = "clk_hevc_core";
						#clock-cells = < 0x00 >;
						#clock-init-cells = < 0x01 >;
						linux,phandle = < 0x58 >;
						phandle = < 0x58 >;
					};
				};
			};

			clk_gate_cons {
				compatible = "rockchip,rk-gate-cons";
				#address-cells = < 0x01 >;
				#size-cells = < 0x01 >;
				ranges;

				gate-clk@0160 {
					compatible = "rockchip,rk3188-gate-clk";
					reg = < 0x160 0x04 >;
					clocks = < 0x15 0x0d 0x13 0x11 0x59 0x5a 0x15 0x11 0x3d 0x13 0x13 0x40 0x05 0x15 0x15 0x15 >;
					clock-output-names = "reserved\0reserved\0clk_arm_gpll\0g_aclk_bus\0hclk_bus\0pclk_bus\0reserved\0aclk_bus_2pmu\0reserved\0reserved\0reserved\0reserved\0clk_acc_efuse\0reserved\0reserved\0reserved";
					rockchip,suspend-clkgating-setting = < 0xfff 0xfff >;
					#clock-cells = < 0x01 >;
					linux,phandle = < 0x0e >;
					phandle = < 0x0e >;
				};

				gate-clk@0164 {
					compatible = "rockchip,rk3188-gate-clk";
					reg = < 0x164 0x04 >;
					clocks = < 0x05 0x05 0x05 0x05 0x05 0x05 0x15 0x15 0x29 0x2a 0x2f 0x30 0x31 0x32 0x33 0x34 >;
					clock-output-names = "clk_timer0\0clk_timer1\0clk_timer2\0clk_timer3\0clk_timer4\0clk_timer5\0reserved\0reserved\0clk_uart0_pll\0uart0_frac\0clk_uart1_div\0uart1_frac\0clk_uart2_div\0uart2_frac\0clk_uart3_div\0uart3_frac";
					rockchip,suspend-clkgating-setting = < 0x00 0x00 >;
					#clock-cells = < 0x01 >;
					linux,phandle = < 0xad >;
					phandle = < 0xad >;
				};

				gate-clk@0168 {
					compatible = "rockchip,rk3188-gate-clk";
					reg = < 0x168 0x04 >;
					clocks = < 0x24 0x24 0x5b 0x5c 0x15 0x35 0x37 0x5d 0x5e 0x3a 0x3b 0x53 0x17 0x18 0x15 0x15 >;
					clock-output-names = "aclk_peri\0reserved\0hclk_peri\0pclk_peri\0reserved\0clk_mac_pll\0clk_hsadc_pll\0clk_tsadc\0clk_saradc\0clk_spi0\0clk_spi1\0clk_spi2\0clk_uart4_div\0uart4_frac\0reserved\0reserved";
					rockchip,suspend-clkgating-setting = < 0x0f 0x0f >;
					#clock-cells = < 0x01 >;
				};

				gate-clk@016c {
					compatible = "rockchip,rk3188-gate-clk";
					reg = < 0x16c 0x04 >;
					clocks = < 0x43 0x41 0x4b 0x48 0x4a 0x49 0x26 0x3f 0x15 0x09 0x15 0x0a 0x5f 0x42 0x21 0x23 >;
					clock-output-names = "aclk_vio0\0dclk_lcdc0\0aclk_vio1\0dclk_lcdc1\0clk_rga\0aclk_rga\0hsicphy_480m\0clk_cif_pll\0reserved\0clk_vepu\0reserved\0clk_vdpu\0clk_edp_24m\0clk_edp\0clk_isp\0clk_isp_jpe";
					rockchip,suspend-clkgating-setting = < 0x00 0x00 >;
					#clock-cells = < 0x01 >;
				};

				gate-clk@0170 {
					compatible = "rockchip,rk3188-gate-clk";
					reg = < 0x170 0x04 >;
					clocks = < 0x60 0x19 0x1a 0x1d 0x1f 0x20 0x61 0x55 0x56 0x62 0x4e 0x4f 0x3c 0x3c 0x63 0x15 >;
					clock-output-names = "clk_i2s_out\0clk_i2s_pll\0i2s_frac\0clk_i2s\0spdif_div\0spdif_frac\0clk_spdif\0spdif_8ch_div\0spdif_8ch_frac\0clk_spdif_8ch\0clk_tsp\0clk_tspout\0reserved\0reserved\0clk_jtag\0reserved";
					rockchip,suspend-clkgating-setting = < 0xf000 0xf000 >;
					#clock-cells = < 0x01 >;
				};

				gate-clk@0174 {
					compatible = "rockchip,rk3188-gate-clk";
					reg = < 0x174 0x04 >;
					clocks = < 0x64 0x64 0x64 0x64 0x65 0x51 0x52 0x4c 0x66 0x05 0x05 0x14 0x05 0x05 0x2e 0x05 >;
					clock-output-names = "g_clk_mac_rx\0g_clk_mac_tx\0g_clk_mac_ref\0g_mac_refout\0clk_crypto\0clk_nandc0\0clk_nandc1\0clk_gpu\0pclk_pd_pmu\0g_clk_pvtm_core\0g_clk_pvtm_gpu\0g_hdmi_cec_clk\0g_hdmi_hdcp_clk\0g_ps2c_clk\0usbphy_480m\0g_mipidsi_24m";
					rockchip,suspend-clkgating-setting = < 0x100 0x100 >;
					#clock-cells = < 0x01 >;
					linux,phandle = < 0x76 >;
					phandle = < 0x76 >;
				};

				gate-clk@0178 {
					compatible = "rockchip,rk3188-gate-clk";
					reg = < 0x178 0x04 >;
					clocks = < 0x5b 0x5c 0x24 0x24 0x5c 0x5c 0x5c 0x5c 0x5c 0x5c 0x15 0x5c 0x5c 0x5c 0x5c 0x5c >;
					clock-output-names = "g_hp_matrix\0g_pp_axi_matrix\0g_ap_axi_matrix\0g_aclk_dmac2\0g_pclk_spi0\0g_pclk_spi1\0g_pclk_spi2\0g_pclk_ps2c\0g_pclk_uart0\0g_pclk_uart1\0reserved\0g_pclk_uart3\0g_pclk_uart4\0g_pclk_i2c2\0g_pclk_i2c3\0g_pclk_i2c4";
					rockchip,suspend-clkgating-setting = < 0x03 0x03 >;
					#clock-cells = < 0x01 >;
					linux,phandle = < 0x8d >;
					phandle = < 0x8d >;
				};

				gate-clk@017c {
					compatible = "rockchip,rk3188-gate-clk";
					reg = < 0x17c 0x04 >;
					clocks = < 0x5c 0x5c 0x5c 0x5c 0x5b 0x5b 0x5b 0x5b 0x5b 0x5b 0x5b 0x24 0x5b 0x5b 0x5b 0x5b >;
					clock-output-names = "g_pclk_i2c5\0g_pclk_saradc\0g_pclk_tsadc\0g_pclk_sim\0g_hclk_otg0\0g_pmu_hclk_otg0\0g_hclk_host0\0g_hclk_host1\0g_hclk_hsic\0g_hclk_usb_peri\0g_hp_ahb_arbi\0g_aclk_peri_niu\0g_h_emem_peri\0g_hclk_mem_peri\0g_hclk_nandc0\0g_hclk_nandc1";
					rockchip,suspend-clkgating-setting = < 0xc00 0xc000 >;
					#clock-cells = < 0x01 >;
					linux,phandle = < 0x77 >;
					phandle = < 0x77 >;
				};

				gate-clk@0180 {
					compatible = "rockchip,rk3188-gate-clk";
					reg = < 0x180 0x04 >;
					clocks = < 0x24 0x5c 0x24 0x5b 0x5b 0x5b 0x5b 0x5b 0x5b 0x67 0x68 0x50 0x24 0x15 0x15 0x15 >;
					clock-output-names = "g_aclk_gmac\0g_pclk_gmac\0g_hclk_gps\0g_hclk_sdmmc\0g_hclk_sdio0\0g_hclk_sdio1\0g_hclk_emmc\0g_hclk_hsadc\0g_hclk_tsp\0g_hsadc_0_tsp\0g_hsadc_1_tsp\0g_clk_27m_tsp\0g_aclk_peri_mmu\0reserved\0reserved\0reserved";
					rockchip,suspend-clkgating-setting = < 0x00 0x00 >;
					#clock-cells = < 0x01 >;
					linux,phandle = < 0x78 >;
					phandle = < 0x78 >;
				};

				gate-clk@0184 {
					compatible = "rockchip,rk3188-gate-clk";
					reg = < 0x184 0x04 >;
					clocks = < 0x15 0x15 0x15 0x15 0x15 0x15 0x15 0x15 0x15 0x15 0x15 0x15 0x15 0x15 0x15 0x15 >;
					clock-output-names = "reserved\0reserved\0reserved\0reserved\0reserved\0reserved\0reserved\0reserved\0reserved\0reserved\0reserved\0reserved\0reserved\0reserved\0reserved\0reserved";
					rockchip,suspend-clkgating-setting = < 0x00 0x00 >;
					#clock-cells = < 0x01 >;
				};

				gate-clk@0188 {
					compatible = "rockchip,rk3188-gate-clk";
					reg = < 0x188 0x04 >;
					clocks = < 0x5a 0x5a 0x5a 0x5a 0x11 0x11 0x11 0x11 0x59 0x59 0x59 0x59 0x11 0x11 0x5a 0x5a >;
					clock-output-names = "g_pclk_pwm\0g_pclk_timer\0g_pclk_i2c0\0g_pclk_i2c1\0g_aclk_intmem\0g_clk_intmem0\0g_clk_intmem1\0g_clk_intmem2\0g_hclk_i2s\0g_hclk_rom\0g_hclk_spdif\0g_h_spdif_8ch\0g_aclk_dmac1\0g_aclk_strc_sys\0reserved\0reserved";
					rockchip,suspend-clkgating-setting = < 0xf2f1 0xf2f1 >;
					#clock-cells = < 0x01 >;
					linux,phandle = < 0xae >;
					phandle = < 0xae >;
				};

				gate-clk@018c {
					compatible = "rockchip,rk3188-gate-clk";
					reg = < 0x18c 0x04 >;
					clocks = < 0x5a 0x5a 0x5a 0x5a 0x15 0x15 0x11 0x59 0x11 0x5a 0x5a 0x5a 0x15 0x15 0x15 0x15 >;
					clock-output-names = "reserved\0reserved\0g_p_efuse_1024\0g_pclk_tzpc\0reserved\0reserved\0g_aclk_crypto\0g_hclk_crypto\0g_aclk_ccp\0g_pclk_uart2\0g_p_efuse_256\0g_pclk_rkpwm\0reserved\0reserved\0reserved\0reserved";
					rockchip,suspend-clkgating-setting = < 0x33 0x33 >;
					#clock-cells = < 0x01 >;
					linux,phandle = < 0xa0 >;
					phandle = < 0xa0 >;
				};

				gate-clk@0190 {
					compatible = "rockchip,rk3188-gate-clk";
					reg = < 0x190 0x04 >;
					clocks = < 0x69 0x6a 0x6b 0x6c 0x6d 0x6e 0x6f 0x70 0x71 0x71 0x71 0x71 0x15 0x15 0x15 0x15 >;
					clock-output-names = "clk_core0\0clk_core1\0clk_core2\0clk_core3\0clk_l2ram\0aclk_core_m0\0aclk_core_mp\0atclk_core\0pclk_dbg_src\0g_dbg_core_clk\0g_cs_dbg_clk\0g_pclk_core_niu\0reserved\0reserved\0reserved\0reserved";
					rockchip,suspend-clkgating-setting = < 0xff1 0xff1 >;
					#clock-cells = < 0x01 >;
					linux,phandle = < 0xac >;
					phandle = < 0xac >;
				};

				gate-clk@0194 {
					compatible = "rockchip,rk3188-gate-clk";
					reg = < 0x194 0x04 >;
					clocks = < 0x25 0x27 0x4d 0x28 0x05 0x05 0x05 0x14 0x10 0x1c 0x05 0x05 0x15 0x54 0x57 0x58 >;
					clock-output-names = "clk_sdmmc\0clk_sdio0\0clk_sdio1\0clk_emmc\0clk_otgphy0\0clk_otgphy1\0clk_otgphy2\0clk_otg_adp\0g_clk_c2c_host\0g_clk_hsic_12m\0g_clk_lcdc_pwm0\0g_clk_lcdc_pwm1\0g_clk_wifi\0aclk_hevc\0clk_hevc_cabac\0clk_hevc_core";
					rockchip,suspend-clkgating-setting = < 0x00 0x00 >;
					#clock-cells = < 0x01 >;
					linux,phandle = < 0x06 >;
					phandle = < 0x06 >;
				};

				gate-clk@0198 {
					compatible = "rockchip,rk3188-gate-clk";
					reg = < 0x198 0x04 >;
					clocks = < 0x15 0x72 0x72 0x72 0x72 0x72 0x72 0x72 0x72 0x15 0x15 0x72 0x72 0x15 0x15 0x15 >;
					clock-output-names = "reserved\0g_pclk_gpio1\0g_pclk_gpio2\0g_pclk_gpio3\0g_pclk_gpio4\0g_pclk_gpio5\0g_pclk_gpio6\0g_pclk_gpio7\0g_pclk_gpio8\0reserved\0reserved\0g_pclk_grf\0g_p_alive_niu\0reserved\0reserved\0reserved";
					rockchip,suspend-clkgating-setting = < 0x19fe 0x19fe >;
					#clock-cells = < 0x01 >;
					linux,phandle = < 0x04 >;
					phandle = < 0x04 >;
				};

				gate-clk@019c {
					compatible = "rockchip,rk3188-gate-clk";
					reg = < 0x19c 0x04 >;
					clocks = < 0x49 0x73 0x43 0x73 0x15 0x43 0x73 0x4b 0x73 0x73 0x73 0x43 0x4b 0x49 0x43 0x73 >;
					clock-output-names = "reserved\0g_hclk_rga\0g_aclk_iep\0g_hclk_iep\0g_aclk_lcdc_iep\0g_aclk_lcdc0\0g_hclk_lcdc0\0g_aclk_lcdc1\0g_hclk_lcdc1\0g_h_vio_ahb\0g_hclk_vio_niu\0g_aclk_vio0_niu\0g_aclk_vio1_niu\0reserved\0g_aclk_vip\0g_hclk_vip";
					rockchip,suspend-clkgating-setting = < 0x00 0x00 >;
					#clock-cells = < 0x01 >;
					linux,phandle = < 0xaf >;
					phandle = < 0xaf >;
				};

				gate-clk@01a0 {
					compatible = "rockchip,rk3188-gate-clk";
					reg = < 0x1a0 0x04 >;
					clocks = < 0x74 0x73 0x4b 0x75 0x73 0x73 0x73 0x73 0x73 0x73 0x73 0x73 0x15 0x15 0x15 0x15 >;
					clock-output-names = "g_pclkin_cif\0g_hclk_isp\0g_aclk_isp\0g_pclkin_isp\0g_p_mipi_dsi0\0g_p_mipi_dsi1\0g_p_mipi_csi\0g_pclk_lvds_phy\0g_pclk_edp_ctrl\0g_p_hdmi_ctrl\0g_hclk_vio2_h2p\0g_pclk_vio2_h2p\0reserved\0reserved\0reserved\0reserved";
					rockchip,suspend-clkgating-setting = < 0x00 0x00 >;
					#clock-cells = < 0x01 >;
					linux,phandle = < 0x08 >;
					phandle = < 0x08 >;
				};

				gate-clk@01a4 {
					compatible = "rockchip,rk3188-gate-clk";
					reg = < 0x1a4 0x04 >;
					clocks = < 0x66 0x66 0x66 0x66 0x66 0x15 0x15 0x15 0x15 0x15 0x15 0x15 0x15 0x15 0x15 0x15 >;
					clock-output-names = "g_pclk_pmu\0g_pclk_intmem1\0g_pclk_pmu_niu\0g_pclk_sgrf\0g_pclk_gpio0\0reserved\0reserved\0reserved\0reserved\0reserved\0reserved\0reserved\0reserved\0reserved\0reserved\0reserved";
					rockchip,suspend-clkgating-setting = < 0x1f 0x1f >;
					#clock-cells = < 0x01 >;
					linux,phandle = < 0x03 >;
					phandle = < 0x03 >;
				};

				gate-clk@01a8 {
					compatible = "rockchip,rk3188-gate-clk";
					reg = < 0x1a8 0x04 >;
					clocks = < 0x4c 0x15 0x15 0x15 0x15 0x15 0x15 0x15 0x15 0x15 0x15 0x15 0x15 0x15 0x15 0x15 >;
					clock-output-names = "reserved\0reserved\0reserved\0reserved\0reserved\0reserved\0reserved\0reserved\0reserved\0reserved\0reserved\0reserved\0reserved\0reserved\0reserved\0reserved";
					rockchip,suspend-clkgating-setting = < 0x00 0x00 >;
					#clock-cells = < 0x01 >;
				};
			};
		};
	};

	cpus {
		#address-cells = < 0x01 >;
		#size-cells = < 0x00 >;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a15";
			reg = < 0x500 >;
		};

		cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a15";
			reg = < 0x501 >;
		};

		cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a15";
			reg = < 0x502 >;
		};

		cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a15";
			reg = < 0x503 >;
		};
	};

	interrupt-controller@ffc01000 {
		compatible = "arm,cortex-a15-gic";
		interrupt-controller;
		#interrupt-cells = < 0x03 >;
		#address-cells = < 0x00 >;
		reg = < 0xffc01000 0x1000 0xffc02000 0x1000 >;
		linux,phandle = < 0x02 >;
		phandle = < 0x02 >;
	};

	arm-pmu {
		compatible = "arm,cortex-a12-pmu";
		interrupts = < 0x00 0x97 0x04 0x00 0x98 0x04 0x00 0x99 0x04 0x00 0x9a 0x04 >;
	};

	cpu_axi_bus {
		compatible = "rockchip,cpu_axi_bus";
		#address-cells = < 0x01 >;
		#size-cells = < 0x01 >;
		ranges;

		qos {
			#address-cells = < 0x01 >;
			#size-cells = < 0x01 >;
			ranges;

			cpup {
				reg = < 0xffa80000 0x20 >;
			};

			cpum_r {
				reg = < 0xffa80080 0x20 >;
			};

			cpum_w {
				reg = < 0xffa80100 0x20 >;
			};

			bus_dmac {
				reg = < 0xffa90000 0x20 >;
			};

			host {
				reg = < 0xffa90080 0x20 >;
			};

			crypto {
				reg = < 0xffa90100 0x20 >;
			};

			ccp {
				reg = < 0xffa90180 0x20 >;
			};

			ccs {
				reg = < 0xffa90200 0x20 >;
			};

			gpu_r {
				reg = < 0xffaa0000 0x20 >;
			};

			gpu_w {
				reg = < 0xffaa0080 0x20 >;
			};

			peri {
				reg = < 0xffab0000 0x20 >;
			};

			vio1_vop {
				reg = < 0xffad0000 0x20 >;
				rockchip,priority = < 0x02 0x02 >;
			};

			vio1_isp_w0 {
				reg = < 0xffad0100 0x20 >;
			};

			vio1_isp_w1 {
				reg = < 0xffad0180 0x20 >;
			};

			vio0_vop {
				reg = < 0xffad0400 0x20 >;
				rockchip,priority = < 0x02 0x02 >;
			};

			vio0_vip {
				reg = < 0xffad0480 0x20 >;
			};

			vio0_iep {
				reg = < 0xffad0500 0x20 >;
			};

			vio2_rga_r {
				reg = < 0xffad0800 0x20 >;
			};

			vio2_rga_w {
				reg = < 0xffad0880 0x20 >;
			};

			vio1_isp_r {
				reg = < 0xffad0900 0x20 >;
			};

			video {
				reg = < 0xffae0000 0x20 >;
			};

			hevc_r {
				reg = < 0xffaf0000 0x20 >;
			};

			hevc_w {
				reg = < 0xffaf0080 0x20 >;
			};
		};

		msch {
			#address-cells = < 0x01 >;
			#size-cells = < 0x01 >;
			ranges;

			msch@0 {
				reg = < 0xffac0000 0x40 >;
				rockchip,read-latency = < 0x34 >;
			};

			msch@1 {
				reg = < 0xffac0080 0x40 >;
				rockchip,read-latency = < 0x34 >;
			};
		};
	};

	sram@ff710000 {
		compatible = "mmio-sram";
		reg = < 0xff710000 0x8000 >;
		map-exec;
		linux,phandle = < 0x01 >;
		phandle = < 0x01 >;
	};

	timer {
		compatible = "arm,armv7-timer";
		interrupts = < 0x01 0x0d 0xf04 0x01 0x0e 0xf04 >;
		clock-frequency = < 0x16e3600 >;
	};

	timer@ff810000 {
		compatible = "rockchip,timer";
		reg = < 0xff810000 0x20 >;
		interrupts = < 0x00 0x48 0x04 >;
		rockchip,broadcast = < 0x01 >;
	};

	wdt@2004c000 {
		compatible = "rockchip,watch dog";
		reg = < 0xff800000 0x100 >;
		clocks = < 0x72 >;
		clock-names = "pclk_wdt";
		interrupts = < 0x00 0x4f 0x04 >;
		rockchip,irq = < 0x01 >;
		rockchip,timeout = < 0x3c >;
		rockchip,atboot = < 0x01 >;
		rockchip,debug = < 0x00 >;
		status = "disabled";
	};

	amba {
		#address-cells = < 0x01 >;
		#size-cells = < 0x01 >;
		compatible = "arm,amba-bus";
		interrupt-parent = < 0x02 >;
		ranges;

		pdma@ffb20000 {
			compatible = "arm,pl330\0arm,primecell";
			reg = < 0xffb20000 0x4000 >;
			interrupts = < 0x00 0x00 0x04 0x00 0x01 0x04 >;
			#dma-cells = < 0x01 >;
			linux,phandle = < 0xa1 >;
			phandle = < 0xa1 >;
		};

		pdma@ff250000 {
			compatible = "arm,pl330\0arm,primecell";
			reg = < 0xff250000 0x4000 >;
			interrupts = < 0x00 0x02 0x04 0x00 0x03 0x04 >;
			#dma-cells = < 0x01 >;
			linux,phandle = < 0x98 >;
			phandle = < 0x98 >;
		};
	};

	reset@ff7601b8 {
		compatible = "rockchip,reset";
		reg = < 0xff7601b8 0x30 >;
		rockchip,reset-flag = < 0x01 >;
		#reset-cells = < 0x01 >;
		linux,phandle = < 0xe0 >;
		phandle = < 0xe0 >;
	};

	nandc@0xff400000 {
		compatible = "rockchip,rk-nandc";
		reg = < 0xff400000 0x4000 >;
		interrupts = < 0x00 0x26 0x04 >;
		nandc_id = < 0x00 >;
		clocks = < 0x51 0x76 0x05 0x77 0x0e >;
		clock-names = "clk_nandc\0g_clk_nandc\0hclk_nandc";
	};

	nandc@0xff410000 {
		compatible = "rockchip,rk-nandc";
		reg = < 0xff410000 0x4000 >;
		interrupts = < 0x00 0x28 0x04 >;
		nandc_id = < 0x01 >;
		clocks = < 0x52 0x76 0x06 0x77 0x0f >;
		clock-names = "clk_nandc\0g_clk_nandc\0hclk_nandc";
	};

	nandc0@0xff400000 {
		compatible = "rockchip,rk-nandc";
		reg = < 0xff400000 0x4000 >;
	};

	rksdmmc@ff0f0000 {
		compatible = "rockchip,rk_mmc\0rockchip,rk32xx-sdmmc";
		reg = < 0xff0f0000 0x4000 >;
		interrupts = < 0x00 0x23 0x04 >;
		#address-cells = < 0x01 >;
		#size-cells = < 0x00 >;
		clocks = < 0x28 0x78 0x06 >;
		clock-names = "clk_mmc\0hclk_mmc";
		num-slots = < 0x01 >;
		fifo-depth = < 0x100 >;
		bus-width = < 0x08 >;
		clock-frequency = < 0x5f5e100 >;
		clock-freq-min-max = < 0x61a80 0x5f5e100 >;
		supports-highspeed;
		supports-emmc;
		bootpart-no-access;
		supports-DDR_MODE;
		ignore-pm-notify;
		keep-power-in-suspend;
		status = "okay";
	};

	rksdmmc@ff0c0000 {
		compatible = "rockchip,rk_mmc\0rockchip,rk32xx-sdmmc";
		reg = < 0xff0c0000 0x4000 >;
		interrupts = < 0x00 0x20 0x04 >;
		#address-cells = < 0x01 >;
		#size-cells = < 0x00 >;
		pinctrl-names = "default\0idle";
		pinctrl-0 = < 0x79 0x7a 0x7b 0x7c >;
		pinctrl-1 = < 0x7d >;
		cd-gpios = < 0x7e 0x16 0x00 >;
		clocks = < 0x25 0x78 0x03 >;
		clock-names = "clk_mmc\0hclk_mmc";
		num-slots = < 0x01 >;
		fifo-depth = < 0x100 >;
		bus-width = < 0x04 >;
		clock-frequency = < 0x2faf080 >;
		clock-freq-min-max = < 0x61a80 0x2faf080 >;
		supports-highspeed;
		supports-sd;
		broken-cd;
		card-detect-delay = < 0xc8 >;
		ignore-pm-notify;
		keep-power-in-suspend;
		vmmc-supply = < 0x7f >;
		status = "okay";
	};

	rksdmmc@ff0d0000 {
		compatible = "rockchip,rk_mmc\0rockchip,rk32xx-sdmmc";
		reg = < 0xff0d0000 0x4000 >;
		interrupts = < 0x00 0x21 0x04 >;
		#address-cells = < 0x01 >;
		#size-cells = < 0x00 >;
		pinctrl-names = "default\0idle";
		pinctrl-0 = < 0x80 0x81 0x82 0x83 0x84 0x85 0x86 >;
		pinctrl-1 = < 0x87 >;
		clocks = < 0x27 0x78 0x04 >;
		clock-names = "clk_mmc\0hclk_mmc";
		num-slots = < 0x01 >;
		fifo-depth = < 0x100 >;
		bus-width = < 0x04 >;
		clock-frequency = < 0x2faf080 >;
		clock-freq-min-max = < 0x30d40 0x2faf080 >;
		supports-highspeed;
		supports-sdio;
		ignore-pm-notify;
		keep-power-in-suspend;
		status = "okay";
	};

	rksdmmc@ff0e0000 {
		compatible = "rockchip,rk_mmc\0rockchip,rk32xx-sdmmc";
		reg = < 0xff0e0000 0x4000 >;
		interrupts = < 0x00 0x22 0x04 >;
		#address-cells = < 0x01 >;
		#size-cells = < 0x00 >;
		clocks = < 0x4d 0x78 0x05 >;
		clock-names = "clk_mmc\0hclk_mmc";
		num-slots = < 0x01 >;
		fifo-depth = < 0x100 >;
		bus-width = < 0x04 >;
		status = "disabled";
	};

	spi@ff110000 {
		compatible = "rockchip,rockchip-spi";
		reg = < 0xff110000 0x1000 >;
		interrupts = < 0x00 0x2c 0x04 >;
		#address-cells = < 0x01 >;
		#size-cells = < 0x00 >;
		pinctrl-names = "default";
		pinctrl-0 = < 0x88 0x89 0x8a 0x8b 0x8c >;
		rockchip,spi-src-clk = < 0x00 >;
		num-cs = < 0x02 >;
		clocks = < 0x3a 0x8d 0x04 >;
		clock-names = "spi\0pclk_spi0";
		status = "disabled";
		max-freq = < 0x2dc6c00 >;
	};

	spi@ff120000 {
		compatible = "rockchip,rockchip-spi";
		reg = < 0xff120000 0x1000 >;
		interrupts = < 0x00 0x2d 0x04 >;
		#address-cells = < 0x01 >;
		#size-cells = < 0x00 >;
		pinctrl-names = "default";
		pinctrl-0 = < 0x8e 0x8f 0x90 0x91 >;
		rockchip,spi-src-clk = < 0x01 >;
		num-cs = < 0x01 >;
		clocks = < 0x3b 0x8d 0x05 >;
		clock-names = "spi\0pclk_spi1";
		status = "disabled";
		max-freq = < 0x2dc6c00 >;
	};

	spi@ff130000 {
		compatible = "rockchip,rockchip-spi";
		reg = < 0xff130000 0x1000 >;
		interrupts = < 0x00 0x2e 0x04 >;
		#address-cells = < 0x01 >;
		#size-cells = < 0x00 >;
		pinctrl-names = "default";
		pinctrl-0 = < 0x92 0x93 0x94 0x95 0x96 >;
		rockchip,spi-src-clk = < 0x02 >;
		num-cs = < 0x02 >;
		clocks = < 0x53 0x8d 0x06 >;
		clock-names = "spi\0pclk_spi2";
		status = "disabled";
		max-freq = < 0x2dc6c00 >;
	};

	serial@ff180000 {
		compatible = "rockchip,serial";
		reg = < 0xff180000 0x100 >;
		interrupts = < 0x00 0x37 0x04 >;
		clock-frequency = < 0x16e3600 >;
		clocks = < 0x97 0x8d 0x08 >;
		clock-names = "sclk_uart\0pclk_uart";
		reg-shift = < 0x02 >;
		reg-io-width = < 0x04 >;
		dmas = < 0x98 0x01 0x98 0x02 >;
		#dma-cells = < 0x02 >;
		pinctrl-names = "default";
		pinctrl-0 = < 0x99 0x9a >;
		status = "okay";
		dma-names = "!tx\0!rx";
	};

	serial@ff190000 {
		compatible = "rockchip,serial";
		reg = < 0xff190000 0x100 >;
		interrupts = < 0x00 0x38 0x04 >;
		clock-frequency = < 0x16e3600 >;
		clocks = < 0x9b 0x8d 0x09 >;
		clock-names = "sclk_uart\0pclk_uart";
		reg-shift = < 0x02 >;
		reg-io-width = < 0x04 >;
		dmas = < 0x98 0x03 0x98 0x04 >;
		#dma-cells = < 0x02 >;
		pinctrl-names = "default";
		pinctrl-0 = < 0x9c 0x9d 0x9e >;
		status = "disabled";
	};

	serial@ff690000 {
		compatible = "rockchip,serial";
		reg = < 0xff690000 0x100 >;
		interrupts = < 0x00 0x39 0x04 >;
		clock-frequency = < 0x16e3600 >;
		clocks = < 0x9f 0xa0 0x09 >;
		clock-names = "sclk_uart\0pclk_uart";
		reg-shift = < 0x02 >;
		reg-io-width = < 0x04 >;
		dmas = < 0xa1 0x04 0xa1 0x05 >;
		#dma-cells = < 0x02 >;
		pinctrl-names = "default";
		pinctrl-0 = < 0xa2 >;
		status = "disabled";
	};

	serial@ff1b0000 {
		compatible = "rockchip,serial";
		reg = < 0xff1b0000 0x100 >;
		interrupts = < 0x00 0x3a 0x04 >;
		clock-frequency = < 0x16e3600 >;
		clocks = < 0xa3 0x8d 0x0b >;
		clock-names = "sclk_uart\0pclk_uart";
		current-speed = < 0x1c200 >;
		reg-shift = < 0x02 >;
		reg-io-width = < 0x04 >;
		dmas = < 0x98 0x07 0x98 0x08 >;
		#dma-cells = < 0x02 >;
		pinctrl-names = "default";
		pinctrl-0 = < 0xa4 0xa5 0xa6 >;
		status = "disabled";
	};

	serial@ff1c0000 {
		compatible = "rockchip,serial";
		reg = < 0xff1c0000 0x100 >;
		interrupts = < 0x00 0x3b 0x04 >;
		clock-frequency = < 0x16e3600 >;
		clocks = < 0xa7 0x8d 0x0c >;
		clock-names = "sclk_uart\0pclk_uart";
		reg-shift = < 0x02 >;
		reg-io-width = < 0x04 >;
		dmas = < 0x98 0x09 0x98 0x0a >;
		#dma-cells = < 0x02 >;
		pinctrl-names = "default";
		pinctrl-0 = < 0xa8 0xa9 0xaa >;
		status = "disabled";
	};

	fiq-debugger {
		compatible = "rockchip,fiq-debugger";
		rockchip,serial-id = < 0x02 >;
		rockchip,signal-irq = < 0x6a >;
		rockchip,wake-irq = < 0x00 >;
		status = "okay";
	};

	clocks-init {
		compatible = "rockchip,clocks-init";
		rockchip,clocks-init-parent = < 0x0c 0x0d 0x10 0x13 0x24 0x13 0x16 0x13 0x19 0x13 0x1e 0x13 0x2e 0x2c >;
		rockchip,clocks-init-rate = < 0x0c 0x2f34f600 0x13 0x11b3dc40 0x22 0x4a817c80 0x10 0x11e1a300 0x11 0x11e1a300 0x59 0x8f0d180 0x5a 0x47868c0 0x65 0x8f0d180 0x24 0x11e1a300 0x5b 0x8f0d180 0x5c 0x47868c0 0x4c 0xbebc200 0x43 0x11e1a300 0x4b 0x11e1a300 0x73 0x47868c0 0x72 0x5f5e100 0x66 0x5f5e100 0x54 0x17d78400 0xab 0xbebc200 0x57 0x11e1a300 0x58 0x11e1a300 0x49 0x11e1a300 0x4a 0x11e1a300 0x09 0x11e1a300 0x0a 0x11e1a300 0x42 0xbebc200 0x21 0xbebc200 0x23 0x17d78400 0x4e 0x4c4b400 0x4f 0x4c4b400 0x64 0x7735940 >;
		rockchip,clocks-uboot-has-init = < 0x4b >;
	};

	clocks-enable {
		compatible = "rockchip,clocks-enable";
		clocks = < 0x0e 0x02 0x69 0x6a 0x6b 0x6c 0x6d 0x6e 0x6f 0x70 0x71 0xac 0x09 0xac 0x0a 0xac 0x0b 0x11 0x0e 0x03 0x59 0x5a 0x06 0x08 0x65 0x0e 0x07 0xad 0x00 0xad 0x01 0xad 0x02 0xad 0x03 0xad 0x04 0xad 0x05 0x72 0x66 0x24 0x5b 0x5c 0xae 0x05 0xae 0x06 0xae 0x07 0xae 0x0c 0xae 0x0d 0xae 0x04 0xa0 0x06 0xa0 0x08 0xa0 0x07 0xae 0x09 0xae 0x01 0xae 0x09 0xae 0x0d 0xac 0x08 0x8d 0x02 0x8d 0x03 0x77 0x0b 0x78 0x0c 0x8d 0x00 0x77 0x0a 0x77 0x0c 0x77 0x0d 0x8d 0x01 0x04 0x0b 0x04 0x0c 0x03 0x00 0x03 0x01 0x03 0x02 0x03 0x03 0xaf 0x09 0xaf 0x0a 0x08 0x0a 0x08 0x0b 0xaf 0x0b 0xaf 0x0c 0xa0 0x09 0x2e >;
	};

	i2c@ff650000 {
		compatible = "rockchip,rk30-i2c";
		reg = < 0xff650000 0x1000 >;
		interrupts = < 0x00 0x3c 0x04 >;
		#address-cells = < 0x01 >;
		#size-cells = < 0x00 >;
		pinctrl-names = "default\0gpio";
		pinctrl-0 = < 0xb0 0xb1 >;
		pinctrl-1 = < 0xb2 >;
		gpios = < 0xb3 0x0f 0x01 0xb3 0x10 0x01 >;
		clocks = < 0xae 0x02 >;
		rockchip,check-idle = < 0x01 >;
		status = "okay";

		syr827@40 {
			compatible = "silergy,syr82x";
			reg = < 0x40 >;
			status = "okay";

			regulators {
				#address-cells = < 0x01 >;
				#size-cells = < 0x00 >;

				regulator@0 {
					reg = < 0x00 >;
					regulator-compatible = "syr82x_dcdc1";
					regulator-name = "vdd_arm";
					regulator-min-microvolt = < 0xadf34 >;
					regulator-max-microvolt = < 0x16e360 >;
					regulator-always-on;
					regulator-boot-on;
					regulator-initial-mode = < 0x02 >;
					regulator-initial-state = < 0x03 >;

					regulator-state-mem {
						regulator-state-mode = < 0x02 >;
						regulator-state-disabled;
						regulator-state-uv = < 0xdbba0 >;
					};
				};
			};
		};

		syr828@41 {
			compatible = "silergy,syr82x";
			reg = < 0x41 >;
			status = "okay";

			regulators {
				#address-cells = < 0x01 >;
				#size-cells = < 0x00 >;

				regulator@0 {
					reg = < 0x00 >;
					regulator-compatible = "syr82x_dcdc1";
					regulator-name = "vdd_gpu";
					regulator-min-microvolt = < 0xadf34 >;
					regulator-max-microvolt = < 0x16e360 >;
					regulator-always-on;
					regulator-boot-on;
					regulator-initial-mode = < 0x02 >;
					regulator-initial-state = < 0x03 >;

					regulator-state-mem {
						regulator-state-mode = < 0x02 >;
						regulator-state-disabled;
						regulator-state-uv = < 0xdbba0 >;
					};
				};
			};
		};

		ricoh619@32 {
			reg = < 0x32 >;
			status = "okay";
			compatible = "ricoh,ricoh619";
			interrupt-controller;
			#interrupt-cells = < 0x00 >;
			gpios = < 0xb3 0x04 0x00 0xb3 0x00 0x01 >;
			ricoh619,system-power-controller;

			pwrkey@0 {
				compatible = "ricoh,ricoh619-pwrkey";
				ricoh,pwrkey-delay-ms = < 0x14 >;
			};

			rtc {
				compatible = "ricoh,ricoh619-rtc";
				ricoh,rtc-tm-year = < 0x7de >;
				ricoh,rtc-tm-month = < 0x01 >;
				ricoh,rtc-tm-mday = < 0x01 >;
				ricoh,rtc-tm-hour = < 0x08 >;
				ricoh,rtc-tm-min = < 0x00 >;
				ricoh,rtc-tm-sec = < 0x00 >;
			};

			battery {
				compatible = "ricoh,ricoh619-battery";
				ricoh,alarm-vol-mv = < 0xce4 >;
				ricoh,multiple = < 0x64 >;
				ricoh,monitor-time = < 0x3c >;
				ricoh,ch-vfchg = < 0x04 >;
				ricoh,ch-vrchg = < 0x04 >;
				ricoh,ch-vbatovset = < 0x01 >;
				ricoh,ch-ichg = < 0xff >;
				ricoh,ch-ilim-adp = < 0xff >;
				ricoh,ch-ilim-usb = < 0xff >;
				ricoh,ch-icchg = < 0x03 >;
				ricoh,fg-target-vsys = < 0xc80 >;
				ricoh,fg-target-ibat = < 0x3e8 >;
				ricoh,fg-poff-vbat = < 0x00 >;
				ricoh,jt-en = < 0x00 >;
				ricoh,jt-hw-sw = < 0x01 >;
				ricoh,jt-temp-h = < 0x32 >;
				ricoh,jt-temp-l = < 0x0c >;
				ricoh,jt-vfchg-h = < 0x03 >;
				ricoh,jt-vfchg-l = < 0x00 >;
				ricoh,jt-ichg-h = < 0x0d >;
				ricoh,jt-ichg-l = < 0x09 >;
			};

			regulators {
				#address-cells = < 0x01 >;
				#size-cells = < 0x00 >;

				regulator@0 {
					reg = < 0x00 >;
					regulator-compatible = "ricoh619_dc1";
					regulator-always-on;
					regulator-boot-on;
					regulator-name = "vccio";
					regulator-min-microvolt = < 0x325aa0 >;
					regulator-max-microvolt = < 0x325aa0 >;
					regulator-initial-mode = < 0x02 >;
					regulator-initial-state = < 0x03 >;

					regulator-state-mem {
						regulator-state-mode = < 0x02 >;
						regulator-state-enabled;
						regulator-state-uv = < 0x2ab980 >;
					};
				};

				regulator@1 {
					reg = < 0x01 >;
					regulator-compatible = "ricoh619_dc2";
					regulator-always-on;
					regulator-boot-on;
					regulator-name = "ricoh619_dcdc2";
					regulator-min-microvolt = < 0x1e8480 >;
					regulator-max-microvolt = < 0x1e8480 >;
					regulator-initial-mode = < 0x02 >;
					regulator-initial-state = < 0x03 >;

					regulator-state-mem {
						regulator-state-mode = < 0x02 >;
						regulator-state-enabled;
						regulator-state-uv = < 0x1e8480 >;
					};
				};

				regulator@2 {
					reg = < 0x02 >;
					regulator-compatible = "ricoh619_dc3";
					regulator-always-on;
					regulator-boot-on;
					regulator-name = "vcc_lcd";
					regulator-min-microvolt = < 0x325aa0 >;
					regulator-max-microvolt = < 0x325aa0 >;
					regulator-initial-mode = < 0x02 >;
					regulator-initial-state = < 0x03 >;

					regulator-state-mem {
						regulator-state-mode = < 0x02 >;
						regulator-state-disabled;
						regulator-state-uv = < 0x325aa0 >;
					};
				};

				regulator@3 {
					reg = < 0x03 >;
					regulator-compatible = "ricoh619_dc4";
					regulator-always-on;
					regulator-boot-on;
					regulator-name = "vdd_logic";
					regulator-min-microvolt = < 0xaae60 >;
					regulator-max-microvolt = < 0x16e360 >;
					regulator-initial-mode = < 0x02 >;
					regulator-initial-state = < 0x03 >;

					regulator-state-mem {
						regulator-state-mode = < 0x02 >;
						regulator-state-enabled;
						regulator-state-uv = < 0xdbba0 >;
					};
				};

				regulator@4 {
					reg = < 0x04 >;
					regulator-compatible = "ricoh619_dc5";
					regulator-always-on;
					regulator-boot-on;
					regulator-name = "vcc_ddr";
					regulator-min-microvolt = < 0x124f80 >;
					regulator-max-microvolt = < 0x124f80 >;
					regulator-initial-mode = < 0x02 >;
					regulator-initial-state = < 0x03 >;

					regulator-state-mem {
						regulator-state-mode = < 0x02 >;
						regulator-state-enabled;
						regulator-state-uv = < 0x124f80 >;
					};
				};

				regulator@5 {
					reg = < 0x05 >;
					regulator-compatible = "ricoh619_ldo1";
					regulator-always-on;
					regulator-boot-on;
					regulator-name = "vccio_pmu";
					regulator-min-microvolt = < 0x2dc6c0 >;
					regulator-max-microvolt = < 0x2dc6c0 >;
					regulator-initial-state = < 0x03 >;

					regulator-state-mem {
						regulator-state-enabled;
						regulator-state-uv = < 0x2dc6c0 >;
					};
				};

				regulator@6 {
					reg = < 0x06 >;
					regulator-compatible = "ricoh619_ldo2";
					regulator-always-on;
					regulator-boot-on;
					regulator-name = "ricoh619_ldo2";
					regulator-min-microvolt = < 0x2dc6c0 >;
					regulator-max-microvolt = < 0x2dc6c0 >;
					regulator-initial-state = < 0x03 >;

					regulator-state-mem {
						regulator-state-enabled;
						regulator-state-uv = < 0x2dc6c0 >;
					};
				};

				regulator@7 {
					reg = < 0x07 >;
					regulator-compatible = "ricoh619_ldo3";
					regulator-always-on;
					regulator-boot-on;
					regulator-name = "ricoh619_ldo3";
					regulator-min-microvolt = < 0x2dc6c0 >;
					regulator-max-microvolt = < 0x2dc6c0 >;
					regulator-initial-state = < 0x03 >;

					regulator-state-mem {
						regulator-state-enabled;
						regulator-state-uv = < 0x2dc6c0 >;
					};
				};

				regulator@8 {
					reg = < 0x08 >;
					regulator-compatible = "ricoh619_ldo4";
					regulator-always-on;
					regulator-boot-on;
					regulator-name = "vccio_sd";
					regulator-min-microvolt = < 0x2dc6c0 >;
					regulator-max-microvolt = < 0x2dc6c0 >;
					regulator-initial-state = < 0x03 >;
					linux,phandle = < 0x7f >;
					phandle = < 0x7f >;

					regulator-state-mem {
						regulator-state-enabled;
						regulator-state-uv = < 0x2dc6c0 >;
					};
				};

				regulator@9 {
					reg = < 0x09 >;
					regulator-compatible = "ricoh619_ldo5";
					regulator-always-on;
					regulator-boot-on;
					regulator-name = "vcc_wl";
					regulator-min-microvolt = < 0x1b7740 >;
					regulator-max-microvolt = < 0x1b7740 >;
					regulator-initial-state = < 0x03 >;

					regulator-state-mem {
						regulator-state-enabled;
						regulator-state-uv = < 0x1b7740 >;
					};
				};

				regulator@10 {
					reg = < 0x0a >;
					regulator-compatible = "ricoh619_ldo6";
					regulator-always-on;
					regulator-boot-on;
					regulator-name = "ricoh619_ldo6";
					regulator-min-microvolt = < 0x1b7740 >;
					regulator-max-microvolt = < 0x1b7740 >;
					regulator-initial-state = < 0x03 >;

					regulator-state-mem {
						regulator-state-disabled;
						regulator-state-uv = < 0x1b7740 >;
					};
				};

				regulator@11 {
					reg = < 0x0b >;
					regulator-compatible = "ricoh619_ldo7";
					regulator-always-on;
					regulator-boot-on;
					regulator-name = "ricoh619_ldo7";
					regulator-min-microvolt = < 0xf4240 >;
					regulator-max-microvolt = < 0xf4240 >;
					regulator-initial-state = < 0x03 >;

					regulator-state-mem {
						regulator-state-disabled;
						regulator-state-uv = < 0xf4240 >;
					};
				};

				regulator@12 {
					reg = < 0x0c >;
					regulator-compatible = "ricoh619_ldo8";
					regulator-always-on;
					regulator-boot-on;
					regulator-name = "ricoh619_ldo8";
					regulator-min-microvolt = < 0x2dc6c0 >;
					regulator-max-microvolt = < 0x2dc6c0 >;
					regulator-initial-state = < 0x03 >;

					regulator-state-mem {
						regulator-state-enabled;
						regulator-state-uv = < 0x2dc6c0 >;
					};
				};

				regulator@13 {
					reg = < 0x0d >;
					regulator-compatible = "ricoh619_ldo9";
					regulator-always-on;
					regulator-boot-on;
					regulator-name = "ricoh619_ldo9";
					regulator-min-microvolt = < 0xf4240 >;
					regulator-max-microvolt = < 0xf4240 >;
					regulator-initial-state = < 0x03 >;

					regulator-state-mem {
						regulator-state-enabled;
						regulator-state-uv = < 0xf4240 >;
					};
				};

				regulator@14 {
					reg = < 0x0e >;
					regulator-compatible = "ricoh619_ldo10";
					regulator-always-on;
					regulator-boot-on;
					regulator-name = "vcc_18";
					regulator-min-microvolt = < 0x1b7740 >;
					regulator-max-microvolt = < 0x1b7740 >;
					regulator-initial-state = < 0x03 >;

					regulator-state-mem {
						regulator-state-enabled;
						regulator-state-uv = < 0x1b7740 >;
					};
				};

				regulator@15 {
					reg = < 0x0f >;
					regulator-compatible = "ricoh619_ldortc1";
					regulator-always-on;
					regulator-boot-on;
					regulator-name = "ricoh619_ldortc1";
					regulator-min-microvolt = < 0x2dc6c0 >;
					regulator-max-microvolt = < 0x2dc6c0 >;
				};

				regulator@16 {
					reg = < 0x10 >;
					regulator-compatible = "ricoh619_ldortc2";
					regulator-always-on;
					regulator-boot-on;
					regulator-name = "ricoh619_ldortc2";
					regulator-min-microvolt = < 0x2dc6c0 >;
					regulator-max-microvolt = < 0x2dc6c0 >;
				};
			};
		};

		CW2015@62 {
			status = "disabled";
			compatible = "cw201x";
			reg = < 0x62 >;
			dc_det_gpio = < 0xb3 0x08 0x01 >;
			bat_low_gpio = < 0xb3 0x07 0x01 >;
			chg_ok_gpio = < 0xb3 0x09 0x00 >;
			bat_config_info = < 0x15 0x81 0x5d 0x5c 0x58 0x5b 0x57 0x4b 0x49 0x4a 0x46 0x43 0x41 0x3a 0x38 0x30 0x26 0x1e 0x16 0x18 0x1c 0x2c 0x43 0x46 0x3c 0x93 0x09 0x9a 0x1a 0x33 0x6c 0x6e 0x6f 0x6d 0x6b 0x6c 0x3d 0x1c 0x61 0xb4 0x13 0x3f 0x52 0x87 0x8f 0x91 0x94 0x52 0x82 0x8c 0x92 0x96 0x87 0x95 0xc2 0xcb 0x2f 0x7d 0x72 0xa5 0xb5 0xc1 0x27 0x69 >;
			is_dc_charge = < 0x01 >;
			is_usb_charge = < 0x00 >;
		};
	};

	i2c@ff140000 {
		compatible = "rockchip,rk30-i2c";
		reg = < 0xff140000 0x1000 >;
		interrupts = < 0x00 0x3e 0x04 >;
		#address-cells = < 0x01 >;
		#size-cells = < 0x00 >;
		pinctrl-names = "default\0gpio";
		pinctrl-0 = < 0xb4 0xb5 >;
		pinctrl-1 = < 0xb6 >;
		gpios = < 0xb7 0x04 0x01 0xb7 0x05 0x01 >;
		clocks = < 0xae 0x03 >;
		rockchip,check-idle = < 0x01 >;
		status = "okay";

		rtc@51 {
			compatible = "nxp,pcf8563";
			reg = < 0x51 >;
			status = "disabled";
		};

		mpu@68 {
			compatible = "mpu6050";
			reg = < 0x68 >;
			mpu-int_config = < 0x10 >;
			mpu-level_shifter = < 0x00 >;
			mpu-orientation = < 0x01 0x00 0x00 0x00 0x01 0x00 0x00 0x00 0x01 >;
			orientation-x = < 0x01 >;
			orientation-y = < 0x00 >;
			orientation-z = < 0x01 >;
			irq-gpio = < 0xb7 0x00 0x08 >;
			mpu-debug = < 0x00 >;
			status = "okay";
		};

		compass@0d {
			compatible = "ak8963";
			reg = < 0x0d >;
			compass-bus = < 0x00 >;
			compass-adapt_num = < 0x00 >;
			compass-orientation = < 0x00 0x01 0x00 0x01 0x00 0x00 0x00 0x00 0x01 >;
			orientation-x = < 0x01 >;
			orientation-y = < 0x01 >;
			orientation-z = < 0x01 >;
			compass-debug = < 0x01 >;
			status = "ok";
		};
	};

	i2c@ff660000 {
		compatible = "rockchip,rk30-i2c";
		reg = < 0xff660000 0x1000 >;
		interrupts = < 0x00 0x3d 0x04 >;
		#address-cells = < 0x01 >;
		#size-cells = < 0x00 >;
		pinctrl-names = "default\0gpio";
		pinctrl-0 = < 0xb8 0xb9 >;
		pinctrl-1 = < 0xba >;
		gpios = < 0x7e 0x09 0x01 0x7e 0x0a 0x01 >;
		clocks = < 0x8d 0x0d >;
		rockchip,check-idle = < 0x01 >;
		status = "okay";

		rt3261@1c {
			compatible = "rt3261";
			reg = < 0x1c >;
			spk-num = < 0x02 >;
			modem-input-mode = < 0x01 >;
			lout-to-modem_mode = < 0x01 >;
			spk-amplify = < 0x02 >;
			playback-if1-data_control = < 0x00 >;
			playback-if2-data_control = < 0x00 >;
			linux,phandle = < 0x11b >;
			phandle = < 0x11b >;
		};

		rt5623@1a {
			compatible = "rt5623";
			reg = < 0x1a >;
			phone_det_level = < 0x01 >;
		};
	};

	i2c@ff150000 {
		compatible = "rockchip,rk30-i2c";
		reg = < 0xff150000 0x1000 >;
		interrupts = < 0x00 0x3f 0x04 >;
		#address-cells = < 0x01 >;
		#size-cells = < 0x00 >;
		pinctrl-names = "default\0gpio";
		pinctrl-0 = < 0xbb 0xbc >;
		pinctrl-1 = < 0xbd >;
		gpios = < 0xbe 0x11 0x01 0xbe 0x10 0x01 >;
		clocks = < 0x8d 0x0e >;
		rockchip,check-idle = < 0x01 >;
		status = "okay";
	};

	i2c@ff160000 {
		compatible = "rockchip,rk30-i2c";
		reg = < 0xff160000 0x1000 >;
		interrupts = < 0x00 0x40 0x04 >;
		#address-cells = < 0x01 >;
		#size-cells = < 0x00 >;
		pinctrl-names = "default\0gpio";
		pinctrl-0 = < 0xbf 0xc0 >;
		pinctrl-1 = < 0xc1 >;
		gpios = < 0xc2 0x11 0x01 0xc2 0x12 0x01 >;
		clocks = < 0x8d 0x0f >;
		rockchip,check-idle = < 0x01 >;
		status = "okay";

		sensor@10 {
			compatible = "us5151";
			reg = < 0x10 >;
			type = < 0x05 >;
			irq_enable = < 0x00 >;
			poll_delay_ms = < 0x1f4 >;
		};

		ts@01 {
			compatible = "ct,vtl_ts";
			reg = < 0x01 >;
			screen_max_x = < 0x780 >;
			screen_max_y = < 0x4b0 >;
			irq_gpio_number = < 0xc2 0x06 0x08 >;
			rst_gpio_number = < 0xc2 0x05 0x00 >;
		};

		ts@14 {
			compatible = "goodix,gt9xx";
			reg = < 0x14 >;
			touch-gpio = < 0xc2 0x06 0x08 >;
			reset-gpio = < 0xc2 0x05 0x00 >;
			tp-select-gpio = < 0xc2 0x09 0x00 >;
			max-x = < 0x780 >;
			max-y = < 0x4b0 >;
			tp-size = < 0x59 >;
		};
	};

	i2c@ff170000 {
		compatible = "rockchip,rk30-i2c";
		reg = < 0xff170000 0x1000 >;
		interrupts = < 0x00 0x41 0x04 >;
		#address-cells = < 0x01 >;
		#size-cells = < 0x00 >;
		pinctrl-names = "default\0gpio";
		pinctrl-0 = < 0xc3 0xc4 >;
		pinctrl-1 = < 0xc5 >;
		gpios = < 0xc2 0x13 0x01 0xc2 0x14 0x01 >;
		clocks = < 0x77 0x00 >;
		rockchip,check-idle = < 0x01 >;
		status = "okay";
	};

	fb {
		compatible = "rockchip,rk-fb";
		rockchip,disp-mode = < 0x02 >;
		rockchip,uboot-logo-on = < 0x01 >;
	};

	rk_screen {
		compatible = "rockchip,screen";
		display-timings = < 0xc6 >;
	};

	mipi@ff960000 {
		compatible = "rockchip,rk32-dsi";
		rockchip,prop = < 0x00 >;
		reg = < 0xff960000 0x4000 >;
		interrupts = < 0x00 0x13 0x04 >;
		clocks = < 0x76 0x0f 0x08 0x04 0xc7 >;
		clock-names = "clk_mipi_24m\0pclk_mipi_dsi\0pd_mipi_dsi";
		status = "okay";
	};

	mipi@ff964000 {
		compatible = "rockchip,rk32-dsi";
		rockchip,prop = < 0x01 >;
		reg = < 0xff964000 0x4000 >;
		interrupts = < 0x00 0x14 0x04 >;
		clocks = < 0x76 0x0f 0x08 0x05 0xc7 >;
		clock-names = "clk_mipi_24m\0pclk_mipi_dsi\0pd_mipi_dsi";
		status = "disabled";
	};

	lvds@ff96c000 {
		compatible = "rockchip,rk32-lvds";
		reg = < 0xff96c000 0x4000 >;
		clocks = < 0x08 0x07 >;
		clock-names = "pclk_lvds";
	};

	edp@ff970000 {
		compatible = "rockchip,rk32-edp";
		reg = < 0xff970000 0x4000 >;
		interrupts = < 0x00 0x62 0x04 >;
		clocks = < 0x42 0x5f 0x08 0x08 >;
		clock-names = "clk_edp\0clk_edp_24m\0pclk_edp";
	};

	hdmi@ff980000 {
		compatible = "rockchip,rk3288-hdmi";
		reg = < 0xff980000 0x20000 >;
		interrupts = < 0x00 0x67 0x04 >;
		pinctrl-names = "default\0sleep";
		pinctrl-0 = < 0xc3 0xc4 >;
		pinctrl-1 = < 0xc5 >;
		clocks = < 0x08 0x09 0x76 0x0c >;
		clock-names = "pclk_hdmi\0hdcp_clk_hdmi";
		status = "okay";
		rockchips,hdmi_audio_source = < 0x00 >;
	};

	lcdc@ff940000 {
		compatible = "rockchip,rk3288-lcdc";
		rockchip,prop = < 0x01 >;
		rochchip,pwr18 = < 0x00 >;
		rockchip,iommu-enabled = < 0x01 >;
		reg = < 0xff940000 0x10000 >;
		interrupts = < 0x00 0x10 0x04 >;
		pinctrl-names = "default\0gpio";
		pinctrl-0 = < 0xc8 >;
		pinctrl-1 = < 0xc9 >;
		status = "okay";
		clocks = < 0xaf 0x07 0x48 0xaf 0x08 0xca >;
		clock-names = "aclk_lcdc\0dclk_lcdc\0hclk_lcdc\0pd_lcdc";
		rockchip,mirror = < 0x00 >;
		rockchip,cabc_mode = < 0x00 >;

		power_ctr {
			rockchip,debug = < 0x00 >;
		};
	};

	lcdc@ff930000 {
		compatible = "rockchip,rk3288-lcdc";
		rockchip,prop = < 0x02 >;
		rockchip,pwr18 = < 0x00 >;
		rockchip,iommu-enabled = < 0x01 >;
		reg = < 0xff930000 0x10000 >;
		interrupts = < 0x00 0x0f 0x04 >;
		status = "okay";
		clocks = < 0xaf 0x05 0x41 0xaf 0x06 0xcb >;
		clock-names = "aclk_lcdc\0dclk_lcdc\0hclk_lcdc\0pd_lcdc";
	};

	adc@ff100000 {
		compatible = "rockchip,saradc";
		reg = < 0xff100000 0x100 >;
		interrupts = < 0x00 0x24 0x04 >;
		#io-channel-cells = < 0x01 >;
		io-channel-ranges;
		rockchip,adc-vref = < 0x708 >;
		clock-frequency = < 0xf4240 >;
		clocks = < 0x5e 0x77 0x01 >;
		clock-names = "saradc\0pclk_saradc";
		status = "okay";
		linux,phandle = < 0xcd >;
		phandle = < 0xcd >;

		rockchip_headset {
			compatible = "rockchip_headset";
			headset_gpio = < 0xc2 0x07 0x00 >;
			pinctrl-names = "default";
			pinctrl-0 = < 0xcc >;
			io-channels = < 0xcd 0x02 >;
		};

		key {
			compatible = "rockchip,key";
			io-channels = < 0xcd 0x01 >;

			back-key {
				linux,code = < 0x9e >;
				label = "back";
				rockchip,adc_value = < 0x01 >;
			};

			vol-up-key {
				linux,code = < 0x73 >;
				label = "volume up";
				rockchip,adc_value = < 0x50 >;
			};

			vol-down-key {
				linux,code = < 0x72 >;
				label = "volume down";
				rockchip,adc_value = < 0xaf >;
			};

			power-key {
				gpios = < 0xb3 0x05 0x01 >;
				linux,code = < 0x74 >;
				label = "power";
				gpio-key,wakeup;
			};

			camera-key {
				linux,code = < 0xd4 >;
				label = "camera";
				rockchip,adc_value = < 0x1c2 >;
			};
		};
	};

	rga@ff920000 {
		compatible = "rockchip,rga";
		reg = < 0xff920000 0x1000 >;
		interrupts = < 0x00 0x12 0x04 >;
		clocks = < 0xaf 0x01 0x49 0x4a >;
		clock-names = "hclk_rga\0aclk_rga\0clk_rga";
	};

	rockchip-i2s@0xff890000 {
		compatible = "rockchip-i2s";
		reg = < 0xff890000 0x10000 >;
		i2s-id = < 0x00 >;
		clocks = < 0x1d 0x60 0xae 0x08 >;
		clock-names = "i2s_clk\0i2s_mclk\0i2s_hclk";
		interrupts = < 0x00 0x55 0x04 >;
		dmas = < 0xa1 0x00 0xa1 0x01 >;
		dma-names = "tx\0rx";
		pinctrl-names = "default\0sleep";
		pinctrl-0 = < 0xce 0xcf 0xd0 0xd1 0xd2 0xd3 0xd4 0xd5 0xd6 >;
		pinctrl-1 = < 0xd7 >;
		linux,phandle = < 0x118 >;
		phandle = < 0x118 >;
	};

	rockchip-spdif@0xff8b0000 {
		compatible = "rockchip-spdif";
		reg = < 0xff8b0000 0x10000 >;
		clocks = < 0x61 0x62 0xae 0x0b >;
		clock-names = "spdif_mclk\0spdif_8ch_mclk\0spdif_hclk";
		interrupts = < 0x00 0x56 0x04 >;
		dmas = < 0xa1 0x03 >;
		dma-names = "tx";
		pinctrl-names = "default";
		pinctrl-0 = < 0xd8 >;
		linux,phandle = < 0x11a >;
		phandle = < 0x11a >;
	};

	pwm@ff9401a0 {
		compatible = "rockchip,vop-pwm";
		reg = < 0xff9401a0 0x10 >;
		#pwm-cells = < 0x02 >;
		pinctrl-names = "default";
		pinctrl-0 = < 0xd9 >;
		clocks = < 0x06 0x0b >;
		clock-names = "pclk_pwm";
		status = "disabled";
	};

	pwm@ff9301a0 {
		compatible = "rockchip,vop-pwm";
		reg = < 0xff9301a0 0x10 >;
		#pwm-cells = < 0x02 >;
		pinctrl-names = "default";
		pinctrl-0 = < 0xda >;
		clocks = < 0x06 0x0a >;
		clock-names = "pclk_pwm";
		status = "disabled";
	};

	pwm@ff680000 {
		compatible = "rockchip,rk-pwm";
		reg = < 0xff680000 0x10 >;
		#pwm-cells = < 0x02 >;
		pinctrl-names = "default";
		pinctrl-0 = < 0xdb >;
		clocks = < 0xa0 0x0b >;
		clock-names = "pclk_pwm";
		status = "okay";
		linux,phandle = < 0x115 >;
		phandle = < 0x115 >;
	};

	pwm@ff680010 {
		compatible = "rockchip,rk-pwm";
		reg = < 0xff680010 0x10 >;
		#pwm-cells = < 0x02 >;
		pinctrl-names = "default";
		pinctrl-0 = < 0xdc >;
		clocks = < 0xa0 0x0b >;
		clock-names = "pclk_pwm";
		status = "disabled";
		linux,phandle = < 0x116 >;
		phandle = < 0x116 >;
	};

	pwm@ff680020 {
		compatible = "rockchip,rk-pwm";
		reg = < 0xff680020 0x10 >;
		#pwm-cells = < 0x02 >;
		pinctrl-names = "default";
		pinctrl-0 = < 0xdd >;
		clocks = < 0xa0 0x0b >;
		clock-names = "pclk_pwm";
		status = "disabled";
	};

	pwm@ff680030 {
		compatible = "rockchip,rk-pwm";
		reg = < 0xff680030 0x10 >;
		#pwm-cells = < 0x02 >;
		pinctrl-names = "default";
		pinctrl-0 = < 0xde >;
		clocks = < 0xa0 0x0b >;
		clock-names = "pclk_pwm";
		status = "disabled";
	};

	dvfs {
		temp-limit-enable = < 0x01 >;
		target-temp = < 0x50 >;

		vd_arm {
			regulator_name = "vdd_arm";
			suspend_volt = < 0x3e8 >;

			pd_core {

				clk_core {
					operating-points = < 0x1ec30 0xdbba0 0x34bc0 0xdbba0 0x4c2c0 0xdbba0 0x639c0 0xdbba0 0x927c0 0xdbba0 0xa9ec0 0xe7ef0 0xc7380 0xf4240 0xf6180 0x100590 0x124f80 0x10c8e0 0x159b40 0x124f80 0x171240 0x13d620 0x188940 0x149970 0x1a0040 0x149970 0x1b7740 0x149970 >;
					temp-channel = < 0x01 >;
					normal-temp-limit = < 0x03 0x17700 0x06 0x23280 0x09 0x2ee00 0x0f 0x5dc00 >;
					performance-temp-limit = < 0x6e 0xc7380 >;
					status = "okay";
					regu-mode-table = < 0xf6180 0x04 0x00 0x03 >;
					regu-mode-en = < 0x00 >;
				};
			};
		};

		vd_logic {
			regulator_name = "vdd_logic";
			suspend_volt = < 0x3e8 >;

			pd_ddr {

				clk_ddr {
					operating-points = < 0x30d40 0xf4240 0x493e0 0xf4240 0x61a80 0x10c8e0 0x6f540 0x10c8e0 >;
					status = "okay";
					freq-table = < 0x01 0x6f540 0x4000 0x6f540 0x02 0x30d40 >;
					auto-freq-table = < 0x3a980 0x4f1a0 0x60ae0 0x80e80 >;
					auto-freq = < 0x00 >;
				};
			};

			pd_vio {

				aclk_vio1 {
					operating-points = < 0x186a0 0x10c8e0 0x7a120 0x10c8e0 >;
					status = "okay";
				};
			};
		};

		vd_gpu {
			regulator_name = "vdd_gpu";
			suspend_volt = < 0x3e8 >;

			pd_gpu {

				clk_gpu {
					operating-points = < 0x186a0 0xdbba0 0x30d40 0xdbba0 0x493e0 0xe7ef0 0x668a0 0x118c30 0x7a120 0x124f80 >;
					status = "okay";
					regu-mode-table = < 0x30d40 0x04 0x00 0x03 >;
					regu-mode-en = < 0x00 >;
				};
			};
		};
	};

	ion {
		compatible = "rockchip,ion";
		#address-cells = < 0x01 >;
		#size-cells = < 0x00 >;

		rockchip,ion-heap@1 {
			compatible = "rockchip,ion-reserve";
			rockchip,ion_heap = < 0x01 >;
			reg = < 0x40000000 0x30000000 >;
		};

		rockchip,ion-heap@3 {
			rockchip,ion_heap = < 0x03 >;
		};
	};

	vpu_service@ff9a0000 {
		compatible = "vpu_service";
		reg = < 0xff9a0000 0x800 >;
		interrupts = < 0x00 0x09 0x04 0x00 0x0a 0x04 >;
		interrupt-names = "irq_enc\0irq_dec";
		clocks = < 0x0a 0xdf >;
		clock-names = "aclk_vcodec\0hclk_vcodec";
	};

	hevc_service@ff9c0000 {
		compatible = "rockchip,hevc_service";
		reg = < 0xff9c0000 0x800 >;
		interrupts = < 0x00 0x0c 0x04 >;
		interrupt-names = "irq_dec";
		clocks = < 0x54 0xab 0x58 0x57 >;
		clock-names = "aclk_vcodec\0hclk_vcodec\0clk_core\0clk_cabac";
	};

	iep@ff900000 {
		compatible = "rockchip,iep";
		reg = < 0xff900000 0x800 >;
		interrupts = < 0x00 0x11 0x04 >;
		clocks = < 0xaf 0x02 0xaf 0x03 >;
		clock-names = "aclk_iep\0hclk_iep";
		status = "okay";
	};

	dwc-control-usb@ff770284 {
		compatible = "rockchip,rk3288-dwc-control-usb";
		reg = < 0xff770284 0x04 0xff770288 0x04 0xff7702cc 0x04 0xff7702d4 0x04 0xff770320 0x14 0xff770334 0x14 0xff770348 0x10 0xff770358 0x08 0xff770360 0x08 >;
		reg-names = "GRF_SOC_STATUS1\0GRF_SOC_STATUS2\0GRF_SOC_STATUS19\0GRF_SOC_STATUS21\0GRF_UOC0_BASE\0GRF_UOC1_BASE\0GRF_UOC2_BASE\0GRF_UOC3_BASE\0GRF_UOC4_BASE";
		interrupts = < 0x00 0x5d 0x04 0x00 0x5e 0x04 0x00 0x5f 0x04 0x00 0x60 0x04 0x00 0x61 0x04 >;
		interrupt-names = "otg_id\0otg_bvalid\0otg_linestate\0host0_linestate\0host1_linestate";
		clocks = < 0x77 0x09 0x2e 0x2b 0x2c >;
		clock-names = "hclk_usb_peri\0usbphy_480m\0usbphy1_480m\0usbphy2_480m";

		usb_bc {
			compatible = "synopsys,phy";
			rk_usb,bvalid = < 0x288 0x0e 0x01 >;
			rk_usb,iddig = < 0x288 0x11 0x01 >;
			rk_usb,dcdenb = < 0x328 0x0e 0x01 >;
			rk_usb,vdatsrcenb = < 0x328 0x07 0x01 >;
			rk_usb,vdatdetenb = < 0x328 0x06 0x01 >;
			rk_usb,chrgsel = < 0x328 0x05 0x01 >;
			rk_usb,chgdet = < 0x2cc 0x17 0x01 >;
			rk_usb,fsvminus = < 0x2cc 0x19 0x01 >;
			rk_usb,fsvplus = < 0x2cc 0x18 0x01 >;
		};
	};

	usb@ff580000 {
		compatible = "rockchip,rk3288_usb20_otg";
		reg = < 0xff580000 0x40000 >;
		interrupts = < 0x00 0x17 0x04 >;
		clocks = < 0x06 0x04 0x77 0x04 >;
		clock-names = "clk_usbphy0\0hclk_usb0";
		resets = < 0xe0 0x84 0xe0 0x85 0xe0 0x86 >;
		reset-names = "otg_ahb\0otg_phy\0otg_controller";
		rockchip,usb-mode = < 0x00 >;
	};

	usb@ff540000 {
		compatible = "rockchip,rk3288_usb20_host";
		reg = < 0xff540000 0x40000 >;
		interrupts = < 0x00 0x19 0x04 >;
		clocks = < 0x06 0x06 0x77 0x07 0x2e >;
		clock-names = "clk_usbphy1\0hclk_usb1\0usbphy_480m";
		resets = < 0xe0 0x8a 0xe0 0x8b 0xe0 0x8c >;
		reset-names = "host1_ahb\0host1_phy\0host1_controller";
	};

	usb@ff500000 {
		compatible = "rockchip,rk3288_rk_ehci_host";
		reg = < 0xff500000 0x20000 >;
		interrupts = < 0x00 0x18 0x04 >;
		clocks = < 0x06 0x05 0x77 0x06 >;
		clock-names = "clk_usbphy2\0hclk_usb2";
		resets = < 0xe0 0x87 0xe0 0x88 0xe0 0x89 0xe0 0x48 >;
		reset-names = "ehci_ahb\0ehci_phy\0ehci_controller\0ehci";
	};

	usb@ff520000 {
		compatible = "rockchip,rk3288_rk_ohci_host";
		reg = < 0xff520000 0x20000 >;
		interrupts = < 0x00 0x29 0x04 >;
		clocks = < 0x06 0x05 0x77 0x06 >;
		clock-names = "clk_usbphy3\0hclk_usb3";
	};

	hsic@ff5c0000 {
		compatible = "rockchip,rk3288_rk_hsic_host";
		reg = < 0xff5c0000 0x40000 >;
		interrupts = < 0x00 0x1a 0x04 >;
		clocks = < 0x26 0x77 0x08 0xe1 0x2e 0x2b 0x2c >;
		clock-names = "hsicphy_480m\0hclk_hsic\0hsicphy_12m\0usbphy_480m\0hsic_usbphy1\0hsic_usbphy2";
		resets = < 0xe0 0x49 0xe0 0x4a 0xe0 0x4b >;
		reset-names = "hsic_ahb\0hsic_aux\0hsic_phy";
	};

	eth@ff290000 {
		compatible = "rockchip,gmac";
		reg = < 0xff290000 0x10000 >;
		interrupts = < 0x00 0x1b 0x04 >;
		interrupt-names = "macirq";
		clocks = < 0x64 0x76 0x00 0x76 0x01 0x76 0x02 0x76 0x03 0x78 0x00 0x78 0x01 >;
		clock-names = "clk_mac\0mac_clk_rx\0mac_clk_tx\0clk_mac_ref\0clk_mac_refout\0aclk_mac\0pclk_mac";
		phy-mode = "rgmii";
		pinctrl-names = "default";
		pinctrl-0 = < 0xe2 0xe3 0xe4 0xe5 >;
	};

	gpu {
		compatible = "arm,malit764\0arm,malit76x\0arm,malit7xx\0arm,mali-midgard";
		reg = < 0xffa30000 0x10000 >;
		interrupts = < 0x00 0x06 0x04 0x00 0x07 0x04 0x00 0x08 0x04 >;
		interrupt-names = "JOB\0MMU\0GPU";
	};

	iep_mmu {
		dbgname = "iep";
		compatible = "iommu,iep_mmu";
		reg = < 0xff900800 0x100 >;
		interrupts = < 0x00 0x11 0x04 >;
		interrupt-names = "iep_mmu";
	};

	vip_mmu {
		dbgname = "vip";
		compatible = "iommu,vip_mmu";
		reg = < 0xff950800 0x100 >;
		interrupts = < 0x00 0x0d 0x04 >;
		interrupt-names = "vip_mmu";
	};

	vopb_mmu {
		dbgname = "vopb";
		compatible = "iommu,vopb_mmu";
		reg = < 0xff930300 0x100 >;
		interrupts = < 0x00 0x0f 0x04 >;
		interrupt-names = "vopb_mmu";
	};

	vopl_mmu {
		dbgname = "vopl";
		compatible = "iommu,vopl_mmu";
		reg = < 0xff940300 0x100 >;
		interrupts = < 0x00 0x10 0x04 >;
		interrupt-names = "vopl_mmu";
	};

	hevc_mmu {
		dbgname = "hevc";
		compatible = "iommu,hevc_mmu";
		reg = < 0xff9c0440 0x100 0xff9c0480 0x100 >;
		interrupts = < 0x00 0x6f 0x04 >;
		interrupt-names = "hevc_mmu";
	};

	vpu_mmu {
		dbgname = "vpu";
		compatible = "iommu,vpu_mmu";
		reg = < 0xff9a0800 0x100 >;
		interrupts = < 0x00 0x0b 0x04 >;
		interrupt-names = "vpu_mmu";
	};

	isp_mmu {
		dbgname = "isp_mmu";
		compatible = "iommu,isp_mmu";
		reg = < 0xff914000 0x100 0xff915000 0x100 >;
		interrupts = < 0x00 0x0e 0x04 >;
		interrupt-names = "isp_mmu";
	};

	rockchip_suspend {
		rockchip,ctrbits = < 0x200007 >;
		rockchip,pmic-suspend_gpios = < 0x14007a10 >;
		rockchip,pmic-resume_gpios = < 0x2007a11 >;
	};

	isp@ff910000 {
		compatible = "rockchip,isp";
		reg = < 0xff910000 0x10000 >;
		interrupts = < 0x00 0x0e 0x04 >;
		clocks = < 0x08 0x02 0x08 0x01 0x21 0x23 0xe6 0x3e 0x76 0x0f 0x3f 0xe7 0x08 0x06 >;
		clock-names = "aclk_isp\0hclk_isp\0clk_isp\0clk_isp_jpe\0pclkin_isp\0clk_cif_out\0clk_mipi_24m\0clk_cif_pll\0pd_isp\0hclk_mipiphy1";
		pinctrl-names = "default\0isp_dvp8bit2\0isp_dvp10bit\0isp_dvp12bit\0isp_dvp8bit0\0isp_mipi_fl\0isp_mipi_fl_prefl\0isp_prelight_as_gpio\0isp_flash_as_gpio\0isp_flash_as_trigger_out";
		pinctrl-0 = < 0xe8 >;
		pinctrl-1 = < 0xe8 0xe9 >;
		pinctrl-2 = < 0xe8 0xe9 0xea >;
		pinctrl-3 = < 0xe8 0xe9 0xea 0xeb >;
		pinctrl-4 = < 0xe8 0xec >;
		pinctrl-5 = < 0xe8 >;
		pinctrl-6 = < 0xe8 0xed >;
		pinctrl-7 = < 0xee >;
		pinctrl-8 = < 0xef >;
		pinctrl-9 = < 0xf0 >;
		rockchip,isp,mipiphy = < 0x02 >;
		rockchip,isp,cifphy = < 0x01 >;
		rockchip,isp,mipiphy1,reg = < 0xff968000 0x4000 >;
		rockchip,gpios = < 0xc2 0x0d 0x00 >;
		rockchip,gpios-1 = < 0xc2 0x0e 0x00 >;
		status = "okay";
	};

	tsadc@ff280000 {
		compatible = "rockchip,tsadc";
		reg = < 0xff280000 0x100 >;
		interrupts = < 0x00 0x25 0x04 >;
		#io-channel-cells = < 0x01 >;
		io-channel-ranges;
		clock-frequency = < 0x2710 >;
		clocks = < 0x5d 0x77 0x02 >;
		clock-names = "tsadc\0pclk_tsadc";
		pinctrl-names = "default\0tsadc_int";
		pinctrl-0 = < 0xf1 >;
		pinctrl-1 = < 0xf2 >;
		tsadc-ht-temp = < 0x78 >;
		tsadc-ht-reset-cru = < 0x01 >;
		tsadc-ht-pull-gpio = < 0x00 >;
		status = "okay";
	};

	lcdc-vdd-domain {
		compatible = "rockchip,io_vol_domain";
		pinctrl-names = "default\01.8V\03.3V";
		pinctrl-0 = < 0xf3 >;
		pinctrl-1 = < 0xf4 >;
		pinctrl-2 = < 0xf5 >;
		regulator-name = "vcc_lcd";
	};

	dpio-vdd-domain {
		compatible = "rockchip,io_vol_domain";
		pinctrl-names = "default\01.8V\03.3V";
		pinctrl-0 = < 0xf6 >;
		pinctrl-1 = < 0xf7 >;
		pinctrl-2 = < 0xf8 >;
		regulator-name = "vcc_18";
	};

	flash0-vdd-domain {
		compatible = "rockchip,io_vol_domain";
		pinctrl-names = "default\01.8V\03.3V";
		pinctrl-0 = < 0xf9 >;
		pinctrl-1 = < 0xfa >;
		pinctrl-2 = < 0xfb >;
		regulator-name = "vccio";
	};

	flash1-vdd-domain {
		compatible = "rockchip,io_vol_domain";
		pinctrl-names = "default\01.8V\03.3V";
		pinctrl-0 = < 0xfc >;
		pinctrl-1 = < 0xfd >;
		pinctrl-2 = < 0xfe >;
		regulator-name = "vccio";
	};

	apio3-vdd-domain {
		compatible = "rockchip,io_vol_domain";
		pinctrl-names = "default\01.8V\03.3V";
		pinctrl-0 = < 0xff >;
		pinctrl-1 = < 0x100 >;
		pinctrl-2 = < 0x101 >;
		regulator-name = "vcc_wl";
	};

	apio5-vdd-domain {
		compatible = "rockchip,io_vol_domain";
		pinctrl-names = "default\01.8V\03.3V";
		pinctrl-0 = < 0x102 >;
		pinctrl-1 = < 0x103 >;
		pinctrl-2 = < 0x104 >;
		regulator-name = "vccio";
	};

	apio4-vdd-domain {
		compatible = "rockchip,io_vol_domain";
		pinctrl-names = "default\01.8V\03.3V";
		pinctrl-0 = < 0x105 >;
		pinctrl-1 = < 0x106 >;
		pinctrl-2 = < 0x107 >;
		regulator-name = "vccio";
	};

	apio0-vdd-domain {
		compatible = "rockchip,io_vol_domain";
		pinctrl-names = "default\01.8V\03.3V";
		pinctrl-0 = < 0x108 >;
		pinctrl-1 = < 0x109 >;
		pinctrl-2 = < 0x10a >;
		regulator-name = "vccio_pmu";
	};

	apio2-vdd-domain {
		compatible = "rockchip,io_vol_domain";
		pinctrl-names = "default\01.8V\03.3V";
		pinctrl-0 = < 0x10b >;
		pinctrl-1 = < 0x10c >;
		pinctrl-2 = < 0x10d >;
		regulator-name = "vccio";
	};

	sdmmc0-vdd-domain {
		compatible = "rockchip,io_vol_domain";
		pinctrl-names = "default\01.8V\03.3V";
		pinctrl-0 = < 0x10e >;
		pinctrl-1 = < 0x10f >;
		pinctrl-2 = < 0x110 >;
		regulator-name = "vccio_sd";
	};

	mipi_dsi_init {
		compatible = "rockchip,mipi_dsi_init";
		rockchip,screen_init = < 0x00 >;
		rockchip,dsi_lane = < 0x04 >;
		rockchip,dsi_hs_clk = < 0x3e8 >;
		rockchip,mipi_dsi_num = < 0x01 >;
	};

	mipi_power_ctr {
		compatible = "rockchip,mipi_power_ctr";

		mipi_lcd_cs {
			compatible = "rockchip,lcd_cs";
			rockchip,gpios = < 0xc2 0x04 0x00 >;
		};
	};

	screen-on-cmds {
		compatible = "rockchip,screen-on-cmds";
	};

	display-timings {
		native-mode = < 0x111 >;
		compatible = "rockchip,display-timings";
		linux,phandle = < 0xc6 >;
		phandle = < 0xc6 >;

		timing0 {
			screen-type = < 0x07 >;
			lvds-format = < 0x01 >;
			out-face = < 0x00 >;
			clock-frequency = "\bX;";
			hactive = < 0x780 >;
			vactive = < 0x4b0 >;
			hback-porch = < 0x10 >;
			hfront-porch = < 0x18 >;
			vback-porch = < 0x0a >;
			vfront-porch = < 0x10 >;
			hsync-len = < 0x0a >;
			vsync-len = < 0x03 >;
			hsync-active = < 0x00 >;
			vsync-active = < 0x00 >;
			de-active = < 0x00 >;
			pixelclk-active = < 0x00 >;
			swap-rb = < 0x00 >;
			swap-rg = < 0x00 >;
			swap-gb = < 0x00 >;
			linux,phandle = < 0x111 >;
			phandle = < 0x111 >;
		};
	};

	5v_power_en {
		compatible = "5v_en";
		5ven,pin = < 0xc2 0x0c 0x00 >;
		status = "okay";
	};

	wireless-wlan {
		compatible = "wlan-platdata";
		wifi_chip_type = [ 00 ];
		sdio_vref = < 0x708 >;
		pmu_regulator = "act_ldo3";
		pmu_enable_level = < 0x01 >;
		vref_ctrl_enable;
		vref_ctrl_gpio = < 0xc2 0x09 0x01 >;
		WIFI,poweren_gpio = < 0x112 0x1c 0x00 >;
		WIFI,host_wake_irq = < 0x112 0x1e 0x00 >;
		status = "okay";
	};

	wireless-bluetooth {
		compatible = "bluetooth-platdata";
		uart_rts_gpios = < 0x112 0x13 0x01 >;
		pinctrl-names = "default\0rts_gpio";
		pinctrl-0 = < 0x113 >;
		pinctrl-1 = < 0x114 >;
		BT,reset_gpio = < 0x112 0x1d 0x00 >;
		BT,wake_gpio = < 0x112 0x1a 0x00 >;
		BT,wake_host_irq = < 0x112 0x1f 0x00 >;
		status = "okay";
	};

	3G-Modem {
		compatible = "3g-modem-platdata";
		3G,power_gpio = < 0xc2 0x08 0x00 >;
		3G,en_gpio = < 0xc2 0x0b 0x00 >;
		status = "okay";
	};

	hallsensor {
		compatible = "hall_och165t";
		type = < 0x09 >;
		irq-gpio = < 0xb3 0x06 0x03 >;
	};

	backlight {
		compatible = "pwm-backlight";
		pwms = < 0x115 0x00 0x61a8 >;
		brightness-levels = < 0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08 0x09 0x0a 0x0b 0x0c 0x0d 0x0e 0x0f 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e 0x1f 0x20 0x21 0x22 0x23 0x24 0x25 0x26 0x27 0x28 0x29 0x2a 0x2b 0x2c 0x2d 0x2e 0x2f 0x30 0x31 0x32 0x33 0x34 0x35 0x36 0x37 0x38 0x39 0x3a 0x3b 0x3c 0x3d 0x3e 0x3f 0x40 0x41 0x42 0x43 0x44 0x45 0x46 0x47 0x48 0x49 0x4a 0x4b 0x4c 0x4d 0x4e 0x4f 0x50 0x51 0x52 0x53 0x54 0x55 0x56 0x57 0x58 0x59 0x5a 0x5b 0x5c 0x5d 0x5e 0x5f 0x60 0x61 0x62 0x63 0x64 0x65 0x66 0x67 0x68 0x69 0x6a 0x6b 0x6c 0x6d 0x6e 0x6f 0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7a 0x7b 0x7c 0x7d 0x7e 0x7f 0x80 0x81 0x82 0x83 0x84 0x85 0x86 0x87 0x88 0x89 0x8a 0x8b 0x8c 0x8d 0x8e 0x8f 0x90 0x91 0x92 0x93 0x94 0x95 0x96 0x97 0x98 0x99 0x9a 0x9b 0x9c 0x9d 0x9e 0x9f 0xa0 0xa1 0xa2 0xa3 0xa4 0xa5 0xa6 0xa7 0xa8 0xa9 0xaa 0xab 0xac 0xad 0xae 0xaf 0xb0 0xb1 0xb2 0xb3 0xb4 0xb5 0xb6 0xb7 0xb8 0xb9 0xba 0xbb 0xbc 0xbd 0xbe 0xbf 0xc0 0xc1 0xc2 0xc3 0xc4 0xc5 0xc6 0xc7 0xc8 0xc9 0xca 0xcb 0xcc 0xcd 0xce 0xcf 0xd0 0xd1 0xd2 0xd3 0xd4 0xd5 0xd6 0xd7 0xd8 0xd9 0xda 0xdb 0xdc 0xdd 0xde 0xdf 0xe0 0xe1 0xe2 0xe3 0xe4 0xe5 0xe6 0xe7 0xe8 0xe9 0xea 0xeb 0xec 0xed 0xee 0xef 0xf0 0xf1 0xf2 0xf3 0xf4 0xf5 0xf6 0xf7 0xf8 0xf9 0xfa 0xfb 0xfc 0xfd 0xfe 0xff >;
		default-brightness-level = < 0xc8 >;
		enable-gpios = < 0xc2 0x02 0x00 >;
	};

	pwm_regulator {
		compatible = "rockchip_pwm_regulator";
		pwms = < 0x116 0x00 0x61a8 >;
		rockchip,pwm_id = < 0x01 >;
		rockchip,pwm_voltage_map = < 0xe1d48 0xe7ef0 0xee098 0xf4240 0xfa3e8 0x100590 0x106738 0x10c8e0 0x112a88 0x118c30 0x11edd8 0x124f80 0x12b128 0x1312d0 0x137478 0x13d620 0x1437c8 0x149970 0x14fb18 0x155cc0 >;
		rockchip,pwm_voltage = < 0xf4240 >;
		rockchip,pwm_min_voltage = < 0xe1d48 >;
		rockchip,pwm_max_voltage = < 0x155cc0 >;
		rockchip,pwm_suspend_voltage = < 0xe7ef0 >;
		rockchip,pwm_coefficient = < 0x1db >;

		regulators {
			#address-cells = < 0x01 >;
			#size-cells = < 0x00 >;

			regulator@0 {
				regulator-compatible = "pwm_dcdc1";
				regulator-name = "vdd_logic";
				regulator-min-microvolt = < 0xe1d48 >;
				regulator-max-microvolt = < 0x155cc0 >;
				regulator-always-on;
				regulator-boot-on;
			};
		};
	};

	codec-hdmi-i2s {
		compatible = "hdmi-i2s";
		linux,phandle = < 0x117 >;
		phandle = < 0x117 >;
	};

	codec-hdmi-spdif {
		compatible = "hdmi-spdif";
		linux,phandle = < 0x119 >;
		phandle = < 0x119 >;
	};

	rockchip-hdmi-i2s {
		compatible = "rockchip-hdmi-i2s";

		dais {

			dai0 {
				audio-codec = < 0x117 >;
				i2s-controller = < 0x118 >;
				format = "i2s";
			};
		};
	};

	rockchip-hdmi-spdif {
		compatible = "rockchip-hdmi-spdif";

		dais {

			dai0 {
				audio-codec = < 0x119 >;
				i2s-controller = < 0x11a >;
			};
		};
	};

	rockchip-rt3224 {
		compatible = "rockchip-rt3261";

		dais {

			dai0 {
				audio-codec = < 0x11b >;
				i2s-controller = < 0x118 >;
				format = "i2s";
			};

			dai1 {
				audio-codec = < 0x11b >;
				i2s-controller = < 0x118 >;
				format = "dsp_a";
				bitclock-inversion;
			};
		};
	};

	usb_control {
		compatible = "rockchip,rk3288-usb-control";
		host_drv_gpio = < 0xb3 0x0e 0x01 >;
		otg_drv_gpio = < 0xb3 0x0c 0x01 >;
		rockchip,remote_wakeup;
		rockchip,usb_irq_wakeup;
	};
};
