//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26218862
// Cuda compilation tools, release 10.1, V10.1.168
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_61
.address_size 64

	// .globl	_Z13dotProdKernelPfPKfS1_i

.visible .entry _Z13dotProdKernelPfPKfS1_i(
	.param .u64 _Z13dotProdKernelPfPKfS1_i_param_0,
	.param .u64 _Z13dotProdKernelPfPKfS1_i_param_1,
	.param .u64 _Z13dotProdKernelPfPKfS1_i_param_2,
	.param .u32 _Z13dotProdKernelPfPKfS1_i_param_3
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<39>;
	.reg .b32 	%r<76>;
	.reg .b64 	%rd<54>;


	ld.param.u64 	%rd2, [_Z13dotProdKernelPfPKfS1_i_param_0];
	ld.param.u64 	%rd3, [_Z13dotProdKernelPfPKfS1_i_param_1];
	ld.param.u64 	%rd4, [_Z13dotProdKernelPfPKfS1_i_param_2];
	ld.param.u32 	%r20, [_Z13dotProdKernelPfPKfS1_i_param_3];
	cvta.to.global.u64 	%rd5, %rd2;
	mov.u32 	%r21, %nctaid.x;
	mov.u32 	%r22, %ntid.x;
	mul.lo.s32 	%r23, %r21, %r22;
	div.u32 	%r1, %r20, %r23;
	mov.u32 	%r24, %ctaid.x;
	shl.b32 	%r25, %r24, 7;
	mov.u32 	%r26, %tid.x;
	add.s32 	%r75, %r25, %r26;
	mul.wide.u32 	%rd6, %r75, 4;
	add.s64 	%rd7, %rd5, %rd6;
	mov.u32 	%r70, 0;
	st.global.u32 	[%rd7], %r70;
	setp.eq.s32	%p1, %r1, 0;
	mov.f32 	%f38, 0f00000000;
	@%p1 bra 	BB0_13;

	and.b32  	%r32, %r1, 3;
	add.s32 	%r75, %r25, %r26;
	mov.u32 	%r66, 1;
	mov.f32 	%f38, 0f00000000;
	setp.eq.s32	%p2, %r32, 0;
	@%p2 bra 	BB0_2;

	setp.eq.s32	%p3, %r32, 1;
	@%p3 bra 	BB0_4;
	bra.uni 	BB0_5;

BB0_4:
	mov.u32 	%r66, %r70;
	mov.u32 	%r69, %r75;
	bra.uni 	BB0_8;

BB0_2:
	mov.u32 	%r72, %r70;
	bra.uni 	BB0_9;

BB0_5:
	setp.eq.s32	%p4, %r32, 2;
	mov.u32 	%r67, %r75;
	@%p4 bra 	BB0_7;

	add.s32 	%r40, %r25, %r26;
	cvta.to.global.u64 	%rd8, %rd3;
	mul.wide.s32 	%rd9, %r40, 4;
	add.s64 	%rd10, %rd8, %rd9;
	cvta.to.global.u64 	%rd11, %rd4;
	add.s64 	%rd12, %rd11, %rd9;
	ld.global.f32 	%f14, [%rd12];
	ld.global.f32 	%f15, [%rd10];
	fma.rn.f32 	%f38, %f15, %f14, 0f00000000;
	mul.wide.u32 	%rd14, %r40, 4;
	add.s64 	%rd15, %rd5, %rd14;
	st.global.f32 	[%rd15], %f38;
	mad.lo.s32 	%r67, %r21, %r22, %r40;
	mov.u32 	%r66, 2;

BB0_7:
	cvta.to.global.u64 	%rd16, %rd3;
	mul.wide.s32 	%rd17, %r67, 4;
	add.s64 	%rd18, %rd16, %rd17;
	cvta.to.global.u64 	%rd19, %rd4;
	add.s64 	%rd20, %rd19, %rd17;
	ld.global.f32 	%f16, [%rd20];
	ld.global.f32 	%f17, [%rd18];
	fma.rn.f32 	%f38, %f17, %f16, %f38;
	mul.wide.u32 	%rd22, %r75, 4;
	add.s64 	%rd23, %rd5, %rd22;
	st.global.f32 	[%rd23], %f38;
	mad.lo.s32 	%r69, %r21, %r22, %r67;

BB0_8:
	cvta.to.global.u64 	%rd24, %rd3;
	mul.wide.s32 	%rd25, %r69, 4;
	add.s64 	%rd26, %rd24, %rd25;
	cvta.to.global.u64 	%rd27, %rd4;
	add.s64 	%rd28, %rd27, %rd25;
	ld.global.f32 	%f18, [%rd28];
	ld.global.f32 	%f19, [%rd26];
	fma.rn.f32 	%f38, %f19, %f18, %f38;
	mul.wide.u32 	%rd30, %r75, 4;
	add.s64 	%rd31, %rd5, %rd30;
	st.global.f32 	[%rd31], %f38;
	mad.lo.s32 	%r75, %r21, %r22, %r69;
	add.s32 	%r70, %r66, 1;
	mov.u32 	%r72, %r75;

BB0_9:
	setp.lt.u32	%p5, %r1, 4;
	@%p5 bra 	BB0_10;
	bra.uni 	BB0_11;

BB0_10:
	mov.u32 	%r75, %r72;
	bra.uni 	BB0_13;

BB0_11:
	cvta.to.global.u64 	%rd1, %rd3;

BB0_12:
	mul.wide.s32 	%rd32, %r75, 4;
	add.s64 	%rd33, %rd1, %rd32;
	cvta.to.global.u64 	%rd34, %rd4;
	add.s64 	%rd35, %rd34, %rd32;
	ld.global.f32 	%f20, [%rd35];
	ld.global.f32 	%f21, [%rd33];
	fma.rn.f32 	%f22, %f21, %f20, %f38;
	add.s32 	%r58, %r25, %r26;
	mul.wide.u32 	%rd37, %r58, 4;
	add.s64 	%rd38, %rd5, %rd37;
	st.global.f32 	[%rd38], %f22;
	mul.wide.s32 	%rd39, %r23, 4;
	add.s64 	%rd40, %rd33, %rd39;
	add.s64 	%rd41, %rd35, %rd39;
	ld.global.f32 	%f23, [%rd41];
	ld.global.f32 	%f24, [%rd40];
	fma.rn.f32 	%f25, %f24, %f23, %f22;
	st.global.f32 	[%rd38], %f25;
	add.s64 	%rd42, %rd40, %rd39;
	add.s64 	%rd43, %rd41, %rd39;
	ld.global.f32 	%f26, [%rd43];
	ld.global.f32 	%f27, [%rd42];
	fma.rn.f32 	%f28, %f27, %f26, %f25;
	st.global.f32 	[%rd38], %f28;
	add.s64 	%rd44, %rd42, %rd39;
	add.s64 	%rd45, %rd43, %rd39;
	ld.global.f32 	%f29, [%rd45];
	ld.global.f32 	%f30, [%rd44];
	fma.rn.f32 	%f38, %f30, %f29, %f28;
	st.global.f32 	[%rd38], %f38;
	mad.lo.s32 	%r75, %r23, 4, %r75;
	add.s32 	%r70, %r70, 4;
	setp.lt.u32	%p6, %r70, %r1;
	@%p6 bra 	BB0_12;

BB0_13:
	setp.ge.s32	%p7, %r75, %r20;
	@%p7 bra 	BB0_15;

	cvta.to.global.u64 	%rd46, %rd3;
	mul.wide.s32 	%rd47, %r75, 4;
	add.s64 	%rd48, %rd46, %rd47;
	cvta.to.global.u64 	%rd49, %rd4;
	add.s64 	%rd50, %rd49, %rd47;
	ld.global.f32 	%f31, [%rd50];
	ld.global.f32 	%f32, [%rd48];
	fma.rn.f32 	%f33, %f32, %f31, %f38;
	add.s32 	%r65, %r25, %r26;
	mul.wide.u32 	%rd52, %r65, 4;
	add.s64 	%rd53, %rd5, %rd52;
	st.global.f32 	[%rd53], %f33;

BB0_15:
	ret;
}


