<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2024.07.15.15:33:27"
 outputDirectory="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE115F29C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PLL_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PLL_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PLL_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="emif_status" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="emif_status_local_cal_fail"
       direction="output"
       role="local_cal_fail"
       width="1" />
   <port
       name="emif_status_local_cal_success"
       direction="output"
       role="local_cal_success"
       width="1" />
   <port
       name="emif_status_local_init_done"
       direction="output"
       role="local_init_done"
       width="1" />
  </interface>
  <interface name="global_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="global_reset_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="mem" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="mem_mem_a" direction="output" role="mem_a" width="13" />
   <port name="mem_mem_ba" direction="output" role="mem_ba" width="2" />
   <port name="mem_mem_cas_n" direction="output" role="mem_cas_n" width="1" />
   <port name="mem_mem_cke" direction="output" role="mem_cke" width="1" />
   <port name="mem_mem_ck" direction="bidir" role="mem_ck" width="1" />
   <port name="mem_mem_ck_n" direction="bidir" role="mem_ck_n" width="1" />
   <port name="mem_mem_cs_n" direction="output" role="mem_cs_n" width="1" />
   <port name="mem_mem_dm" direction="output" role="mem_dm" width="1" />
   <port name="mem_mem_dq" direction="bidir" role="mem_dq" width="8" />
   <port name="mem_mem_dqs" direction="bidir" role="mem_dqs" width="1" />
   <port name="mem_mem_dqs_n" direction="bidir" role="mem_dqs_n" width="1" />
   <port name="mem_mem_odt" direction="output" role="mem_odt" width="1" />
   <port name="mem_mem_ras_n" direction="output" role="mem_ras_n" width="1" />
   <port name="mem_mem_we_n" direction="output" role="mem_we_n" width="1" />
  </interface>
  <interface name="phy_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="pll_ref_clk" />
   <property name="clockRate" value="0" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="phy_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="pll_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="pll_ref_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="tg_pnf" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tg_pnf_pnf_per_bit"
       direction="output"
       role="pnf_per_bit"
       width="16" />
   <port
       name="tg_pnf_pnf_per_bit_persist"
       direction="output"
       role="pnf_per_bit_persist"
       width="16" />
  </interface>
  <interface name="tg_status" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="tg_status_pass" direction="output" role="pass" width="1" />
   <port name="tg_status_fail" direction="output" role="fail" width="1" />
   <port
       name="tg_status_test_complete"
       direction="output"
       role="test_complete"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="ed_synth:1.0:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1721032382,AUTO_PLL_REF_CLK_CLOCK_DOMAIN=-1,AUTO_PLL_REF_CLK_CLOCK_RATE=-1,AUTO_PLL_REF_CLK_RESET_DOMAIN=-1,AUTO_UNIQUE_ID=(alt_mem_if_civ_ddr2_tg_ed:1.0.0:ALT_MEM_IF_DEVICE_FAMILY=Cyclone IV GX,ALT_MEM_IF_ENABLE_DEBUG_INTERFACE=false,ALT_MEM_IF_ENABLE_LOCAL_CTRL_INTERFACE=false,ALT_MEM_IF_ENABLE_SOFT_RESET_INTERFACE=false,ALT_MEM_IF_MEM_CLK_FREQ=100.0,ALT_MEM_IF_PLL_REFCLK_FREQ=50.0,ALT_MEM_IF_SPEED_GRADE=8L,AUTO_DEVICE_SPEEDGRADE=7,CTL_AUTO_POWER_DOWN_CYCLES=0,CTL_COMMAND_QUEUE_LOOK_AHEAD_DEPTH=4,CTL_DATA_RATE=Full,CTL_ENABLE_AUTO_ECC=false,CTL_ENABLE_AUTO_POWER_DOWN=false,CTL_ENABLE_AUTO_PRECHARGE_CONTROL=false,CTL_ENABLE_AUTO_REFRESH_CONTROLS=false,CTL_ENABLE_CONFIG_STATUS_INTERFACE=false,CTL_ENABLE_ECC_LOGIC=false,CTL_ENABLE_REORDERING=true,CTL_ENABLE_SELF_REFRESH_CONTROLS=false,CTL_LOCAL_MAXIMUM_BURST_COUNT=4,CTL_LOCAL_TO_MEMORY_ADDRESS_MAPPING=CHIP-ROW-BANK-COL,CTL_REORDERING_STARVATION_LIMIT=10,EX_DESIGN_GEN_SIM=true,EX_DESIGN_GEN_SYNTH=true,EX_DESIGN_HDL_FORMAT=Verilog,EX_DESIGN_SEL_DESIGN=AltMemPHY Example Design,MEM_ACTIVE_TO_PRECHARGE_TIME=40.0,MEM_ACTIVE_TO_READ_WRITE_TIME=15.0,MEM_ADDITIVE_CAS_LATENCY=Disabled,MEM_ADDR_COMMAND_INPUT_HOLD_TIME=600,MEM_ADDR_COMMAND_INPUT_SETUP_TIME=600,MEM_AUTO_REFRESH_COMMAND_INTERVAL=75.0,MEM_BANK_ADDR_WIDTH=2,MEM_BURST_LENGTH=4,MEM_BURST_ORDERING=Sequential,MEM_CAS_3_MAX_FREQ=200.0,MEM_CAS_4_MAX_FREQ=200.0,MEM_CAS_5_MAX_FREQ=200.0,MEM_CAS_6_MAX_FREQ=200.0,MEM_CAS_LATENCY=3,MEM_CHIP_SELECTS_PER_DIMM=1,MEM_COLUMN_ADDR_WIDTH=10,MEM_DQS_DQ_SKEW=400,MEM_DQS_FALLING_EDGE_HOLD_TIME_FROM_CK=0.2,MEM_DQS_FALLING_EDGE_TO_CK_SETUP_TIME=0.2,MEM_DQS_OUTPUT_ACCESS_TIME_FROM_CK=500,MEM_DQ_DM_INPUT_HOLD_TIME_TO_DQS=400,MEM_DQ_DM_INPUT_SETUP_TIME_TO_DQS=400,MEM_DQ_HOLD_SKEW_FACTOR=450,MEM_DQ_OUTPUT_ACCESS_TIME_FROM_CK=600,MEM_DQ_PER_DQS=8,MEM_DRIVE_DM_PINS_FROM_FPGA=true,MEM_DRIVE_STRENGTH=Normal,MEM_ENABLE_DEVICE_DLL=true,MEM_FIRST_DQS_EDGE_TO_ASSOC_CLOCK_EDGE=0.25,MEM_FORMAT=Discrete Device,MEM_FOUR_WINDOW_TIME=37.5,MEM_LOAD_MODE_REGISTER_COMMAND_PERIOD=10.0,MEM_MAX_MEM_FREQ=200.0,MEM_MEM_INIT_TIME_AT_POWER_UP=200.0,MEM_NUM_CHIP_SELECTS=1,MEM_NUM_CLOCK_PAIRS=1,MEM_ODT_SETTING=Disabled,MEM_PRECHARGE_ADDR_BIT=10,MEM_PRECHARGE_COMMAND_PERIOD=15.0,MEM_RAS_TO_RAS_DELAY=7.5,MEM_READ_TO_PRECHARGE_TIME=7.5,MEM_REFRESH_COMMAND_INTERVAL=7.0,MEM_ROW_ADDR_WIDTH=13,MEM_TOTAL_DQ_WIDTH=8,MEM_VENDOR=JEDEC,MEM_WRITE_RECOVERY_TIME=15.0,MEM_WRITE_TO_READ_PERIOD=2,PHY_ADDR_CMD_CLOCK_PHASE=90,PHY_CALIBRATION_TYPE_FOR_SIMULATION=Quick Calibration,SYS_INFO_DEVICE=EP4CE115F29C7,SYS_INFO_DEVICE_FAMILY=Cyclone IV E(alt_mem_if_civ_ddr2_emif:1.0.0:ALT_MEM_IF_DEVICE_FAMILY=Cyclone IV GX,ALT_MEM_IF_ENABLE_DEBUG_INTERFACE=false,ALT_MEM_IF_ENABLE_LOCAL_CTRL_INTERFACE=false,ALT_MEM_IF_ENABLE_SOFT_RESET_INTERFACE=false,ALT_MEM_IF_MEM_CLK_FREQ=100.0,ALT_MEM_IF_PLL_REFCLK_FREQ=50.0,ALT_MEM_IF_SPEED_GRADE=8L,AUTO_DEVICE_SPEEDGRADE=7,CTL_AUTO_POWER_DOWN_CYCLES=0,CTL_COMMAND_QUEUE_LOOK_AHEAD_DEPTH=4,CTL_DATA_RATE=Full,CTL_ENABLE_AUTO_ECC=false,CTL_ENABLE_AUTO_POWER_DOWN=false,CTL_ENABLE_AUTO_PRECHARGE_CONTROL=false,CTL_ENABLE_AUTO_REFRESH_CONTROLS=false,CTL_ENABLE_CONFIG_STATUS_INTERFACE=false,CTL_ENABLE_ECC_LOGIC=false,CTL_ENABLE_REORDERING=true,CTL_ENABLE_SELF_REFRESH_CONTROLS=false,CTL_LOCAL_MAXIMUM_BURST_COUNT=4,CTL_LOCAL_TO_MEMORY_ADDRESS_MAPPING=CHIP-ROW-BANK-COL,CTL_REORDERING_STARVATION_LIMIT=10,EX_DESIGN_GEN_SIM=true,EX_DESIGN_GEN_SYNTH=true,EX_DESIGN_HDL_FORMAT=Verilog,EX_DESIGN_SEL_DESIGN=AltMemPHY Example Design,MEM_ACTIVE_TO_PRECHARGE_TIME=40.0,MEM_ACTIVE_TO_READ_WRITE_TIME=15.0,MEM_ADDITIVE_CAS_LATENCY=Disabled,MEM_ADDR_COMMAND_INPUT_HOLD_TIME=600,MEM_ADDR_COMMAND_INPUT_SETUP_TIME=600,MEM_AUTO_REFRESH_COMMAND_INTERVAL=75.0,MEM_BANK_ADDR_WIDTH=2,MEM_BURST_LENGTH=4,MEM_BURST_ORDERING=Sequential,MEM_CAS_3_MAX_FREQ=200.0,MEM_CAS_4_MAX_FREQ=200.0,MEM_CAS_5_MAX_FREQ=200.0,MEM_CAS_6_MAX_FREQ=200.0,MEM_CAS_LATENCY=3,MEM_CHIP_SELECTS_PER_DIMM=1,MEM_COLUMN_ADDR_WIDTH=10,MEM_DQS_DQ_SKEW=400,MEM_DQS_FALLING_EDGE_HOLD_TIME_FROM_CK=0.2,MEM_DQS_FALLING_EDGE_TO_CK_SETUP_TIME=0.2,MEM_DQS_OUTPUT_ACCESS_TIME_FROM_CK=500,MEM_DQ_DM_INPUT_HOLD_TIME_TO_DQS=400,MEM_DQ_DM_INPUT_SETUP_TIME_TO_DQS=400,MEM_DQ_HOLD_SKEW_FACTOR=450,MEM_DQ_OUTPUT_ACCESS_TIME_FROM_CK=600,MEM_DQ_PER_DQS=8,MEM_DRIVE_DM_PINS_FROM_FPGA=true,MEM_DRIVE_STRENGTH=Normal,MEM_ENABLE_DEVICE_DLL=true,MEM_FIRST_DQS_EDGE_TO_ASSOC_CLOCK_EDGE=0.25,MEM_FORMAT=Discrete Device,MEM_FOUR_WINDOW_TIME=37.5,MEM_LOAD_MODE_REGISTER_COMMAND_PERIOD=10.0,MEM_MAX_MEM_FREQ=200.0,MEM_MEM_INIT_TIME_AT_POWER_UP=200.0,MEM_NUM_CHIP_SELECTS=1,MEM_NUM_CLOCK_PAIRS=1,MEM_ODT_SETTING=Disabled,MEM_PRECHARGE_ADDR_BIT=10,MEM_PRECHARGE_COMMAND_PERIOD=15.0,MEM_RAS_TO_RAS_DELAY=7.5,MEM_READ_TO_PRECHARGE_TIME=7.5,MEM_REFRESH_COMMAND_INTERVAL=7.0,MEM_ROW_ADDR_WIDTH=13,MEM_TOTAL_DQ_WIDTH=8,MEM_VENDOR=JEDEC,MEM_WRITE_RECOVERY_TIME=15.0,MEM_WRITE_TO_READ_PERIOD=2,PHY_ADDR_CMD_CLOCK_PHASE=90,PHY_CALIBRATION_TYPE_FOR_SIMULATION=Quick Calibration,SYS_INFO_DEVICE=EP4CE115F29C7,SYS_INFO_DEVICE_FAMILY=Cyclone IV E(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(alt_mem_if_civ_ddr2_phy:1.0.0:ADV_LAT_WIDTH=5,ALT_MEM_IF_DEVICE_FAMILY=Cyclone IV GX,ALT_MEM_IF_ENABLE_DEBUG_INTERFACE=false,ALT_MEM_IF_ENABLE_LOCAL_CTRL_INTERFACE=false,ALT_MEM_IF_ENABLE_SOFT_RESET_INTERFACE=false,ALT_MEM_IF_MEM_CLK_FREQ=100.0,ALT_MEM_IF_PLL_REFCLK_FREQ=50.0,ALT_MEM_IF_SPEED_GRADE=8L,CAPABILITIES=2048,CAPTURE_PHASE_OFFSET=0,CHIP_OR_DIMM=Discrete Device,CLOCK_INDEX_WIDTH=3,CTL_AUTO_POWER_DOWN_CYCLES=0,CTL_COMMAND_QUEUE_LOOK_AHEAD_DEPTH=4,CTL_DATA_RATE=Full,CTL_ENABLE_AUTO_ECC=false,CTL_ENABLE_AUTO_POWER_DOWN=false,CTL_ENABLE_AUTO_PRECHARGE_CONTROL=false,CTL_ENABLE_AUTO_REFRESH_CONTROLS=false,CTL_ENABLE_CONFIG_STATUS_INTERFACE=false,CTL_ENABLE_ECC_LOGIC=false,CTL_ENABLE_REORDERING=true,CTL_ENABLE_SELF_REFRESH_CONTROLS=false,CTL_LOCAL_MAXIMUM_BURST_COUNT=4,CTL_LOCAL_TO_MEMORY_ADDRESS_MAPPING=CHIP-ROW-BANK-COL,CTL_REORDERING_STARVATION_LIMIT=10,DBG_A_WIDTH=13,DLL_DELAY_BUFFER_MODE=LOW,DLL_DELAY_CHAIN_LENGTH=12,DLL_EXPORT_IMPORT=EXPORT,DQS_DELAY_CTL_WIDTH=6,DQS_OUT_MODE=DELAY_CHAIN2,DQS_OUT_MODE_INT=2,DQS_PHASE=6000,DQS_PHASE_SETTING=2,DWIDTH_RATIO=2,EX_DESIGN_GEN_SIM=true,EX_DESIGN_GEN_SYNTH=true,EX_DESIGN_HDL_FORMAT=Verilog,EX_DESIGN_SEL_DESIGN=AltMemPHY Example Design,FAMILY=Cyclone IV E,FAMILYGROUP_ID=2,FORCE_HC=0,GENERATE_ADDITIONAL_DBG_RTL=0,IOE_DELAYS_PER_PHS=5,IOE_PHASES_PER_TCK=12,IP_BUILDNUM=0,LEVELLING=0,LOCAL_IF_CLK_MHZ=100.0,LOCAL_IF_CLK_PERIOD_PS=10000,MEM_ACTIVE_TO_PRECHARGE_TIME=40.0,MEM_ACTIVE_TO_READ_WRITE_TIME=15.0,MEM_ADDITIVE_CAS_LATENCY=Disabled,MEM_ADDR_COMMAND_INPUT_HOLD_TIME=600,MEM_ADDR_COMMAND_INPUT_SETUP_TIME=600,MEM_AUTO_REFRESH_COMMAND_INTERVAL=75.0,MEM_BANK_ADDR_WIDTH=2,MEM_BURST_LENGTH=4,MEM_BURST_ORDERING=Sequential,MEM_CAS_3_MAX_FREQ=200.0,MEM_CAS_4_MAX_FREQ=200.0,MEM_CAS_5_MAX_FREQ=200.0,MEM_CAS_6_MAX_FREQ=200.0,MEM_CAS_LATENCY=3,MEM_CHIP_SELECTS_PER_DIMM=1,MEM_COLUMN_ADDR_WIDTH=10,MEM_DQS_DQ_SKEW=400,MEM_DQS_FALLING_EDGE_HOLD_TIME_FROM_CK=0.2,MEM_DQS_FALLING_EDGE_TO_CK_SETUP_TIME=0.2,MEM_DQS_OUTPUT_ACCESS_TIME_FROM_CK=500,MEM_DQ_DM_INPUT_HOLD_TIME_TO_DQS=400,MEM_DQ_DM_INPUT_SETUP_TIME_TO_DQS=400,MEM_DQ_HOLD_SKEW_FACTOR=450,MEM_DQ_OUTPUT_ACCESS_TIME_FROM_CK=600,MEM_DQ_PER_DQS=8,MEM_DRIVE_DM_PINS_FROM_FPGA=true,MEM_DRIVE_STRENGTH=Normal,MEM_ENABLE_DEVICE_DLL=true,MEM_FIRST_DQS_EDGE_TO_ASSOC_CLOCK_EDGE=0.25,MEM_FORMAT=Discrete Device,MEM_FOUR_WINDOW_TIME=37.5,MEM_IF_ADDR_CMD_PHASE=90,MEM_IF_ADDR_WIDTH=13,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_CLK_PS=10000,MEM_IF_CLK_PS_STR=10000 ps,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=1,MEM_IF_DM_WIDTH=1,MEM_IF_DQSN_EN=0,MEM_IF_DQS_CAPTURE_EN=0,MEM_IF_DQS_WIDTH=1,MEM_IF_DQ_PER_DQS=8,MEM_IF_DWIDTH=8,MEM_IF_MEMTYPE=DDR2,MEM_IF_MR_0=562,MEM_IF_MR_1=1024,MEM_IF_MR_2=0,MEM_IF_MR_3=0,MEM_IF_OCT_EN=0,MEM_IF_PRESET_RLAT=0,MEM_IF_RANKS_PER_SLOT=1,MEM_IF_RDV_PER_CHIP=0,MEM_LOAD_MODE_REGISTER_COMMAND_PERIOD=10.0,MEM_MAX_MEM_FREQ=200.0,MEM_MEM_INIT_TIME_AT_POWER_UP=200.0,MEM_NUM_CHIP_SELECTS=1,MEM_NUM_CLOCK_PAIRS=1,MEM_ODT_SETTING=Disabled,MEM_PRECHARGE_ADDR_BIT=10,MEM_PRECHARGE_COMMAND_PERIOD=15.0,MEM_RAS_TO_RAS_DELAY=7.5,MEM_READ_TO_PRECHARGE_TIME=7.5,MEM_REFRESH_COMMAND_INTERVAL=7.0,MEM_ROW_ADDR_WIDTH=13,MEM_TOTAL_DQ_WIDTH=8,MEM_TWR=2,MEM_VENDOR=JEDEC,MEM_WRITE_RECOVERY_TIME=15.0,MEM_WRITE_TO_READ_PERIOD=2,PHY_ADDR_CMD_CLOCK_PHASE=90,PHY_CALIBRATION_TYPE_FOR_SIMULATION=Quick Calibration,PLL_CLK0_DIVIDE_BY=1,PLL_CLK0_MULTIPLY_BY=1,PLL_CLK0_PHASE_SHIFT_PS=0,PLL_CLK1_DIVIDE_BY=1,PLL_CLK1_MULTIPLY_BY=2,PLL_CLK1_PHASE_SHIFT_PS=0,PLL_CLK2_DIVIDE_BY=1,PLL_CLK2_MULTIPLY_BY=2,PLL_CLK2_PHASE_SHIFT_PS=-2917,PLL_CLK3_DIVIDE_BY=1,PLL_CLK3_MULTIPLY_BY=2,PLL_CLK3_PHASE_SHIFT_PS=0,PLL_CLK4_DIVIDE_BY=1,PLL_CLK4_MULTIPLY_BY=2,PLL_CLK4_PHASE_SHIFT_PS=0,PLL_INCLK0_PERIOD_PS=20000,PLL_INTENDED_DEVICE_FAMILY=Cyclone IV E,PLL_REF_CLK_PERIOD_PS=20000,PLL_STEPS_PER_CYCLE=80,PLL_VCO_PHASE_SHIFT_STEP=125,PRESET_RLAT=0,RANK_HAS_ADDR_SWAP=0,RDIMM_CONFIG_BITS=0,RDP_ADDR_WIDTH=4,REDUCE_SIM_TIME=0,RESYNCHRONISE_AVALON_DBG=0,SCAN_CLK_DIVIDE_BY=2,SEQ_STRING_ID=seq_name,SINGLE_DQS_DELAY_CONTROL_CODE=0,SPEED_GRADE=C8L,SYS_INFO_DEVICE=EP4CE115F29C7,SYS_INFO_DEVICE_FAMILY=Cyclone IV E,TINIT_RST=0,TINIT_TCK=200,WRITE_DESKEW_HC_T10=0,WRITE_DESKEW_HC_T9I=0,WRITE_DESKEW_HC_T9NI=0,WRITE_DESKEW_RANGE=0,WRITE_DESKEW_T10=0,WRITE_DESKEW_T9I=0,WRITE_DESKEW_T9NI=0)(alt_mem_if_civ_ddr2_controller:1.0.0:ALT_MEM_IF_DEVICE_FAMILY=Cyclone IV GX,ALT_MEM_IF_ENABLE_DEBUG_INTERFACE=false,ALT_MEM_IF_ENABLE_LOCAL_CTRL_INTERFACE=false,ALT_MEM_IF_ENABLE_SOFT_RESET_INTERFACE=false,ALT_MEM_IF_MEM_CLK_FREQ=100.0,ALT_MEM_IF_PLL_REFCLK_FREQ=50.0,ALT_MEM_IF_SPEED_GRADE=8L,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=4,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_DEVICE_WIDTH=1,CFG_ENABLE_INTR=0,CFG_ENABLE_NO_DM=0,CFG_GEN_DBE=0,CFG_GEN_SBE=0,CFG_INTERFACE_WIDTH=8,CFG_MASK_CORRDROP_INTR=0,CFG_MASK_DBE_INTR=0,CFG_MASK_SBE_INTR=0,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=3,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=1,CFG_SELF_RFSH_EXIT_CYCLES=200,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TYPE=1,CFG_WRITE_ODT_CHIP=1,CSR_ADDR_WIDTH=16,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTO_POWER_DOWN_CYCLES=0,CTL_COMMAND_QUEUE_LOOK_AHEAD_DEPTH=4,CTL_CSR_ENABLED=0,CTL_DATA_RATE=Full,CTL_ECC_ENABLED=0,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_RMW_ENABLED=0,CTL_ENABLE_AUTO_ECC=false,CTL_ENABLE_AUTO_POWER_DOWN=false,CTL_ENABLE_AUTO_PRECHARGE_CONTROL=false,CTL_ENABLE_AUTO_REFRESH_CONTROLS=false,CTL_ENABLE_CONFIG_STATUS_INTERFACE=false,CTL_ENABLE_ECC_LOGIC=false,CTL_ENABLE_REORDERING=true,CTL_ENABLE_SELF_REFRESH_CONTROLS=false,CTL_LOCAL_MAXIMUM_BURST_COUNT=4,CTL_LOCAL_TO_MEMORY_ADDRESS_MAPPING=CHIP-ROW-BANK-COL,CTL_ODT_ENABLED=0,CTL_OUTPUT_REGD=0,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=0,CTL_REORDERING_STARVATION_LIMIT=10,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,DWIDTH_RATIO=2,EX_DESIGN_GEN_SIM=true,EX_DESIGN_GEN_SYNTH=true,EX_DESIGN_HDL_FORMAT=Verilog,EX_DESIGN_SEL_DESIGN=AltMemPHY Example Design,LOCAL_ADDR_WIDTH=24,LOCAL_BE_WIDTH=2,LOCAL_CS_WIDTH=0,LOCAL_DATA_WIDTH=16,LOCAL_ID_WIDTH=8,LOCAL_IF_DWIDTH_AFTER_ECC=16,LOCAL_IF_TYPE=AVALON,LOCAL_SIZE_WIDTH=3,MAX_LOCAL_DATA_WIDTH=80,MAX_MEM_IF_BANKADDR_WIDTH=3,MAX_MEM_IF_CHIP=4,MAX_MEM_IF_COLADDR_WIDTH=12,MAX_MEM_IF_CS_WIDTH=30,MAX_MEM_IF_DQS_WIDTH=5,MAX_MEM_IF_DQ_WIDTH=40,MAX_MEM_IF_MASK_WIDTH=5,MAX_MEM_IF_ODT_WIDTH=1,MAX_MEM_IF_ROWADDR_WIDTH=16,MEM_ACTIVE_TO_PRECHARGE_TIME=40.0,MEM_ACTIVE_TO_READ_WRITE_TIME=15.0,MEM_ADDITIVE_CAS_LATENCY=Disabled,MEM_ADDR_COMMAND_INPUT_HOLD_TIME=600,MEM_ADDR_COMMAND_INPUT_SETUP_TIME=600,MEM_ADD_LAT=0,MEM_AUTO_PD_CYCLES=0,MEM_AUTO_REFRESH_COMMAND_INTERVAL=75.0,MEM_BANK_ADDR_WIDTH=2,MEM_BURST_LENGTH=4,MEM_BURST_ORDERING=Sequential,MEM_CAS_3_MAX_FREQ=200.0,MEM_CAS_4_MAX_FREQ=200.0,MEM_CAS_5_MAX_FREQ=200.0,MEM_CAS_6_MAX_FREQ=200.0,MEM_CAS_LATENCY=3,MEM_CAS_WR_LAT=5,MEM_CHIP_SELECTS_PER_DIMM=1,MEM_COLUMN_ADDR_WIDTH=10,MEM_DQS_DQ_SKEW=400,MEM_DQS_FALLING_EDGE_HOLD_TIME_FROM_CK=0.2,MEM_DQS_FALLING_EDGE_TO_CK_SETUP_TIME=0.2,MEM_DQS_OUTPUT_ACCESS_TIME_FROM_CK=500,MEM_DQ_DM_INPUT_HOLD_TIME_TO_DQS=400,MEM_DQ_DM_INPUT_SETUP_TIME_TO_DQS=400,MEM_DQ_HOLD_SKEW_FACTOR=450,MEM_DQ_OUTPUT_ACCESS_TIME_FROM_CK=600,MEM_DQ_PER_DQS=8,MEM_DRIVE_DM_PINS_FROM_FPGA=true,MEM_DRIVE_STRENGTH=Normal,MEM_ENABLE_DEVICE_DLL=true,MEM_FIRST_DQS_EDGE_TO_ASSOC_CLOCK_EDGE=0.25,MEM_FORMAT=Discrete Device,MEM_FOUR_WINDOW_TIME=37.5,MEM_IF_ADDR_WIDTH=13,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_CHIP=1,MEM_IF_CKE_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_CLK_PS=10000,MEM_IF_COL_WIDTH=10,MEM_IF_CS_WIDTH=1,MEM_IF_DM_WIDTH=1,MEM_IF_DQS_WIDTH=1,MEM_IF_DWIDTH=8,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_ROW_WIDTH=13,MEM_IF_WR_TO_RD_TURNAROUND_OCT=0,MEM_LOAD_MODE_REGISTER_COMMAND_PERIOD=10.0,MEM_MAX_MEM_FREQ=200.0,MEM_MEM_INIT_TIME_AT_POWER_UP=200.0,MEM_NUM_CHIP_SELECTS=1,MEM_NUM_CLOCK_PAIRS=1,MEM_ODT_SETTING=Disabled,MEM_PRECHARGE_ADDR_BIT=10,MEM_PRECHARGE_COMMAND_PERIOD=15.0,MEM_RAS_TO_RAS_DELAY=7.5,MEM_READ_TO_PRECHARGE_TIME=7.5,MEM_REFRESH_COMMAND_INTERVAL=7.0,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=3,MEM_TFAW=5,MEM_TMRD_CK=10,MEM_TOTAL_DQ_WIDTH=8,MEM_TRAS=4,MEM_TRC=8,MEM_TRCD=2,MEM_TREFI=780,MEM_TRFC=12,MEM_TRP=2,MEM_TRRD=2,MEM_TRTP=2,MEM_TWR=2,MEM_TWTR=2,MEM_VENDOR=JEDEC,MEM_WRITE_RECOVERY_TIME=15.0,MEM_WRITE_TO_READ_PERIOD=2,PHY_ADDR_CMD_CLOCK_PHASE=90,PHY_CALIBRATION_TYPE_FOR_SIMULATION=Quick Calibration,RDBUFFER_ADDR_WIDTH=8,SYS_INFO_DEVICE=EP4CE115F29C7,SYS_INFO_DEVICE_FAMILY=Cyclone IV E,WRBUFFER_ADDR_WIDTH=6)(alt_mem_if_civ_ddr2_status_bridge:1.0.0:ALT_MEM_IF_DEVICE_FAMILY=Cyclone IV GX,ALT_MEM_IF_ENABLE_DEBUG_INTERFACE=false,ALT_MEM_IF_ENABLE_LOCAL_CTRL_INTERFACE=false,ALT_MEM_IF_ENABLE_SOFT_RESET_INTERFACE=false,ALT_MEM_IF_MEM_CLK_FREQ=100.0,ALT_MEM_IF_PLL_REFCLK_FREQ=50.0,ALT_MEM_IF_SPEED_GRADE=8L,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=4,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_DEVICE_WIDTH=1,CFG_ENABLE_INTR=0,CFG_ENABLE_NO_DM=0,CFG_GEN_DBE=0,CFG_GEN_SBE=0,CFG_INTERFACE_WIDTH=8,CFG_MASK_CORRDROP_INTR=0,CFG_MASK_DBE_INTR=0,CFG_MASK_SBE_INTR=0,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=3,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=1,CFG_SELF_RFSH_EXIT_CYCLES=200,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TYPE=1,CFG_WRITE_ODT_CHIP=1,CSR_ADDR_WIDTH=16,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTO_POWER_DOWN_CYCLES=0,CTL_COMMAND_QUEUE_LOOK_AHEAD_DEPTH=4,CTL_CSR_ENABLED=0,CTL_DATA_RATE=Full,CTL_ECC_ENABLED=0,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_RMW_ENABLED=0,CTL_ENABLE_AUTO_ECC=false,CTL_ENABLE_AUTO_POWER_DOWN=false,CTL_ENABLE_AUTO_PRECHARGE_CONTROL=false,CTL_ENABLE_AUTO_REFRESH_CONTROLS=false,CTL_ENABLE_CONFIG_STATUS_INTERFACE=false,CTL_ENABLE_ECC_LOGIC=false,CTL_ENABLE_REORDERING=true,CTL_ENABLE_SELF_REFRESH_CONTROLS=false,CTL_LOCAL_MAXIMUM_BURST_COUNT=4,CTL_LOCAL_TO_MEMORY_ADDRESS_MAPPING=CHIP-ROW-BANK-COL,CTL_ODT_ENABLED=0,CTL_OUTPUT_REGD=0,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=0,CTL_REORDERING_STARVATION_LIMIT=10,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,DWIDTH_RATIO=2,EX_DESIGN_GEN_SIM=true,EX_DESIGN_GEN_SYNTH=true,EX_DESIGN_HDL_FORMAT=Verilog,EX_DESIGN_SEL_DESIGN=AltMemPHY Example Design,LOCAL_ADDR_WIDTH=24,LOCAL_BE_WIDTH=2,LOCAL_CS_WIDTH=0,LOCAL_DATA_WIDTH=16,LOCAL_ID_WIDTH=8,LOCAL_IF_DWIDTH_AFTER_ECC=16,LOCAL_IF_TYPE=AVALON,LOCAL_SIZE_WIDTH=3,MAX_LOCAL_DATA_WIDTH=80,MAX_MEM_IF_BANKADDR_WIDTH=3,MAX_MEM_IF_CHIP=4,MAX_MEM_IF_COLADDR_WIDTH=12,MAX_MEM_IF_CS_WIDTH=30,MAX_MEM_IF_DQS_WIDTH=5,MAX_MEM_IF_DQ_WIDTH=40,MAX_MEM_IF_MASK_WIDTH=5,MAX_MEM_IF_ODT_WIDTH=1,MAX_MEM_IF_ROWADDR_WIDTH=16,MEM_ACTIVE_TO_PRECHARGE_TIME=40.0,MEM_ACTIVE_TO_READ_WRITE_TIME=15.0,MEM_ADDITIVE_CAS_LATENCY=Disabled,MEM_ADDR_COMMAND_INPUT_HOLD_TIME=600,MEM_ADDR_COMMAND_INPUT_SETUP_TIME=600,MEM_ADD_LAT=0,MEM_AUTO_PD_CYCLES=0,MEM_AUTO_REFRESH_COMMAND_INTERVAL=75.0,MEM_BANK_ADDR_WIDTH=2,MEM_BURST_LENGTH=4,MEM_BURST_ORDERING=Sequential,MEM_CAS_3_MAX_FREQ=200.0,MEM_CAS_4_MAX_FREQ=200.0,MEM_CAS_5_MAX_FREQ=200.0,MEM_CAS_6_MAX_FREQ=200.0,MEM_CAS_LATENCY=3,MEM_CAS_WR_LAT=5,MEM_CHIP_SELECTS_PER_DIMM=1,MEM_COLUMN_ADDR_WIDTH=10,MEM_DQS_DQ_SKEW=400,MEM_DQS_FALLING_EDGE_HOLD_TIME_FROM_CK=0.2,MEM_DQS_FALLING_EDGE_TO_CK_SETUP_TIME=0.2,MEM_DQS_OUTPUT_ACCESS_TIME_FROM_CK=500,MEM_DQ_DM_INPUT_HOLD_TIME_TO_DQS=400,MEM_DQ_DM_INPUT_SETUP_TIME_TO_DQS=400,MEM_DQ_HOLD_SKEW_FACTOR=450,MEM_DQ_OUTPUT_ACCESS_TIME_FROM_CK=600,MEM_DQ_PER_DQS=8,MEM_DRIVE_DM_PINS_FROM_FPGA=true,MEM_DRIVE_STRENGTH=Normal,MEM_ENABLE_DEVICE_DLL=true,MEM_FIRST_DQS_EDGE_TO_ASSOC_CLOCK_EDGE=0.25,MEM_FORMAT=Discrete Device,MEM_FOUR_WINDOW_TIME=37.5,MEM_IF_ADDR_WIDTH=13,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_CHIP=1,MEM_IF_CKE_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_CLK_PS=10000,MEM_IF_COL_WIDTH=10,MEM_IF_CS_WIDTH=1,MEM_IF_DM_WIDTH=1,MEM_IF_DQS_WIDTH=1,MEM_IF_DWIDTH=8,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_ROW_WIDTH=13,MEM_IF_WR_TO_RD_TURNAROUND_OCT=0,MEM_LOAD_MODE_REGISTER_COMMAND_PERIOD=10.0,MEM_MAX_MEM_FREQ=200.0,MEM_MEM_INIT_TIME_AT_POWER_UP=200.0,MEM_NUM_CHIP_SELECTS=1,MEM_NUM_CLOCK_PAIRS=1,MEM_ODT_SETTING=Disabled,MEM_PRECHARGE_ADDR_BIT=10,MEM_PRECHARGE_COMMAND_PERIOD=15.0,MEM_RAS_TO_RAS_DELAY=7.5,MEM_READ_TO_PRECHARGE_TIME=7.5,MEM_REFRESH_COMMAND_INTERVAL=7.0,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=3,MEM_TFAW=5,MEM_TMRD_CK=10,MEM_TOTAL_DQ_WIDTH=8,MEM_TRAS=4,MEM_TRC=8,MEM_TRCD=2,MEM_TREFI=780,MEM_TRFC=12,MEM_TRP=2,MEM_TRRD=2,MEM_TRTP=2,MEM_TWR=2,MEM_TWTR=2,MEM_VENDOR=JEDEC,MEM_WRITE_RECOVERY_TIME=15.0,MEM_WRITE_TO_READ_PERIOD=2,PHY_ADDR_CMD_CLOCK_PHASE=90,PHY_CALIBRATION_TYPE_FOR_SIMULATION=Quick Calibration,RDBUFFER_ADDR_WIDTH=8,SYS_INFO_DEVICE=EP4CE115F29C7,SYS_INFO_DEVICE_FAMILY=Cyclone IV E,WRBUFFER_ADDR_WIDTH=6)(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:22.1:)(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:22.1:)(reset:22.1:)(reset:22.1:)(clock:22.1:))(altera_avalon_mm_traffic_generator:22.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone IV E,DEVICE_FAMILY_PARAM=,DISABLE_CHILD_MESSAGING=false,DRIVER_SIGNATURE=1431634141,ENABLE_CTRL_AVALON_INTERFACE=false,ENABLE_EMIT_BFM_MASTER=false,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEIVE,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Cyclone IV E,TG_AVL_ADDR_WIDTH=24,TG_AVL_ADDR_WIDTH_IN=24,TG_AVL_BE_WIDTH=2,TG_AVL_DATA_WIDTH=16,TG_AVL_DATA_WIDTH_IN=16,TG_AVL_MAX_SIZE=4,TG_AVL_NUM_SYMBOLS=2,TG_AVL_SIZE_WIDTH=3,TG_AVL_SYMBOL_WIDTH=8,TG_AVL_WORD_ADDR_WIDTH=24,TG_BLOCK_RW_BLOCK_SIZE=8,TG_BLOCK_RW_RAND_ADDR_COUNT=8,TG_BLOCK_RW_RAND_SEQ_ADDR_COUNT=8,TG_BLOCK_RW_SEQ_ADDR_COUNT=8,TG_BURST_BEGIN=true,TG_BURST_ON_BURST_BOUNDARY=false,TG_BYTE_ENABLE=true,TG_DO_NOT_CROSS_4KB_BOUNDARY=false,TG_ENABLE_DRIVER_CSR_MASTER=false,TG_ENABLE_READ_COMPARE=true,TG_ENABLE_UNIX_ID=false,TG_GEN_BYTE_ADDR=false,TG_MAX_READ_LATENCY=20,TG_NUM_DRIVER_LOOP=1,TG_PNF_ENABLE=true,TG_POWER_OF_TWO_BURSTS_ONLY=false,TG_POWER_OF_TWO_BUS=true,TG_RANDOM_BYTE_ENABLE=true,TG_RAND_ADDR_GEN_MAX_BURSTCOUNT=4,TG_RAND_ADDR_GEN_MIN_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_MAX_BURSTCOUNT=4,TG_RAND_SEQ_ADDR_GEN_MIN_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_RAND_ADDR_PERCENT=50,TG_SEQ_ADDR_GEN_MAX_BURSTCOUNT=4,TG_SEQ_ADDR_GEN_MIN_BURSTCOUNT=1,TG_SINGLE_RW_RAND_ADDR_COUNT=32,TG_SINGLE_RW_RAND_SEQ_ADDR_COUNT=32,TG_SINGLE_RW_SEQ_ADDR_COUNT=32,TG_SOPC_COMPAT_RESET=false,TG_TEMPLATE_STAGE_COUNT=4,TG_TIMEOUT_COUNTER_WIDTH=32,TG_TWO_AVL_INTERFACES=false,TG_USE_LITE_DRIVER=false,TG_USE_UNIX_ID=0(altera_avalon_mm_traffic_generator_core:22.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone IV E,DEVICE_FAMILY_PARAM=,DISABLE_CHILD_MESSAGING=false,DRIVER_SIGNATURE=1431634141,ENABLE_CTRL_AVALON_INTERFACE=false,ENABLE_EMIT_BFM_MASTER=false,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEIVE,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Cyclone IV E,TG_AVL_ADDR_WIDTH=24,TG_AVL_ADDR_WIDTH_IN=24,TG_AVL_BE_WIDTH=2,TG_AVL_DATA_WIDTH=16,TG_AVL_DATA_WIDTH_IN=16,TG_AVL_MAX_SIZE=4,TG_AVL_NUM_SYMBOLS=2,TG_AVL_SIZE_WIDTH=3,TG_AVL_SYMBOL_WIDTH=8,TG_AVL_WORD_ADDR_WIDTH=24,TG_BLOCK_RW_BLOCK_SIZE=8,TG_BLOCK_RW_RAND_ADDR_COUNT=8,TG_BLOCK_RW_RAND_SEQ_ADDR_COUNT=8,TG_BLOCK_RW_SEQ_ADDR_COUNT=8,TG_BURST_BEGIN=true,TG_BURST_ON_BURST_BOUNDARY=false,TG_BYTE_ENABLE=true,TG_DO_NOT_CROSS_4KB_BOUNDARY=false,TG_ENABLE_DRIVER_CSR_MASTER=false,TG_ENABLE_READ_COMPARE=true,TG_ENABLE_UNIX_ID=false,TG_GEN_BYTE_ADDR=false,TG_MAX_READ_LATENCY=20,TG_NUM_DRIVER_LOOP=1,TG_PNF_ENABLE=true,TG_POWER_OF_TWO_BURSTS_ONLY=false,TG_POWER_OF_TWO_BUS=true,TG_RANDOM_BYTE_ENABLE=true,TG_RAND_ADDR_GEN_MAX_BURSTCOUNT=4,TG_RAND_ADDR_GEN_MIN_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_MAX_BURSTCOUNT=4,TG_RAND_SEQ_ADDR_GEN_MIN_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_RAND_ADDR_PERCENT=50,TG_SEQ_ADDR_GEN_MAX_BURSTCOUNT=4,TG_SEQ_ADDR_GEN_MIN_BURSTCOUNT=1,TG_SINGLE_RW_RAND_ADDR_COUNT=32,TG_SINGLE_RW_RAND_SEQ_ADDR_COUNT=32,TG_SINGLE_RW_SEQ_ADDR_COUNT=32,TG_SOPC_COMPAT_RESET=false,TG_TEMPLATE_STAGE_COUNT=4,TG_TIMEOUT_COUNTER_WIDTH=32,TG_TWO_AVL_INTERFACES=false,TG_USE_LITE_DRIVER=false,TG_USE_UNIX_ID=0)(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(clock:22.1:)(reset:22.1:))(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(clock:22.1:)(clock:22.1:)(clock:22.1:)(reset:22.1:)(reset:22.1:)(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))"
   instancePathKey="ed_synth"
   kind="ed_synth"
   version="1.0"
   name="ed_synth">
  <parameter name="AUTO_GENERATION_ID" value="1721032382" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_PLL_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_PLL_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="AUTO_PLL_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/ed_synth.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/ed_synth_ed_synth.v"
       type="VERILOG" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/ed_synth_ed_synth_emif.v"
       type="VERILOG" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/memphy_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/sdc_params.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/ed_synth_ed_synth_emif_phy.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_ac.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_clk_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_defines.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_delay.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_dp_io.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_dqs_offset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_mimic.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_mimic_debug.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_mux.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_pll.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_postamble.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_rdata_valid.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_read_dp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_read_dp_group.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_reset_pipe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_seq_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_write_dp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_write_dp_fr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_constants_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_record_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_regs_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_addr_cmd_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_iram_addr_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_admin.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_dgrb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_dgwb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_iram_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_iram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_mmi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_seq.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/memphy_pins.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/memphy_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/memphy_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/memphy_timing.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/ed_synth_ed_synth_emif_ctl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_buffer_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_burst_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_burst_tracking.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_cmd_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_controller_st_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_dataid_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_define.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_input_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_list.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_rank_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_rdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_sideband.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_tbp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_timing_param.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_wdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/ed_synth_ed_synth_emif_status_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/ed_synth_ed_synth_tg.v"
       type="VERILOG" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/driver_definitions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/burst_boundary_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/lfsr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/lfsr_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/rand_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/rand_burstcount_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/rand_num_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/rand_seq_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/scfifo_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/seq_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/template_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/template_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/driver_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/fpga/ip/altera/alt_mem_if/alt_mem_if_example_designs/alt_mem_if_civ_ddr2_tg_ed/alt_mem_if_civ_ddr2_tg_ed_hw.tcl" />
   <file
       path="D:/fpga/ip/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_civ_ddr2_emif/alt_mem_if_civ_ddr2_emif_hw.tcl" />
   <file
       path="D:/fpga/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_civ_ddr2_phy/alt_mem_if_civ_ddr2_phy_hw.tcl" />
   <file
       path="D:/fpga/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_civ_ddr2_controller/alt_mem_if_civ_ddr2_controller_hw.tcl" />
   <file
       path="D:/fpga/ip/altera/alt_mem_if/bridges/alt_mem_if_civ_ddr2_status_bridge/alt_mem_if_civ_ddr2_status_bridge_hw.tcl" />
   <file
       path="D:/fpga/ip/altera/alt_mem_if/altera_avalon_mm_traffic_generator/top/altera_avalon_mm_traffic_generator_hw.tcl" />
   <file
       path="D:/fpga/ip/altera/alt_mem_if/altera_avalon_mm_traffic_generator/altera_avalon_mm_traffic_generator_core/altera_avalon_mm_traffic_generator_core_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="ed_synth">queue size: 0 starting:ed_synth "ed_synth"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="ed_synth"><![CDATA["<b>ed_synth</b>" reuses <b>alt_mem_if_civ_ddr2_tg_ed</b> "<b>submodules/ed_synth_ed_synth</b>"]]></message>
   <message level="Debug" culprit="ed_synth">queue size: 0 starting:alt_mem_if_civ_ddr2_tg_ed "submodules/ed_synth_ed_synth"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="ed_synth"><![CDATA["<b>ed_synth</b>" reuses <b>alt_mem_if_civ_ddr2_emif</b> "<b>submodules/ed_synth_ed_synth_emif</b>"]]></message>
   <message level="Debug" culprit="ed_synth"><![CDATA["<b>ed_synth</b>" reuses <b>altera_avalon_mm_traffic_generator</b> "<b>submodules/ed_synth_ed_synth_tg</b>"]]></message>
   <message level="Info" culprit="ed_synth"><![CDATA["<b>ed_synth</b>" instantiated <b>alt_mem_if_civ_ddr2_tg_ed</b> "<b>ed_synth</b>"]]></message>
   <message level="Debug" culprit="ed_synth">queue size: 1 starting:alt_mem_if_civ_ddr2_emif "submodules/ed_synth_ed_synth_emif"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="emif"><![CDATA["<b>emif</b>" reuses <b>alt_mem_if_civ_ddr2_phy</b> "<b>submodules/ed_synth_ed_synth_emif_phy</b>"]]></message>
   <message level="Debug" culprit="emif"><![CDATA["<b>emif</b>" reuses <b>alt_mem_if_civ_ddr2_controller</b> "<b>submodules/ed_synth_ed_synth_emif_ctl</b>"]]></message>
   <message level="Debug" culprit="emif"><![CDATA["<b>emif</b>" reuses <b>alt_mem_if_civ_ddr2_status_bridge</b> "<b>submodules/ed_synth_ed_synth_emif_status_bridge</b>"]]></message>
   <message level="Info" culprit="emif"><![CDATA["<b>ed_synth</b>" instantiated <b>alt_mem_if_civ_ddr2_emif</b> "<b>emif</b>"]]></message>
   <message level="Debug" culprit="ed_synth">queue size: 3 starting:alt_mem_if_civ_ddr2_phy "submodules/ed_synth_ed_synth_emif_phy"</message>
   <message level="Info" culprit="phy"><![CDATA["<b>emif</b>" instantiated <b>alt_mem_if_civ_ddr2_phy</b> "<b>phy</b>"]]></message>
   <message level="Debug" culprit="ed_synth">queue size: 2 starting:alt_mem_if_civ_ddr2_controller "submodules/ed_synth_ed_synth_emif_ctl"</message>
   <message level="Info" culprit="ctl"><![CDATA["<b>emif</b>" instantiated <b>alt_mem_if_civ_ddr2_controller</b> "<b>ctl</b>"]]></message>
   <message level="Debug" culprit="ed_synth">queue size: 1 starting:alt_mem_if_civ_ddr2_status_bridge "submodules/ed_synth_ed_synth_emif_status_bridge"</message>
   <message level="Info" culprit="status_bridge"><![CDATA["<b>emif</b>" instantiated <b>alt_mem_if_civ_ddr2_status_bridge</b> "<b>status_bridge</b>"]]></message>
   <message level="Debug" culprit="ed_synth">queue size: 3 starting:altera_avalon_mm_traffic_generator "submodules/ed_synth_ed_synth_tg"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>2</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="tg"><![CDATA["<b>tg</b>" reuses <b>altera_avalon_mm_traffic_generator_core</b> "<b>submodules/driver_avl_use_be_avl_use_burstbegin</b>"]]></message>
   <message level="Info" culprit="tg"><![CDATA["<b>ed_synth</b>" instantiated <b>altera_avalon_mm_traffic_generator</b> "<b>tg</b>"]]></message>
   <message level="Debug" culprit="ed_synth">queue size: 0 starting:altera_avalon_mm_traffic_generator_core "submodules/driver_avl_use_be_avl_use_burstbegin"</message>
   <message level="Info" culprit="traffic_generator_0"><![CDATA["<b>tg</b>" instantiated <b>altera_avalon_mm_traffic_generator_core</b> "<b>traffic_generator_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_mem_if_civ_ddr2_tg_ed:1.0.0:ALT_MEM_IF_DEVICE_FAMILY=Cyclone IV GX,ALT_MEM_IF_ENABLE_DEBUG_INTERFACE=false,ALT_MEM_IF_ENABLE_LOCAL_CTRL_INTERFACE=false,ALT_MEM_IF_ENABLE_SOFT_RESET_INTERFACE=false,ALT_MEM_IF_MEM_CLK_FREQ=100.0,ALT_MEM_IF_PLL_REFCLK_FREQ=50.0,ALT_MEM_IF_SPEED_GRADE=8L,AUTO_DEVICE_SPEEDGRADE=7,CTL_AUTO_POWER_DOWN_CYCLES=0,CTL_COMMAND_QUEUE_LOOK_AHEAD_DEPTH=4,CTL_DATA_RATE=Full,CTL_ENABLE_AUTO_ECC=false,CTL_ENABLE_AUTO_POWER_DOWN=false,CTL_ENABLE_AUTO_PRECHARGE_CONTROL=false,CTL_ENABLE_AUTO_REFRESH_CONTROLS=false,CTL_ENABLE_CONFIG_STATUS_INTERFACE=false,CTL_ENABLE_ECC_LOGIC=false,CTL_ENABLE_REORDERING=true,CTL_ENABLE_SELF_REFRESH_CONTROLS=false,CTL_LOCAL_MAXIMUM_BURST_COUNT=4,CTL_LOCAL_TO_MEMORY_ADDRESS_MAPPING=CHIP-ROW-BANK-COL,CTL_REORDERING_STARVATION_LIMIT=10,EX_DESIGN_GEN_SIM=true,EX_DESIGN_GEN_SYNTH=true,EX_DESIGN_HDL_FORMAT=Verilog,EX_DESIGN_SEL_DESIGN=AltMemPHY Example Design,MEM_ACTIVE_TO_PRECHARGE_TIME=40.0,MEM_ACTIVE_TO_READ_WRITE_TIME=15.0,MEM_ADDITIVE_CAS_LATENCY=Disabled,MEM_ADDR_COMMAND_INPUT_HOLD_TIME=600,MEM_ADDR_COMMAND_INPUT_SETUP_TIME=600,MEM_AUTO_REFRESH_COMMAND_INTERVAL=75.0,MEM_BANK_ADDR_WIDTH=2,MEM_BURST_LENGTH=4,MEM_BURST_ORDERING=Sequential,MEM_CAS_3_MAX_FREQ=200.0,MEM_CAS_4_MAX_FREQ=200.0,MEM_CAS_5_MAX_FREQ=200.0,MEM_CAS_6_MAX_FREQ=200.0,MEM_CAS_LATENCY=3,MEM_CHIP_SELECTS_PER_DIMM=1,MEM_COLUMN_ADDR_WIDTH=10,MEM_DQS_DQ_SKEW=400,MEM_DQS_FALLING_EDGE_HOLD_TIME_FROM_CK=0.2,MEM_DQS_FALLING_EDGE_TO_CK_SETUP_TIME=0.2,MEM_DQS_OUTPUT_ACCESS_TIME_FROM_CK=500,MEM_DQ_DM_INPUT_HOLD_TIME_TO_DQS=400,MEM_DQ_DM_INPUT_SETUP_TIME_TO_DQS=400,MEM_DQ_HOLD_SKEW_FACTOR=450,MEM_DQ_OUTPUT_ACCESS_TIME_FROM_CK=600,MEM_DQ_PER_DQS=8,MEM_DRIVE_DM_PINS_FROM_FPGA=true,MEM_DRIVE_STRENGTH=Normal,MEM_ENABLE_DEVICE_DLL=true,MEM_FIRST_DQS_EDGE_TO_ASSOC_CLOCK_EDGE=0.25,MEM_FORMAT=Discrete Device,MEM_FOUR_WINDOW_TIME=37.5,MEM_LOAD_MODE_REGISTER_COMMAND_PERIOD=10.0,MEM_MAX_MEM_FREQ=200.0,MEM_MEM_INIT_TIME_AT_POWER_UP=200.0,MEM_NUM_CHIP_SELECTS=1,MEM_NUM_CLOCK_PAIRS=1,MEM_ODT_SETTING=Disabled,MEM_PRECHARGE_ADDR_BIT=10,MEM_PRECHARGE_COMMAND_PERIOD=15.0,MEM_RAS_TO_RAS_DELAY=7.5,MEM_READ_TO_PRECHARGE_TIME=7.5,MEM_REFRESH_COMMAND_INTERVAL=7.0,MEM_ROW_ADDR_WIDTH=13,MEM_TOTAL_DQ_WIDTH=8,MEM_VENDOR=JEDEC,MEM_WRITE_RECOVERY_TIME=15.0,MEM_WRITE_TO_READ_PERIOD=2,PHY_ADDR_CMD_CLOCK_PHASE=90,PHY_CALIBRATION_TYPE_FOR_SIMULATION=Quick Calibration,SYS_INFO_DEVICE=EP4CE115F29C7,SYS_INFO_DEVICE_FAMILY=Cyclone IV E(alt_mem_if_civ_ddr2_emif:1.0.0:ALT_MEM_IF_DEVICE_FAMILY=Cyclone IV GX,ALT_MEM_IF_ENABLE_DEBUG_INTERFACE=false,ALT_MEM_IF_ENABLE_LOCAL_CTRL_INTERFACE=false,ALT_MEM_IF_ENABLE_SOFT_RESET_INTERFACE=false,ALT_MEM_IF_MEM_CLK_FREQ=100.0,ALT_MEM_IF_PLL_REFCLK_FREQ=50.0,ALT_MEM_IF_SPEED_GRADE=8L,AUTO_DEVICE_SPEEDGRADE=7,CTL_AUTO_POWER_DOWN_CYCLES=0,CTL_COMMAND_QUEUE_LOOK_AHEAD_DEPTH=4,CTL_DATA_RATE=Full,CTL_ENABLE_AUTO_ECC=false,CTL_ENABLE_AUTO_POWER_DOWN=false,CTL_ENABLE_AUTO_PRECHARGE_CONTROL=false,CTL_ENABLE_AUTO_REFRESH_CONTROLS=false,CTL_ENABLE_CONFIG_STATUS_INTERFACE=false,CTL_ENABLE_ECC_LOGIC=false,CTL_ENABLE_REORDERING=true,CTL_ENABLE_SELF_REFRESH_CONTROLS=false,CTL_LOCAL_MAXIMUM_BURST_COUNT=4,CTL_LOCAL_TO_MEMORY_ADDRESS_MAPPING=CHIP-ROW-BANK-COL,CTL_REORDERING_STARVATION_LIMIT=10,EX_DESIGN_GEN_SIM=true,EX_DESIGN_GEN_SYNTH=true,EX_DESIGN_HDL_FORMAT=Verilog,EX_DESIGN_SEL_DESIGN=AltMemPHY Example Design,MEM_ACTIVE_TO_PRECHARGE_TIME=40.0,MEM_ACTIVE_TO_READ_WRITE_TIME=15.0,MEM_ADDITIVE_CAS_LATENCY=Disabled,MEM_ADDR_COMMAND_INPUT_HOLD_TIME=600,MEM_ADDR_COMMAND_INPUT_SETUP_TIME=600,MEM_AUTO_REFRESH_COMMAND_INTERVAL=75.0,MEM_BANK_ADDR_WIDTH=2,MEM_BURST_LENGTH=4,MEM_BURST_ORDERING=Sequential,MEM_CAS_3_MAX_FREQ=200.0,MEM_CAS_4_MAX_FREQ=200.0,MEM_CAS_5_MAX_FREQ=200.0,MEM_CAS_6_MAX_FREQ=200.0,MEM_CAS_LATENCY=3,MEM_CHIP_SELECTS_PER_DIMM=1,MEM_COLUMN_ADDR_WIDTH=10,MEM_DQS_DQ_SKEW=400,MEM_DQS_FALLING_EDGE_HOLD_TIME_FROM_CK=0.2,MEM_DQS_FALLING_EDGE_TO_CK_SETUP_TIME=0.2,MEM_DQS_OUTPUT_ACCESS_TIME_FROM_CK=500,MEM_DQ_DM_INPUT_HOLD_TIME_TO_DQS=400,MEM_DQ_DM_INPUT_SETUP_TIME_TO_DQS=400,MEM_DQ_HOLD_SKEW_FACTOR=450,MEM_DQ_OUTPUT_ACCESS_TIME_FROM_CK=600,MEM_DQ_PER_DQS=8,MEM_DRIVE_DM_PINS_FROM_FPGA=true,MEM_DRIVE_STRENGTH=Normal,MEM_ENABLE_DEVICE_DLL=true,MEM_FIRST_DQS_EDGE_TO_ASSOC_CLOCK_EDGE=0.25,MEM_FORMAT=Discrete Device,MEM_FOUR_WINDOW_TIME=37.5,MEM_LOAD_MODE_REGISTER_COMMAND_PERIOD=10.0,MEM_MAX_MEM_FREQ=200.0,MEM_MEM_INIT_TIME_AT_POWER_UP=200.0,MEM_NUM_CHIP_SELECTS=1,MEM_NUM_CLOCK_PAIRS=1,MEM_ODT_SETTING=Disabled,MEM_PRECHARGE_ADDR_BIT=10,MEM_PRECHARGE_COMMAND_PERIOD=15.0,MEM_RAS_TO_RAS_DELAY=7.5,MEM_READ_TO_PRECHARGE_TIME=7.5,MEM_REFRESH_COMMAND_INTERVAL=7.0,MEM_ROW_ADDR_WIDTH=13,MEM_TOTAL_DQ_WIDTH=8,MEM_VENDOR=JEDEC,MEM_WRITE_RECOVERY_TIME=15.0,MEM_WRITE_TO_READ_PERIOD=2,PHY_ADDR_CMD_CLOCK_PHASE=90,PHY_CALIBRATION_TYPE_FOR_SIMULATION=Quick Calibration,SYS_INFO_DEVICE=EP4CE115F29C7,SYS_INFO_DEVICE_FAMILY=Cyclone IV E(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(alt_mem_if_civ_ddr2_phy:1.0.0:ADV_LAT_WIDTH=5,ALT_MEM_IF_DEVICE_FAMILY=Cyclone IV GX,ALT_MEM_IF_ENABLE_DEBUG_INTERFACE=false,ALT_MEM_IF_ENABLE_LOCAL_CTRL_INTERFACE=false,ALT_MEM_IF_ENABLE_SOFT_RESET_INTERFACE=false,ALT_MEM_IF_MEM_CLK_FREQ=100.0,ALT_MEM_IF_PLL_REFCLK_FREQ=50.0,ALT_MEM_IF_SPEED_GRADE=8L,CAPABILITIES=2048,CAPTURE_PHASE_OFFSET=0,CHIP_OR_DIMM=Discrete Device,CLOCK_INDEX_WIDTH=3,CTL_AUTO_POWER_DOWN_CYCLES=0,CTL_COMMAND_QUEUE_LOOK_AHEAD_DEPTH=4,CTL_DATA_RATE=Full,CTL_ENABLE_AUTO_ECC=false,CTL_ENABLE_AUTO_POWER_DOWN=false,CTL_ENABLE_AUTO_PRECHARGE_CONTROL=false,CTL_ENABLE_AUTO_REFRESH_CONTROLS=false,CTL_ENABLE_CONFIG_STATUS_INTERFACE=false,CTL_ENABLE_ECC_LOGIC=false,CTL_ENABLE_REORDERING=true,CTL_ENABLE_SELF_REFRESH_CONTROLS=false,CTL_LOCAL_MAXIMUM_BURST_COUNT=4,CTL_LOCAL_TO_MEMORY_ADDRESS_MAPPING=CHIP-ROW-BANK-COL,CTL_REORDERING_STARVATION_LIMIT=10,DBG_A_WIDTH=13,DLL_DELAY_BUFFER_MODE=LOW,DLL_DELAY_CHAIN_LENGTH=12,DLL_EXPORT_IMPORT=EXPORT,DQS_DELAY_CTL_WIDTH=6,DQS_OUT_MODE=DELAY_CHAIN2,DQS_OUT_MODE_INT=2,DQS_PHASE=6000,DQS_PHASE_SETTING=2,DWIDTH_RATIO=2,EX_DESIGN_GEN_SIM=true,EX_DESIGN_GEN_SYNTH=true,EX_DESIGN_HDL_FORMAT=Verilog,EX_DESIGN_SEL_DESIGN=AltMemPHY Example Design,FAMILY=Cyclone IV E,FAMILYGROUP_ID=2,FORCE_HC=0,GENERATE_ADDITIONAL_DBG_RTL=0,IOE_DELAYS_PER_PHS=5,IOE_PHASES_PER_TCK=12,IP_BUILDNUM=0,LEVELLING=0,LOCAL_IF_CLK_MHZ=100.0,LOCAL_IF_CLK_PERIOD_PS=10000,MEM_ACTIVE_TO_PRECHARGE_TIME=40.0,MEM_ACTIVE_TO_READ_WRITE_TIME=15.0,MEM_ADDITIVE_CAS_LATENCY=Disabled,MEM_ADDR_COMMAND_INPUT_HOLD_TIME=600,MEM_ADDR_COMMAND_INPUT_SETUP_TIME=600,MEM_AUTO_REFRESH_COMMAND_INTERVAL=75.0,MEM_BANK_ADDR_WIDTH=2,MEM_BURST_LENGTH=4,MEM_BURST_ORDERING=Sequential,MEM_CAS_3_MAX_FREQ=200.0,MEM_CAS_4_MAX_FREQ=200.0,MEM_CAS_5_MAX_FREQ=200.0,MEM_CAS_6_MAX_FREQ=200.0,MEM_CAS_LATENCY=3,MEM_CHIP_SELECTS_PER_DIMM=1,MEM_COLUMN_ADDR_WIDTH=10,MEM_DQS_DQ_SKEW=400,MEM_DQS_FALLING_EDGE_HOLD_TIME_FROM_CK=0.2,MEM_DQS_FALLING_EDGE_TO_CK_SETUP_TIME=0.2,MEM_DQS_OUTPUT_ACCESS_TIME_FROM_CK=500,MEM_DQ_DM_INPUT_HOLD_TIME_TO_DQS=400,MEM_DQ_DM_INPUT_SETUP_TIME_TO_DQS=400,MEM_DQ_HOLD_SKEW_FACTOR=450,MEM_DQ_OUTPUT_ACCESS_TIME_FROM_CK=600,MEM_DQ_PER_DQS=8,MEM_DRIVE_DM_PINS_FROM_FPGA=true,MEM_DRIVE_STRENGTH=Normal,MEM_ENABLE_DEVICE_DLL=true,MEM_FIRST_DQS_EDGE_TO_ASSOC_CLOCK_EDGE=0.25,MEM_FORMAT=Discrete Device,MEM_FOUR_WINDOW_TIME=37.5,MEM_IF_ADDR_CMD_PHASE=90,MEM_IF_ADDR_WIDTH=13,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_CLK_PS=10000,MEM_IF_CLK_PS_STR=10000 ps,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=1,MEM_IF_DM_WIDTH=1,MEM_IF_DQSN_EN=0,MEM_IF_DQS_CAPTURE_EN=0,MEM_IF_DQS_WIDTH=1,MEM_IF_DQ_PER_DQS=8,MEM_IF_DWIDTH=8,MEM_IF_MEMTYPE=DDR2,MEM_IF_MR_0=562,MEM_IF_MR_1=1024,MEM_IF_MR_2=0,MEM_IF_MR_3=0,MEM_IF_OCT_EN=0,MEM_IF_PRESET_RLAT=0,MEM_IF_RANKS_PER_SLOT=1,MEM_IF_RDV_PER_CHIP=0,MEM_LOAD_MODE_REGISTER_COMMAND_PERIOD=10.0,MEM_MAX_MEM_FREQ=200.0,MEM_MEM_INIT_TIME_AT_POWER_UP=200.0,MEM_NUM_CHIP_SELECTS=1,MEM_NUM_CLOCK_PAIRS=1,MEM_ODT_SETTING=Disabled,MEM_PRECHARGE_ADDR_BIT=10,MEM_PRECHARGE_COMMAND_PERIOD=15.0,MEM_RAS_TO_RAS_DELAY=7.5,MEM_READ_TO_PRECHARGE_TIME=7.5,MEM_REFRESH_COMMAND_INTERVAL=7.0,MEM_ROW_ADDR_WIDTH=13,MEM_TOTAL_DQ_WIDTH=8,MEM_TWR=2,MEM_VENDOR=JEDEC,MEM_WRITE_RECOVERY_TIME=15.0,MEM_WRITE_TO_READ_PERIOD=2,PHY_ADDR_CMD_CLOCK_PHASE=90,PHY_CALIBRATION_TYPE_FOR_SIMULATION=Quick Calibration,PLL_CLK0_DIVIDE_BY=1,PLL_CLK0_MULTIPLY_BY=1,PLL_CLK0_PHASE_SHIFT_PS=0,PLL_CLK1_DIVIDE_BY=1,PLL_CLK1_MULTIPLY_BY=2,PLL_CLK1_PHASE_SHIFT_PS=0,PLL_CLK2_DIVIDE_BY=1,PLL_CLK2_MULTIPLY_BY=2,PLL_CLK2_PHASE_SHIFT_PS=-2917,PLL_CLK3_DIVIDE_BY=1,PLL_CLK3_MULTIPLY_BY=2,PLL_CLK3_PHASE_SHIFT_PS=0,PLL_CLK4_DIVIDE_BY=1,PLL_CLK4_MULTIPLY_BY=2,PLL_CLK4_PHASE_SHIFT_PS=0,PLL_INCLK0_PERIOD_PS=20000,PLL_INTENDED_DEVICE_FAMILY=Cyclone IV E,PLL_REF_CLK_PERIOD_PS=20000,PLL_STEPS_PER_CYCLE=80,PLL_VCO_PHASE_SHIFT_STEP=125,PRESET_RLAT=0,RANK_HAS_ADDR_SWAP=0,RDIMM_CONFIG_BITS=0,RDP_ADDR_WIDTH=4,REDUCE_SIM_TIME=0,RESYNCHRONISE_AVALON_DBG=0,SCAN_CLK_DIVIDE_BY=2,SEQ_STRING_ID=seq_name,SINGLE_DQS_DELAY_CONTROL_CODE=0,SPEED_GRADE=C8L,SYS_INFO_DEVICE=EP4CE115F29C7,SYS_INFO_DEVICE_FAMILY=Cyclone IV E,TINIT_RST=0,TINIT_TCK=200,WRITE_DESKEW_HC_T10=0,WRITE_DESKEW_HC_T9I=0,WRITE_DESKEW_HC_T9NI=0,WRITE_DESKEW_RANGE=0,WRITE_DESKEW_T10=0,WRITE_DESKEW_T9I=0,WRITE_DESKEW_T9NI=0)(alt_mem_if_civ_ddr2_controller:1.0.0:ALT_MEM_IF_DEVICE_FAMILY=Cyclone IV GX,ALT_MEM_IF_ENABLE_DEBUG_INTERFACE=false,ALT_MEM_IF_ENABLE_LOCAL_CTRL_INTERFACE=false,ALT_MEM_IF_ENABLE_SOFT_RESET_INTERFACE=false,ALT_MEM_IF_MEM_CLK_FREQ=100.0,ALT_MEM_IF_PLL_REFCLK_FREQ=50.0,ALT_MEM_IF_SPEED_GRADE=8L,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=4,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_DEVICE_WIDTH=1,CFG_ENABLE_INTR=0,CFG_ENABLE_NO_DM=0,CFG_GEN_DBE=0,CFG_GEN_SBE=0,CFG_INTERFACE_WIDTH=8,CFG_MASK_CORRDROP_INTR=0,CFG_MASK_DBE_INTR=0,CFG_MASK_SBE_INTR=0,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=3,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=1,CFG_SELF_RFSH_EXIT_CYCLES=200,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TYPE=1,CFG_WRITE_ODT_CHIP=1,CSR_ADDR_WIDTH=16,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTO_POWER_DOWN_CYCLES=0,CTL_COMMAND_QUEUE_LOOK_AHEAD_DEPTH=4,CTL_CSR_ENABLED=0,CTL_DATA_RATE=Full,CTL_ECC_ENABLED=0,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_RMW_ENABLED=0,CTL_ENABLE_AUTO_ECC=false,CTL_ENABLE_AUTO_POWER_DOWN=false,CTL_ENABLE_AUTO_PRECHARGE_CONTROL=false,CTL_ENABLE_AUTO_REFRESH_CONTROLS=false,CTL_ENABLE_CONFIG_STATUS_INTERFACE=false,CTL_ENABLE_ECC_LOGIC=false,CTL_ENABLE_REORDERING=true,CTL_ENABLE_SELF_REFRESH_CONTROLS=false,CTL_LOCAL_MAXIMUM_BURST_COUNT=4,CTL_LOCAL_TO_MEMORY_ADDRESS_MAPPING=CHIP-ROW-BANK-COL,CTL_ODT_ENABLED=0,CTL_OUTPUT_REGD=0,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=0,CTL_REORDERING_STARVATION_LIMIT=10,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,DWIDTH_RATIO=2,EX_DESIGN_GEN_SIM=true,EX_DESIGN_GEN_SYNTH=true,EX_DESIGN_HDL_FORMAT=Verilog,EX_DESIGN_SEL_DESIGN=AltMemPHY Example Design,LOCAL_ADDR_WIDTH=24,LOCAL_BE_WIDTH=2,LOCAL_CS_WIDTH=0,LOCAL_DATA_WIDTH=16,LOCAL_ID_WIDTH=8,LOCAL_IF_DWIDTH_AFTER_ECC=16,LOCAL_IF_TYPE=AVALON,LOCAL_SIZE_WIDTH=3,MAX_LOCAL_DATA_WIDTH=80,MAX_MEM_IF_BANKADDR_WIDTH=3,MAX_MEM_IF_CHIP=4,MAX_MEM_IF_COLADDR_WIDTH=12,MAX_MEM_IF_CS_WIDTH=30,MAX_MEM_IF_DQS_WIDTH=5,MAX_MEM_IF_DQ_WIDTH=40,MAX_MEM_IF_MASK_WIDTH=5,MAX_MEM_IF_ODT_WIDTH=1,MAX_MEM_IF_ROWADDR_WIDTH=16,MEM_ACTIVE_TO_PRECHARGE_TIME=40.0,MEM_ACTIVE_TO_READ_WRITE_TIME=15.0,MEM_ADDITIVE_CAS_LATENCY=Disabled,MEM_ADDR_COMMAND_INPUT_HOLD_TIME=600,MEM_ADDR_COMMAND_INPUT_SETUP_TIME=600,MEM_ADD_LAT=0,MEM_AUTO_PD_CYCLES=0,MEM_AUTO_REFRESH_COMMAND_INTERVAL=75.0,MEM_BANK_ADDR_WIDTH=2,MEM_BURST_LENGTH=4,MEM_BURST_ORDERING=Sequential,MEM_CAS_3_MAX_FREQ=200.0,MEM_CAS_4_MAX_FREQ=200.0,MEM_CAS_5_MAX_FREQ=200.0,MEM_CAS_6_MAX_FREQ=200.0,MEM_CAS_LATENCY=3,MEM_CAS_WR_LAT=5,MEM_CHIP_SELECTS_PER_DIMM=1,MEM_COLUMN_ADDR_WIDTH=10,MEM_DQS_DQ_SKEW=400,MEM_DQS_FALLING_EDGE_HOLD_TIME_FROM_CK=0.2,MEM_DQS_FALLING_EDGE_TO_CK_SETUP_TIME=0.2,MEM_DQS_OUTPUT_ACCESS_TIME_FROM_CK=500,MEM_DQ_DM_INPUT_HOLD_TIME_TO_DQS=400,MEM_DQ_DM_INPUT_SETUP_TIME_TO_DQS=400,MEM_DQ_HOLD_SKEW_FACTOR=450,MEM_DQ_OUTPUT_ACCESS_TIME_FROM_CK=600,MEM_DQ_PER_DQS=8,MEM_DRIVE_DM_PINS_FROM_FPGA=true,MEM_DRIVE_STRENGTH=Normal,MEM_ENABLE_DEVICE_DLL=true,MEM_FIRST_DQS_EDGE_TO_ASSOC_CLOCK_EDGE=0.25,MEM_FORMAT=Discrete Device,MEM_FOUR_WINDOW_TIME=37.5,MEM_IF_ADDR_WIDTH=13,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_CHIP=1,MEM_IF_CKE_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_CLK_PS=10000,MEM_IF_COL_WIDTH=10,MEM_IF_CS_WIDTH=1,MEM_IF_DM_WIDTH=1,MEM_IF_DQS_WIDTH=1,MEM_IF_DWIDTH=8,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_ROW_WIDTH=13,MEM_IF_WR_TO_RD_TURNAROUND_OCT=0,MEM_LOAD_MODE_REGISTER_COMMAND_PERIOD=10.0,MEM_MAX_MEM_FREQ=200.0,MEM_MEM_INIT_TIME_AT_POWER_UP=200.0,MEM_NUM_CHIP_SELECTS=1,MEM_NUM_CLOCK_PAIRS=1,MEM_ODT_SETTING=Disabled,MEM_PRECHARGE_ADDR_BIT=10,MEM_PRECHARGE_COMMAND_PERIOD=15.0,MEM_RAS_TO_RAS_DELAY=7.5,MEM_READ_TO_PRECHARGE_TIME=7.5,MEM_REFRESH_COMMAND_INTERVAL=7.0,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=3,MEM_TFAW=5,MEM_TMRD_CK=10,MEM_TOTAL_DQ_WIDTH=8,MEM_TRAS=4,MEM_TRC=8,MEM_TRCD=2,MEM_TREFI=780,MEM_TRFC=12,MEM_TRP=2,MEM_TRRD=2,MEM_TRTP=2,MEM_TWR=2,MEM_TWTR=2,MEM_VENDOR=JEDEC,MEM_WRITE_RECOVERY_TIME=15.0,MEM_WRITE_TO_READ_PERIOD=2,PHY_ADDR_CMD_CLOCK_PHASE=90,PHY_CALIBRATION_TYPE_FOR_SIMULATION=Quick Calibration,RDBUFFER_ADDR_WIDTH=8,SYS_INFO_DEVICE=EP4CE115F29C7,SYS_INFO_DEVICE_FAMILY=Cyclone IV E,WRBUFFER_ADDR_WIDTH=6)(alt_mem_if_civ_ddr2_status_bridge:1.0.0:ALT_MEM_IF_DEVICE_FAMILY=Cyclone IV GX,ALT_MEM_IF_ENABLE_DEBUG_INTERFACE=false,ALT_MEM_IF_ENABLE_LOCAL_CTRL_INTERFACE=false,ALT_MEM_IF_ENABLE_SOFT_RESET_INTERFACE=false,ALT_MEM_IF_MEM_CLK_FREQ=100.0,ALT_MEM_IF_PLL_REFCLK_FREQ=50.0,ALT_MEM_IF_SPEED_GRADE=8L,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=4,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_DEVICE_WIDTH=1,CFG_ENABLE_INTR=0,CFG_ENABLE_NO_DM=0,CFG_GEN_DBE=0,CFG_GEN_SBE=0,CFG_INTERFACE_WIDTH=8,CFG_MASK_CORRDROP_INTR=0,CFG_MASK_DBE_INTR=0,CFG_MASK_SBE_INTR=0,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=3,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=1,CFG_SELF_RFSH_EXIT_CYCLES=200,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TYPE=1,CFG_WRITE_ODT_CHIP=1,CSR_ADDR_WIDTH=16,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTO_POWER_DOWN_CYCLES=0,CTL_COMMAND_QUEUE_LOOK_AHEAD_DEPTH=4,CTL_CSR_ENABLED=0,CTL_DATA_RATE=Full,CTL_ECC_ENABLED=0,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_RMW_ENABLED=0,CTL_ENABLE_AUTO_ECC=false,CTL_ENABLE_AUTO_POWER_DOWN=false,CTL_ENABLE_AUTO_PRECHARGE_CONTROL=false,CTL_ENABLE_AUTO_REFRESH_CONTROLS=false,CTL_ENABLE_CONFIG_STATUS_INTERFACE=false,CTL_ENABLE_ECC_LOGIC=false,CTL_ENABLE_REORDERING=true,CTL_ENABLE_SELF_REFRESH_CONTROLS=false,CTL_LOCAL_MAXIMUM_BURST_COUNT=4,CTL_LOCAL_TO_MEMORY_ADDRESS_MAPPING=CHIP-ROW-BANK-COL,CTL_ODT_ENABLED=0,CTL_OUTPUT_REGD=0,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=0,CTL_REORDERING_STARVATION_LIMIT=10,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,DWIDTH_RATIO=2,EX_DESIGN_GEN_SIM=true,EX_DESIGN_GEN_SYNTH=true,EX_DESIGN_HDL_FORMAT=Verilog,EX_DESIGN_SEL_DESIGN=AltMemPHY Example Design,LOCAL_ADDR_WIDTH=24,LOCAL_BE_WIDTH=2,LOCAL_CS_WIDTH=0,LOCAL_DATA_WIDTH=16,LOCAL_ID_WIDTH=8,LOCAL_IF_DWIDTH_AFTER_ECC=16,LOCAL_IF_TYPE=AVALON,LOCAL_SIZE_WIDTH=3,MAX_LOCAL_DATA_WIDTH=80,MAX_MEM_IF_BANKADDR_WIDTH=3,MAX_MEM_IF_CHIP=4,MAX_MEM_IF_COLADDR_WIDTH=12,MAX_MEM_IF_CS_WIDTH=30,MAX_MEM_IF_DQS_WIDTH=5,MAX_MEM_IF_DQ_WIDTH=40,MAX_MEM_IF_MASK_WIDTH=5,MAX_MEM_IF_ODT_WIDTH=1,MAX_MEM_IF_ROWADDR_WIDTH=16,MEM_ACTIVE_TO_PRECHARGE_TIME=40.0,MEM_ACTIVE_TO_READ_WRITE_TIME=15.0,MEM_ADDITIVE_CAS_LATENCY=Disabled,MEM_ADDR_COMMAND_INPUT_HOLD_TIME=600,MEM_ADDR_COMMAND_INPUT_SETUP_TIME=600,MEM_ADD_LAT=0,MEM_AUTO_PD_CYCLES=0,MEM_AUTO_REFRESH_COMMAND_INTERVAL=75.0,MEM_BANK_ADDR_WIDTH=2,MEM_BURST_LENGTH=4,MEM_BURST_ORDERING=Sequential,MEM_CAS_3_MAX_FREQ=200.0,MEM_CAS_4_MAX_FREQ=200.0,MEM_CAS_5_MAX_FREQ=200.0,MEM_CAS_6_MAX_FREQ=200.0,MEM_CAS_LATENCY=3,MEM_CAS_WR_LAT=5,MEM_CHIP_SELECTS_PER_DIMM=1,MEM_COLUMN_ADDR_WIDTH=10,MEM_DQS_DQ_SKEW=400,MEM_DQS_FALLING_EDGE_HOLD_TIME_FROM_CK=0.2,MEM_DQS_FALLING_EDGE_TO_CK_SETUP_TIME=0.2,MEM_DQS_OUTPUT_ACCESS_TIME_FROM_CK=500,MEM_DQ_DM_INPUT_HOLD_TIME_TO_DQS=400,MEM_DQ_DM_INPUT_SETUP_TIME_TO_DQS=400,MEM_DQ_HOLD_SKEW_FACTOR=450,MEM_DQ_OUTPUT_ACCESS_TIME_FROM_CK=600,MEM_DQ_PER_DQS=8,MEM_DRIVE_DM_PINS_FROM_FPGA=true,MEM_DRIVE_STRENGTH=Normal,MEM_ENABLE_DEVICE_DLL=true,MEM_FIRST_DQS_EDGE_TO_ASSOC_CLOCK_EDGE=0.25,MEM_FORMAT=Discrete Device,MEM_FOUR_WINDOW_TIME=37.5,MEM_IF_ADDR_WIDTH=13,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_CHIP=1,MEM_IF_CKE_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_CLK_PS=10000,MEM_IF_COL_WIDTH=10,MEM_IF_CS_WIDTH=1,MEM_IF_DM_WIDTH=1,MEM_IF_DQS_WIDTH=1,MEM_IF_DWIDTH=8,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_ROW_WIDTH=13,MEM_IF_WR_TO_RD_TURNAROUND_OCT=0,MEM_LOAD_MODE_REGISTER_COMMAND_PERIOD=10.0,MEM_MAX_MEM_FREQ=200.0,MEM_MEM_INIT_TIME_AT_POWER_UP=200.0,MEM_NUM_CHIP_SELECTS=1,MEM_NUM_CLOCK_PAIRS=1,MEM_ODT_SETTING=Disabled,MEM_PRECHARGE_ADDR_BIT=10,MEM_PRECHARGE_COMMAND_PERIOD=15.0,MEM_RAS_TO_RAS_DELAY=7.5,MEM_READ_TO_PRECHARGE_TIME=7.5,MEM_REFRESH_COMMAND_INTERVAL=7.0,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=3,MEM_TFAW=5,MEM_TMRD_CK=10,MEM_TOTAL_DQ_WIDTH=8,MEM_TRAS=4,MEM_TRC=8,MEM_TRCD=2,MEM_TREFI=780,MEM_TRFC=12,MEM_TRP=2,MEM_TRRD=2,MEM_TRTP=2,MEM_TWR=2,MEM_TWTR=2,MEM_VENDOR=JEDEC,MEM_WRITE_RECOVERY_TIME=15.0,MEM_WRITE_TO_READ_PERIOD=2,PHY_ADDR_CMD_CLOCK_PHASE=90,PHY_CALIBRATION_TYPE_FOR_SIMULATION=Quick Calibration,RDBUFFER_ADDR_WIDTH=8,SYS_INFO_DEVICE=EP4CE115F29C7,SYS_INFO_DEVICE_FAMILY=Cyclone IV E,WRBUFFER_ADDR_WIDTH=6)(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:22.1:)(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:22.1:)(reset:22.1:)(reset:22.1:)(clock:22.1:))(altera_avalon_mm_traffic_generator:22.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone IV E,DEVICE_FAMILY_PARAM=,DISABLE_CHILD_MESSAGING=false,DRIVER_SIGNATURE=1431634141,ENABLE_CTRL_AVALON_INTERFACE=false,ENABLE_EMIT_BFM_MASTER=false,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEIVE,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Cyclone IV E,TG_AVL_ADDR_WIDTH=24,TG_AVL_ADDR_WIDTH_IN=24,TG_AVL_BE_WIDTH=2,TG_AVL_DATA_WIDTH=16,TG_AVL_DATA_WIDTH_IN=16,TG_AVL_MAX_SIZE=4,TG_AVL_NUM_SYMBOLS=2,TG_AVL_SIZE_WIDTH=3,TG_AVL_SYMBOL_WIDTH=8,TG_AVL_WORD_ADDR_WIDTH=24,TG_BLOCK_RW_BLOCK_SIZE=8,TG_BLOCK_RW_RAND_ADDR_COUNT=8,TG_BLOCK_RW_RAND_SEQ_ADDR_COUNT=8,TG_BLOCK_RW_SEQ_ADDR_COUNT=8,TG_BURST_BEGIN=true,TG_BURST_ON_BURST_BOUNDARY=false,TG_BYTE_ENABLE=true,TG_DO_NOT_CROSS_4KB_BOUNDARY=false,TG_ENABLE_DRIVER_CSR_MASTER=false,TG_ENABLE_READ_COMPARE=true,TG_ENABLE_UNIX_ID=false,TG_GEN_BYTE_ADDR=false,TG_MAX_READ_LATENCY=20,TG_NUM_DRIVER_LOOP=1,TG_PNF_ENABLE=true,TG_POWER_OF_TWO_BURSTS_ONLY=false,TG_POWER_OF_TWO_BUS=true,TG_RANDOM_BYTE_ENABLE=true,TG_RAND_ADDR_GEN_MAX_BURSTCOUNT=4,TG_RAND_ADDR_GEN_MIN_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_MAX_BURSTCOUNT=4,TG_RAND_SEQ_ADDR_GEN_MIN_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_RAND_ADDR_PERCENT=50,TG_SEQ_ADDR_GEN_MAX_BURSTCOUNT=4,TG_SEQ_ADDR_GEN_MIN_BURSTCOUNT=1,TG_SINGLE_RW_RAND_ADDR_COUNT=32,TG_SINGLE_RW_RAND_SEQ_ADDR_COUNT=32,TG_SINGLE_RW_SEQ_ADDR_COUNT=32,TG_SOPC_COMPAT_RESET=false,TG_TEMPLATE_STAGE_COUNT=4,TG_TIMEOUT_COUNTER_WIDTH=32,TG_TWO_AVL_INTERFACES=false,TG_USE_LITE_DRIVER=false,TG_USE_UNIX_ID=0(altera_avalon_mm_traffic_generator_core:22.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone IV E,DEVICE_FAMILY_PARAM=,DISABLE_CHILD_MESSAGING=false,DRIVER_SIGNATURE=1431634141,ENABLE_CTRL_AVALON_INTERFACE=false,ENABLE_EMIT_BFM_MASTER=false,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEIVE,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Cyclone IV E,TG_AVL_ADDR_WIDTH=24,TG_AVL_ADDR_WIDTH_IN=24,TG_AVL_BE_WIDTH=2,TG_AVL_DATA_WIDTH=16,TG_AVL_DATA_WIDTH_IN=16,TG_AVL_MAX_SIZE=4,TG_AVL_NUM_SYMBOLS=2,TG_AVL_SIZE_WIDTH=3,TG_AVL_SYMBOL_WIDTH=8,TG_AVL_WORD_ADDR_WIDTH=24,TG_BLOCK_RW_BLOCK_SIZE=8,TG_BLOCK_RW_RAND_ADDR_COUNT=8,TG_BLOCK_RW_RAND_SEQ_ADDR_COUNT=8,TG_BLOCK_RW_SEQ_ADDR_COUNT=8,TG_BURST_BEGIN=true,TG_BURST_ON_BURST_BOUNDARY=false,TG_BYTE_ENABLE=true,TG_DO_NOT_CROSS_4KB_BOUNDARY=false,TG_ENABLE_DRIVER_CSR_MASTER=false,TG_ENABLE_READ_COMPARE=true,TG_ENABLE_UNIX_ID=false,TG_GEN_BYTE_ADDR=false,TG_MAX_READ_LATENCY=20,TG_NUM_DRIVER_LOOP=1,TG_PNF_ENABLE=true,TG_POWER_OF_TWO_BURSTS_ONLY=false,TG_POWER_OF_TWO_BUS=true,TG_RANDOM_BYTE_ENABLE=true,TG_RAND_ADDR_GEN_MAX_BURSTCOUNT=4,TG_RAND_ADDR_GEN_MIN_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_MAX_BURSTCOUNT=4,TG_RAND_SEQ_ADDR_GEN_MIN_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_RAND_ADDR_PERCENT=50,TG_SEQ_ADDR_GEN_MAX_BURSTCOUNT=4,TG_SEQ_ADDR_GEN_MIN_BURSTCOUNT=1,TG_SINGLE_RW_RAND_ADDR_COUNT=32,TG_SINGLE_RW_RAND_SEQ_ADDR_COUNT=32,TG_SINGLE_RW_SEQ_ADDR_COUNT=32,TG_SOPC_COMPAT_RESET=false,TG_TEMPLATE_STAGE_COUNT=4,TG_TIMEOUT_COUNTER_WIDTH=32,TG_TWO_AVL_INTERFACES=false,TG_USE_LITE_DRIVER=false,TG_USE_UNIX_ID=0)(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(clock:22.1:)(reset:22.1:))(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(clock:22.1:)(clock:22.1:)(clock:22.1:)(reset:22.1:)(reset:22.1:)(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="ed_synth:.:ed_synth"
   kind="alt_mem_if_civ_ddr2_tg_ed"
   version="1.0.0"
   name="ed_synth_ed_synth">
  <parameter name="MEM_DQS_DQ_SKEW" value="400" />
  <parameter name="ALT_MEM_IF_SPEED_GRADE" value="8L" />
  <parameter name="EX_DESIGN_GEN_SIM" value="true" />
  <parameter name="CTL_LOCAL_MAXIMUM_BURST_COUNT" value="4" />
  <parameter name="MEM_ACTIVE_TO_PRECHARGE_TIME" value="40.0" />
  <parameter name="PHY_ADDR_CMD_CLOCK_PHASE" value="90" />
  <parameter name="MEM_DQS_FALLING_EDGE_TO_CK_SETUP_TIME" value="0.2" />
  <parameter name="MEM_DQ_HOLD_SKEW_FACTOR" value="450" />
  <parameter name="MEM_DRIVE_DM_PINS_FROM_FPGA" value="true" />
  <parameter name="CTL_ENABLE_AUTO_ECC" value="false" />
  <parameter name="MEM_CHIP_SELECTS_PER_DIMM" value="1" />
  <parameter name="MEM_REFRESH_COMMAND_INTERVAL" value="7.0" />
  <parameter name="MEM_CAS_4_MAX_FREQ" value="200.0" />
  <parameter name="PHY_CALIBRATION_TYPE_FOR_SIMULATION" value="Quick Calibration" />
  <parameter name="MEM_TOTAL_DQ_WIDTH" value="8" />
  <parameter name="MEM_AUTO_REFRESH_COMMAND_INTERVAL" value="75.0" />
  <parameter name="MEM_BURST_ORDERING" value="Sequential" />
  <parameter name="MEM_MEM_INIT_TIME_AT_POWER_UP" value="200.0" />
  <parameter name="MEM_RAS_TO_RAS_DELAY" value="7.5" />
  <parameter name="MEM_READ_TO_PRECHARGE_TIME" value="7.5" />
  <parameter name="MEM_DQS_OUTPUT_ACCESS_TIME_FROM_CK" value="500" />
  <parameter name="MEM_ADDR_COMMAND_INPUT_HOLD_TIME" value="600" />
  <parameter name="ALT_MEM_IF_PLL_REFCLK_FREQ" value="50.0" />
  <parameter name="MEM_MAX_MEM_FREQ" value="200.0" />
  <parameter name="CTL_ENABLE_AUTO_POWER_DOWN" value="false" />
  <parameter name="MEM_CAS_LATENCY" value="3" />
  <parameter name="SYS_INFO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="CTL_ENABLE_AUTO_REFRESH_CONTROLS" value="false" />
  <parameter name="MEM_NUM_CLOCK_PAIRS" value="1" />
  <parameter name="MEM_WRITE_TO_READ_PERIOD" value="2" />
  <parameter name="MEM_DRIVE_STRENGTH" value="Normal" />
  <parameter name="CTL_ENABLE_REORDERING" value="true" />
  <parameter name="MEM_DQS_FALLING_EDGE_HOLD_TIME_FROM_CK" value="0.2" />
  <parameter name="MEM_FOUR_WINDOW_TIME" value="37.5" />
  <parameter name="EX_DESIGN_GEN_SYNTH" value="true" />
  <parameter name="MEM_LOAD_MODE_REGISTER_COMMAND_PERIOD" value="10.0" />
  <parameter name="MEM_ADDR_COMMAND_INPUT_SETUP_TIME" value="600" />
  <parameter name="MEM_COLUMN_ADDR_WIDTH" value="10" />
  <parameter name="MEM_CAS_6_MAX_FREQ" value="200.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="MEM_CAS_3_MAX_FREQ" value="200.0" />
  <parameter name="CTL_COMMAND_QUEUE_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="13" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DQ_DM_INPUT_HOLD_TIME_TO_DQS" value="400" />
  <parameter name="EX_DESIGN_HDL_FORMAT" value="Verilog" />
  <parameter name="ALT_MEM_IF_MEM_CLK_FREQ" value="100.0" />
  <parameter name="ALT_MEM_IF_ENABLE_LOCAL_CTRL_INTERFACE" value="false" />
  <parameter name="MEM_ENABLE_DEVICE_DLL" value="true" />
  <parameter name="MEM_ODT_SETTING" value="Disabled" />
  <parameter name="MEM_WRITE_RECOVERY_TIME" value="15.0" />
  <parameter name="CTL_LOCAL_TO_MEMORY_ADDRESS_MAPPING" value="CHIP-ROW-BANK-COL" />
  <parameter name="MEM_PRECHARGE_COMMAND_PERIOD" value="15.0" />
  <parameter name="MEM_DQ_OUTPUT_ACCESS_TIME_FROM_CK" value="600" />
  <parameter name="ALT_MEM_IF_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="MEM_BANK_ADDR_WIDTH" value="2" />
  <parameter name="ALT_MEM_IF_ENABLE_SOFT_RESET_INTERFACE" value="false" />
  <parameter name="MEM_PRECHARGE_ADDR_BIT" value="10" />
  <parameter name="MEM_DQ_DM_INPUT_SETUP_TIME_TO_DQS" value="400" />
  <parameter name="MEM_ADDITIVE_CAS_LATENCY" value="Disabled" />
  <parameter name="MEM_FORMAT" value="Discrete Device" />
  <parameter name="MEM_ACTIVE_TO_READ_WRITE_TIME" value="15.0" />
  <parameter name="CTL_AUTO_POWER_DOWN_CYCLES" value="0" />
  <parameter name="MEM_NUM_CHIP_SELECTS" value="1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="ALT_MEM_IF_ENABLE_DEBUG_INTERFACE" value="false" />
  <parameter name="CTL_ENABLE_CONFIG_STATUS_INTERFACE" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="4" />
  <parameter name="CTL_REORDERING_STARVATION_LIMIT" value="10" />
  <parameter name="MEM_VENDOR" value="JEDEC" />
  <parameter name="EX_DESIGN_SEL_DESIGN" value="AltMemPHY Example Design" />
  <parameter name="CTL_ENABLE_SELF_REFRESH_CONTROLS" value="false" />
  <parameter name="CTL_DATA_RATE" value="Full" />
  <parameter name="CTL_ENABLE_AUTO_PRECHARGE_CONTROL" value="false" />
  <parameter name="MEM_CAS_5_MAX_FREQ" value="200.0" />
  <parameter name="CTL_ENABLE_ECC_LOGIC" value="false" />
  <parameter name="MEM_FIRST_DQS_EDGE_TO_ASSOC_CLOCK_EDGE" value="0.25" />
  <generatedFiles>
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/ed_synth_ed_synth.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/ed_synth_ed_synth_emif.v"
       type="VERILOG" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/memphy_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/sdc_params.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/ed_synth_ed_synth_emif_phy.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_ac.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_clk_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_defines.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_delay.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_dp_io.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_dqs_offset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_mimic.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_mimic_debug.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_mux.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_pll.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_postamble.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_rdata_valid.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_read_dp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_read_dp_group.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_reset_pipe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_seq_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_write_dp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_write_dp_fr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_constants_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_record_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_regs_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_addr_cmd_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_iram_addr_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_admin.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_dgrb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_dgwb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_iram_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_iram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_mmi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_seq.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/memphy_pins.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/memphy_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/memphy_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/memphy_timing.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/ed_synth_ed_synth_emif_ctl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_buffer_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_burst_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_burst_tracking.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_cmd_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_controller_st_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_dataid_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_define.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_input_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_list.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_rank_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_rdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_sideband.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_tbp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_timing_param.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_wdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/ed_synth_ed_synth_emif_status_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/ed_synth_ed_synth_tg.v"
       type="VERILOG" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/driver_definitions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/burst_boundary_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/lfsr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/lfsr_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/rand_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/rand_burstcount_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/rand_num_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/rand_seq_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/scfifo_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/seq_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/template_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/template_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/driver_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/fpga/ip/altera/alt_mem_if/alt_mem_if_example_designs/alt_mem_if_civ_ddr2_tg_ed/alt_mem_if_civ_ddr2_tg_ed_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/fpga/ip/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_civ_ddr2_emif/alt_mem_if_civ_ddr2_emif_hw.tcl" />
   <file
       path="D:/fpga/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_civ_ddr2_phy/alt_mem_if_civ_ddr2_phy_hw.tcl" />
   <file
       path="D:/fpga/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_civ_ddr2_controller/alt_mem_if_civ_ddr2_controller_hw.tcl" />
   <file
       path="D:/fpga/ip/altera/alt_mem_if/bridges/alt_mem_if_civ_ddr2_status_bridge/alt_mem_if_civ_ddr2_status_bridge_hw.tcl" />
   <file
       path="D:/fpga/ip/altera/alt_mem_if/altera_avalon_mm_traffic_generator/top/altera_avalon_mm_traffic_generator_hw.tcl" />
   <file
       path="D:/fpga/ip/altera/alt_mem_if/altera_avalon_mm_traffic_generator/altera_avalon_mm_traffic_generator_core/altera_avalon_mm_traffic_generator_core_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ed_synth" as="ed_synth" />
  <messages>
   <message level="Debug" culprit="ed_synth">queue size: 0 starting:alt_mem_if_civ_ddr2_tg_ed "submodules/ed_synth_ed_synth"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="ed_synth"><![CDATA["<b>ed_synth</b>" reuses <b>alt_mem_if_civ_ddr2_emif</b> "<b>submodules/ed_synth_ed_synth_emif</b>"]]></message>
   <message level="Debug" culprit="ed_synth"><![CDATA["<b>ed_synth</b>" reuses <b>altera_avalon_mm_traffic_generator</b> "<b>submodules/ed_synth_ed_synth_tg</b>"]]></message>
   <message level="Info" culprit="ed_synth"><![CDATA["<b>ed_synth</b>" instantiated <b>alt_mem_if_civ_ddr2_tg_ed</b> "<b>ed_synth</b>"]]></message>
   <message level="Debug" culprit="ed_synth">queue size: 1 starting:alt_mem_if_civ_ddr2_emif "submodules/ed_synth_ed_synth_emif"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="emif"><![CDATA["<b>emif</b>" reuses <b>alt_mem_if_civ_ddr2_phy</b> "<b>submodules/ed_synth_ed_synth_emif_phy</b>"]]></message>
   <message level="Debug" culprit="emif"><![CDATA["<b>emif</b>" reuses <b>alt_mem_if_civ_ddr2_controller</b> "<b>submodules/ed_synth_ed_synth_emif_ctl</b>"]]></message>
   <message level="Debug" culprit="emif"><![CDATA["<b>emif</b>" reuses <b>alt_mem_if_civ_ddr2_status_bridge</b> "<b>submodules/ed_synth_ed_synth_emif_status_bridge</b>"]]></message>
   <message level="Info" culprit="emif"><![CDATA["<b>ed_synth</b>" instantiated <b>alt_mem_if_civ_ddr2_emif</b> "<b>emif</b>"]]></message>
   <message level="Debug" culprit="ed_synth">queue size: 3 starting:alt_mem_if_civ_ddr2_phy "submodules/ed_synth_ed_synth_emif_phy"</message>
   <message level="Info" culprit="phy"><![CDATA["<b>emif</b>" instantiated <b>alt_mem_if_civ_ddr2_phy</b> "<b>phy</b>"]]></message>
   <message level="Debug" culprit="ed_synth">queue size: 2 starting:alt_mem_if_civ_ddr2_controller "submodules/ed_synth_ed_synth_emif_ctl"</message>
   <message level="Info" culprit="ctl"><![CDATA["<b>emif</b>" instantiated <b>alt_mem_if_civ_ddr2_controller</b> "<b>ctl</b>"]]></message>
   <message level="Debug" culprit="ed_synth">queue size: 1 starting:alt_mem_if_civ_ddr2_status_bridge "submodules/ed_synth_ed_synth_emif_status_bridge"</message>
   <message level="Info" culprit="status_bridge"><![CDATA["<b>emif</b>" instantiated <b>alt_mem_if_civ_ddr2_status_bridge</b> "<b>status_bridge</b>"]]></message>
   <message level="Debug" culprit="ed_synth">queue size: 3 starting:altera_avalon_mm_traffic_generator "submodules/ed_synth_ed_synth_tg"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>2</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="tg"><![CDATA["<b>tg</b>" reuses <b>altera_avalon_mm_traffic_generator_core</b> "<b>submodules/driver_avl_use_be_avl_use_burstbegin</b>"]]></message>
   <message level="Info" culprit="tg"><![CDATA["<b>ed_synth</b>" instantiated <b>altera_avalon_mm_traffic_generator</b> "<b>tg</b>"]]></message>
   <message level="Debug" culprit="ed_synth">queue size: 0 starting:altera_avalon_mm_traffic_generator_core "submodules/driver_avl_use_be_avl_use_burstbegin"</message>
   <message level="Info" culprit="traffic_generator_0"><![CDATA["<b>tg</b>" instantiated <b>altera_avalon_mm_traffic_generator_core</b> "<b>traffic_generator_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_mem_if_civ_ddr2_emif:1.0.0:ALT_MEM_IF_DEVICE_FAMILY=Cyclone IV GX,ALT_MEM_IF_ENABLE_DEBUG_INTERFACE=false,ALT_MEM_IF_ENABLE_LOCAL_CTRL_INTERFACE=false,ALT_MEM_IF_ENABLE_SOFT_RESET_INTERFACE=false,ALT_MEM_IF_MEM_CLK_FREQ=100.0,ALT_MEM_IF_PLL_REFCLK_FREQ=50.0,ALT_MEM_IF_SPEED_GRADE=8L,AUTO_DEVICE_SPEEDGRADE=7,CTL_AUTO_POWER_DOWN_CYCLES=0,CTL_COMMAND_QUEUE_LOOK_AHEAD_DEPTH=4,CTL_DATA_RATE=Full,CTL_ENABLE_AUTO_ECC=false,CTL_ENABLE_AUTO_POWER_DOWN=false,CTL_ENABLE_AUTO_PRECHARGE_CONTROL=false,CTL_ENABLE_AUTO_REFRESH_CONTROLS=false,CTL_ENABLE_CONFIG_STATUS_INTERFACE=false,CTL_ENABLE_ECC_LOGIC=false,CTL_ENABLE_REORDERING=true,CTL_ENABLE_SELF_REFRESH_CONTROLS=false,CTL_LOCAL_MAXIMUM_BURST_COUNT=4,CTL_LOCAL_TO_MEMORY_ADDRESS_MAPPING=CHIP-ROW-BANK-COL,CTL_REORDERING_STARVATION_LIMIT=10,EX_DESIGN_GEN_SIM=true,EX_DESIGN_GEN_SYNTH=true,EX_DESIGN_HDL_FORMAT=Verilog,EX_DESIGN_SEL_DESIGN=AltMemPHY Example Design,MEM_ACTIVE_TO_PRECHARGE_TIME=40.0,MEM_ACTIVE_TO_READ_WRITE_TIME=15.0,MEM_ADDITIVE_CAS_LATENCY=Disabled,MEM_ADDR_COMMAND_INPUT_HOLD_TIME=600,MEM_ADDR_COMMAND_INPUT_SETUP_TIME=600,MEM_AUTO_REFRESH_COMMAND_INTERVAL=75.0,MEM_BANK_ADDR_WIDTH=2,MEM_BURST_LENGTH=4,MEM_BURST_ORDERING=Sequential,MEM_CAS_3_MAX_FREQ=200.0,MEM_CAS_4_MAX_FREQ=200.0,MEM_CAS_5_MAX_FREQ=200.0,MEM_CAS_6_MAX_FREQ=200.0,MEM_CAS_LATENCY=3,MEM_CHIP_SELECTS_PER_DIMM=1,MEM_COLUMN_ADDR_WIDTH=10,MEM_DQS_DQ_SKEW=400,MEM_DQS_FALLING_EDGE_HOLD_TIME_FROM_CK=0.2,MEM_DQS_FALLING_EDGE_TO_CK_SETUP_TIME=0.2,MEM_DQS_OUTPUT_ACCESS_TIME_FROM_CK=500,MEM_DQ_DM_INPUT_HOLD_TIME_TO_DQS=400,MEM_DQ_DM_INPUT_SETUP_TIME_TO_DQS=400,MEM_DQ_HOLD_SKEW_FACTOR=450,MEM_DQ_OUTPUT_ACCESS_TIME_FROM_CK=600,MEM_DQ_PER_DQS=8,MEM_DRIVE_DM_PINS_FROM_FPGA=true,MEM_DRIVE_STRENGTH=Normal,MEM_ENABLE_DEVICE_DLL=true,MEM_FIRST_DQS_EDGE_TO_ASSOC_CLOCK_EDGE=0.25,MEM_FORMAT=Discrete Device,MEM_FOUR_WINDOW_TIME=37.5,MEM_LOAD_MODE_REGISTER_COMMAND_PERIOD=10.0,MEM_MAX_MEM_FREQ=200.0,MEM_MEM_INIT_TIME_AT_POWER_UP=200.0,MEM_NUM_CHIP_SELECTS=1,MEM_NUM_CLOCK_PAIRS=1,MEM_ODT_SETTING=Disabled,MEM_PRECHARGE_ADDR_BIT=10,MEM_PRECHARGE_COMMAND_PERIOD=15.0,MEM_RAS_TO_RAS_DELAY=7.5,MEM_READ_TO_PRECHARGE_TIME=7.5,MEM_REFRESH_COMMAND_INTERVAL=7.0,MEM_ROW_ADDR_WIDTH=13,MEM_TOTAL_DQ_WIDTH=8,MEM_VENDOR=JEDEC,MEM_WRITE_RECOVERY_TIME=15.0,MEM_WRITE_TO_READ_PERIOD=2,PHY_ADDR_CMD_CLOCK_PHASE=90,PHY_CALIBRATION_TYPE_FOR_SIMULATION=Quick Calibration,SYS_INFO_DEVICE=EP4CE115F29C7,SYS_INFO_DEVICE_FAMILY=Cyclone IV E(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(alt_mem_if_civ_ddr2_phy:1.0.0:ADV_LAT_WIDTH=5,ALT_MEM_IF_DEVICE_FAMILY=Cyclone IV GX,ALT_MEM_IF_ENABLE_DEBUG_INTERFACE=false,ALT_MEM_IF_ENABLE_LOCAL_CTRL_INTERFACE=false,ALT_MEM_IF_ENABLE_SOFT_RESET_INTERFACE=false,ALT_MEM_IF_MEM_CLK_FREQ=100.0,ALT_MEM_IF_PLL_REFCLK_FREQ=50.0,ALT_MEM_IF_SPEED_GRADE=8L,CAPABILITIES=2048,CAPTURE_PHASE_OFFSET=0,CHIP_OR_DIMM=Discrete Device,CLOCK_INDEX_WIDTH=3,CTL_AUTO_POWER_DOWN_CYCLES=0,CTL_COMMAND_QUEUE_LOOK_AHEAD_DEPTH=4,CTL_DATA_RATE=Full,CTL_ENABLE_AUTO_ECC=false,CTL_ENABLE_AUTO_POWER_DOWN=false,CTL_ENABLE_AUTO_PRECHARGE_CONTROL=false,CTL_ENABLE_AUTO_REFRESH_CONTROLS=false,CTL_ENABLE_CONFIG_STATUS_INTERFACE=false,CTL_ENABLE_ECC_LOGIC=false,CTL_ENABLE_REORDERING=true,CTL_ENABLE_SELF_REFRESH_CONTROLS=false,CTL_LOCAL_MAXIMUM_BURST_COUNT=4,CTL_LOCAL_TO_MEMORY_ADDRESS_MAPPING=CHIP-ROW-BANK-COL,CTL_REORDERING_STARVATION_LIMIT=10,DBG_A_WIDTH=13,DLL_DELAY_BUFFER_MODE=LOW,DLL_DELAY_CHAIN_LENGTH=12,DLL_EXPORT_IMPORT=EXPORT,DQS_DELAY_CTL_WIDTH=6,DQS_OUT_MODE=DELAY_CHAIN2,DQS_OUT_MODE_INT=2,DQS_PHASE=6000,DQS_PHASE_SETTING=2,DWIDTH_RATIO=2,EX_DESIGN_GEN_SIM=true,EX_DESIGN_GEN_SYNTH=true,EX_DESIGN_HDL_FORMAT=Verilog,EX_DESIGN_SEL_DESIGN=AltMemPHY Example Design,FAMILY=Cyclone IV E,FAMILYGROUP_ID=2,FORCE_HC=0,GENERATE_ADDITIONAL_DBG_RTL=0,IOE_DELAYS_PER_PHS=5,IOE_PHASES_PER_TCK=12,IP_BUILDNUM=0,LEVELLING=0,LOCAL_IF_CLK_MHZ=100.0,LOCAL_IF_CLK_PERIOD_PS=10000,MEM_ACTIVE_TO_PRECHARGE_TIME=40.0,MEM_ACTIVE_TO_READ_WRITE_TIME=15.0,MEM_ADDITIVE_CAS_LATENCY=Disabled,MEM_ADDR_COMMAND_INPUT_HOLD_TIME=600,MEM_ADDR_COMMAND_INPUT_SETUP_TIME=600,MEM_AUTO_REFRESH_COMMAND_INTERVAL=75.0,MEM_BANK_ADDR_WIDTH=2,MEM_BURST_LENGTH=4,MEM_BURST_ORDERING=Sequential,MEM_CAS_3_MAX_FREQ=200.0,MEM_CAS_4_MAX_FREQ=200.0,MEM_CAS_5_MAX_FREQ=200.0,MEM_CAS_6_MAX_FREQ=200.0,MEM_CAS_LATENCY=3,MEM_CHIP_SELECTS_PER_DIMM=1,MEM_COLUMN_ADDR_WIDTH=10,MEM_DQS_DQ_SKEW=400,MEM_DQS_FALLING_EDGE_HOLD_TIME_FROM_CK=0.2,MEM_DQS_FALLING_EDGE_TO_CK_SETUP_TIME=0.2,MEM_DQS_OUTPUT_ACCESS_TIME_FROM_CK=500,MEM_DQ_DM_INPUT_HOLD_TIME_TO_DQS=400,MEM_DQ_DM_INPUT_SETUP_TIME_TO_DQS=400,MEM_DQ_HOLD_SKEW_FACTOR=450,MEM_DQ_OUTPUT_ACCESS_TIME_FROM_CK=600,MEM_DQ_PER_DQS=8,MEM_DRIVE_DM_PINS_FROM_FPGA=true,MEM_DRIVE_STRENGTH=Normal,MEM_ENABLE_DEVICE_DLL=true,MEM_FIRST_DQS_EDGE_TO_ASSOC_CLOCK_EDGE=0.25,MEM_FORMAT=Discrete Device,MEM_FOUR_WINDOW_TIME=37.5,MEM_IF_ADDR_CMD_PHASE=90,MEM_IF_ADDR_WIDTH=13,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_CLK_PS=10000,MEM_IF_CLK_PS_STR=10000 ps,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=1,MEM_IF_DM_WIDTH=1,MEM_IF_DQSN_EN=0,MEM_IF_DQS_CAPTURE_EN=0,MEM_IF_DQS_WIDTH=1,MEM_IF_DQ_PER_DQS=8,MEM_IF_DWIDTH=8,MEM_IF_MEMTYPE=DDR2,MEM_IF_MR_0=562,MEM_IF_MR_1=1024,MEM_IF_MR_2=0,MEM_IF_MR_3=0,MEM_IF_OCT_EN=0,MEM_IF_PRESET_RLAT=0,MEM_IF_RANKS_PER_SLOT=1,MEM_IF_RDV_PER_CHIP=0,MEM_LOAD_MODE_REGISTER_COMMAND_PERIOD=10.0,MEM_MAX_MEM_FREQ=200.0,MEM_MEM_INIT_TIME_AT_POWER_UP=200.0,MEM_NUM_CHIP_SELECTS=1,MEM_NUM_CLOCK_PAIRS=1,MEM_ODT_SETTING=Disabled,MEM_PRECHARGE_ADDR_BIT=10,MEM_PRECHARGE_COMMAND_PERIOD=15.0,MEM_RAS_TO_RAS_DELAY=7.5,MEM_READ_TO_PRECHARGE_TIME=7.5,MEM_REFRESH_COMMAND_INTERVAL=7.0,MEM_ROW_ADDR_WIDTH=13,MEM_TOTAL_DQ_WIDTH=8,MEM_TWR=2,MEM_VENDOR=JEDEC,MEM_WRITE_RECOVERY_TIME=15.0,MEM_WRITE_TO_READ_PERIOD=2,PHY_ADDR_CMD_CLOCK_PHASE=90,PHY_CALIBRATION_TYPE_FOR_SIMULATION=Quick Calibration,PLL_CLK0_DIVIDE_BY=1,PLL_CLK0_MULTIPLY_BY=1,PLL_CLK0_PHASE_SHIFT_PS=0,PLL_CLK1_DIVIDE_BY=1,PLL_CLK1_MULTIPLY_BY=2,PLL_CLK1_PHASE_SHIFT_PS=0,PLL_CLK2_DIVIDE_BY=1,PLL_CLK2_MULTIPLY_BY=2,PLL_CLK2_PHASE_SHIFT_PS=-2917,PLL_CLK3_DIVIDE_BY=1,PLL_CLK3_MULTIPLY_BY=2,PLL_CLK3_PHASE_SHIFT_PS=0,PLL_CLK4_DIVIDE_BY=1,PLL_CLK4_MULTIPLY_BY=2,PLL_CLK4_PHASE_SHIFT_PS=0,PLL_INCLK0_PERIOD_PS=20000,PLL_INTENDED_DEVICE_FAMILY=Cyclone IV E,PLL_REF_CLK_PERIOD_PS=20000,PLL_STEPS_PER_CYCLE=80,PLL_VCO_PHASE_SHIFT_STEP=125,PRESET_RLAT=0,RANK_HAS_ADDR_SWAP=0,RDIMM_CONFIG_BITS=0,RDP_ADDR_WIDTH=4,REDUCE_SIM_TIME=0,RESYNCHRONISE_AVALON_DBG=0,SCAN_CLK_DIVIDE_BY=2,SEQ_STRING_ID=seq_name,SINGLE_DQS_DELAY_CONTROL_CODE=0,SPEED_GRADE=C8L,SYS_INFO_DEVICE=EP4CE115F29C7,SYS_INFO_DEVICE_FAMILY=Cyclone IV E,TINIT_RST=0,TINIT_TCK=200,WRITE_DESKEW_HC_T10=0,WRITE_DESKEW_HC_T9I=0,WRITE_DESKEW_HC_T9NI=0,WRITE_DESKEW_RANGE=0,WRITE_DESKEW_T10=0,WRITE_DESKEW_T9I=0,WRITE_DESKEW_T9NI=0)(alt_mem_if_civ_ddr2_controller:1.0.0:ALT_MEM_IF_DEVICE_FAMILY=Cyclone IV GX,ALT_MEM_IF_ENABLE_DEBUG_INTERFACE=false,ALT_MEM_IF_ENABLE_LOCAL_CTRL_INTERFACE=false,ALT_MEM_IF_ENABLE_SOFT_RESET_INTERFACE=false,ALT_MEM_IF_MEM_CLK_FREQ=100.0,ALT_MEM_IF_PLL_REFCLK_FREQ=50.0,ALT_MEM_IF_SPEED_GRADE=8L,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=4,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_DEVICE_WIDTH=1,CFG_ENABLE_INTR=0,CFG_ENABLE_NO_DM=0,CFG_GEN_DBE=0,CFG_GEN_SBE=0,CFG_INTERFACE_WIDTH=8,CFG_MASK_CORRDROP_INTR=0,CFG_MASK_DBE_INTR=0,CFG_MASK_SBE_INTR=0,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=3,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=1,CFG_SELF_RFSH_EXIT_CYCLES=200,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TYPE=1,CFG_WRITE_ODT_CHIP=1,CSR_ADDR_WIDTH=16,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTO_POWER_DOWN_CYCLES=0,CTL_COMMAND_QUEUE_LOOK_AHEAD_DEPTH=4,CTL_CSR_ENABLED=0,CTL_DATA_RATE=Full,CTL_ECC_ENABLED=0,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_RMW_ENABLED=0,CTL_ENABLE_AUTO_ECC=false,CTL_ENABLE_AUTO_POWER_DOWN=false,CTL_ENABLE_AUTO_PRECHARGE_CONTROL=false,CTL_ENABLE_AUTO_REFRESH_CONTROLS=false,CTL_ENABLE_CONFIG_STATUS_INTERFACE=false,CTL_ENABLE_ECC_LOGIC=false,CTL_ENABLE_REORDERING=true,CTL_ENABLE_SELF_REFRESH_CONTROLS=false,CTL_LOCAL_MAXIMUM_BURST_COUNT=4,CTL_LOCAL_TO_MEMORY_ADDRESS_MAPPING=CHIP-ROW-BANK-COL,CTL_ODT_ENABLED=0,CTL_OUTPUT_REGD=0,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=0,CTL_REORDERING_STARVATION_LIMIT=10,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,DWIDTH_RATIO=2,EX_DESIGN_GEN_SIM=true,EX_DESIGN_GEN_SYNTH=true,EX_DESIGN_HDL_FORMAT=Verilog,EX_DESIGN_SEL_DESIGN=AltMemPHY Example Design,LOCAL_ADDR_WIDTH=24,LOCAL_BE_WIDTH=2,LOCAL_CS_WIDTH=0,LOCAL_DATA_WIDTH=16,LOCAL_ID_WIDTH=8,LOCAL_IF_DWIDTH_AFTER_ECC=16,LOCAL_IF_TYPE=AVALON,LOCAL_SIZE_WIDTH=3,MAX_LOCAL_DATA_WIDTH=80,MAX_MEM_IF_BANKADDR_WIDTH=3,MAX_MEM_IF_CHIP=4,MAX_MEM_IF_COLADDR_WIDTH=12,MAX_MEM_IF_CS_WIDTH=30,MAX_MEM_IF_DQS_WIDTH=5,MAX_MEM_IF_DQ_WIDTH=40,MAX_MEM_IF_MASK_WIDTH=5,MAX_MEM_IF_ODT_WIDTH=1,MAX_MEM_IF_ROWADDR_WIDTH=16,MEM_ACTIVE_TO_PRECHARGE_TIME=40.0,MEM_ACTIVE_TO_READ_WRITE_TIME=15.0,MEM_ADDITIVE_CAS_LATENCY=Disabled,MEM_ADDR_COMMAND_INPUT_HOLD_TIME=600,MEM_ADDR_COMMAND_INPUT_SETUP_TIME=600,MEM_ADD_LAT=0,MEM_AUTO_PD_CYCLES=0,MEM_AUTO_REFRESH_COMMAND_INTERVAL=75.0,MEM_BANK_ADDR_WIDTH=2,MEM_BURST_LENGTH=4,MEM_BURST_ORDERING=Sequential,MEM_CAS_3_MAX_FREQ=200.0,MEM_CAS_4_MAX_FREQ=200.0,MEM_CAS_5_MAX_FREQ=200.0,MEM_CAS_6_MAX_FREQ=200.0,MEM_CAS_LATENCY=3,MEM_CAS_WR_LAT=5,MEM_CHIP_SELECTS_PER_DIMM=1,MEM_COLUMN_ADDR_WIDTH=10,MEM_DQS_DQ_SKEW=400,MEM_DQS_FALLING_EDGE_HOLD_TIME_FROM_CK=0.2,MEM_DQS_FALLING_EDGE_TO_CK_SETUP_TIME=0.2,MEM_DQS_OUTPUT_ACCESS_TIME_FROM_CK=500,MEM_DQ_DM_INPUT_HOLD_TIME_TO_DQS=400,MEM_DQ_DM_INPUT_SETUP_TIME_TO_DQS=400,MEM_DQ_HOLD_SKEW_FACTOR=450,MEM_DQ_OUTPUT_ACCESS_TIME_FROM_CK=600,MEM_DQ_PER_DQS=8,MEM_DRIVE_DM_PINS_FROM_FPGA=true,MEM_DRIVE_STRENGTH=Normal,MEM_ENABLE_DEVICE_DLL=true,MEM_FIRST_DQS_EDGE_TO_ASSOC_CLOCK_EDGE=0.25,MEM_FORMAT=Discrete Device,MEM_FOUR_WINDOW_TIME=37.5,MEM_IF_ADDR_WIDTH=13,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_CHIP=1,MEM_IF_CKE_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_CLK_PS=10000,MEM_IF_COL_WIDTH=10,MEM_IF_CS_WIDTH=1,MEM_IF_DM_WIDTH=1,MEM_IF_DQS_WIDTH=1,MEM_IF_DWIDTH=8,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_ROW_WIDTH=13,MEM_IF_WR_TO_RD_TURNAROUND_OCT=0,MEM_LOAD_MODE_REGISTER_COMMAND_PERIOD=10.0,MEM_MAX_MEM_FREQ=200.0,MEM_MEM_INIT_TIME_AT_POWER_UP=200.0,MEM_NUM_CHIP_SELECTS=1,MEM_NUM_CLOCK_PAIRS=1,MEM_ODT_SETTING=Disabled,MEM_PRECHARGE_ADDR_BIT=10,MEM_PRECHARGE_COMMAND_PERIOD=15.0,MEM_RAS_TO_RAS_DELAY=7.5,MEM_READ_TO_PRECHARGE_TIME=7.5,MEM_REFRESH_COMMAND_INTERVAL=7.0,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=3,MEM_TFAW=5,MEM_TMRD_CK=10,MEM_TOTAL_DQ_WIDTH=8,MEM_TRAS=4,MEM_TRC=8,MEM_TRCD=2,MEM_TREFI=780,MEM_TRFC=12,MEM_TRP=2,MEM_TRRD=2,MEM_TRTP=2,MEM_TWR=2,MEM_TWTR=2,MEM_VENDOR=JEDEC,MEM_WRITE_RECOVERY_TIME=15.0,MEM_WRITE_TO_READ_PERIOD=2,PHY_ADDR_CMD_CLOCK_PHASE=90,PHY_CALIBRATION_TYPE_FOR_SIMULATION=Quick Calibration,RDBUFFER_ADDR_WIDTH=8,SYS_INFO_DEVICE=EP4CE115F29C7,SYS_INFO_DEVICE_FAMILY=Cyclone IV E,WRBUFFER_ADDR_WIDTH=6)(alt_mem_if_civ_ddr2_status_bridge:1.0.0:ALT_MEM_IF_DEVICE_FAMILY=Cyclone IV GX,ALT_MEM_IF_ENABLE_DEBUG_INTERFACE=false,ALT_MEM_IF_ENABLE_LOCAL_CTRL_INTERFACE=false,ALT_MEM_IF_ENABLE_SOFT_RESET_INTERFACE=false,ALT_MEM_IF_MEM_CLK_FREQ=100.0,ALT_MEM_IF_PLL_REFCLK_FREQ=50.0,ALT_MEM_IF_SPEED_GRADE=8L,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=4,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_DEVICE_WIDTH=1,CFG_ENABLE_INTR=0,CFG_ENABLE_NO_DM=0,CFG_GEN_DBE=0,CFG_GEN_SBE=0,CFG_INTERFACE_WIDTH=8,CFG_MASK_CORRDROP_INTR=0,CFG_MASK_DBE_INTR=0,CFG_MASK_SBE_INTR=0,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=3,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=1,CFG_SELF_RFSH_EXIT_CYCLES=200,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TYPE=1,CFG_WRITE_ODT_CHIP=1,CSR_ADDR_WIDTH=16,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTO_POWER_DOWN_CYCLES=0,CTL_COMMAND_QUEUE_LOOK_AHEAD_DEPTH=4,CTL_CSR_ENABLED=0,CTL_DATA_RATE=Full,CTL_ECC_ENABLED=0,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_RMW_ENABLED=0,CTL_ENABLE_AUTO_ECC=false,CTL_ENABLE_AUTO_POWER_DOWN=false,CTL_ENABLE_AUTO_PRECHARGE_CONTROL=false,CTL_ENABLE_AUTO_REFRESH_CONTROLS=false,CTL_ENABLE_CONFIG_STATUS_INTERFACE=false,CTL_ENABLE_ECC_LOGIC=false,CTL_ENABLE_REORDERING=true,CTL_ENABLE_SELF_REFRESH_CONTROLS=false,CTL_LOCAL_MAXIMUM_BURST_COUNT=4,CTL_LOCAL_TO_MEMORY_ADDRESS_MAPPING=CHIP-ROW-BANK-COL,CTL_ODT_ENABLED=0,CTL_OUTPUT_REGD=0,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=0,CTL_REORDERING_STARVATION_LIMIT=10,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,DWIDTH_RATIO=2,EX_DESIGN_GEN_SIM=true,EX_DESIGN_GEN_SYNTH=true,EX_DESIGN_HDL_FORMAT=Verilog,EX_DESIGN_SEL_DESIGN=AltMemPHY Example Design,LOCAL_ADDR_WIDTH=24,LOCAL_BE_WIDTH=2,LOCAL_CS_WIDTH=0,LOCAL_DATA_WIDTH=16,LOCAL_ID_WIDTH=8,LOCAL_IF_DWIDTH_AFTER_ECC=16,LOCAL_IF_TYPE=AVALON,LOCAL_SIZE_WIDTH=3,MAX_LOCAL_DATA_WIDTH=80,MAX_MEM_IF_BANKADDR_WIDTH=3,MAX_MEM_IF_CHIP=4,MAX_MEM_IF_COLADDR_WIDTH=12,MAX_MEM_IF_CS_WIDTH=30,MAX_MEM_IF_DQS_WIDTH=5,MAX_MEM_IF_DQ_WIDTH=40,MAX_MEM_IF_MASK_WIDTH=5,MAX_MEM_IF_ODT_WIDTH=1,MAX_MEM_IF_ROWADDR_WIDTH=16,MEM_ACTIVE_TO_PRECHARGE_TIME=40.0,MEM_ACTIVE_TO_READ_WRITE_TIME=15.0,MEM_ADDITIVE_CAS_LATENCY=Disabled,MEM_ADDR_COMMAND_INPUT_HOLD_TIME=600,MEM_ADDR_COMMAND_INPUT_SETUP_TIME=600,MEM_ADD_LAT=0,MEM_AUTO_PD_CYCLES=0,MEM_AUTO_REFRESH_COMMAND_INTERVAL=75.0,MEM_BANK_ADDR_WIDTH=2,MEM_BURST_LENGTH=4,MEM_BURST_ORDERING=Sequential,MEM_CAS_3_MAX_FREQ=200.0,MEM_CAS_4_MAX_FREQ=200.0,MEM_CAS_5_MAX_FREQ=200.0,MEM_CAS_6_MAX_FREQ=200.0,MEM_CAS_LATENCY=3,MEM_CAS_WR_LAT=5,MEM_CHIP_SELECTS_PER_DIMM=1,MEM_COLUMN_ADDR_WIDTH=10,MEM_DQS_DQ_SKEW=400,MEM_DQS_FALLING_EDGE_HOLD_TIME_FROM_CK=0.2,MEM_DQS_FALLING_EDGE_TO_CK_SETUP_TIME=0.2,MEM_DQS_OUTPUT_ACCESS_TIME_FROM_CK=500,MEM_DQ_DM_INPUT_HOLD_TIME_TO_DQS=400,MEM_DQ_DM_INPUT_SETUP_TIME_TO_DQS=400,MEM_DQ_HOLD_SKEW_FACTOR=450,MEM_DQ_OUTPUT_ACCESS_TIME_FROM_CK=600,MEM_DQ_PER_DQS=8,MEM_DRIVE_DM_PINS_FROM_FPGA=true,MEM_DRIVE_STRENGTH=Normal,MEM_ENABLE_DEVICE_DLL=true,MEM_FIRST_DQS_EDGE_TO_ASSOC_CLOCK_EDGE=0.25,MEM_FORMAT=Discrete Device,MEM_FOUR_WINDOW_TIME=37.5,MEM_IF_ADDR_WIDTH=13,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_CHIP=1,MEM_IF_CKE_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_CLK_PS=10000,MEM_IF_COL_WIDTH=10,MEM_IF_CS_WIDTH=1,MEM_IF_DM_WIDTH=1,MEM_IF_DQS_WIDTH=1,MEM_IF_DWIDTH=8,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_ROW_WIDTH=13,MEM_IF_WR_TO_RD_TURNAROUND_OCT=0,MEM_LOAD_MODE_REGISTER_COMMAND_PERIOD=10.0,MEM_MAX_MEM_FREQ=200.0,MEM_MEM_INIT_TIME_AT_POWER_UP=200.0,MEM_NUM_CHIP_SELECTS=1,MEM_NUM_CLOCK_PAIRS=1,MEM_ODT_SETTING=Disabled,MEM_PRECHARGE_ADDR_BIT=10,MEM_PRECHARGE_COMMAND_PERIOD=15.0,MEM_RAS_TO_RAS_DELAY=7.5,MEM_READ_TO_PRECHARGE_TIME=7.5,MEM_REFRESH_COMMAND_INTERVAL=7.0,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=3,MEM_TFAW=5,MEM_TMRD_CK=10,MEM_TOTAL_DQ_WIDTH=8,MEM_TRAS=4,MEM_TRC=8,MEM_TRCD=2,MEM_TREFI=780,MEM_TRFC=12,MEM_TRP=2,MEM_TRRD=2,MEM_TRTP=2,MEM_TWR=2,MEM_TWTR=2,MEM_VENDOR=JEDEC,MEM_WRITE_RECOVERY_TIME=15.0,MEM_WRITE_TO_READ_PERIOD=2,PHY_ADDR_CMD_CLOCK_PHASE=90,PHY_CALIBRATION_TYPE_FOR_SIMULATION=Quick Calibration,RDBUFFER_ADDR_WIDTH=8,SYS_INFO_DEVICE=EP4CE115F29C7,SYS_INFO_DEVICE_FAMILY=Cyclone IV E,WRBUFFER_ADDR_WIDTH=6)(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:22.1:)(conduit:22.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:22.1:)(reset:22.1:)(reset:22.1:)(clock:22.1:)"
   instancePathKey="ed_synth:.:ed_synth:.:emif"
   kind="alt_mem_if_civ_ddr2_emif"
   version="1.0.0"
   name="ed_synth_ed_synth_emif">
  <parameter name="MEM_DQS_DQ_SKEW" value="400" />
  <parameter name="ALT_MEM_IF_SPEED_GRADE" value="8L" />
  <parameter name="EX_DESIGN_GEN_SIM" value="true" />
  <parameter name="CTL_LOCAL_MAXIMUM_BURST_COUNT" value="4" />
  <parameter name="MEM_ACTIVE_TO_PRECHARGE_TIME" value="40.0" />
  <parameter name="PHY_ADDR_CMD_CLOCK_PHASE" value="90" />
  <parameter name="MEM_DQS_FALLING_EDGE_TO_CK_SETUP_TIME" value="0.2" />
  <parameter name="MEM_DQ_HOLD_SKEW_FACTOR" value="450" />
  <parameter name="MEM_DRIVE_DM_PINS_FROM_FPGA" value="true" />
  <parameter name="CTL_ENABLE_AUTO_ECC" value="false" />
  <parameter name="MEM_CHIP_SELECTS_PER_DIMM" value="1" />
  <parameter name="MEM_REFRESH_COMMAND_INTERVAL" value="7.0" />
  <parameter name="MEM_CAS_4_MAX_FREQ" value="200.0" />
  <parameter name="PHY_CALIBRATION_TYPE_FOR_SIMULATION" value="Quick Calibration" />
  <parameter name="MEM_TOTAL_DQ_WIDTH" value="8" />
  <parameter name="MEM_AUTO_REFRESH_COMMAND_INTERVAL" value="75.0" />
  <parameter name="MEM_BURST_ORDERING" value="Sequential" />
  <parameter name="MEM_MEM_INIT_TIME_AT_POWER_UP" value="200.0" />
  <parameter name="MEM_RAS_TO_RAS_DELAY" value="7.5" />
  <parameter name="MEM_READ_TO_PRECHARGE_TIME" value="7.5" />
  <parameter name="MEM_DQS_OUTPUT_ACCESS_TIME_FROM_CK" value="500" />
  <parameter name="MEM_ADDR_COMMAND_INPUT_HOLD_TIME" value="600" />
  <parameter name="ALT_MEM_IF_PLL_REFCLK_FREQ" value="50.0" />
  <parameter name="MEM_MAX_MEM_FREQ" value="200.0" />
  <parameter name="CTL_ENABLE_AUTO_POWER_DOWN" value="false" />
  <parameter name="MEM_CAS_LATENCY" value="3" />
  <parameter name="SYS_INFO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="CTL_ENABLE_AUTO_REFRESH_CONTROLS" value="false" />
  <parameter name="MEM_NUM_CLOCK_PAIRS" value="1" />
  <parameter name="MEM_WRITE_TO_READ_PERIOD" value="2" />
  <parameter name="MEM_DRIVE_STRENGTH" value="Normal" />
  <parameter name="CTL_ENABLE_REORDERING" value="true" />
  <parameter name="MEM_DQS_FALLING_EDGE_HOLD_TIME_FROM_CK" value="0.2" />
  <parameter name="MEM_FOUR_WINDOW_TIME" value="37.5" />
  <parameter name="EX_DESIGN_GEN_SYNTH" value="true" />
  <parameter name="MEM_LOAD_MODE_REGISTER_COMMAND_PERIOD" value="10.0" />
  <parameter name="MEM_ADDR_COMMAND_INPUT_SETUP_TIME" value="600" />
  <parameter name="MEM_COLUMN_ADDR_WIDTH" value="10" />
  <parameter name="MEM_CAS_6_MAX_FREQ" value="200.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="MEM_CAS_3_MAX_FREQ" value="200.0" />
  <parameter name="CTL_COMMAND_QUEUE_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="13" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DQ_DM_INPUT_HOLD_TIME_TO_DQS" value="400" />
  <parameter name="EX_DESIGN_HDL_FORMAT" value="Verilog" />
  <parameter name="ALT_MEM_IF_MEM_CLK_FREQ" value="100.0" />
  <parameter name="ALT_MEM_IF_ENABLE_LOCAL_CTRL_INTERFACE" value="false" />
  <parameter name="MEM_ENABLE_DEVICE_DLL" value="true" />
  <parameter name="MEM_ODT_SETTING" value="Disabled" />
  <parameter name="MEM_WRITE_RECOVERY_TIME" value="15.0" />
  <parameter name="CTL_LOCAL_TO_MEMORY_ADDRESS_MAPPING" value="CHIP-ROW-BANK-COL" />
  <parameter name="MEM_PRECHARGE_COMMAND_PERIOD" value="15.0" />
  <parameter name="MEM_DQ_OUTPUT_ACCESS_TIME_FROM_CK" value="600" />
  <parameter name="ALT_MEM_IF_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="MEM_BANK_ADDR_WIDTH" value="2" />
  <parameter name="ALT_MEM_IF_ENABLE_SOFT_RESET_INTERFACE" value="false" />
  <parameter name="MEM_PRECHARGE_ADDR_BIT" value="10" />
  <parameter name="MEM_DQ_DM_INPUT_SETUP_TIME_TO_DQS" value="400" />
  <parameter name="MEM_ADDITIVE_CAS_LATENCY" value="Disabled" />
  <parameter name="MEM_FORMAT" value="Discrete Device" />
  <parameter name="MEM_ACTIVE_TO_READ_WRITE_TIME" value="15.0" />
  <parameter name="CTL_AUTO_POWER_DOWN_CYCLES" value="0" />
  <parameter name="MEM_NUM_CHIP_SELECTS" value="1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="ALT_MEM_IF_ENABLE_DEBUG_INTERFACE" value="false" />
  <parameter name="CTL_ENABLE_CONFIG_STATUS_INTERFACE" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="4" />
  <parameter name="CTL_REORDERING_STARVATION_LIMIT" value="10" />
  <parameter name="MEM_VENDOR" value="JEDEC" />
  <parameter name="EX_DESIGN_SEL_DESIGN" value="AltMemPHY Example Design" />
  <parameter name="CTL_ENABLE_SELF_REFRESH_CONTROLS" value="false" />
  <parameter name="CTL_DATA_RATE" value="Full" />
  <parameter name="CTL_ENABLE_AUTO_PRECHARGE_CONTROL" value="false" />
  <parameter name="MEM_CAS_5_MAX_FREQ" value="200.0" />
  <parameter name="CTL_ENABLE_ECC_LOGIC" value="false" />
  <parameter name="MEM_FIRST_DQS_EDGE_TO_ASSOC_CLOCK_EDGE" value="0.25" />
  <generatedFiles>
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/ed_synth_ed_synth_emif.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/memphy_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/sdc_params.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/ed_synth_ed_synth_emif_phy.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_ac.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_clk_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_defines.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_delay.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_dp_io.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_dqs_offset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_mimic.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_mimic_debug.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_mux.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_pll.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_postamble.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_rdata_valid.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_read_dp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_read_dp_group.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_reset_pipe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_seq_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_write_dp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_write_dp_fr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_constants_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_record_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_regs_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_addr_cmd_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_iram_addr_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_admin.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_dgrb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_dgwb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_iram_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_iram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_mmi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_seq.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/memphy_pins.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/memphy_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/memphy_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/memphy_timing.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/ed_synth_ed_synth_emif_ctl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_buffer_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_burst_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_burst_tracking.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_cmd_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_controller_st_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_dataid_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_define.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_input_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_list.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_rank_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_rdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_sideband.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_tbp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_timing_param.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_wdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/ed_synth_ed_synth_emif_status_bridge.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/fpga/ip/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_civ_ddr2_emif/alt_mem_if_civ_ddr2_emif_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/fpga/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_civ_ddr2_phy/alt_mem_if_civ_ddr2_phy_hw.tcl" />
   <file
       path="D:/fpga/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_civ_ddr2_controller/alt_mem_if_civ_ddr2_controller_hw.tcl" />
   <file
       path="D:/fpga/ip/altera/alt_mem_if/bridges/alt_mem_if_civ_ddr2_status_bridge/alt_mem_if_civ_ddr2_status_bridge_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ed_synth_ed_synth" as="emif" />
  <messages>
   <message level="Debug" culprit="ed_synth">queue size: 1 starting:alt_mem_if_civ_ddr2_emif "submodules/ed_synth_ed_synth_emif"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="emif"><![CDATA["<b>emif</b>" reuses <b>alt_mem_if_civ_ddr2_phy</b> "<b>submodules/ed_synth_ed_synth_emif_phy</b>"]]></message>
   <message level="Debug" culprit="emif"><![CDATA["<b>emif</b>" reuses <b>alt_mem_if_civ_ddr2_controller</b> "<b>submodules/ed_synth_ed_synth_emif_ctl</b>"]]></message>
   <message level="Debug" culprit="emif"><![CDATA["<b>emif</b>" reuses <b>alt_mem_if_civ_ddr2_status_bridge</b> "<b>submodules/ed_synth_ed_synth_emif_status_bridge</b>"]]></message>
   <message level="Info" culprit="emif"><![CDATA["<b>ed_synth</b>" instantiated <b>alt_mem_if_civ_ddr2_emif</b> "<b>emif</b>"]]></message>
   <message level="Debug" culprit="ed_synth">queue size: 3 starting:alt_mem_if_civ_ddr2_phy "submodules/ed_synth_ed_synth_emif_phy"</message>
   <message level="Info" culprit="phy"><![CDATA["<b>emif</b>" instantiated <b>alt_mem_if_civ_ddr2_phy</b> "<b>phy</b>"]]></message>
   <message level="Debug" culprit="ed_synth">queue size: 2 starting:alt_mem_if_civ_ddr2_controller "submodules/ed_synth_ed_synth_emif_ctl"</message>
   <message level="Info" culprit="ctl"><![CDATA["<b>emif</b>" instantiated <b>alt_mem_if_civ_ddr2_controller</b> "<b>ctl</b>"]]></message>
   <message level="Debug" culprit="ed_synth">queue size: 1 starting:alt_mem_if_civ_ddr2_status_bridge "submodules/ed_synth_ed_synth_emif_status_bridge"</message>
   <message level="Info" culprit="status_bridge"><![CDATA["<b>emif</b>" instantiated <b>alt_mem_if_civ_ddr2_status_bridge</b> "<b>status_bridge</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_traffic_generator:22.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_SPEEDGRADE=7,CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone IV E,DEVICE_FAMILY_PARAM=,DISABLE_CHILD_MESSAGING=false,DRIVER_SIGNATURE=1431634141,ENABLE_CTRL_AVALON_INTERFACE=false,ENABLE_EMIT_BFM_MASTER=false,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEIVE,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Cyclone IV E,TG_AVL_ADDR_WIDTH=24,TG_AVL_ADDR_WIDTH_IN=24,TG_AVL_BE_WIDTH=2,TG_AVL_DATA_WIDTH=16,TG_AVL_DATA_WIDTH_IN=16,TG_AVL_MAX_SIZE=4,TG_AVL_NUM_SYMBOLS=2,TG_AVL_SIZE_WIDTH=3,TG_AVL_SYMBOL_WIDTH=8,TG_AVL_WORD_ADDR_WIDTH=24,TG_BLOCK_RW_BLOCK_SIZE=8,TG_BLOCK_RW_RAND_ADDR_COUNT=8,TG_BLOCK_RW_RAND_SEQ_ADDR_COUNT=8,TG_BLOCK_RW_SEQ_ADDR_COUNT=8,TG_BURST_BEGIN=true,TG_BURST_ON_BURST_BOUNDARY=false,TG_BYTE_ENABLE=true,TG_DO_NOT_CROSS_4KB_BOUNDARY=false,TG_ENABLE_DRIVER_CSR_MASTER=false,TG_ENABLE_READ_COMPARE=true,TG_ENABLE_UNIX_ID=false,TG_GEN_BYTE_ADDR=false,TG_MAX_READ_LATENCY=20,TG_NUM_DRIVER_LOOP=1,TG_PNF_ENABLE=true,TG_POWER_OF_TWO_BURSTS_ONLY=false,TG_POWER_OF_TWO_BUS=true,TG_RANDOM_BYTE_ENABLE=true,TG_RAND_ADDR_GEN_MAX_BURSTCOUNT=4,TG_RAND_ADDR_GEN_MIN_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_MAX_BURSTCOUNT=4,TG_RAND_SEQ_ADDR_GEN_MIN_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_RAND_ADDR_PERCENT=50,TG_SEQ_ADDR_GEN_MAX_BURSTCOUNT=4,TG_SEQ_ADDR_GEN_MIN_BURSTCOUNT=1,TG_SINGLE_RW_RAND_ADDR_COUNT=32,TG_SINGLE_RW_RAND_SEQ_ADDR_COUNT=32,TG_SINGLE_RW_SEQ_ADDR_COUNT=32,TG_SOPC_COMPAT_RESET=false,TG_TEMPLATE_STAGE_COUNT=4,TG_TIMEOUT_COUNTER_WIDTH=32,TG_TWO_AVL_INTERFACES=false,TG_USE_LITE_DRIVER=false,TG_USE_UNIX_ID=0(altera_avalon_mm_traffic_generator_core:22.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone IV E,DEVICE_FAMILY_PARAM=,DISABLE_CHILD_MESSAGING=false,DRIVER_SIGNATURE=1431634141,ENABLE_CTRL_AVALON_INTERFACE=false,ENABLE_EMIT_BFM_MASTER=false,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEIVE,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Cyclone IV E,TG_AVL_ADDR_WIDTH=24,TG_AVL_ADDR_WIDTH_IN=24,TG_AVL_BE_WIDTH=2,TG_AVL_DATA_WIDTH=16,TG_AVL_DATA_WIDTH_IN=16,TG_AVL_MAX_SIZE=4,TG_AVL_NUM_SYMBOLS=2,TG_AVL_SIZE_WIDTH=3,TG_AVL_SYMBOL_WIDTH=8,TG_AVL_WORD_ADDR_WIDTH=24,TG_BLOCK_RW_BLOCK_SIZE=8,TG_BLOCK_RW_RAND_ADDR_COUNT=8,TG_BLOCK_RW_RAND_SEQ_ADDR_COUNT=8,TG_BLOCK_RW_SEQ_ADDR_COUNT=8,TG_BURST_BEGIN=true,TG_BURST_ON_BURST_BOUNDARY=false,TG_BYTE_ENABLE=true,TG_DO_NOT_CROSS_4KB_BOUNDARY=false,TG_ENABLE_DRIVER_CSR_MASTER=false,TG_ENABLE_READ_COMPARE=true,TG_ENABLE_UNIX_ID=false,TG_GEN_BYTE_ADDR=false,TG_MAX_READ_LATENCY=20,TG_NUM_DRIVER_LOOP=1,TG_PNF_ENABLE=true,TG_POWER_OF_TWO_BURSTS_ONLY=false,TG_POWER_OF_TWO_BUS=true,TG_RANDOM_BYTE_ENABLE=true,TG_RAND_ADDR_GEN_MAX_BURSTCOUNT=4,TG_RAND_ADDR_GEN_MIN_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_MAX_BURSTCOUNT=4,TG_RAND_SEQ_ADDR_GEN_MIN_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_RAND_ADDR_PERCENT=50,TG_SEQ_ADDR_GEN_MAX_BURSTCOUNT=4,TG_SEQ_ADDR_GEN_MIN_BURSTCOUNT=1,TG_SINGLE_RW_RAND_ADDR_COUNT=32,TG_SINGLE_RW_RAND_SEQ_ADDR_COUNT=32,TG_SINGLE_RW_SEQ_ADDR_COUNT=32,TG_SOPC_COMPAT_RESET=false,TG_TEMPLATE_STAGE_COUNT=4,TG_TIMEOUT_COUNTER_WIDTH=32,TG_TWO_AVL_INTERFACES=false,TG_USE_LITE_DRIVER=false,TG_USE_UNIX_ID=0)(altera_clock_bridge:22.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:22.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(clock:22.1:)(reset:22.1:)"
   instancePathKey="ed_synth:.:ed_synth:.:tg"
   kind="altera_avalon_mm_traffic_generator"
   version="22.1"
   name="ed_synth_ed_synth_tg">
  <parameter name="DRIVER_SIGNATURE" value="1431634141" />
  <parameter name="TG_SOPC_COMPAT_RESET" value="false" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="false" />
  <parameter name="TG_USE_LITE_DRIVER" value="false" />
  <parameter name="TG_BLOCK_RW_RAND_ADDR_COUNT" value="8" />
  <parameter name="TG_BURST_BEGIN" value="true" />
  <parameter name="TG_RAND_SEQ_ADDR_GEN_MIN_BURSTCOUNT" value="1" />
  <parameter name="TG_BYTE_ENABLE" value="true" />
  <parameter name="TG_ENABLE_DRIVER_CSR_MASTER" value="false" />
  <parameter name="TG_USE_UNIX_ID" value="0" />
  <parameter name="TG_AVL_MAX_SIZE" value="4" />
  <parameter name="TG_NUM_DRIVER_LOOP" value="1" />
  <parameter name="TG_BURST_ON_BURST_BOUNDARY" value="false" />
  <parameter name="TG_RANDOM_BYTE_ENABLE" value="true" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="TG_GEN_BYTE_ADDR" value="false" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="TG_AVL_BE_WIDTH" value="2" />
  <parameter name="TG_AVL_SIZE_WIDTH" value="3" />
  <parameter name="TG_BLOCK_RW_RAND_SEQ_ADDR_COUNT" value="8" />
  <parameter name="TG_SINGLE_RW_RAND_SEQ_ADDR_COUNT" value="32" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="TG_ENABLE_UNIX_ID" value="false" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="TG_SINGLE_RW_SEQ_ADDR_COUNT" value="32" />
  <parameter name="TG_AVL_ADDR_WIDTH_IN" value="24" />
  <parameter name="TG_AVL_NUM_SYMBOLS" value="2" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="TG_AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="TG_TWO_AVL_INTERFACES" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEIVE" />
  <parameter name="DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="TG_SINGLE_RW_RAND_ADDR_COUNT" value="32" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="TG_MAX_READ_LATENCY" value="20" />
  <parameter name="TG_AVL_ADDR_WIDTH" value="24" />
  <parameter name="TG_POWER_OF_TWO_BUS" value="true" />
  <parameter name="TG_BLOCK_RW_SEQ_ADDR_COUNT" value="8" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="TG_RAND_ADDR_GEN_MIN_BURSTCOUNT" value="1" />
  <parameter name="TG_RAND_SEQ_ADDR_GEN_MAX_BURSTCOUNT" value="4" />
  <parameter name="TG_TEMPLATE_STAGE_COUNT" value="4" />
  <parameter name="TG_DO_NOT_CROSS_4KB_BOUNDARY" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TG_RAND_SEQ_ADDR_GEN_RAND_ADDR_PERCENT" value="50" />
  <parameter name="TG_ENABLE_READ_COMPARE" value="true" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="TG_SEQ_ADDR_GEN_MAX_BURSTCOUNT" value="4" />
  <parameter name="TG_TIMEOUT_COUNTER_WIDTH" value="32" />
  <parameter name="TG_AVL_DATA_WIDTH" value="16" />
  <parameter name="TG_AVL_DATA_WIDTH_IN" value="16" />
  <parameter name="TG_BLOCK_RW_BLOCK_SIZE" value="8" />
  <parameter name="TG_POWER_OF_TWO_BURSTS_ONLY" value="false" />
  <parameter name="TG_AVL_WORD_ADDR_WIDTH" value="24" />
  <parameter name="TG_RAND_ADDR_GEN_MAX_BURSTCOUNT" value="4" />
  <parameter name="TG_PNF_ENABLE" value="true" />
  <parameter name="TG_SEQ_ADDR_GEN_MIN_BURSTCOUNT" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/ed_synth_ed_synth_tg.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/driver_definitions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/burst_boundary_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/lfsr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/lfsr_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/rand_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/rand_burstcount_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/rand_num_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/rand_seq_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/scfifo_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/seq_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/template_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/template_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/driver_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/fpga/ip/altera/alt_mem_if/altera_avalon_mm_traffic_generator/top/altera_avalon_mm_traffic_generator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/fpga/ip/altera/alt_mem_if/altera_avalon_mm_traffic_generator/altera_avalon_mm_traffic_generator_core/altera_avalon_mm_traffic_generator_core_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ed_synth_ed_synth" as="tg" />
  <messages>
   <message level="Debug" culprit="ed_synth">queue size: 3 starting:altera_avalon_mm_traffic_generator "submodules/ed_synth_ed_synth_tg"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>2</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="tg"><![CDATA["<b>tg</b>" reuses <b>altera_avalon_mm_traffic_generator_core</b> "<b>submodules/driver_avl_use_be_avl_use_burstbegin</b>"]]></message>
   <message level="Info" culprit="tg"><![CDATA["<b>ed_synth</b>" instantiated <b>altera_avalon_mm_traffic_generator</b> "<b>tg</b>"]]></message>
   <message level="Debug" culprit="ed_synth">queue size: 0 starting:altera_avalon_mm_traffic_generator_core "submodules/driver_avl_use_be_avl_use_burstbegin"</message>
   <message level="Info" culprit="traffic_generator_0"><![CDATA["<b>tg</b>" instantiated <b>altera_avalon_mm_traffic_generator_core</b> "<b>traffic_generator_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_mem_if_civ_ddr2_phy:1.0.0:ADV_LAT_WIDTH=5,ALT_MEM_IF_DEVICE_FAMILY=Cyclone IV GX,ALT_MEM_IF_ENABLE_DEBUG_INTERFACE=false,ALT_MEM_IF_ENABLE_LOCAL_CTRL_INTERFACE=false,ALT_MEM_IF_ENABLE_SOFT_RESET_INTERFACE=false,ALT_MEM_IF_MEM_CLK_FREQ=100.0,ALT_MEM_IF_PLL_REFCLK_FREQ=50.0,ALT_MEM_IF_SPEED_GRADE=8L,CAPABILITIES=2048,CAPTURE_PHASE_OFFSET=0,CHIP_OR_DIMM=Discrete Device,CLOCK_INDEX_WIDTH=3,CTL_AUTO_POWER_DOWN_CYCLES=0,CTL_COMMAND_QUEUE_LOOK_AHEAD_DEPTH=4,CTL_DATA_RATE=Full,CTL_ENABLE_AUTO_ECC=false,CTL_ENABLE_AUTO_POWER_DOWN=false,CTL_ENABLE_AUTO_PRECHARGE_CONTROL=false,CTL_ENABLE_AUTO_REFRESH_CONTROLS=false,CTL_ENABLE_CONFIG_STATUS_INTERFACE=false,CTL_ENABLE_ECC_LOGIC=false,CTL_ENABLE_REORDERING=true,CTL_ENABLE_SELF_REFRESH_CONTROLS=false,CTL_LOCAL_MAXIMUM_BURST_COUNT=4,CTL_LOCAL_TO_MEMORY_ADDRESS_MAPPING=CHIP-ROW-BANK-COL,CTL_REORDERING_STARVATION_LIMIT=10,DBG_A_WIDTH=13,DLL_DELAY_BUFFER_MODE=LOW,DLL_DELAY_CHAIN_LENGTH=12,DLL_EXPORT_IMPORT=EXPORT,DQS_DELAY_CTL_WIDTH=6,DQS_OUT_MODE=DELAY_CHAIN2,DQS_OUT_MODE_INT=2,DQS_PHASE=6000,DQS_PHASE_SETTING=2,DWIDTH_RATIO=2,EX_DESIGN_GEN_SIM=true,EX_DESIGN_GEN_SYNTH=true,EX_DESIGN_HDL_FORMAT=Verilog,EX_DESIGN_SEL_DESIGN=AltMemPHY Example Design,FAMILY=Cyclone IV E,FAMILYGROUP_ID=2,FORCE_HC=0,GENERATE_ADDITIONAL_DBG_RTL=0,IOE_DELAYS_PER_PHS=5,IOE_PHASES_PER_TCK=12,IP_BUILDNUM=0,LEVELLING=0,LOCAL_IF_CLK_MHZ=100.0,LOCAL_IF_CLK_PERIOD_PS=10000,MEM_ACTIVE_TO_PRECHARGE_TIME=40.0,MEM_ACTIVE_TO_READ_WRITE_TIME=15.0,MEM_ADDITIVE_CAS_LATENCY=Disabled,MEM_ADDR_COMMAND_INPUT_HOLD_TIME=600,MEM_ADDR_COMMAND_INPUT_SETUP_TIME=600,MEM_AUTO_REFRESH_COMMAND_INTERVAL=75.0,MEM_BANK_ADDR_WIDTH=2,MEM_BURST_LENGTH=4,MEM_BURST_ORDERING=Sequential,MEM_CAS_3_MAX_FREQ=200.0,MEM_CAS_4_MAX_FREQ=200.0,MEM_CAS_5_MAX_FREQ=200.0,MEM_CAS_6_MAX_FREQ=200.0,MEM_CAS_LATENCY=3,MEM_CHIP_SELECTS_PER_DIMM=1,MEM_COLUMN_ADDR_WIDTH=10,MEM_DQS_DQ_SKEW=400,MEM_DQS_FALLING_EDGE_HOLD_TIME_FROM_CK=0.2,MEM_DQS_FALLING_EDGE_TO_CK_SETUP_TIME=0.2,MEM_DQS_OUTPUT_ACCESS_TIME_FROM_CK=500,MEM_DQ_DM_INPUT_HOLD_TIME_TO_DQS=400,MEM_DQ_DM_INPUT_SETUP_TIME_TO_DQS=400,MEM_DQ_HOLD_SKEW_FACTOR=450,MEM_DQ_OUTPUT_ACCESS_TIME_FROM_CK=600,MEM_DQ_PER_DQS=8,MEM_DRIVE_DM_PINS_FROM_FPGA=true,MEM_DRIVE_STRENGTH=Normal,MEM_ENABLE_DEVICE_DLL=true,MEM_FIRST_DQS_EDGE_TO_ASSOC_CLOCK_EDGE=0.25,MEM_FORMAT=Discrete Device,MEM_FOUR_WINDOW_TIME=37.5,MEM_IF_ADDR_CMD_PHASE=90,MEM_IF_ADDR_WIDTH=13,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_CLK_PS=10000,MEM_IF_CLK_PS_STR=10000 ps,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=1,MEM_IF_DM_WIDTH=1,MEM_IF_DQSN_EN=0,MEM_IF_DQS_CAPTURE_EN=0,MEM_IF_DQS_WIDTH=1,MEM_IF_DQ_PER_DQS=8,MEM_IF_DWIDTH=8,MEM_IF_MEMTYPE=DDR2,MEM_IF_MR_0=562,MEM_IF_MR_1=1024,MEM_IF_MR_2=0,MEM_IF_MR_3=0,MEM_IF_OCT_EN=0,MEM_IF_PRESET_RLAT=0,MEM_IF_RANKS_PER_SLOT=1,MEM_IF_RDV_PER_CHIP=0,MEM_LOAD_MODE_REGISTER_COMMAND_PERIOD=10.0,MEM_MAX_MEM_FREQ=200.0,MEM_MEM_INIT_TIME_AT_POWER_UP=200.0,MEM_NUM_CHIP_SELECTS=1,MEM_NUM_CLOCK_PAIRS=1,MEM_ODT_SETTING=Disabled,MEM_PRECHARGE_ADDR_BIT=10,MEM_PRECHARGE_COMMAND_PERIOD=15.0,MEM_RAS_TO_RAS_DELAY=7.5,MEM_READ_TO_PRECHARGE_TIME=7.5,MEM_REFRESH_COMMAND_INTERVAL=7.0,MEM_ROW_ADDR_WIDTH=13,MEM_TOTAL_DQ_WIDTH=8,MEM_TWR=2,MEM_VENDOR=JEDEC,MEM_WRITE_RECOVERY_TIME=15.0,MEM_WRITE_TO_READ_PERIOD=2,PHY_ADDR_CMD_CLOCK_PHASE=90,PHY_CALIBRATION_TYPE_FOR_SIMULATION=Quick Calibration,PLL_CLK0_DIVIDE_BY=1,PLL_CLK0_MULTIPLY_BY=1,PLL_CLK0_PHASE_SHIFT_PS=0,PLL_CLK1_DIVIDE_BY=1,PLL_CLK1_MULTIPLY_BY=2,PLL_CLK1_PHASE_SHIFT_PS=0,PLL_CLK2_DIVIDE_BY=1,PLL_CLK2_MULTIPLY_BY=2,PLL_CLK2_PHASE_SHIFT_PS=-2917,PLL_CLK3_DIVIDE_BY=1,PLL_CLK3_MULTIPLY_BY=2,PLL_CLK3_PHASE_SHIFT_PS=0,PLL_CLK4_DIVIDE_BY=1,PLL_CLK4_MULTIPLY_BY=2,PLL_CLK4_PHASE_SHIFT_PS=0,PLL_INCLK0_PERIOD_PS=20000,PLL_INTENDED_DEVICE_FAMILY=Cyclone IV E,PLL_REF_CLK_PERIOD_PS=20000,PLL_STEPS_PER_CYCLE=80,PLL_VCO_PHASE_SHIFT_STEP=125,PRESET_RLAT=0,RANK_HAS_ADDR_SWAP=0,RDIMM_CONFIG_BITS=0,RDP_ADDR_WIDTH=4,REDUCE_SIM_TIME=0,RESYNCHRONISE_AVALON_DBG=0,SCAN_CLK_DIVIDE_BY=2,SEQ_STRING_ID=seq_name,SINGLE_DQS_DELAY_CONTROL_CODE=0,SPEED_GRADE=C8L,SYS_INFO_DEVICE=EP4CE115F29C7,SYS_INFO_DEVICE_FAMILY=Cyclone IV E,TINIT_RST=0,TINIT_TCK=200,WRITE_DESKEW_HC_T10=0,WRITE_DESKEW_HC_T9I=0,WRITE_DESKEW_HC_T9NI=0,WRITE_DESKEW_RANGE=0,WRITE_DESKEW_T10=0,WRITE_DESKEW_T9I=0,WRITE_DESKEW_T9NI=0"
   instancePathKey="ed_synth:.:ed_synth:.:emif:.:phy"
   kind="alt_mem_if_civ_ddr2_phy"
   version="1.0.0"
   name="ed_synth_ed_synth_emif_phy">
  <parameter name="PLL_CLK4_DIVIDE_BY" value="1" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="RDIMM_CONFIG_BITS" value="0" />
  <parameter name="MEM_ACTIVE_TO_PRECHARGE_TIME" value="40.0" />
  <parameter name="PHY_ADDR_CMD_CLOCK_PHASE" value="90" />
  <parameter name="PLL_CLK2_PHASE_SHIFT_PS" value="-2917" />
  <parameter name="MEM_DQS_FALLING_EDGE_TO_CK_SETUP_TIME" value="0.2" />
  <parameter name="DQS_DELAY_CTL_WIDTH" value="6" />
  <parameter name="MEM_DRIVE_DM_PINS_FROM_FPGA" value="true" />
  <parameter name="SPEED_GRADE" value="C8L" />
  <parameter name="MEM_REFRESH_COMMAND_INTERVAL" value="7.0" />
  <parameter name="MEM_CAS_4_MAX_FREQ" value="200.0" />
  <parameter name="PHY_CALIBRATION_TYPE_FOR_SIMULATION" value="Quick Calibration" />
  <parameter name="MEM_AUTO_REFRESH_COMMAND_INTERVAL" value="75.0" />
  <parameter name="GENERATE_ADDITIONAL_DBG_RTL" value="0" />
  <parameter name="DLL_DELAY_BUFFER_MODE" value="LOW" />
  <parameter name="MEM_RAS_TO_RAS_DELAY" value="7.5" />
  <parameter name="MEM_ADDR_COMMAND_INPUT_HOLD_TIME" value="600" />
  <parameter name="MEM_IF_OCT_EN" value="0" />
  <parameter name="PLL_VCO_PHASE_SHIFT_STEP" value="125" />
  <parameter name="WRITE_DESKEW_T9I" value="0" />
  <parameter name="CTL_ENABLE_AUTO_POWER_DOWN" value="false" />
  <parameter name="DWIDTH_RATIO" value="2" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="MEM_IF_RDV_PER_CHIP" value="0" />
  <parameter name="MEM_NUM_CLOCK_PAIRS" value="1" />
  <parameter name="MEM_IF_DM_WIDTH" value="1" />
  <parameter name="MEM_WRITE_TO_READ_PERIOD" value="2" />
  <parameter name="RANK_HAS_ADDR_SWAP" value="0" />
  <parameter name="LEVELLING" value="0" />
  <parameter name="WRITE_DESKEW_RANGE" value="0" />
  <parameter name="CTL_ENABLE_REORDERING" value="true" />
  <parameter name="EX_DESIGN_GEN_SYNTH" value="true" />
  <parameter name="MEM_IF_CLK_PS" value="10000" />
  <parameter name="MEM_LOAD_MODE_REGISTER_COMMAND_PERIOD" value="10.0" />
  <parameter name="MEM_COLUMN_ADDR_WIDTH" value="10" />
  <parameter name="MEM_IF_MR_3" value="0" />
  <parameter name="MEM_IF_MR_2" value="0" />
  <parameter name="MEM_CAS_6_MAX_FREQ" value="200.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="WRITE_DESKEW_T10" value="0" />
  <parameter name="CTL_COMMAND_QUEUE_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="FAMILY" value="Cyclone IV E" />
  <parameter name="TINIT_TCK" value="200" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="13" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DQ_DM_INPUT_HOLD_TIME_TO_DQS" value="400" />
  <parameter name="PLL_INCLK0_PERIOD_PS" value="20000" />
  <parameter name="EX_DESIGN_HDL_FORMAT" value="Verilog" />
  <parameter name="MEM_IF_DQ_PER_DQS" value="8" />
  <parameter name="PLL_STEPS_PER_CYCLE" value="80" />
  <parameter name="ALT_MEM_IF_ENABLE_LOCAL_CTRL_INTERFACE" value="false" />
  <parameter name="MEM_WRITE_RECOVERY_TIME" value="15.0" />
  <parameter name="REDUCE_SIM_TIME" value="0" />
  <parameter name="MEM_PRECHARGE_COMMAND_PERIOD" value="15.0" />
  <parameter name="MEM_DQ_OUTPUT_ACCESS_TIME_FROM_CK" value="600" />
  <parameter name="MEM_IF_MR_1" value="1024" />
  <parameter name="MEM_IF_MR_0" value="562" />
  <parameter name="ALT_MEM_IF_ENABLE_SOFT_RESET_INTERFACE" value="false" />
  <parameter name="MEM_DQ_DM_INPUT_SETUP_TIME_TO_DQS" value="400" />
  <parameter name="MEM_ADDITIVE_CAS_LATENCY" value="Disabled" />
  <parameter name="PLL_CLK3_DIVIDE_BY" value="1" />
  <parameter name="MEM_FORMAT" value="Discrete Device" />
  <parameter name="PLL_CLK0_PHASE_SHIFT_PS" value="0" />
  <parameter name="ALT_MEM_IF_ENABLE_DEBUG_INTERFACE" value="false" />
  <parameter name="CTL_ENABLE_CONFIG_STATUS_INTERFACE" value="false" />
  <parameter name="CTL_REORDERING_STARVATION_LIMIT" value="10" />
  <parameter name="MEM_VENDOR" value="JEDEC" />
  <parameter name="PLL_REF_CLK_PERIOD_PS" value="20000" />
  <parameter name="PRESET_RLAT" value="0" />
  <parameter name="CTL_ENABLE_SELF_REFRESH_CONTROLS" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="CTL_ENABLE_AUTO_PRECHARGE_CONTROL" value="false" />
  <parameter name="CLOCK_INDEX_WIDTH" value="3" />
  <parameter name="WRITE_DESKEW_HC_T9NI" value="0" />
  <parameter name="CTL_ENABLE_ECC_LOGIC" value="false" />
  <parameter name="MEM_FIRST_DQS_EDGE_TO_ASSOC_CLOCK_EDGE" value="0.25" />
  <parameter name="MEM_DQS_DQ_SKEW" value="400" />
  <parameter name="MEM_IF_ADDR_CMD_PHASE" value="90" />
  <parameter name="ALT_MEM_IF_SPEED_GRADE" value="8L" />
  <parameter name="EX_DESIGN_GEN_SIM" value="true" />
  <parameter name="CTL_LOCAL_MAXIMUM_BURST_COUNT" value="4" />
  <parameter name="MEM_IF_DM_PINS_EN" value="1" />
  <parameter name="MEM_DQ_HOLD_SKEW_FACTOR" value="450" />
  <parameter name="CTL_ENABLE_AUTO_ECC" value="false" />
  <parameter name="MEM_CHIP_SELECTS_PER_DIMM" value="1" />
  <parameter name="PLL_CLK0_DIVIDE_BY" value="1" />
  <parameter name="MEM_TOTAL_DQ_WIDTH" value="8" />
  <parameter name="MEM_BURST_ORDERING" value="Sequential" />
  <parameter name="MEM_MEM_INIT_TIME_AT_POWER_UP" value="200.0" />
  <parameter name="MEM_READ_TO_PRECHARGE_TIME" value="7.5" />
  <parameter name="MEM_DQS_OUTPUT_ACCESS_TIME_FROM_CK" value="500" />
  <parameter name="DQS_PHASE_SETTING" value="2" />
  <parameter name="IP_BUILDNUM" value="0" />
  <parameter name="ADV_LAT_WIDTH" value="5" />
  <parameter name="PLL_CLK2_MULTIPLY_BY" value="2" />
  <parameter name="ALT_MEM_IF_PLL_REFCLK_FREQ" value="50.0" />
  <parameter name="MEM_MAX_MEM_FREQ" value="200.0" />
  <parameter name="RESYNCHRONISE_AVALON_DBG" value="0" />
  <parameter name="FAMILYGROUP_ID" value="2" />
  <parameter name="PLL_CLK3_MULTIPLY_BY" value="2" />
  <parameter name="DQS_OUT_MODE" value="DELAY_CHAIN2" />
  <parameter name="MEM_CAS_LATENCY" value="3" />
  <parameter name="SYS_INFO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="CTL_ENABLE_AUTO_REFRESH_CONTROLS" value="false" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="2" />
  <parameter name="PLL_CLK4_MULTIPLY_BY" value="2" />
  <parameter name="PLL_INTENDED_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="MEM_DRIVE_STRENGTH" value="Normal" />
  <parameter name="WRITE_DESKEW_HC_T9I" value="0" />
  <parameter name="MEM_DQS_FALLING_EDGE_HOLD_TIME_FROM_CK" value="0.2" />
  <parameter name="MEM_FOUR_WINDOW_TIME" value="37.5" />
  <parameter name="PLL_CLK4_PHASE_SHIFT_PS" value="0" />
  <parameter name="FORCE_HC" value="0" />
  <parameter name="PLL_CLK1_DIVIDE_BY" value="1" />
  <parameter name="WRITE_DESKEW_T9NI" value="0" />
  <parameter name="WRITE_DESKEW_HC_T10" value="0" />
  <parameter name="MEM_ADDR_COMMAND_INPUT_SETUP_TIME" value="600" />
  <parameter name="PLL_CLK0_MULTIPLY_BY" value="1" />
  <parameter name="MEM_IF_CLK_PS_STR" value="10000 ps" />
  <parameter name="PLL_CLK1_MULTIPLY_BY" value="2" />
  <parameter name="DLL_EXPORT_IMPORT" value="EXPORT" />
  <parameter name="MEM_TWR" value="2" />
  <parameter name="PLL_CLK3_PHASE_SHIFT_PS" value="0" />
  <parameter name="SEQ_STRING_ID" value="seq_name" />
  <parameter name="DBG_A_WIDTH" value="13" />
  <parameter name="CAPABILITIES" value="2048" />
  <parameter name="CHIP_OR_DIMM" value="Discrete Device" />
  <parameter name="MEM_CAS_3_MAX_FREQ" value="200.0" />
  <parameter name="PLL_CLK2_DIVIDE_BY" value="1" />
  <parameter name="LOCAL_IF_CLK_MHZ" value="100.0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="1" />
  <parameter name="MEM_IF_RANKS_PER_SLOT" value="1" />
  <parameter name="CAPTURE_PHASE_OFFSET" value="0" />
  <parameter name="ALT_MEM_IF_MEM_CLK_FREQ" value="100.0" />
  <parameter name="PLL_CLK1_PHASE_SHIFT_PS" value="0" />
  <parameter name="MEM_ENABLE_DEVICE_DLL" value="true" />
  <parameter name="MEM_ODT_SETTING" value="Disabled" />
  <parameter name="DLL_DELAY_CHAIN_LENGTH" value="12" />
  <parameter name="MEM_IF_PRESET_RLAT" value="0" />
  <parameter name="CTL_LOCAL_TO_MEMORY_ADDRESS_MAPPING" value="CHIP-ROW-BANK-COL" />
  <parameter name="ALT_MEM_IF_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="MEM_BANK_ADDR_WIDTH" value="2" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="13" />
  <parameter name="MEM_PRECHARGE_ADDR_BIT" value="10" />
  <parameter name="DQS_OUT_MODE_INT" value="2" />
  <parameter name="MEM_ACTIVE_TO_READ_WRITE_TIME" value="15.0" />
  <parameter name="MEM_IF_DQSN_EN" value="0" />
  <parameter name="CTL_AUTO_POWER_DOWN_CYCLES" value="0" />
  <parameter name="MEM_IF_DWIDTH" value="8" />
  <parameter name="MEM_NUM_CHIP_SELECTS" value="1" />
  <parameter name="IOE_PHASES_PER_TCK" value="12" />
  <parameter name="MEM_BURST_LENGTH" value="4" />
  <parameter name="SINGLE_DQS_DELAY_CONTROL_CODE" value="0" />
  <parameter name="DQS_PHASE" value="6000" />
  <parameter name="SCAN_CLK_DIVIDE_BY" value="2" />
  <parameter name="TINIT_RST" value="0" />
  <parameter name="IOE_DELAYS_PER_PHS" value="5" />
  <parameter name="MEM_IF_DQS_CAPTURE_EN" value="0" />
  <parameter name="EX_DESIGN_SEL_DESIGN" value="AltMemPHY Example Design" />
  <parameter name="MEM_IF_MEMTYPE" value="DDR2" />
  <parameter name="LOCAL_IF_CLK_PERIOD_PS" value="10000" />
  <parameter name="RDP_ADDR_WIDTH" value="4" />
  <parameter name="CTL_DATA_RATE" value="Full" />
  <parameter name="MEM_CAS_5_MAX_FREQ" value="200.0" />
  <generatedFiles>
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/memphy_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/sdc_params.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/ed_synth_ed_synth_emif_phy.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_ac.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_clk_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_defines.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_delay.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_dp_io.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_dqs_offset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_mimic.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_mimic_debug.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_mux.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_pll.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_postamble.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_rdata_valid.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_read_dp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_read_dp_group.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_reset_pipe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_seq_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_write_dp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_write_dp_fr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_constants_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_record_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_regs_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_addr_cmd_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_iram_addr_pkg.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_admin.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_ctrl.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_dgrb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_dgwb.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_iram_ram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_iram.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_mmi.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_phy_seq.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/memphy_pins.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/memphy_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/memphy_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/memphy_timing.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/fpga/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_civ_ddr2_phy/alt_mem_if_civ_ddr2_phy_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ed_synth_ed_synth_emif" as="phy" />
  <messages>
   <message level="Debug" culprit="ed_synth">queue size: 3 starting:alt_mem_if_civ_ddr2_phy "submodules/ed_synth_ed_synth_emif_phy"</message>
   <message level="Info" culprit="phy"><![CDATA["<b>emif</b>" instantiated <b>alt_mem_if_civ_ddr2_phy</b> "<b>phy</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_mem_if_civ_ddr2_controller:1.0.0:ALT_MEM_IF_DEVICE_FAMILY=Cyclone IV GX,ALT_MEM_IF_ENABLE_DEBUG_INTERFACE=false,ALT_MEM_IF_ENABLE_LOCAL_CTRL_INTERFACE=false,ALT_MEM_IF_ENABLE_SOFT_RESET_INTERFACE=false,ALT_MEM_IF_MEM_CLK_FREQ=100.0,ALT_MEM_IF_PLL_REFCLK_FREQ=50.0,ALT_MEM_IF_SPEED_GRADE=8L,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=4,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_DEVICE_WIDTH=1,CFG_ENABLE_INTR=0,CFG_ENABLE_NO_DM=0,CFG_GEN_DBE=0,CFG_GEN_SBE=0,CFG_INTERFACE_WIDTH=8,CFG_MASK_CORRDROP_INTR=0,CFG_MASK_DBE_INTR=0,CFG_MASK_SBE_INTR=0,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=3,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=1,CFG_SELF_RFSH_EXIT_CYCLES=200,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TYPE=1,CFG_WRITE_ODT_CHIP=1,CSR_ADDR_WIDTH=16,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTO_POWER_DOWN_CYCLES=0,CTL_COMMAND_QUEUE_LOOK_AHEAD_DEPTH=4,CTL_CSR_ENABLED=0,CTL_DATA_RATE=Full,CTL_ECC_ENABLED=0,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_RMW_ENABLED=0,CTL_ENABLE_AUTO_ECC=false,CTL_ENABLE_AUTO_POWER_DOWN=false,CTL_ENABLE_AUTO_PRECHARGE_CONTROL=false,CTL_ENABLE_AUTO_REFRESH_CONTROLS=false,CTL_ENABLE_CONFIG_STATUS_INTERFACE=false,CTL_ENABLE_ECC_LOGIC=false,CTL_ENABLE_REORDERING=true,CTL_ENABLE_SELF_REFRESH_CONTROLS=false,CTL_LOCAL_MAXIMUM_BURST_COUNT=4,CTL_LOCAL_TO_MEMORY_ADDRESS_MAPPING=CHIP-ROW-BANK-COL,CTL_ODT_ENABLED=0,CTL_OUTPUT_REGD=0,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=0,CTL_REORDERING_STARVATION_LIMIT=10,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,DWIDTH_RATIO=2,EX_DESIGN_GEN_SIM=true,EX_DESIGN_GEN_SYNTH=true,EX_DESIGN_HDL_FORMAT=Verilog,EX_DESIGN_SEL_DESIGN=AltMemPHY Example Design,LOCAL_ADDR_WIDTH=24,LOCAL_BE_WIDTH=2,LOCAL_CS_WIDTH=0,LOCAL_DATA_WIDTH=16,LOCAL_ID_WIDTH=8,LOCAL_IF_DWIDTH_AFTER_ECC=16,LOCAL_IF_TYPE=AVALON,LOCAL_SIZE_WIDTH=3,MAX_LOCAL_DATA_WIDTH=80,MAX_MEM_IF_BANKADDR_WIDTH=3,MAX_MEM_IF_CHIP=4,MAX_MEM_IF_COLADDR_WIDTH=12,MAX_MEM_IF_CS_WIDTH=30,MAX_MEM_IF_DQS_WIDTH=5,MAX_MEM_IF_DQ_WIDTH=40,MAX_MEM_IF_MASK_WIDTH=5,MAX_MEM_IF_ODT_WIDTH=1,MAX_MEM_IF_ROWADDR_WIDTH=16,MEM_ACTIVE_TO_PRECHARGE_TIME=40.0,MEM_ACTIVE_TO_READ_WRITE_TIME=15.0,MEM_ADDITIVE_CAS_LATENCY=Disabled,MEM_ADDR_COMMAND_INPUT_HOLD_TIME=600,MEM_ADDR_COMMAND_INPUT_SETUP_TIME=600,MEM_ADD_LAT=0,MEM_AUTO_PD_CYCLES=0,MEM_AUTO_REFRESH_COMMAND_INTERVAL=75.0,MEM_BANK_ADDR_WIDTH=2,MEM_BURST_LENGTH=4,MEM_BURST_ORDERING=Sequential,MEM_CAS_3_MAX_FREQ=200.0,MEM_CAS_4_MAX_FREQ=200.0,MEM_CAS_5_MAX_FREQ=200.0,MEM_CAS_6_MAX_FREQ=200.0,MEM_CAS_LATENCY=3,MEM_CAS_WR_LAT=5,MEM_CHIP_SELECTS_PER_DIMM=1,MEM_COLUMN_ADDR_WIDTH=10,MEM_DQS_DQ_SKEW=400,MEM_DQS_FALLING_EDGE_HOLD_TIME_FROM_CK=0.2,MEM_DQS_FALLING_EDGE_TO_CK_SETUP_TIME=0.2,MEM_DQS_OUTPUT_ACCESS_TIME_FROM_CK=500,MEM_DQ_DM_INPUT_HOLD_TIME_TO_DQS=400,MEM_DQ_DM_INPUT_SETUP_TIME_TO_DQS=400,MEM_DQ_HOLD_SKEW_FACTOR=450,MEM_DQ_OUTPUT_ACCESS_TIME_FROM_CK=600,MEM_DQ_PER_DQS=8,MEM_DRIVE_DM_PINS_FROM_FPGA=true,MEM_DRIVE_STRENGTH=Normal,MEM_ENABLE_DEVICE_DLL=true,MEM_FIRST_DQS_EDGE_TO_ASSOC_CLOCK_EDGE=0.25,MEM_FORMAT=Discrete Device,MEM_FOUR_WINDOW_TIME=37.5,MEM_IF_ADDR_WIDTH=13,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_CHIP=1,MEM_IF_CKE_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_CLK_PS=10000,MEM_IF_COL_WIDTH=10,MEM_IF_CS_WIDTH=1,MEM_IF_DM_WIDTH=1,MEM_IF_DQS_WIDTH=1,MEM_IF_DWIDTH=8,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_ROW_WIDTH=13,MEM_IF_WR_TO_RD_TURNAROUND_OCT=0,MEM_LOAD_MODE_REGISTER_COMMAND_PERIOD=10.0,MEM_MAX_MEM_FREQ=200.0,MEM_MEM_INIT_TIME_AT_POWER_UP=200.0,MEM_NUM_CHIP_SELECTS=1,MEM_NUM_CLOCK_PAIRS=1,MEM_ODT_SETTING=Disabled,MEM_PRECHARGE_ADDR_BIT=10,MEM_PRECHARGE_COMMAND_PERIOD=15.0,MEM_RAS_TO_RAS_DELAY=7.5,MEM_READ_TO_PRECHARGE_TIME=7.5,MEM_REFRESH_COMMAND_INTERVAL=7.0,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=3,MEM_TFAW=5,MEM_TMRD_CK=10,MEM_TOTAL_DQ_WIDTH=8,MEM_TRAS=4,MEM_TRC=8,MEM_TRCD=2,MEM_TREFI=780,MEM_TRFC=12,MEM_TRP=2,MEM_TRRD=2,MEM_TRTP=2,MEM_TWR=2,MEM_TWTR=2,MEM_VENDOR=JEDEC,MEM_WRITE_RECOVERY_TIME=15.0,MEM_WRITE_TO_READ_PERIOD=2,PHY_ADDR_CMD_CLOCK_PHASE=90,PHY_CALIBRATION_TYPE_FOR_SIMULATION=Quick Calibration,RDBUFFER_ADDR_WIDTH=8,SYS_INFO_DEVICE=EP4CE115F29C7,SYS_INFO_DEVICE_FAMILY=Cyclone IV E,WRBUFFER_ADDR_WIDTH=6"
   instancePathKey="ed_synth:.:ed_synth:.:emif:.:ctl"
   kind="alt_mem_if_civ_ddr2_controller"
   version="1.0.0"
   name="ed_synth_ed_synth_emif_ctl">
  <parameter name="MEM_TWTR" value="2" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="MEM_ACTIVE_TO_PRECHARGE_TIME" value="40.0" />
  <parameter name="PHY_ADDR_CMD_CLOCK_PHASE" value="90" />
  <parameter name="CFG_MASK_DBE_INTR" value="0" />
  <parameter name="CFG_PORT_WIDTH_WRITE_ODT_CHIP" value="1" />
  <parameter name="MEM_DQS_FALLING_EDGE_TO_CK_SETUP_TIME" value="0.2" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="MEM_DRIVE_DM_PINS_FROM_FPGA" value="true" />
  <parameter name="MEM_REFRESH_COMMAND_INTERVAL" value="7.0" />
  <parameter name="MEM_CAS_4_MAX_FREQ" value="200.0" />
  <parameter name="CTL_USR_REFRESH" value="0" />
  <parameter name="PHY_CALIBRATION_TYPE_FOR_SIMULATION" value="Quick Calibration" />
  <parameter name="MEM_AUTO_REFRESH_COMMAND_INTERVAL" value="75.0" />
  <parameter name="MEM_ADD_LAT" value="0" />
  <parameter name="LOCAL_ADDR_WIDTH" value="24" />
  <parameter name="CFG_SELF_RFSH_EXIT_CYCLES" value="200" />
  <parameter name="MEM_RAS_TO_RAS_DELAY" value="7.5" />
  <parameter name="CFG_ENABLE_INTR" value="0" />
  <parameter name="MEM_ADDR_COMMAND_INPUT_HOLD_TIME" value="600" />
  <parameter name="CTL_REGDIMM_ENABLED" value="0" />
  <parameter name="CTL_ENABLE_AUTO_POWER_DOWN" value="false" />
  <parameter name="MEM_TRCD" value="2" />
  <parameter name="DWIDTH_RATIO" value="2" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="CFG_CLR_INTR" value="0" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="0" />
  <parameter name="MEM_NUM_CLOCK_PAIRS" value="1" />
  <parameter name="MEM_CAS_WR_LAT" value="5" />
  <parameter name="MEM_IF_DM_WIDTH" value="1" />
  <parameter name="MEM_WRITE_TO_READ_PERIOD" value="2" />
  <parameter name="LOCAL_CS_WIDTH" value="0" />
  <parameter name="CTL_ECC_RMW_ENABLED" value="0" />
  <parameter name="CTL_ENABLE_REORDERING" value="true" />
  <parameter name="LOCAL_BE_WIDTH" value="2" />
  <parameter name="CTL_ECC_ENABLED" value="0" />
  <parameter name="CFG_TYPE" value="1" />
  <parameter name="EX_DESIGN_GEN_SYNTH" value="true" />
  <parameter name="MEM_IF_CLK_PS" value="10000" />
  <parameter name="CFG_ADDR_ORDER" value="0" />
  <parameter name="MEM_LOAD_MODE_REGISTER_COMMAND_PERIOD" value="10.0" />
  <parameter name="MEM_IF_COL_WIDTH" value="10" />
  <parameter name="CFG_REORDER_DATA" value="1" />
  <parameter name="MEM_COLUMN_ADDR_WIDTH" value="10" />
  <parameter name="CTL_ODT_ENABLED" value="0" />
  <parameter name="MEM_CAS_6_MAX_FREQ" value="200.0" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="MEM_TRTP" value="2" />
  <parameter name="MAX_MEM_IF_CS_WIDTH" value="30" />
  <parameter name="CTL_COMMAND_QUEUE_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="13" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DQ_DM_INPUT_HOLD_TIME_TO_DQS" value="400" />
  <parameter name="MEM_TCL" value="3" />
  <parameter name="CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="EX_DESIGN_HDL_FORMAT" value="Verilog" />
  <parameter name="ALT_MEM_IF_ENABLE_LOCAL_CTRL_INTERFACE" value="false" />
  <parameter name="MEM_WRITE_RECOVERY_TIME" value="15.0" />
  <parameter name="MAX_MEM_IF_COLADDR_WIDTH" value="12" />
  <parameter name="MEM_PRECHARGE_COMMAND_PERIOD" value="15.0" />
  <parameter name="MEM_DQ_OUTPUT_ACCESS_TIME_FROM_CK" value="600" />
  <parameter name="MAX_MEM_IF_CHIP" value="4" />
  <parameter name="ALT_MEM_IF_ENABLE_SOFT_RESET_INTERFACE" value="false" />
  <parameter name="MEM_DQ_DM_INPUT_SETUP_TIME_TO_DQS" value="400" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="CFG_PORT_WIDTH_READ_ODT_CHIP" value="1" />
  <parameter name="MEM_ADDITIVE_CAS_LATENCY" value="Disabled" />
  <parameter name="MEM_FORMAT" value="Discrete Device" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="MEM_TRP" value="2" />
  <parameter name="ALT_MEM_IF_ENABLE_DEBUG_INTERFACE" value="false" />
  <parameter name="CTL_ENABLE_CONFIG_STATUS_INTERFACE" value="false" />
  <parameter name="CTL_REORDERING_STARVATION_LIMIT" value="10" />
  <parameter name="MEM_VENDOR" value="JEDEC" />
  <parameter name="LOCAL_DATA_WIDTH" value="16" />
  <parameter name="CFG_GEN_DBE" value="0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="CFG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="CTL_ENABLE_SELF_REFRESH_CONTROLS" value="false" />
  <parameter name="CFG_INTERFACE_WIDTH" value="8" />
  <parameter name="MEM_TMRD_CK" value="10" />
  <parameter name="CTL_ENABLE_AUTO_PRECHARGE_CONTROL" value="false" />
  <parameter name="CTL_OUTPUT_REGD" value="0" />
  <parameter name="CTL_ENABLE_ECC_LOGIC" value="false" />
  <parameter name="MEM_FIRST_DQS_EDGE_TO_ASSOC_CLOCK_EDGE" value="0.25" />
  <parameter name="MEM_DQS_DQ_SKEW" value="400" />
  <parameter name="CTL_CSR_ENABLED" value="0" />
  <parameter name="ALT_MEM_IF_SPEED_GRADE" value="8L" />
  <parameter name="EX_DESIGN_GEN_SIM" value="true" />
  <parameter name="CTL_LOCAL_MAXIMUM_BURST_COUNT" value="4" />
  <parameter name="MEM_IF_CHIP" value="1" />
  <parameter name="MEM_TRFC" value="12" />
  <parameter name="MEM_DQ_HOLD_SKEW_FACTOR" value="450" />
  <parameter name="CFG_PDN_EXIT_CYCLES" value="3" />
  <parameter name="CTL_ENABLE_AUTO_ECC" value="false" />
  <parameter name="MEM_CHIP_SELECTS_PER_DIMM" value="1" />
  <parameter name="CFG_READ_ODT_CHIP" value="0" />
  <parameter name="MEM_TOTAL_DQ_WIDTH" value="8" />
  <parameter name="CFG_BURST_LENGTH" value="4" />
  <parameter name="MEM_BURST_ORDERING" value="Sequential" />
  <parameter name="CTL_TBP_NUM" value="4" />
  <parameter name="MEM_MEM_INIT_TIME_AT_POWER_UP" value="200.0" />
  <parameter name="MEM_READ_TO_PRECHARGE_TIME" value="7.5" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="MAX_MEM_IF_DQ_WIDTH" value="40" />
  <parameter name="MEM_TRC" value="8" />
  <parameter name="MEM_DQS_OUTPUT_ACCESS_TIME_FROM_CK" value="500" />
  <parameter name="ALT_MEM_IF_PLL_REFCLK_FREQ" value="50.0" />
  <parameter name="MEM_MAX_MEM_FREQ" value="200.0" />
  <parameter name="MAX_MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="MEM_CAS_LATENCY" value="3" />
  <parameter name="SYS_INFO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="CTL_ENABLE_AUTO_REFRESH_CONTROLS" value="false" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="2" />
  <parameter name="MEM_IF_CKE_WIDTH" value="1" />
  <parameter name="MEM_DRIVE_STRENGTH" value="Normal" />
  <parameter name="MEM_DQS_FALLING_EDGE_HOLD_TIME_FROM_CK" value="0.2" />
  <parameter name="MEM_FOUR_WINDOW_TIME" value="37.5" />
  <parameter name="MAX_LOCAL_DATA_WIDTH" value="80" />
  <parameter name="CFG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="CFG_ENABLE_NO_DM" value="0" />
  <parameter name="MEM_ADDR_COMMAND_INPUT_SETUP_TIME" value="600" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="LOCAL_IF_TYPE" value="AVALON" />
  <parameter name="CFG_MASK_CORRDROP_INTR" value="0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="CTL_ECC_MULTIPLES_16_24_40_72" value="1" />
  <parameter name="MEM_TWR" value="2" />
  <parameter name="CFG_GEN_SBE" value="0" />
  <parameter name="MEM_CAS_3_MAX_FREQ" value="200.0" />
  <parameter name="CFG_DEVICE_WIDTH" value="1" />
  <parameter name="MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="1" />
  <parameter name="LOCAL_IF_DWIDTH_AFTER_ECC" value="16" />
  <parameter name="MAX_MEM_IF_DQS_WIDTH" value="5" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="ALT_MEM_IF_MEM_CLK_FREQ" value="100.0" />
  <parameter name="MEM_ENABLE_DEVICE_DLL" value="true" />
  <parameter name="MEM_ODT_SETTING" value="Disabled" />
  <parameter name="CTL_LOCAL_TO_MEMORY_ADDRESS_MAPPING" value="CHIP-ROW-BANK-COL" />
  <parameter name="CFG_STARVE_LIMIT" value="10" />
  <parameter name="ALT_MEM_IF_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="MEM_BANK_ADDR_WIDTH" value="2" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="13" />
  <parameter name="LOCAL_SIZE_WIDTH" value="3" />
  <parameter name="MEM_PRECHARGE_ADDR_BIT" value="10" />
  <parameter name="CSR_ADDR_WIDTH" value="16" />
  <parameter name="MEM_ACTIVE_TO_READ_WRITE_TIME" value="15.0" />
  <parameter name="MAX_MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="MEM_TREFI" value="780" />
  <parameter name="CTL_AUTO_POWER_DOWN_CYCLES" value="0" />
  <parameter name="MEM_IF_DWIDTH" value="8" />
  <parameter name="MEM_NUM_CHIP_SELECTS" value="1" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="3" />
  <parameter name="CFG_MASK_SBE_INTR" value="0" />
  <parameter name="MEM_IF_ROW_WIDTH" value="13" />
  <parameter name="MEM_BURST_LENGTH" value="4" />
  <parameter name="MEM_TRRD" value="2" />
  <parameter name="MEM_TRAS" value="4" />
  <parameter name="MAX_MEM_IF_MASK_WIDTH" value="5" />
  <parameter name="RDBUFFER_ADDR_WIDTH" value="8" />
  <parameter name="MAX_MEM_IF_ROWADDR_WIDTH" value="16" />
  <parameter name="EX_DESIGN_SEL_DESIGN" value="AltMemPHY Example Design" />
  <parameter name="CTL_DATA_RATE" value="Full" />
  <parameter name="MEM_CAS_5_MAX_FREQ" value="200.0" />
  <parameter name="MEM_TFAW" value="5" />
  <generatedFiles>
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/ed_synth_ed_synth_emif_ctl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_arbiter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_buffer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_buffer_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_burst_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_burst_tracking.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_cmd_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_controller_st_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_dataid_manager.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_define.iv"
       type="VERILOG_INCLUDE"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_input_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_list.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_odt_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_rank_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_rdata_path.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_sideband.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_tbp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_timing_param.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/alt_mem_ddrx_wdata_path.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/fpga/ip/altera/alt_mem_if/alt_mem_if_controllers/alt_mem_if_civ_ddr2_controller/alt_mem_if_civ_ddr2_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ed_synth_ed_synth_emif" as="ctl" />
  <messages>
   <message level="Debug" culprit="ed_synth">queue size: 2 starting:alt_mem_if_civ_ddr2_controller "submodules/ed_synth_ed_synth_emif_ctl"</message>
   <message level="Info" culprit="ctl"><![CDATA["<b>emif</b>" instantiated <b>alt_mem_if_civ_ddr2_controller</b> "<b>ctl</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_mem_if_civ_ddr2_status_bridge:1.0.0:ALT_MEM_IF_DEVICE_FAMILY=Cyclone IV GX,ALT_MEM_IF_ENABLE_DEBUG_INTERFACE=false,ALT_MEM_IF_ENABLE_LOCAL_CTRL_INTERFACE=false,ALT_MEM_IF_ENABLE_SOFT_RESET_INTERFACE=false,ALT_MEM_IF_MEM_CLK_FREQ=100.0,ALT_MEM_IF_PLL_REFCLK_FREQ=50.0,ALT_MEM_IF_SPEED_GRADE=8L,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=4,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_DEVICE_WIDTH=1,CFG_ENABLE_INTR=0,CFG_ENABLE_NO_DM=0,CFG_GEN_DBE=0,CFG_GEN_SBE=0,CFG_INTERFACE_WIDTH=8,CFG_MASK_CORRDROP_INTR=0,CFG_MASK_DBE_INTR=0,CFG_MASK_SBE_INTR=0,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=3,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=1,CFG_SELF_RFSH_EXIT_CYCLES=200,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TYPE=1,CFG_WRITE_ODT_CHIP=1,CSR_ADDR_WIDTH=16,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_AUTO_POWER_DOWN_CYCLES=0,CTL_COMMAND_QUEUE_LOOK_AHEAD_DEPTH=4,CTL_CSR_ENABLED=0,CTL_DATA_RATE=Full,CTL_ECC_ENABLED=0,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_RMW_ENABLED=0,CTL_ENABLE_AUTO_ECC=false,CTL_ENABLE_AUTO_POWER_DOWN=false,CTL_ENABLE_AUTO_PRECHARGE_CONTROL=false,CTL_ENABLE_AUTO_REFRESH_CONTROLS=false,CTL_ENABLE_CONFIG_STATUS_INTERFACE=false,CTL_ENABLE_ECC_LOGIC=false,CTL_ENABLE_REORDERING=true,CTL_ENABLE_SELF_REFRESH_CONTROLS=false,CTL_LOCAL_MAXIMUM_BURST_COUNT=4,CTL_LOCAL_TO_MEMORY_ADDRESS_MAPPING=CHIP-ROW-BANK-COL,CTL_ODT_ENABLED=0,CTL_OUTPUT_REGD=0,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=0,CTL_REORDERING_STARVATION_LIMIT=10,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=0,DWIDTH_RATIO=2,EX_DESIGN_GEN_SIM=true,EX_DESIGN_GEN_SYNTH=true,EX_DESIGN_HDL_FORMAT=Verilog,EX_DESIGN_SEL_DESIGN=AltMemPHY Example Design,LOCAL_ADDR_WIDTH=24,LOCAL_BE_WIDTH=2,LOCAL_CS_WIDTH=0,LOCAL_DATA_WIDTH=16,LOCAL_ID_WIDTH=8,LOCAL_IF_DWIDTH_AFTER_ECC=16,LOCAL_IF_TYPE=AVALON,LOCAL_SIZE_WIDTH=3,MAX_LOCAL_DATA_WIDTH=80,MAX_MEM_IF_BANKADDR_WIDTH=3,MAX_MEM_IF_CHIP=4,MAX_MEM_IF_COLADDR_WIDTH=12,MAX_MEM_IF_CS_WIDTH=30,MAX_MEM_IF_DQS_WIDTH=5,MAX_MEM_IF_DQ_WIDTH=40,MAX_MEM_IF_MASK_WIDTH=5,MAX_MEM_IF_ODT_WIDTH=1,MAX_MEM_IF_ROWADDR_WIDTH=16,MEM_ACTIVE_TO_PRECHARGE_TIME=40.0,MEM_ACTIVE_TO_READ_WRITE_TIME=15.0,MEM_ADDITIVE_CAS_LATENCY=Disabled,MEM_ADDR_COMMAND_INPUT_HOLD_TIME=600,MEM_ADDR_COMMAND_INPUT_SETUP_TIME=600,MEM_ADD_LAT=0,MEM_AUTO_PD_CYCLES=0,MEM_AUTO_REFRESH_COMMAND_INTERVAL=75.0,MEM_BANK_ADDR_WIDTH=2,MEM_BURST_LENGTH=4,MEM_BURST_ORDERING=Sequential,MEM_CAS_3_MAX_FREQ=200.0,MEM_CAS_4_MAX_FREQ=200.0,MEM_CAS_5_MAX_FREQ=200.0,MEM_CAS_6_MAX_FREQ=200.0,MEM_CAS_LATENCY=3,MEM_CAS_WR_LAT=5,MEM_CHIP_SELECTS_PER_DIMM=1,MEM_COLUMN_ADDR_WIDTH=10,MEM_DQS_DQ_SKEW=400,MEM_DQS_FALLING_EDGE_HOLD_TIME_FROM_CK=0.2,MEM_DQS_FALLING_EDGE_TO_CK_SETUP_TIME=0.2,MEM_DQS_OUTPUT_ACCESS_TIME_FROM_CK=500,MEM_DQ_DM_INPUT_HOLD_TIME_TO_DQS=400,MEM_DQ_DM_INPUT_SETUP_TIME_TO_DQS=400,MEM_DQ_HOLD_SKEW_FACTOR=450,MEM_DQ_OUTPUT_ACCESS_TIME_FROM_CK=600,MEM_DQ_PER_DQS=8,MEM_DRIVE_DM_PINS_FROM_FPGA=true,MEM_DRIVE_STRENGTH=Normal,MEM_ENABLE_DEVICE_DLL=true,MEM_FIRST_DQS_EDGE_TO_ASSOC_CLOCK_EDGE=0.25,MEM_FORMAT=Discrete Device,MEM_FOUR_WINDOW_TIME=37.5,MEM_IF_ADDR_WIDTH=13,MEM_IF_BANKADDR_WIDTH=2,MEM_IF_CHIP=1,MEM_IF_CKE_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_CLK_PS=10000,MEM_IF_COL_WIDTH=10,MEM_IF_CS_WIDTH=1,MEM_IF_DM_WIDTH=1,MEM_IF_DQS_WIDTH=1,MEM_IF_DWIDTH=8,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=3,MEM_IF_ROW_WIDTH=13,MEM_IF_WR_TO_RD_TURNAROUND_OCT=0,MEM_LOAD_MODE_REGISTER_COMMAND_PERIOD=10.0,MEM_MAX_MEM_FREQ=200.0,MEM_MEM_INIT_TIME_AT_POWER_UP=200.0,MEM_NUM_CHIP_SELECTS=1,MEM_NUM_CLOCK_PAIRS=1,MEM_ODT_SETTING=Disabled,MEM_PRECHARGE_ADDR_BIT=10,MEM_PRECHARGE_COMMAND_PERIOD=15.0,MEM_RAS_TO_RAS_DELAY=7.5,MEM_READ_TO_PRECHARGE_TIME=7.5,MEM_REFRESH_COMMAND_INTERVAL=7.0,MEM_ROW_ADDR_WIDTH=13,MEM_TCL=3,MEM_TFAW=5,MEM_TMRD_CK=10,MEM_TOTAL_DQ_WIDTH=8,MEM_TRAS=4,MEM_TRC=8,MEM_TRCD=2,MEM_TREFI=780,MEM_TRFC=12,MEM_TRP=2,MEM_TRRD=2,MEM_TRTP=2,MEM_TWR=2,MEM_TWTR=2,MEM_VENDOR=JEDEC,MEM_WRITE_RECOVERY_TIME=15.0,MEM_WRITE_TO_READ_PERIOD=2,PHY_ADDR_CMD_CLOCK_PHASE=90,PHY_CALIBRATION_TYPE_FOR_SIMULATION=Quick Calibration,RDBUFFER_ADDR_WIDTH=8,SYS_INFO_DEVICE=EP4CE115F29C7,SYS_INFO_DEVICE_FAMILY=Cyclone IV E,WRBUFFER_ADDR_WIDTH=6"
   instancePathKey="ed_synth:.:ed_synth:.:emif:.:status_bridge"
   kind="alt_mem_if_civ_ddr2_status_bridge"
   version="1.0.0"
   name="ed_synth_ed_synth_emif_status_bridge">
  <parameter name="MEM_TWTR" value="2" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="MEM_ACTIVE_TO_PRECHARGE_TIME" value="40.0" />
  <parameter name="PHY_ADDR_CMD_CLOCK_PHASE" value="90" />
  <parameter name="CFG_MASK_DBE_INTR" value="0" />
  <parameter name="CFG_PORT_WIDTH_WRITE_ODT_CHIP" value="1" />
  <parameter name="MEM_DQS_FALLING_EDGE_TO_CK_SETUP_TIME" value="0.2" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="MEM_DRIVE_DM_PINS_FROM_FPGA" value="true" />
  <parameter name="MEM_REFRESH_COMMAND_INTERVAL" value="7.0" />
  <parameter name="MEM_CAS_4_MAX_FREQ" value="200.0" />
  <parameter name="CTL_USR_REFRESH" value="0" />
  <parameter name="PHY_CALIBRATION_TYPE_FOR_SIMULATION" value="Quick Calibration" />
  <parameter name="MEM_AUTO_REFRESH_COMMAND_INTERVAL" value="75.0" />
  <parameter name="MEM_ADD_LAT" value="0" />
  <parameter name="LOCAL_ADDR_WIDTH" value="24" />
  <parameter name="CFG_SELF_RFSH_EXIT_CYCLES" value="200" />
  <parameter name="MEM_RAS_TO_RAS_DELAY" value="7.5" />
  <parameter name="CFG_ENABLE_INTR" value="0" />
  <parameter name="MEM_ADDR_COMMAND_INPUT_HOLD_TIME" value="600" />
  <parameter name="CTL_REGDIMM_ENABLED" value="0" />
  <parameter name="CTL_ENABLE_AUTO_POWER_DOWN" value="false" />
  <parameter name="MEM_TRCD" value="2" />
  <parameter name="DWIDTH_RATIO" value="2" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="CFG_CLR_INTR" value="0" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="0" />
  <parameter name="MEM_NUM_CLOCK_PAIRS" value="1" />
  <parameter name="MEM_CAS_WR_LAT" value="5" />
  <parameter name="MEM_IF_DM_WIDTH" value="1" />
  <parameter name="MEM_WRITE_TO_READ_PERIOD" value="2" />
  <parameter name="LOCAL_CS_WIDTH" value="0" />
  <parameter name="CTL_ECC_RMW_ENABLED" value="0" />
  <parameter name="CTL_ENABLE_REORDERING" value="true" />
  <parameter name="LOCAL_BE_WIDTH" value="2" />
  <parameter name="CTL_ECC_ENABLED" value="0" />
  <parameter name="CFG_TYPE" value="1" />
  <parameter name="EX_DESIGN_GEN_SYNTH" value="true" />
  <parameter name="MEM_IF_CLK_PS" value="10000" />
  <parameter name="CFG_ADDR_ORDER" value="0" />
  <parameter name="MEM_LOAD_MODE_REGISTER_COMMAND_PERIOD" value="10.0" />
  <parameter name="MEM_IF_COL_WIDTH" value="10" />
  <parameter name="CFG_REORDER_DATA" value="1" />
  <parameter name="MEM_COLUMN_ADDR_WIDTH" value="10" />
  <parameter name="CTL_ODT_ENABLED" value="0" />
  <parameter name="MEM_CAS_6_MAX_FREQ" value="200.0" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="MEM_TRTP" value="2" />
  <parameter name="MAX_MEM_IF_CS_WIDTH" value="30" />
  <parameter name="CTL_COMMAND_QUEUE_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="13" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="MEM_DQ_DM_INPUT_HOLD_TIME_TO_DQS" value="400" />
  <parameter name="MEM_TCL" value="3" />
  <parameter name="CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="EX_DESIGN_HDL_FORMAT" value="Verilog" />
  <parameter name="ALT_MEM_IF_ENABLE_LOCAL_CTRL_INTERFACE" value="false" />
  <parameter name="MEM_WRITE_RECOVERY_TIME" value="15.0" />
  <parameter name="MAX_MEM_IF_COLADDR_WIDTH" value="12" />
  <parameter name="MEM_PRECHARGE_COMMAND_PERIOD" value="15.0" />
  <parameter name="MEM_DQ_OUTPUT_ACCESS_TIME_FROM_CK" value="600" />
  <parameter name="MAX_MEM_IF_CHIP" value="4" />
  <parameter name="ALT_MEM_IF_ENABLE_SOFT_RESET_INTERFACE" value="false" />
  <parameter name="MEM_DQ_DM_INPUT_SETUP_TIME_TO_DQS" value="400" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="CFG_PORT_WIDTH_READ_ODT_CHIP" value="1" />
  <parameter name="MEM_ADDITIVE_CAS_LATENCY" value="Disabled" />
  <parameter name="MEM_FORMAT" value="Discrete Device" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="MEM_TRP" value="2" />
  <parameter name="ALT_MEM_IF_ENABLE_DEBUG_INTERFACE" value="false" />
  <parameter name="CTL_ENABLE_CONFIG_STATUS_INTERFACE" value="false" />
  <parameter name="CTL_REORDERING_STARVATION_LIMIT" value="10" />
  <parameter name="MEM_VENDOR" value="JEDEC" />
  <parameter name="LOCAL_DATA_WIDTH" value="16" />
  <parameter name="CFG_GEN_DBE" value="0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="0" />
  <parameter name="CFG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="CTL_ENABLE_SELF_REFRESH_CONTROLS" value="false" />
  <parameter name="CFG_INTERFACE_WIDTH" value="8" />
  <parameter name="MEM_TMRD_CK" value="10" />
  <parameter name="CTL_ENABLE_AUTO_PRECHARGE_CONTROL" value="false" />
  <parameter name="CTL_OUTPUT_REGD" value="0" />
  <parameter name="CTL_ENABLE_ECC_LOGIC" value="false" />
  <parameter name="MEM_FIRST_DQS_EDGE_TO_ASSOC_CLOCK_EDGE" value="0.25" />
  <parameter name="MEM_DQS_DQ_SKEW" value="400" />
  <parameter name="CTL_CSR_ENABLED" value="0" />
  <parameter name="ALT_MEM_IF_SPEED_GRADE" value="8L" />
  <parameter name="EX_DESIGN_GEN_SIM" value="true" />
  <parameter name="CTL_LOCAL_MAXIMUM_BURST_COUNT" value="4" />
  <parameter name="MEM_IF_CHIP" value="1" />
  <parameter name="MEM_TRFC" value="12" />
  <parameter name="MEM_DQ_HOLD_SKEW_FACTOR" value="450" />
  <parameter name="CFG_PDN_EXIT_CYCLES" value="3" />
  <parameter name="CTL_ENABLE_AUTO_ECC" value="false" />
  <parameter name="MEM_CHIP_SELECTS_PER_DIMM" value="1" />
  <parameter name="CFG_READ_ODT_CHIP" value="0" />
  <parameter name="MEM_TOTAL_DQ_WIDTH" value="8" />
  <parameter name="CFG_BURST_LENGTH" value="4" />
  <parameter name="MEM_BURST_ORDERING" value="Sequential" />
  <parameter name="CTL_TBP_NUM" value="4" />
  <parameter name="MEM_MEM_INIT_TIME_AT_POWER_UP" value="200.0" />
  <parameter name="MEM_READ_TO_PRECHARGE_TIME" value="7.5" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="MAX_MEM_IF_DQ_WIDTH" value="40" />
  <parameter name="MEM_TRC" value="8" />
  <parameter name="MEM_DQS_OUTPUT_ACCESS_TIME_FROM_CK" value="500" />
  <parameter name="ALT_MEM_IF_PLL_REFCLK_FREQ" value="50.0" />
  <parameter name="MEM_MAX_MEM_FREQ" value="200.0" />
  <parameter name="MAX_MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="MEM_CAS_LATENCY" value="3" />
  <parameter name="SYS_INFO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="CTL_ENABLE_AUTO_REFRESH_CONTROLS" value="false" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="2" />
  <parameter name="MEM_IF_CKE_WIDTH" value="1" />
  <parameter name="MEM_DRIVE_STRENGTH" value="Normal" />
  <parameter name="MEM_DQS_FALLING_EDGE_HOLD_TIME_FROM_CK" value="0.2" />
  <parameter name="MEM_FOUR_WINDOW_TIME" value="37.5" />
  <parameter name="MAX_LOCAL_DATA_WIDTH" value="80" />
  <parameter name="CFG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="CFG_ENABLE_NO_DM" value="0" />
  <parameter name="MEM_ADDR_COMMAND_INPUT_SETUP_TIME" value="600" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="LOCAL_IF_TYPE" value="AVALON" />
  <parameter name="CFG_MASK_CORRDROP_INTR" value="0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="CTL_ECC_MULTIPLES_16_24_40_72" value="1" />
  <parameter name="MEM_TWR" value="2" />
  <parameter name="CFG_GEN_SBE" value="0" />
  <parameter name="MEM_CAS_3_MAX_FREQ" value="200.0" />
  <parameter name="CFG_DEVICE_WIDTH" value="1" />
  <parameter name="MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="1" />
  <parameter name="LOCAL_IF_DWIDTH_AFTER_ECC" value="16" />
  <parameter name="MAX_MEM_IF_DQS_WIDTH" value="5" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="ALT_MEM_IF_MEM_CLK_FREQ" value="100.0" />
  <parameter name="MEM_ENABLE_DEVICE_DLL" value="true" />
  <parameter name="MEM_ODT_SETTING" value="Disabled" />
  <parameter name="CTL_LOCAL_TO_MEMORY_ADDRESS_MAPPING" value="CHIP-ROW-BANK-COL" />
  <parameter name="CFG_STARVE_LIMIT" value="10" />
  <parameter name="ALT_MEM_IF_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="MEM_BANK_ADDR_WIDTH" value="2" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="13" />
  <parameter name="LOCAL_SIZE_WIDTH" value="3" />
  <parameter name="MEM_PRECHARGE_ADDR_BIT" value="10" />
  <parameter name="CSR_ADDR_WIDTH" value="16" />
  <parameter name="MEM_ACTIVE_TO_READ_WRITE_TIME" value="15.0" />
  <parameter name="MAX_MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="MEM_TREFI" value="780" />
  <parameter name="CTL_AUTO_POWER_DOWN_CYCLES" value="0" />
  <parameter name="MEM_IF_DWIDTH" value="8" />
  <parameter name="MEM_NUM_CHIP_SELECTS" value="1" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="3" />
  <parameter name="CFG_MASK_SBE_INTR" value="0" />
  <parameter name="MEM_IF_ROW_WIDTH" value="13" />
  <parameter name="MEM_BURST_LENGTH" value="4" />
  <parameter name="MEM_TRRD" value="2" />
  <parameter name="MEM_TRAS" value="4" />
  <parameter name="MAX_MEM_IF_MASK_WIDTH" value="5" />
  <parameter name="RDBUFFER_ADDR_WIDTH" value="8" />
  <parameter name="MAX_MEM_IF_ROWADDR_WIDTH" value="16" />
  <parameter name="EX_DESIGN_SEL_DESIGN" value="AltMemPHY Example Design" />
  <parameter name="CTL_DATA_RATE" value="Full" />
  <parameter name="MEM_CAS_5_MAX_FREQ" value="200.0" />
  <parameter name="MEM_TFAW" value="5" />
  <generatedFiles>
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/ed_synth_ed_synth_emif_status_bridge.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/fpga/ip/altera/alt_mem_if/bridges/alt_mem_if_civ_ddr2_status_bridge/alt_mem_if_civ_ddr2_status_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ed_synth_ed_synth_emif" as="status_bridge" />
  <messages>
   <message level="Debug" culprit="ed_synth">queue size: 1 starting:alt_mem_if_civ_ddr2_status_bridge "submodules/ed_synth_ed_synth_emif_status_bridge"</message>
   <message level="Info" culprit="status_bridge"><![CDATA["<b>emif</b>" instantiated <b>alt_mem_if_civ_ddr2_status_bridge</b> "<b>status_bridge</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_traffic_generator_core:22.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone IV E,DEVICE_FAMILY_PARAM=,DISABLE_CHILD_MESSAGING=false,DRIVER_SIGNATURE=1431634141,ENABLE_CTRL_AVALON_INTERFACE=false,ENABLE_EMIT_BFM_MASTER=false,HARD_EMIF=false,HARD_PHY=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEIVE,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=2,SYS_INFO_DEVICE_FAMILY=Cyclone IV E,TG_AVL_ADDR_WIDTH=24,TG_AVL_ADDR_WIDTH_IN=24,TG_AVL_BE_WIDTH=2,TG_AVL_DATA_WIDTH=16,TG_AVL_DATA_WIDTH_IN=16,TG_AVL_MAX_SIZE=4,TG_AVL_NUM_SYMBOLS=2,TG_AVL_SIZE_WIDTH=3,TG_AVL_SYMBOL_WIDTH=8,TG_AVL_WORD_ADDR_WIDTH=24,TG_BLOCK_RW_BLOCK_SIZE=8,TG_BLOCK_RW_RAND_ADDR_COUNT=8,TG_BLOCK_RW_RAND_SEQ_ADDR_COUNT=8,TG_BLOCK_RW_SEQ_ADDR_COUNT=8,TG_BURST_BEGIN=true,TG_BURST_ON_BURST_BOUNDARY=false,TG_BYTE_ENABLE=true,TG_DO_NOT_CROSS_4KB_BOUNDARY=false,TG_ENABLE_DRIVER_CSR_MASTER=false,TG_ENABLE_READ_COMPARE=true,TG_ENABLE_UNIX_ID=false,TG_GEN_BYTE_ADDR=false,TG_MAX_READ_LATENCY=20,TG_NUM_DRIVER_LOOP=1,TG_PNF_ENABLE=true,TG_POWER_OF_TWO_BURSTS_ONLY=false,TG_POWER_OF_TWO_BUS=true,TG_RANDOM_BYTE_ENABLE=true,TG_RAND_ADDR_GEN_MAX_BURSTCOUNT=4,TG_RAND_ADDR_GEN_MIN_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_MAX_BURSTCOUNT=4,TG_RAND_SEQ_ADDR_GEN_MIN_BURSTCOUNT=1,TG_RAND_SEQ_ADDR_GEN_RAND_ADDR_PERCENT=50,TG_SEQ_ADDR_GEN_MAX_BURSTCOUNT=4,TG_SEQ_ADDR_GEN_MIN_BURSTCOUNT=1,TG_SINGLE_RW_RAND_ADDR_COUNT=32,TG_SINGLE_RW_RAND_SEQ_ADDR_COUNT=32,TG_SINGLE_RW_SEQ_ADDR_COUNT=32,TG_SOPC_COMPAT_RESET=false,TG_TEMPLATE_STAGE_COUNT=4,TG_TIMEOUT_COUNTER_WIDTH=32,TG_TWO_AVL_INTERFACES=false,TG_USE_LITE_DRIVER=false,TG_USE_UNIX_ID=0"
   instancePathKey="ed_synth:.:ed_synth:.:tg:.:traffic_generator_0"
   kind="altera_avalon_mm_traffic_generator_core"
   version="22.1"
   name="driver_avl_use_be_avl_use_burstbegin">
  <parameter name="DRIVER_SIGNATURE" value="1431634141" />
  <parameter name="TG_SOPC_COMPAT_RESET" value="false" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="false" />
  <parameter name="TG_USE_LITE_DRIVER" value="false" />
  <parameter name="TG_BLOCK_RW_RAND_ADDR_COUNT" value="8" />
  <parameter name="TG_BURST_BEGIN" value="true" />
  <parameter name="TG_RAND_SEQ_ADDR_GEN_MIN_BURSTCOUNT" value="1" />
  <parameter name="TG_BYTE_ENABLE" value="true" />
  <parameter name="TG_ENABLE_DRIVER_CSR_MASTER" value="false" />
  <parameter name="TG_USE_UNIX_ID" value="0" />
  <parameter name="TG_AVL_MAX_SIZE" value="4" />
  <parameter name="TG_NUM_DRIVER_LOOP" value="1" />
  <parameter name="TG_BURST_ON_BURST_BOUNDARY" value="false" />
  <parameter name="TG_RANDOM_BYTE_ENABLE" value="true" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="TG_GEN_BYTE_ADDR" value="false" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="TG_AVL_BE_WIDTH" value="2" />
  <parameter name="TG_AVL_SIZE_WIDTH" value="3" />
  <parameter name="TG_BLOCK_RW_RAND_SEQ_ADDR_COUNT" value="8" />
  <parameter name="TG_SINGLE_RW_RAND_SEQ_ADDR_COUNT" value="32" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="TG_ENABLE_UNIX_ID" value="false" />
  <parameter name="HARD_PHY" value="false" />
  <parameter name="TG_SINGLE_RW_SEQ_ADDR_COUNT" value="32" />
  <parameter name="TG_AVL_ADDR_WIDTH_IN" value="24" />
  <parameter name="TG_AVL_NUM_SYMBOLS" value="2" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="TG_AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="TG_TWO_AVL_INTERFACES" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEIVE" />
  <parameter name="DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="TG_SINGLE_RW_RAND_ADDR_COUNT" value="32" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="TG_MAX_READ_LATENCY" value="20" />
  <parameter name="TG_AVL_ADDR_WIDTH" value="24" />
  <parameter name="TG_POWER_OF_TWO_BUS" value="true" />
  <parameter name="TG_BLOCK_RW_SEQ_ADDR_COUNT" value="8" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="TG_RAND_ADDR_GEN_MIN_BURSTCOUNT" value="1" />
  <parameter name="TG_RAND_SEQ_ADDR_GEN_MAX_BURSTCOUNT" value="4" />
  <parameter name="TG_TEMPLATE_STAGE_COUNT" value="4" />
  <parameter name="TG_DO_NOT_CROSS_4KB_BOUNDARY" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TG_RAND_SEQ_ADDR_GEN_RAND_ADDR_PERCENT" value="50" />
  <parameter name="TG_ENABLE_READ_COMPARE" value="true" />
  <parameter name="TG_SEQ_ADDR_GEN_MAX_BURSTCOUNT" value="4" />
  <parameter name="TG_TIMEOUT_COUNTER_WIDTH" value="32" />
  <parameter name="TG_AVL_DATA_WIDTH" value="16" />
  <parameter name="TG_AVL_DATA_WIDTH_IN" value="16" />
  <parameter name="TG_BLOCK_RW_BLOCK_SIZE" value="8" />
  <parameter name="TG_POWER_OF_TWO_BURSTS_ONLY" value="false" />
  <parameter name="TG_AVL_WORD_ADDR_WIDTH" value="24" />
  <parameter name="TG_RAND_ADDR_GEN_MAX_BURSTCOUNT" value="4" />
  <parameter name="TG_PNF_ENABLE" value="true" />
  <parameter name="TG_SEQ_ADDR_GEN_MIN_BURSTCOUNT" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/driver_definitions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/burst_boundary_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/lfsr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/lfsr_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/rand_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/rand_burstcount_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/rand_num_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/rand_seq_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/scfifo_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/seq_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/template_addr_gen.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/template_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/driver_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/DELL/AppData/Local/Temp/alt9919_2309074667928930051.dir/0002_alt_mem_if_civ_ddr2_emif_0_gen/qii/ed_synth/synthesis/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/fpga/ip/altera/alt_mem_if/altera_avalon_mm_traffic_generator/altera_avalon_mm_traffic_generator_core/altera_avalon_mm_traffic_generator_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ed_synth_ed_synth_tg" as="traffic_generator_0" />
  <messages>
   <message level="Debug" culprit="ed_synth">queue size: 0 starting:altera_avalon_mm_traffic_generator_core "submodules/driver_avl_use_be_avl_use_burstbegin"</message>
   <message level="Info" culprit="traffic_generator_0"><![CDATA["<b>tg</b>" instantiated <b>altera_avalon_mm_traffic_generator_core</b> "<b>traffic_generator_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
