module dff_8bit_ena(
	input [7:0] d,
	input clk,
	input reset, ena,
	output reg [7:0] q);
	
	always@(posedge clk , posedge ena)begin
		if(reset)
			q <= 0;
		else
			q <= d;
	end

endmodule