{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719174462943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719174462945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 23 17:27:42 2024 " "Processing started: Sun Jun 23 17:27:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719174462945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174462945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174462945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719174463867 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719174463868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719174479697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174479697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopt.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopt.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopt " "Found entity 1: flipflopt" {  } { { "flipflopt.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/flipflopt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719174479702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174479702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719174479707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174479707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopd.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopd " "Found entity 1: flipflopd" {  } { { "flipflopd.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/flipflopd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719174479710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174479710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "da DA clock.v(32) " "Verilog HDL Declaration information at clock.v(32): object \"da\" differs only in case from object \"DA\" in the same scope" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719174479715 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "db DB clock.v(32) " "Verilog HDL Declaration information at clock.v(32): object \"db\" differs only in case from object \"DB\" in the same scope" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719174479715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719174479717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174479717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopjk.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopjk.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopjk " "Found entity 1: flipflopjk" {  } { { "flipflopjk.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/flipflopjk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719174479721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174479721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file display7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "display7seg.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/display7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719174479726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174479726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadordezena.v 1 1 " "Found 1 design units, including 1 entities, in source file contadordezena.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadordezena " "Found entity 1: contadordezena" {  } { { "contadordezena.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contadordezena.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719174479731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174479731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/displaydezena.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/displaydezena.v" { { "Info" "ISGN_ENTITY_NAME" "1 displaydezena " "Found entity 1: displaydezena" {  } { { "output_files/displaydezena.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/output_files/displaydezena.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719174479733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174479733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorunidade.v 1 1 " "Found 1 design units, including 1 entities, in source file contadorunidade.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadorunidade " "Found entity 1: contadorunidade" {  } { { "contadorunidade.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contadorunidade.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719174479739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174479739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopdisplay " "Found entity 1: flipflopdisplay" {  } { { "flipflopdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/flipflopdisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719174479743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174479743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorunidademin.v 1 1 " "Found 1 design units, including 1 entities, in source file contadorunidademin.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadorunidademin " "Found entity 1: contadorunidademin" {  } { { "contadorunidademin.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contadorunidademin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719174479748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174479748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadordezenamin.v 1 1 " "Found 1 design units, including 1 entities, in source file contadordezenamin.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadordezenamin " "Found entity 1: contadordezenamin" {  } { { "contadordezenamin.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contadordezenamin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719174479753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174479753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file muxdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxdisplay " "Found entity 1: muxdisplay" {  } { { "muxdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/muxdisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719174479757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174479757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/demuxdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/demuxdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 demuxdisplay " "Found entity 1: demuxdisplay" {  } { { "output_files/demuxdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/output_files/demuxdisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719174479761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174479761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leveltopulse.v 1 1 " "Found 1 design units, including 1 entities, in source file leveltopulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 leveltopulse " "Found entity 1: leveltopulse" {  } { { "leveltopulse.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/leveltopulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719174479764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174479764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema_irrigacao.v 1 1 " "Found 1 design units, including 1 entities, in source file sistema_irrigacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 sistema_irrigacao " "Found entity 1: sistema_irrigacao" {  } { { "sistema_irrigacao.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/sistema_irrigacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719174479768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174479768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caixa_agua.v 1 1 " "Found 1 design units, including 1 entities, in source file caixa_agua.v" { { "Info" "ISGN_ENTITY_NAME" "1 caixa_agua " "Found entity 1: caixa_agua" {  } { { "caixa_agua.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/caixa_agua.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719174479773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174479773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irrigacao.v 1 1 " "Found 1 design units, including 1 entities, in source file irrigacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 irrigacao " "Found entity 1: irrigacao" {  } { { "irrigacao.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/irrigacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719174479778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174479778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrizleds.v 1 1 " "Found 1 design units, including 1 entities, in source file matrizleds.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrizleds " "Found entity 1: matrizleds" {  } { { "matrizleds.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/matrizleds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719174479784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174479784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "jd JD contadormatriz.v(5) " "Verilog HDL Declaration information at contadormatriz.v(5): object \"jd\" differs only in case from object \"JD\" in the same scope" {  } { { "contadormatriz.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contadormatriz.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719174479789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "jc JC contadormatriz.v(5) " "Verilog HDL Declaration information at contadormatriz.v(5): object \"jc\" differs only in case from object \"JC\" in the same scope" {  } { { "contadormatriz.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contadormatriz.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719174479789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "kc KC contadormatriz.v(6) " "Verilog HDL Declaration information at contadormatriz.v(6): object \"kc\" differs only in case from object \"KC\" in the same scope" {  } { { "contadormatriz.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contadormatriz.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719174479789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "jb JB contadormatriz.v(5) " "Verilog HDL Declaration information at contadormatriz.v(5): object \"jb\" differs only in case from object \"JB\" in the same scope" {  } { { "contadormatriz.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contadormatriz.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719174479789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadormatriz.v 1 1 " "Found 1 design units, including 1 entities, in source file contadormatriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadormatriz " "Found entity 1: contadormatriz" {  } { { "contadormatriz.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contadormatriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719174479790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174479790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_linhas_irrigacao.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_linhas_irrigacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_linhas_irrigacao " "Found entity 1: decoder_linhas_irrigacao" {  } { { "decoder_linhas_irrigacao.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/decoder_linhas_irrigacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719174479793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174479793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_linhas_caixa.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_linhas_caixa.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_linhas_caixa " "Found entity 1: decoder_linhas_caixa" {  } { { "decoder_linhas_caixa.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/decoder_linhas_caixa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719174479799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174479799 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mux_linhas.v(23) " "Verilog HDL Module Instantiation warning at mux_linhas.v(23): ignored dangling comma in List of Port Connections" {  } { { "mux_linhas.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/mux_linhas.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1719174479803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_linhas.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_linhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_linhas " "Found entity 1: mux_linhas" {  } { { "mux_linhas.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/mux_linhas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719174479804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174479804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x5.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x5 " "Found entity 1: demux1x5" {  } { { "demux1x5.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/demux1x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719174479809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174479809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gs contador.v(40) " "Verilog HDL Implicit Net warning at contador.v(40): created implicit net for \"gs\"" {  } { { "contador.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "asn contador.v(42) " "Verilog HDL Implicit Net warning at contador.v(42): created implicit net for \"asn\"" {  } { { "contador.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ag contador.v(44) " "Verilog HDL Implicit Net warning at contador.v(44): created implicit net for \"ag\"" {  } { { "contador.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "snag contador.v(45) " "Verilog HDL Implicit Net warning at contador.v(45): created implicit net for \"snag\"" {  } { { "contador.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gas contador.v(49) " "Verilog HDL Implicit Net warning at contador.v(49): created implicit net for \"gas\"" {  } { { "contador.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "asgs contador.v(63) " "Verilog HDL Implicit Net warning at contador.v(63): created implicit net for \"asgs\"" {  } { { "contador.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479811 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ags contador.v(67) " "Verilog HDL Implicit Net warning at contador.v(67): created implicit net for \"ags\"" {  } { { "contador.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479811 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gnsa contador.v(79) " "Verilog HDL Implicit Net warning at contador.v(79): created implicit net for \"gnsa\"" {  } { { "contador.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479811 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f1 contador.v(92) " "Verilog HDL Implicit Net warning at contador.v(92): created implicit net for \"f1\"" {  } { { "contador.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479811 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_clock contador.v(102) " "Verilog HDL Implicit Net warning at contador.v(102): created implicit net for \"new_clock\"" {  } { { "contador.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479811 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h1 contador.v(122) " "Verilog HDL Implicit Net warning at contador.v(122): created implicit net for \"h1\"" {  } { { "contador.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479811 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "h2 contador.v(123) " "Verilog HDL Implicit Net warning at contador.v(123): created implicit net for \"h2\"" {  } { { "contador.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479812 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Sespecifica main.v(12) " "Verilog HDL Implicit Net warning at main.v(12): created implicit net for \"Sespecifica\"" {  } { { "main.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/main.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479812 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "frequencia_matriz main.v(14) " "Verilog HDL Implicit Net warning at main.v(14): created implicit net for \"frequencia_matriz\"" {  } { { "main.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/main.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479812 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q1 clock.v(5) " "Verilog HDL Implicit Net warning at clock.v(5): created implicit net for \"Q1\"" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479812 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q2 clock.v(6) " "Verilog HDL Implicit Net warning at clock.v(6): created implicit net for \"Q2\"" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479812 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q3 clock.v(7) " "Verilog HDL Implicit Net warning at clock.v(7): created implicit net for \"Q3\"" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479812 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q4 clock.v(8) " "Verilog HDL Implicit Net warning at clock.v(8): created implicit net for \"Q4\"" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479812 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q5 clock.v(9) " "Verilog HDL Implicit Net warning at clock.v(9): created implicit net for \"Q5\"" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479813 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q6 clock.v(10) " "Verilog HDL Implicit Net warning at clock.v(10): created implicit net for \"Q6\"" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479813 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q7 clock.v(11) " "Verilog HDL Implicit Net warning at clock.v(11): created implicit net for \"Q7\"" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479813 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q8 clock.v(12) " "Verilog HDL Implicit Net warning at clock.v(12): created implicit net for \"Q8\"" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479813 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q9 clock.v(13) " "Verilog HDL Implicit Net warning at clock.v(13): created implicit net for \"Q9\"" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479813 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q10 clock.v(14) " "Verilog HDL Implicit Net warning at clock.v(14): created implicit net for \"Q10\"" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479813 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q11 clock.v(15) " "Verilog HDL Implicit Net warning at clock.v(15): created implicit net for \"Q11\"" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479814 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q12 clock.v(16) " "Verilog HDL Implicit Net warning at clock.v(16): created implicit net for \"Q12\"" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479814 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q13 clock.v(17) " "Verilog HDL Implicit Net warning at clock.v(17): created implicit net for \"Q13\"" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479814 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q14 clock.v(18) " "Verilog HDL Implicit Net warning at clock.v(18): created implicit net for \"Q14\"" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479814 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q16 clock.v(20) " "Verilog HDL Implicit Net warning at clock.v(20): created implicit net for \"Q16\"" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479814 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q18 clock.v(22) " "Verilog HDL Implicit Net warning at clock.v(22): created implicit net for \"Q18\"" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479814 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q19 clock.v(23) " "Verilog HDL Implicit Net warning at clock.v(23): created implicit net for \"Q19\"" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479814 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q20 clock.v(24) " "Verilog HDL Implicit Net warning at clock.v(24): created implicit net for \"Q20\"" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479815 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q22 clock.v(26) " "Verilog HDL Implicit Net warning at clock.v(26): created implicit net for \"Q22\"" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479815 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q23 clock.v(27) " "Verilog HDL Implicit Net warning at clock.v(27): created implicit net for \"Q23\"" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479815 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q24 clock.v(28) " "Verilog HDL Implicit Net warning at clock.v(28): created implicit net for \"Q24\"" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479815 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sr clock.v(38) " "Verilog HDL Implicit Net warning at clock.v(38): created implicit net for \"sr\"" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479815 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sr1 clock.v(39) " "Verilog HDL Implicit Net warning at clock.v(39): created implicit net for \"sr1\"" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479815 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1 display7seg.v(7) " "Verilog HDL Implicit Net warning at display7seg.v(7): created implicit net for \"s1\"" {  } { { "display7seg.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/display7seg.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479815 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s2 display7seg.v(10) " "Verilog HDL Implicit Net warning at display7seg.v(10): created implicit net for \"s2\"" {  } { { "display7seg.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/display7seg.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479816 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s3 display7seg.v(13) " "Verilog HDL Implicit Net warning at display7seg.v(13): created implicit net for \"s3\"" {  } { { "display7seg.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/display7seg.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479816 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s4 display7seg.v(21) " "Verilog HDL Implicit Net warning at display7seg.v(21): created implicit net for \"s4\"" {  } { { "display7seg.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/display7seg.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479816 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s5 display7seg.v(24) " "Verilog HDL Implicit Net warning at display7seg.v(24): created implicit net for \"s5\"" {  } { { "display7seg.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/display7seg.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479816 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s6 display7seg.v(27) " "Verilog HDL Implicit Net warning at display7seg.v(27): created implicit net for \"s6\"" {  } { { "display7seg.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/display7seg.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479816 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s7 display7seg.v(40) " "Verilog HDL Implicit Net warning at display7seg.v(40): created implicit net for \"s7\"" {  } { { "display7seg.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/display7seg.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479816 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s8 display7seg.v(43) " "Verilog HDL Implicit Net warning at display7seg.v(43): created implicit net for \"s8\"" {  } { { "display7seg.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/display7seg.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s9 display7seg.v(46) " "Verilog HDL Implicit Net warning at display7seg.v(46): created implicit net for \"s9\"" {  } { { "display7seg.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/display7seg.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s10 display7seg.v(54) " "Verilog HDL Implicit Net warning at display7seg.v(54): created implicit net for \"s10\"" {  } { { "display7seg.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/display7seg.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s11 display7seg.v(62) " "Verilog HDL Implicit Net warning at display7seg.v(62): created implicit net for \"s11\"" {  } { { "display7seg.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/display7seg.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s12 display7seg.v(65) " "Verilog HDL Implicit Net warning at display7seg.v(65): created implicit net for \"s12\"" {  } { { "display7seg.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/display7seg.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s13 display7seg.v(68) " "Verilog HDL Implicit Net warning at display7seg.v(68): created implicit net for \"s13\"" {  } { { "display7seg.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/display7seg.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s14 display7seg.v(76) " "Verilog HDL Implicit Net warning at display7seg.v(76): created implicit net for \"s14\"" {  } { { "display7seg.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/display7seg.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479817 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s15 display7seg.v(79) " "Verilog HDL Implicit Net warning at display7seg.v(79): created implicit net for \"s15\"" {  } { { "display7seg.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/display7seg.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479818 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1 displaydezena.v(6) " "Verilog HDL Implicit Net warning at displaydezena.v(6): created implicit net for \"s1\"" {  } { { "output_files/displaydezena.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/output_files/displaydezena.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479818 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s2 displaydezena.v(7) " "Verilog HDL Implicit Net warning at displaydezena.v(7): created implicit net for \"s2\"" {  } { { "output_files/displaydezena.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/output_files/displaydezena.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479818 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s3 displaydezena.v(23) " "Verilog HDL Implicit Net warning at displaydezena.v(23): created implicit net for \"s3\"" {  } { { "output_files/displaydezena.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/output_files/displaydezena.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479818 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F1 contadorunidade.v(32) " "Verilog HDL Implicit Net warning at contadorunidade.v(32): created implicit net for \"F1\"" {  } { { "contadorunidade.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contadorunidade.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479818 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jd1 flipflopdisplay.v(5) " "Verilog HDL Implicit Net warning at flipflopdisplay.v(5): created implicit net for \"jd1\"" {  } { { "flipflopdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/flipflopdisplay.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479818 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "kd1 flipflopdisplay.v(5) " "Verilog HDL Implicit Net warning at flipflopdisplay.v(5): created implicit net for \"kd1\"" {  } { { "flipflopdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/flipflopdisplay.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479819 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qd1 flipflopdisplay.v(5) " "Verilog HDL Implicit Net warning at flipflopdisplay.v(5): created implicit net for \"qd1\"" {  } { { "flipflopdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/flipflopdisplay.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479819 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jd2 flipflopdisplay.v(6) " "Verilog HDL Implicit Net warning at flipflopdisplay.v(6): created implicit net for \"jd2\"" {  } { { "flipflopdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/flipflopdisplay.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479819 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "kd2 flipflopdisplay.v(6) " "Verilog HDL Implicit Net warning at flipflopdisplay.v(6): created implicit net for \"kd2\"" {  } { { "flipflopdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/flipflopdisplay.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479819 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qd2 flipflopdisplay.v(6) " "Verilog HDL Implicit Net warning at flipflopdisplay.v(6): created implicit net for \"qd2\"" {  } { { "flipflopdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/flipflopdisplay.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479819 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jd3 flipflopdisplay.v(7) " "Verilog HDL Implicit Net warning at flipflopdisplay.v(7): created implicit net for \"jd3\"" {  } { { "flipflopdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/flipflopdisplay.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479819 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "kd3 flipflopdisplay.v(7) " "Verilog HDL Implicit Net warning at flipflopdisplay.v(7): created implicit net for \"kd3\"" {  } { { "flipflopdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/flipflopdisplay.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479819 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qd3 flipflopdisplay.v(7) " "Verilog HDL Implicit Net warning at flipflopdisplay.v(7): created implicit net for \"qd3\"" {  } { { "flipflopdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/flipflopdisplay.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479820 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jd4 flipflopdisplay.v(8) " "Verilog HDL Implicit Net warning at flipflopdisplay.v(8): created implicit net for \"jd4\"" {  } { { "flipflopdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/flipflopdisplay.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479820 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "kd4 flipflopdisplay.v(8) " "Verilog HDL Implicit Net warning at flipflopdisplay.v(8): created implicit net for \"kd4\"" {  } { { "flipflopdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/flipflopdisplay.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479820 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qd4 flipflopdisplay.v(8) " "Verilog HDL Implicit Net warning at flipflopdisplay.v(8): created implicit net for \"qd4\"" {  } { { "flipflopdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/flipflopdisplay.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479820 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t1 flipflopdisplay.v(17) " "Verilog HDL Implicit Net warning at flipflopdisplay.v(17): created implicit net for \"t1\"" {  } { { "flipflopdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/flipflopdisplay.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479820 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F1 contadorunidademin.v(33) " "Verilog HDL Implicit Net warning at contadorunidademin.v(33): created implicit net for \"F1\"" {  } { { "contadorunidademin.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contadorunidademin.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479820 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s0 muxdisplay.v(6) " "Verilog HDL Implicit Net warning at muxdisplay.v(6): created implicit net for \"s0\"" {  } { { "muxdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/muxdisplay.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479820 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1 muxdisplay.v(7) " "Verilog HDL Implicit Net warning at muxdisplay.v(7): created implicit net for \"s1\"" {  } { { "muxdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/muxdisplay.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479821 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s2 muxdisplay.v(8) " "Verilog HDL Implicit Net warning at muxdisplay.v(8): created implicit net for \"s2\"" {  } { { "muxdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/muxdisplay.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479821 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s3 muxdisplay.v(9) " "Verilog HDL Implicit Net warning at muxdisplay.v(9): created implicit net for \"s3\"" {  } { { "muxdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/muxdisplay.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479821 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s4 muxdisplay.v(13) " "Verilog HDL Implicit Net warning at muxdisplay.v(13): created implicit net for \"s4\"" {  } { { "muxdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/muxdisplay.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479821 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s5 muxdisplay.v(14) " "Verilog HDL Implicit Net warning at muxdisplay.v(14): created implicit net for \"s5\"" {  } { { "muxdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/muxdisplay.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479821 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s6 muxdisplay.v(15) " "Verilog HDL Implicit Net warning at muxdisplay.v(15): created implicit net for \"s6\"" {  } { { "muxdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/muxdisplay.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479821 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s7 muxdisplay.v(16) " "Verilog HDL Implicit Net warning at muxdisplay.v(16): created implicit net for \"s7\"" {  } { { "muxdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/muxdisplay.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479821 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s8 muxdisplay.v(20) " "Verilog HDL Implicit Net warning at muxdisplay.v(20): created implicit net for \"s8\"" {  } { { "muxdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/muxdisplay.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s9 muxdisplay.v(21) " "Verilog HDL Implicit Net warning at muxdisplay.v(21): created implicit net for \"s9\"" {  } { { "muxdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/muxdisplay.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s10 muxdisplay.v(22) " "Verilog HDL Implicit Net warning at muxdisplay.v(22): created implicit net for \"s10\"" {  } { { "muxdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/muxdisplay.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s11 muxdisplay.v(23) " "Verilog HDL Implicit Net warning at muxdisplay.v(23): created implicit net for \"s11\"" {  } { { "muxdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/muxdisplay.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s12 muxdisplay.v(27) " "Verilog HDL Implicit Net warning at muxdisplay.v(27): created implicit net for \"s12\"" {  } { { "muxdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/muxdisplay.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s13 muxdisplay.v(28) " "Verilog HDL Implicit Net warning at muxdisplay.v(28): created implicit net for \"s13\"" {  } { { "muxdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/muxdisplay.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s14 muxdisplay.v(29) " "Verilog HDL Implicit Net warning at muxdisplay.v(29): created implicit net for \"s14\"" {  } { { "muxdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/muxdisplay.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s15 muxdisplay.v(30) " "Verilog HDL Implicit Net warning at muxdisplay.v(30): created implicit net for \"s15\"" {  } { { "muxdisplay.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/muxdisplay.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q0 leveltopulse.v(5) " "Verilog HDL Implicit Net warning at leveltopulse.v(5): created implicit net for \"q0\"" {  } { { "leveltopulse.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/leveltopulse.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q0n leveltopulse.v(5) " "Verilog HDL Implicit Net warning at leveltopulse.v(5): created implicit net for \"q0n\"" {  } { { "leveltopulse.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/leveltopulse.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst leveltopulse.v(5) " "Verilog HDL Implicit Net warning at leveltopulse.v(5): created implicit net for \"rst\"" {  } { { "leveltopulse.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/leveltopulse.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479822 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1 leveltopulse.v(6) " "Verilog HDL Implicit Net warning at leveltopulse.v(6): created implicit net for \"d1\"" {  } { { "leveltopulse.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/leveltopulse.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q1 leveltopulse.v(6) " "Verilog HDL Implicit Net warning at leveltopulse.v(6): created implicit net for \"q1\"" {  } { { "leveltopulse.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/leveltopulse.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q1n leveltopulse.v(6) " "Verilog HDL Implicit Net warning at leveltopulse.v(6): created implicit net for \"q1n\"" {  } { { "leveltopulse.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/leveltopulse.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F1 contadormatriz.v(34) " "Verilog HDL Implicit Net warning at contadormatriz.v(34): created implicit net for \"F1\"" {  } { { "contadormatriz.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contadormatriz.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "desenho_baixo0 decoder_linhas_caixa.v(11) " "Verilog HDL Implicit Net warning at decoder_linhas_caixa.v(11): created implicit net for \"desenho_baixo0\"" {  } { { "decoder_linhas_caixa.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/decoder_linhas_caixa.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "col0_1_2_3 decoder_linhas_caixa.v(30) " "Verilog HDL Implicit Net warning at decoder_linhas_caixa.v(30): created implicit net for \"col0_1_2_3\"" {  } { { "decoder_linhas_caixa.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/decoder_linhas_caixa.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479823 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "desenho_erro decoder_linhas_caixa.v(47) " "Verilog HDL Implicit Net warning at decoder_linhas_caixa.v(47): created implicit net for \"desenho_erro\"" {  } { { "decoder_linhas_caixa.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/decoder_linhas_caixa.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479823 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadordezenamin.v(14) " "Verilog HDL Instantiation warning at contadordezenamin.v(14): instance has no name" {  } { { "contadordezenamin.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contadordezenamin.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479825 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador.v(129) " "Verilog HDL Instantiation warning at contador.v(129): instance has no name" {  } { { "contador.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 129 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479825 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador.v(130) " "Verilog HDL Instantiation warning at contador.v(130): instance has no name" {  } { { "contador.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 130 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479825 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador.v(140) " "Verilog HDL Instantiation warning at contador.v(140): instance has no name" {  } { { "contador.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 140 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479826 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador.v(142) " "Verilog HDL Instantiation warning at contador.v(142): instance has no name" {  } { { "contador.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 142 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479826 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador.v(144) " "Verilog HDL Instantiation warning at contador.v(144): instance has no name" {  } { { "contador.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 144 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479826 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(8) " "Verilog HDL Instantiation warning at main.v(8): instance has no name" {  } { { "main.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/main.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479827 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(5) " "Verilog HDL Instantiation warning at clock.v(5): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479827 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(6) " "Verilog HDL Instantiation warning at clock.v(6): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479828 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(7) " "Verilog HDL Instantiation warning at clock.v(7): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479828 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(8) " "Verilog HDL Instantiation warning at clock.v(8): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479828 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(9) " "Verilog HDL Instantiation warning at clock.v(9): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479828 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(10) " "Verilog HDL Instantiation warning at clock.v(10): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479829 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(11) " "Verilog HDL Instantiation warning at clock.v(11): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479829 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(12) " "Verilog HDL Instantiation warning at clock.v(12): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479829 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(13) " "Verilog HDL Instantiation warning at clock.v(13): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479829 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(14) " "Verilog HDL Instantiation warning at clock.v(14): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479829 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(15) " "Verilog HDL Instantiation warning at clock.v(15): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479829 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(16) " "Verilog HDL Instantiation warning at clock.v(16): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479829 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(17) " "Verilog HDL Instantiation warning at clock.v(17): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479830 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(18) " "Verilog HDL Instantiation warning at clock.v(18): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479830 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(19) " "Verilog HDL Instantiation warning at clock.v(19): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479830 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(20) " "Verilog HDL Instantiation warning at clock.v(20): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479830 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(21) " "Verilog HDL Instantiation warning at clock.v(21): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479830 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(22) " "Verilog HDL Instantiation warning at clock.v(22): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479830 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(23) " "Verilog HDL Instantiation warning at clock.v(23): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479830 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(24) " "Verilog HDL Instantiation warning at clock.v(24): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479830 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(25) " "Verilog HDL Instantiation warning at clock.v(25): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479830 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(26) " "Verilog HDL Instantiation warning at clock.v(26): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479830 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(27) " "Verilog HDL Instantiation warning at clock.v(27): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479830 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(28) " "Verilog HDL Instantiation warning at clock.v(28): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479831 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(34) " "Verilog HDL Instantiation warning at clock.v(34): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479831 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock.v(35) " "Verilog HDL Instantiation warning at clock.v(35): instance has no name" {  } { { "clock.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479831 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(16) " "Verilog HDL Instantiation warning at main.v(16): instance has no name" {  } { { "main.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/main.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479831 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matrizleds.v(13) " "Verilog HDL Instantiation warning at matrizleds.v(13): instance has no name" {  } { { "matrizleds.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/matrizleds.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479831 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matrizleds.v(15) " "Verilog HDL Instantiation warning at matrizleds.v(15): instance has no name" {  } { { "matrizleds.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/matrizleds.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479832 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matrizleds.v(17) " "Verilog HDL Instantiation warning at matrizleds.v(17): instance has no name" {  } { { "matrizleds.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/matrizleds.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479832 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matrizleds.v(19) " "Verilog HDL Instantiation warning at matrizleds.v(19): instance has no name" {  } { { "matrizleds.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/matrizleds.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479832 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matrizleds.v(21) " "Verilog HDL Instantiation warning at matrizleds.v(21): instance has no name" {  } { { "matrizleds.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/matrizleds.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479832 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(18) " "Verilog HDL Instantiation warning at main.v(18): instance has no name" {  } { { "main.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/main.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479833 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "leveltopulse.v(5) " "Verilog HDL Instantiation warning at leveltopulse.v(5): instance has no name" {  } { { "leveltopulse.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/leveltopulse.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479833 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "leveltopulse.v(6) " "Verilog HDL Instantiation warning at leveltopulse.v(6): instance has no name" {  } { { "leveltopulse.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/leveltopulse.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1719174479833 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719174479921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sistema_irrigacao sistema_irrigacao:comb_3 " "Elaborating entity \"sistema_irrigacao\" for hierarchy \"sistema_irrigacao:comb_3\"" {  } { { "main.v" "comb_3" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/main.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "caixa_agua sistema_irrigacao:comb_3\|caixa_agua:dut_caixa " "Elaborating entity \"caixa_agua\" for hierarchy \"sistema_irrigacao:comb_3\|caixa_agua:dut_caixa\"" {  } { { "sistema_irrigacao.v" "dut_caixa" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/sistema_irrigacao.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irrigacao sistema_irrigacao:comb_3\|irrigacao:dut_irrigacao " "Elaborating entity \"irrigacao\" for hierarchy \"sistema_irrigacao:comb_3\|irrigacao:dut_irrigacao\"" {  } { { "sistema_irrigacao.v" "dut_irrigacao" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/sistema_irrigacao.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:SaidaClock " "Elaborating entity \"clock\" for hierarchy \"clock:SaidaClock\"" {  } { { "main.v" "SaidaClock" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/main.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopt clock:SaidaClock\|flipflopt:comb_3 " "Elaborating entity \"flipflopt\" for hierarchy \"clock:SaidaClock\|flipflopt:comb_3\"" {  } { { "clock.v" "comb_3" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopd clock:SaidaClock\|flipflopd:comb_51 " "Elaborating entity \"flipflopd\" for hierarchy \"clock:SaidaClock\|flipflopd:comb_51\"" {  } { { "clock.v" "comb_51" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/clock.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:comb_8 " "Elaborating entity \"contador\" for hierarchy \"contador:comb_8\"" {  } { { "main.v" "comb_8" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/main.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479963 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contador.v(60) " "Verilog HDL warning at contador.v(60): actual bit length 32 differs from formal bit length 1" {  } { { "contador.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 60 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1719174479966 "|main|contador:comb_8"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contador.v(77) " "Verilog HDL warning at contador.v(77): actual bit length 32 differs from formal bit length 1" {  } { { "contador.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 77 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1719174479966 "|main|contador:comb_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorunidade contador:comb_8\|contadorunidade:UnidadeSegundos " "Elaborating entity \"contadorunidade\" for hierarchy \"contador:comb_8\|contadorunidade:UnidadeSegundos\"" {  } { { "contador.v" "UnidadeSegundos" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479968 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadorunidade.v(41) " "Verilog HDL warning at contadorunidade.v(41): actual bit length 32 differs from formal bit length 1" {  } { { "contadorunidade.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contadorunidade.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1719174479972 "|main|contador:comb_8|contadorunidade:UnidadeSegundos"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadorunidade.v(44) " "Verilog HDL warning at contadorunidade.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "contadorunidade.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contadorunidade.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1719174479972 "|main|contador:comb_8|contadorunidade:UnidadeSegundos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopjk contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1 " "Elaborating entity \"flipflopjk\" for hierarchy \"contador:comb_8\|contadorunidade:UnidadeSegundos\|flipflopjk:Us1\"" {  } { { "contadorunidade.v" "Us1" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contadorunidade.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadordezena contador:comb_8\|contadordezena:DezenadeSegundos " "Elaborating entity \"contadordezena\" for hierarchy \"contador:comb_8\|contadordezena:DezenadeSegundos\"" {  } { { "contador.v" "DezenadeSegundos" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479979 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadordezena.v(13) " "Verilog HDL warning at contadordezena.v(13): actual bit length 32 differs from formal bit length 1" {  } { { "contadordezena.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contadordezena.v" 13 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1719174479981 "|main|contador:comb_8|contadordezena:DezenadeSegundos"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadordezena.v(16) " "Verilog HDL warning at contadordezena.v(16): actual bit length 32 differs from formal bit length 1" {  } { { "contadordezena.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contadordezena.v" 16 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1719174479981 "|main|contador:comb_8|contadordezena:DezenadeSegundos"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadordezena.v(31) " "Verilog HDL warning at contadordezena.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "contadordezena.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contadordezena.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1719174479983 "|main|contador:comb_8|contadordezena:DezenadeSegundos"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadordezena.v(34) " "Verilog HDL warning at contadordezena.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "contadordezena.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contadordezena.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1719174479983 "|main|contador:comb_8|contadordezena:DezenadeSegundos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorunidademin contador:comb_8\|contadorunidademin:UnidadedeMinutos " "Elaborating entity \"contadorunidademin\" for hierarchy \"contador:comb_8\|contadorunidademin:UnidadedeMinutos\"" {  } { { "contador.v" "UnidadedeMinutos" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479986 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadorunidademin.v(42) " "Verilog HDL warning at contadorunidademin.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "contadorunidademin.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contadorunidademin.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1719174479989 "|main|contador:comb_8|contadorunidademin:UnidadedeMinutos"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadorunidademin.v(45) " "Verilog HDL warning at contadorunidademin.v(45): actual bit length 32 differs from formal bit length 1" {  } { { "contadorunidademin.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contadorunidademin.v" 45 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1719174479989 "|main|contador:comb_8|contadorunidademin:UnidadedeMinutos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadordezenamin contador:comb_8\|contadordezenamin:DezenadeMinutos " "Elaborating entity \"contadordezenamin\" for hierarchy \"contador:comb_8\|contadordezenamin:DezenadeMinutos\"" {  } { { "contador.v" "DezenadeMinutos" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479994 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadordezenamin.v(11) " "Verilog HDL warning at contadordezenamin.v(11): actual bit length 32 differs from formal bit length 1" {  } { { "contadordezenamin.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contadordezenamin.v" 11 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1719174479997 "|main|contador:comb_8|contadordezenamin:DezenadeMinutos"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadordezenamin.v(12) " "Verilog HDL warning at contadordezenamin.v(12): actual bit length 32 differs from formal bit length 1" {  } { { "contadordezenamin.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contadordezenamin.v" 12 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1719174479997 "|main|contador:comb_8|contadordezenamin:DezenadeMinutos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxdisplay contador:comb_8\|muxdisplay:comb_76 " "Elaborating entity \"muxdisplay\" for hierarchy \"contador:comb_8\|muxdisplay:comb_76\"" {  } { { "contador.v" "comb_76" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174479999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7seg contador:comb_8\|display7seg:comb_77 " "Elaborating entity \"display7seg\" for hierarchy \"contador:comb_8\|display7seg:comb_77\"" {  } { { "contador.v" "comb_77" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174480005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demuxdisplay contador:comb_8\|demuxdisplay:comb_78 " "Elaborating entity \"demuxdisplay\" for hierarchy \"contador:comb_8\|demuxdisplay:comb_78\"" {  } { { "contador.v" "comb_78" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contador.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174480009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrizleds matrizleds:comb_9 " "Elaborating entity \"matrizleds\" for hierarchy \"matrizleds:comb_9\"" {  } { { "main.v" "comb_9" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/main.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174480013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadormatriz matrizleds:comb_9\|contadormatriz:comb_3 " "Elaborating entity \"contadormatriz\" for hierarchy \"matrizleds:comb_9\|contadormatriz:comb_3\"" {  } { { "matrizleds.v" "comb_3" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/matrizleds.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174480018 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadormatriz.v(43) " "Verilog HDL warning at contadormatriz.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "contadormatriz.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contadormatriz.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1719174480023 "|main|matrizleds:comb_9|contadormatriz:comb_3"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 contadormatriz.v(46) " "Verilog HDL warning at contadormatriz.v(46): actual bit length 32 differs from formal bit length 1" {  } { { "contadormatriz.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/contadormatriz.v" 46 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1719174480023 "|main|matrizleds:comb_9|contadormatriz:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x5 matrizleds:comb_9\|demux1x5:comb_4 " "Elaborating entity \"demux1x5\" for hierarchy \"matrizleds:comb_9\|demux1x5:comb_4\"" {  } { { "matrizleds.v" "comb_4" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/matrizleds.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174480026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_linhas_irrigacao matrizleds:comb_9\|decoder_linhas_irrigacao:comb_5 " "Elaborating entity \"decoder_linhas_irrigacao\" for hierarchy \"matrizleds:comb_9\|decoder_linhas_irrigacao:comb_5\"" {  } { { "matrizleds.v" "comb_5" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/matrizleds.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174480029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_linhas_caixa matrizleds:comb_9\|decoder_linhas_caixa:comb_6 " "Elaborating entity \"decoder_linhas_caixa\" for hierarchy \"matrizleds:comb_9\|decoder_linhas_caixa:comb_6\"" {  } { { "matrizleds.v" "comb_6" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/matrizleds.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174480033 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "desenho_erro 0 decoder_linhas_caixa.v(47) " "Net \"desenho_erro\" at decoder_linhas_caixa.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "decoder_linhas_caixa.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/decoder_linhas_caixa.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719174480036 "|main|matrizleds:comb_9|decoder_linhas_caixa:comb_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_linhas matrizleds:comb_9\|mux_linhas:comb_7 " "Elaborating entity \"mux_linhas\" for hierarchy \"matrizleds:comb_9\|mux_linhas:comb_7\"" {  } { { "matrizleds.v" "comb_7" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/matrizleds.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719174480038 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "8 " "Ignored 8 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "8 " "Ignored 8 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1719174480239 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1719174480239 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sistema_irrigacao:comb_3\|caixa_agua:dut_caixa\|saida_erro~0 " "Found clock multiplexer sistema_irrigacao:comb_3\|caixa_agua:dut_caixa\|saida_erro~0" {  } { { "caixa_agua.v" "" { Text "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/caixa_agua.v" 21 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1719174480271 "|main|sistema_irrigacao:comb_3|caixa_agua:dut_caixa|saida_erro~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1719174480271 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1719174480583 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719174480916 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719174480916 ""} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Implemented 111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719174480916 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719174480916 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/output_files/main.map.smsg " "Generated suppressed messages file C:/Users/david/OneDrive/Documentos/MI - Projeto de Circuitos Digitais/MI-Projeto-de-Circuitos-Digitais/Problema 2/código/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174481147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 158 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 158 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719174481176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 23 17:28:01 2024 " "Processing ended: Sun Jun 23 17:28:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719174481176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719174481176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719174481176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719174481176 ""}
