# HDL-Bits-Solution
This repository contains my solutions to various HDLBits exercises. 

## ğŸ“Œ About HDL- Bits 
https://hdlbits.01xz.net/wiki/Main_Page

A platform that provides hands-on exercises to strengthen Verilog skills and understanding of digital design concepts with problems ranging from fundamental gates to more complex state machines and sequential logic.

## ğŸ“ Repository Structure

Each folder contains solutions categorized by problem type:  

<pre>
2. Verilog Language
â”œâ”€â”€ Basics
â”œâ”€â”€ Vectors
â”œâ”€â”€ Modules
â”œâ”€â”€ Procedures
â””â”€â”€ More Verilog Features

3. Circuits
â”œâ”€â”€ Combinational Logic
   â”œâ”€â”€ Basic Gates
   â”œâ”€â”€ Multiplexers
   â”œâ”€â”€ Arithmetic Circuits
   â”œâ”€â”€ Karnaugh Map to Circuit
   â””â”€â”€ More Circuits
â”œâ”€â”€ Sequential Logic
   â”œâ”€â”€ Latches and Flip-Flops
   â”œâ”€â”€ Counters
   â”œâ”€â”€ Shift Registers
   â””â”€â”€ Finite State Machines
|â”€â”€ Building Larger Circuits
</pre>


    
