{
  "sha": "9186c494a3bb61a55a29ec04aa0d1684a8c46838",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6OTE4NmM0OTRhM2JiNjFhNTVhMjllYzA0YWEwZDE2ODRhOGM0NjgzOA==",
  "commit": {
    "author": {
      "name": "H.J. Lu",
      "email": "hjl.tools@gmail.com",
      "date": "2019-06-04T15:58:21Z"
    },
    "committer": {
      "name": "H.J. Lu",
      "email": "hjl.tools@gmail.com",
      "date": "2019-06-04T15:58:31Z"
    },
    "message": "Enable Intel AVX512_VP2INTERSECT insn\n\nThis patch enables support for VP2INTERSECT in binutils.  Please refer to\n\nhttps://software.intel.com/sites/default/files/managed/c5/15/architecture-instruction-set-extensions-programming-reference.pdf\n\nfor VP2INTERSECT details.\n\nMake check-gas is ok.\n\ngas/\n\n2019-06-04  Igor Tsimbalist  <igor.v.tsimbalist@intel.com>\n\t    Lili Cui  <lili.cui@intel.com>\n\n\t* config/tc-i386.c (cpu_arch): Add .avx512_vp2intersect.\n\t(cpu_noarch): Likewise.\n\t* doc/c-i386.texi: Document avx512_vp2intersect.\n\t* testsuite/gas/i386/i386.exp: Run vp2intersect tests.\n\t* testsuite/gas/i386/vp2intersect-intel.d: New test.\n\t* testsuite/gas/i386/vp2intersect.d: Likewise.\n\t* testsuite/gas/i386/vp2intersect.s: Likewise.\n\t* testsuite/gas/i386/vp2intersect-inval-bcast.l: Likewise.\n\t* testsuite/gas/i386/vp2intersect-inval-bcast.s: Likewise.\n\t* testsuite/gas/i386/x86-64-vp2intersect-intel.d: Likewise.\n\t* testsuite/gas/i386/x86-64-vp2intersect.d: Likewise.\n\t* testsuite/gas/i386/x86-64-vp2intersect.s: Likewise.\n\t* testsuite/gas/i386/x86-64-vp2intersect-inval-bcast.l: Likewise.\n\t* testsuite/gas/i386/x86-64-vp2intersect-inval-bcast.s: Likewise.\n\nopcodes/\n\n2019-06-04  Igor Tsimbalist  <igor.v.tsimbalist@intel.com>\n\t    Lili Cui  <lili.cui@intel.com>\n\n\t* i386-dis.c (enum): Add PREFIX_EVEX_0F3868, EVEX_W_0F3868_P_3.\n\t* i386-dis-evex.h (evex_table): Add AVX512_VP2INTERSECT\n\tinstructions.\n\t* i386-gen.c (cpu_flag_init): Add CPU_AVX512_VP2INTERSECT_FLAGS,\n\tCPU_ANY_AVX512_VP2INTERSECT_FLAGS.\n\t(cpu_flags): Add CpuAVX512_VP2INTERSECT.\n\t* i386-opc.h (enum): Add CpuAVX512_VP2INTERSECT.\n\t(i386_cpu_flags): Add cpuavx512_vp2intersect.\n\t* i386-opc.tbl: Add AVX512_VP2INTERSECT insns.\n\t* i386-init.h: Regenerated.\n\t* i386-tbl.h: Likewise.",
    "tree": {
      "sha": "08497454a5d3643adee42c7c346f169bc42f48b2",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/08497454a5d3643adee42c7c346f169bc42f48b2"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/9186c494a3bb61a55a29ec04aa0d1684a8c46838",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/9186c494a3bb61a55a29ec04aa0d1684a8c46838",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/9186c494a3bb61a55a29ec04aa0d1684a8c46838",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/9186c494a3bb61a55a29ec04aa0d1684a8c46838/comments",
  "author": {
    "login": "hjl-tools",
    "id": 1072356,
    "node_id": "MDQ6VXNlcjEwNzIzNTY=",
    "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/hjl-tools",
    "html_url": "https://github.com/hjl-tools",
    "followers_url": "https://api.github.com/users/hjl-tools/followers",
    "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}",
    "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions",
    "organizations_url": "https://api.github.com/users/hjl-tools/orgs",
    "repos_url": "https://api.github.com/users/hjl-tools/repos",
    "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}",
    "received_events_url": "https://api.github.com/users/hjl-tools/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "hjl-tools",
    "id": 1072356,
    "node_id": "MDQ6VXNlcjEwNzIzNTY=",
    "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/hjl-tools",
    "html_url": "https://github.com/hjl-tools",
    "followers_url": "https://api.github.com/users/hjl-tools/followers",
    "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}",
    "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions",
    "organizations_url": "https://api.github.com/users/hjl-tools/orgs",
    "repos_url": "https://api.github.com/users/hjl-tools/repos",
    "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}",
    "received_events_url": "https://api.github.com/users/hjl-tools/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "5d79adc4b22b0abd4f12ea973a00e7fb0c1dad64",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/5d79adc4b22b0abd4f12ea973a00e7fb0c1dad64",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/5d79adc4b22b0abd4f12ea973a00e7fb0c1dad64"
    }
  ],
  "stats": {
    "total": 8808,
    "additions": 4665,
    "deletions": 4143
  },
  "files": [
    {
      "sha": "1a1b3ded24cc55303223a8ca3a6fa7465310a880",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 18,
      "deletions": 0,
      "changes": 18,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=9186c494a3bb61a55a29ec04aa0d1684a8c46838",
      "patch": "@@ -1,3 +1,21 @@\n+2019-06-04  Igor Tsimbalist  <igor.v.tsimbalist@intel.com>\n+\t    Lili Cui  <lili.cui@intel.com>\n+\n+\t* config/tc-i386.c (cpu_arch): Add .avx512_vp2intersect.\n+\t(cpu_noarch): Likewise.\n+\t* doc/c-i386.texi: Document avx512_vp2intersect.\n+\t* testsuite/gas/i386/i386.exp: Run vp2intersect tests.\n+\t* testsuite/gas/i386/vp2intersect-intel.d: New test.\n+\t* testsuite/gas/i386/vp2intersect.d: Likewise.\n+\t* testsuite/gas/i386/vp2intersect.s: Likewise.\n+\t* testsuite/gas/i386/vp2intersect-inval-bcast.l: Likewise.\n+\t* testsuite/gas/i386/vp2intersect-inval-bcast.s: Likewise.\n+\t* testsuite/gas/i386/x86-64-vp2intersect-intel.d: Likewise.\n+\t* testsuite/gas/i386/x86-64-vp2intersect.d: Likewise.\n+\t* testsuite/gas/i386/x86-64-vp2intersect.s: Likewise.\n+\t* testsuite/gas/i386/x86-64-vp2intersect-inval-bcast.l: Likewise.\n+\t* testsuite/gas/i386/x86-64-vp2intersect-inval-bcast.s: Likewise.\n+\n 2019-06-04  Xuepeng Guo  <xuepeng.guo@intel.com>\n \t    Lili Cui  <lili.cui@intel.com>\n "
    },
    {
      "sha": "585375f0cf871b1c9f9de4d5b0f4c1f95925b8d0",
      "filename": "gas/config/tc-i386.c",
      "status": "modified",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/config/tc-i386.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/config/tc-i386.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/tc-i386.c?ref=9186c494a3bb61a55a29ec04aa0d1684a8c46838",
      "patch": "@@ -1082,6 +1082,8 @@ static const arch_entry cpu_arch[] =\n     CPU_MOVDIR64B_FLAGS, 0 },\n   { STRING_COMMA_LEN (\".avx512_bf16\"), PROCESSOR_UNKNOWN,\n     CPU_AVX512_BF16_FLAGS, 0 },\n+  { STRING_COMMA_LEN (\".avx512_vp2intersect\"), PROCESSOR_UNKNOWN,\n+    CPU_AVX512_VP2INTERSECT_FLAGS, 0 },\n };\n \n static const noarch_entry cpu_noarch[] =\n@@ -1122,6 +1124,7 @@ static const noarch_entry cpu_noarch[] =\n   { STRING_COMMA_LEN (\"nomovdiri\"), CPU_ANY_MOVDIRI_FLAGS },\n   { STRING_COMMA_LEN (\"nomovdir64b\"), CPU_ANY_MOVDIR64B_FLAGS },\n   { STRING_COMMA_LEN (\"noavx512_bf16\"), CPU_ANY_AVX512_BF16_FLAGS },\n+  { STRING_COMMA_LEN (\"noavx512_vp2intersect\"), CPU_ANY_SHSTK_FLAGS },\n };\n \n #ifdef I386COFF"
    },
    {
      "sha": "b0ec3418de23b1e13fddbcfc7a1ecba9e87afaf0",
      "filename": "gas/doc/c-i386.texi",
      "status": "modified",
      "additions": 2,
      "deletions": 1,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/doc/c-i386.texi",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/doc/c-i386.texi",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/doc/c-i386.texi?ref=9186c494a3bb61a55a29ec04aa0d1684a8c46838",
      "patch": "@@ -215,6 +215,7 @@ accept various extension mnemonics.  For example,\n @code{noavx512_vbmi2},\n @code{noavx512_vnni},\n @code{noavx512_bitalg},\n+@code{noavx512_vp2intersect},\n @code{noavx512_bf16},\n @code{vmx},\n @code{vmfunc},\n@@ -1306,7 +1307,7 @@ supported on the CPU specified.  The choices for @var{cpu_type} are:\n @item @samp{.avx512vl} @tab @samp{.avx512bw} @tab @samp{.avx512dq} @tab @samp{.avx512ifma}\n @item @samp{.avx512vbmi} @tab @samp{.avx512_4fmaps} @tab @samp{.avx512_4vnniw}\n @item @samp{.avx512_vpopcntdq} @tab @samp{.avx512_vbmi2} @tab @samp{.avx512_vnni}\n-@item @samp{.avx512_bitalg} @tab @samp{.avx512_bf16}\n+@item @samp{.avx512_bitalg} @tab @samp{.avx512_bf16} @tab @samp{.avx512_vp2intersect}\n @item @samp{.clwb} @tab @samp{.rdpid} @tab @samp{.ptwrite} @tab @item @samp{.ibt}\n @item @samp{.wbnoinvd} @tab @samp{.pconfig} @tab @samp{.waitpkg} @tab @samp{.cldemote}\n @item @samp{.shstk} @tab @samp{.gfni} @tab @samp{.vaes} @tab @samp{.vpclmulqdq}"
    },
    {
      "sha": "5be713f3d758a6b2c29b9d58441c6be280ad56bf",
      "filename": "gas/testsuite/gas/i386/i386.exp",
      "status": "modified",
      "additions": 8,
      "deletions": 0,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/i386.exp",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/i386.exp",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/i386.exp?ref=9186c494a3bb61a55a29ec04aa0d1684a8c46838",
      "patch": "@@ -241,6 +241,7 @@ if [expr ([istarget \"i*86-*-*\"] ||  [istarget \"x86_64-*-*\"]) && [gas_32_check]]\n     run_dump_test \"sse2avx\"\n     run_list_test \"inval-avx\" \"-al\"\n     run_list_test \"inval-avx512f\" \"-al\"\n+    run_list_test \"inval-avx512vl\" \"-al\"\n     run_dump_test \"sse-check\"\n     run_dump_test \"sse-check-none\"\n     run_dump_test \"sse-check-warn\"\n@@ -456,6 +457,9 @@ if [expr ([istarget \"i*86-*-*\"] ||  [istarget \"x86_64-*-*\"]) && [gas_32_check]]\n     run_dump_test \"enqcmd\"\n     run_dump_test \"enqcmd-intel\"\n     run_list_test \"enqcmd-inval\"\n+    run_dump_test \"vp2intersect\"\n+    run_dump_test \"vp2intersect-intel\"\n+    run_list_test \"vp2intersect-inval-bcast\"\n     run_list_test \"avx512vl-1\" \"-al\"\n     run_list_test \"avx512vl-2\" \"-al\"\n     run_list_test \"avx512vl-plain\" \"-al\"\n@@ -773,6 +777,7 @@ if [expr ([istarget \"i*86-*-*\"] || [istarget \"x86_64-*-*\"]) && [gas_64_check]] t\n     run_dump_test \"x86-64-sse2avx\"\n     run_list_test \"x86-64-inval-avx\" \"-al\"\n     run_list_test \"x86-64-inval-avx512f\" \"-al\"\n+    run_list_test \"x86-64-inval-avx512vl\" \"-al\"\n     run_dump_test \"x86-64-sse-check\"\n     run_dump_test \"x86-64-sse-check-none\"\n     run_dump_test \"x86-64-sse-check-warn\"\n@@ -975,6 +980,9 @@ if [expr ([istarget \"i*86-*-*\"] || [istarget \"x86_64-*-*\"]) && [gas_64_check]] t\n     run_dump_test \"x86-64-enqcmd\"\n     run_dump_test \"x86-64-enqcmd-intel\"\n     run_list_test \"x86-64-enqcmd-inval\"\n+    run_dump_test \"x86-64-vp2intersect\"\n+    run_dump_test \"x86-64-vp2intersect-intel\"\n+    run_list_test \"x86-64-vp2intersect-inval-bcast\"\n     run_dump_test \"x86-64-fence-as-lock-add-yes\"\n     run_dump_test \"x86-64-fence-as-lock-add-no\"\n     run_dump_test \"x86-64-pr20141\""
    },
    {
      "sha": "b0c039933cb4363718c1eb290c9bf01654ecdaf2",
      "filename": "gas/testsuite/gas/i386/inval-avx512vl.l",
      "status": "added",
      "additions": 12,
      "deletions": 0,
      "changes": 12,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/inval-avx512vl.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/inval-avx512vl.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/inval-avx512vl.l?ref=9186c494a3bb61a55a29ec04aa0d1684a8c46838",
      "patch": "@@ -0,0 +1,12 @@\n+.*: Assembler messages:\n+.*:5: Error: .*unsupported instruction.*\n+.*:6: Error: .*unsupported instruction.*\n+GAS LISTING .*\n+\n+\n+[ \t]*1[ \t]+# Check illegal AVX512VL instructions\n+[ \t]*2[ \t]+\\.text\n+[ \t]*3[ \t]+\\.arch \\.noavx512vl\n+[ \t]*4[ \t]+_start:\n+[ \t]*5[ \t]+vp2intersectd %ymm1, %ymm2, %k3\n+[ \t]*6[ \t]+vp2intersectq %ymm1, %ymm2, %k3"
    },
    {
      "sha": "4829987d60c67038dd27ddf1ba5de0b04a7ddacd",
      "filename": "gas/testsuite/gas/i386/inval-avx512vl.s",
      "status": "added",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/inval-avx512vl.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/inval-avx512vl.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/inval-avx512vl.s?ref=9186c494a3bb61a55a29ec04aa0d1684a8c46838",
      "patch": "@@ -0,0 +1,6 @@\n+# Check illegal AVX512VL instructions\n+\t.text\n+\t.arch .noavx512vl\n+_start:\n+\tvp2intersectd %ymm1, %ymm2, %k3\n+\tvp2intersectq %ymm1, %ymm2, %k3"
    },
    {
      "sha": "67b3d734c0d6b46077965f090203d5c4dc172da9",
      "filename": "gas/testsuite/gas/i386/vp2intersect-intel.d",
      "status": "added",
      "additions": 48,
      "deletions": 0,
      "changes": 48,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/vp2intersect-intel.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/vp2intersect-intel.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/vp2intersect-intel.d?ref=9186c494a3bb61a55a29ec04aa0d1684a8c46838",
      "patch": "@@ -0,0 +1,48 @@\n+#as:\n+#objdump: -dw -Mintel\n+#name: i386 VP2INTERSECT insns (Intel disassembly)\n+#source: vp2intersect.s\n+\n+.*: +file format .*\n+\n+\n+Disassembly of section \\.text:\n+\n+00000000 <\\.text>:\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 48 68 d9[ \t]*vp2intersectd k3,zmm2,zmm1\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 48 68 58 01[ \t]*vp2intersectd k3,zmm2,ZMMWORD PTR \\[eax\\+0x40\\]\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 58 68 58 02[ \t]*vp2intersectd k3,zmm2,DWORD PTR \\[eax\\+0x8\\]\\{1to16\\}\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 28 68 d9[ \t]*vp2intersectd k3,ymm2,ymm1\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 28 68 58 01[ \t]*vp2intersectd k3,ymm2,YMMWORD PTR \\[eax\\+0x20\\]\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 38 68 58 02[ \t]*vp2intersectd k3,ymm2,DWORD PTR \\[eax\\+0x8\\]\\{1to8\\}\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 08 68 d9[ \t]*vp2intersectd k3,xmm2,xmm1\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 08 68 58 01[ \t]*vp2intersectd k3,xmm2,XMMWORD PTR \\[eax\\+0x10\\]\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 18 68 58 02[ \t]*vp2intersectd k3,xmm2,DWORD PTR \\[eax\\+0x8\\]\\{1to4\\}\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 48 68 d9[ \t]*vp2intersectq k3,zmm2,zmm1\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 48 68 58 01[ \t]*vp2intersectq k3,zmm2,ZMMWORD PTR \\[eax\\+0x40\\]\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 58 68 58 01[ \t]*vp2intersectq k3,zmm2,QWORD PTR \\[eax\\+0x8\\]\\{1to8\\}\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 28 68 d9[ \t]*vp2intersectq k3,ymm2,ymm1\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 28 68 58 01[ \t]*vp2intersectq k3,ymm2,YMMWORD PTR \\[eax\\+0x20\\]\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 38 68 58 01[ \t]*vp2intersectq k3,ymm2,QWORD PTR \\[eax\\+0x8\\]\\{1to4\\}\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 08 68 d9[ \t]*vp2intersectq k3,xmm2,xmm1\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 08 68 58 01[ \t]*vp2intersectq k3,xmm2,XMMWORD PTR \\[eax\\+0x10\\]\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 18 68 58 01[ \t]*vp2intersectq k3,xmm2,QWORD PTR \\[eax\\+0x8\\]\\{1to2\\}\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 48 68 d9[ \t]*vp2intersectd k3,zmm2,zmm1\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 48 68 58 01[ \t]*vp2intersectd k3,zmm2,ZMMWORD PTR \\[eax\\+0x40\\]\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 58 68 58 02[ \t]*vp2intersectd k3,zmm2,DWORD PTR \\[eax\\+0x8\\]\\{1to16\\}\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 28 68 d9[ \t]*vp2intersectd k3,ymm2,ymm1\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 28 68 58 01[ \t]*vp2intersectd k3,ymm2,YMMWORD PTR \\[eax\\+0x20\\]\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 38 68 58 02[ \t]*vp2intersectd k3,ymm2,DWORD PTR \\[eax\\+0x8\\]\\{1to8\\}\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 08 68 d9[ \t]*vp2intersectd k3,xmm2,xmm1\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 08 68 58 01[ \t]*vp2intersectd k3,xmm2,XMMWORD PTR \\[eax\\+0x10\\]\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 18 68 58 02[ \t]*vp2intersectd k3,xmm2,DWORD PTR \\[eax\\+0x8\\]\\{1to4\\}\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 48 68 d9[ \t]*vp2intersectq k3,zmm2,zmm1\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 48 68 58 01[ \t]*vp2intersectq k3,zmm2,ZMMWORD PTR \\[eax\\+0x40\\]\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 58 68 58 01[ \t]*vp2intersectq k3,zmm2,QWORD PTR \\[eax\\+0x8\\]\\{1to8\\}\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 28 68 d9[ \t]*vp2intersectq k3,ymm2,ymm1\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 28 68 58 01[ \t]*vp2intersectq k3,ymm2,YMMWORD PTR \\[eax\\+0x20\\]\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 38 68 58 01[ \t]*vp2intersectq k3,ymm2,QWORD PTR \\[eax\\+0x8\\]\\{1to4\\}\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 08 68 d9[ \t]*vp2intersectq k3,xmm2,xmm1\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 08 68 58 01[ \t]*vp2intersectq k3,xmm2,XMMWORD PTR \\[eax\\+0x10\\]\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 18 68 58 01[ \t]*vp2intersectq k3,xmm2,QWORD PTR \\[eax\\+0x8\\]\\{1to2\\}\n+#pass"
    },
    {
      "sha": "4ee46a3425c3e594294fd9f253acbeff0c3ba44d",
      "filename": "gas/testsuite/gas/i386/vp2intersect-inval-bcast.l",
      "status": "added",
      "additions": 13,
      "deletions": 0,
      "changes": 13,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/vp2intersect-inval-bcast.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/vp2intersect-inval-bcast.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/vp2intersect-inval-bcast.l?ref=9186c494a3bb61a55a29ec04aa0d1684a8c46838",
      "patch": "@@ -0,0 +1,13 @@\n+.*: Assembler messages:\n+.*:6: Error: unsupported broadcast for `vp2intersectd'\n+.*:7: Error: unsupported broadcast for `vp2intersectd'\n+.*:8: Error: unsupported broadcast for `vp2intersectd'\n+.*:9: Error: unsupported broadcast for `vp2intersectq'\n+.*:10: Error: unsupported broadcast for `vp2intersectq'\n+.*:11: Error: unsupported broadcast for `vp2intersectq'\n+.*:14: Error: unsupported broadcast for `vp2intersectd'\n+.*:15: Error: unsupported broadcast for `vp2intersectd'\n+.*:16: Error: unsupported broadcast for `vp2intersectd'\n+.*:17: Error: unsupported broadcast for `vp2intersectq'\n+.*:18: Error: unsupported broadcast for `vp2intersectq'\n+.*:19: Error: unsupported broadcast for `vp2intersectq'"
    },
    {
      "sha": "b4479f607319fb8abba2499159d3c4311d259cb4",
      "filename": "gas/testsuite/gas/i386/vp2intersect-inval-bcast.s",
      "status": "added",
      "additions": 19,
      "deletions": 0,
      "changes": 19,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/vp2intersect-inval-bcast.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/vp2intersect-inval-bcast.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/vp2intersect-inval-bcast.s?ref=9186c494a3bb61a55a29ec04aa0d1684a8c46838",
      "patch": "@@ -0,0 +1,19 @@\n+# Check error for invalid {1toXX} and {2toXX} broadcasts.\n+\n+\t.allow_index_reg\n+\t.text\n+_start:\n+\tvp2intersectd 8(%eax){1to8}, %xmm2, %k3\n+\tvp2intersectd 8(%eax){1to16}, %ymm2, %k3\n+\tvp2intersectd 8(%eax){1to8}, %zmm2, %k3\n+\tvp2intersectq 8(%eax){1to4}, %xmm2, %k3\n+\tvp2intersectq 8(%eax){1to8}, %ymm2, %k3\n+\tvp2intersectq 8(%eax){1to16}, %zmm2, %k3\n+\n+\t.intel_syntax noprefix\n+\tvp2intersectd k3, zmm2, 8[eax]{1to8}\n+\tvp2intersectd k3, ymm2, 8[eax]{1to16}\n+\tvp2intersectd k3, xmm2, 8[eax]{1to8}\n+\tvp2intersectq k3, zmm2, 8[eax]{1to16}\n+\tvp2intersectq k3, ymm2, 8[eax]{1to8}\n+\tvp2intersectq k3, xmm2, 8[eax]{1to4}"
    },
    {
      "sha": "6fe1215e21097026762c5546ef21b115ec2f0f1f",
      "filename": "gas/testsuite/gas/i386/vp2intersect.d",
      "status": "added",
      "additions": 48,
      "deletions": 0,
      "changes": 48,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/vp2intersect.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/vp2intersect.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/vp2intersect.d?ref=9186c494a3bb61a55a29ec04aa0d1684a8c46838",
      "patch": "@@ -0,0 +1,48 @@\n+#as:\n+#objdump: -dw\n+#name: i386 VP2INTERSECT insns\n+#source: vp2intersect.s\n+\n+.*: +file format .*\n+\n+\n+Disassembly of section \\.text:\n+\n+00000000 <\\.text>:\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 48 68 d9[ \t]*vp2intersectd %zmm1,%zmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 48 68 58 01[ \t]*vp2intersectd 0x40\\(%eax\\),%zmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 58 68 58 02[ \t]*vp2intersectd 0x8\\(%eax\\)\\{1to16\\},%zmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 28 68 d9[ \t]*vp2intersectd %ymm1,%ymm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 28 68 58 01[ \t]*vp2intersectd 0x20\\(%eax\\),%ymm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 38 68 58 02[ \t]*vp2intersectd 0x8\\(%eax\\)\\{1to8\\},%ymm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 08 68 d9[ \t]*vp2intersectd %xmm1,%xmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 08 68 58 01[ \t]*vp2intersectd 0x10\\(%eax\\),%xmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 18 68 58 02[ \t]*vp2intersectd 0x8\\(%eax\\)\\{1to4\\},%xmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 48 68 d9[ \t]*vp2intersectq %zmm1,%zmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 48 68 58 01[ \t]*vp2intersectq 0x40\\(%eax\\),%zmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 58 68 58 01[ \t]*vp2intersectq 0x8\\(%eax\\)\\{1to8\\},%zmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 28 68 d9[ \t]*vp2intersectq %ymm1,%ymm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 28 68 58 01[ \t]*vp2intersectq 0x20\\(%eax\\),%ymm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 38 68 58 01[ \t]*vp2intersectq 0x8\\(%eax\\)\\{1to4\\},%ymm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 08 68 d9[ \t]*vp2intersectq %xmm1,%xmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 08 68 58 01[ \t]*vp2intersectq 0x10\\(%eax\\),%xmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 18 68 58 01[ \t]*vp2intersectq 0x8\\(%eax\\)\\{1to2\\},%xmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 48 68 d9[ \t]*vp2intersectd %zmm1,%zmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 48 68 58 01[ \t]*vp2intersectd 0x40\\(%eax\\),%zmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 58 68 58 02[ \t]*vp2intersectd 0x8\\(%eax\\)\\{1to16\\},%zmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 28 68 d9[ \t]*vp2intersectd %ymm1,%ymm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 28 68 58 01[ \t]*vp2intersectd 0x20\\(%eax\\),%ymm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 38 68 58 02[ \t]*vp2intersectd 0x8\\(%eax\\)\\{1to8\\},%ymm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 08 68 d9[ \t]*vp2intersectd %xmm1,%xmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 08 68 58 01[ \t]*vp2intersectd 0x10\\(%eax\\),%xmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 18 68 58 02[ \t]*vp2intersectd 0x8\\(%eax\\)\\{1to4\\},%xmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 48 68 d9[ \t]*vp2intersectq %zmm1,%zmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 48 68 58 01[ \t]*vp2intersectq 0x40\\(%eax\\),%zmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 58 68 58 01[ \t]*vp2intersectq 0x8\\(%eax\\)\\{1to8\\},%zmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 28 68 d9[ \t]*vp2intersectq %ymm1,%ymm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 28 68 58 01[ \t]*vp2intersectq 0x20\\(%eax\\),%ymm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 38 68 58 01[ \t]*vp2intersectq 0x8\\(%eax\\)\\{1to4\\},%ymm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 08 68 d9[ \t]*vp2intersectq %xmm1,%xmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 08 68 58 01[ \t]*vp2intersectq 0x10\\(%eax\\),%xmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 18 68 58 01[ \t]*vp2intersectq 0x8\\(%eax\\)\\{1to2\\},%xmm2,%k3\n+#pass"
    },
    {
      "sha": "616e7b1bb4bd639ff9679e01b913a21f39d6dca1",
      "filename": "gas/testsuite/gas/i386/vp2intersect.s",
      "status": "added",
      "additions": 51,
      "deletions": 0,
      "changes": 51,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/vp2intersect.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/vp2intersect.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/vp2intersect.s?ref=9186c494a3bb61a55a29ec04aa0d1684a8c46838",
      "patch": "@@ -0,0 +1,51 @@\n+# Check AVX512_VP2INTERSECT new instructions.\n+\n+\t.text\n+\tvp2intersectd %zmm1, %zmm2, %k3\n+\tvp2intersectd 64(%eax), %zmm2, %k3\n+\tvp2intersectd 8(%eax){1to16}, %zmm2, %k3\n+\n+\tvp2intersectd %ymm1, %ymm2, %k3\n+\tvp2intersectd 32(%eax), %ymm2, %k3\n+\tvp2intersectd 8(%eax){1to8}, %ymm2, %k3\n+\n+\tvp2intersectd %xmm1, %xmm2, %k3\n+\tvp2intersectd 16(%eax), %xmm2, %k3\n+\tvp2intersectd 8(%eax){1to4}, %xmm2, %k3\n+\n+\tvp2intersectq %zmm1, %zmm2, %k3\n+\tvp2intersectq 64(%eax), %zmm2, %k3\n+\tvp2intersectq 8(%eax){1to8}, %zmm2, %k3\n+\n+\tvp2intersectq %ymm1, %ymm2, %k3\n+\tvp2intersectq 32(%eax), %ymm2, %k3\n+\tvp2intersectq 8(%eax){1to4}, %ymm2, %k3\n+\n+\tvp2intersectq %xmm1, %xmm2, %k3\n+\tvp2intersectq 16(%eax), %xmm2, %k3\n+\tvp2intersectq 8(%eax){1to2}, %xmm2, %k3\n+\n+\t.intel_syntax noprefix\n+\tvp2intersectd k3, zmm2, zmm1\n+\tvp2intersectd k3, zmm2, 64[eax]\n+\tvp2intersectd k3, zmm2, 8[eax]{1to16}\n+\n+\tvp2intersectd k3, ymm2, ymm1\n+\tvp2intersectd k3, ymm2, 32[eax]\n+\tvp2intersectd k3, ymm2, 8[eax]{1to8}\n+\n+\tvp2intersectd k3, xmm2, xmm1\n+\tvp2intersectd k3, xmm2, 16[eax]\n+\tvp2intersectd k3, xmm2, 8[eax]{1to4}\n+\n+\tvp2intersectq k3, zmm2, zmm1\n+\tvp2intersectq k3, zmm2, 64[eax]\n+\tvp2intersectq k3, zmm2, 8[eax]{1to8}\n+\n+\tvp2intersectq k3, ymm2, ymm1\n+\tvp2intersectq k3, ymm2, 32[eax]\n+\tvp2intersectq k3, ymm2, 8[eax]{1to4}\n+\n+\tvp2intersectq k3, xmm2, xmm1\n+\tvp2intersectq k3, xmm2, 16[eax]\n+\tvp2intersectq k3, xmm2, 8[eax]{1to2}"
    },
    {
      "sha": "7b661f378435ac31cad6a4ded3d8c512de3dbb7f",
      "filename": "gas/testsuite/gas/i386/x86-64-inval-avx512vl.l",
      "status": "added",
      "additions": 12,
      "deletions": 0,
      "changes": 12,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/x86-64-inval-avx512vl.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/x86-64-inval-avx512vl.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-inval-avx512vl.l?ref=9186c494a3bb61a55a29ec04aa0d1684a8c46838",
      "patch": "@@ -0,0 +1,12 @@\n+.*: Assembler messages:\n+.*:5: Error: .*unsupported instruction.*\n+.*:6: Error: .*unsupported instruction.*\n+GAS LISTING .*\n+\n+\n+[ \t]*1[ \t]+# Check illegal AVX512VL instructions\n+[ \t]*2[ \t]+\\.text\n+[ \t]*3[ \t]+\\.arch \\.noavx512vl\n+[ \t]*4[ \t]+_start:\n+[ \t]*5[ \t]+vp2intersectd 32\\(%rax\\), %ymm2, %k3\n+[ \t]*6[ \t]+vp2intersectq 16\\(%rax\\), %xmm2, %k3"
    },
    {
      "sha": "cb94bfec5bfca3d38f27abb090e8f35a4f00c3e2",
      "filename": "gas/testsuite/gas/i386/x86-64-inval-avx512vl.s",
      "status": "added",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/x86-64-inval-avx512vl.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/x86-64-inval-avx512vl.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-inval-avx512vl.s?ref=9186c494a3bb61a55a29ec04aa0d1684a8c46838",
      "patch": "@@ -0,0 +1,6 @@\n+# Check illegal AVX512VL instructions\n+\t.text\n+\t.arch .noavx512vl\n+_start:\n+\tvp2intersectd 32(%rax), %ymm2, %k3\n+\tvp2intersectq 16(%rax), %xmm2, %k3"
    },
    {
      "sha": "f55e3c4702d9ec453dd823f533f269cf78b00b4d",
      "filename": "gas/testsuite/gas/i386/x86-64-vp2intersect-intel.d",
      "status": "added",
      "additions": 48,
      "deletions": 0,
      "changes": 48,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/x86-64-vp2intersect-intel.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/x86-64-vp2intersect-intel.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-vp2intersect-intel.d?ref=9186c494a3bb61a55a29ec04aa0d1684a8c46838",
      "patch": "@@ -0,0 +1,48 @@\n+#as:\n+#objdump: -dw -Mintel\n+#name: x86_64 VP2INTERSECT insns (Intel disassembly)\n+#source: x86-64-vp2intersect.s\n+\n+.*: +file format .*\n+\n+\n+Disassembly of section \\.text:\n+\n+0+ <\\.text>:\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 48 68 d9[ \t]*vp2intersectd k3,zmm2,zmm1\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 48 68 58 01[ \t]*vp2intersectd k3,zmm2,ZMMWORD PTR \\[rax\\+0x40\\]\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 58 68 58 02[ \t]*vp2intersectd k3,zmm2,DWORD PTR \\[rax\\+0x8\\]\\{1to16\\}\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 28 68 d9[ \t]*vp2intersectd k3,ymm2,ymm1\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 28 68 58 01[ \t]*vp2intersectd k3,ymm2,YMMWORD PTR \\[rax\\+0x20\\]\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 38 68 58 02[ \t]*vp2intersectd k3,ymm2,DWORD PTR \\[rax\\+0x8\\]\\{1to8\\}\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 08 68 d9[ \t]*vp2intersectd k3,xmm2,xmm1\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 08 68 58 01[ \t]*vp2intersectd k3,xmm2,XMMWORD PTR \\[rax\\+0x10\\]\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 18 68 58 02[ \t]*vp2intersectd k3,xmm2,DWORD PTR \\[rax\\+0x8\\]\\{1to4\\}\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 48 68 d9[ \t]*vp2intersectq k3,zmm2,zmm1\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 48 68 58 01[ \t]*vp2intersectq k3,zmm2,ZMMWORD PTR \\[rax\\+0x40\\]\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 58 68 58 01[ \t]*vp2intersectq k3,zmm2,QWORD PTR \\[rax\\+0x8\\]\\{1to8\\}\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 28 68 d9[ \t]*vp2intersectq k3,ymm2,ymm1\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 28 68 58 01[ \t]*vp2intersectq k3,ymm2,YMMWORD PTR \\[rax\\+0x20\\]\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 38 68 58 01[ \t]*vp2intersectq k3,ymm2,QWORD PTR \\[rax\\+0x8\\]\\{1to4\\}\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 08 68 d9[ \t]*vp2intersectq k3,xmm2,xmm1\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 08 68 58 01[ \t]*vp2intersectq k3,xmm2,XMMWORD PTR \\[rax\\+0x10\\]\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 18 68 58 01[ \t]*vp2intersectq k3,xmm2,QWORD PTR \\[rax\\+0x8\\]\\{1to2\\}\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 48 68 d9[ \t]*vp2intersectd k3,zmm2,zmm1\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 48 68 58 01[ \t]*vp2intersectd k3,zmm2,ZMMWORD PTR \\[rax\\+0x40\\]\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 58 68 58 02[ \t]*vp2intersectd k3,zmm2,DWORD PTR \\[rax\\+0x8\\]\\{1to16\\}\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 28 68 d9[ \t]*vp2intersectd k3,ymm2,ymm1\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 28 68 58 01[ \t]*vp2intersectd k3,ymm2,YMMWORD PTR \\[rax\\+0x20\\]\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 38 68 58 02[ \t]*vp2intersectd k3,ymm2,DWORD PTR \\[rax\\+0x8\\]\\{1to8\\}\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 08 68 d9[ \t]*vp2intersectd k3,xmm2,xmm1\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 08 68 58 01[ \t]*vp2intersectd k3,xmm2,XMMWORD PTR \\[rax\\+0x10\\]\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 18 68 58 02[ \t]*vp2intersectd k3,xmm2,DWORD PTR \\[rax\\+0x8\\]\\{1to4\\}\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 48 68 d9[ \t]*vp2intersectq k3,zmm2,zmm1\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 48 68 58 01[ \t]*vp2intersectq k3,zmm2,ZMMWORD PTR \\[rax\\+0x40\\]\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 58 68 58 01[ \t]*vp2intersectq k3,zmm2,QWORD PTR \\[rax\\+0x8\\]\\{1to8\\}\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 28 68 d9[ \t]*vp2intersectq k3,ymm2,ymm1\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 28 68 58 01[ \t]*vp2intersectq k3,ymm2,YMMWORD PTR \\[rax\\+0x20\\]\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 38 68 58 01[ \t]*vp2intersectq k3,ymm2,QWORD PTR \\[rax\\+0x8\\]\\{1to4\\}\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 08 68 d9[ \t]*vp2intersectq k3,xmm2,xmm1\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 08 68 58 01[ \t]*vp2intersectq k3,xmm2,XMMWORD PTR \\[rax\\+0x10\\]\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 18 68 58 01[ \t]*vp2intersectq k3,xmm2,QWORD PTR \\[rax\\+0x8\\]\\{1to2\\}\n+#pass"
    },
    {
      "sha": "4ee46a3425c3e594294fd9f253acbeff0c3ba44d",
      "filename": "gas/testsuite/gas/i386/x86-64-vp2intersect-inval-bcast.l",
      "status": "added",
      "additions": 13,
      "deletions": 0,
      "changes": 13,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/x86-64-vp2intersect-inval-bcast.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/x86-64-vp2intersect-inval-bcast.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-vp2intersect-inval-bcast.l?ref=9186c494a3bb61a55a29ec04aa0d1684a8c46838",
      "patch": "@@ -0,0 +1,13 @@\n+.*: Assembler messages:\n+.*:6: Error: unsupported broadcast for `vp2intersectd'\n+.*:7: Error: unsupported broadcast for `vp2intersectd'\n+.*:8: Error: unsupported broadcast for `vp2intersectd'\n+.*:9: Error: unsupported broadcast for `vp2intersectq'\n+.*:10: Error: unsupported broadcast for `vp2intersectq'\n+.*:11: Error: unsupported broadcast for `vp2intersectq'\n+.*:14: Error: unsupported broadcast for `vp2intersectd'\n+.*:15: Error: unsupported broadcast for `vp2intersectd'\n+.*:16: Error: unsupported broadcast for `vp2intersectd'\n+.*:17: Error: unsupported broadcast for `vp2intersectq'\n+.*:18: Error: unsupported broadcast for `vp2intersectq'\n+.*:19: Error: unsupported broadcast for `vp2intersectq'"
    },
    {
      "sha": "e5afe4c108bdae1d9e44d4a379de4eea637d8401",
      "filename": "gas/testsuite/gas/i386/x86-64-vp2intersect-inval-bcast.s",
      "status": "added",
      "additions": 19,
      "deletions": 0,
      "changes": 19,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/x86-64-vp2intersect-inval-bcast.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/x86-64-vp2intersect-inval-bcast.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-vp2intersect-inval-bcast.s?ref=9186c494a3bb61a55a29ec04aa0d1684a8c46838",
      "patch": "@@ -0,0 +1,19 @@\n+# Check error for invalid {1toXX} and {2toXX} broadcasts.\n+\n+\t.allow_index_reg\n+\t.text\n+_start:\n+\tvp2intersectd 8(%rax){1to8}, %zmm2, %k3\n+\tvp2intersectd 8(%rax){1to4}, %ymm2, %k3\n+\tvp2intersectd 8(%rax){1to2}, %xmm2, %k3\n+\tvp2intersectq 8(%rax){1to16}, %zmm2, %k3\n+\tvp2intersectq 8(%rax){1to8}, %ymm2, %k3\n+\tvp2intersectq 8(%rax){1to4}, %xmm2, %k3\n+\n+\t.intel_syntax noprefix\n+\tvp2intersectd k3, zmm2, 8[rax]{1to8}\n+\tvp2intersectd k3, ymm2, 8[rax]{1to4}\n+\tvp2intersectd k3, xmm2, 8[rax]{1to2}\n+\tvp2intersectq k3, zmm2, 8[rax]{1to16}\n+\tvp2intersectq k3, ymm2, 8[rax]{1to8}\n+\tvp2intersectq k3, xmm2, 8[rax]{1to4}"
    },
    {
      "sha": "3c972dcb4066fd54cff18c66df2b1abcff7c494c",
      "filename": "gas/testsuite/gas/i386/x86-64-vp2intersect.d",
      "status": "added",
      "additions": 48,
      "deletions": 0,
      "changes": 48,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/x86-64-vp2intersect.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/x86-64-vp2intersect.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-vp2intersect.d?ref=9186c494a3bb61a55a29ec04aa0d1684a8c46838",
      "patch": "@@ -0,0 +1,48 @@\n+#as:\n+#objdump: -dw\n+#name: x86_64 VP2INTERSECT insns\n+#source: x86-64-vp2intersect.s\n+\n+.*: +file format .*\n+\n+\n+Disassembly of section \\.text:\n+\n+0+ <\\.text>:\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 48 68 d9[ \t]*vp2intersectd %zmm1,%zmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 48 68 58 01[ \t]*vp2intersectd 0x40\\(%rax\\),%zmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 58 68 58 02[ \t]*vp2intersectd 0x8\\(%rax\\)\\{1to16\\},%zmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 28 68 d9[ \t]*vp2intersectd %ymm1,%ymm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 28 68 58 01[ \t]*vp2intersectd 0x20\\(%rax\\),%ymm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 38 68 58 02[ \t]*vp2intersectd 0x8\\(%rax\\)\\{1to8\\},%ymm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 08 68 d9[ \t]*vp2intersectd %xmm1,%xmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 08 68 58 01[ \t]*vp2intersectd 0x10\\(%rax\\),%xmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 18 68 58 02[ \t]*vp2intersectd 0x8\\(%rax\\)\\{1to4\\},%xmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 48 68 d9[ \t]*vp2intersectq %zmm1,%zmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 48 68 58 01[ \t]*vp2intersectq 0x40\\(%rax\\),%zmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 58 68 58 01[ \t]*vp2intersectq 0x8\\(%rax\\)\\{1to8\\},%zmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 28 68 d9[ \t]*vp2intersectq %ymm1,%ymm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 28 68 58 01[ \t]*vp2intersectq 0x20\\(%rax\\),%ymm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 38 68 58 01[ \t]*vp2intersectq 0x8\\(%rax\\)\\{1to4\\},%ymm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 08 68 d9[ \t]*vp2intersectq %xmm1,%xmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 08 68 58 01[ \t]*vp2intersectq 0x10\\(%rax\\),%xmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 18 68 58 01[ \t]*vp2intersectq 0x8\\(%rax\\)\\{1to2\\},%xmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 48 68 d9[ \t]*vp2intersectd %zmm1,%zmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 48 68 58 01[ \t]*vp2intersectd 0x40\\(%rax\\),%zmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 58 68 58 02[ \t]*vp2intersectd 0x8\\(%rax\\)\\{1to16\\},%zmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 28 68 d9[ \t]*vp2intersectd %ymm1,%ymm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 28 68 58 01[ \t]*vp2intersectd 0x20\\(%rax\\),%ymm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 38 68 58 02[ \t]*vp2intersectd 0x8\\(%rax\\)\\{1to8\\},%ymm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 08 68 d9[ \t]*vp2intersectd %xmm1,%xmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 08 68 58 01[ \t]*vp2intersectd 0x10\\(%rax\\),%xmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 6f 18 68 58 02[ \t]*vp2intersectd 0x8\\(%rax\\)\\{1to4\\},%xmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 48 68 d9[ \t]*vp2intersectq %zmm1,%zmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 48 68 58 01[ \t]*vp2intersectq 0x40\\(%rax\\),%zmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 58 68 58 01[ \t]*vp2intersectq 0x8\\(%rax\\)\\{1to8\\},%zmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 28 68 d9[ \t]*vp2intersectq %ymm1,%ymm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 28 68 58 01[ \t]*vp2intersectq 0x20\\(%rax\\),%ymm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 38 68 58 01[ \t]*vp2intersectq 0x8\\(%rax\\)\\{1to4\\},%ymm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 08 68 d9[ \t]*vp2intersectq %xmm1,%xmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 08 68 58 01[ \t]*vp2intersectq 0x10\\(%rax\\),%xmm2,%k3\n+[ \t]*[a-f0-9]+:[ \t]*62 f2 ef 18 68 58 01[ \t]*vp2intersectq 0x8\\(%rax\\)\\{1to2\\},%xmm2,%k3\n+#pass"
    },
    {
      "sha": "b2a1d5f3d0c95ba92ce7685fdf06db2c8f52bd47",
      "filename": "gas/testsuite/gas/i386/x86-64-vp2intersect.s",
      "status": "added",
      "additions": 51,
      "deletions": 0,
      "changes": 51,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/x86-64-vp2intersect.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9186c494a3bb61a55a29ec04aa0d1684a8c46838/gas/testsuite/gas/i386/x86-64-vp2intersect.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-vp2intersect.s?ref=9186c494a3bb61a55a29ec04aa0d1684a8c46838",
      "patch": "@@ -0,0 +1,51 @@\n+# Check AVX512_VP2INTERSECT new instructions.\n+\n+\t.text\n+\tvp2intersectd %zmm1, %zmm2, %k3\n+\tvp2intersectd 64(%rax), %zmm2, %k3\n+\tvp2intersectd 8(%rax){1to16}, %zmm2, %k3\n+\n+\tvp2intersectd %ymm1, %ymm2, %k3\n+\tvp2intersectd 32(%rax), %ymm2, %k3\n+\tvp2intersectd 8(%rax){1to8}, %ymm2, %k3\n+\n+\tvp2intersectd %xmm1, %xmm2, %k3\n+\tvp2intersectd 16(%rax), %xmm2, %k3\n+\tvp2intersectd 8(%rax){1to4}, %xmm2, %k3\n+\n+\tvp2intersectq %zmm1, %zmm2, %k3\n+\tvp2intersectq 64(%rax), %zmm2, %k3\n+\tvp2intersectq 8(%rax){1to8}, %zmm2, %k3\n+\n+\tvp2intersectq %ymm1, %ymm2, %k3\n+\tvp2intersectq 32(%rax), %ymm2, %k3\n+\tvp2intersectq 8(%rax){1to4}, %ymm2, %k3\n+\n+\tvp2intersectq %xmm1, %xmm2, %k3\n+\tvp2intersectq 16(%rax), %xmm2, %k3\n+\tvp2intersectq 8(%rax){1to2}, %xmm2, %k3\n+\n+\t.intel_syntax noprefix\n+\tvp2intersectd k3, zmm2, zmm1\n+\tvp2intersectd k3, zmm2, 64[rax]\n+\tvp2intersectd k3, zmm2, 8[rax]{1to16}\n+\n+\tvp2intersectd k3, ymm2, ymm1\n+\tvp2intersectd k3, ymm2, 32[rax]\n+\tvp2intersectd k3, ymm2, 8[rax]{1to8}\n+\n+\tvp2intersectd k3, xmm2, xmm1\n+\tvp2intersectd k3, xmm2, 16[rax]\n+\tvp2intersectd k3, xmm2, 8[rax]{1to4}\n+\n+\tvp2intersectq k3, zmm2, zmm1\n+\tvp2intersectq k3, zmm2, 64[rax]\n+\tvp2intersectq k3, zmm2, 8[rax]{1to8}\n+\n+\tvp2intersectq k3, ymm2, ymm1\n+\tvp2intersectq k3, ymm2, 32[rax]\n+\tvp2intersectq k3, ymm2, 8[rax]{1to4}\n+\n+\tvp2intersectq k3, xmm2, xmm1\n+\tvp2intersectq k3, xmm2, 16[rax]\n+\tvp2intersectq k3, xmm2, 8[rax]{1to2}"
    },
    {
      "sha": "0fa27c5b2b537668d3a6d94db9b1e850f0223760",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 15,
      "deletions": 0,
      "changes": 15,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9186c494a3bb61a55a29ec04aa0d1684a8c46838/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9186c494a3bb61a55a29ec04aa0d1684a8c46838/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=9186c494a3bb61a55a29ec04aa0d1684a8c46838",
      "patch": "@@ -1,3 +1,18 @@\n+2019-06-04  Igor Tsimbalist  <igor.v.tsimbalist@intel.com>\n+\t    Lili Cui  <lili.cui@intel.com>\n+\n+\t* i386-dis.c (enum): Add PREFIX_EVEX_0F3868, EVEX_W_0F3868_P_3.\n+\t* i386-dis-evex.h (evex_table): Add AVX512_VP2INTERSECT\n+\tinstructions.\n+\t* i386-gen.c (cpu_flag_init): Add CPU_AVX512_VP2INTERSECT_FLAGS,\n+\tCPU_ANY_AVX512_VP2INTERSECT_FLAGS.\n+\t(cpu_flags): Add CpuAVX512_VP2INTERSECT.\n+\t* i386-opc.h (enum): Add CpuAVX512_VP2INTERSECT.\n+\t(i386_cpu_flags): Add cpuavx512_vp2intersect.\n+\t* i386-opc.tbl: Add AVX512_VP2INTERSECT insns.\n+\t* i386-init.h: Regenerated.\n+\t* i386-tbl.h: Likewise.\n+\n 2019-06-04  Xuepeng Guo  <xuepeng.guo@intel.com>\n \t    Lili Cui  <lili.cui@intel.com>\n "
    },
    {
      "sha": "9965d4f9fff60a34701960862a9c04da6b4f8e52",
      "filename": "opcodes/i386-dis-evex.h",
      "status": "modified",
      "additions": 13,
      "deletions": 1,
      "changes": 14,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9186c494a3bb61a55a29ec04aa0d1684a8c46838/opcodes/i386-dis-evex.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9186c494a3bb61a55a29ec04aa0d1684a8c46838/opcodes/i386-dis-evex.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-dis-evex.h?ref=9186c494a3bb61a55a29ec04aa0d1684a8c46838",
      "patch": "@@ -412,7 +412,7 @@ static const struct dis386 evex_table[][256] = {\n     { PREFIX_TABLE (PREFIX_EVEX_0F3866) },\n     { Bad_Opcode },\n     /* 68 */\n-    { Bad_Opcode },\n+    { PREFIX_TABLE (PREFIX_EVEX_0F3868) },\n     { Bad_Opcode },\n     { Bad_Opcode },\n     { Bad_Opcode },\n@@ -2097,6 +2097,13 @@ static const struct dis386 evex_table[][256] = {\n     { Bad_Opcode },\n     { VEX_W_TABLE (EVEX_W_0F3866_P_2) },\n   },\n+  /* PREFIX_EVEX_0F3868 */\n+  {\n+    { Bad_Opcode },\n+    { Bad_Opcode },\n+    { Bad_Opcode },\n+    { VEX_W_TABLE (EVEX_W_0F3868_P_3) },\n+  },\n   /* PREFIX_EVEX_0F3870 */\n   {\n     { Bad_Opcode },\n@@ -3755,6 +3762,11 @@ static const struct dis386 evex_table[][256] = {\n     { \"vpblendmb\",\t{ XM, Vex, EXx }, 0 },\n     { \"vpblendmw\",\t{ XM, Vex, EXx }, 0 },\n   },\n+  /* EVEX_W_0F3868_P_3 */\n+  {\n+    { \"vp2intersectd\", { XMask, Vex, EXx, EXxEVexS }, 0 },\n+    { \"vp2intersectq\", { XMask, Vex, EXx, EXxEVexS }, 0 },\n+  },\n   /* EVEX_W_0F3870_P_2 */\n   {\n     { Bad_Opcode },"
    },
    {
      "sha": "18e6729ffb778dcb7a5bca53643c8668dddf3736",
      "filename": "opcodes/i386-dis.c",
      "status": "modified",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9186c494a3bb61a55a29ec04aa0d1684a8c46838/opcodes/i386-dis.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9186c494a3bb61a55a29ec04aa0d1684a8c46838/opcodes/i386-dis.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-dis.c?ref=9186c494a3bb61a55a29ec04aa0d1684a8c46838",
      "patch": "@@ -1613,6 +1613,7 @@ enum\n   PREFIX_EVEX_0F3864,\n   PREFIX_EVEX_0F3865,\n   PREFIX_EVEX_0F3866,\n+  PREFIX_EVEX_0F3868,\n   PREFIX_EVEX_0F3870,\n   PREFIX_EVEX_0F3871,\n   PREFIX_EVEX_0F3872,\n@@ -2201,6 +2202,7 @@ enum\n   EVEX_W_0F3862_P_2,\n   EVEX_W_0F3863_P_2,\n   EVEX_W_0F3866_P_2,\n+  EVEX_W_0F3868_P_3,\n   EVEX_W_0F3870_P_2,\n   EVEX_W_0F3871_P_2,\n   EVEX_W_0F3872_P_1,"
    },
    {
      "sha": "e80085a8357e01c0e042c093d5b959944277b408",
      "filename": "opcodes/i386-gen.c",
      "status": "modified",
      "additions": 6,
      "deletions": 1,
      "changes": 7,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9186c494a3bb61a55a29ec04aa0d1684a8c46838/opcodes/i386-gen.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9186c494a3bb61a55a29ec04aa0d1684a8c46838/opcodes/i386-gen.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-gen.c?ref=9186c494a3bb61a55a29ec04aa0d1684a8c46838",
      "patch": "@@ -297,6 +297,8 @@ static initializer cpu_flag_init[] =\n     \"CpuMOVDIR64B\" },\n   { \"CPU_ENQCMD_FLAGS\",\n     \"CpuENQCMD\" },\n+  { \"CPU_AVX512_VP2INTERSECT_FLAGS\",\n+    \"CpuAVX512_VP2INTERSECT\" },\n   { \"CPU_ANY_X87_FLAGS\",\n     \"CPU_ANY_287_FLAGS|Cpu8087\" },\n   { \"CPU_ANY_287_FLAGS\",\n@@ -328,7 +330,7 @@ static initializer cpu_flag_init[] =\n   { \"CPU_ANY_AVX2_FLAGS\",\n     \"CPU_ANY_AVX512F_FLAGS|CpuAVX2\" },\n   { \"CPU_ANY_AVX512F_FLAGS\",\n-    \"CpuAVX512F|CpuAVX512CD|CpuAVX512ER|CpuAVX512PF|CpuAVX512DQ|CpuAVX512BW|CpuAVX512VL|CpuAVX512IFMA|CpuAVX512VBMI|CpuAVX512_4FMAPS|CpuAVX512_4VNNIW|CpuAVX512_VPOPCNTDQ|CpuAVX512_VBMI2|CpuAVX512_VNNI|CpuAVX512_BITALG|CpuAVX512_BF16\" },\n+    \"CpuAVX512F|CpuAVX512CD|CpuAVX512ER|CpuAVX512PF|CpuAVX512DQ|CpuAVX512BW|CpuAVX512VL|CpuAVX512IFMA|CpuAVX512VBMI|CpuAVX512_4FMAPS|CpuAVX512_4VNNIW|CpuAVX512_VPOPCNTDQ|CpuAVX512_VBMI2|CpuAVX512_VNNI|CpuAVX512_BITALG|CpuAVX512_BF16|CpuAVX512_VP2INTERSECT\" },\n   { \"CPU_ANY_AVX512CD_FLAGS\",\n     \"CpuAVX512CD\" },\n   { \"CPU_ANY_AVX512ER_FLAGS\",\n@@ -369,6 +371,8 @@ static initializer cpu_flag_init[] =\n     \"CpuMOVDIR64B\" },\n   { \"CPU_ANY_ENQCMD_FLAGS\",\n     \"CpuENQCMD\" },\n+  { \"CPU_ANY_AVX512_VP2INTERSECT_FLAGS\",\n+    \"CpuAVX512_VP2INTERSECT\" },\n };\n \n static const initializer operand_type_shorthands[] =\n@@ -587,6 +591,7 @@ static bitfield cpu_flags[] =\n   BITFIELD (CpuAVX512_VNNI),\n   BITFIELD (CpuAVX512_BITALG),\n   BITFIELD (CpuAVX512_BF16),\n+  BITFIELD (CpuAVX512_VP2INTERSECT),\n   BITFIELD (CpuMWAITX),\n   BITFIELD (CpuCLZERO),\n   BITFIELD (CpuOSPKE),"
    },
    {
      "sha": "1d9c17f922e730d038b1da91f9472e445bfc375d",
      "filename": "opcodes/i386-init.h",
      "status": "modified",
      "additions": 200,
      "deletions": 184,
      "changes": 384,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9186c494a3bb61a55a29ec04aa0d1684a8c46838/opcodes/i386-init.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9186c494a3bb61a55a29ec04aa0d1684a8c46838/opcodes/i386-init.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-init.h?ref=9186c494a3bb61a55a29ec04aa0d1684a8c46838",
      "patch": "@@ -24,1311 +24,1327 @@\n       0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n       1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n       1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n-      1, 1, 1, 1, 1, 0, 1, 1 } }\n+      1, 1, 1, 1, 1, 1, 0, 1, 1 } }\n \n #define CPU_GENERIC32_FLAGS \\\n   { { 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_GENERIC64_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 1, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_NONE_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_I186_FLAGS \\\n   { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_I286_FLAGS \\\n   { { 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_I386_FLAGS \\\n   { { 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_I486_FLAGS \\\n   { { 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_I586_FLAGS \\\n   { { 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_I686_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_PENTIUMPRO_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_P2_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_P3_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 0, 1, 1, 0, 1, 1, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_P4_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 1, 1, 0, 1, 1, 1, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_NOCONA_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_CORE_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_CORE2_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_COREI7_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_K6_FLAGS \\\n   { { 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_K6_2_FLAGS \\\n   { { 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 1, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ATHLON_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 0, 0, 0, 1, 1, 0, 0, 1, 1, 0, 1, 0, 0, 1, \\\n       1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_K8_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 0, 0, 0, 1, 1, 0, 0, 1, 1, 0, 1, 1, 1, 1, \\\n       1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AMDFAM10_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, \\\n       1, 1, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_BDVER1_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, \\\n       0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 0, 0, \\\n       0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_BDVER2_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, \\\n       0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 1, \\\n       0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_BDVER3_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, \\\n       0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 1, 1, 0, 1, \\\n       0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_BDVER4_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, \\\n       0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, \\\n       1, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ZNVER1_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, \\\n       0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 1, 0, 1, 1, 0, 1, 1, 1, 1, \\\n       1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ZNVER2_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, \\\n       0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 1, 0, 1, 1, 0, 1, 1, 1, 1, \\\n       1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 1, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_BTVER1_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, \\\n       0, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, \\\n       0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_BTVER2_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, \\\n       0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 0, 1, 1, 0, 1, 0, 0, 1, \\\n       0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_8087_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_287_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_387_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_687_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_CMOV_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_FXSR_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_CLFLUSH_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_NOP_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SYSCALL_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_MMX_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SSE_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SSE2_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SSE3_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SSSE3_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SSE4_1_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SSE4_2_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_VMX_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SMX_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_XSAVE_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_XSAVEOPT_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AES_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_PCLMUL_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_FMA_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_FMA4_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_XOP_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_LWP_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_BMI_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_TBM_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_MOVBE_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_CX16_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_RDTSCP_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_EPT_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_FSGSBASE_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_RDRND_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_F16C_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_BMI2_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_LZCNT_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_HLE_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_RTM_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_INVPCID_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_VMFUNC_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_3DNOW_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_3DNOWA_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, \\\n       1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_PADLOCK_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SVME_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SSE4A_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ABM_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX2_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512F_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512CD_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512ER_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512PF_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512DQ_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512BW_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 1, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512VL_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512IFMA_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512VBMI_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512_4FMAPS_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512_4VNNIW_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512_VPOPCNTDQ_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512_VBMI2_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512_VNNI_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512_BITALG_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_AVX512_BF16_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_L1OM_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n       1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n       1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n       1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n       1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n-      1, 1, 1, 1, 1, 0, 1, 1 } }\n+      1, 1, 1, 1, 1, 1, 0, 1, 1 } }\n \n #define CPU_K1OM_FLAGS \\\n   { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n       1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n       1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n       1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n       1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n-      1, 1, 1, 1, 1, 0, 1, 1 } }\n+      1, 1, 1, 1, 1, 1, 0, 1, 1 } }\n \n #define CPU_IAMCU_FLAGS \\\n   { { 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ADX_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_RDSEED_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_PRFCHW_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SMAP_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_MPX_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SHA_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_CLFLUSHOPT_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_XSAVES_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_XSAVEC_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_PREFETCHWT1_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SE1_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_CLWB_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_CLZERO_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_MWAITX_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_OSPKE_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_RDPID_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_PTWRITE_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_IBT_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_SHSTK_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_GFNI_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_VAES_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_VPCLMULQDQ_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_WBNOINVD_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_PCONFIG_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      1, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_WAITPKG_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      1, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 1, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_CLDEMOTE_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 1, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 1, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_MOVDIRI_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 1, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 1, 0, 0, 0, 0, 0 } }\n \n #define CPU_MOVDIR64B_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 1, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 1, 0, 0, 0, 0 } }\n \n #define CPU_ENQCMD_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 1, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 1, 0, 0, 0 } }\n+\n+#define CPU_AVX512_VP2INTERSECT_FLAGS \\\n+  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_X87_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_287_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_387_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_687_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_CMOV_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_FXSR_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_MMX_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, \\\n       1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_SSE_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_SSE2_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_SSE3_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_SSSE3_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_SSE4_1_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_SSE4_2_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, \\\n       0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, \\\n-      1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX2_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, \\\n-      1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512F_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, \\\n-      1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512CD_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512ER_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512PF_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512DQ_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512BW_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512VL_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512IFMA_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512VBMI_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512_4FMAPS_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512_4VNNIW_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512_VPOPCNTDQ_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_IBT_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_SHSTK_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512_VBMI2_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512_VNNI_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512_BITALG_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_AVX512_BF16_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_MOVDIRI_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 1, 0, 0, 0, 0, 0 } }\n+      0, 0, 0, 1, 0, 0, 0, 0, 0 } }\n \n #define CPU_ANY_MOVDIR64B_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 1, 0, 0, 0, 0 } }\n+      0, 0, 0, 0, 1, 0, 0, 0, 0 } }\n \n #define CPU_ANY_ENQCMD_FLAGS \\\n   { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n-      0, 0, 0, 0, 1, 0, 0, 0 } }\n+      0, 0, 0, 0, 0, 1, 0, 0, 0 } }\n+\n+#define CPU_ANY_AVX512_VP2INTERSECT_FLAGS \\\n+  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \\\n+      0, 0, 0, 0, 0, 0, 0, 0, 0 } }\n \n \n #define OPERAND_TYPE_NONE \\"
    },
    {
      "sha": "f89f38b998a2b56fd982b39488ff6b2fd8db6406",
      "filename": "opcodes/i386-opc.h",
      "status": "modified",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9186c494a3bb61a55a29ec04aa0d1684a8c46838/opcodes/i386-opc.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9186c494a3bb61a55a29ec04aa0d1684a8c46838/opcodes/i386-opc.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-opc.h?ref=9186c494a3bb61a55a29ec04aa0d1684a8c46838",
      "patch": "@@ -208,6 +208,8 @@ enum\n   CpuAVX512_BITALG,\n   /* Intel AVX-512 BF16 Instructions support required.  */\n   CpuAVX512_BF16,\n+  /* Intel AVX-512 VP2INTERSECT Instructions support required.  */\n+  CpuAVX512_VP2INTERSECT,\n   /* mwaitx instruction required */\n   CpuMWAITX,\n   /* Clzero instruction required */\n@@ -352,6 +354,7 @@ typedef union i386_cpu_flags\n       unsigned int cpuavx512_vnni:1;\n       unsigned int cpuavx512_bitalg:1;\n       unsigned int cpuavx512_bf16:1;\n+      unsigned int cpuavx512_vp2intersect:1;\n       unsigned int cpumwaitx:1;\n       unsigned int cpuclzero:1;\n       unsigned int cpuospke:1;"
    },
    {
      "sha": "fc33555ae38ce56bd759c8997ff3d1c544124d0c",
      "filename": "opcodes/i386-opc.tbl",
      "status": "modified",
      "additions": 7,
      "deletions": 0,
      "changes": 7,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9186c494a3bb61a55a29ec04aa0d1684a8c46838/opcodes/i386-opc.tbl",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9186c494a3bb61a55a29ec04aa0d1684a8c46838/opcodes/i386-opc.tbl",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-opc.tbl?ref=9186c494a3bb61a55a29ec04aa0d1684a8c46838",
      "patch": "@@ -4734,3 +4734,10 @@ enqcmds, 2, 0xf30f38f8, None, 3, CpuENQCMD|CpuNo64, Modrm|IgnoreSize|No_bSuf|No_\n enqcmds, 2, 0xf30f38f8, None, 3, CpuENQCMD|Cpu64, Modrm|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|NoRex64|AddrPrefixOpReg, { Unspecified|BaseIndex, Reg32|Reg64 }\n \n // ENQCMD instructions end.\n+\n+// VP2INTERSECT instructions.\n+\n+vp2intersectd, 3, 0xf268, None, 1, CpuAVX512_VP2INTERSECT, Modrm|VexOpcode|VexVVVV|VexW0|Broadcast|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM|RegYMM|RegZMM|Dword|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM, RegMask }\n+vp2intersectq, 3, 0xf268, None, 1, CpuAVX512_VP2INTERSECT, Modrm|VexOpcode|VexVVVV|VexW1|Broadcast|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM|RegYMM|RegZMM|Qword|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM, RegMask }\n+\n+// VP2INTERSECT instructions end."
    },
    {
      "sha": "4244edec6d625f2a4c73d9ad54509ec2d0bd067f",
      "filename": "opcodes/i386-tbl.h",
      "status": "modified",
      "additions": 3994,
      "deletions": 3956,
      "changes": 7950,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/9186c494a3bb61a55a29ec04aa0d1684a8c46838/opcodes/i386-tbl.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/9186c494a3bb61a55a29ec04aa0d1684a8c46838/opcodes/i386-tbl.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-tbl.h?ref=9186c494a3bb61a55a29ec04aa0d1684a8c46838"
    }
  ]
}