// Seed: 1036054667
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wor id_1;
  wire id_7;
  assign id_1 = 1;
  logic id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd0,
    parameter id_4 = 32'd88
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  module_0 modCall_1 (
      id_1,
      id_9,
      id_10,
      id_10,
      id_14,
      id_13
  );
  input wire id_13;
  inout logic [7:0] id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire _id_4;
  input wire id_3;
  inout wire _id_2;
  output uwire id_1;
  assign id_12[~id_4] = -1;
  logic [-1 : id_2  <  1  -  1] id_16 = id_13, id_17 = id_3 - -1;
  assign id_1 = -1;
endmodule
