

================================================================
== Vitis HLS Report for 'addrbound_1'
================================================================
* Date:           Fri Sep  6 14:01:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histoframe_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.217 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  13.332 ns|  13.332 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|      34|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      76|    -|
|Register         |        -|     -|      43|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|      43|     110|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------+--------------------------+-----------+
    |           Instance          |          Module          | Expression|
    +-----------------------------+--------------------------+-----------+
    |mul_mul_16ns_16ns_22_4_1_U7  |mul_mul_16ns_16ns_22_4_1  |    i0 * i1|
    +-----------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln541_fu_102_p2  |         +|   0|  0|  32|          25|           7|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  34|          26|           8|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  31|          6|    1|          6|
    |ap_done       |   9|          2|    1|          2|
    |cols_c_blk_n  |   9|          2|    1|          2|
    |real_start    |   9|          2|    1|          2|
    |return_r      |   9|          2|   18|         36|
    |rows_c_blk_n  |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         |  76|         16|   23|         50|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   5|   0|    5|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |return_r_preg     |  18|   0|   18|          0|
    |start_once_reg    |   1|   0|    1|          0|
    |trunc_ln_reg_135  |  18|   0|   18|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  43|   0|   43|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|   addrbound.1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|   addrbound.1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|   addrbound.1|  return value|
|start_full_n           |   in|    1|  ap_ctrl_hs|   addrbound.1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|   addrbound.1|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|   addrbound.1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|   addrbound.1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|   addrbound.1|  return value|
|start_out              |  out|    1|  ap_ctrl_hs|   addrbound.1|  return value|
|start_write            |  out|    1|  ap_ctrl_hs|   addrbound.1|  return value|
|return_r               |  out|   18|     ap_none|      return_r|       pointer|
|rows                   |   in|   32|     ap_none|          rows|        scalar|
|cols                   |   in|   32|     ap_none|          cols|        scalar|
|rows_c_din             |  out|   32|     ap_fifo|        rows_c|       pointer|
|rows_c_num_data_valid  |   in|    3|     ap_fifo|        rows_c|       pointer|
|rows_c_fifo_cap        |   in|    3|     ap_fifo|        rows_c|       pointer|
|rows_c_full_n          |   in|    1|     ap_fifo|        rows_c|       pointer|
|rows_c_write           |  out|    1|     ap_fifo|        rows_c|       pointer|
|cols_c_din             |  out|   32|     ap_fifo|        cols_c|       pointer|
|cols_c_num_data_valid  |   in|    3|     ap_fifo|        cols_c|       pointer|
|cols_c_fifo_cap        |   in|    3|     ap_fifo|        cols_c|       pointer|
|cols_c_full_n          |   in|    1|     ap_fifo|        cols_c|       pointer|
|cols_c_write           |  out|    1|     ap_fifo|        cols_c|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

