Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_filter
Version: Z-2007.03-SP1
Date   : Mon Dec 31 02:10:05 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DP/reg_b_i_0/CLOCK_r_REG726_S1
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: DP/MULT_b0p0/add_3726/CLOCK_r_REG313_S57
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP/reg_b_i_0/CLOCK_r_REG726_S1/CK (DFFR_X1)             0.00       0.00 r
  DP/reg_b_i_0/CLOCK_r_REG726_S1/QN (DFFR_X1)             0.07       0.07 r
  DP/reg_b_i_0/U10/ZN (INV_X1)                            0.03       0.09 f
  DP/reg_b_i_0/Q[2] (reg_N24_16)                          0.00       0.09 f
  DP/MULT_b0p0/y[2] (mbeDadda_mult_3)                     0.00       0.09 f
  DP/MULT_b0p0/recoding_block_1/y_tri[1] (r4mbePP_preprocessing_n_bit24_37)
                                                          0.00       0.09 f
  DP/MULT_b0p0/recoding_block_1/U5/ZN (XNOR2_X1)          0.09       0.18 r
  DP/MULT_b0p0/recoding_block_1/MUX_X/sel (mux2_n_bit25_75)
                                                          0.00       0.18 r
  DP/MULT_b0p0/recoding_block_1/MUX_X/U1/Z (BUF_X1)       0.05       0.23 r
  DP/MULT_b0p0/recoding_block_1/MUX_X/U22/Z (MUX2_X1)     0.07       0.30 f
  DP/MULT_b0p0/recoding_block_1/MUX_X/o[16] (mux2_n_bit25_75)
                                                          0.00       0.30 f
  DP/MULT_b0p0/recoding_block_1/MUX_0/i1[16] (mux2_n_bit25_74)
                                                          0.00       0.30 f
  DP/MULT_b0p0/recoding_block_1/MUX_0/U17/ZN (AND2_X1)
                                                          0.04       0.34 f
  DP/MULT_b0p0/recoding_block_1/MUX_0/o[16] (mux2_n_bit25_74)
                                                          0.00       0.34 f
  DP/MULT_b0p0/recoding_block_1/x_absY[16] (r4mbePP_preprocessing_n_bit24_37)
                                                          0.00       0.34 f
  DP/MULT_b0p0/bitwiseInverterX_1/dataIn[16] (bitwiseInv_n_bit25_34)
                                                          0.00       0.34 f
  DP/MULT_b0p0/bitwiseInverterX_1/U24/ZN (XNOR2_X1)       0.06       0.40 f
  DP/MULT_b0p0/bitwiseInverterX_1/dataOut[16] (bitwiseInv_n_bit25_34)
                                                          0.00       0.40 f
  DP/MULT_b0p0/lv4_c18_FA_0/i1 (fullAdder_839)            0.00       0.40 f
  DP/MULT_b0p0/lv4_c18_FA_0/HA_0/i1 (halfAdder_1679)      0.00       0.40 f
  DP/MULT_b0p0/lv4_c18_FA_0/HA_0/U4/Z (XOR2_X1)           0.07       0.47 f
  DP/MULT_b0p0/lv4_c18_FA_0/HA_0/s (halfAdder_1679)       0.00       0.47 f
  DP/MULT_b0p0/lv4_c18_FA_0/HA_1/i1 (halfAdder_1678)      0.00       0.47 f
  DP/MULT_b0p0/lv4_c18_FA_0/HA_1/U1/Z (XOR2_X1)           0.07       0.54 f
  DP/MULT_b0p0/lv4_c18_FA_0/HA_1/s (halfAdder_1678)       0.00       0.54 f
  DP/MULT_b0p0/lv4_c18_FA_0/s (fullAdder_839)             0.00       0.54 f
  DP/MULT_b0p0/lv3_c18_FA_0/i1 (fullAdder_800)            0.00       0.54 f
  DP/MULT_b0p0/lv3_c18_FA_0/HA_0/i1 (halfAdder_1601)      0.00       0.54 f
  DP/MULT_b0p0/lv3_c18_FA_0/HA_0/U3/Z (XOR2_X1)           0.07       0.62 f
  DP/MULT_b0p0/lv3_c18_FA_0/HA_0/s (halfAdder_1601)       0.00       0.62 f
  DP/MULT_b0p0/lv3_c18_FA_0/HA_1/i1 (halfAdder_1600)      0.00       0.62 f
  DP/MULT_b0p0/lv3_c18_FA_0/HA_1/U1/ZN (AND2_X1)          0.04       0.66 f
  DP/MULT_b0p0/lv3_c18_FA_0/HA_1/co (halfAdder_1600)      0.00       0.66 f
  DP/MULT_b0p0/lv3_c18_FA_0/U1/ZN (OR2_X2)                0.05       0.72 f
  DP/MULT_b0p0/lv3_c18_FA_0/co (fullAdder_800)            0.00       0.72 f
  DP/MULT_b0p0/lv2_c19_FA_0/i0 (fullAdder_735)            0.00       0.72 f
  DP/MULT_b0p0/lv2_c19_FA_0/HA_0/i0 (halfAdder_1471)      0.00       0.72 f
  DP/MULT_b0p0/lv2_c19_FA_0/HA_0/U1/Z (XOR2_X1)           0.07       0.78 f
  DP/MULT_b0p0/lv2_c19_FA_0/HA_0/s (halfAdder_1471)       0.00       0.78 f
  DP/MULT_b0p0/lv2_c19_FA_0/HA_1/i1 (halfAdder_1470)      0.00       0.78 f
  DP/MULT_b0p0/lv2_c19_FA_0/HA_1/U2/ZN (AND2_X1)          0.04       0.82 f
  DP/MULT_b0p0/lv2_c19_FA_0/HA_1/co (halfAdder_1470)      0.00       0.82 f
  DP/MULT_b0p0/lv2_c19_FA_0/U1/ZN (OR2_X2)                0.05       0.88 f
  DP/MULT_b0p0/lv2_c19_FA_0/co (fullAdder_735)            0.00       0.88 f
  DP/MULT_b0p0/lv1_c20_FA_0/i0 (fullAdder_685)            0.00       0.88 f
  DP/MULT_b0p0/lv1_c20_FA_0/HA_0/i0 (halfAdder_1371)      0.00       0.88 f
  DP/MULT_b0p0/lv1_c20_FA_0/HA_0/U2/Z (XOR2_X1)           0.07       0.95 f
  DP/MULT_b0p0/lv1_c20_FA_0/HA_0/s (halfAdder_1371)       0.00       0.95 f
  DP/MULT_b0p0/lv1_c20_FA_0/HA_1/i1 (halfAdder_1370)      0.00       0.95 f
  DP/MULT_b0p0/lv1_c20_FA_0/HA_1/U1/Z (XOR2_X1)           0.07       1.03 f
  DP/MULT_b0p0/lv1_c20_FA_0/HA_1/s (halfAdder_1370)       0.00       1.03 f
  DP/MULT_b0p0/lv1_c20_FA_0/s (fullAdder_685)             0.00       1.03 f
  DP/MULT_b0p0/lv0_c20_FA_0/i1 (fullAdder_654)            0.00       1.03 f
  DP/MULT_b0p0/lv0_c20_FA_0/HA_0/i1 (halfAdder_1309)      0.00       1.03 f
  DP/MULT_b0p0/lv0_c20_FA_0/HA_0/U2/Z (XOR2_X1)           0.08       1.11 f
  DP/MULT_b0p0/lv0_c20_FA_0/HA_0/s (halfAdder_1309)       0.00       1.11 f
  DP/MULT_b0p0/lv0_c20_FA_0/HA_1/i1 (halfAdder_1308)      0.00       1.11 f
  DP/MULT_b0p0/lv0_c20_FA_0/HA_1/U2/ZN (AND2_X1)          0.04       1.15 f
  DP/MULT_b0p0/lv0_c20_FA_0/HA_1/co (halfAdder_1308)      0.00       1.15 f
  DP/MULT_b0p0/lv0_c20_FA_0/U1/ZN (OR2_X1)                0.05       1.20 f
  DP/MULT_b0p0/lv0_c20_FA_0/co (fullAdder_654)            0.00       1.20 f
  DP/MULT_b0p0/add_3726/A[10] (mbeDadda_mult_3_DW01_add_0)
                                                          0.00       1.20 f
  DP/MULT_b0p0/add_3726/U413/ZN (OR2_X1)                  0.06       1.26 f
  DP/MULT_b0p0/add_3726/CLOCK_r_REG313_S57/D (DFFR_X1)
                                                          0.01       1.27 f
  data arrival time                                                  1.27

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  DP/MULT_b0p0/add_3726/CLOCK_r_REG313_S57/CK (DFFR_X1)
                                                          0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.38


1
