
reading lef ...

units:       1000
#layers:     13
#macros:     438
#vias:       25
#viarulegen: 25

reading def ...

design:      adder
die area:    ( 0 0 ) ( 114290 125010 )
trackPts:    12
defvias:     4
#components: 1038
#terminals:  36
#snets:      2
#nets:       90

reading guide ...

#guides:     488
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 29

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 7496
mcon shape region query size = 16606
met1 shape region query size = 2284
via shape region query size = 380
met2 shape region query size = 206
via2 shape region query size = 380
met3 shape region query size = 200
via3 shape region query size = 380
met4 shape region query size = 118
via4 shape region query size = 13
met5 shape region query size = 23


start pin access
  complete 38 pins
  complete 23 unique inst patterns
  complete 73 groups
Expt1 runtime (pin-level access point gen): 0.544841
Expt2 runtime (design-level access pattern gen): 0.0719712
#scanned instances     = 1038
#unique  instances     = 29
#stdCellGenAp          = 248
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 170
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 225
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 14.90 (MB), peak = 15.20 (MB)

post process guides ...
GCELLGRID X -1 DO 18 STEP 6900 ;
GCELLGRID Y -1 DO 16 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 176
mcon guide region query size = 0
met1 guide region query size = 156
via guide region query size = 0
met2 guide region query size = 98
via2 guide region query size = 0
met3 guide region query size = 10
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 274 vertical wires in 1 frboxes and 166 horizontal wires in 1 frboxes.
Done with 18 vertical wires in 1 frboxes and 27 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 16.92 (MB), peak = 19.09 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 16.93 (MB), peak = 19.09 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 29.74 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 30.31 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 30.81 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 32.52 (MB)
    completing 50% with 34 violations
    elapsed time = 00:00:00, memory = 35.02 (MB)
    completing 60% with 34 violations
    elapsed time = 00:00:00, memory = 37.44 (MB)
    completing 70% with 40 violations
    elapsed time = 00:00:00, memory = 44.38 (MB)
    completing 80% with 40 violations
    elapsed time = 00:00:01, memory = 46.51 (MB)
    completing 90% with 55 violations
    elapsed time = 00:00:01, memory = 50.90 (MB)
    completing 100% with 46 violations
    elapsed time = 00:00:01, memory = 51.07 (MB)
  number of violations = 57
cpu time = 00:00:02, elapsed time = 00:00:02, memory = 358.79 (MB), peak = 399.74 (MB)
total wire length = 2684 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 810 um
total wire length on LAYER met2 = 1696 um
total wire length on LAYER met3 = 177 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 455
up-via summary (total 455):

----------------------
 FR_MASTERSLICE      0
            li1    225
           met1    220
           met2     10
           met3      0
           met4      0
----------------------
                   455


start 1st optimization iteration ...
    completing 10% with 57 violations
    elapsed time = 00:00:00, memory = 360.32 (MB)
    completing 20% with 57 violations
    elapsed time = 00:00:00, memory = 360.32 (MB)
    completing 30% with 57 violations
    elapsed time = 00:00:00, memory = 360.91 (MB)
    completing 40% with 57 violations
    elapsed time = 00:00:00, memory = 361.17 (MB)
    completing 50% with 17 violations
    elapsed time = 00:00:00, memory = 363.23 (MB)
    completing 60% with 17 violations
    elapsed time = 00:00:00, memory = 363.28 (MB)
    completing 70% with 18 violations
    elapsed time = 00:00:01, memory = 363.28 (MB)
    completing 80% with 18 violations
    elapsed time = 00:00:01, memory = 363.28 (MB)
    completing 90% with 6 violations
    elapsed time = 00:00:01, memory = 363.28 (MB)
    completing 100% with 3 violations
    elapsed time = 00:00:01, memory = 363.28 (MB)
  number of violations = 3
cpu time = 00:00:03, elapsed time = 00:00:02, memory = 363.41 (MB), peak = 404.13 (MB)
total wire length = 2647 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 827 um
total wire length on LAYER met2 = 1674 um
total wire length on LAYER met3 = 145 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 453
up-via summary (total 453):

----------------------
 FR_MASTERSLICE      0
            li1    225
           met1    218
           met2     10
           met3      0
           met4      0
----------------------
                   453


start 2nd optimization iteration ...
    completing 10% with 3 violations
    elapsed time = 00:00:00, memory = 363.41 (MB)
    completing 20% with 3 violations
    elapsed time = 00:00:00, memory = 363.41 (MB)
    completing 30% with 3 violations
    elapsed time = 00:00:00, memory = 364.43 (MB)
    completing 40% with 3 violations
    elapsed time = 00:00:00, memory = 364.64 (MB)
    completing 50% with 3 violations
    elapsed time = 00:00:00, memory = 364.64 (MB)
    completing 60% with 3 violations
    elapsed time = 00:00:00, memory = 366.70 (MB)
    completing 70% with 3 violations
    elapsed time = 00:00:00, memory = 366.80 (MB)
    completing 80% with 3 violations
    elapsed time = 00:00:00, memory = 368.34 (MB)
    completing 90% with 3 violations
    elapsed time = 00:00:00, memory = 368.47 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:02, memory = 360.21 (MB)
  number of violations = 1
cpu time = 00:00:02, elapsed time = 00:00:02, memory = 360.21 (MB), peak = 404.13 (MB)
total wire length = 2650 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 834 um
total wire length on LAYER met2 = 1670 um
total wire length on LAYER met3 = 145 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 455
up-via summary (total 455):

----------------------
 FR_MASTERSLICE      0
            li1    225
           met1    220
           met2     10
           met3      0
           met4      0
----------------------
                   455


start 3rd optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 361.50 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 361.76 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 361.98 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 361.98 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 361.98 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 361.98 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 361.98 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 361.98 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 361.98 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 361.98 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 361.98 (MB), peak = 404.13 (MB)
total wire length = 2652 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 834 um
total wire length on LAYER met2 = 1671 um
total wire length on LAYER met3 = 145 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 457
up-via summary (total 457):

----------------------
 FR_MASTERSLICE      0
            li1    225
           met1    222
           met2     10
           met3      0
           met4      0
----------------------
                   457


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 361.98 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 361.98 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 362.07 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 362.07 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 362.07 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 362.07 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 363.10 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 363.33 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 363.33 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 363.33 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 363.33 (MB), peak = 404.13 (MB)
total wire length = 2652 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 834 um
total wire length on LAYER met2 = 1671 um
total wire length on LAYER met3 = 145 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 457
up-via summary (total 457):

----------------------
 FR_MASTERSLICE      0
            li1    225
           met1    222
           met2     10
           met3      0
           met4      0
----------------------
                   457


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 363.33 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 363.33 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 363.33 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 363.33 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 363.33 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 363.33 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 364.87 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 365.11 (MB), peak = 404.13 (MB)
total wire length = 2652 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 834 um
total wire length on LAYER met2 = 1671 um
total wire length on LAYER met3 = 145 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 457
up-via summary (total 457):

----------------------
 FR_MASTERSLICE      0
            li1    225
           met1    222
           met2     10
           met3      0
           met4      0
----------------------
                   457


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 365.11 (MB), peak = 404.13 (MB)
total wire length = 2652 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 834 um
total wire length on LAYER met2 = 1671 um
total wire length on LAYER met3 = 145 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 457
up-via summary (total 457):

----------------------
 FR_MASTERSLICE      0
            li1    225
           met1    222
           met2     10
           met3      0
           met4      0
----------------------
                   457


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 365.11 (MB), peak = 404.13 (MB)
total wire length = 2652 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 834 um
total wire length on LAYER met2 = 1671 um
total wire length on LAYER met3 = 145 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 457
up-via summary (total 457):

----------------------
 FR_MASTERSLICE      0
            li1    225
           met1    222
           met2     10
           met3      0
           met4      0
----------------------
                   457


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 365.11 (MB), peak = 404.13 (MB)
total wire length = 2652 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 834 um
total wire length on LAYER met2 = 1671 um
total wire length on LAYER met3 = 145 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 457
up-via summary (total 457):

----------------------
 FR_MASTERSLICE      0
            li1    225
           met1    222
           met2     10
           met3      0
           met4      0
----------------------
                   457


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 365.11 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 365.11 (MB), peak = 404.13 (MB)
total wire length = 2652 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 834 um
total wire length on LAYER met2 = 1671 um
total wire length on LAYER met3 = 145 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 457
up-via summary (total 457):

----------------------
 FR_MASTERSLICE      0
            li1    225
           met1    222
           met2     10
           met3      0
           met4      0
----------------------
                   457


complete detail routing
total wire length = 2652 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 834 um
total wire length on LAYER met2 = 1671 um
total wire length on LAYER met3 = 145 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 457
up-via summary (total 457):

----------------------
 FR_MASTERSLICE      0
            li1    225
           met1    222
           met2     10
           met3      0
           met4      0
----------------------
                   457

cpu time = 00:00:15, elapsed time = 00:00:10, memory = 365.11 (MB), peak = 404.13 (MB)

post processing ...

Runtime taken (hrt): 14.8761
