#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat May 14 16:40:40 2016
# Process ID: 4216
# Log file: D:/LGE/A7/A7_out_3840x160_62.5M_60hz_160514_2/ip_repo/signal_trig/signal_trig_1/vivado.log
# Journal file: D:/LGE/A7/A7_out_3840x160_62.5M_60hz_160514_2/ip_repo/signal_trig/signal_trig_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/LGE/A7/A7_out_3840x160_62.5M_60hz_160514_2/ip_repo/signal_trig/signal_trig_1/signal_trig_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "D:/LGE/A7/A7_out_3840x160_62.5M_60hz_160514_2/ip_repo/signal_trig/signal_trig.v" into library work [D:/LGE/A7/A7_out_3840x160_62.5M_60hz_160514_2/ip_repo/signal_trig/signal_trig.v:1]
[Sat May 14 17:03:36 2016] Launched synth_1...
Run output will be captured here: D:/LGE/A7/A7_out_3840x160_62.5M_60hz_160514_2/ip_repo/signal_trig/signal_trig_1/signal_trig_1.runs/synth_1/runme.log
ipx::package_project -root_dir D:/LGE/A7/A7_out_3840x160_62.5M_60hz_160514_2/ip_repo/signal_trig -vendor xilinx.com -library user -taxonomy /UserIP
INFO: [IP_Flow 19-2228] Inferred bus interface "rst" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "clk" of definition type "xilinx.com:signal:clock:1.0".
set_property supported_families {artix7 Production kintex7 Production zynq Production} [ipx::current_core]
set_property value ACTIVE_HIGH [ipx::get_bus_parameters POLARITY -of_objects [ipx::get_bus_interfaces rst -of_objects [ipx::current_core]]]
ipx::remove_bus_interface rst [ipx::current_core]
ipx::remove_bus_interface clk [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  d:/LGE/A7/A7_out_3840x160_62.5M_60hz_160514_2/ip_repo/signal_trig [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/LGE/A7/A7_out_3840x160_62.5M_60hz_160514_2/ip_repo/signal_trig'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/LGE/A7/A7_out_3840x160_62.5M_60hz_160514_2/ip_repo/signal_trig' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is 'd:/LGE/A7/A7_out_3840x160_62.5M_60hz_160514_2/ip_repo/signal_trig/signal_trig_1'.)
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 14 17:06:19 2016...
