Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 11 17:29:55 2022
| Host         : DESKTOP-3E3A running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (215)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (516)
5. checking no_input_delay (4)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (215)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: debugger/capture_scan/TCK (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: debugger/config_scan/TCK (HIGH)

 There are 119 register/latch pins with no clock driven by root clock pin: debugger/data_scan/TCK (HIGH)

 There are 79 register/latch pins with no clock driven by root clock pin: debugger/info_scan/TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (516)
--------------------------------------------------
 There are 516 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.116       -0.395                      6                 1960        0.072        0.000                      0                 1960        4.020        0.000                       0                   862  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.116       -0.395                      6                 1960        0.072        0.000                      0                 1960        4.020        0.000                       0                   862  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            6  Failing Endpoints,  Worst Slack       -0.116ns,  Total Violation       -0.395ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.116ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_temp_var_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.029ns  (logic 2.072ns (20.660%)  route 7.957ns (79.340%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.565     5.149    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[28]/Q
                         net (fo=15, routed)          0.851     6.457    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[28]
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.581 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_65/O
                         net (fo=6, routed)           0.428     7.009    game_beta/game_controlunit/M_left_half_circle_q[15]_i_65_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_64/O
                         net (fo=32, routed)          0.755     7.887    game_beta/game_regfiles/M_left_half_circle_q[1]_i_12_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I4_O)        0.124     8.011 r  game_beta/game_regfiles/M_left_half_circle_q[15]_i_48/O
                         net (fo=1, routed)           0.764     8.776    game_beta/game_controlunit/M_left_half_circle_q[9]_i_17_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.900 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_30/O
                         net (fo=17, routed)          0.616     9.516    game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_n_0
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.640 r  game_beta/game_controlunit/M_left_half_circle_q[8]_i_11/O
                         net (fo=7, routed)           0.762    10.402    game_beta/game_controlunit/M_temp_var_q_reg[15]
    SLICE_X46Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.526 f  game_beta/game_controlunit/M_left_half_circle_q[2]_i_19/O
                         net (fo=2, routed)           0.831    11.357    game_beta/game_controlunit/M_left_half_circle_q[2]_i_19_n_0
    SLICE_X46Y48         LUT3 (Prop_lut3_I2_O)        0.152    11.509 f  game_beta/game_controlunit/M_left_half_circle_q[0]_i_7/O
                         net (fo=2, routed)           0.506    12.014    game_beta/game_controlunit/M_left_half_circle_q[0]_i_7_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.348    12.362 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_11/O
                         net (fo=1, routed)           0.437    12.799    game_beta/game_controlunit/M_left_half_circle_q[1]_i_11_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I5_O)        0.124    12.923 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_6/O
                         net (fo=1, routed)           0.672    13.595    game_beta/game_controlunit/M_left_half_circle_q[1]_i_6_n_0
    SLICE_X46Y49         LUT5 (Prop_lut5_I0_O)        0.124    13.719 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_3/O
                         net (fo=1, routed)           0.496    14.216    game_beta/game_controlunit/M_left_half_circle_q[1]_i_3_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I4_O)        0.124    14.340 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_1/O
                         net (fo=9, routed)           0.839    15.178    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_1[1]
    SLICE_X42Y46         FDRE                                         r  game_beta/game_regfiles/M_temp_var_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.447    14.852    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  game_beta/game_regfiles/M_temp_var_q_reg[1]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X42Y46         FDRE (Setup_fdre_C_D)       -0.028    15.062    game_beta/game_regfiles/M_temp_var_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -15.178    
  -------------------------------------------------------------------
                         slack                                 -0.116    

Slack (VIOLATED) :        -0.113ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_countdown_time_q_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.884ns  (logic 2.072ns (20.963%)  route 7.812ns (79.037%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.565     5.149    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[28]/Q
                         net (fo=15, routed)          0.851     6.457    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[28]
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.581 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_65/O
                         net (fo=6, routed)           0.428     7.009    game_beta/game_controlunit/M_left_half_circle_q[15]_i_65_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_64/O
                         net (fo=32, routed)          0.755     7.887    game_beta/game_regfiles/M_left_half_circle_q[1]_i_12_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I4_O)        0.124     8.011 r  game_beta/game_regfiles/M_left_half_circle_q[15]_i_48/O
                         net (fo=1, routed)           0.764     8.776    game_beta/game_controlunit/M_left_half_circle_q[9]_i_17_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.900 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_30/O
                         net (fo=17, routed)          0.616     9.516    game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_n_0
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.640 r  game_beta/game_controlunit/M_left_half_circle_q[8]_i_11/O
                         net (fo=7, routed)           0.762    10.402    game_beta/game_controlunit/M_temp_var_q_reg[15]
    SLICE_X46Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.526 f  game_beta/game_controlunit/M_left_half_circle_q[2]_i_19/O
                         net (fo=2, routed)           0.831    11.357    game_beta/game_controlunit/M_left_half_circle_q[2]_i_19_n_0
    SLICE_X46Y48         LUT3 (Prop_lut3_I2_O)        0.152    11.509 f  game_beta/game_controlunit/M_left_half_circle_q[0]_i_7/O
                         net (fo=2, routed)           0.506    12.014    game_beta/game_controlunit/M_left_half_circle_q[0]_i_7_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.348    12.362 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_11/O
                         net (fo=1, routed)           0.437    12.799    game_beta/game_controlunit/M_left_half_circle_q[1]_i_11_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I5_O)        0.124    12.923 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_6/O
                         net (fo=1, routed)           0.672    13.595    game_beta/game_controlunit/M_left_half_circle_q[1]_i_6_n_0
    SLICE_X46Y49         LUT5 (Prop_lut5_I0_O)        0.124    13.719 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_3/O
                         net (fo=1, routed)           0.496    14.216    game_beta/game_controlunit/M_left_half_circle_q[1]_i_3_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I4_O)        0.124    14.340 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_1/O
                         net (fo=9, routed)           0.694    15.033    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_1[1]
    SLICE_X47Y50         FDRE                                         r  game_beta/game_regfiles/M_countdown_time_q_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.439    14.843    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  game_beta/game_regfiles/M_countdown_time_q_reg[1]_lopt_replica/C
                         clock pessimism              0.179    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X47Y50         FDRE (Setup_fdre_C_D)       -0.067    14.920    game_beta/game_regfiles/M_countdown_time_q_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -15.033    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.061ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_left_half_circle_q_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.928ns  (logic 2.072ns (20.871%)  route 7.856ns (79.129%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.565     5.149    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[28]/Q
                         net (fo=15, routed)          0.851     6.457    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[28]
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.581 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_65/O
                         net (fo=6, routed)           0.428     7.009    game_beta/game_controlunit/M_left_half_circle_q[15]_i_65_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_64/O
                         net (fo=32, routed)          0.755     7.887    game_beta/game_regfiles/M_left_half_circle_q[1]_i_12_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I4_O)        0.124     8.011 r  game_beta/game_regfiles/M_left_half_circle_q[15]_i_48/O
                         net (fo=1, routed)           0.764     8.776    game_beta/game_controlunit/M_left_half_circle_q[9]_i_17_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.900 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_30/O
                         net (fo=17, routed)          0.616     9.516    game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_n_0
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.640 r  game_beta/game_controlunit/M_left_half_circle_q[8]_i_11/O
                         net (fo=7, routed)           0.762    10.402    game_beta/game_controlunit/M_temp_var_q_reg[15]
    SLICE_X46Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.526 f  game_beta/game_controlunit/M_left_half_circle_q[2]_i_19/O
                         net (fo=2, routed)           0.831    11.357    game_beta/game_controlunit/M_left_half_circle_q[2]_i_19_n_0
    SLICE_X46Y48         LUT3 (Prop_lut3_I2_O)        0.152    11.509 f  game_beta/game_controlunit/M_left_half_circle_q[0]_i_7/O
                         net (fo=2, routed)           0.506    12.014    game_beta/game_controlunit/M_left_half_circle_q[0]_i_7_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.348    12.362 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_11/O
                         net (fo=1, routed)           0.437    12.799    game_beta/game_controlunit/M_left_half_circle_q[1]_i_11_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I5_O)        0.124    12.923 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_6/O
                         net (fo=1, routed)           0.672    13.595    game_beta/game_controlunit/M_left_half_circle_q[1]_i_6_n_0
    SLICE_X46Y49         LUT5 (Prop_lut5_I0_O)        0.124    13.719 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_3/O
                         net (fo=1, routed)           0.496    14.216    game_beta/game_controlunit/M_left_half_circle_q[1]_i_3_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I4_O)        0.124    14.340 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_1/O
                         net (fo=9, routed)           0.737    15.077    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_1[1]
    SLICE_X47Y45         FDRE                                         r  game_beta/game_regfiles/M_left_half_circle_q_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.448    14.853    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X47Y45         FDRE                                         r  game_beta/game_regfiles/M_left_half_circle_q_reg[1]_lopt_replica/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X47Y45         FDRE (Setup_fdre_C_D)       -0.061    15.016    game_beta/game_regfiles/M_left_half_circle_q_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -15.077    
  -------------------------------------------------------------------
                         slack                                 -0.061    

Slack (VIOLATED) :        -0.039ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_player2_score_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.913ns  (logic 2.072ns (20.903%)  route 7.841ns (79.097%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.565     5.149    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[28]/Q
                         net (fo=15, routed)          0.851     6.457    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[28]
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.581 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_65/O
                         net (fo=6, routed)           0.428     7.009    game_beta/game_controlunit/M_left_half_circle_q[15]_i_65_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_64/O
                         net (fo=32, routed)          0.755     7.887    game_beta/game_regfiles/M_left_half_circle_q[1]_i_12_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I4_O)        0.124     8.011 r  game_beta/game_regfiles/M_left_half_circle_q[15]_i_48/O
                         net (fo=1, routed)           0.764     8.776    game_beta/game_controlunit/M_left_half_circle_q[9]_i_17_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.900 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_30/O
                         net (fo=17, routed)          0.616     9.516    game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_n_0
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.640 r  game_beta/game_controlunit/M_left_half_circle_q[8]_i_11/O
                         net (fo=7, routed)           0.762    10.402    game_beta/game_controlunit/M_temp_var_q_reg[15]
    SLICE_X46Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.526 f  game_beta/game_controlunit/M_left_half_circle_q[2]_i_19/O
                         net (fo=2, routed)           0.831    11.357    game_beta/game_controlunit/M_left_half_circle_q[2]_i_19_n_0
    SLICE_X46Y48         LUT3 (Prop_lut3_I2_O)        0.152    11.509 f  game_beta/game_controlunit/M_left_half_circle_q[0]_i_7/O
                         net (fo=2, routed)           0.506    12.014    game_beta/game_controlunit/M_left_half_circle_q[0]_i_7_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.348    12.362 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_11/O
                         net (fo=1, routed)           0.437    12.799    game_beta/game_controlunit/M_left_half_circle_q[1]_i_11_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I5_O)        0.124    12.923 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_6/O
                         net (fo=1, routed)           0.672    13.595    game_beta/game_controlunit/M_left_half_circle_q[1]_i_6_n_0
    SLICE_X46Y49         LUT5 (Prop_lut5_I0_O)        0.124    13.719 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_3/O
                         net (fo=1, routed)           0.496    14.216    game_beta/game_controlunit/M_left_half_circle_q[1]_i_3_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I4_O)        0.124    14.340 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_1/O
                         net (fo=9, routed)           0.722    15.062    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_1[1]
    SLICE_X40Y46         FDRE                                         r  game_beta/game_regfiles/M_player2_score_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.447    14.852    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  game_beta/game_regfiles/M_player2_score_q_reg[1]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)       -0.067    15.023    game_beta/game_regfiles/M_player2_score_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -15.062    
  -------------------------------------------------------------------
                         slack                                 -0.039    

Slack (VIOLATED) :        -0.033ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_right_half_circle_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.907ns  (logic 2.072ns (20.915%)  route 7.835ns (79.085%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.565     5.149    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[28]/Q
                         net (fo=15, routed)          0.851     6.457    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[28]
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.581 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_65/O
                         net (fo=6, routed)           0.428     7.009    game_beta/game_controlunit/M_left_half_circle_q[15]_i_65_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_64/O
                         net (fo=32, routed)          0.755     7.887    game_beta/game_regfiles/M_left_half_circle_q[1]_i_12_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I4_O)        0.124     8.011 r  game_beta/game_regfiles/M_left_half_circle_q[15]_i_48/O
                         net (fo=1, routed)           0.764     8.776    game_beta/game_controlunit/M_left_half_circle_q[9]_i_17_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.900 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_30/O
                         net (fo=17, routed)          0.616     9.516    game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_n_0
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.640 r  game_beta/game_controlunit/M_left_half_circle_q[8]_i_11/O
                         net (fo=7, routed)           0.762    10.402    game_beta/game_controlunit/M_temp_var_q_reg[15]
    SLICE_X46Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.526 f  game_beta/game_controlunit/M_left_half_circle_q[2]_i_19/O
                         net (fo=2, routed)           0.831    11.357    game_beta/game_controlunit/M_left_half_circle_q[2]_i_19_n_0
    SLICE_X46Y48         LUT3 (Prop_lut3_I2_O)        0.152    11.509 f  game_beta/game_controlunit/M_left_half_circle_q[0]_i_7/O
                         net (fo=2, routed)           0.506    12.014    game_beta/game_controlunit/M_left_half_circle_q[0]_i_7_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.348    12.362 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_11/O
                         net (fo=1, routed)           0.437    12.799    game_beta/game_controlunit/M_left_half_circle_q[1]_i_11_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I5_O)        0.124    12.923 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_6/O
                         net (fo=1, routed)           0.672    13.595    game_beta/game_controlunit/M_left_half_circle_q[1]_i_6_n_0
    SLICE_X46Y49         LUT5 (Prop_lut5_I0_O)        0.124    13.719 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_3/O
                         net (fo=1, routed)           0.496    14.216    game_beta/game_controlunit/M_left_half_circle_q[1]_i_3_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I4_O)        0.124    14.340 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_1/O
                         net (fo=9, routed)           0.717    15.056    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_1[1]
    SLICE_X41Y46         FDRE                                         r  game_beta/game_regfiles/M_right_half_circle_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.447    14.852    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  game_beta/game_regfiles/M_right_half_circle_q_reg[1]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)       -0.067    15.023    game_beta/game_regfiles/M_right_half_circle_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -15.056    
  -------------------------------------------------------------------
                         slack                                 -0.033    

Slack (VIOLATED) :        -0.032ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_left_half_circle_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.907ns  (logic 2.072ns (20.915%)  route 7.835ns (79.085%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.565     5.149    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[28]/Q
                         net (fo=15, routed)          0.851     6.457    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[28]
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.581 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_65/O
                         net (fo=6, routed)           0.428     7.009    game_beta/game_controlunit/M_left_half_circle_q[15]_i_65_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_64/O
                         net (fo=32, routed)          0.755     7.887    game_beta/game_regfiles/M_left_half_circle_q[1]_i_12_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I4_O)        0.124     8.011 r  game_beta/game_regfiles/M_left_half_circle_q[15]_i_48/O
                         net (fo=1, routed)           0.764     8.776    game_beta/game_controlunit/M_left_half_circle_q[9]_i_17_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.900 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_30/O
                         net (fo=17, routed)          0.616     9.516    game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_n_0
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.640 r  game_beta/game_controlunit/M_left_half_circle_q[8]_i_11/O
                         net (fo=7, routed)           0.762    10.402    game_beta/game_controlunit/M_temp_var_q_reg[15]
    SLICE_X46Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.526 f  game_beta/game_controlunit/M_left_half_circle_q[2]_i_19/O
                         net (fo=2, routed)           0.831    11.357    game_beta/game_controlunit/M_left_half_circle_q[2]_i_19_n_0
    SLICE_X46Y48         LUT3 (Prop_lut3_I2_O)        0.152    11.509 f  game_beta/game_controlunit/M_left_half_circle_q[0]_i_7/O
                         net (fo=2, routed)           0.506    12.014    game_beta/game_controlunit/M_left_half_circle_q[0]_i_7_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.348    12.362 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_11/O
                         net (fo=1, routed)           0.437    12.799    game_beta/game_controlunit/M_left_half_circle_q[1]_i_11_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I5_O)        0.124    12.923 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_6/O
                         net (fo=1, routed)           0.672    13.595    game_beta/game_controlunit/M_left_half_circle_q[1]_i_6_n_0
    SLICE_X46Y49         LUT5 (Prop_lut5_I0_O)        0.124    13.719 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_3/O
                         net (fo=1, routed)           0.496    14.216    game_beta/game_controlunit/M_left_half_circle_q[1]_i_3_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I4_O)        0.124    14.340 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_1/O
                         net (fo=9, routed)           0.716    15.056    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_1[1]
    SLICE_X43Y48         FDRE                                         r  game_beta/game_regfiles/M_left_half_circle_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.448    14.853    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  game_beta/game_regfiles/M_left_half_circle_q_reg[1]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X43Y48         FDRE (Setup_fdre_C_D)       -0.067    15.024    game_beta/game_regfiles/M_left_half_circle_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -15.056    
  -------------------------------------------------------------------
                         slack                                 -0.032    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_player1_score_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.778ns  (logic 2.130ns (21.783%)  route 7.648ns (78.217%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.566     5.150    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/Q
                         net (fo=11, routed)          0.605     6.274    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[43]
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.398 f  game_beta/game_controlunit/mem_reg_0_i_65/O
                         net (fo=3, routed)           0.648     7.046    game_beta/game_controlunit/mem_reg_0_i_65_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.170 r  game_beta/game_controlunit/mem_reg_0_i_27/O
                         net (fo=16, routed)          0.906     8.076    game_beta/game_controlunit/M_stage_q_reg[3]_2
    SLICE_X45Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.200 r  game_beta/game_controlunit/mem_reg_0_i_40/O
                         net (fo=6, routed)           0.439     8.639    game_beta/game_controlunit/M_right_half_circle_q_reg[15][7]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.763 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_5/O
                         net (fo=54, routed)          0.580     9.343    game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_n_0
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.124     9.467 r  game_beta/game_controlunit/M_left_half_circle_q[4]_i_8/O
                         net (fo=4, routed)           0.852    10.319    game_beta/game_controlunit/M_left_half_circle_q[4]_i_8_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.443 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_23/O
                         net (fo=1, routed)           0.590    11.033    game_beta/game_controlunit/M_left_half_circle_q[12]_i_23_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.157 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_21/O
                         net (fo=2, routed)           0.460    11.617    game_beta/game_controlunit/M_left_half_circle_q[12]_i_21_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.124    11.741 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_17/O
                         net (fo=1, routed)           0.319    12.060    game_beta/game_controlunit/M_left_half_circle_q[12]_i_17_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.184 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_9/O
                         net (fo=3, routed)           0.428    12.612    game_beta/game_controlunit/M_left_half_circle_q[12]_i_9_n_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I4_O)        0.124    12.736 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_58/O
                         net (fo=2, routed)           0.531    13.267    game_beta/game_controlunit/M_left_half_circle_q[15]_i_58_n_0
    SLICE_X39Y48         LUT5 (Prop_lut5_I3_O)        0.124    13.391 r  game_beta/game_controlunit/M_left_half_circle_q[14]_i_4/O
                         net (fo=1, routed)           0.149    13.540    game_beta/game_controlunit/M_left_half_circle_q[14]_i_4_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.664 f  game_beta/game_controlunit/M_left_half_circle_q[14]_i_2/O
                         net (fo=1, routed)           0.303    13.967    game_beta/game_controlunit/M_left_half_circle_q[14]_i_2_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I1_O)        0.124    14.091 r  game_beta/game_controlunit/M_left_half_circle_q[14]_i_1/O
                         net (fo=8, routed)           0.837    14.929    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_1[14]
    SLICE_X39Y48         FDRE                                         r  game_beta/game_regfiles/M_player1_score_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.446    14.851    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  game_beta/game_regfiles/M_player1_score_q_reg[14]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X39Y48         FDRE (Setup_fdre_C_D)       -0.061    15.014    game_beta/game_regfiles/M_player1_score_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -14.929    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_player1_score_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.766ns  (logic 2.072ns (21.217%)  route 7.694ns (78.783%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.565     5.149    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[28]/Q
                         net (fo=15, routed)          0.851     6.457    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[28]
    SLICE_X41Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.581 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_65/O
                         net (fo=6, routed)           0.428     7.009    game_beta/game_controlunit/M_left_half_circle_q[15]_i_65_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.133 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_64/O
                         net (fo=32, routed)          0.755     7.887    game_beta/game_regfiles/M_left_half_circle_q[1]_i_12_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I4_O)        0.124     8.011 r  game_beta/game_regfiles/M_left_half_circle_q[15]_i_48/O
                         net (fo=1, routed)           0.764     8.776    game_beta/game_controlunit/M_left_half_circle_q[9]_i_17_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I0_O)        0.124     8.900 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_30/O
                         net (fo=17, routed)          0.616     9.516    game_beta/game_controlunit/M_left_half_circle_q[15]_i_30_n_0
    SLICE_X44Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.640 r  game_beta/game_controlunit/M_left_half_circle_q[8]_i_11/O
                         net (fo=7, routed)           0.762    10.402    game_beta/game_controlunit/M_temp_var_q_reg[15]
    SLICE_X46Y49         LUT6 (Prop_lut6_I4_O)        0.124    10.526 f  game_beta/game_controlunit/M_left_half_circle_q[2]_i_19/O
                         net (fo=2, routed)           0.831    11.357    game_beta/game_controlunit/M_left_half_circle_q[2]_i_19_n_0
    SLICE_X46Y48         LUT3 (Prop_lut3_I2_O)        0.152    11.509 f  game_beta/game_controlunit/M_left_half_circle_q[0]_i_7/O
                         net (fo=2, routed)           0.506    12.014    game_beta/game_controlunit/M_left_half_circle_q[0]_i_7_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I0_O)        0.348    12.362 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_11/O
                         net (fo=1, routed)           0.437    12.799    game_beta/game_controlunit/M_left_half_circle_q[1]_i_11_n_0
    SLICE_X49Y49         LUT6 (Prop_lut6_I5_O)        0.124    12.923 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_6/O
                         net (fo=1, routed)           0.672    13.595    game_beta/game_controlunit/M_left_half_circle_q[1]_i_6_n_0
    SLICE_X46Y49         LUT5 (Prop_lut5_I0_O)        0.124    13.719 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_3/O
                         net (fo=1, routed)           0.496    14.216    game_beta/game_controlunit/M_left_half_circle_q[1]_i_3_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I4_O)        0.124    14.340 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_1/O
                         net (fo=9, routed)           0.575    14.915    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_1[1]
    SLICE_X41Y49         FDRE                                         r  game_beta/game_regfiles/M_player1_score_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.448    14.853    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  game_beta/game_regfiles/M_player1_score_q_reg[1]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X41Y49         FDRE (Setup_fdre_C_D)       -0.067    15.024    game_beta/game_regfiles/M_player1_score_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -14.915    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_countdown_time_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.686ns  (logic 2.006ns (20.711%)  route 7.680ns (79.289%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.566     5.150    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/Q
                         net (fo=11, routed)          0.605     6.274    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[43]
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.398 f  game_beta/game_controlunit/mem_reg_0_i_65/O
                         net (fo=3, routed)           0.648     7.046    game_beta/game_controlunit/mem_reg_0_i_65_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.170 r  game_beta/game_controlunit/mem_reg_0_i_27/O
                         net (fo=16, routed)          0.906     8.076    game_beta/game_controlunit/M_stage_q_reg[3]_2
    SLICE_X45Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.200 r  game_beta/game_controlunit/mem_reg_0_i_40/O
                         net (fo=6, routed)           0.439     8.639    game_beta/game_controlunit/M_right_half_circle_q_reg[15][7]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.763 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_5/O
                         net (fo=54, routed)          0.580     9.343    game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_n_0
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.124     9.467 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_8/O
                         net (fo=4, routed)           0.852    10.319    game_beta/game_controlunit/M_left_half_circle_q[4]_i_8_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.443 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_23/O
                         net (fo=1, routed)           0.590    11.033    game_beta/game_controlunit/M_left_half_circle_q[12]_i_23_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.157 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_21/O
                         net (fo=2, routed)           0.460    11.617    game_beta/game_controlunit/M_left_half_circle_q[12]_i_21_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.124    11.741 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_17/O
                         net (fo=1, routed)           0.319    12.060    game_beta/game_controlunit/M_left_half_circle_q[12]_i_17_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.184 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_9/O
                         net (fo=3, routed)           0.414    12.598    game_beta/game_controlunit/M_left_half_circle_q[12]_i_9_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I3_O)        0.124    12.722 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_4/O
                         net (fo=2, routed)           0.434    13.156    game_beta/game_controlunit/M_left_half_circle_q[12]_i_4_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I0_O)        0.124    13.280 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_2/O
                         net (fo=1, routed)           0.492    13.772    game_beta/game_controlunit/M_left_half_circle_q[12]_i_2_n_0
    SLICE_X42Y48         LUT5 (Prop_lut5_I1_O)        0.124    13.896 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_1/O
                         net (fo=8, routed)           0.940    14.836    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_1[12]
    SLICE_X44Y43         FDRE                                         r  game_beta/game_regfiles/M_countdown_time_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.448    14.853    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  game_beta/game_regfiles/M_countdown_time_q_reg[12]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X44Y43         FDRE (Setup_fdre_C_D)       -0.067    15.010    game_beta/game_regfiles/M_countdown_time_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -14.836    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_regfiles/M_left_half_circle_q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.642ns  (logic 2.130ns (22.091%)  route 7.512ns (77.909%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.566     5.150    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[43]/Q
                         net (fo=11, routed)          0.605     6.274    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[43]
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.398 f  game_beta/game_controlunit/mem_reg_0_i_65/O
                         net (fo=3, routed)           0.648     7.046    game_beta/game_controlunit/mem_reg_0_i_65_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.170 r  game_beta/game_controlunit/mem_reg_0_i_27/O
                         net (fo=16, routed)          0.906     8.076    game_beta/game_controlunit/M_stage_q_reg[3]_2
    SLICE_X45Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.200 r  game_beta/game_controlunit/mem_reg_0_i_40/O
                         net (fo=6, routed)           0.439     8.639    game_beta/game_controlunit/M_right_half_circle_q_reg[15][7]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.763 r  game_beta/game_controlunit/M_left_half_circle_q[3]_i_5/O
                         net (fo=54, routed)          0.580     9.343    game_beta/game_controlunit/M_left_half_circle_q[3]_i_5_n_0
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.124     9.467 f  game_beta/game_controlunit/M_left_half_circle_q[4]_i_8/O
                         net (fo=4, routed)           0.852    10.319    game_beta/game_controlunit/M_left_half_circle_q[4]_i_8_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I1_O)        0.124    10.443 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_23/O
                         net (fo=1, routed)           0.590    11.033    game_beta/game_controlunit/M_left_half_circle_q[12]_i_23_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.157 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_21/O
                         net (fo=2, routed)           0.460    11.617    game_beta/game_controlunit/M_left_half_circle_q[12]_i_21_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.124    11.741 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_17/O
                         net (fo=1, routed)           0.319    12.060    game_beta/game_controlunit/M_left_half_circle_q[12]_i_17_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I1_O)        0.124    12.184 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_9/O
                         net (fo=3, routed)           0.414    12.598    game_beta/game_controlunit/M_left_half_circle_q[12]_i_9_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I3_O)        0.124    12.722 f  game_beta/game_controlunit/M_left_half_circle_q[12]_i_4/O
                         net (fo=2, routed)           0.883    13.606    game_beta/game_controlunit/M_left_half_circle_q[12]_i_4_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I1_O)        0.124    13.730 f  game_beta/game_controlunit/M_left_half_circle_q[0]_i_9/O
                         net (fo=1, routed)           0.263    13.993    game_beta/game_controlunit/M_left_half_circle_q[0]_i_9_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.124    14.117 f  game_beta/game_controlunit/M_left_half_circle_q[0]_i_3/O
                         net (fo=1, routed)           0.154    14.271    game_beta/game_controlunit/M_left_half_circle_q[0]_i_3_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I2_O)        0.124    14.395 r  game_beta/game_controlunit/M_left_half_circle_q[0]_i_1/O
                         net (fo=9, routed)           0.398    14.793    game_beta/game_regfiles/M_left_half_circle_q_reg[15]_1[0]
    SLICE_X39Y49         FDRE                                         r  game_beta/game_regfiles/M_left_half_circle_q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.446    14.851    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  game_beta/game_regfiles/M_left_half_circle_q_reg[0]_lopt_replica/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X39Y49         FDRE (Setup_fdre_C_D)       -0.047    15.028    game_beta/game_regfiles/M_left_half_circle_q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -14.793    
  -------------------------------------------------------------------
                         slack                                  0.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_left_half_circle_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_data_old_q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.489%)  route 0.268ns (65.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.564     1.508    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  game_beta/game_regfiles/M_left_half_circle_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game_beta/game_regfiles/M_left_half_circle_q_reg[8]/Q
                         net (fo=5, routed)           0.268     1.917    debugger/write_data[30]
    SLICE_X39Y51         FDRE                                         r  debugger/M_data_old_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.830     2.020    debugger/clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  debugger/M_data_old_q_reg[46]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.070     1.845    debugger/M_data_old_q_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_player1_score_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_data_old_q_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.673%)  route 0.254ns (64.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.564     1.508    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  game_beta/game_regfiles/M_player1_score_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game_beta/game_regfiles/M_player1_score_q_reg[5]/Q
                         net (fo=4, routed)           0.254     1.903    debugger/write_data[59]
    SLICE_X46Y51         FDRE                                         r  debugger/M_data_old_q_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.833     2.022    debugger/clk_IBUF_BUFG
    SLICE_X46Y51         FDRE                                         r  debugger/M_data_old_q_reg[75]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X46Y51         FDRE (Hold_fdre_C_D)         0.052     1.829    debugger/M_data_old_q_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 rst_btn_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_btn_cond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.596     1.540    rst_btn_cond/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  rst_btn_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  rst_btn_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.829    rst_btn_cond/M_ctr_q_reg[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  rst_btn_cond/M_ctr_q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.986    rst_btn_cond/M_ctr_q_reg[8]_i_1__3_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.039 r  rst_btn_cond/M_ctr_q_reg[12]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.039    rst_btn_cond/M_ctr_q_reg[12]_i_1__3_n_7
    SLICE_X64Y50         FDRE                                         r  rst_btn_cond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.864     2.054    rst_btn_cond/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  rst_btn_cond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    rst_btn_cond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_countdown_time_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_data_old_q_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.678%)  route 0.271ns (62.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.565     1.509    game_beta/game_regfiles/clk_IBUF_BUFG
    SLICE_X46Y48         FDRE                                         r  game_beta/game_regfiles/M_countdown_time_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  game_beta/game_regfiles/M_countdown_time_q_reg[8]/Q
                         net (fo=5, routed)           0.271     1.944    debugger/write_data[78]
    SLICE_X39Y51         FDRE                                         r  debugger/M_data_old_q_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.830     2.020    debugger/clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  debugger/M_data_old_q_reg[94]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.070     1.845    debugger/M_data_old_q_reg[94]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[184]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[183]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.942%)  route 0.300ns (68.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.562     1.506    debugger/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  debugger/M_trigger_data_q_reg[184]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  debugger/M_trigger_data_q_reg[184]/Q
                         net (fo=2, routed)           0.300     1.947    debugger/M_trigger_data_q_reg_n_0_[184]
    SLICE_X41Y41         FDRE                                         r  debugger/M_trigger_data_q_reg[183]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.832     2.022    debugger/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  debugger/M_trigger_data_q_reg[183]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.070     1.846    debugger/M_trigger_data_q_reg[183]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 p2_btn_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p2_btn_cond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.595     1.539    p2_btn_cond/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  p2_btn_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  p2_btn_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.799    p2_btn_cond/M_ctr_q_reg[11]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.959 r  p2_btn_cond/M_ctr_q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.960    p2_btn_cond/M_ctr_q_reg[8]_i_1__2_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.014 r  p2_btn_cond/M_ctr_q_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.014    p2_btn_cond/M_ctr_q_reg[12]_i_1__2_n_7
    SLICE_X61Y50         FDRE                                         r  p2_btn_cond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.863     2.052    p2_btn_cond/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  p2_btn_cond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    p2_btn_cond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rst_btn_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_btn_cond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.596     1.540    rst_btn_cond/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  rst_btn_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  rst_btn_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.829    rst_btn_cond/M_ctr_q_reg[10]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.985 r  rst_btn_cond/M_ctr_q_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.986    rst_btn_cond/M_ctr_q_reg[8]_i_1__3_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.052 r  rst_btn_cond/M_ctr_q_reg[12]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.052    rst_btn_cond/M_ctr_q_reg[12]_i_1__3_n_5
    SLICE_X64Y50         FDRE                                         r  rst_btn_cond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.864     2.054    rst_btn_cond/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  rst_btn_cond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    rst_btn_cond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 p2_btn_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p2_btn_cond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.595     1.539    p2_btn_cond/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  p2_btn_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  p2_btn_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.799    p2_btn_cond/M_ctr_q_reg[11]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.959 r  p2_btn_cond/M_ctr_q_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.960    p2_btn_cond/M_ctr_q_reg[8]_i_1__2_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.025 r  p2_btn_cond/M_ctr_q_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     2.025    p2_btn_cond/M_ctr_q_reg[12]_i_1__2_n_5
    SLICE_X61Y50         FDRE                                         r  p2_btn_cond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.863     2.052    p2_btn_cond/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  p2_btn_cond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    p2_btn_cond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 p1_btn_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1_btn_cond/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.595     1.539    p1_btn_cond/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  p1_btn_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  p1_btn_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.813    p1_btn_cond/M_ctr_q_reg[6]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.973 r  p1_btn_cond/M_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.973    p1_btn_cond/M_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.027 r  p1_btn_cond/M_ctr_q_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.027    p1_btn_cond/M_ctr_q_reg[8]_i_1__1_n_7
    SLICE_X58Y50         FDRE                                         r  p1_btn_cond/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.863     2.052    p1_btn_cond/clk_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  p1_btn_cond/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    p1_btn_cond/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.037%)  route 0.066ns (31.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.564     1.508    debugger/clk_IBUF_BUFG
    SLICE_X51Y39         FDRE                                         r  debugger/M_trigger_data_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  debugger/M_trigger_data_q_reg[28]/Q
                         net (fo=2, routed)           0.066     1.715    debugger/M_trigger_data_q_reg_n_0_[28]
    SLICE_X50Y39         FDRE                                         r  debugger/M_trigger_data_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.835     2.025    debugger/clk_IBUF_BUFG
    SLICE_X50Y39         FDRE                                         r  debugger/M_trigger_data_q_reg[27]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X50Y39         FDRE (Hold_fdre_C_D)         0.076     1.597    debugger/M_trigger_data_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16   debugger/ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7    debugger/ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y38   debugger/M_data_old_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y39   debugger/M_data_old_q_reg[100]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y51   debugger/M_data_old_q_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y40   debugger/M_data_old_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y37   debugger/M_data_old_q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y37   debugger/M_data_old_q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y39   debugger/M_data_old_q_reg[13]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y50   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y50   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y50   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y50   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y50   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y50   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y52   debugger/M_trigger_data_q_reg[361]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y52   debugger/M_trigger_data_q_reg[362]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y52   debugger/M_trigger_data_q_reg[363]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y52   debugger/M_trigger_data_q_reg[364]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y50   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y50   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y50   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y50   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y50   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y50   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y38   debugger/M_data_old_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y40   debugger/M_data_old_q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y37   debugger/M_data_old_q_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y37   debugger/M_data_old_q_reg[12]/C



