INFO: [VRFC 10-163] Analyzing VHDL file "D:/Semester 02/Computer Organization And digital Design/New Labs/New Lab 07/lab7/lab7.srcs/sim_1/new/AU_7_Seg_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AU_7_Seg_TB
