vendor_name = ModelSim
source_file = 1, C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/jktrig.bdf
source_file = 1, C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/dtrig.bdf
source_file = 1, C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/mealy.bdf
source_file = 1, C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/test_mealy.vwf
source_file = 1, C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/moore.bdf
source_file = 1, C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/test_moore.vwf
source_file = 1, C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/mealy_vozbuzh.vhd
source_file = 1, C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/mealy_memory.vhd
source_file = 1, C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/mealy_output.vhd
source_file = 1, C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/mealy_decompose.bdf
source_file = 1, C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/mealy_dec.vhd
source_file = 1, C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/mealy_full_decompose.bdf
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/grind/Desktop/projects/learn/university/automata-theory/course-work/quartus/db/kursovaya.cbx.xml
design_name = hard_block
design_name = mealy_full_decompose
instance = comp, \t1~output\, t1~output, mealy_full_decompose, 1
instance = comp, \t2~output\, t2~output, mealy_full_decompose, 1
instance = comp, \y1~output\, y1~output, mealy_full_decompose, 1
instance = comp, \y2~output\, y2~output, mealy_full_decompose, 1
instance = comp, \y3~output\, y3~output, mealy_full_decompose, 1
instance = comp, \clock~input\, clock~input, mealy_full_decompose, 1
instance = comp, \clock~inputclkctrl\, clock~inputclkctrl, mealy_full_decompose, 1
instance = comp, \enable~input\, enable~input, mealy_full_decompose, 1
instance = comp, \x1~input\, x1~input, mealy_full_decompose, 1
instance = comp, \x2~input\, x2~input, mealy_full_decompose, 1
instance = comp, \resetn~input\, resetn~input, mealy_full_decompose, 1
instance = comp, \inst|circ1|t2~0\, inst|circ1|t2~0, mealy_full_decompose, 1
instance = comp, \inst|circ1|t2~1\, inst|circ1|t2~1, mealy_full_decompose, 1
instance = comp, \inst|circ1|t2\, inst|circ1|t2, mealy_full_decompose, 1
instance = comp, \inst|circ1|t1~0\, inst|circ1|t1~0, mealy_full_decompose, 1
instance = comp, \inst|circ1|t1~1\, inst|circ1|t1~1, mealy_full_decompose, 1
instance = comp, \inst|circ1|t1\, inst|circ1|t1, mealy_full_decompose, 1
instance = comp, \inst|circ3|y1~0\, inst|circ3|y1~0, mealy_full_decompose, 1
instance = comp, \inst|circ3|y2\, inst|circ3|y2, mealy_full_decompose, 1
instance = comp, \inst|circ3|y3~0\, inst|circ3|y3~0, mealy_full_decompose, 1
