[{"DBLP title": "Defect Oriented Testing for analog/mixed-signal devices.", "DBLP authors": ["Bram Kruseman", "Bratislav Tasic", "Camelia Hora", "Jos Dohmen", "Hamidreza Hashempour", "Maikel van Beurden", "Yizi Xing"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139127", "OA papers": [{"PaperId": "https://openalex.org/W1993765721", "PaperTitle": "Defect Oriented Testing for analog/mixed-signal devices", "Year": 2011, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"NXP (Netherlands)": 7.0}, "Authors": ["B. Kruseman", "Bratislav Tasi\u0107", "C. Hora", "J.J. Dohmen", "Hamidreza Hashempour", "Maikel van Beurden", "Yizi Xing"]}]}, {"DBLP title": "DFT for extremely low cost test of mixed signal SOCs with integrated RF and power management.", "DBLP authors": ["Rajesh Mittal", "Lakshmanan Balasubramanian", "Adesh Sontakke", "Harikrishna Parthasarathy", "Prakash Narayanan", "Puneet Sabbarwal", "Rubin A. Parekhji"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139128", "OA papers": [{"PaperId": "https://openalex.org/W1968890443", "PaperTitle": "DFT for extremely low cost test of mixed signal SOCs with integrated RF and power management", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Texas Instruments (India)": 7.0}, "Authors": ["Rajesh Mittal", "Lakshmanan Balasubramanian", "Adesh Sontakke", "Harish Parthasarthy", "Prakash Narayanan", "Puneet Sabbarwal", "Rubin A. Parekhji"]}]}, {"DBLP title": "Test cost reduction through performance prediction using virtual probe.", "DBLP authors": ["Hsiu-Ming Chang", "Kwang-Ting Cheng", "Wangyang Zhang", "Xin Li", "Kenneth M. Butler"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139129", "OA papers": [{"PaperId": "https://openalex.org/W2031211406", "PaperTitle": "Test cost reduction through performance prediction using virtual probe", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of California, Santa Barbara": 2.0, "Carnegie Mellon University": 2.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Hsiu-Ming Chang", "Kwang-Ting Cheng", "Wangyang Zhang", "Xin Li", "Kenneth R. Butler"]}]}, {"DBLP title": "P-PET: Partial pseudo-exhaustive test for high defect coverage.", "DBLP authors": ["Abdullah Mumtaz", "Michael E. Imhof", "Hans-Joachim Wunderlich"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139130", "OA papers": [{"PaperId": "https://openalex.org/W2014592888", "PaperTitle": "P-PET: Partial pseudo-exhaustive test for high defect coverage", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Stuttgart": 3.0}, "Authors": ["Abdullah Mumtaz", "Michael A. Imhof", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "Faster-than-at-speed test for increased test quality and in-field reliability.", "DBLP authors": ["Tomokazu Yoneda", "Keigo Hori", "Michiko Inoue", "Hideo Fujiwara"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139131", "OA papers": [{"PaperId": "https://openalex.org/W2100821253", "PaperTitle": "Faster-than-at-speed test for increased test quality and in-field reliability", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Nara Institute of Science and Technology": 2.0, "Japan Science and Technology Agency": 2.0}, "Authors": ["Tomokazu Yoneda", "Keigo Hori", "Michiko Inoue", "Hideo Fujiwara"]}]}, {"DBLP title": "Clock-gating-aware low launch WSA test pattern generation for at-speed scan testing.", "DBLP authors": ["Yi-Tsung Lin", "Jiun-Lang Huang", "Xiaoqing Wen"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139132", "OA papers": [{"PaperId": "https://openalex.org/W2024774649", "PaperTitle": "Clock-gating-aware low launch WSA test pattern generation for at-speed scan testing", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Graduate Institute of Electronics Engineering, Department of Electrical Engineering, National Taiwan University, Taipei 106, Taiwan": 2.0, "Kyushu Institute of Technology": 1.0}, "Authors": ["Yi Lin", "Jiun-Lang Huang", "Xiaoqing Wen"]}]}, {"DBLP title": "Architecture and implementation of a truly parallel ATE capable of measuring pico ampere level current.", "DBLP authors": ["Dhruva Acharyya", "Kosuke Miyao", "David Ting", "Daniel Lam", "Robert Smith", "Pete Fitzpatrick", "Brian Buras", "John Williamson"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139133", "OA papers": [{"PaperId": "https://openalex.org/W2158127219", "PaperTitle": "Architecture and implementation of a truly parallel ATE capable of measuring pico ampere level current", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Verigy Inc.": 7.0, "Eagle Mount": 1.0}, "Authors": ["Dhruva Acharyya", "Kosuke Miyao", "David S.-K. Ting", "Daniel Lam", "Robert Smith", "Pete Fitzpatrick", "Brian Buras", "John Williamson"]}]}, {"DBLP title": "Development of an ATE test cell for at-speed characterization and production testing.", "DBLP authors": ["Jose Moreira"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139134", "OA papers": [{"PaperId": "https://openalex.org/W2071813173", "PaperTitle": "Development of an ATE test cell for at-speed characterization and production testing", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Verigy#TAB#": 1.0}, "Authors": ["Jos\u00e9 Cl\u00e1udio Fonseca Moreira"]}]}, {"DBLP title": "Actual implementation of multi domain test: Further reduction of cost of test.", "DBLP authors": ["Yasuhiro Takahashi", "Akinori Maeda", "Mitsuhiro Ogura"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139135", "OA papers": [{"PaperId": "https://openalex.org/W2108140528", "PaperTitle": "Actual implementation of multi domain test: Further reduction of cost of test", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"S&S Professional Service, Verigy Japan K.K., 9-1, Takakura-cho, Hachioji, Tokyo 192-0023 Japan": 1.0, "Center Of Experts, Verigy Japan K.K., 9-1, Takakura-cho, Hachioji, Tokyo 192-0023 Japan": 1.0, "Manager of Center Of Experts, Verigy Japan K.K., 9-1, Takakura-cho, Hachioji, Tokyo 192-0023 Japan": 1.0}, "Authors": ["Yasuhiro Takahashi", "Akinori Maeda", "Mitsuhiro Ogura"]}]}, {"DBLP title": "Online timing variation tolerance for digital integrated circuits.", "DBLP authors": ["Guihai Yan", "Xiaowei Li"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139136", "OA papers": [{"PaperId": "https://openalex.org/W2035644989", "PaperTitle": "Online timing variation tolerance for digital integrated circuits", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Institute of Computing Technology": 0.5, "Chinese Academy of Sciences": 1.5}, "Authors": ["Yinhe Han", "Xiaowei Li"]}]}, {"DBLP title": "Physically-aware analysis of systematic defects in integrated circuits.", "DBLP authors": ["Wing Chiu Tam", "R. D. (Shawn) Blanton"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139137", "OA papers": [{"PaperId": "https://openalex.org/W2000861292", "PaperTitle": "Physically-aware analysis of systematic defects in integrated circuits", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Wing Chiu Tam", "R.D. Blanton"]}]}, {"DBLP title": "Investigation into voltage and process variation-aware manufacturing test.", "DBLP authors": ["Urban Ingelsson", "Bashir M. Al-Hashimi"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139138", "OA papers": [{"PaperId": "https://openalex.org/W2116107657", "PaperTitle": "Investigation into voltage and process variation-aware manufacturing test", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Link\u00f6ping University": 1.0, "University of Southampton": 1.0}, "Authors": ["Urban Ingelsson", "Bashir M. Al-Hashimi"]}]}, {"DBLP title": "Smart diagnosis: Efficient board-level diagnosis and repair using artificial neural networks.", "DBLP authors": ["Zhaobo Zhang", "Krishnendu Chakrabarty", "Zhanglei Wang", "Zhiyuan Wang", "Xinli Gu"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139139", "OA papers": [{"PaperId": "https://openalex.org/W2096751652", "PaperTitle": "Smart diagnosis: Efficient board-level diagnosis and repair using artificial neural networks", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Duke University": 2.0, "Huawei Technologies Ltd. Co., Santa Clara, CA": 3.0}, "Authors": ["Zhaobo Zhang", "Krishnendu Chakrabarty", "Zhanglei Wang", "Zhiyuan Wang", "Xinli Gu"]}]}, {"DBLP title": "Surviving state disruptions caused by test: A case study.", "DBLP authors": ["Kenneth P. Parker", "Shuichi Kameyama", "David Dubberke"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139140", "OA papers": [{"PaperId": "https://openalex.org/W1998517328", "PaperTitle": "Surviving state disruptions caused by test: A case study", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Agilent Technologies (United States)": 1.0, "Fujitsu (Japan)": 1.0, "Intel (United States)": 1.0}, "Authors": ["Kenneth P. Parker", "Shuichi Kameyama", "Dave F. Dubberke"]}]}, {"DBLP title": "IEEE Std 1581 - A standardized test access methodology for memory devices.", "DBLP authors": ["Heiko Ehrenberg", "Bob Russell"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139141", "OA papers": [{"PaperId": "https://openalex.org/W2095691046", "PaperTitle": "IEEE Std 1581 &#x2014; A standardized test access methodology for memory devices", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"GOEPEL Electronics, 9737 Great Hills Trail, 170, Austin, TX 78759 / USA": 1.0, "Technical Consultant, 561\u00bd East Fifth Street, South Boston, MA 02127 / USA": 1.0}, "Authors": ["Heiko Ehrenberg", "Bob Russell"]}]}, {"DBLP title": "Multi-site test of RF transceivers on low-cost digital ATE.", "DBLP authors": ["Ivo Koren", "Ben Schuffenhauer", "Frank Demmerle", "Frank Neugebauer", "Gert Pfahl", "Dirk Rautmann"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139142", "OA papers": [{"PaperId": "https://openalex.org/W1977813107", "PaperTitle": "Multi-site test of RF transceivers on low-cost digital ATE", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Intel (Germany)": 5.0, "Infineon Technologies (Germany)": 1.0}, "Authors": ["Ivo Kore", "Ben Schuffenhauer", "Frank Demmerle", "Frank Neugebauer", "Gert Pfahl", "Dirk Rautmann"]}]}, {"DBLP title": "Wafer probe test cost reduction of an RF/A device by automatic testset minimization - A case study.", "DBLP authors": ["Dragoljub Gagi Drmanac", "Michael Laisne"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139143", "OA papers": [{"PaperId": "https://openalex.org/W2003278393", "PaperTitle": "Wafer probe test cost reduction of an RF/A device by automatic testset minimization &#x2014; A case study", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, Santa Barbara": 1.0, "Qualcomm (United Kingdom)": 1.0}, "Authors": ["Dragoljub (Gagi) Drmanac", "Michael Laisne"]}]}, {"DBLP title": "Accurate signature driven power conscious tuning of RF systems using hierarchical performance models.", "DBLP authors": ["Aritra Banerjee", "Shreyas Sen", "Shyam Kumar Devarakond", "Abhijit Chatterjee"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139144", "OA papers": [{"PaperId": "https://openalex.org/W2081244248", "PaperTitle": "Accurate signature driven power conscious tuning of RF systems using hierarchical performance models", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Aritra Banerjee", "Shreyas Sen", "Shyam Kumar Devarakond", "Abhijit Chatterjee"]}]}, {"DBLP title": "Low power compression utilizing clock-gating.", "DBLP authors": ["Janusz Rajski", "Elham K. Moghaddam", "Sudhakar M. Reddy"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139145", "OA papers": [{"PaperId": "https://openalex.org/W2077380902", "PaperTitle": "Low power compression utilizing clock-gating", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Mentor Technologies": 1.0, "University of Iowa": 2.0}, "Authors": ["Janusz Rajski", "Elham Moghaddam", "Sudhakar M. Reddy"]}]}, {"DBLP title": "Partial state monitoring for fault detection estimation.", "DBLP authors": ["Yiwen Shi", "Kantapon Kaewtip", "Wan-Chan Hu", "Jennifer Dworak"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139146", "OA papers": [{"PaperId": "https://openalex.org/W2042840195", "PaperTitle": "Partial state monitoring for fault detection estimation", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Brown University": 0.5, "Providence College": 0.5, "University of California, Los Angeles": 1.0, "MStar Semiconductor, Inc. Taiwan": 1.0, "Southern Methodist University": 1.0}, "Authors": ["Yiwen Shi", "Kantapon Kaewtip", "Wan-Chan Hu", "Jennifer Dworak"]}]}, {"DBLP title": "Logic BIST silicon debug and volume diagnosis methodology.", "DBLP authors": ["M. Enamul Amyeen", "Andal Jayalakshmi", "Srikanth Venkataraman", "Sundar V. Pathy", "Ewe C. Tan"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139147", "OA papers": [{"PaperId": "https://openalex.org/W2078116354", "PaperTitle": "Logic BIST silicon debug and volume diagnosis methodology", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Intel (United States)": 5.0}, "Authors": ["M. Enamul Amyeen", "Andal Jayalakshmi", "Srikanth Venkataraman", "Sundar V. Pathy", "Ewe C. Tan"]}]}, {"DBLP title": "Generic, orthogonal and low-cost March Element based memory BIST.", "DBLP authors": ["Ad J. van de Goor", "Said Hamdioui", "Halil Kukner"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139148", "OA papers": [{"PaperId": "https://openalex.org/W2160275570", "PaperTitle": "Generic, orthogonal and low-cost March Element based memory BIST", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Delft University of Technology": 3.0}, "Authors": ["Ad J. van de Goor", "Said Hamdioui", "Halil Kukner"]}]}, {"DBLP title": "On using address scrambling to implement defect tolerance in SRAMs.", "DBLP authors": ["Renan Alves Fonseca", "Luigi Dilillo", "Alberto Bosio", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Nabil Badereddine"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139149", "OA papers": [{"PaperId": "https://openalex.org/W1967613617", "PaperTitle": "On using address scrambling to implement defect tolerance in SRAMs", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 3.0, "University of Montpellier": 3.0, "Infineon Technologies France 2600, route des Cr\u00eates - 06560 Sophia-Antipolis, France": 1.0}, "Authors": ["Renan Alves Fonseca", "Luigi Dilillo", "Alessio Bosio", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "N. Badereddine"]}]}, {"DBLP title": "A fully cell-based design for timing measurement of memory.", "DBLP authors": ["Yi-Chung Chang", "Shi-Yu Huang", "Chao-Wen Tzeng", "Jack T. Yao"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139150", "OA papers": [{"PaperId": "https://openalex.org/W2077202792", "PaperTitle": "A fully cell-based design for timing measurement of memory", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Tsing Hua University": 3.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 1.0}, "Authors": ["Yi-Chung Chang", "Shi-Yu Huang", "Chao-Wen Tzeng", "Jack Yao"]}]}, {"DBLP title": "Cell-aware analysis for small-delay effects and production test results from different fault models.", "DBLP authors": ["Friedrich Hapke", "J\u00fcrgen Schl\u00f6ffel", "Wilfried Redemund", "Andreas Glowatz", "Janusz Rajski", "Michael Reese", "J. Rearick", "Jason Rivers"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139151", "OA papers": [{"PaperId": "https://openalex.org/W2086926157", "PaperTitle": "Cell-aware analysis for small-delay effects and production test results from different fault models", "Year": 2011, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"[Mentor Graphics, Hamburg, Germany]": 4.0, "Mentor Technologies": 1.0, "Advanced Micro Devices (United States)": 3.0}, "Authors": ["Friedrich Hapke", "Juergen Schloeffel", "W. Redemund", "A. Glowatz", "Janusz Rajski", "Michael L. Reese", "Jeff Rearick", "Jose Rivers"]}]}, {"DBLP title": "Lithography aware critical area estimation and yield analysis.", "DBLP authors": ["Priyamvada Vijayakumar", "Vikram B. Suresh", "Sandip Kundu"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139152", "OA papers": [{"PaperId": "https://openalex.org/W2082909429", "PaperTitle": "Lithography aware critical area estimation and yield analysis", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Massachusetts Amherst": 3.0}, "Authors": ["Priyamvada Vijayakumar", "Vikram B. Suresh", "Sandip Kundu"]}]}, {"DBLP title": "Using well/substrate bias manipulation to enhance voltage-test-based defect detection.", "DBLP authors": ["Anne E. Gattiker", "Phil Nigh"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139153", "OA papers": [{"PaperId": "https://openalex.org/W1990503402", "PaperTitle": "Using well/substrate bias manipulation to enhance voltage-test-based defect detection", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"IBM Research - Austin": 1.0, "IBM Microelectronics": 1.0}, "Authors": ["Anne E. Gattiker", "Phil Nigh"]}]}, {"DBLP title": "A Software-Based Self-Test methodology for on-line testing of processor caches.", "DBLP authors": ["George Theodorou", "Nektarios Kranitis", "Antonis M. Paschalis", "Dimitris Gizopoulos"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139154", "OA papers": [{"PaperId": "https://openalex.org/W2092919507", "PaperTitle": "A Software-Based Self-Test methodology for on-line testing of processor caches", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National and Kapodistrian University of Athens": 4.0}, "Authors": ["George Theodorou", "N. Kranitis", "Antonis Paschalis", "Dimitris Gizopoulos"]}]}, {"DBLP title": "Design-for-debug layout adjustment for FIB probing and circuit editing.", "DBLP authors": ["Kuo-An Chen", "Tsung-Wei Chang", "Meng-Chen Wu", "Mango Chia-Tso Chao", "Jing-Yang Jou", "Sonair Chen"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139155", "OA papers": [{"PaperId": "https://openalex.org/W1965639308", "PaperTitle": "Design-for-debug layout adjustment for FIB probing and circuit editing", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Yang Ming Chiao Tung University": 5.0, "Spirox Corporation, Hsinchu, Taiwan": 1.0}, "Authors": ["Kuo-Shen Chen", "Tsung-Wei Chang", "Mengchen Wu", "Mango C.-T. Chao", "Jing-Yang Jou", "Sonair Chen"]}]}, {"DBLP title": "End-to-end error correction and online diagnosis for on-chip networks.", "DBLP authors": ["Saeed Shamshiri", "Amirali Ghofrani", "Kwang-Ting Cheng"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139156", "OA papers": [{"PaperId": "https://openalex.org/W2015594753", "PaperTitle": "End-to-end error correction and online diagnosis for on-chip networks", "Year": 2011, "CitationCount": 58, "EstimatedCitation": 58, "Affiliations": {"University of California, Santa Barbara": 3.0}, "Authors": ["Saeed Shamshiri", "Amirali Ghofrani", "Kwang-Ting Cheng"]}]}, {"DBLP title": "Efficient combination of trace and scan signals for post silicon validation and debug.", "DBLP authors": ["Kanad Basu", "Prabhat Mishra", "Priyadarsan Patra"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139157", "OA papers": [{"PaperId": "https://openalex.org/W2066387260", "PaperTitle": "Efficient combination of trace and scan signals for post silicon validation and debug", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Florida": 2.0, "Intel (United States)": 1.0}, "Authors": ["Kanad Basu", "Prabhat Mishra", "Priyadarsan Patra"]}]}, {"DBLP title": "Analyzing ATE interconnect performance for serial links of 10 Gbps and above.", "DBLP authors": ["Mitchell Lin", "Tyler Tolman"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139158", "OA papers": [{"PaperId": "https://openalex.org/W2027859410", "PaperTitle": "Analyzing ATE interconnect performance for serial links of 10 Gbps and above", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Broadcom (United States)": 2.0}, "Authors": ["Mitchell M.J Lin", "T. G. Tolman"]}]}, {"DBLP title": "Elegant construction of SSC implemented signal by AWG and organized under-sampling of wideband signal.", "DBLP authors": ["Hideo Okawara"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139159", "OA papers": [{"PaperId": "https://openalex.org/W1964667125", "PaperTitle": "Elegant construction of SSC implemented signal by AWG and organized under-sampling of wideband signal", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Verigy Japan, K.K. Tokyo, Japan": 1.0}, "Authors": ["Hideo Okawara"]}]}, {"DBLP title": "Real-time testing method for 16 Gbps 4-PAM signal interface.", "DBLP authors": ["Masahiro Ishida", "Kiyotaka Ichiyama", "Daisuke Watanabe", "Masayuki Kawabata", "Toshiyuki Okayasu"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139160", "OA papers": [{"PaperId": "https://openalex.org/W3148412157", "PaperTitle": "Real-time testing method for 16 Gbps 4-PAM signal interface", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Advantest (Japan)": 5.0}, "Authors": ["Ishida", "Ichiyama", "Watanabe", "Kawabata", "Okayasu"]}]}, {"DBLP title": "Multi-function multi-GHz ATE extension using state-of-the-art FPGAs.", "DBLP authors": ["A. M. Majid", "David C. Keezer"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139161", "OA papers": [{"PaperId": "https://openalex.org/W2078284399", "PaperTitle": "Multi-function multi-GHz ATE extension using state-of-the-art FPGAs", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["A. Majid", "David Keezer"]}]}, {"DBLP title": "A novel scan segmentation design method for avoiding shift timing failure in scan testing.", "DBLP authors": ["Yuta Yamato", "Xiaoqing Wen", "Michael A. Kochte", "Kohei Miyase", "Seiji Kajihara", "Laung-Terng Wang"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139162", "OA papers": [{"PaperId": "https://openalex.org/W2104746340", "PaperTitle": "A novel scan segmentation design method for avoiding shift timing failure in scan testing", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Kitakyushu Foundation for the Advancement of Industry, Science and Technology": 1.0, "Kyushu Institute of Technology": 4.0, "Syntek Technologies (United States)": 1.0}, "Authors": ["Yuta Yamato", "Xiaoqing Wen", "Michael A. Kochte", "Kohei Miyase", "Seiji Kajihara", "Laung-Terng Wang"]}]}, {"DBLP title": "Test clock domain optimization for peak power supply noise reduction during scan.", "DBLP authors": ["Jen-Yang Wen", "Yu-Chuan Huang", "Min-Hong Tsai", "Kuan-Yu Liao", "James Chien-Mo Li", "Ming-Tung Chang", "Min-Hsiu Tsai", "Chih-Mou Tseng", "Hung-Chun Li"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139163", "OA papers": [{"PaperId": "https://openalex.org/W2063269174", "PaperTitle": "Test clock domain optimization for peak power supply noise reduction during scan", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taiwan University": 5.0, "Global Unichip (Taiwan)": 4.0}, "Authors": ["Jen-Yang Wen", "Yuchuan Huang", "Min-Hong Tsai", "Kuan-Yu Liao", "James T. Li", "Ming-Tung Chang", "Min-Hsiu Tsai", "Chih-Mou Tseng", "Hung-Chun Li"]}]}, {"DBLP title": "State of the art low capture power methodology.", "DBLP authors": ["Swapnil Bahl", "Roberto Mattiuzzo", "Shray Khullar", "Akhil Garg", "S. Graniello", "Khader S. Abdel-Hafez", "Salvatore Talluto"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139164", "OA papers": [{"PaperId": "https://openalex.org/W1988813737", "PaperTitle": "State of the art low capture power methodology", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"STMicroelectronics (India)": 3.0, "STMicroelectronics (Italy)": 2.0, "Synopsys (United States)": 2.0}, "Authors": ["Swapnil Bahl", "R. Mattiuzzo", "Shray Khullar", "A. Garg", "S. Graniello", "Khader S. Abdel-Hafez", "Salvatore Talluto"]}]}, {"DBLP title": "Adaptive parametric BIST of high-speed parallel I/Os via standard boundary scan.", "DBLP authors": ["Stephen K. Sunter", "Aubin Roy"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139165", "OA papers": [{"PaperId": "https://openalex.org/W2081065588", "PaperTitle": "Adaptive parametric BIST of high-speed parallel I/Os via standard boundary scan", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"[Mentor Graphics, Ottawa, Canada]": 2.0}, "Authors": ["Stephen Sunter", "A. Roy"]}]}, {"DBLP title": "Hardware hooks for transition scan characterization.", "DBLP authors": ["Pankaj Pant", "Eric Skeels"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139166", "OA papers": [{"PaperId": "https://openalex.org/W2087726305", "PaperTitle": "Hardware hooks for transition scan characterization", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Intel (United States)": 2.0}, "Authors": ["Pankaj Pant", "Elizabeth Skeels"]}]}, {"DBLP title": "Transition test bring-up and diagnosis on UltraSPARCTM processors.", "DBLP authors": ["Liang-Chi Chen", "Peter Dahlgren", "Paul Dickinson", "Scott Davidson"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139167", "OA papers": [{"PaperId": "https://openalex.org/W2040238693", "PaperTitle": "Transition test bring-up and diagnosis on UltraSPARC<sup>TM</sup> processors", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Oracle (United States)": 4.0}, "Authors": ["Limin Chen", "Peter Dahlgren", "Paul A. Dickinson", "Scott Davidson"]}]}, {"DBLP title": "Test access and the testability features of the Poulson multi-core Intel Itanium\u00ae processor.", "DBLP authors": ["Dilip K. Bhavsar", "Steve Poehlman"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139168", "OA papers": [{"PaperId": "https://openalex.org/W2066421651", "PaperTitle": "Test access and the testability features of the Poulson multi-core Intel Itanium&#x00AE; processor", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Intel (United States)": 2.0}, "Authors": ["Dilip K. Bhavsar", "Steve J. Poehlman"]}]}, {"DBLP title": "Optimal manufacturing flow to determine minumum operating voltage.", "DBLP authors": ["Sreejit Chakravarty", "Binh Dang", "Darcy Escovedo", "A. J. Haas"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139169", "OA papers": [{"PaperId": "https://openalex.org/W2033300638", "PaperTitle": "Optimal manufacturing flow to determine minumum operating voltage", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"lSI Corporation": 4.0}, "Authors": ["Sreejit Chakravarty", "Binh Dang", "Darcy Escovedo", "A. J. Haas"]}]}, {"DBLP title": "EDT channel bandwidth management in SoC designs with pattern-independent test access mechanism.", "DBLP authors": ["Jakub Janicki", "Jerzy Tyszer", "Avijit Dutta", "Mark Kassab", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139170", "OA papers": [{"PaperId": "https://openalex.org/W2011638058", "PaperTitle": "EDT channel bandwidth management in SoC designs with pattern-independent test access mechanism", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Pozna\u0144 University of Technology": 2.0, "Mentor Graphics Corporation, Wilsonville, OR 97070 USA.": 5.0}, "Authors": ["Jakub Janicki", "Jerzy Tyszer", "Ashok Kumar Dutta", "Mark Kassab", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski"]}]}, {"DBLP title": "A novel Test Access Mechanism for failure diagnosis of multiple isolated identical cores.", "DBLP authors": ["Manish Sharma", "Avijit Dutta", "Wu-Tung Cheng", "Brady Benware", "Mark Kassab"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139171", "OA papers": [{"PaperId": "https://openalex.org/W2090308255", "PaperTitle": "A novel Test Access Mechanism for failure diagnosis of multiple isolated identical cores", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Mentor Technologies": 5.0}, "Authors": ["Manish Sharma", "Avijit Dutta", "Wu-Tung Cheng", "Brady Benware", "Mark Kassab"]}]}, {"DBLP title": "Techniques to improve memory interface test quality for complex SoCs.", "DBLP authors": ["V. R. Devanathan", "Srinivas Kumar Vooka"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139172", "OA papers": [{"PaperId": "https://openalex.org/W2029243854", "PaperTitle": "Techniques to improve memory interface test quality for complex SoCs", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Texas Instruments (India)": 2.0}, "Authors": ["V. R. Devanathan", "Srinivas Vooka"]}]}, {"DBLP title": "Die-level adaptive test: Real-time test reordering and elimination.", "DBLP authors": ["Kapil R. Gotkhindikar", "W. Robert Daasch", "Kenneth M. Butler", "John M. Carulli Jr.", "Amit Nahar"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139173", "OA papers": [{"PaperId": "https://openalex.org/W2054325167", "PaperTitle": "Die-level adaptive test: Real-time test reordering and elimination", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Portland State University": 2.0, "Texas Instruments (United States)": 3.0}, "Authors": ["K. R. Gotkhindikar", "W. Robert Daasch", "Keith Butler", "John Carulli", "Amit Nahar"]}]}, {"DBLP title": "Forward prediction based on wafer sort data - A case study.", "DBLP authors": ["Nik Sumikawa", "Dragoljub Gagi Drmanac", "Li-C. Wang", "LeRoy Winemberg", "Magdy S. Abadir"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139174", "OA papers": [{"PaperId": "https://openalex.org/W2001773130", "PaperTitle": "Forward prediction based on wafer sort data &#x2014; A case study", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, Santa Barbara": 3.0, "Freescale Semiconductor, Inc., USA": 2.0}, "Authors": ["Nik Sumikawa", "Dragoljub (Gagi) Drmanac", "Li-C. Wang", "LeRoy Winemberg", "Magdy S. Abadir"]}]}, {"DBLP title": "Deterministic IDDQ diagnosis using a net activation based model.", "DBLP authors": ["Andras Kun", "Ralf Arnold", "Peter Heinrich", "Gwenol\u00e9 Maugard", "Huaxing Tang", "Wu-Tung Cheng"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139175", "OA papers": [{"PaperId": "https://openalex.org/W2063765010", "PaperTitle": "Deterministic IDDQ diagnosis using a net activation based model", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Infineon Technologies (Germany)": 4.0, "Mentor Graphics Corporation, Wilsonville, OR 97070 USA.": 2.0}, "Authors": ["Andras Kun", "Ralf Arnold", "Peter Heinrich", "Guenole Maugard", "Huaxing Tang", "Wu-Tung Cheng"]}]}, {"DBLP title": "A novel robust and accurate spectral testing method for non-coherent sampling.", "DBLP authors": ["Siva Sudani", "Minshun Wu", "Degang Chen"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139176", "OA papers": [{"PaperId": "https://openalex.org/W2079866614", "PaperTitle": "A novel robust and accurate spectral testing method for non-coherent sampling", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Iowa State University": 3.0}, "Authors": ["Siva Kumar Sudani", "Minshun Wu", "Degang Chen"]}]}, {"DBLP title": "Application of a continuous-time level crossing quantization method for timing noise measurements.", "DBLP authors": ["Takahiro J. Yamaguchi", "Mani Soma", "Takafumi Aoki", "Yasuo Furukawa", "Katsuhiko Degawa", "Kunihiro Asada", "Mohamed Abbas", "Satoshi Komatsu"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139177", "OA papers": [{"PaperId": "https://openalex.org/W2007915717", "PaperTitle": "Application of a continuous-time level crossing quantization method for timing noise measurements", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Advantest (Japan)": 3.0, "University of Washington": 1.0, "Tohoku University": 1.0, "The University of Tokyo": 3.0}, "Authors": ["Takahiro Yamaguchi", "Mani Soma", "Takafumi Aoki", "Yasuo Furukawa", "Katsuhiko Degawa", "Kunihiro Asada", "Mohamed Abbas", "Satoshi Komatsu"]}]}, {"DBLP title": "Adaptive multidimensional outlier analysis for analog and mixed signal circuits.", "DBLP authors": ["Ender Yilmaz", "Sule Ozev", "Kenneth M. Butler"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139178", "OA papers": [{"PaperId": "https://openalex.org/W2074014702", "PaperTitle": "Adaptive multidimensional outlier analysis for analog and mixed signal circuits", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Arizona State University": 2.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Ender Yilmaz", "Sule Ozev", "Kenneth R. Butler"]}]}, {"DBLP title": "Pre-bond probing of TSVs in 3D stacked ICs.", "DBLP authors": ["Brandon Noia", "Krishnendu Chakrabarty"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139179", "OA papers": [{"PaperId": "https://openalex.org/W1965451131", "PaperTitle": "Pre-bond probing of TSVs in 3D stacked ICs", "Year": 2011, "CitationCount": 98, "EstimatedCitation": 98, "Affiliations": {"Duke University": 2.0}, "Authors": ["Brandon Noia", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Evaluation of TSV and micro-bump probing for wide I/O testing.", "DBLP authors": ["Ken Smith", "Peter Hanaway", "Mike Jolley", "Reed Gleason", "Eric Strid", "Tom Daenen", "Luc Dupas", "Bruno Knuts", "Erik Jan Marinissen", "Marc Van Dievel"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139180", "OA papers": [{"PaperId": "https://openalex.org/W2052347136", "PaperTitle": "Evaluation of TSV and micro-bump probing for wide I/O testing", "Year": 2011, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"Cascade Microtech (United States)": 5.0, "Imec": 5.0}, "Authors": ["Ken R. Smith", "Peter Hanaway", "Mike Jolley", "Reed Gleason", "Eric W. Strid", "T. Daenen", "Luc H. Dupas", "Bruno Knuts", "Erik Jan Marinissen", "Marc Van Dievel"]}]}, {"DBLP title": "Post-bond testing of 2.5D-SICs and 3D-SICs containing a passive silicon interposer base.", "DBLP authors": ["Chun-Chuan Chi", "Erik Jan Marinissen", "Sandeep Kumar Goel", "Cheng-Wen Wu"], "year": 2011, "doi": "https://doi.org/10.1109/TEST.2011.6139181", "OA papers": [{"PaperId": "https://openalex.org/W2051668240", "PaperTitle": "Post-bond testing of 2.5D-SICs and 3D-SICs containing a passive silicon interposer base", "Year": 2011, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"Imec": 1.5, "National Tsing Hua University": 1.5, "Taiwan Semiconductor Manufacturing Company (United States)": 1.0}, "Authors": ["Chun-Chieh Chi", "Erik Jan Marinissen", "Sandeep Kumar Goel", "Cheng-Wen Wu"]}]}]