<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="ram_clk_generator_synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1679424944">
  <File Type="PA-TCL" Name="ram_clk_generator.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="ram_clk_generator_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="ram_clk_generator_reports.tcl"/>
  <File Type="RDS-RDS" Name="ram_clk_generator.vds"/>
  <File Type="RDS-UTIL" Name="ram_clk_generator_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="ram_clk_generator_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="ram_clk_generator.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="ram_clk_generator_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="ram_clk_generator_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ram_clk_generator">
    <File Path="$PPRDIR/../ips/ram/ram_clk_generator/ram_clk_generator.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="ram_clk_generator"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ram_clk_generator">
    <File Path="$PPRDIR/../ips/ram/ram_clk_generator/ram_clk_generator.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="ram_clk_generator"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
