--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc3s400,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DIN<0>      |   13.764(R)|   -1.030(R)|clk_BUFGP         |   0.000|
DIN<1>      |   12.438(R)|   -0.389(R)|clk_BUFGP         |   0.000|
DIN<2>      |   15.086(R)|   -0.179(R)|clk_BUFGP         |   0.000|
DIN<3>      |   15.322(R)|   -0.287(R)|clk_BUFGP         |   0.000|
DIN<4>      |   12.977(R)|   -0.700(R)|clk_BUFGP         |   0.000|
DIN<5>      |   13.398(R)|   -0.113(R)|clk_BUFGP         |   0.000|
DIN<6>      |   11.791(R)|   -0.208(R)|clk_BUFGP         |   0.000|
DIN<7>      |    9.881(R)|   -0.340(R)|clk_BUFGP         |   0.000|
ce          |   11.104(R)|    0.222(R)|clk_BUFGP         |   0.000|
irq         |    1.699(R)|    0.109(R)|clk_BUFGP         |   0.000|
nmi         |    4.502(R)|   -0.001(R)|clk_BUFGP         |   0.000|
reset       |    6.386(R)|    0.512(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
aout<0>     |   14.366(R)|clk_BUFGP         |   0.000|
aout<1>     |   13.615(R)|clk_BUFGP         |   0.000|
aout<2>     |   13.412(R)|clk_BUFGP         |   0.000|
aout<3>     |   14.661(R)|clk_BUFGP         |   0.000|
aout<4>     |   13.927(R)|clk_BUFGP         |   0.000|
aout<5>     |   13.609(R)|clk_BUFGP         |   0.000|
aout<6>     |   14.205(R)|clk_BUFGP         |   0.000|
aout<7>     |   14.113(R)|clk_BUFGP         |   0.000|
aout<8>     |   13.799(R)|clk_BUFGP         |   0.000|
aout<9>     |   13.231(R)|clk_BUFGP         |   0.000|
aout<10>    |   13.208(R)|clk_BUFGP         |   0.000|
aout<11>    |   14.318(R)|clk_BUFGP         |   0.000|
aout<12>    |   12.630(R)|clk_BUFGP         |   0.000|
aout<13>    |   12.625(R)|clk_BUFGP         |   0.000|
aout<14>    |   13.367(R)|clk_BUFGP         |   0.000|
aout<15>    |   13.584(R)|clk_BUFGP         |   0.000|
dout<0>     |   22.756(R)|clk_BUFGP         |   0.000|
dout<1>     |   22.497(R)|clk_BUFGP         |   0.000|
dout<2>     |   25.158(R)|clk_BUFGP         |   0.000|
dout<3>     |   25.199(R)|clk_BUFGP         |   0.000|
dout<4>     |   24.084(R)|clk_BUFGP         |   0.000|
dout<5>     |   24.809(R)|clk_BUFGP         |   0.000|
dout<6>     |   23.620(R)|clk_BUFGP         |   0.000|
dout<7>     |   25.027(R)|clk_BUFGP         |   0.000|
mr          |   14.624(R)|clk_BUFGP         |   0.000|
mw          |   14.933(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.643|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
DIN<0>         |dout<0>        |   21.668|
DIN<0>         |dout<1>        |   21.409|
DIN<0>         |dout<2>        |   23.618|
DIN<0>         |dout<3>        |   23.703|
DIN<0>         |dout<4>        |   22.674|
DIN<0>         |dout<5>        |   23.641|
DIN<0>         |dout<6>        |   22.398|
DIN<0>         |dout<7>        |   23.432|
DIN<1>         |dout<0>        |   19.593|
DIN<1>         |dout<1>        |   19.543|
DIN<1>         |dout<2>        |   22.422|
DIN<1>         |dout<3>        |   22.463|
DIN<1>         |dout<4>        |   21.348|
DIN<1>         |dout<5>        |   22.072|
DIN<1>         |dout<6>        |   20.597|
DIN<1>         |dout<7>        |   22.065|
DIN<2>         |dout<1>        |   21.818|
DIN<2>         |dout<2>        |   24.225|
DIN<2>         |dout<3>        |   24.886|
DIN<2>         |dout<4>        |   23.996|
DIN<2>         |dout<5>        |   24.720|
DIN<2>         |dout<6>        |   23.245|
DIN<2>         |dout<7>        |   24.713|
DIN<3>         |dout<2>        |   23.170|
DIN<3>         |dout<3>        |   24.678|
DIN<3>         |dout<4>        |   24.232|
DIN<3>         |dout<5>        |   24.956|
DIN<3>         |dout<6>        |   23.481|
DIN<3>         |dout<7>        |   24.949|
DIN<4>         |dout<3>        |   21.877|
DIN<4>         |dout<4>        |   21.338|
DIN<4>         |dout<5>        |   22.682|
DIN<4>         |dout<6>        |   21.493|
DIN<4>         |dout<7>        |   22.900|
DIN<5>         |dout<4>        |   22.013|
DIN<5>         |dout<5>        |   22.659|
DIN<5>         |dout<6>        |   21.712|
DIN<5>         |dout<7>        |   23.321|
DIN<6>         |dout<5>        |   21.713|
DIN<6>         |dout<6>        |   19.535|
DIN<6>         |dout<7>        |   21.714|
DIN<7>         |dout<0>        |   17.862|
DIN<7>         |dout<1>        |   17.653|
DIN<7>         |dout<2>        |   19.418|
DIN<7>         |dout<3>        |   19.503|
DIN<7>         |dout<4>        |   18.474|
DIN<7>         |dout<5>        |   19.441|
DIN<7>         |dout<6>        |   18.522|
DIN<7>         |dout<7>        |   19.304|
---------------+---------------+---------+


Analysis completed Tue Dec 08 09:02:40 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 151 MB



