// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module icmp_server_insertChecksum (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        checksumStreams_V_V_0_dout,
        checksumStreams_V_V_0_empty_n,
        checksumStreams_V_V_0_read,
        checksumStreams_V_V_1_dout,
        checksumStreams_V_V_1_empty_n,
        checksumStreams_V_V_1_read,
        dataOut_TREADY,
        dataOut_TDATA,
        dataOut_TVALID,
        dataOut_TKEEP,
        dataOut_TLAST,
        dataStreams_V_data_V_0_dout,
        dataStreams_V_data_V_0_empty_n,
        dataStreams_V_data_V_0_read,
        dataStreams_V_keep_V_0_dout,
        dataStreams_V_keep_V_0_empty_n,
        dataStreams_V_keep_V_0_read,
        dataStreams_V_last_V_0_dout,
        dataStreams_V_last_V_0_empty_n,
        dataStreams_V_last_V_0_read,
        dataStreams_V_data_V_1_dout,
        dataStreams_V_data_V_1_empty_n,
        dataStreams_V_data_V_1_read,
        dataStreams_V_keep_V_1_dout,
        dataStreams_V_keep_V_1_empty_n,
        dataStreams_V_keep_V_1_read,
        dataStreams_V_last_V_1_dout,
        dataStreams_V_last_V_1_empty_n,
        dataStreams_V_last_V_1_read
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv16_2 = 16'b10;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv16_3 = 16'b11;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] checksumStreams_V_V_0_dout;
input   checksumStreams_V_V_0_empty_n;
output   checksumStreams_V_V_0_read;
input  [15:0] checksumStreams_V_V_1_dout;
input   checksumStreams_V_V_1_empty_n;
output   checksumStreams_V_V_1_read;
input   dataOut_TREADY;
output  [63:0] dataOut_TDATA;
output   dataOut_TVALID;
output  [7:0] dataOut_TKEEP;
output  [0:0] dataOut_TLAST;
input  [63:0] dataStreams_V_data_V_0_dout;
input   dataStreams_V_data_V_0_empty_n;
output   dataStreams_V_data_V_0_read;
input  [7:0] dataStreams_V_keep_V_0_dout;
input   dataStreams_V_keep_V_0_empty_n;
output   dataStreams_V_keep_V_0_read;
input  [0:0] dataStreams_V_last_V_0_dout;
input   dataStreams_V_last_V_0_empty_n;
output   dataStreams_V_last_V_0_read;
input  [63:0] dataStreams_V_data_V_1_dout;
input   dataStreams_V_data_V_1_empty_n;
output   dataStreams_V_data_V_1_read;
input  [7:0] dataStreams_V_keep_V_1_dout;
input   dataStreams_V_keep_V_1_empty_n;
output   dataStreams_V_keep_V_1_read;
input  [0:0] dataStreams_V_last_V_1_dout;
input   dataStreams_V_last_V_1_empty_n;
output   dataStreams_V_last_V_1_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg checksumStreams_V_V_0_read;
reg checksumStreams_V_V_1_read;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
wire    dataStreams_V_data_V_00_status;
reg   [0:0] tmp_4_phi_fu_184_p4;
reg   [0:0] tmp_5_phi_fu_196_p4;
wire    dataStreams_V_data_V_10_status;
wire   [0:0] brmerge_fu_399_p2;
wire   [0:0] grp_nbreadreq_fu_96_p5;
reg   [0:0] tmp_phi_fu_208_p4;
reg    ap_sig_bdd_111;
reg   [15:0] t_V_reg_456;
reg   [0:0] tmp_4_reg_181;
reg   [0:0] tmp_5_reg_193;
reg    outputStream_V_data_V_1_ack_in;
reg   [0:0] brmerge_reg_486;
reg   [0:0] tmp_reg_205;
reg    outputStream_V_keep_V_1_ack_in;
reg    outputStream_V_last_V_1_ack_in;
reg    ap_sig_bdd_156;
reg   [15:0] ap_reg_ppstg_t_V_reg_456_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_4_reg_181_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_5_reg_193_pp0_it1;
reg   [0:0] ap_reg_ppstg_brmerge_reg_486_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_reg_205_pp0_it1;
reg   [63:0] outputStream_V_data_V_1_data_reg = 64'b0000000000000000000000000000000000000000000000000000000000000000;
reg   [63:0] outputStream_V_data_V_1_data_in;
reg    outputStream_V_data_V_1_vld_reg = 1'b0;
reg    outputStream_V_data_V_1_vld_in;
wire    outputStream_V_data_V_1_ack_out;
reg   [7:0] outputStream_V_keep_V_1_data_reg = 8'b00000000;
reg   [7:0] outputStream_V_keep_V_1_data_in;
reg    outputStream_V_keep_V_1_vld_reg = 1'b0;
reg    outputStream_V_keep_V_1_vld_in;
wire    outputStream_V_keep_V_1_ack_out;
reg   [0:0] outputStream_V_last_V_1_data_reg = 1'b0;
reg   [0:0] outputStream_V_last_V_1_data_in;
reg    outputStream_V_last_V_1_vld_reg = 1'b0;
reg    outputStream_V_last_V_1_vld_in;
wire    outputStream_V_last_V_1_ack_out;
reg   [15:0] ic_wordCount_V = 16'b0000000000000000;
reg   [0:0] streamSource_V_1 = 1'b0;
reg   [0:0] tmp_last_V_5_reg_217;
wire   [63:0] p_Result_s_fu_443_p5;
wire   [0:0] grp_nbreadreq_fu_108_p5;
wire   [0:0] ap_reg_phiprechg_tmp_4_reg_181pp0_it0;
wire   [0:0] tmp_7_nbreadreq_fu_120_p3;
wire   [0:0] ap_reg_phiprechg_tmp_5_reg_193pp0_it0;
wire   [0:0] tmp_6_nbreadreq_fu_128_p3;
wire   [0:0] ap_reg_phiprechg_tmp_reg_205pp0_it0;
wire   [0:0] ap_reg_phiprechg_tmp_last_V_5_reg_217pp0_it0;
reg   [0:0] tmp_last_V_5_phi_fu_221_p4;
wire   [0:0] ap_reg_phiprechg_tmp_last_V_8_reg_228pp0_it0;
reg   [0:0] ap_reg_phiprechg_tmp_last_V_8_reg_228pp0_it1;
wire   [7:0] ap_reg_phiprechg_tmp_keep_V_8_reg_240pp0_it0;
reg   [7:0] ap_reg_phiprechg_tmp_keep_V_8_reg_240pp0_it1;
wire   [63:0] ap_reg_phiprechg_p_Val2_s_reg_252pp0_it0;
reg   [63:0] ap_reg_phiprechg_p_Val2_s_reg_252pp0_it1;
wire   [15:0] ap_reg_phiprechg_icmpChecksum_V_1_reg_261pp0_it0;
reg   [15:0] ap_reg_phiprechg_icmpChecksum_V_1_reg_261pp0_it1;
wire   [0:0] ap_reg_phiprechg_tmp_last_V_2_reg_270pp0_it0;
reg   [0:0] ap_reg_phiprechg_tmp_last_V_2_reg_270pp0_it1;
wire   [7:0] ap_reg_phiprechg_tmp_keep_V_2_reg_282pp0_it0;
reg   [7:0] ap_reg_phiprechg_tmp_keep_V_2_reg_282pp0_it1;
wire   [63:0] ap_reg_phiprechg_tmp_data_V_2_reg_294pp0_it0;
reg   [63:0] ap_reg_phiprechg_tmp_data_V_2_reg_294pp0_it1;
wire   [7:0] ap_reg_phiprechg_tmp_keep_V_5_reg_306pp0_it0;
reg   [7:0] ap_reg_phiprechg_tmp_keep_V_5_reg_306pp0_it1;
wire   [63:0] ap_reg_phiprechg_tmp_data_V_5_reg_318pp0_it0;
reg   [63:0] ap_reg_phiprechg_tmp_data_V_5_reg_318pp0_it1;
reg    dataStreams_V_data_V_00_update;
reg    dataStreams_V_data_V_10_update;
wire   [15:0] p_tmp_s_fu_429_p3;
wire   [0:0] not_tmp_s_fu_405_p2;
wire   [15:0] tmp_8_fu_423_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_62;
reg    ap_sig_bdd_55;
reg    ap_sig_bdd_191;
reg    ap_sig_bdd_84;
reg    ap_sig_bdd_87;
reg    ap_sig_bdd_99;
reg    ap_sig_bdd_96;
reg    ap_sig_bdd_430;
reg    ap_sig_bdd_81;
reg    ap_sig_bdd_435;
reg    ap_sig_bdd_123;
reg    ap_sig_bdd_133;
reg    ap_sig_bdd_142;
reg    ap_sig_bdd_444;
reg    ap_sig_bdd_578;
reg    ap_sig_bdd_60;
reg    ap_sig_bdd_47;
reg    ap_sig_bdd_582;
reg    ap_sig_bdd_51;
reg    ap_sig_bdd_61;
reg    ap_sig_bdd_588;
reg    ap_sig_bdd_587;
reg    ap_sig_bdd_98;
reg    ap_sig_bdd_92;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | ((((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_0 == outputStream_V_data_V_1_ack_in)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_sig_bdd_156 | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_181_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_193_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_486_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_205_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | ((((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_0 == outputStream_V_data_V_1_ack_in)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_sig_bdd_156 | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_181_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_193_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_486_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_205_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | ((((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_0 == outputStream_V_data_V_1_ack_in)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_sig_bdd_156 | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_181_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_193_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_486_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_205_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// outputStream_V_data_V_1_data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_outputStream_V_data_V_1_data_reg
    if (ap_rst == 1'b1) begin
        outputStream_V_data_V_1_data_reg <= ap_const_lv64_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2)) & (ap_const_logic_1 == outputStream_V_data_V_1_vld_in) & (ap_const_logic_0 == outputStream_V_data_V_1_vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2)) & (ap_const_logic_1 == outputStream_V_data_V_1_vld_in) & (ap_const_logic_1 == outputStream_V_data_V_1_vld_reg) & (ap_const_logic_1 == outputStream_V_data_V_1_ack_out)))) begin
            outputStream_V_data_V_1_data_reg <= outputStream_V_data_V_1_data_in;
        end
    end
end

/// outputStream_V_data_V_1_vld_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_outputStream_V_data_V_1_vld_reg
    if (ap_rst == 1'b1) begin
        outputStream_V_data_V_1_vld_reg <= ap_const_logic_0;
    end else begin
        if ((~(~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2)) & (ap_const_logic_1 == outputStream_V_data_V_1_vld_in) & (ap_const_logic_0 == outputStream_V_data_V_1_vld_reg))) begin
            outputStream_V_data_V_1_vld_reg <= ap_const_logic_1;
        end else if (((ap_const_logic_0 == outputStream_V_data_V_1_vld_in) & (ap_const_logic_1 == outputStream_V_data_V_1_vld_reg) & (ap_const_logic_1 == outputStream_V_data_V_1_ack_out))) begin
            outputStream_V_data_V_1_vld_reg <= ap_const_logic_0;
        end
    end
end

/// outputStream_V_keep_V_1_data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_outputStream_V_keep_V_1_data_reg
    if (ap_rst == 1'b1) begin
        outputStream_V_keep_V_1_data_reg <= ap_const_lv8_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2)) & (ap_const_logic_1 == outputStream_V_keep_V_1_vld_in) & (ap_const_logic_0 == outputStream_V_keep_V_1_vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2)) & (ap_const_logic_1 == outputStream_V_keep_V_1_vld_in) & (ap_const_logic_1 == outputStream_V_keep_V_1_vld_reg) & (ap_const_logic_1 == outputStream_V_keep_V_1_ack_out)))) begin
            outputStream_V_keep_V_1_data_reg <= outputStream_V_keep_V_1_data_in;
        end
    end
end

/// outputStream_V_keep_V_1_vld_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_outputStream_V_keep_V_1_vld_reg
    if (ap_rst == 1'b1) begin
        outputStream_V_keep_V_1_vld_reg <= ap_const_logic_0;
    end else begin
        if ((~(~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2)) & (ap_const_logic_1 == outputStream_V_keep_V_1_vld_in) & (ap_const_logic_0 == outputStream_V_keep_V_1_vld_reg))) begin
            outputStream_V_keep_V_1_vld_reg <= ap_const_logic_1;
        end else if (((ap_const_logic_0 == outputStream_V_keep_V_1_vld_in) & (ap_const_logic_1 == outputStream_V_keep_V_1_vld_reg) & (ap_const_logic_1 == outputStream_V_keep_V_1_ack_out))) begin
            outputStream_V_keep_V_1_vld_reg <= ap_const_logic_0;
        end
    end
end

/// outputStream_V_last_V_1_data_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_outputStream_V_last_V_1_data_reg
    if (ap_rst == 1'b1) begin
        outputStream_V_last_V_1_data_reg <= ap_const_lv1_0;
    end else begin
        if (((~(~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2)) & (ap_const_logic_1 == outputStream_V_last_V_1_vld_in) & (ap_const_logic_0 == outputStream_V_last_V_1_vld_reg)) | (~(~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2)) & (ap_const_logic_1 == outputStream_V_last_V_1_vld_in) & (ap_const_logic_1 == outputStream_V_last_V_1_vld_reg) & (ap_const_logic_1 == outputStream_V_last_V_1_ack_out)))) begin
            outputStream_V_last_V_1_data_reg <= outputStream_V_last_V_1_data_in;
        end
    end
end

/// outputStream_V_last_V_1_vld_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_outputStream_V_last_V_1_vld_reg
    if (ap_rst == 1'b1) begin
        outputStream_V_last_V_1_vld_reg <= ap_const_logic_0;
    end else begin
        if ((~(~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2)) & (ap_const_logic_1 == outputStream_V_last_V_1_vld_in) & (ap_const_logic_0 == outputStream_V_last_V_1_vld_reg))) begin
            outputStream_V_last_V_1_vld_reg <= ap_const_logic_1;
        end else if (((ap_const_logic_0 == outputStream_V_last_V_1_vld_in) & (ap_const_logic_1 == outputStream_V_last_V_1_vld_reg) & (ap_const_logic_1 == outputStream_V_last_V_1_ack_out))) begin
            outputStream_V_last_V_1_vld_reg <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_191) begin
        if (ap_sig_bdd_55) begin
            ap_reg_phiprechg_icmpChecksum_V_1_reg_261pp0_it1 <= checksumStreams_V_V_0_dout;
        end else if (ap_sig_bdd_62) begin
            ap_reg_phiprechg_icmpChecksum_V_1_reg_261pp0_it1 <= checksumStreams_V_V_1_dout;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_icmpChecksum_V_1_reg_261pp0_it1 <= ap_reg_phiprechg_icmpChecksum_V_1_reg_261pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_191) begin
        if (ap_sig_bdd_55) begin
            ap_reg_phiprechg_p_Val2_s_reg_252pp0_it1 <= dataStreams_V_data_V_0_dout;
        end else if (ap_sig_bdd_62) begin
            ap_reg_phiprechg_p_Val2_s_reg_252pp0_it1 <= dataStreams_V_data_V_1_dout;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_p_Val2_s_reg_252pp0_it1 <= ap_reg_phiprechg_p_Val2_s_reg_252pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_191) begin
        if (ap_sig_bdd_87) begin
            ap_reg_phiprechg_tmp_data_V_2_reg_294pp0_it1 <= dataStreams_V_data_V_0_dout;
        end else if (ap_sig_bdd_84) begin
            ap_reg_phiprechg_tmp_data_V_2_reg_294pp0_it1 <= dataStreams_V_data_V_1_dout;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_tmp_data_V_2_reg_294pp0_it1 <= ap_reg_phiprechg_tmp_data_V_2_reg_294pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_191) begin
        if (ap_sig_bdd_96) begin
            ap_reg_phiprechg_tmp_data_V_5_reg_318pp0_it1 <= dataStreams_V_data_V_0_dout;
        end else if (ap_sig_bdd_99) begin
            ap_reg_phiprechg_tmp_data_V_5_reg_318pp0_it1 <= dataStreams_V_data_V_1_dout;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_tmp_data_V_5_reg_318pp0_it1 <= ap_reg_phiprechg_tmp_data_V_5_reg_318pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_191) begin
        if (ap_sig_bdd_87) begin
            ap_reg_phiprechg_tmp_keep_V_2_reg_282pp0_it1 <= dataStreams_V_keep_V_0_dout;
        end else if (ap_sig_bdd_84) begin
            ap_reg_phiprechg_tmp_keep_V_2_reg_282pp0_it1 <= dataStreams_V_keep_V_1_dout;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_tmp_keep_V_2_reg_282pp0_it1 <= ap_reg_phiprechg_tmp_keep_V_2_reg_282pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_191) begin
        if (ap_sig_bdd_96) begin
            ap_reg_phiprechg_tmp_keep_V_5_reg_306pp0_it1 <= dataStreams_V_keep_V_0_dout;
        end else if (ap_sig_bdd_99) begin
            ap_reg_phiprechg_tmp_keep_V_5_reg_306pp0_it1 <= dataStreams_V_keep_V_1_dout;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_tmp_keep_V_5_reg_306pp0_it1 <= ap_reg_phiprechg_tmp_keep_V_5_reg_306pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_191) begin
        if (ap_sig_bdd_55) begin
            ap_reg_phiprechg_tmp_keep_V_8_reg_240pp0_it1 <= dataStreams_V_keep_V_0_dout;
        end else if (ap_sig_bdd_62) begin
            ap_reg_phiprechg_tmp_keep_V_8_reg_240pp0_it1 <= dataStreams_V_keep_V_1_dout;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_tmp_keep_V_8_reg_240pp0_it1 <= ap_reg_phiprechg_tmp_keep_V_8_reg_240pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_191) begin
        if (ap_sig_bdd_87) begin
            ap_reg_phiprechg_tmp_last_V_2_reg_270pp0_it1 <= dataStreams_V_last_V_0_dout;
        end else if (ap_sig_bdd_84) begin
            ap_reg_phiprechg_tmp_last_V_2_reg_270pp0_it1 <= dataStreams_V_last_V_1_dout;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_tmp_last_V_2_reg_270pp0_it1 <= ap_reg_phiprechg_tmp_last_V_2_reg_270pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_191) begin
        if (ap_sig_bdd_55) begin
            ap_reg_phiprechg_tmp_last_V_8_reg_228pp0_it1 <= dataStreams_V_last_V_0_dout;
        end else if (ap_sig_bdd_62) begin
            ap_reg_phiprechg_tmp_last_V_8_reg_228pp0_it1 <= dataStreams_V_last_V_1_dout;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_tmp_last_V_8_reg_228pp0_it1 <= ap_reg_phiprechg_tmp_last_V_8_reg_228pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_191) begin
        if (ap_sig_bdd_435) begin
            ic_wordCount_V <= p_tmp_s_fu_429_p3;
        end else if (ap_sig_bdd_81) begin
            ic_wordCount_V <= ap_const_lv16_1;
        end else if (ap_sig_bdd_430) begin
            ic_wordCount_V <= ap_const_lv16_3;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_191) begin
        if (ap_sig_bdd_47) begin
            tmp_4_reg_181 <= grp_nbreadreq_fu_96_p5;
        end else if (ap_sig_bdd_60) begin
            tmp_4_reg_181 <= grp_nbreadreq_fu_108_p5;
        end else if ((ap_true == ap_true)) begin
            tmp_4_reg_181 <= ap_reg_phiprechg_tmp_4_reg_181pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_191) begin
        if (ap_sig_bdd_61) begin
            tmp_5_reg_193 <= tmp_6_nbreadreq_fu_128_p3;
        end else if (ap_sig_bdd_51) begin
            tmp_5_reg_193 <= tmp_7_nbreadreq_fu_120_p3;
        end else if ((ap_true == ap_true)) begin
            tmp_5_reg_193 <= ap_reg_phiprechg_tmp_5_reg_193pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_191) begin
        if (ap_sig_bdd_96) begin
            tmp_last_V_5_reg_217 <= dataStreams_V_last_V_0_dout;
        end else if (ap_sig_bdd_99) begin
            tmp_last_V_5_reg_217 <= dataStreams_V_last_V_1_dout;
        end else if ((ap_true == ap_true)) begin
            tmp_last_V_5_reg_217 <= ap_reg_phiprechg_tmp_last_V_5_reg_217pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_191) begin
        if (ap_sig_bdd_92) begin
            tmp_reg_205 <= grp_nbreadreq_fu_96_p5;
        end else if (ap_sig_bdd_98) begin
            tmp_reg_205 <= grp_nbreadreq_fu_108_p5;
        end else if ((ap_true == ap_true)) begin
            tmp_reg_205 <= ap_reg_phiprechg_tmp_reg_205pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | ((((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_0 == outputStream_V_data_V_1_ack_in)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_sig_bdd_156 | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_181_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_193_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_486_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_205_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_ppstg_brmerge_reg_486_pp0_it1 <= brmerge_reg_486;
        ap_reg_ppstg_t_V_reg_456_pp0_it1 <= t_V_reg_456;
        ap_reg_ppstg_tmp_4_reg_181_pp0_it1 <= tmp_4_reg_181;
        ap_reg_ppstg_tmp_5_reg_193_pp0_it1 <= tmp_5_reg_193;
        ap_reg_ppstg_tmp_reg_205_pp0_it1 <= tmp_reg_205;
        t_V_reg_456 <= ic_wordCount_V;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ic_wordCount_V == ap_const_lv16_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | ((((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_0 == outputStream_V_data_V_1_ack_in)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_sig_bdd_156 | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_181_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_193_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_486_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_205_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        brmerge_reg_486 <= brmerge_fu_399_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ic_wordCount_V == ap_const_lv16_0) & ~(ap_const_lv1_0 == brmerge_fu_399_p2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | ((((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_0 == outputStream_V_data_V_1_ack_in)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_sig_bdd_156 | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_181_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_193_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_486_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_205_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        streamSource_V_1 <= not_tmp_s_fu_405_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_111 or t_V_reg_456 or tmp_4_reg_181 or tmp_5_reg_193 or outputStream_V_data_V_1_ack_in or brmerge_reg_486 or tmp_reg_205 or ap_sig_bdd_156 or ap_reg_ppstg_t_V_reg_456_pp0_it1 or ap_reg_ppstg_tmp_4_reg_181_pp0_it1 or ap_reg_ppstg_tmp_5_reg_193_pp0_it1 or ap_reg_ppstg_brmerge_reg_486_pp0_it1 or ap_reg_ppstg_tmp_reg_205_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | ((((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_0 == outputStream_V_data_V_1_ack_in)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_sig_bdd_156 | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_181_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_193_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_486_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_205_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_111 or t_V_reg_456 or tmp_4_reg_181 or tmp_5_reg_193 or outputStream_V_data_V_1_ack_in or brmerge_reg_486 or tmp_reg_205 or ap_sig_bdd_156 or ap_reg_ppstg_t_V_reg_456_pp0_it1 or ap_reg_ppstg_tmp_4_reg_181_pp0_it1 or ap_reg_ppstg_tmp_5_reg_193_pp0_it1 or ap_reg_ppstg_brmerge_reg_486_pp0_it1 or ap_reg_ppstg_tmp_reg_205_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | ((((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_0 == outputStream_V_data_V_1_ack_in)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_sig_bdd_156 | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_181_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_193_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_486_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_205_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// checksumStreams_V_V_0_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or tmp_4_phi_fu_184_p4 or tmp_5_phi_fu_196_p4 or ap_sig_bdd_111 or t_V_reg_456 or tmp_4_reg_181 or tmp_5_reg_193 or outputStream_V_data_V_1_ack_in or brmerge_reg_486 or tmp_reg_205 or ap_sig_bdd_156 or ap_reg_ppstg_t_V_reg_456_pp0_it1 or ap_reg_ppstg_tmp_4_reg_181_pp0_it1 or ap_reg_ppstg_tmp_5_reg_193_pp0_it1 or ap_reg_ppstg_brmerge_reg_486_pp0_it1 or ap_reg_ppstg_tmp_reg_205_pp0_it1 or ic_wordCount_V or streamSource_V_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ic_wordCount_V == ap_const_lv16_2) & (streamSource_V_1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_4_phi_fu_184_p4) & ~(ap_const_lv1_0 == tmp_5_phi_fu_196_p4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | ((((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_0 == outputStream_V_data_V_1_ack_in)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_sig_bdd_156 | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_181_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_193_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_486_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_205_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        checksumStreams_V_V_0_read = ap_const_logic_1;
    end else begin
        checksumStreams_V_V_0_read = ap_const_logic_0;
    end
end

/// checksumStreams_V_V_1_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or tmp_4_phi_fu_184_p4 or tmp_5_phi_fu_196_p4 or ap_sig_bdd_111 or t_V_reg_456 or tmp_4_reg_181 or tmp_5_reg_193 or outputStream_V_data_V_1_ack_in or brmerge_reg_486 or tmp_reg_205 or ap_sig_bdd_156 or ap_reg_ppstg_t_V_reg_456_pp0_it1 or ap_reg_ppstg_tmp_4_reg_181_pp0_it1 or ap_reg_ppstg_tmp_5_reg_193_pp0_it1 or ap_reg_ppstg_brmerge_reg_486_pp0_it1 or ap_reg_ppstg_tmp_reg_205_pp0_it1 or ic_wordCount_V or streamSource_V_1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ic_wordCount_V == ap_const_lv16_2) & ~(ap_const_lv1_0 == tmp_4_phi_fu_184_p4) & ~(ap_const_lv1_0 == tmp_5_phi_fu_196_p4) & ~(streamSource_V_1 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | ((((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_0 == outputStream_V_data_V_1_ack_in)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_sig_bdd_156 | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_181_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_193_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_486_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_205_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        checksumStreams_V_V_1_read = ap_const_logic_1;
    end else begin
        checksumStreams_V_V_1_read = ap_const_logic_0;
    end
end

/// dataStreams_V_data_V_00_update assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or tmp_4_phi_fu_184_p4 or tmp_5_phi_fu_196_p4 or brmerge_fu_399_p2 or grp_nbreadreq_fu_96_p5 or tmp_phi_fu_208_p4 or ap_sig_bdd_111 or t_V_reg_456 or tmp_4_reg_181 or tmp_5_reg_193 or outputStream_V_data_V_1_ack_in or brmerge_reg_486 or tmp_reg_205 or ap_sig_bdd_156 or ap_reg_ppstg_t_V_reg_456_pp0_it1 or ap_reg_ppstg_tmp_4_reg_181_pp0_it1 or ap_reg_ppstg_tmp_5_reg_193_pp0_it1 or ap_reg_ppstg_brmerge_reg_486_pp0_it1 or ap_reg_ppstg_tmp_reg_205_pp0_it1 or ic_wordCount_V or streamSource_V_1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (streamSource_V_1 == ap_const_lv1_0) & ~(ic_wordCount_V == ap_const_lv16_2) & ~(ic_wordCount_V == ap_const_lv16_0) & ~(ap_const_lv1_0 == tmp_phi_fu_208_p4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | ((((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_0 == outputStream_V_data_V_1_ack_in)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_sig_bdd_156 | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_181_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_193_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_486_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_205_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ic_wordCount_V == ap_const_lv16_2) & (streamSource_V_1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_4_phi_fu_184_p4) & ~(ap_const_lv1_0 == tmp_5_phi_fu_196_p4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | ((((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_0 == outputStream_V_data_V_1_ack_in)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_sig_bdd_156 | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_181_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_193_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_486_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_205_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ic_wordCount_V == ap_const_lv16_0) & ~(ap_const_lv1_0 == brmerge_fu_399_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_96_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | ((((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_0 == outputStream_V_data_V_1_ack_in)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_sig_bdd_156 | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_181_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_193_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_486_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_205_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        dataStreams_V_data_V_00_update = ap_const_logic_1;
    end else begin
        dataStreams_V_data_V_00_update = ap_const_logic_0;
    end
end

/// dataStreams_V_data_V_10_update assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or tmp_4_phi_fu_184_p4 or tmp_5_phi_fu_196_p4 or brmerge_fu_399_p2 or grp_nbreadreq_fu_96_p5 or tmp_phi_fu_208_p4 or ap_sig_bdd_111 or t_V_reg_456 or tmp_4_reg_181 or tmp_5_reg_193 or outputStream_V_data_V_1_ack_in or brmerge_reg_486 or tmp_reg_205 or ap_sig_bdd_156 or ap_reg_ppstg_t_V_reg_456_pp0_it1 or ap_reg_ppstg_tmp_4_reg_181_pp0_it1 or ap_reg_ppstg_tmp_5_reg_193_pp0_it1 or ap_reg_ppstg_brmerge_reg_486_pp0_it1 or ap_reg_ppstg_tmp_reg_205_pp0_it1 or ic_wordCount_V or streamSource_V_1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(streamSource_V_1 == ap_const_lv1_0) & ~(ic_wordCount_V == ap_const_lv16_2) & ~(ic_wordCount_V == ap_const_lv16_0) & ~(ap_const_lv1_0 == tmp_phi_fu_208_p4) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | ((((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_0 == outputStream_V_data_V_1_ack_in)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_sig_bdd_156 | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_181_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_193_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_486_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_205_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ic_wordCount_V == ap_const_lv16_2) & ~(ap_const_lv1_0 == tmp_4_phi_fu_184_p4) & ~(ap_const_lv1_0 == tmp_5_phi_fu_196_p4) & ~(streamSource_V_1 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | ((((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_0 == outputStream_V_data_V_1_ack_in)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_sig_bdd_156 | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_181_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_193_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_486_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_205_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ic_wordCount_V == ap_const_lv16_0) & ~(ap_const_lv1_0 == brmerge_fu_399_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_96_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | ((((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_0 == outputStream_V_data_V_1_ack_in)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_sig_bdd_156 | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_181_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_193_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_486_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_205_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        dataStreams_V_data_V_10_update = ap_const_logic_1;
    end else begin
        dataStreams_V_data_V_10_update = ap_const_logic_0;
    end
end

/// outputStream_V_data_V_1_ack_in assign process. ///
always @ (outputStream_V_data_V_1_vld_reg or outputStream_V_data_V_1_ack_out)
begin
    if (((ap_const_logic_0 == outputStream_V_data_V_1_vld_reg) | ((ap_const_logic_1 == outputStream_V_data_V_1_vld_reg) & (ap_const_logic_1 == outputStream_V_data_V_1_ack_out)))) begin
        outputStream_V_data_V_1_ack_in = ap_const_logic_1;
    end else begin
        outputStream_V_data_V_1_ack_in = ap_const_logic_0;
    end
end

/// outputStream_V_data_V_1_data_in assign process. ///
always @ (p_Result_s_fu_443_p5 or ap_reg_phiprechg_tmp_data_V_2_reg_294pp0_it1 or ap_reg_phiprechg_tmp_data_V_5_reg_318pp0_it1 or ap_sig_bdd_123 or ap_sig_bdd_133 or ap_sig_bdd_142 or ap_sig_bdd_444)
begin
    if (ap_sig_bdd_444) begin
        if (ap_sig_bdd_142) begin
            outputStream_V_data_V_1_data_in = ap_reg_phiprechg_tmp_data_V_5_reg_318pp0_it1;
        end else if (ap_sig_bdd_133) begin
            outputStream_V_data_V_1_data_in = ap_reg_phiprechg_tmp_data_V_2_reg_294pp0_it1;
        end else if (ap_sig_bdd_123) begin
            outputStream_V_data_V_1_data_in = p_Result_s_fu_443_p5;
        end else begin
            outputStream_V_data_V_1_data_in = 'bx;
        end
    end else begin
        outputStream_V_data_V_1_data_in = 'bx;
    end
end

/// outputStream_V_data_V_1_vld_in assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_111 or t_V_reg_456 or tmp_4_reg_181 or tmp_5_reg_193 or outputStream_V_data_V_1_ack_in or brmerge_reg_486 or tmp_reg_205 or ap_sig_bdd_156 or ap_reg_ppstg_t_V_reg_456_pp0_it1 or ap_reg_ppstg_tmp_4_reg_181_pp0_it1 or ap_reg_ppstg_tmp_5_reg_193_pp0_it1 or ap_reg_ppstg_brmerge_reg_486_pp0_it1 or ap_reg_ppstg_tmp_reg_205_pp0_it1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | ((((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_0 == outputStream_V_data_V_1_ack_in)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_sig_bdd_156 | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_181_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_193_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_486_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_205_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | ((((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_0 == outputStream_V_data_V_1_ack_in)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_sig_bdd_156 | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_181_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_193_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_486_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_205_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | ((((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_0 == outputStream_V_data_V_1_ack_in)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_sig_bdd_156 | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_181_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_193_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_486_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_205_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        outputStream_V_data_V_1_vld_in = ap_const_logic_1;
    end else begin
        outputStream_V_data_V_1_vld_in = ap_const_logic_0;
    end
end

/// outputStream_V_keep_V_1_ack_in assign process. ///
always @ (outputStream_V_keep_V_1_vld_reg or outputStream_V_keep_V_1_ack_out)
begin
    if (((ap_const_logic_0 == outputStream_V_keep_V_1_vld_reg) | ((ap_const_logic_1 == outputStream_V_keep_V_1_vld_reg) & (ap_const_logic_1 == outputStream_V_keep_V_1_ack_out)))) begin
        outputStream_V_keep_V_1_ack_in = ap_const_logic_1;
    end else begin
        outputStream_V_keep_V_1_ack_in = ap_const_logic_0;
    end
end

/// outputStream_V_keep_V_1_data_in assign process. ///
always @ (ap_reg_phiprechg_tmp_keep_V_8_reg_240pp0_it1 or ap_reg_phiprechg_tmp_keep_V_2_reg_282pp0_it1 or ap_reg_phiprechg_tmp_keep_V_5_reg_306pp0_it1 or ap_sig_bdd_123 or ap_sig_bdd_133 or ap_sig_bdd_142 or ap_sig_bdd_444)
begin
    if (ap_sig_bdd_444) begin
        if (ap_sig_bdd_142) begin
            outputStream_V_keep_V_1_data_in = ap_reg_phiprechg_tmp_keep_V_5_reg_306pp0_it1;
        end else if (ap_sig_bdd_133) begin
            outputStream_V_keep_V_1_data_in = ap_reg_phiprechg_tmp_keep_V_2_reg_282pp0_it1;
        end else if (ap_sig_bdd_123) begin
            outputStream_V_keep_V_1_data_in = ap_reg_phiprechg_tmp_keep_V_8_reg_240pp0_it1;
        end else begin
            outputStream_V_keep_V_1_data_in = 'bx;
        end
    end else begin
        outputStream_V_keep_V_1_data_in = 'bx;
    end
end

/// outputStream_V_keep_V_1_vld_in assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_111 or t_V_reg_456 or tmp_4_reg_181 or tmp_5_reg_193 or outputStream_V_data_V_1_ack_in or brmerge_reg_486 or tmp_reg_205 or ap_sig_bdd_156 or ap_reg_ppstg_t_V_reg_456_pp0_it1 or ap_reg_ppstg_tmp_4_reg_181_pp0_it1 or ap_reg_ppstg_tmp_5_reg_193_pp0_it1 or ap_reg_ppstg_brmerge_reg_486_pp0_it1 or ap_reg_ppstg_tmp_reg_205_pp0_it1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | ((((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_0 == outputStream_V_data_V_1_ack_in)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_sig_bdd_156 | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_181_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_193_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_486_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_205_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | ((((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_0 == outputStream_V_data_V_1_ack_in)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_sig_bdd_156 | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_181_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_193_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_486_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_205_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | ((((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_0 == outputStream_V_data_V_1_ack_in)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_sig_bdd_156 | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_181_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_193_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_486_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_205_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        outputStream_V_keep_V_1_vld_in = ap_const_logic_1;
    end else begin
        outputStream_V_keep_V_1_vld_in = ap_const_logic_0;
    end
end

/// outputStream_V_last_V_1_ack_in assign process. ///
always @ (outputStream_V_last_V_1_vld_reg or outputStream_V_last_V_1_ack_out)
begin
    if (((ap_const_logic_0 == outputStream_V_last_V_1_vld_reg) | ((ap_const_logic_1 == outputStream_V_last_V_1_vld_reg) & (ap_const_logic_1 == outputStream_V_last_V_1_ack_out)))) begin
        outputStream_V_last_V_1_ack_in = ap_const_logic_1;
    end else begin
        outputStream_V_last_V_1_ack_in = ap_const_logic_0;
    end
end

/// outputStream_V_last_V_1_data_in assign process. ///
always @ (tmp_last_V_5_reg_217 or ap_reg_phiprechg_tmp_last_V_8_reg_228pp0_it1 or ap_reg_phiprechg_tmp_last_V_2_reg_270pp0_it1 or ap_sig_bdd_123 or ap_sig_bdd_133 or ap_sig_bdd_142 or ap_sig_bdd_444)
begin
    if (ap_sig_bdd_444) begin
        if (ap_sig_bdd_142) begin
            outputStream_V_last_V_1_data_in = tmp_last_V_5_reg_217;
        end else if (ap_sig_bdd_133) begin
            outputStream_V_last_V_1_data_in = ap_reg_phiprechg_tmp_last_V_2_reg_270pp0_it1;
        end else if (ap_sig_bdd_123) begin
            outputStream_V_last_V_1_data_in = ap_reg_phiprechg_tmp_last_V_8_reg_228pp0_it1;
        end else begin
            outputStream_V_last_V_1_data_in = 'bx;
        end
    end else begin
        outputStream_V_last_V_1_data_in = 'bx;
    end
end

/// outputStream_V_last_V_1_vld_in assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_111 or t_V_reg_456 or tmp_4_reg_181 or tmp_5_reg_193 or outputStream_V_data_V_1_ack_in or brmerge_reg_486 or tmp_reg_205 or ap_sig_bdd_156 or ap_reg_ppstg_t_V_reg_456_pp0_it1 or ap_reg_ppstg_tmp_4_reg_181_pp0_it1 or ap_reg_ppstg_tmp_5_reg_193_pp0_it1 or ap_reg_ppstg_brmerge_reg_486_pp0_it1 or ap_reg_ppstg_tmp_reg_205_pp0_it1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | ((((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_0 == outputStream_V_data_V_1_ack_in)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_sig_bdd_156 | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_181_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_193_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_486_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_205_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | ((((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_0 == outputStream_V_data_V_1_ack_in)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_sig_bdd_156 | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_181_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_193_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_486_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_205_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | ((((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_0 == outputStream_V_data_V_1_ack_in)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_sig_bdd_156 | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_181_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_193_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_486_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_205_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        outputStream_V_last_V_1_vld_in = ap_const_logic_1;
    end else begin
        outputStream_V_last_V_1_vld_in = ap_const_logic_0;
    end
end

/// tmp_4_phi_fu_184_p4 assign process. ///
always @ (grp_nbreadreq_fu_96_p5 or streamSource_V_1 or grp_nbreadreq_fu_108_p5 or ap_reg_phiprechg_tmp_4_reg_181pp0_it0 or ap_sig_bdd_578)
begin
    if (ap_sig_bdd_578) begin
        if ((streamSource_V_1 == ap_const_lv1_0)) begin
            tmp_4_phi_fu_184_p4 = grp_nbreadreq_fu_96_p5;
        end else if (~(streamSource_V_1 == ap_const_lv1_0)) begin
            tmp_4_phi_fu_184_p4 = grp_nbreadreq_fu_108_p5;
        end else begin
            tmp_4_phi_fu_184_p4 = ap_reg_phiprechg_tmp_4_reg_181pp0_it0;
        end
    end else begin
        tmp_4_phi_fu_184_p4 = ap_reg_phiprechg_tmp_4_reg_181pp0_it0;
    end
end

/// tmp_5_phi_fu_196_p4 assign process. ///
always @ (checksumStreams_V_V_0_empty_n or checksumStreams_V_V_1_empty_n or streamSource_V_1 or ap_reg_phiprechg_tmp_5_reg_193pp0_it0 or ap_sig_bdd_582)
begin
    if (ap_sig_bdd_582) begin
        if (~(streamSource_V_1 == ap_const_lv1_0)) begin
            tmp_5_phi_fu_196_p4 = checksumStreams_V_V_1_empty_n;
        end else if ((streamSource_V_1 == ap_const_lv1_0)) begin
            tmp_5_phi_fu_196_p4 = checksumStreams_V_V_0_empty_n;
        end else begin
            tmp_5_phi_fu_196_p4 = ap_reg_phiprechg_tmp_5_reg_193pp0_it0;
        end
    end else begin
        tmp_5_phi_fu_196_p4 = ap_reg_phiprechg_tmp_5_reg_193pp0_it0;
    end
end

/// tmp_last_V_5_phi_fu_221_p4 assign process. ///
always @ (streamSource_V_1 or dataStreams_V_last_V_0_dout or dataStreams_V_last_V_1_dout or ap_reg_phiprechg_tmp_last_V_5_reg_217pp0_it0 or ap_sig_bdd_588)
begin
    if (ap_sig_bdd_588) begin
        if ((streamSource_V_1 == ap_const_lv1_0)) begin
            tmp_last_V_5_phi_fu_221_p4 = dataStreams_V_last_V_0_dout;
        end else if (~(streamSource_V_1 == ap_const_lv1_0)) begin
            tmp_last_V_5_phi_fu_221_p4 = dataStreams_V_last_V_1_dout;
        end else begin
            tmp_last_V_5_phi_fu_221_p4 = ap_reg_phiprechg_tmp_last_V_5_reg_217pp0_it0;
        end
    end else begin
        tmp_last_V_5_phi_fu_221_p4 = ap_reg_phiprechg_tmp_last_V_5_reg_217pp0_it0;
    end
end

/// tmp_phi_fu_208_p4 assign process. ///
always @ (grp_nbreadreq_fu_96_p5 or streamSource_V_1 or grp_nbreadreq_fu_108_p5 or ap_reg_phiprechg_tmp_reg_205pp0_it0 or ap_sig_bdd_587)
begin
    if (ap_sig_bdd_587) begin
        if ((streamSource_V_1 == ap_const_lv1_0)) begin
            tmp_phi_fu_208_p4 = grp_nbreadreq_fu_96_p5;
        end else if (~(streamSource_V_1 == ap_const_lv1_0)) begin
            tmp_phi_fu_208_p4 = grp_nbreadreq_fu_108_p5;
        end else begin
            tmp_phi_fu_208_p4 = ap_reg_phiprechg_tmp_reg_205pp0_it0;
        end
    end else begin
        tmp_phi_fu_208_p4 = ap_reg_phiprechg_tmp_reg_205pp0_it0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_111 or t_V_reg_456 or tmp_4_reg_181 or tmp_5_reg_193 or outputStream_V_data_V_1_ack_in or brmerge_reg_486 or tmp_reg_205 or ap_sig_bdd_156 or ap_reg_ppstg_t_V_reg_456_pp0_it1 or ap_reg_ppstg_tmp_4_reg_181_pp0_it1 or ap_reg_ppstg_tmp_5_reg_193_pp0_it1 or ap_reg_ppstg_brmerge_reg_486_pp0_it1 or ap_reg_ppstg_tmp_reg_205_pp0_it1 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_icmpChecksum_V_1_reg_261pp0_it0 = 'bx;
assign ap_reg_phiprechg_p_Val2_s_reg_252pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_4_reg_181pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_5_reg_193pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_data_V_2_reg_294pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_data_V_5_reg_318pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_keep_V_2_reg_282pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_keep_V_5_reg_306pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_keep_V_8_reg_240pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_last_V_2_reg_270pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_last_V_5_reg_217pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_last_V_8_reg_228pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_reg_205pp0_it0 = 'bx;
assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_111 assign process. ///
always @ (ap_start or ap_done_reg or dataStreams_V_data_V_00_status or tmp_4_phi_fu_184_p4 or tmp_5_phi_fu_196_p4 or dataStreams_V_data_V_10_status or checksumStreams_V_V_0_empty_n or checksumStreams_V_V_1_empty_n or brmerge_fu_399_p2 or grp_nbreadreq_fu_96_p5 or tmp_phi_fu_208_p4 or ic_wordCount_V or streamSource_V_1)
begin
    ap_sig_bdd_111 = (((dataStreams_V_data_V_00_status == ap_const_logic_0) & (ic_wordCount_V == ap_const_lv16_2) & (streamSource_V_1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_4_phi_fu_184_p4) & ~(ap_const_lv1_0 == tmp_5_phi_fu_196_p4)) | ((ic_wordCount_V == ap_const_lv16_2) & ~(ap_const_lv1_0 == tmp_4_phi_fu_184_p4) & ~(ap_const_lv1_0 == tmp_5_phi_fu_196_p4) & (dataStreams_V_data_V_10_status == ap_const_logic_0) & ~(streamSource_V_1 == ap_const_lv1_0)) | ((ic_wordCount_V == ap_const_lv16_2) & (streamSource_V_1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_4_phi_fu_184_p4) & ~(ap_const_lv1_0 == tmp_5_phi_fu_196_p4) & (checksumStreams_V_V_0_empty_n == ap_const_logic_0)) | ((ic_wordCount_V == ap_const_lv16_2) & ~(ap_const_lv1_0 == tmp_4_phi_fu_184_p4) & ~(ap_const_lv1_0 == tmp_5_phi_fu_196_p4) & ~(streamSource_V_1 == ap_const_lv1_0) & (checksumStreams_V_V_1_empty_n == ap_const_logic_0)) | ((dataStreams_V_data_V_10_status == ap_const_logic_0) & (ic_wordCount_V == ap_const_lv16_0) & ~(ap_const_lv1_0 == brmerge_fu_399_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_96_p5)) | ((dataStreams_V_data_V_00_status == ap_const_logic_0) & (ic_wordCount_V == ap_const_lv16_0) & ~(ap_const_lv1_0 == brmerge_fu_399_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_96_p5)) | ((dataStreams_V_data_V_00_status == ap_const_logic_0) & (streamSource_V_1 == ap_const_lv1_0) & ~(ic_wordCount_V == ap_const_lv16_2) & ~(ic_wordCount_V == ap_const_lv16_0) & ~(ap_const_lv1_0 == tmp_phi_fu_208_p4)) | ((dataStreams_V_data_V_10_status == ap_const_logic_0) & ~(streamSource_V_1 == ap_const_lv1_0) & ~(ic_wordCount_V == ap_const_lv16_2) & ~(ic_wordCount_V == ap_const_lv16_0) & ~(ap_const_lv1_0 == tmp_phi_fu_208_p4)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_123 assign process. ///
always @ (t_V_reg_456 or tmp_4_reg_181 or tmp_5_reg_193)
begin
    ap_sig_bdd_123 = ((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193));
end

/// ap_sig_bdd_133 assign process. ///
always @ (t_V_reg_456 or brmerge_reg_486)
begin
    ap_sig_bdd_133 = ((ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486));
end

/// ap_sig_bdd_142 assign process. ///
always @ (t_V_reg_456 or tmp_reg_205)
begin
    ap_sig_bdd_142 = (~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205));
end

/// ap_sig_bdd_156 assign process. ///
always @ (outputStream_V_data_V_1_ack_in or outputStream_V_keep_V_1_ack_in or outputStream_V_last_V_1_ack_in)
begin
    ap_sig_bdd_156 = ((outputStream_V_data_V_1_ack_in == ap_const_logic_0) | (outputStream_V_keep_V_1_ack_in == ap_const_logic_0) | (outputStream_V_last_V_1_ack_in == ap_const_logic_0));
end

/// ap_sig_bdd_191 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_111 or t_V_reg_456 or tmp_4_reg_181 or tmp_5_reg_193 or outputStream_V_data_V_1_ack_in or brmerge_reg_486 or tmp_reg_205 or ap_sig_bdd_156 or ap_reg_ppstg_t_V_reg_456_pp0_it1 or ap_reg_ppstg_tmp_4_reg_181_pp0_it1 or ap_reg_ppstg_tmp_5_reg_193_pp0_it1 or ap_reg_ppstg_brmerge_reg_486_pp0_it1 or ap_reg_ppstg_tmp_reg_205_pp0_it1)
begin
    ap_sig_bdd_191 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | ((((ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_4_reg_181) & ~(ap_const_lv1_0 == tmp_5_reg_193) & (ap_const_logic_0 == outputStream_V_data_V_1_ack_in)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == brmerge_reg_486)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == t_V_reg_456) & ~(ap_const_lv16_0 == t_V_reg_456) & ~(ap_const_lv1_0 == tmp_reg_205))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | ((ap_sig_bdd_156 | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_4_reg_181_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_5_reg_193_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & (ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_486_pp0_it1)) | ((ap_const_logic_0 == outputStream_V_data_V_1_ack_in) & ~(ap_const_lv16_2 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv16_0 == ap_reg_ppstg_t_V_reg_456_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_reg_205_pp0_it1))) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_430 assign process. ///
always @ (tmp_4_phi_fu_184_p4 or tmp_5_phi_fu_196_p4 or ic_wordCount_V)
begin
    ap_sig_bdd_430 = ((ic_wordCount_V == ap_const_lv16_2) & ~(ap_const_lv1_0 == tmp_4_phi_fu_184_p4) & ~(ap_const_lv1_0 == tmp_5_phi_fu_196_p4));
end

/// ap_sig_bdd_435 assign process. ///
always @ (tmp_phi_fu_208_p4 or ic_wordCount_V)
begin
    ap_sig_bdd_435 = (~(ic_wordCount_V == ap_const_lv16_2) & ~(ic_wordCount_V == ap_const_lv16_0) & ~(ap_const_lv1_0 == tmp_phi_fu_208_p4));
end

/// ap_sig_bdd_444 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_111 or ap_sig_bdd_156)
begin
    ap_sig_bdd_444 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_111) | (ap_sig_bdd_156 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))));
end

/// ap_sig_bdd_47 assign process. ///
always @ (ic_wordCount_V or streamSource_V_1)
begin
    ap_sig_bdd_47 = ((ic_wordCount_V == ap_const_lv16_2) & (streamSource_V_1 == ap_const_lv1_0));
end

/// ap_sig_bdd_51 assign process. ///
always @ (tmp_4_phi_fu_184_p4 or ic_wordCount_V or streamSource_V_1)
begin
    ap_sig_bdd_51 = ((ic_wordCount_V == ap_const_lv16_2) & (streamSource_V_1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_4_phi_fu_184_p4));
end

/// ap_sig_bdd_55 assign process. ///
always @ (tmp_4_phi_fu_184_p4 or tmp_5_phi_fu_196_p4 or ic_wordCount_V or streamSource_V_1)
begin
    ap_sig_bdd_55 = ((ic_wordCount_V == ap_const_lv16_2) & (streamSource_V_1 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_4_phi_fu_184_p4) & ~(ap_const_lv1_0 == tmp_5_phi_fu_196_p4));
end

/// ap_sig_bdd_578 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ic_wordCount_V)
begin
    ap_sig_bdd_578 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ic_wordCount_V == ap_const_lv16_2));
end

/// ap_sig_bdd_582 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or tmp_4_phi_fu_184_p4 or ic_wordCount_V)
begin
    ap_sig_bdd_582 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ic_wordCount_V == ap_const_lv16_2) & ~(ap_const_lv1_0 == tmp_4_phi_fu_184_p4));
end

/// ap_sig_bdd_587 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ic_wordCount_V)
begin
    ap_sig_bdd_587 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ic_wordCount_V == ap_const_lv16_2) & ~(ic_wordCount_V == ap_const_lv16_0));
end

/// ap_sig_bdd_588 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or tmp_phi_fu_208_p4 or ic_wordCount_V)
begin
    ap_sig_bdd_588 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ic_wordCount_V == ap_const_lv16_2) & ~(ic_wordCount_V == ap_const_lv16_0) & ~(ap_const_lv1_0 == tmp_phi_fu_208_p4));
end

/// ap_sig_bdd_60 assign process. ///
always @ (ic_wordCount_V or streamSource_V_1)
begin
    ap_sig_bdd_60 = ((ic_wordCount_V == ap_const_lv16_2) & ~(streamSource_V_1 == ap_const_lv1_0));
end

/// ap_sig_bdd_61 assign process. ///
always @ (tmp_4_phi_fu_184_p4 or ic_wordCount_V or streamSource_V_1)
begin
    ap_sig_bdd_61 = ((ic_wordCount_V == ap_const_lv16_2) & ~(ap_const_lv1_0 == tmp_4_phi_fu_184_p4) & ~(streamSource_V_1 == ap_const_lv1_0));
end

/// ap_sig_bdd_62 assign process. ///
always @ (tmp_4_phi_fu_184_p4 or tmp_5_phi_fu_196_p4 or ic_wordCount_V or streamSource_V_1)
begin
    ap_sig_bdd_62 = ((ic_wordCount_V == ap_const_lv16_2) & ~(ap_const_lv1_0 == tmp_4_phi_fu_184_p4) & ~(ap_const_lv1_0 == tmp_5_phi_fu_196_p4) & ~(streamSource_V_1 == ap_const_lv1_0));
end

/// ap_sig_bdd_81 assign process. ///
always @ (brmerge_fu_399_p2 or ic_wordCount_V)
begin
    ap_sig_bdd_81 = ((ic_wordCount_V == ap_const_lv16_0) & ~(ap_const_lv1_0 == brmerge_fu_399_p2));
end

/// ap_sig_bdd_84 assign process. ///
always @ (brmerge_fu_399_p2 or grp_nbreadreq_fu_96_p5 or ic_wordCount_V)
begin
    ap_sig_bdd_84 = ((ic_wordCount_V == ap_const_lv16_0) & ~(ap_const_lv1_0 == brmerge_fu_399_p2) & (ap_const_lv1_0 == grp_nbreadreq_fu_96_p5));
end

/// ap_sig_bdd_87 assign process. ///
always @ (brmerge_fu_399_p2 or grp_nbreadreq_fu_96_p5 or ic_wordCount_V)
begin
    ap_sig_bdd_87 = ((ic_wordCount_V == ap_const_lv16_0) & ~(ap_const_lv1_0 == brmerge_fu_399_p2) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_96_p5));
end

/// ap_sig_bdd_92 assign process. ///
always @ (ic_wordCount_V or streamSource_V_1)
begin
    ap_sig_bdd_92 = ((streamSource_V_1 == ap_const_lv1_0) & ~(ic_wordCount_V == ap_const_lv16_2) & ~(ic_wordCount_V == ap_const_lv16_0));
end

/// ap_sig_bdd_96 assign process. ///
always @ (tmp_phi_fu_208_p4 or ic_wordCount_V or streamSource_V_1)
begin
    ap_sig_bdd_96 = ((streamSource_V_1 == ap_const_lv1_0) & ~(ic_wordCount_V == ap_const_lv16_2) & ~(ic_wordCount_V == ap_const_lv16_0) & ~(ap_const_lv1_0 == tmp_phi_fu_208_p4));
end

/// ap_sig_bdd_98 assign process. ///
always @ (ic_wordCount_V or streamSource_V_1)
begin
    ap_sig_bdd_98 = (~(streamSource_V_1 == ap_const_lv1_0) & ~(ic_wordCount_V == ap_const_lv16_2) & ~(ic_wordCount_V == ap_const_lv16_0));
end

/// ap_sig_bdd_99 assign process. ///
always @ (tmp_phi_fu_208_p4 or ic_wordCount_V or streamSource_V_1)
begin
    ap_sig_bdd_99 = (~(streamSource_V_1 == ap_const_lv1_0) & ~(ic_wordCount_V == ap_const_lv16_2) & ~(ic_wordCount_V == ap_const_lv16_0) & ~(ap_const_lv1_0 == tmp_phi_fu_208_p4));
end
assign brmerge_fu_399_p2 = (grp_nbreadreq_fu_96_p5 | grp_nbreadreq_fu_108_p5);
assign dataOut_TDATA = outputStream_V_data_V_1_data_reg;
assign dataOut_TKEEP = outputStream_V_keep_V_1_data_reg;
assign dataOut_TLAST = outputStream_V_last_V_1_data_reg;
assign dataOut_TVALID = outputStream_V_last_V_1_vld_reg;
assign dataStreams_V_data_V_00_status = (dataStreams_V_data_V_0_empty_n & dataStreams_V_keep_V_0_empty_n & dataStreams_V_last_V_0_empty_n);
assign dataStreams_V_data_V_0_read = dataStreams_V_data_V_00_update;
assign dataStreams_V_data_V_10_status = (dataStreams_V_data_V_1_empty_n & dataStreams_V_keep_V_1_empty_n & dataStreams_V_last_V_1_empty_n);
assign dataStreams_V_data_V_1_read = dataStreams_V_data_V_10_update;
assign dataStreams_V_keep_V_0_read = dataStreams_V_data_V_00_update;
assign dataStreams_V_keep_V_1_read = dataStreams_V_data_V_10_update;
assign dataStreams_V_last_V_0_read = dataStreams_V_data_V_00_update;
assign dataStreams_V_last_V_1_read = dataStreams_V_data_V_10_update;
assign grp_nbreadreq_fu_108_p5 = (dataStreams_V_data_V_1_empty_n & dataStreams_V_keep_V_1_empty_n & dataStreams_V_last_V_1_empty_n);
assign grp_nbreadreq_fu_96_p5 = (dataStreams_V_data_V_0_empty_n & dataStreams_V_keep_V_0_empty_n & dataStreams_V_last_V_0_empty_n);
assign not_tmp_s_fu_405_p2 = (grp_nbreadreq_fu_96_p5 ^ ap_const_lv1_1);
assign outputStream_V_data_V_1_ack_out = dataOut_TREADY;
assign outputStream_V_keep_V_1_ack_out = dataOut_TREADY;
assign outputStream_V_last_V_1_ack_out = dataOut_TREADY;
assign p_Result_s_fu_443_p5 = {{ap_reg_phiprechg_icmpChecksum_V_1_reg_261pp0_it1}, {ap_reg_phiprechg_p_Val2_s_reg_252pp0_it1[32'd47 : 32'd0]}};
assign p_tmp_s_fu_429_p3 = ((tmp_last_V_5_phi_fu_221_p4[0:0]===1'b1)? ap_const_lv16_0: tmp_8_fu_423_p2);
assign tmp_6_nbreadreq_fu_128_p3 = checksumStreams_V_V_1_empty_n;
assign tmp_7_nbreadreq_fu_120_p3 = checksumStreams_V_V_0_empty_n;
assign tmp_8_fu_423_p2 = (ic_wordCount_V + ap_const_lv16_1);


endmodule //icmp_server_insertChecksum

