ncverilog: 09.20-s019: (c) Copyright 1995-2010 Cadence Design Systems, Inc.
TOOL:	ncverilog	09.20-s019: Started on Dec 27, 2013 at 11:03:31 EST
ncverilog
	I2C.v
Recompiling... reason: file './I2C.v' is newer than expected.
	expected: Fri Dec 27 10:57:22 2013
	actual:   Fri Dec 27 11:03:26 2013
file: I2C.v
	module worklib.testbench:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.I2C:v <0x2642af4e>
			streams:   0, words:     0
		worklib.testbench:v <0x308e779b>
			streams:   1, words:   463
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		             Instances  Unique
		Modules:             2       2
		Registers:          12      12
		Scalar wires:        7       -
		Vectored wires:      2       -
		Always blocks:       2       2
		Initial blocks:      1       1
		Cont. assignments:   0       2
	Writing initial simulation snapshot: worklib.testbench:v
Loading snapshot worklib.testbench:v .................... Done
ncsim> source /ncsu/cadence2010/ius/tools/inca/files/ncsimrc
ncsim> run
Simulation complete via $finish(1) at time 120 NS + 0
./I2C.v:129       $finish;
ncsim> exit
TOOL:	ncverilog	09.20-s019: Exiting on Dec 27, 2013 at 11:03:33 EST  (total: 00:00:02)
