//
// File created by:  irun
// Do not modify this file

s1::(24Nov2023:16:48:32):( irun /home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./sim/top_tb.sv +incdir+/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./src+/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./include+/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./sim +define+prog0 -define CYCLE=14.0 -define MAX=100000 +access+r +prog_path=/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./sim/prog0 +rdcycle=1 )
s2::(24Nov2023:16:48:40):( irun /home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./sim/top_tb.sv +incdir+/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./src+/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./include+/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./sim +define+prog0+FSDB_ALL -define CYCLE=14.0 -define MAX=100000 +access+r +prog_path=/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./sim/prog0 +rdcycle=1 )
s3::(24Nov2023:16:49:33):( irun /home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./sim/top_tb.sv +incdir+/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./src+/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./include+/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./sim +define+prog0+FSDB -define CYCLE=14.0 -define MAX=100000 +access+r +prog_path=/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./sim/prog0 +rdcycle=1 )
s4::(24Nov2023:17:19:48):( irun /home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./sim/top_tb.sv +incdir+/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./src+/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./include+/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./sim +define+prog0 -define CYCLE=14.0 -define MAX=100000 +access+r +prog_path=/home/YanYouChen/VLSI_final/2023VLSI_HW1/P76121411/./sim/prog0 +rdcycle=1 )
