

================================================================
== Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8'
================================================================
* Date:           Tue Feb 17 12:08:09 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.107 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     1365|     1365|  13.650 us|  13.650 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8  |     1363|     1363|        13|          1|          1|  1352|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.33>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [conv2d.cpp:62]   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [conv2d.cpp:61]   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten9 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [conv2d.cpp:60]   --->   Operation 19 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten22 = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten22"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln60 = store i4 0, i4 %c" [conv2d.cpp:60]   --->   Operation 22 'store' 'store_ln60' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten9"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln61 = store i4 0, i4 %i" [conv2d.cpp:61]   --->   Operation 24 'store' 'store_ln61' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln62 = store i4 0, i4 %j" [conv2d.cpp:62]   --->   Operation 25 'store' 'store_ln62' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_66_9"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten22_load = load i11 %indvar_flatten22" [conv2d.cpp:60]   --->   Operation 27 'load' 'indvar_flatten22_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.63ns)   --->   "%icmp_ln60 = icmp_eq  i11 %indvar_flatten22_load, i11 1352" [conv2d.cpp:60]   --->   Operation 28 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.63ns)   --->   "%add_ln60_1 = add i11 %indvar_flatten22_load, i11 1" [conv2d.cpp:60]   --->   Operation 29 'add' 'add_ln60_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.inc119, void %VITIS_LOOP_85_11.exitStub" [conv2d.cpp:60]   --->   Operation 30 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten9_load = load i8 %indvar_flatten9" [conv2d.cpp:61]   --->   Operation 31 'load' 'indvar_flatten9_load' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%c_load = load i4 %c" [conv2d.cpp:60]   --->   Operation 32 'load' 'c_load' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln60 = add i4 %c_load, i4 1" [conv2d.cpp:60]   --->   Operation 33 'add' 'add_ln60' <Predicate = (!icmp_ln60)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.91ns)   --->   "%icmp_ln61 = icmp_eq  i8 %indvar_flatten9_load, i8 169" [conv2d.cpp:61]   --->   Operation 34 'icmp' 'icmp_ln61' <Predicate = (!icmp_ln60)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.02ns)   --->   "%select_ln60_1 = select i1 %icmp_ln61, i4 %add_ln60, i4 %c_load" [conv2d.cpp:60]   --->   Operation 35 'select' 'select_ln60_1' <Predicate = (!icmp_ln60)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.91ns)   --->   "%add_ln61_1 = add i8 %indvar_flatten9_load, i8 1" [conv2d.cpp:61]   --->   Operation 36 'add' 'add_ln61_1' <Predicate = (!icmp_ln60)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.24ns)   --->   "%select_ln61_1 = select i1 %icmp_ln61, i8 1, i8 %add_ln61_1" [conv2d.cpp:61]   --->   Operation 37 'select' 'select_ln61_1' <Predicate = (!icmp_ln60)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln60 = store i11 %add_ln60_1, i11 %indvar_flatten22" [conv2d.cpp:60]   --->   Operation 38 'store' 'store_ln60' <Predicate = (!icmp_ln60)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln60 = store i4 %select_ln60_1, i4 %c" [conv2d.cpp:60]   --->   Operation 39 'store' 'store_ln60' <Predicate = (!icmp_ln60)> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln61 = store i8 %select_ln61_1, i8 %indvar_flatten9" [conv2d.cpp:61]   --->   Operation 40 'store' 'store_ln61' <Predicate = (!icmp_ln60)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.06>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [conv2d.cpp:62]   --->   Operation 41 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [conv2d.cpp:60]   --->   Operation 42 'load' 'i_load' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.02ns)   --->   "%select_ln60 = select i1 %icmp_ln61, i4 0, i4 %i_load" [conv2d.cpp:60]   --->   Operation 43 'select' 'select_ln60' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln60)   --->   "%xor_ln60 = xor i1 %icmp_ln61, i1 1" [conv2d.cpp:60]   --->   Operation 44 'xor' 'xor_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.73ns)   --->   "%icmp_ln62 = icmp_eq  i4 %j_load, i4 13" [conv2d.cpp:62]   --->   Operation 45 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln60 = and i1 %icmp_ln62, i1 %xor_ln60" [conv2d.cpp:60]   --->   Operation 46 'and' 'and_ln60' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.73ns)   --->   "%add_ln61 = add i4 %select_ln60, i4 1" [conv2d.cpp:61]   --->   Operation 47 'add' 'add_ln61' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node j_1_mid2)   --->   "%empty = or i1 %and_ln60, i1 %icmp_ln61" [conv2d.cpp:60]   --->   Operation 48 'or' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.02ns) (out node of the LUT)   --->   "%j_1_mid2 = select i1 %empty, i4 0, i4 %j_load" [conv2d.cpp:60]   --->   Operation 49 'select' 'j_1_mid2' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.02ns)   --->   "%select_ln61 = select i1 %and_ln60, i4 %add_ln61, i4 %select_ln60" [conv2d.cpp:61]   --->   Operation 50 'select' 'select_ln61' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i4 %select_ln60_1" [conv2d.cpp:64]   --->   Operation 51 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i4 %select_ln60_1" [conv2d.cpp:64]   --->   Operation 52 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (3.78ns)   --->   "%mul_ln64 = mul i9 %zext_ln64_1, i9 26" [conv2d.cpp:64]   --->   Operation 53 'mul' 'mul_ln64' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [3/3] (1.05ns) (grouped into DSP with root node add_ln71)   --->   "%mul_ln71 = mul i8 %zext_ln64, i8 13" [conv2d.cpp:71]   --->   Operation 54 'mul' 'mul_ln71' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln61, i1 0" [conv2d.cpp:64]   --->   Operation 55 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln64_3 = zext i5 %shl_ln" [conv2d.cpp:64]   --->   Operation 56 'zext' 'zext_ln64_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.82ns)   --->   "%add_ln64 = add i9 %mul_ln64, i9 %zext_ln64_3" [conv2d.cpp:64]   --->   Operation 57 'add' 'add_ln64' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i9 %add_ln64" [conv2d.cpp:68]   --->   Operation 58 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [3/3] (1.05ns) (grouped into DSP with root node add_ln64_1)   --->   "%mul_ln68_1 = mul i12 %zext_ln68, i12 13" [conv2d.cpp:68]   --->   Operation 59 'mul' 'mul_ln68_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln61, i1 1" [conv2d.cpp:68]   --->   Operation 60 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i5 %or_ln" [conv2d.cpp:68]   --->   Operation 61 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.82ns)   --->   "%add_ln68 = add i9 %mul_ln64, i9 %zext_ln68_1" [conv2d.cpp:68]   --->   Operation 62 'add' 'add_ln68' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i9 %add_ln68" [conv2d.cpp:62]   --->   Operation 63 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [3/3] (1.05ns) (grouped into DSP with root node add_ln68_1)   --->   "%mul_ln62 = mul i12 %zext_ln62, i12 13" [conv2d.cpp:62]   --->   Operation 64 'mul' 'mul_ln62' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (1.73ns)   --->   "%add_ln62 = add i4 %j_1_mid2, i4 1" [conv2d.cpp:62]   --->   Operation 65 'add' 'add_ln62' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln61 = store i4 %select_ln61, i4 %i" [conv2d.cpp:61]   --->   Operation 66 'store' 'store_ln61' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln62 = store i4 %add_ln62, i4 %j" [conv2d.cpp:62]   --->   Operation 67 'store' 'store_ln62' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 68 [2/3] (1.05ns) (grouped into DSP with root node add_ln71)   --->   "%mul_ln71 = mul i8 %zext_ln64, i8 13" [conv2d.cpp:71]   --->   Operation 68 'mul' 'mul_ln71' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [2/3] (1.05ns) (grouped into DSP with root node add_ln64_1)   --->   "%mul_ln68_1 = mul i12 %zext_ln68, i12 13" [conv2d.cpp:68]   --->   Operation 69 'mul' 'mul_ln68_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [2/3] (1.05ns) (grouped into DSP with root node add_ln68_1)   --->   "%mul_ln62 = mul i12 %zext_ln62, i12 13" [conv2d.cpp:62]   --->   Operation 70 'mul' 'mul_ln62' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 71 [1/3] (0.00ns) (grouped into DSP with root node add_ln71)   --->   "%mul_ln71 = mul i8 %zext_ln64, i8 13" [conv2d.cpp:71]   --->   Operation 71 'mul' 'mul_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i4 %select_ln61" [conv2d.cpp:71]   --->   Operation 72 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln71 = add i8 %mul_ln71, i8 %zext_ln71" [conv2d.cpp:71]   --->   Operation 73 'add' 'add_ln71' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/3] (0.00ns) (grouped into DSP with root node add_ln64_1)   --->   "%mul_ln68_1 = mul i12 %zext_ln68, i12 13" [conv2d.cpp:68]   --->   Operation 74 'mul' 'mul_ln68_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 75 [1/3] (0.00ns) (grouped into DSP with root node add_ln68_1)   --->   "%mul_ln62 = mul i12 %zext_ln62, i12 13" [conv2d.cpp:62]   --->   Operation 75 'mul' 'mul_ln62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln64_5 = zext i4 %j_1_mid2" [conv2d.cpp:64]   --->   Operation 76 'zext' 'zext_ln64_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln64_1 = add i12 %mul_ln68_1, i12 %zext_ln64_5" [conv2d.cpp:64]   --->   Operation 77 'add' 'add_ln64_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln68_1 = add i12 %mul_ln62, i12 %zext_ln64_5" [conv2d.cpp:68]   --->   Operation 78 'add' 'add_ln68_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.35>
ST_5 : Operation 79 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln71 = add i8 %mul_ln71, i8 %zext_ln71" [conv2d.cpp:71]   --->   Operation 79 'add' 'add_ln71' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln64_2 = zext i8 %add_ln71" [conv2d.cpp:64]   --->   Operation 80 'zext' 'zext_ln64_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [3/3] (1.05ns) (grouped into DSP with root node add_ln71_1)   --->   "%mul_ln64_2 = mul i11 %zext_ln64_2, i11 13" [conv2d.cpp:64]   --->   Operation 81 'mul' 'mul_ln64_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 82 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln64_1 = add i12 %mul_ln68_1, i12 %zext_ln64_5" [conv2d.cpp:64]   --->   Operation 82 'add' 'add_ln64_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln64_6 = zext i12 %add_ln64_1" [conv2d.cpp:64]   --->   Operation 83 'zext' 'zext_ln64_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%conv1_out_addr = getelementptr i32 %conv1_out, i64 0, i64 %zext_ln64_6" [conv2d.cpp:64]   --->   Operation 84 'getelementptr' 'conv1_out_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln68_1 = add i12 %mul_ln62, i12 %zext_ln64_5" [conv2d.cpp:68]   --->   Operation 85 'add' 'add_ln68_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%conv1_out_1_addr = getelementptr i32 %conv1_out_1, i64 0, i64 %zext_ln64_6" [conv2d.cpp:68]   --->   Operation 86 'getelementptr' 'conv1_out_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [2/2] (3.25ns)   --->   "%m = load i12 %conv1_out_addr" [conv2d.cpp:64]   --->   Operation 87 'load' 'm' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2704> <RAM>
ST_5 : Operation 88 [2/2] (3.25ns)   --->   "%m_1 = load i12 %conv1_out_1_addr" [conv2d.cpp:68]   --->   Operation 88 'load' 'm_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2704> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 89 [2/3] (1.05ns) (grouped into DSP with root node add_ln71_1)   --->   "%mul_ln64_2 = mul i11 %zext_ln64_2, i11 13" [conv2d.cpp:64]   --->   Operation 89 'mul' 'mul_ln64_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 90 [1/2] ( I:3.25ns O:3.25ns )   --->   "%m = load i12 %conv1_out_addr" [conv2d.cpp:64]   --->   Operation 90 'load' 'm' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2704> <RAM>
ST_6 : Operation 91 [1/2] ( I:3.25ns O:3.25ns )   --->   "%m_1 = load i12 %conv1_out_1_addr" [conv2d.cpp:68]   --->   Operation 91 'load' 'm_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2704> <RAM>

State 7 <SV = 6> <Delay = 5.43>
ST_7 : Operation 92 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_1)   --->   "%mul_ln64_2 = mul i11 %zext_ln64_2, i11 13" [conv2d.cpp:64]   --->   Operation 92 'mul' 'mul_ln64_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln64_4 = zext i4 %j_1_mid2" [conv2d.cpp:64]   --->   Operation 93 'zext' 'zext_ln64_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i12 %add_ln68_1" [conv2d.cpp:68]   --->   Operation 94 'zext' 'zext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%conv1_out_addr_1 = getelementptr i32 %conv1_out, i64 0, i64 %zext_ln68_2" [conv2d.cpp:68]   --->   Operation 95 'getelementptr' 'conv1_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln71_1 = add i11 %mul_ln64_2, i11 %zext_ln64_4" [conv2d.cpp:71]   --->   Operation 96 'add' 'add_ln71_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 97 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp_ogt  i32 %m_1, i32 %m" [conv2d.cpp:68]   --->   Operation 97 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [2/2] (3.25ns)   --->   "%m_3 = load i12 %conv1_out_addr_1" [conv2d.cpp:68]   --->   Operation 98 'load' 'm_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2704> <RAM>

State 8 <SV = 7> <Delay = 7.10>
ST_8 : Operation 99 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln71_1 = add i11 %mul_ln64_2, i11 %zext_ln64_4" [conv2d.cpp:71]   --->   Operation 99 'add' 'add_ln71_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln68 = bitcast i32 %m_1" [conv2d.cpp:68]   --->   Operation 100 'bitcast' 'bitcast_ln68' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68, i32 23, i32 30" [conv2d.cpp:68]   --->   Operation 101 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i32 %bitcast_ln68" [conv2d.cpp:68]   --->   Operation 102 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln68_1 = bitcast i32 %m" [conv2d.cpp:68]   --->   Operation 103 'bitcast' 'bitcast_ln68_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_1, i32 23, i32 30" [conv2d.cpp:68]   --->   Operation 104 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln68_1 = trunc i32 %bitcast_ln68_1" [conv2d.cpp:68]   --->   Operation 105 'trunc' 'trunc_ln68_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (1.91ns)   --->   "%icmp_ln68 = icmp_ne  i8 %tmp_2, i8 255" [conv2d.cpp:68]   --->   Operation 106 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (2.28ns)   --->   "%icmp_ln68_1 = icmp_eq  i23 %trunc_ln68, i23 0" [conv2d.cpp:68]   --->   Operation 107 'icmp' 'icmp_ln68_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_1)   --->   "%or_ln68 = or i1 %icmp_ln68_1, i1 %icmp_ln68" [conv2d.cpp:68]   --->   Operation 108 'or' 'or_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (1.91ns)   --->   "%icmp_ln68_2 = icmp_ne  i8 %tmp_3, i8 255" [conv2d.cpp:68]   --->   Operation 109 'icmp' 'icmp_ln68_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (2.28ns)   --->   "%icmp_ln68_3 = icmp_eq  i23 %trunc_ln68_1, i23 0" [conv2d.cpp:68]   --->   Operation 110 'icmp' 'icmp_ln68_3' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_1)   --->   "%or_ln68_1 = or i1 %icmp_ln68_3, i1 %icmp_ln68_2" [conv2d.cpp:68]   --->   Operation 111 'or' 'or_ln68_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_1)   --->   "%and_ln68 = and i1 %or_ln68, i1 %or_ln68_1" [conv2d.cpp:68]   --->   Operation 112 'and' 'and_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp_ogt  i32 %m_1, i32 %m" [conv2d.cpp:68]   --->   Operation 113 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln68_1 = and i1 %and_ln68, i1 %tmp_4" [conv2d.cpp:68]   --->   Operation 114 'and' 'and_ln68_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.69ns)   --->   "%m_2 = select i1 %and_ln68_1, i32 %m_1, i32 %m" [conv2d.cpp:68]   --->   Operation 115 'select' 'm_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 116 [1/2] ( I:3.25ns O:3.25ns )   --->   "%m_3 = load i12 %conv1_out_addr_1" [conv2d.cpp:68]   --->   Operation 116 'load' 'm_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2704> <RAM>

State 9 <SV = 8> <Delay = 5.43>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%conv1_out_1_addr_1 = getelementptr i32 %conv1_out_1, i64 0, i64 %zext_ln68_2" [conv2d.cpp:68]   --->   Operation 117 'getelementptr' 'conv1_out_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp_ogt  i32 %m_3, i32 %m_2" [conv2d.cpp:68]   --->   Operation 118 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [2/2] (3.25ns)   --->   "%m_5 = load i12 %conv1_out_1_addr_1" [conv2d.cpp:68]   --->   Operation 119 'load' 'm_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2704> <RAM>

State 10 <SV = 9> <Delay = 7.10>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln68_2 = bitcast i32 %m_3" [conv2d.cpp:68]   --->   Operation 120 'bitcast' 'bitcast_ln68_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_2, i32 23, i32 30" [conv2d.cpp:68]   --->   Operation 121 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln68_2 = trunc i32 %bitcast_ln68_2" [conv2d.cpp:68]   --->   Operation 122 'trunc' 'trunc_ln68_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln68_3 = bitcast i32 %m_2" [conv2d.cpp:68]   --->   Operation 123 'bitcast' 'bitcast_ln68_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_3, i32 23, i32 30" [conv2d.cpp:68]   --->   Operation 124 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln68_3 = trunc i32 %bitcast_ln68_3" [conv2d.cpp:68]   --->   Operation 125 'trunc' 'trunc_ln68_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (1.91ns)   --->   "%icmp_ln68_4 = icmp_ne  i8 %tmp_5, i8 255" [conv2d.cpp:68]   --->   Operation 126 'icmp' 'icmp_ln68_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (2.28ns)   --->   "%icmp_ln68_5 = icmp_eq  i23 %trunc_ln68_2, i23 0" [conv2d.cpp:68]   --->   Operation 127 'icmp' 'icmp_ln68_5' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_3)   --->   "%or_ln68_2 = or i1 %icmp_ln68_5, i1 %icmp_ln68_4" [conv2d.cpp:68]   --->   Operation 128 'or' 'or_ln68_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (1.91ns)   --->   "%icmp_ln68_6 = icmp_ne  i8 %tmp_6, i8 255" [conv2d.cpp:68]   --->   Operation 129 'icmp' 'icmp_ln68_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (2.28ns)   --->   "%icmp_ln68_7 = icmp_eq  i23 %trunc_ln68_3, i23 0" [conv2d.cpp:68]   --->   Operation 130 'icmp' 'icmp_ln68_7' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_3)   --->   "%or_ln68_3 = or i1 %icmp_ln68_7, i1 %icmp_ln68_6" [conv2d.cpp:68]   --->   Operation 131 'or' 'or_ln68_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_3)   --->   "%and_ln68_2 = and i1 %or_ln68_2, i1 %or_ln68_3" [conv2d.cpp:68]   --->   Operation 132 'and' 'and_ln68_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp_ogt  i32 %m_3, i32 %m_2" [conv2d.cpp:68]   --->   Operation 133 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln68_3 = and i1 %and_ln68_2, i1 %tmp_7" [conv2d.cpp:68]   --->   Operation 134 'and' 'and_ln68_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.69ns)   --->   "%m_4 = select i1 %and_ln68_3, i32 %m_3, i32 %m_2" [conv2d.cpp:68]   --->   Operation 135 'select' 'm_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 136 [1/2] ( I:3.25ns O:3.25ns )   --->   "%m_5 = load i12 %conv1_out_1_addr_1" [conv2d.cpp:68]   --->   Operation 136 'load' 'm_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2704> <RAM>

State 11 <SV = 10> <Delay = 5.43>
ST_11 : Operation 137 [2/2] (5.43ns)   --->   "%tmp_s = fcmp_ogt  i32 %m_5, i32 %m_4" [conv2d.cpp:68]   --->   Operation 137 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.10>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%bitcast_ln68_4 = bitcast i32 %m_5" [conv2d.cpp:68]   --->   Operation 138 'bitcast' 'bitcast_ln68_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_4, i32 23, i32 30" [conv2d.cpp:68]   --->   Operation 139 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln68_4 = trunc i32 %bitcast_ln68_4" [conv2d.cpp:68]   --->   Operation 140 'trunc' 'trunc_ln68_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln68_5 = bitcast i32 %m_4" [conv2d.cpp:68]   --->   Operation 141 'bitcast' 'bitcast_ln68_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln68_5, i32 23, i32 30" [conv2d.cpp:68]   --->   Operation 142 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln68_5 = trunc i32 %bitcast_ln68_5" [conv2d.cpp:68]   --->   Operation 143 'trunc' 'trunc_ln68_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (1.91ns)   --->   "%icmp_ln68_8 = icmp_ne  i8 %tmp_8, i8 255" [conv2d.cpp:68]   --->   Operation 144 'icmp' 'icmp_ln68_8' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (2.28ns)   --->   "%icmp_ln68_9 = icmp_eq  i23 %trunc_ln68_4, i23 0" [conv2d.cpp:68]   --->   Operation 145 'icmp' 'icmp_ln68_9' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_5)   --->   "%or_ln68_4 = or i1 %icmp_ln68_9, i1 %icmp_ln68_8" [conv2d.cpp:68]   --->   Operation 146 'or' 'or_ln68_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (1.91ns)   --->   "%icmp_ln68_10 = icmp_ne  i8 %tmp_9, i8 255" [conv2d.cpp:68]   --->   Operation 147 'icmp' 'icmp_ln68_10' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (2.28ns)   --->   "%icmp_ln68_11 = icmp_eq  i23 %trunc_ln68_5, i23 0" [conv2d.cpp:68]   --->   Operation 148 'icmp' 'icmp_ln68_11' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_5)   --->   "%or_ln68_5 = or i1 %icmp_ln68_11, i1 %icmp_ln68_10" [conv2d.cpp:68]   --->   Operation 149 'or' 'or_ln68_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_5)   --->   "%and_ln68_4 = and i1 %or_ln68_4, i1 %or_ln68_5" [conv2d.cpp:68]   --->   Operation 150 'and' 'and_ln68_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [1/2] (5.43ns)   --->   "%tmp_s = fcmp_ogt  i32 %m_5, i32 %m_4" [conv2d.cpp:68]   --->   Operation 151 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln68_5 = and i1 %and_ln68_4, i1 %tmp_s" [conv2d.cpp:68]   --->   Operation 152 'and' 'and_ln68_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (0.69ns)   --->   "%m_6 = select i1 %and_ln68_5, i32 %m_5, i32 %m_4" [conv2d.cpp:68]   --->   Operation 153 'select' 'm_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 161 'ret' 'ret_ln0' <Predicate = (icmp_ln60)> <Delay = 1.58>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_str"   --->   Operation 154 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1352, i64 1352, i64 1352"   --->   Operation 155 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i11 %add_ln71_1" [conv2d.cpp:71]   --->   Operation 156 'zext' 'zext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%pool1_out_addr = getelementptr i32 %pool1_out, i64 0, i64 %zext_ln71_1" [conv2d.cpp:71]   --->   Operation 157 'getelementptr' 'pool1_out_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_17" [conv2d.cpp:62]   --->   Operation 158 'specpipeline' 'specpipeline_ln62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 159 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln71 = store i32 %m_6, i11 %pool1_out_addr" [conv2d.cpp:71]   --->   Operation 159 'store' 'store_ln71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1352> <RAM>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln62 = br void %VITIS_LOOP_66_9" [conv2d.cpp:62]   --->   Operation 160 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.339ns
The critical path consists of the following:
	'store' operation ('store_ln0') of constant 0 8 bit on local variable 'indvar_flatten9' [11]  (1.588 ns)
	'load' operation 8 bit ('indvar_flatten9_load', conv2d.cpp:61) on local variable 'indvar_flatten9' [23]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln61', conv2d.cpp:61) [28]  (1.915 ns)
	'select' operation 8 bit ('select_ln61_1', conv2d.cpp:61) [125]  (1.248 ns)
	'store' operation ('store_ln61', conv2d.cpp:61) of variable 'select_ln61_1', conv2d.cpp:61 8 bit on local variable 'indvar_flatten9' [128]  (1.588 ns)

 <State 2>: 7.060ns
The critical path consists of the following:
	'load' operation 4 bit ('j_load', conv2d.cpp:62) on local variable 'j', conv2d.cpp:62 [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln62', conv2d.cpp:62) [31]  (1.735 ns)
	'and' operation 1 bit ('and_ln60', conv2d.cpp:60) [32]  (0.978 ns)
	'or' operation 1 bit ('empty', conv2d.cpp:60) [35]  (0.000 ns)
	'select' operation 4 bit ('j_1_mid2', conv2d.cpp:60) [36]  (1.024 ns)
	'add' operation 4 bit ('add_ln62', conv2d.cpp:62) [123]  (1.735 ns)
	'store' operation ('store_ln62', conv2d.cpp:62) of variable 'add_ln62', conv2d.cpp:62 4 bit on local variable 'j', conv2d.cpp:62 [130]  (1.588 ns)

 <State 3>: 1.050ns
The critical path consists of the following:
	'mul' operation 8 bit of DSP[43] ('mul_ln71', conv2d.cpp:71) [41]  (1.050 ns)

 <State 4>: 2.100ns
The critical path consists of the following:
	'mul' operation 8 bit of DSP[43] ('mul_ln71', conv2d.cpp:71) [41]  (0.000 ns)
	'add' operation 8 bit of DSP[43] ('add_ln71', conv2d.cpp:71) [43]  (2.100 ns)

 <State 5>: 5.354ns
The critical path consists of the following:
	'add' operation 12 bit of DSP[58] ('add_ln64_1', conv2d.cpp:64) [58]  (2.100 ns)
	'getelementptr' operation 12 bit ('conv1_out_addr', conv2d.cpp:64) [60]  (0.000 ns)
	'load' operation 32 bit ('m', conv2d.cpp:64) on array 'conv1_out' [70]  (3.254 ns)

 <State 6>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('m', conv2d.cpp:64) on array 'conv1_out' [70]  (3.254 ns)

 <State 7>: 5.431ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_4', conv2d.cpp:68) [85]  (5.431 ns)

 <State 8>: 7.107ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_4', conv2d.cpp:68) [85]  (5.431 ns)
	'and' operation 1 bit ('and_ln68_1', conv2d.cpp:68) [86]  (0.978 ns)
	'select' operation 32 bit ('m', conv2d.cpp:68) [87]  (0.698 ns)

 <State 9>: 5.431ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_7', conv2d.cpp:68) [102]  (5.431 ns)

 <State 10>: 7.107ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_7', conv2d.cpp:68) [102]  (5.431 ns)
	'and' operation 1 bit ('and_ln68_3', conv2d.cpp:68) [103]  (0.978 ns)
	'select' operation 32 bit ('m', conv2d.cpp:68) [104]  (0.698 ns)

 <State 11>: 5.431ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_s', conv2d.cpp:68) [119]  (5.431 ns)

 <State 12>: 7.107ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_s', conv2d.cpp:68) [119]  (5.431 ns)
	'and' operation 1 bit ('and_ln68_5', conv2d.cpp:68) [120]  (0.978 ns)
	'select' operation 32 bit ('m', conv2d.cpp:68) [121]  (0.698 ns)

 <State 13>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 11 bit ('pool1_out_addr', conv2d.cpp:71) [68]  (0.000 ns)
	'store' operation ('store_ln71', conv2d.cpp:71) of variable 'm', conv2d.cpp:68 32 bit on array 'pool1_out' [122]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
