// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sikep503_kem_enc_hw_fpadd503_1_Pipeline_VITIS_LOOP_28_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        coeff_address0,
        coeff_ce0,
        coeff_we0,
        coeff_d0,
        coeff_q0,
        carry_220_out,
        carry_220_out_ap_vld
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] coeff_address0;
output   coeff_ce0;
output  [7:0] coeff_we0;
output  [63:0] coeff_d0;
input  [63:0] coeff_q0;
output  [0:0] carry_220_out;
output   carry_220_out_ap_vld;

reg ap_idle;
reg carry_220_out_ap_vld;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln28_fu_107_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_state3;
wire   [2:0] p503x2_1_address0;
wire   [63:0] p503x2_1_q0;
reg   [0:0] carry_reg_87;
reg   [5:0] coeff_addr_reg_239;
reg   [63:0] coeff_load_reg_249;
wire    ap_CS_fsm_state2;
reg   [63:0] p503x2_1_load_reg_255;
wire   [63:0] tempReg_fu_150_p2;
reg   [63:0] tempReg_reg_261;
wire   [0:0] borrowReg_fu_213_p2;
wire    ap_loop_init;
wire   [31:0] zext_ln29_22_fu_135_p1;
wire   [31:0] zext_ln29_23_fu_140_p1;
reg   [3:0] i_151_fu_50;
wire   [3:0] add_ln28_fu_113_p2;
reg   [3:0] ap_sig_allocacmp_i;
reg    coeff_ce0_local;
reg   [5:0] coeff_address0_local;
reg   [7:0] coeff_we0_local;
wire   [63:0] sub_ln29_fu_223_p2;
reg    p503x2_1_ce0_local;
wire   [2:0] trunc_ln29_fu_119_p1;
wire   [4:0] zext_ln29_21_fu_123_p1;
wire   [5:0] zext_ln29_s_fu_127_p3;
wire   [63:0] xor_ln105_114_fu_160_p2;
wire   [63:0] xor_ln105_fu_156_p2;
wire   [63:0] or_ln105_fu_164_p2;
wire   [63:0] xor_ln105_115_fu_170_p2;
wire   [63:0] sub_ln95_fu_183_p2;
wire   [63:0] or_ln95_fu_188_p2;
wire   [0:0] tmp_213_fu_193_p3;
wire   [0:0] xor_ln29_fu_201_p2;
wire   [0:0] and_ln29_fu_207_p2;
wire   [0:0] tmp_fu_175_p3;
wire   [63:0] zext_ln29_fu_219_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 i_151_fu_50 = 4'd0;
#0 ap_done_reg = 1'b0;
end

sikep503_kem_enc_hw_fpadd503_149_3_Pipeline_VITIS_LOOP_28_2_p503x2_1_ROM_AUTO_1R #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
p503x2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p503x2_1_address0),
    .ce0(p503x2_1_ce0_local),
    .q0(p503x2_1_q0)
);

sikep503_kem_enc_hw_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        carry_reg_87 <= 1'd0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        carry_reg_87 <= borrowReg_fu_213_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((icmp_ln28_fu_107_p2 == 1'd0)) begin
            i_151_fu_50 <= add_ln28_fu_113_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_151_fu_50 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        coeff_addr_reg_239[2 : 0] <= zext_ln29_22_fu_135_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        coeff_load_reg_249 <= coeff_q0;
        p503x2_1_load_reg_255 <= p503x2_1_q0;
        tempReg_reg_261 <= tempReg_fu_150_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln28_fu_107_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_i = 4'd0;
    end else begin
        ap_sig_allocacmp_i = i_151_fu_50;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln28_fu_107_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        carry_220_out_ap_vld = 1'b1;
    end else begin
        carry_220_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        coeff_address0_local = coeff_addr_reg_239;
    end else if (((icmp_ln28_fu_107_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        coeff_address0_local = zext_ln29_22_fu_135_p1;
    end else begin
        coeff_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln28_fu_107_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1)))) begin
        coeff_ce0_local = 1'b1;
    end else begin
        coeff_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        coeff_we0_local = 8'd255;
    end else begin
        coeff_we0_local = 8'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        p503x2_1_ce0_local = 1'b1;
    end else begin
        p503x2_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln28_fu_107_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln28_fu_113_p2 = (ap_sig_allocacmp_i + 4'd1);

assign and_ln29_fu_207_p2 = (xor_ln29_fu_201_p2 & carry_reg_87);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign borrowReg_fu_213_p2 = (tmp_fu_175_p3 | and_ln29_fu_207_p2);

assign carry_220_out = carry_reg_87;

assign coeff_address0 = coeff_address0_local;

assign coeff_ce0 = coeff_ce0_local;

assign coeff_d0 = sub_ln29_fu_223_p2;

assign coeff_we0 = coeff_we0_local;

assign icmp_ln28_fu_107_p2 = ((ap_sig_allocacmp_i == 4'd8) ? 1'b1 : 1'b0);

assign or_ln105_fu_164_p2 = (xor_ln105_fu_156_p2 | xor_ln105_114_fu_160_p2);

assign or_ln95_fu_188_p2 = (tempReg_reg_261 | sub_ln95_fu_183_p2);

assign p503x2_1_address0 = zext_ln29_23_fu_140_p1;

assign sub_ln29_fu_223_p2 = (tempReg_reg_261 - zext_ln29_fu_219_p1);

assign sub_ln95_fu_183_p2 = (64'd0 - tempReg_reg_261);

assign tempReg_fu_150_p2 = (coeff_q0 - p503x2_1_q0);

assign tmp_213_fu_193_p3 = or_ln95_fu_188_p2[32'd63];

assign tmp_fu_175_p3 = xor_ln105_115_fu_170_p2[32'd63];

assign trunc_ln29_fu_119_p1 = ap_sig_allocacmp_i[2:0];

assign xor_ln105_114_fu_160_p2 = (tempReg_reg_261 ^ p503x2_1_load_reg_255);

assign xor_ln105_115_fu_170_p2 = (or_ln105_fu_164_p2 ^ coeff_load_reg_249);

assign xor_ln105_fu_156_p2 = (p503x2_1_load_reg_255 ^ coeff_load_reg_249);

assign xor_ln29_fu_201_p2 = (tmp_213_fu_193_p3 ^ 1'd1);

assign zext_ln29_21_fu_123_p1 = trunc_ln29_fu_119_p1;

assign zext_ln29_22_fu_135_p1 = zext_ln29_s_fu_127_p3;

assign zext_ln29_23_fu_140_p1 = trunc_ln29_fu_119_p1;

assign zext_ln29_fu_219_p1 = carry_reg_87;

assign zext_ln29_s_fu_127_p3 = {{1'd1}, {zext_ln29_21_fu_123_p1}};

always @ (posedge ap_clk) begin
    coeff_addr_reg_239[5:3] <= 3'b100;
end

endmodule //sikep503_kem_enc_hw_fpadd503_1_Pipeline_VITIS_LOOP_28_2
