Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jul  9 00:33:30 2023
| Host         : 404NOTFOUND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file led1to4_timing_summary_routed.rpt -pb led1to4_timing_summary_routed.pb -rpx led1to4_timing_summary_routed.rpx -warn_on_violation
| Design       : led1to4
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.809        0.000                      0                   67        0.079        0.000                      0                   67        9.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            15.809        0.000                      0                   67        0.079        0.000                      0                   67        9.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.809ns  (required time - arrival time)
  Source:                 led_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.416ns (33.548%)  route 2.805ns (66.452%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.576     4.963    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  led_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.379     5.342 f  led_count_reg[2]/Q
                         net (fo=2, routed)           0.959     6.301    led_count_reg[2]
    SLICE_X112Y100       LUT4 (Prop_lut4_I1_O)        0.105     6.406 r  led_exist_i_7/O
                         net (fo=1, routed)           0.615     7.021    led_exist_i_7_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I1_O)        0.105     7.126 r  led_exist_i_3/O
                         net (fo=27, routed)          1.231     8.357    led_exist_i_3_n_0
    SLICE_X113Y104       LUT5 (Prop_lut5_I2_O)        0.105     8.462 r  led_count[20]_i_4/O
                         net (fo=1, routed)           0.000     8.462    led_count[20]_i_4_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.919 r  led_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.919    led_count_reg[20]_i_1_n_0
    SLICE_X113Y105       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.184 r  led_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.184    led_count_reg[24]_i_1_n_6
    SLICE_X113Y105       FDCE                                         r  led_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.570    24.711    sys_clk_IBUF_BUFG
    SLICE_X113Y105       FDCE                                         r  led_count_reg[25]/C
                         clock pessimism              0.258    24.969    
                         clock uncertainty           -0.035    24.934    
    SLICE_X113Y105       FDCE (Setup_fdce_C_D)        0.059    24.993    led_count_reg[25]
  -------------------------------------------------------------------
                         required time                         24.993    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                 15.809    

Slack (MET) :             15.874ns  (required time - arrival time)
  Source:                 led_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 1.351ns (32.509%)  route 2.805ns (67.491%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.576     4.963    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  led_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.379     5.342 f  led_count_reg[2]/Q
                         net (fo=2, routed)           0.959     6.301    led_count_reg[2]
    SLICE_X112Y100       LUT4 (Prop_lut4_I1_O)        0.105     6.406 r  led_exist_i_7/O
                         net (fo=1, routed)           0.615     7.021    led_exist_i_7_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I1_O)        0.105     7.126 r  led_exist_i_3/O
                         net (fo=27, routed)          1.231     8.357    led_exist_i_3_n_0
    SLICE_X113Y104       LUT5 (Prop_lut5_I2_O)        0.105     8.462 r  led_count[20]_i_4/O
                         net (fo=1, routed)           0.000     8.462    led_count[20]_i_4_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.919 r  led_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.919    led_count_reg[20]_i_1_n_0
    SLICE_X113Y105       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.119 r  led_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.119    led_count_reg[24]_i_1_n_5
    SLICE_X113Y105       FDCE                                         r  led_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.570    24.711    sys_clk_IBUF_BUFG
    SLICE_X113Y105       FDCE                                         r  led_count_reg[26]/C
                         clock pessimism              0.258    24.969    
                         clock uncertainty           -0.035    24.934    
    SLICE_X113Y105       FDCE (Setup_fdce_C_D)        0.059    24.993    led_count_reg[26]
  -------------------------------------------------------------------
                         required time                         24.993    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                 15.874    

Slack (MET) :             15.893ns  (required time - arrival time)
  Source:                 led_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 1.332ns (32.199%)  route 2.805ns (67.801%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.576     4.963    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  led_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.379     5.342 f  led_count_reg[2]/Q
                         net (fo=2, routed)           0.959     6.301    led_count_reg[2]
    SLICE_X112Y100       LUT4 (Prop_lut4_I1_O)        0.105     6.406 r  led_exist_i_7/O
                         net (fo=1, routed)           0.615     7.021    led_exist_i_7_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I1_O)        0.105     7.126 r  led_exist_i_3/O
                         net (fo=27, routed)          1.231     8.357    led_exist_i_3_n_0
    SLICE_X113Y104       LUT5 (Prop_lut5_I2_O)        0.105     8.462 r  led_count[20]_i_4/O
                         net (fo=1, routed)           0.000     8.462    led_count[20]_i_4_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.919 r  led_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.919    led_count_reg[20]_i_1_n_0
    SLICE_X113Y105       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.100 r  led_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.100    led_count_reg[24]_i_1_n_7
    SLICE_X113Y105       FDCE                                         r  led_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.570    24.711    sys_clk_IBUF_BUFG
    SLICE_X113Y105       FDCE                                         r  led_count_reg[24]/C
                         clock pessimism              0.258    24.969    
                         clock uncertainty           -0.035    24.934    
    SLICE_X113Y105       FDCE (Setup_fdce_C_D)        0.059    24.993    led_count_reg[24]
  -------------------------------------------------------------------
                         required time                         24.993    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                 15.893    

Slack (MET) :             15.952ns  (required time - arrival time)
  Source:                 led_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 1.416ns (34.723%)  route 2.662ns (65.277%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.576     4.963    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  led_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.379     5.342 f  led_count_reg[2]/Q
                         net (fo=2, routed)           0.959     6.301    led_count_reg[2]
    SLICE_X112Y100       LUT4 (Prop_lut4_I1_O)        0.105     6.406 r  led_exist_i_7/O
                         net (fo=1, routed)           0.615     7.021    led_exist_i_7_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I1_O)        0.105     7.126 r  led_exist_i_3/O
                         net (fo=27, routed)          1.088     8.214    led_exist_i_3_n_0
    SLICE_X113Y103       LUT6 (Prop_lut6_I1_O)        0.105     8.319 r  led_count[16]_i_4/O
                         net (fo=1, routed)           0.000     8.319    led_count[16]_i_4_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.776 r  led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.776    led_count_reg[16]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.041 r  led_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.041    led_count_reg[20]_i_1_n_6
    SLICE_X113Y104       FDCE                                         r  led_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.570    24.711    sys_clk_IBUF_BUFG
    SLICE_X113Y104       FDCE                                         r  led_count_reg[21]/C
                         clock pessimism              0.258    24.969    
                         clock uncertainty           -0.035    24.934    
    SLICE_X113Y104       FDCE (Setup_fdce_C_D)        0.059    24.993    led_count_reg[21]
  -------------------------------------------------------------------
                         required time                         24.993    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                 15.952    

Slack (MET) :             15.957ns  (required time - arrival time)
  Source:                 led_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.411ns (34.643%)  route 2.662ns (65.357%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.576     4.963    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  led_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.379     5.342 f  led_count_reg[2]/Q
                         net (fo=2, routed)           0.959     6.301    led_count_reg[2]
    SLICE_X112Y100       LUT4 (Prop_lut4_I1_O)        0.105     6.406 r  led_exist_i_7/O
                         net (fo=1, routed)           0.615     7.021    led_exist_i_7_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I1_O)        0.105     7.126 r  led_exist_i_3/O
                         net (fo=27, routed)          1.088     8.214    led_exist_i_3_n_0
    SLICE_X113Y103       LUT6 (Prop_lut6_I1_O)        0.105     8.319 r  led_count[16]_i_4/O
                         net (fo=1, routed)           0.000     8.319    led_count[16]_i_4_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.776 r  led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.776    led_count_reg[16]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.036 r  led_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.036    led_count_reg[20]_i_1_n_4
    SLICE_X113Y104       FDCE                                         r  led_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.570    24.711    sys_clk_IBUF_BUFG
    SLICE_X113Y104       FDCE                                         r  led_count_reg[23]/C
                         clock pessimism              0.258    24.969    
                         clock uncertainty           -0.035    24.934    
    SLICE_X113Y104       FDCE (Setup_fdce_C_D)        0.059    24.993    led_count_reg[23]
  -------------------------------------------------------------------
                         required time                         24.993    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 15.957    

Slack (MET) :             16.017ns  (required time - arrival time)
  Source:                 led_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 1.351ns (33.666%)  route 2.662ns (66.334%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.576     4.963    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  led_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.379     5.342 f  led_count_reg[2]/Q
                         net (fo=2, routed)           0.959     6.301    led_count_reg[2]
    SLICE_X112Y100       LUT4 (Prop_lut4_I1_O)        0.105     6.406 r  led_exist_i_7/O
                         net (fo=1, routed)           0.615     7.021    led_exist_i_7_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I1_O)        0.105     7.126 r  led_exist_i_3/O
                         net (fo=27, routed)          1.088     8.214    led_exist_i_3_n_0
    SLICE_X113Y103       LUT6 (Prop_lut6_I1_O)        0.105     8.319 r  led_count[16]_i_4/O
                         net (fo=1, routed)           0.000     8.319    led_count[16]_i_4_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.776 r  led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.776    led_count_reg[16]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.976 r  led_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.976    led_count_reg[20]_i_1_n_5
    SLICE_X113Y104       FDCE                                         r  led_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.570    24.711    sys_clk_IBUF_BUFG
    SLICE_X113Y104       FDCE                                         r  led_count_reg[22]/C
                         clock pessimism              0.258    24.969    
                         clock uncertainty           -0.035    24.934    
    SLICE_X113Y104       FDCE (Setup_fdce_C_D)        0.059    24.993    led_count_reg[22]
  -------------------------------------------------------------------
                         required time                         24.993    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                 16.017    

Slack (MET) :             16.036ns  (required time - arrival time)
  Source:                 led_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 1.332ns (33.350%)  route 2.662ns (66.650%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.576     4.963    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  led_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.379     5.342 f  led_count_reg[2]/Q
                         net (fo=2, routed)           0.959     6.301    led_count_reg[2]
    SLICE_X112Y100       LUT4 (Prop_lut4_I1_O)        0.105     6.406 r  led_exist_i_7/O
                         net (fo=1, routed)           0.615     7.021    led_exist_i_7_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I1_O)        0.105     7.126 r  led_exist_i_3/O
                         net (fo=27, routed)          1.088     8.214    led_exist_i_3_n_0
    SLICE_X113Y103       LUT6 (Prop_lut6_I1_O)        0.105     8.319 r  led_count[16]_i_4/O
                         net (fo=1, routed)           0.000     8.319    led_count[16]_i_4_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.776 r  led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.776    led_count_reg[16]_i_1_n_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.957 r  led_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.957    led_count_reg[20]_i_1_n_7
    SLICE_X113Y104       FDCE                                         r  led_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.570    24.711    sys_clk_IBUF_BUFG
    SLICE_X113Y104       FDCE                                         r  led_count_reg[20]/C
                         clock pessimism              0.258    24.969    
                         clock uncertainty           -0.035    24.934    
    SLICE_X113Y104       FDCE (Setup_fdce_C_D)        0.059    24.993    led_count_reg[20]
  -------------------------------------------------------------------
                         required time                         24.993    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                 16.036    

Slack (MET) :             16.072ns  (required time - arrival time)
  Source:                 led_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.710ns (43.208%)  route 2.248ns (56.792%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.576     4.963    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  led_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.379     5.342 f  led_count_reg[2]/Q
                         net (fo=2, routed)           0.959     6.301    led_count_reg[2]
    SLICE_X112Y100       LUT4 (Prop_lut4_I1_O)        0.105     6.406 r  led_exist_i_7/O
                         net (fo=1, routed)           0.615     7.021    led_exist_i_7_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I1_O)        0.105     7.126 r  led_exist_i_3/O
                         net (fo=27, routed)          0.673     7.799    led_exist_i_3_n_0
    SLICE_X113Y99        LUT5 (Prop_lut5_I2_O)        0.105     7.904 r  led_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.904    led_count[0]_i_6_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.361 r  led_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.362    led_count_reg[0]_i_2_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.460 r  led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.460    led_count_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.558 r  led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.558    led_count_reg[8]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.656 r  led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.656    led_count_reg[12]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.921 r  led_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.921    led_count_reg[16]_i_1_n_6
    SLICE_X113Y103       FDCE                                         r  led_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.570    24.711    sys_clk_IBUF_BUFG
    SLICE_X113Y103       FDCE                                         r  led_count_reg[17]/C
                         clock pessimism              0.258    24.969    
                         clock uncertainty           -0.035    24.934    
    SLICE_X113Y103       FDCE (Setup_fdce_C_D)        0.059    24.993    led_count_reg[17]
  -------------------------------------------------------------------
                         required time                         24.993    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                 16.072    

Slack (MET) :             16.077ns  (required time - arrival time)
  Source:                 led_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.705ns (43.136%)  route 2.248ns (56.864%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.576     4.963    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  led_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.379     5.342 f  led_count_reg[2]/Q
                         net (fo=2, routed)           0.959     6.301    led_count_reg[2]
    SLICE_X112Y100       LUT4 (Prop_lut4_I1_O)        0.105     6.406 r  led_exist_i_7/O
                         net (fo=1, routed)           0.615     7.021    led_exist_i_7_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I1_O)        0.105     7.126 r  led_exist_i_3/O
                         net (fo=27, routed)          0.673     7.799    led_exist_i_3_n_0
    SLICE_X113Y99        LUT5 (Prop_lut5_I2_O)        0.105     7.904 r  led_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.904    led_count[0]_i_6_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.361 r  led_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.362    led_count_reg[0]_i_2_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.460 r  led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.460    led_count_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.558 r  led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.558    led_count_reg[8]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.656 r  led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.656    led_count_reg[12]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.916 r  led_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.916    led_count_reg[16]_i_1_n_4
    SLICE_X113Y103       FDCE                                         r  led_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.570    24.711    sys_clk_IBUF_BUFG
    SLICE_X113Y103       FDCE                                         r  led_count_reg[19]/C
                         clock pessimism              0.258    24.969    
                         clock uncertainty           -0.035    24.934    
    SLICE_X113Y103       FDCE (Setup_fdce_C_D)        0.059    24.993    led_count_reg[19]
  -------------------------------------------------------------------
                         required time                         24.993    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                 16.077    

Slack (MET) :             16.137ns  (required time - arrival time)
  Source:                 led_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 1.645ns (42.260%)  route 2.248ns (57.740%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 24.711 - 20.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.576     4.963    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  led_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.379     5.342 f  led_count_reg[2]/Q
                         net (fo=2, routed)           0.959     6.301    led_count_reg[2]
    SLICE_X112Y100       LUT4 (Prop_lut4_I1_O)        0.105     6.406 r  led_exist_i_7/O
                         net (fo=1, routed)           0.615     7.021    led_exist_i_7_n_0
    SLICE_X112Y100       LUT6 (Prop_lut6_I1_O)        0.105     7.126 r  led_exist_i_3/O
                         net (fo=27, routed)          0.673     7.799    led_exist_i_3_n_0
    SLICE_X113Y99        LUT5 (Prop_lut5_I2_O)        0.105     7.904 r  led_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.904    led_count[0]_i_6_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.361 r  led_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.362    led_count_reg[0]_i_2_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.460 r  led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.460    led_count_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.558 r  led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.558    led_count_reg[8]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.656 r  led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.656    led_count_reg[12]_i_1_n_0
    SLICE_X113Y103       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.856 r  led_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.856    led_count_reg[16]_i_1_n_5
    SLICE_X113Y103       FDCE                                         r  led_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.570    24.711    sys_clk_IBUF_BUFG
    SLICE_X113Y103       FDCE                                         r  led_count_reg[18]/C
                         clock pessimism              0.258    24.969    
                         clock uncertainty           -0.035    24.934    
    SLICE_X113Y103       FDCE (Setup_fdce_C_D)        0.059    24.993    led_count_reg[18]
  -------------------------------------------------------------------
                         required time                         24.993    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                 16.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 led_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.369ns (68.740%)  route 0.168ns (31.260%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.637     1.603    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  led_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  led_count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.911    led_count_reg[0]
    SLICE_X113Y99        LUT5 (Prop_lut5_I0_O)        0.042     1.953 r  led_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.953    led_count[0]_i_3_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.085 r  led_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.086    led_count_reg[0]_i_2_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.140 r  led_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.140    led_count_reg[4]_i_1_n_7
    SLICE_X113Y100       FDCE                                         r  led_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X113Y100       FDCE                                         r  led_count_reg[4]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X113Y100       FDCE (Hold_fdce_C_D)         0.105     2.061    led_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 led_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.380ns (69.367%)  route 0.168ns (30.633%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.637     1.603    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  led_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  led_count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.911    led_count_reg[0]
    SLICE_X113Y99        LUT5 (Prop_lut5_I0_O)        0.042     1.953 r  led_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.953    led_count[0]_i_3_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.085 r  led_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.086    led_count_reg[0]_i_2_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.151 r  led_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.151    led_count_reg[4]_i_1_n_5
    SLICE_X113Y100       FDCE                                         r  led_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X113Y100       FDCE                                         r  led_count_reg[6]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X113Y100       FDCE (Hold_fdce_C_D)         0.105     2.061    led_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 led_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.405ns (70.704%)  route 0.168ns (29.296%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.637     1.603    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  led_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  led_count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.911    led_count_reg[0]
    SLICE_X113Y99        LUT5 (Prop_lut5_I0_O)        0.042     1.953 r  led_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.953    led_count[0]_i_3_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.085 r  led_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.086    led_count_reg[0]_i_2_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.176 r  led_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.176    led_count_reg[4]_i_1_n_6
    SLICE_X113Y100       FDCE                                         r  led_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X113Y100       FDCE                                         r  led_count_reg[5]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X113Y100       FDCE (Hold_fdce_C_D)         0.105     2.061    led_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 led_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.405ns (70.704%)  route 0.168ns (29.296%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.637     1.603    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  led_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  led_count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.911    led_count_reg[0]
    SLICE_X113Y99        LUT5 (Prop_lut5_I0_O)        0.042     1.953 r  led_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.953    led_count[0]_i_3_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.085 r  led_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.086    led_count_reg[0]_i_2_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.176 r  led_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.176    led_count_reg[4]_i_1_n_4
    SLICE_X113Y100       FDCE                                         r  led_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X113Y100       FDCE                                         r  led_count_reg[7]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X113Y100       FDCE (Hold_fdce_C_D)         0.105     2.061    led_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 led_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.408ns (70.857%)  route 0.168ns (29.143%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.637     1.603    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  led_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  led_count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.911    led_count_reg[0]
    SLICE_X113Y99        LUT5 (Prop_lut5_I0_O)        0.042     1.953 r  led_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.953    led_count[0]_i_3_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.085 r  led_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.086    led_count_reg[0]_i_2_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.125 r  led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.125    led_count_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.179 r  led_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.179    led_count_reg[8]_i_1_n_7
    SLICE_X113Y101       FDCE                                         r  led_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X113Y101       FDCE                                         r  led_count_reg[8]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X113Y101       FDCE (Hold_fdce_C_D)         0.105     2.061    led_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 led_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.419ns (71.403%)  route 0.168ns (28.597%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.637     1.603    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  led_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  led_count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.911    led_count_reg[0]
    SLICE_X113Y99        LUT5 (Prop_lut5_I0_O)        0.042     1.953 r  led_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.953    led_count[0]_i_3_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.085 r  led_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.086    led_count_reg[0]_i_2_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.125 r  led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.125    led_count_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.190 r  led_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.190    led_count_reg[8]_i_1_n_5
    SLICE_X113Y101       FDCE                                         r  led_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X113Y101       FDCE                                         r  led_count_reg[10]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X113Y101       FDCE (Hold_fdce_C_D)         0.105     2.061    led_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 led_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.444ns (72.572%)  route 0.168ns (27.428%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.637     1.603    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  led_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  led_count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.911    led_count_reg[0]
    SLICE_X113Y99        LUT5 (Prop_lut5_I0_O)        0.042     1.953 r  led_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.953    led_count[0]_i_3_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.085 r  led_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.086    led_count_reg[0]_i_2_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.125 r  led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.125    led_count_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.215 r  led_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.215    led_count_reg[8]_i_1_n_4
    SLICE_X113Y101       FDCE                                         r  led_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X113Y101       FDCE                                         r  led_count_reg[11]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X113Y101       FDCE (Hold_fdce_C_D)         0.105     2.061    led_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 led_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.444ns (72.572%)  route 0.168ns (27.428%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.637     1.603    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  led_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  led_count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.911    led_count_reg[0]
    SLICE_X113Y99        LUT5 (Prop_lut5_I0_O)        0.042     1.953 r  led_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.953    led_count[0]_i_3_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.085 r  led_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.086    led_count_reg[0]_i_2_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.125 r  led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.125    led_count_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.215 r  led_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.215    led_count_reg[8]_i_1_n_6
    SLICE_X113Y101       FDCE                                         r  led_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X113Y101       FDCE                                         r  led_count_reg[9]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X113Y101       FDCE (Hold_fdce_C_D)         0.105     2.061    led_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 led_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.447ns (72.706%)  route 0.168ns (27.294%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.637     1.603    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  led_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  led_count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.911    led_count_reg[0]
    SLICE_X113Y99        LUT5 (Prop_lut5_I0_O)        0.042     1.953 r  led_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.953    led_count[0]_i_3_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.085 r  led_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.086    led_count_reg[0]_i_2_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.125 r  led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.125    led_count_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.164 r  led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.164    led_count_reg[8]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.218 r  led_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.218    led_count_reg[12]_i_1_n_7
    SLICE_X113Y102       FDCE                                         r  led_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X113Y102       FDCE                                         r  led_count_reg[12]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X113Y102       FDCE (Hold_fdce_C_D)         0.105     2.061    led_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 led_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.458ns (73.185%)  route 0.168ns (26.815%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.637     1.603    sys_clk_IBUF_BUFG
    SLICE_X113Y99        FDCE                                         r  led_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDCE (Prop_fdce_C_Q)         0.141     1.744 r  led_count_reg[0]/Q
                         net (fo=3, routed)           0.167     1.911    led_count_reg[0]
    SLICE_X113Y99        LUT5 (Prop_lut5_I0_O)        0.042     1.953 r  led_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.953    led_count[0]_i_3_n_0
    SLICE_X113Y99        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.085 r  led_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.086    led_count_reg[0]_i_2_n_0
    SLICE_X113Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.125 r  led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.125    led_count_reg[4]_i_1_n_0
    SLICE_X113Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.164 r  led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.164    led_count_reg[8]_i_1_n_0
    SLICE_X113Y102       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.229 r  led_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.229    led_count_reg[12]_i_1_n_5
    SLICE_X113Y102       FDCE                                         r  led_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.995     2.209    sys_clk_IBUF_BUFG
    SLICE_X113Y102       FDCE                                         r  led_count_reg[14]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X113Y102       FDCE (Hold_fdce_C_D)         0.105     2.061    led_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y102  FSM_sequential_model_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y102  FSM_sequential_model_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y102  FSM_sequential_model_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y99   led_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y101  led_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y101  led_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y102  led_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y102  led_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y102  led_count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y102  FSM_sequential_model_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y102  FSM_sequential_model_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y102  FSM_sequential_model_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y102  FSM_sequential_model_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y102  FSM_sequential_model_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y102  FSM_sequential_model_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y99   led_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y101  led_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y101  led_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y101  led_count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y99   led_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y99   led_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y99   led_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y99   led_count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y102  FSM_sequential_model_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y102  FSM_sequential_model_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y102  FSM_sequential_model_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y102  FSM_sequential_model_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y102  FSM_sequential_model_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y102  FSM_sequential_model_reg[2]/C



