PARAMETER VERSION = 2.1.0

# Clock Ports
PORT sys_clk_n   = sys_clk_n,   DIR = I, SIGIS = CLK
PORT sys_clk_p   = sys_clk_p,   DIR = I, SIGIS = CLK
PORT dly_clk_n   = dly_clk_n,   DIR = I, SIGIS = CLK
PORT dly_clk_p   = dly_clk_p,   DIR = I, SIGIS = CLK
PORT aux0_clk_n  = aux0_clk_n,  DIR = I, SIGIS = CLK
PORT aux0_clk_p  = aux0_clk_p,  DIR = I, SIGIS = CLK
PORT aux1_clk_n  = aux1_clk_n,  DIR = I, SIGIS = CLK
PORT aux1_clk_p  = aux1_clk_p,  DIR = I, SIGIS = CLK

PORT leddies = leddies, DIR = O,  VEC =  [3:0]

# EPB Ports
PORT epb_clk_in  = epb_clk_in,  DIR = I
PORT epb_data    = epb_data,    DIR = IO, VEC = [15:0]
PORT epb_addr    = epb_addr,    DIR = I,  VEC = [22:0]
PORT epb_addr_gp = epb_addr_gp, DIR = I,  VEC =  [5:0]
PORT epb_cs_n    = epb_cs_n,    DIR = I
PORT epb_be_n    = epb_be_n,    DIR = I,  VEC =  [1:0]
PORT epb_r_w_n   = epb_r_w_n,   DIR = I
PORT epb_oe_n    = epb_oe_n,    DIR = I
PORT epb_rdy     = epb_rdy,     DIR = O

PORT ppc_irq_n   = ppc_irq_n,   DIR = O

PORT adc0_ser_clk = adc0_adc3wire_clk,    DIR = O
PORT adc0_ser_dat = adc0_adc3wire_data,   DIR = O
PORT adc0_ser_cs  = adc0_adc3wire_strobe, DIR = O

PORT adc1_ser_clk = adc1_adc3wire_clk,    DIR = O
PORT adc1_ser_dat = adc1_adc3wire_data,   DIR = O
PORT adc1_ser_cs  = adc1_adc3wire_strobe, DIR = O

BEGIN kat_iic_controller
 PARAMETER HW_VER = 1.00.a
 PARAMETER INSTANCE = iic_adc0
 PARAMETER C_BASEADDR = 0x00040000
 PARAMETER C_HIGHADDR = 0x00047FFF
 PARAMETER CORE_FREQ = 83333
 PARAMETER IIC_FREQ = 100
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 
 PORT sda_i = iic_adc0_sda_i
 PORT sda_o = iic_adc0_sda_o
 PORT sda_t = iic_adc0_sda_t
 PORT scl_i = iic_adc0_scl_i
 PORT scl_o = iic_adc0_scl_o
 PORT scl_t = iic_adc0_scl_t
END

PORT adc0_iic_sda = adc0_iic_sda, DIR = IO
PORT adc0_iic_scl = adc0_iic_scl, DIR = IO

BEGIN iic_infrastructure
 PARAMETER HW_VER = 1.00.a
 PARAMETER INSTANCE = iic_infrastructure_adc0
 PORT Sda_I = iic_adc0_sda_i
 PORT Sda_O = iic_adc0_sda_o
 PORT Sda_T = iic_adc0_sda_t
 PORT Scl_I = iic_adc0_scl_i
 PORT Scl_O = iic_adc0_scl_o
 PORT Scl_T = iic_adc0_scl_t
 PORT Sda   = adc0_iic_sda
 PORT Scl   = adc0_iic_scl
END

BEGIN kat_iic_controller
 PARAMETER HW_VER = 1.00.a
 PARAMETER INSTANCE = iic_adc1
 PARAMETER C_BASEADDR = 0x00048000
 PARAMETER C_HIGHADDR = 0x0004FFFF
 PARAMETER CORE_FREQ = 83333
 PARAMETER IIC_FREQ = 100
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 
 PORT sda_i = iic_adc1_sda_i
 PORT sda_o = iic_adc1_sda_o
 PORT sda_t = iic_adc1_sda_t
 PORT scl_i = iic_adc1_scl_i
 PORT scl_o = iic_adc1_scl_o
 PORT scl_t = iic_adc1_scl_t
END


PORT adc1_iic_sda = adc1_iic_sda, DIR = IO
PORT adc1_iic_scl = adc1_iic_scl, DIR = IO

BEGIN iic_infrastructure
 PARAMETER HW_VER = 1.00.a
 PARAMETER INSTANCE = iic_infrastructure_adc1
 PORT Sda_I = iic_adc1_sda_i
 PORT Sda_O = iic_adc1_sda_o
 PORT Sda_T = iic_adc1_sda_t
 PORT Scl_I = iic_adc1_scl_i
 PORT Scl_O = iic_adc1_scl_o
 PORT Scl_T = iic_adc1_scl_t
 PORT Sda   = adc1_iic_sda
 PORT Scl   = adc1_iic_scl
END

# kat_adc/adc0
BEGIN kat_adc_interface
 PARAMETER INSTANCE = kat_adc_adc0
 PARAMETER HW_VER = 1.00.a
 PORT user_data_valid = kat_adc_adc0_user_data_valid
 PORT user_datai0 = kat_adc_adc0_user_datai0
 PORT user_datai1 = kat_adc_adc0_user_datai1
 PORT user_datai2 = kat_adc_adc0_user_datai2
 PORT user_datai3 = kat_adc_adc0_user_datai3
 PORT user_dataq0 = kat_adc_adc0_user_dataq0
 PORT user_dataq1 = kat_adc_adc0_user_dataq1
 PORT user_dataq2 = kat_adc_adc0_user_dataq2
 PORT user_dataq3 = kat_adc_adc0_user_dataq3
 PORT user_overrange = kat_adc_adc0_user_overrange
 PORT user_sync0 = kat_adc_adc0_user_sync0
 PORT user_sync1 = kat_adc_adc0_user_sync1
 PORT user_sync2 = kat_adc_adc0_user_sync2
 PORT user_sync3 = kat_adc_adc0_user_sync3
 PORT adc_clk_p = adc0clk_p
 PORT adc_clk_n = adc0clk_n
 PORT adc_sync_p = adc0sync_p
 PORT adc_sync_n = adc0sync_n
 PORT adc_overrange_p = adc0overrange_p
 PORT adc_overrange_n = adc0overrange_n
 PORT adc_di_d_p = adc0di_d_p
 PORT adc_di_d_n = adc0di_d_n
 PORT adc_di_p = adc0di_p
 PORT adc_di_n = adc0di_n
 PORT adc_dq_d_p = adc0dq_d_p
 PORT adc_dq_d_n = adc0dq_d_n
 PORT adc_dq_p = adc0dq_p
 PORT adc_dq_n = adc0dq_n
 PORT adc_rst = adc0rst
 PORT adc_powerdown = adc0powerdown
 PORT ctrl_reset = adc0_adc_reset
 PORT ctrl_clk_in = adc0_clk
 PORT ctrl_clk_out = adc0_clk
 PORT ctrl_clk90_out = adc0_clk90
 PORT ctrl_dcm_locked = adc0_dcm_locked
 PORT dcm_reset = adc0_dcm_reset
 PORT dcm_psdone = adc0_psdone
 PORT ctrl_clk180_out = adc0_clk180
 PORT ctrl_clk270_out = adc0_clk270
 PORT dcm_psclk = adc0_psclk
 PORT dcm_psen = adc0_psen
 PORT dcm_psincdec = adc0_psincdec
END

PORT adc0_clk_p = adc0clk_p, DIR = in, SIGIS = CLK
PORT adc0_clk_n = adc0clk_n, DIR = in, SIGIS = CLK
PORT adc0_sync_p = adc0sync_p, DIR = in
PORT adc0_sync_n = adc0sync_n, DIR = in
PORT adc0_overrange_p = adc0overrange_p, DIR = in
PORT adc0_overrange_n = adc0overrange_n, DIR = in
PORT adc0_di_d_p = adc0di_d_p, DIR = in, VEC = [7:0]
PORT adc0_di_d_n = adc0di_d_n, DIR = in, VEC = [7:0]
PORT adc0_di_p = adc0di_p, DIR = in, VEC = [7:0]
PORT adc0_di_n = adc0di_n, DIR = in, VEC = [7:0]
PORT adc0_dq_d_p = adc0dq_d_p, DIR = in, VEC = [7:0]
PORT adc0_dq_d_n = adc0dq_d_n, DIR = in, VEC = [7:0]
PORT adc0_dq_p = adc0dq_p, DIR = in, VEC = [7:0]
PORT adc0_dq_n = adc0dq_n, DIR = in, VEC = [7:0]
PORT adc0_rst = adc0rst, DIR = out
PORT adc0_powerdown = adc0powerdown, DIR = out

BEGIN kat_adc
 PARAMETER INSTANCE = kat_adc_inst
 PARAMETER HW_VER = 1.00.a
 PORT clk     = adc0_clk
 PORT rst     = 0b0
 PORT leddies = leddies
 PORT adc0_data_valid = kat_adc_adc0_user_data_valid
 PORT adc0_datai0 = kat_adc_adc0_user_datai0
 PORT adc0_datai1 = kat_adc_adc0_user_datai1
 PORT adc0_datai2 = kat_adc_adc0_user_datai2
 PORT adc0_datai3 = kat_adc_adc0_user_datai3
 PORT adc0_dataq0 = kat_adc_adc0_user_dataq0
 PORT adc0_dataq1 = kat_adc_adc0_user_dataq1
 PORT adc0_dataq2 = kat_adc_adc0_user_dataq2
 PORT adc0_dataq3 = kat_adc_adc0_user_dataq3
 PORT adc0_outofrange = kat_adc_adc0_user_overrange
 PORT adc0_sync0 = kat_adc_adc0_user_sync0
 PORT adc0_sync1 = kat_adc_adc0_user_sync1
 PORT adc0_sync2 = kat_adc_adc0_user_sync2
 PORT adc0_sync3 = kat_adc_adc0_user_sync3
 PORT adc1_data_valid = kat_adc_adc1_user_data_valid
 PORT adc1_datai0 = kat_adc_adc1_user_datai0
 PORT adc1_datai1 = kat_adc_adc1_user_datai1
 PORT adc1_datai2 = kat_adc_adc1_user_datai2
 PORT adc1_datai3 = kat_adc_adc1_user_datai3
 PORT adc1_dataq0 = kat_adc_adc1_user_dataq0
 PORT adc1_dataq1 = kat_adc_adc1_user_dataq1
 PORT adc1_dataq2 = kat_adc_adc1_user_dataq2
 PORT adc1_dataq3 = kat_adc_adc1_user_dataq3
 PORT adc1_outofrange = kat_adc_adc1_user_overrange
 PORT adc1_sync0 = kat_adc_adc1_user_sync0
 PORT adc1_sync1 = kat_adc_adc1_user_sync1
 PORT adc1_sync2 = kat_adc_adc1_user_sync2
 PORT adc1_sync3 = kat_adc_adc1_user_sync3
 PORT qdr0_ack = kat_adc_qdr0_ack
 PORT qdr0_cal_fail = kat_adc_qdr0_cal_fail
 PORT qdr0_din = kat_adc_qdr0_data_out
 PORT qdr0_phy_ready = kat_adc_qdr0_phy_ready
 PORT qdr0_address = kat_adc_qdr0_address
 PORT qdr0_be = kat_adc_qdr0_be
 PORT qdr0_dout = kat_adc_qdr0_data_in
 PORT qdr0_rd_en = kat_adc_qdr0_rd_en
 PORT qdr0_wr_en = kat_adc_qdr0_wr_en
 PORT qdr1_ack = kat_adc_qdr1_ack
 PORT qdr1_cal_fail = kat_adc_qdr1_cal_fail
 PORT qdr1_din = kat_adc_qdr1_data_out
 PORT qdr1_phy_ready = kat_adc_qdr1_phy_ready
 PORT qdr1_address = kat_adc_qdr1_address
 PORT qdr1_be = kat_adc_qdr1_be
 PORT qdr1_dout = kat_adc_qdr1_data_in
 PORT qdr1_rd_en = kat_adc_qdr1_rd_en
 PORT qdr1_wr_en = kat_adc_qdr1_wr_en

 PORT ctrl        = kat_adc_ctrl
 PORT status      = kat_adc_status
 PORT overrange   = kat_adc_overrange
 PORT sync_count0 = kat_adc_sync_count0
 PORT sync_count1 = kat_adc_sync_count1

 PORT debug       = debug
END
PORT gpio_a = debug, DIR = out, VEC = [8:0]

BEGIN opb_katadccontroller
 PARAMETER INSTANCE     = opb_katadccontroller_0
 PARAMETER HW_VER       = 1.00.a
 PARAMETER C_BASEADDR   = 0x00020000
 PARAMETER C_HIGHADDR   = 0x0002ffff
 PARAMETER AUTOCONFIG_0 = 1
 PARAMETER AUTOCONFIG_1 = 1
 PARAMETER INTERLEAVED_0 = 0
 PARAMETER INTERLEAVED_1 = 0
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT adc0_adc3wire_clk = adc0_adc3wire_clk
 PORT adc0_adc3wire_data = adc0_adc3wire_data
 PORT adc0_adc3wire_strobe = adc0_adc3wire_strobe
 PORT adc0_adc_reset = adc0_adc_reset
 PORT adc0_dcm_reset = adc0_dcm_reset
 PORT adc1_adc3wire_clk = adc1_adc3wire_clk
 PORT adc1_adc3wire_data = adc1_adc3wire_data
 PORT adc1_adc3wire_strobe = adc1_adc3wire_strobe
 PORT adc1_adc_reset = adc1_adc_reset
 PORT adc1_dcm_reset = adc1_dcm_reset
 PORT adc0_psclk = adc0_psclk
 PORT adc0_psen = adc0_psen
 PORT adc0_psincdec = adc0_psincdec
 PORT adc0_psdone = adc0_psdone
 PORT adc0_clk = adc0_clk
 PORT adc1_psclk = adc1_psclk
 PORT adc1_psen = adc1_psen
 PORT adc1_psincdec = adc1_psincdec
 PORT adc1_psdone = adc1_psdone
 PORT adc1_clk = adc1_clk
END

# kat_adc/adc1
BEGIN kat_adc_interface
 PARAMETER INSTANCE = kat_adc_adc1
 PARAMETER HW_VER = 1.00.a
 PORT user_data_valid = kat_adc_adc1_user_data_valid
 PORT user_datai0 = kat_adc_adc1_user_datai0
 PORT user_datai1 = kat_adc_adc1_user_datai1
 PORT user_datai2 = kat_adc_adc1_user_datai2
 PORT user_datai3 = kat_adc_adc1_user_datai3
 PORT user_dataq0 = kat_adc_adc1_user_dataq0
 PORT user_dataq1 = kat_adc_adc1_user_dataq1
 PORT user_dataq2 = kat_adc_adc1_user_dataq2
 PORT user_dataq3 = kat_adc_adc1_user_dataq3
 PORT user_overrange = kat_adc_adc1_user_overrange
 PORT user_sync0 = kat_adc_adc1_user_sync0
 PORT user_sync1 = kat_adc_adc1_user_sync1
 PORT user_sync2 = kat_adc_adc1_user_sync2
 PORT user_sync3 = kat_adc_adc1_user_sync3
 PORT adc_clk_p = adc1clk_p
 PORT adc_clk_n = adc1clk_n
 PORT adc_sync_p = adc1sync_p
 PORT adc_sync_n = adc1sync_n
 PORT adc_overrange_p = adc1overrange_p
 PORT adc_overrange_n = adc1overrange_n
 PORT adc_di_d_p = adc1di_d_p
 PORT adc_di_d_n = adc1di_d_n
 PORT adc_di_p = adc1di_p
 PORT adc_di_n = adc1di_n
 PORT adc_dq_d_p = adc1dq_d_p
 PORT adc_dq_d_n = adc1dq_d_n
 PORT adc_dq_p = adc1dq_p
 PORT adc_dq_n = adc1dq_n
 PORT adc_rst = adc1rst
 PORT adc_powerdown = adc1powerdown
 PORT ctrl_reset = adc1_adc_reset
 PORT ctrl_clk_in = adc1_clk
 PORT ctrl_clk_out = adc1_clk
 PORT ctrl_clk90_out = adc1_clk90
 PORT ctrl_dcm_locked = adc1_dcm_locked
 PORT dcm_reset = adc1_dcm_reset
 PORT dcm_psdone = adc1_psdone
 PORT ctrl_clk180_out = adc1_clk180
 PORT ctrl_clk270_out = adc1_clk270
 PORT dcm_psclk = adc1_psclk
 PORT dcm_psen = adc1_psen
 PORT dcm_psincdec = adc1_psincdec
END

PORT adc1_clk_p = adc1clk_p, DIR = in, SIGIS = CLK
PORT adc1_clk_n = adc1clk_n, DIR = in, SIGIS = CLK
PORT adc1_sync_p = adc1sync_p, DIR = in
PORT adc1_sync_n = adc1sync_n, DIR = in
PORT adc1_overrange_p = adc1overrange_p, DIR = in
PORT adc1_overrange_n = adc1overrange_n, DIR = in
PORT adc1_di_d_p = adc1di_d_p, DIR = in, VEC = [7:0]
PORT adc1_di_d_n = adc1di_d_n, DIR = in, VEC = [7:0]
PORT adc1_di_p = adc1di_p, DIR = in, VEC = [7:0]
PORT adc1_di_n = adc1di_n, DIR = in, VEC = [7:0]
PORT adc1_dq_d_p = adc1dq_d_p, DIR = in, VEC = [7:0]
PORT adc1_dq_d_n = adc1dq_d_n, DIR = in, VEC = [7:0]
PORT adc1_dq_p = adc1dq_p, DIR = in, VEC = [7:0]
PORT adc1_dq_n = adc1dq_n, DIR = in, VEC = [7:0]
PORT adc1_rst = adc1rst, DIR = out
PORT adc1_powerdown = adc1powerdown, DIR = out


BEGIN roach_infrastructure
  PARAMETER INSTANCE = infrastructure_inst
  PARAMETER HW_VER   = 1.00.a
  PORT sys_clk_n     = sys_clk_n
  PORT sys_clk_p     = sys_clk_p
  PORT dly_clk_n     = dly_clk_n
  PORT dly_clk_p     = dly_clk_p
  PORT aux0_clk_n    = aux0_clk_n
  PORT aux0_clk_p    = aux0_clk_p
  PORT aux1_clk_n    = aux1_clk_n
  PORT aux1_clk_p    = aux1_clk_p
  PORT epb_clk_in    = epb_clk_in
  PORT sys_clk       = sys_clk
  PORT sys_clk90     = sys_clk90
  PORT sys_clk180    = sys_clk180
  PORT sys_clk270    = sys_clk270
  PORT sys_clk_lock  = sys_clk_lock
  PORT sys_clk2x     = sys_clk2x
  PORT sys_clk2x90   = sys_clk2x90
  PORT sys_clk2x180  = sys_clk2x180
  PORT sys_clk2x270  = sys_clk2x270
  PORT dly_clk       = dly_clk
  PORT aux0_clk      = aux0_clk
  PORT aux0_clk90    = aux0_clk90
  PORT aux0_clk180   = aux0_clk180
  PORT aux0_clk270   = aux0_clk270
  PORT aux1_clk      = aux1_clk
  PORT aux1_clk90    = aux1_clk90
  PORT aux1_clk180   = aux1_clk180
  PORT aux1_clk270   = aux1_clk270
  PORT aux0_clk2x    = aux0_clk2x
  PORT aux0_clk2x90  = aux0_clk2x90
  PORT aux0_clk2x180 = aux0_clk2x180
  PORT aux0_clk2x270 = aux0_clk2x270
  PORT epb_clk       = epb_clk
  PORT idelay_rst    = sys_reset
  PORT idelay_rdy    = idelay_rdy
END

BEGIN reset_block
  PARAMETER INSTANCE = reset_block_inst
  PARAMETER HW_VER   = 1.00.a
  PARAMETER DELAY    = 10
  PARAMETER WIDTH    = 50
  PORT clk           = epb_clk
  PORT async_reset_i = 0b0
  PORT reset_i       = 0b0
  PORT reset_o       = sys_reset
END

BEGIN opb_v20
  PARAMETER INSTANCE = opb0
  PARAMETER HW_VER = 1.10.c
  PARAMETER C_EXT_RESET_HIGH = 1
  PARAMETER C_REG_GRANTS = 0
  PORT SYS_Rst = 0b0
  PORT OPB_Clk = epb_clk
END

BEGIN epb_opb_bridge
  PARAMETER INSTANCE = epb_opb_bridge_inst
  PARAMETER HW_VER   = 1.00.a
  BUS_INTERFACE MOPB = opb0
  PORT OPB_Clk       = epb_clk
  PORT sys_reset     = 0b0
  PORT epb_data_oe_n = epb_data_oe_n
  PORT epb_cs_n      = epb_cs_n_int
  PORT epb_oe_n      = epb_oe_n_int
  PORT epb_r_w_n     = epb_r_w_n_int
  PORT epb_be_n      = epb_be_n_int
  PORT epb_addr      = epb_addr_int
  PORT epb_addr_gp   = epb_addr_gp_int
  PORT epb_data_i    = epb_data_i
  PORT epb_data_o    = epb_data_o
  PORT epb_rdy       = epb_rdy
END

BEGIN epb_infrastructure
  PARAMETER INSTANCE   = epb_infrastructure_inst
  PARAMETER HW_VER     = 1.00.a

  PORT epb_data_buf    = epb_data
  PORT epb_data_oe_n_i = epb_data_oe_n
  PORT epb_data_out_i  = epb_data_o
  PORT epb_data_in_o   = epb_data_i
  PORT epb_oe_n_buf    = epb_oe_n
  PORT epb_oe_n        = epb_oe_n_int
  PORT epb_cs_n_buf    = epb_cs_n
  PORT epb_cs_n        = epb_cs_n_int
  PORT epb_be_n_buf    = epb_be_n
  PORT epb_be_n        = epb_be_n_int
  PORT epb_r_w_n_buf   = epb_r_w_n
  PORT epb_r_w_n       = epb_r_w_n_int
  PORT epb_addr_buf    = epb_addr
  PORT epb_addr        = epb_addr_int
  PORT epb_addr_gp_buf = epb_addr_gp
  PORT epb_addr_gp     = epb_addr_gp_int
END

BEGIN sys_block
  PARAMETER INSTANCE = sys_block_inst
  PARAMETER HW_VER = 1.00.a

  PARAMETER BOARD_ID     = 0xdeaf
  PARAMETER REV_MAJOR    = 0x0
  PARAMETER REV_MINOR    = 0x0
  PARAMETER REV_RCS      = 0x0
  PARAMETER RCS_UPTODATE = 0x0

  PARAMETER C_BASEADDR   = 0x00000000
  PARAMETER C_HIGHADDR   = 0x0000FFFF
  BUS_INTERFACE SOPB = opb0

  PORT OPB_Clk    = epb_clk
  PORT irq_n      = ppc_irq_n
  PORT app_irq    = 0x0000

  PORT fab_clk    = adc0_clk
END

############################
# Simulink interfaces      #
############################

# kat_adc/XSG core config


# kat_adc/qdr0
BEGIN qdr_controller
 PARAMETER INSTANCE = qdr0_controller
 PARAMETER CLK_FREQ = 350
 PARAMETER HW_VER   = 1.00.a
 PORT clk0    = adc0_clk
 PORT clk180  = adc0_clk180
 PORT clk270  = adc0_clk270
 PORT div_clk = epb_clk
 PORT reset   = 0b0
 PORT qdr_k_n       = qdr0_k_n
 PORT qdr_k         = qdr0_k
 PORT qdr_d         = qdr0_d
 PORT qdr_bw_n      = qdr0_bw_n
 PORT qdr_sa        = qdr0_sa
 PORT qdr_w_n       = qdr0_w_n
 PORT qdr_r_n       = qdr0_r_n
 PORT qdr_q         = qdr0_q
 PORT qdr_cq_n      = qdr0_cq_n
 PORT qdr_cq        = qdr0_cq
 PORT qdr_qvld      = qdr0_qvld
 PORT qdr_dll_off_n = qdr0_dll_off_n
 PORT phy_rdy  = kat_adc_qdr0_phy_ready 
 PORT cal_fail = kat_adc_qdr0_cal_fail
 BUS_INTERFACE MQDR = kat_adc_qdr0
END

PORT qdr0_k_n       = qdr0_k_n       , DIR = O
PORT qdr0_k         = qdr0_k         , DIR = O
PORT qdr0_d         = qdr0_d         , DIR = O, VEC = [17:0]
PORT qdr0_bw_n      = qdr0_bw_n      , DIR = O, VEC =  [1:0]
PORT qdr0_sa        = qdr0_sa        , DIR = O, VEC = [21:0]
PORT qdr0_w_n       = qdr0_w_n       , DIR = O
PORT qdr0_r_n       = qdr0_r_n       , DIR = O
PORT qdr0_q         = qdr0_q         , DIR = I, VEC = [17:0]
PORT qdr0_cq_n      = qdr0_cq_n      , DIR = I
PORT qdr0_cq        = qdr0_cq        , DIR = I
PORT qdr0_qvld      = qdr0_qvld      , DIR = I
PORT qdr0_dll_off_n = qdr0_dll_off_n , DIR = O


BEGIN opb_qdr_sniffer
 PARAMETER INSTANCE   = qdr0_sniffer
 PARAMETER HW_VER     = 1.00.a
 PARAMETER ENABLE     = 1
 PARAMETER C_BASEADDR = 0x02000000
 PARAMETER C_HIGHADDR = 0x02ffffff
 BUS_INTERFACE SQDR = kat_adc_qdr0
 BUS_INTERFACE SOPB = opb0
 PORT qdr_clk       = adc0_clk
 PORT slave_addr    = kat_adc_qdr0_address
 PORT slave_wr_strb = kat_adc_qdr0_wr_en
 PORT slave_wr_data = kat_adc_qdr0_data_in
 PORT slave_wr_be   = kat_adc_qdr0_be
 PORT slave_rd_strb = kat_adc_qdr0_rd_en
 PORT slave_rd_data = kat_adc_qdr0_data_out
 PORT slave_ack     = kat_adc_qdr0_ack
END

# kat_adc/qdr1
BEGIN qdr_controller
 PARAMETER INSTANCE = qdr1_controller
 PARAMETER CLK_FREQ = 300
 PARAMETER HW_VER   = 1.00.a
 PORT clk0    = adc0_clk
 PORT clk180  = adc0_clk180
 PORT clk270  = adc0_clk270
 PORT div_clk = epb_clk
 PORT reset   = 0b0
 PORT qdr_k_n       = qdr1_k_n
 PORT qdr_k         = qdr1_k
 PORT qdr_d         = qdr1_d
 PORT qdr_bw_n      = qdr1_bw_n
 PORT qdr_sa        = qdr1_sa
 PORT qdr_w_n       = qdr1_w_n
 PORT qdr_r_n       = qdr1_r_n
 PORT qdr_q         = qdr1_q
 PORT qdr_cq_n      = qdr1_cq_n
 PORT qdr_cq        = qdr1_cq
 PORT qdr_qvld      = qdr1_qvld
 PORT qdr_dll_off_n = qdr1_dll_off_n
 PORT phy_rdy  = kat_adc_qdr1_phy_ready 
 PORT cal_fail = kat_adc_qdr1_cal_fail
 BUS_INTERFACE MQDR = kat_adc_qdr1
END

PORT qdr1_k_n       = qdr1_k_n       , DIR = O
PORT qdr1_k         = qdr1_k         , DIR = O
PORT qdr1_d         = qdr1_d         , DIR = O, VEC = [17:0]
PORT qdr1_bw_n      = qdr1_bw_n      , DIR = O, VEC =  [1:0]
PORT qdr1_sa        = qdr1_sa        , DIR = O, VEC = [21:0]
PORT qdr1_w_n       = qdr1_w_n       , DIR = O
PORT qdr1_r_n       = qdr1_r_n       , DIR = O
PORT qdr1_q         = qdr1_q         , DIR = I, VEC = [17:0]
PORT qdr1_cq_n      = qdr1_cq_n      , DIR = I
PORT qdr1_cq        = qdr1_cq        , DIR = I
PORT qdr1_qvld      = qdr1_qvld      , DIR = I
PORT qdr1_dll_off_n = qdr1_dll_off_n , DIR = O


BEGIN opb_qdr_sniffer
 PARAMETER INSTANCE   = qdr1_sniffer
 PARAMETER HW_VER     = 1.00.a
 PARAMETER ENABLE     = 1
 PARAMETER C_BASEADDR = 0x03000000
 PARAMETER C_HIGHADDR = 0x03ffffff
 BUS_INTERFACE SQDR = kat_adc_qdr1
 BUS_INTERFACE SOPB = opb0
 PORT qdr_clk       = adc0_clk
 PORT slave_addr    = kat_adc_qdr1_address
 PORT slave_wr_strb = kat_adc_qdr1_wr_en
 PORT slave_wr_data = kat_adc_qdr1_data_in
 PORT slave_wr_be   = kat_adc_qdr1_be
 PORT slave_rd_strb = kat_adc_qdr1_rd_en
 PORT slave_rd_data = kat_adc_qdr1_data_out
 PORT slave_ack     = kat_adc_qdr1_ack
END


# kat_adc/ctrl
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = kat_adc_ctrl_reg
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01000000
 PARAMETER C_HIGHADDR = 0x010000FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = kat_adc_ctrl
 PORT user_clk = adc0_clk
END

# kat_adc/status
BEGIN opb_register_simulink2ppc
 PARAMETER INSTANCE = kat_adc_status_reg
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01000100
 PARAMETER C_HIGHADDR = 0x010001FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_in = kat_adc_status
 PORT user_clk = adc0_clk
END

# kat_adc/overrange
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = kat_adc_overrange_reg
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01000200
 PARAMETER C_HIGHADDR = 0x010002FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = kat_adc_overrange
 PORT user_clk = adc0_clk
END

# kat_adc/sync_count0
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = kat_adc_sync_count0_reg
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01000300
 PARAMETER C_HIGHADDR = 0x010003FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = kat_adc_sync_count0
 PORT user_clk = adc0_clk
END

# kat_adc/sync_count1
BEGIN opb_register_ppc2simulink
 PARAMETER INSTANCE = kat_adc_sync_count1_reg
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x01000400
 PARAMETER C_HIGHADDR = 0x010004FF
 BUS_INTERFACE SOPB = opb0
 PORT OPB_Clk = epb_clk
 PORT user_data_out = kat_adc_sync_count1
 PORT user_clk = adc0_clk
END


