#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5da323632700 .scope module, "test_alu" "test_alu" 2 3;
 .timescale -9 -12;
v0x5da323648df0_0 .var "a", 31 0;
v0x5da323648ed0_0 .var "alu_control", 3 0;
v0x5da323648fa0_0 .var "b", 31 0;
v0x5da3236490a0_0 .net "result", 31 0, v0x5da323648b60_0;  1 drivers
v0x5da323649170_0 .net "zero", 0 0, L_0x5da3236592d0;  1 drivers
S_0x5da323632880 .scope module, "dut" "alu" 2 9, 3 4 0, S_0x5da323632700;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 4 "alu_control"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "zero"
P_0x5da3235f8450 .param/l "ALU_ADD" 1 3 14, C4<0000>;
P_0x5da3235f8490 .param/l "ALU_AND" 1 3 16, C4<0010>;
P_0x5da3235f84d0 .param/l "ALU_OR" 1 3 17, C4<0011>;
P_0x5da3235f8510 .param/l "ALU_SLL" 1 3 19, C4<0101>;
P_0x5da3235f8550 .param/l "ALU_SLT" 1 3 22, C4<1000>;
P_0x5da3235f8590 .param/l "ALU_SLTU" 1 3 23, C4<1001>;
P_0x5da3235f85d0 .param/l "ALU_SRA" 1 3 21, C4<0111>;
P_0x5da3235f8610 .param/l "ALU_SRL" 1 3 20, C4<0110>;
P_0x5da3235f8650 .param/l "ALU_SUB" 1 3 15, C4<0001>;
P_0x5da3235f8690 .param/l "ALU_XOR" 1 3 18, C4<0100>;
L_0x719222c19018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5da323620930_0 .net/2u *"_s0", 31 0, L_0x719222c19018;  1 drivers
v0x5da3236488e0_0 .net "a", 31 0, v0x5da323648df0_0;  1 drivers
v0x5da3236489c0_0 .net "alu_control", 3 0, v0x5da323648ed0_0;  1 drivers
v0x5da323648a80_0 .net "b", 31 0, v0x5da323648fa0_0;  1 drivers
v0x5da323648b60_0 .var "result", 31 0;
v0x5da323648c90_0 .net "zero", 0 0, L_0x5da3236592d0;  alias, 1 drivers
E_0x5da3235f8c50 .event edge, v0x5da3236489c0_0, v0x5da3236488e0_0, v0x5da323648a80_0;
L_0x5da3236592d0 .cmp/eq 32, v0x5da323648b60_0, L_0x719222c19018;
    .scope S_0x5da323632880;
T_0 ;
    %wait E_0x5da3235f8c50;
    %load/vec4 v0x5da3236489c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5da323648b60_0, 0, 32;
    %jmp T_0.11;
T_0.0 ;
    %load/vec4 v0x5da3236488e0_0;
    %load/vec4 v0x5da323648a80_0;
    %add;
    %store/vec4 v0x5da323648b60_0, 0, 32;
    %jmp T_0.11;
T_0.1 ;
    %load/vec4 v0x5da3236488e0_0;
    %load/vec4 v0x5da323648a80_0;
    %sub;
    %store/vec4 v0x5da323648b60_0, 0, 32;
    %jmp T_0.11;
T_0.2 ;
    %load/vec4 v0x5da3236488e0_0;
    %load/vec4 v0x5da323648a80_0;
    %and;
    %store/vec4 v0x5da323648b60_0, 0, 32;
    %jmp T_0.11;
T_0.3 ;
    %load/vec4 v0x5da3236488e0_0;
    %load/vec4 v0x5da323648a80_0;
    %or;
    %store/vec4 v0x5da323648b60_0, 0, 32;
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v0x5da3236488e0_0;
    %load/vec4 v0x5da323648a80_0;
    %xor;
    %store/vec4 v0x5da323648b60_0, 0, 32;
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v0x5da3236488e0_0;
    %load/vec4 v0x5da323648a80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5da323648b60_0, 0, 32;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v0x5da3236488e0_0;
    %load/vec4 v0x5da323648a80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5da323648b60_0, 0, 32;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x5da3236488e0_0;
    %load/vec4 v0x5da323648a80_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5da323648b60_0, 0, 32;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x5da3236488e0_0;
    %load/vec4 v0x5da323648a80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %store/vec4 v0x5da323648b60_0, 0, 32;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x5da3236488e0_0;
    %load/vec4 v0x5da323648a80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %store/vec4 v0x5da323648b60_0, 0, 32;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5da323632700;
T_1 ;
    %vpi_call 2 12 "$display", "=== ALU Unit Test ===" {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x5da323648df0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5da323648fa0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5da323648ed0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 17 "$display", "ADD: %d + %d = %d", v0x5da323648df0_0, v0x5da323648fa0_0, v0x5da3236490a0_0 {0 0 0};
    %pushi/vec4 61680, 0, 32;
    %store/vec4 v0x5da323648df0_0, 0, 32;
    %pushi/vec4 65280, 0, 32;
    %store/vec4 v0x5da323648fa0_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5da323648ed0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 22 "$display", "AND: 0x%h & 0x%h = 0x%h", v0x5da323648df0_0, v0x5da323648fa0_0, v0x5da3236490a0_0 {0 0 0};
    %vpi_call 2 24 "$display", "=== ALU Test Complete ===" {0 0 0};
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tests/test_alu.v";
    "src/alu.v";
