#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7fbb56e04bf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fbb56e04d60 .scope module, "alu" "alu" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 16 "operand_a";
    .port_info 2 /INPUT 16 "operand_b";
    .port_info 3 /INPUT 8 "immediate";
    .port_info 4 /OUTPUT 16 "result";
    .port_info 5 /OUTPUT 1 "cmp_flag";
v0x7fbb56e272d0_0 .var "cmp_flag", 0 0;
o0x7fbb58032038 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fbb56e39120_0 .net "immediate", 7 0, o0x7fbb58032038;  0 drivers
o0x7fbb58032068 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fbb56e391d0_0 .net "opcode", 3 0, o0x7fbb58032068;  0 drivers
o0x7fbb58032098 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fbb56e39290_0 .net "operand_a", 15 0, o0x7fbb58032098;  0 drivers
o0x7fbb580320c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fbb56e39340_0 .net "operand_b", 15 0, o0x7fbb580320c8;  0 drivers
v0x7fbb56e39430_0 .var "result", 15 0;
E_0x7fbb56e0ab50 .event anyedge, v0x7fbb56e391d0_0, v0x7fbb56e39290_0, v0x7fbb56e39340_0, v0x7fbb56e39120_0;
S_0x7fbb56e14a50 .scope module, "testbench" "testbench" 4 6;
 .timescale -9 -12;
v0x7fbb56e3bf30_0 .var "clk", 0 0;
v0x7fbb56e3c010_0 .net "halt", 0 0, v0x7fbb56e3b540_0;  1 drivers
v0x7fbb56e3c0a0_0 .var "reset", 0 0;
E_0x7fbb56e39570 .event anyedge, v0x7fbb56e3b540_0;
S_0x7fbb56e395b0 .scope module, "compute_core_inst" "compute_core" 4 13, 5 4 0, S_0x7fbb56e14a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "halt";
v0x7fbb56e3b710_0 .array/port v0x7fbb56e3b710, 0;
L_0x7fbb56e3c520 .functor BUFZ 16, v0x7fbb56e3b710_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fbb56e3b710_1 .array/port v0x7fbb56e3b710, 1;
L_0x7fbb56e3c590 .functor BUFZ 16, v0x7fbb56e3b710_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fbb56e3b710_2 .array/port v0x7fbb56e3b710, 2;
L_0x7fbb56e3c640 .functor BUFZ 16, v0x7fbb56e3b710_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fbb56e3b710_3 .array/port v0x7fbb56e3b710, 3;
L_0x7fbb56e3c6f0 .functor BUFZ 16, v0x7fbb56e3b710_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fbb56e3b710_4 .array/port v0x7fbb56e3b710, 4;
L_0x7fbb56e3c7a0 .functor BUFZ 16, v0x7fbb56e3b710_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fbb56e3b710_5 .array/port v0x7fbb56e3b710, 5;
L_0x7fbb56e3c850 .functor BUFZ 16, v0x7fbb56e3b710_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fbb56e3b710_6 .array/port v0x7fbb56e3b710, 6;
L_0x7fbb56e3c900 .functor BUFZ 16, v0x7fbb56e3b710_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fbb56e3b710_7 .array/port v0x7fbb56e3b710, 7;
L_0x7fbb56e3c9d0 .functor BUFZ 16, v0x7fbb56e3b710_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fbb56e3b710_8 .array/port v0x7fbb56e3b710, 8;
L_0x7fbb56e3ca60 .functor BUFZ 16, v0x7fbb56e3b710_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fbb56e3b710_9 .array/port v0x7fbb56e3b710, 9;
L_0x7fbb56e3cb40 .functor BUFZ 16, v0x7fbb56e3b710_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fbb56e3b710_10 .array/port v0x7fbb56e3b710, 10;
L_0x7fbb56e3cbd0 .functor BUFZ 16, v0x7fbb56e3b710_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fbb56e3b710_11 .array/port v0x7fbb56e3b710, 11;
L_0x7fbb56e3cca0 .functor BUFZ 16, v0x7fbb56e3b710_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fbb56e3b710_12 .array/port v0x7fbb56e3b710, 12;
L_0x7fbb56e3cd30 .functor BUFZ 16, v0x7fbb56e3b710_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fbb56e3b710_13 .array/port v0x7fbb56e3b710, 13;
L_0x7fbb56e3ce10 .functor BUFZ 16, v0x7fbb56e3b710_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fbb56e3b710_14 .array/port v0x7fbb56e3b710, 14;
L_0x7fbb56e3cea0 .functor BUFZ 16, v0x7fbb56e3b710_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fbb56e3b710_15 .array/port v0x7fbb56e3b710, 15;
L_0x7fbb56e3cda0 .functor BUFZ 16, v0x7fbb56e3b710_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fbb56e3ae90_0 .net *"_ivl_2", 4 0, L_0x7fbb56e3c3c0;  1 drivers
L_0x7fbb58063008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fbb56e3af50_0 .net *"_ivl_5", 1 0, L_0x7fbb58063008;  1 drivers
v0x7fbb56e3aff0_0 .var "active_threads", 7 0;
v0x7fbb56e3b0c0_0 .var "alu_result", 15 0;
v0x7fbb56e3b150_0 .net "clk", 0 0, v0x7fbb56e3bf30_0;  1 drivers
v0x7fbb56e3b220_0 .var "cmp_flag", 0 0;
v0x7fbb56e3b2b0_0 .var/i "current_thread", 31 0;
v0x7fbb56e3b360 .array "data_mem", 15 0, 15 0;
v0x7fbb56e3b400_0 .net "dest_reg", 3 0, v0x7fbb56e39aa0_0;  1 drivers
v0x7fbb56e3b540_0 .var "halt", 0 0;
v0x7fbb56e3b5d0_0 .var/i "i", 31 0;
v0x7fbb56e3b660_0 .net "immediate", 7 0, v0x7fbb56e39b60_0;  1 drivers
v0x7fbb56e3b710 .array "instr_mem", 15 0, 15 0;
v0x7fbb56e3b910_0 .net "instruction", 15 0, L_0x7fbb56e3c230;  1 drivers
v0x7fbb56e3b9f0_0 .net "opcode", 3 0, v0x7fbb56e39cd0_0;  1 drivers
v0x7fbb56e3ba90 .array "pc", 7 0, 15 0;
v0x7fbb56e3bb20_0 .var "pc_increment", 0 0;
v0x7fbb56e3bcc0 .array "register_file", 127 0, 15 0;
v0x7fbb56e3bd60_0 .net "reset", 0 0, v0x7fbb56e3c0a0_0;  1 drivers
v0x7fbb56e3be10_0 .net "scheduled_thread", 2 0, v0x7fbb56e3ac70_0;  1 drivers
v0x7fbb56e3bea0_0 .net "src_reg", 3 0, v0x7fbb56e39d80_0;  1 drivers
L_0x7fbb56e3c2e0 .array/port v0x7fbb56e3ba90, L_0x7fbb56e3c3c0;
L_0x7fbb56e3c3c0 .concat [ 3 2 0 0], v0x7fbb56e3ac70_0, L_0x7fbb58063008;
S_0x7fbb56e397f0 .scope module, "decoder_inst" "decoder" 5 55, 6 4 0, S_0x7fbb56e395b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /OUTPUT 4 "opcode";
    .port_info 2 /OUTPUT 4 "dest_reg";
    .port_info 3 /OUTPUT 4 "src_reg";
    .port_info 4 /OUTPUT 8 "immediate";
v0x7fbb56e39aa0_0 .var "dest_reg", 3 0;
v0x7fbb56e39b60_0 .var "immediate", 7 0;
v0x7fbb56e39c10_0 .net "instruction", 15 0, L_0x7fbb56e3c230;  alias, 1 drivers
v0x7fbb56e39cd0_0 .var "opcode", 3 0;
v0x7fbb56e39d80_0 .var "src_reg", 3 0;
E_0x7fbb56e39a40 .event anyedge, v0x7fbb56e39c10_0;
S_0x7fbb56e39ef0 .scope module, "fetcher_inst" "fetcher" 5 48, 7 4 0, S_0x7fbb56e395b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "pc_in";
    .port_info 1 /OUTPUT 16 "instruction";
    .port_info 2 /INPUT 256 "instr_mem";
L_0x7fbb56e3c230 .functor BUFZ 16, L_0x7fbb56e3c190, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fbb56e3a100_0 .net *"_ivl_0", 15 0, L_0x7fbb56e3c190;  1 drivers
v0x7fbb56e3a190 .array "instr_mem", 15 0;
v0x7fbb56e3a190_0 .net v0x7fbb56e3a190 0, 15 0, L_0x7fbb56e3c520; 1 drivers
v0x7fbb56e3a190_1 .net v0x7fbb56e3a190 1, 15 0, L_0x7fbb56e3c590; 1 drivers
v0x7fbb56e3a190_2 .net v0x7fbb56e3a190 2, 15 0, L_0x7fbb56e3c640; 1 drivers
v0x7fbb56e3a190_3 .net v0x7fbb56e3a190 3, 15 0, L_0x7fbb56e3c6f0; 1 drivers
v0x7fbb56e3a190_4 .net v0x7fbb56e3a190 4, 15 0, L_0x7fbb56e3c7a0; 1 drivers
v0x7fbb56e3a190_5 .net v0x7fbb56e3a190 5, 15 0, L_0x7fbb56e3c850; 1 drivers
v0x7fbb56e3a190_6 .net v0x7fbb56e3a190 6, 15 0, L_0x7fbb56e3c900; 1 drivers
v0x7fbb56e3a190_7 .net v0x7fbb56e3a190 7, 15 0, L_0x7fbb56e3c9d0; 1 drivers
v0x7fbb56e3a190_8 .net v0x7fbb56e3a190 8, 15 0, L_0x7fbb56e3ca60; 1 drivers
v0x7fbb56e3a190_9 .net v0x7fbb56e3a190 9, 15 0, L_0x7fbb56e3cb40; 1 drivers
v0x7fbb56e3a190_10 .net v0x7fbb56e3a190 10, 15 0, L_0x7fbb56e3cbd0; 1 drivers
v0x7fbb56e3a190_11 .net v0x7fbb56e3a190 11, 15 0, L_0x7fbb56e3cca0; 1 drivers
v0x7fbb56e3a190_12 .net v0x7fbb56e3a190 12, 15 0, L_0x7fbb56e3cd30; 1 drivers
v0x7fbb56e3a190_13 .net v0x7fbb56e3a190 13, 15 0, L_0x7fbb56e3ce10; 1 drivers
v0x7fbb56e3a190_14 .net v0x7fbb56e3a190 14, 15 0, L_0x7fbb56e3cea0; 1 drivers
v0x7fbb56e3a190_15 .net v0x7fbb56e3a190 15, 15 0, L_0x7fbb56e3cda0; 1 drivers
v0x7fbb56e3a3b0_0 .net "instruction", 15 0, L_0x7fbb56e3c230;  alias, 1 drivers
v0x7fbb56e3a480_0 .net "pc_in", 15 0, L_0x7fbb56e3c2e0;  1 drivers
L_0x7fbb56e3c190 .array/port v0x7fbb56e3a190, L_0x7fbb56e3c2e0;
S_0x7fbb56e3a570 .scope module, "scheduler_inst" "scheduler" 5 40, 8 4 0, S_0x7fbb56e395b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "active_threads";
    .port_info 3 /OUTPUT 3 "scheduled_thread";
P_0x7fbb56e3a730 .param/l "NUM_THREADS" 0 8 5, +C4<00000000000000000000000000001000>;
v0x7fbb56e3a920_0 .net "active_threads", 7 0, v0x7fbb56e3aff0_0;  1 drivers
v0x7fbb56e3a9e0_0 .net "clk", 0 0, v0x7fbb56e3bf30_0;  alias, 1 drivers
v0x7fbb56e3aa80_0 .var/i "i", 31 0;
v0x7fbb56e3ab10_0 .var/i "last_thread", 31 0;
v0x7fbb56e3aba0_0 .net "reset", 0 0, v0x7fbb56e3c0a0_0;  alias, 1 drivers
v0x7fbb56e3ac70_0 .var "scheduled_thread", 2 0;
v0x7fbb56e3ad00_0 .var/i "thread", 31 0;
v0x7fbb56e3adb0_0 .var "thread_found", 0 0;
E_0x7fbb56e3a8d0 .event posedge, v0x7fbb56e3aba0_0, v0x7fbb56e3a9e0_0;
    .scope S_0x7fbb56e04d60;
T_0 ;
    %wait E_0x7fbb56e0ab50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbb56e272d0_0, 0, 1;
    %load/vec4 v0x7fbb56e391d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbb56e39430_0, 0, 16;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x7fbb56e39290_0;
    %load/vec4 v0x7fbb56e39340_0;
    %add;
    %load/vec4 v0x7fbb56e39120_0;
    %pad/u 16;
    %add;
    %store/vec4 v0x7fbb56e39430_0, 0, 16;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0x7fbb56e39290_0;
    %load/vec4 v0x7fbb56e39340_0;
    %sub;
    %load/vec4 v0x7fbb56e39120_0;
    %pad/u 16;
    %sub;
    %store/vec4 v0x7fbb56e39430_0, 0, 16;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x7fbb56e39290_0;
    %load/vec4 v0x7fbb56e39340_0;
    %mul;
    %store/vec4 v0x7fbb56e39430_0, 0, 16;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbb56e39430_0, 0, 16;
    %load/vec4 v0x7fbb56e39290_0;
    %load/vec4 v0x7fbb56e39340_0;
    %cmp/u;
    %jmp/0xz  T_0.6, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbb56e272d0_0, 0, 1;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbb56e272d0_0, 0, 1;
T_0.7 ;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fbb56e3a570;
T_1 ;
    %wait E_0x7fbb56e3a8d0;
    %load/vec4 v0x7fbb56e3aba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fbb56e3ab10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fbb56e3ac70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbb56e3adb0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fbb56e3aa80_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fbb56e3aa80_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7fbb56e3ab10_0;
    %load/vec4 v0x7fbb56e3aa80_0;
    %add;
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %store/vec4 v0x7fbb56e3ad00_0, 0, 32;
    %load/vec4 v0x7fbb56e3a920_0;
    %load/vec4 v0x7fbb56e3ad00_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x7fbb56e3adb0_0;
    %nor/r;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fbb56e3ad00_0;
    %pad/s 3;
    %assign/vec4 v0x7fbb56e3ac70_0, 0;
    %load/vec4 v0x7fbb56e3ad00_0;
    %assign/vec4 v0x7fbb56e3ab10_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbb56e3adb0_0, 0, 1;
T_1.4 ;
    %load/vec4 v0x7fbb56e3aa80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbb56e3aa80_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fbb56e397f0;
T_2 ;
    %wait E_0x7fbb56e39a40;
    %load/vec4 v0x7fbb56e39c10_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x7fbb56e39cd0_0, 0, 4;
    %load/vec4 v0x7fbb56e39c10_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x7fbb56e39aa0_0, 0, 4;
    %load/vec4 v0x7fbb56e39c10_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x7fbb56e39d80_0, 0, 4;
    %load/vec4 v0x7fbb56e39c10_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fbb56e39b60_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fbb56e395b0;
T_3 ;
    %vpi_call/w 5 65 "$readmemh", "instruction_memory.mem", v0x7fbb56e3b710 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fbb56e395b0;
T_4 ;
    %vpi_call/w 5 70 "$readmemh", "data_memory.mem", v0x7fbb56e3b360 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fbb56e395b0;
T_5 ;
    %wait E_0x7fbb56e3a8d0;
    %load/vec4 v0x7fbb56e3bd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbb56e3b5d0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x7fbb56e3b5d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x7fbb56e3b5d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbb56e3ba90, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x7fbb56e3b5d0_0;
    %assign/vec4/off/d v0x7fbb56e3aff0_0, 4, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbb56e3b2b0_0, 0, 32;
T_5.4 ;
    %load/vec4 v0x7fbb56e3b2b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.5, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fbb56e3b5d0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x7fbb56e3b2b0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbb56e3bcc0, 0, 4;
    %load/vec4 v0x7fbb56e3b2b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbb56e3b2b0_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %load/vec4 v0x7fbb56e3b5d0_0;
    %pad/s 16;
    %load/vec4 v0x7fbb56e3b5d0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %pushi/vec4 15, 0, 5;
    %pad/s 42;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbb56e3bcc0, 0, 4;
    %load/vec4 v0x7fbb56e3b5d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbb56e3b5d0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbb56e3b540_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fbb56e3b540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x7fbb56e3be10_0;
    %pad/u 32;
    %store/vec4 v0x7fbb56e3b2b0_0, 0, 32;
    %load/vec4 v0x7fbb56e3aff0_0;
    %load/vec4 v0x7fbb56e3b2b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbb56e3bb20_0, 0, 1;
    %load/vec4 v0x7fbb56e3b9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %jmp T_5.20;
T_5.10 ;
    %load/vec4 v0x7fbb56e3b2b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x7fbb56e3b400_0;
    %pad/u 6;
    %pad/u 42;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fbb56e3bcc0, 4;
    %load/vec4 v0x7fbb56e3b2b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x7fbb56e3bea0_0;
    %pad/u 6;
    %pad/u 42;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fbb56e3bcc0, 4;
    %add;
    %load/vec4 v0x7fbb56e3b660_0;
    %pad/u 16;
    %add;
    %store/vec4 v0x7fbb56e3b0c0_0, 0, 16;
    %load/vec4 v0x7fbb56e3b0c0_0;
    %load/vec4 v0x7fbb56e3b2b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x7fbb56e3b400_0;
    %pad/u 6;
    %pad/u 42;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbb56e3bcc0, 0, 4;
    %jmp T_5.20;
T_5.11 ;
    %load/vec4 v0x7fbb56e3b2b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x7fbb56e3b400_0;
    %pad/u 6;
    %pad/u 42;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fbb56e3bcc0, 4;
    %load/vec4 v0x7fbb56e3b2b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x7fbb56e3bea0_0;
    %pad/u 6;
    %pad/u 42;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fbb56e3bcc0, 4;
    %sub;
    %load/vec4 v0x7fbb56e3b660_0;
    %pad/u 16;
    %sub;
    %store/vec4 v0x7fbb56e3b0c0_0, 0, 16;
    %load/vec4 v0x7fbb56e3b0c0_0;
    %load/vec4 v0x7fbb56e3b2b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x7fbb56e3b400_0;
    %pad/u 6;
    %pad/u 42;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbb56e3bcc0, 0, 4;
    %jmp T_5.20;
T_5.12 ;
    %load/vec4 v0x7fbb56e3b2b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x7fbb56e3b400_0;
    %pad/u 6;
    %pad/u 42;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fbb56e3bcc0, 4;
    %load/vec4 v0x7fbb56e3b2b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x7fbb56e3bea0_0;
    %pad/u 6;
    %pad/u 42;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fbb56e3bcc0, 4;
    %mul;
    %store/vec4 v0x7fbb56e3b0c0_0, 0, 16;
    %load/vec4 v0x7fbb56e3b0c0_0;
    %load/vec4 v0x7fbb56e3b2b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x7fbb56e3b400_0;
    %pad/u 6;
    %pad/u 42;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbb56e3bcc0, 0, 4;
    %jmp T_5.20;
T_5.13 ;
    %load/vec4 v0x7fbb56e3b2b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x7fbb56e3b400_0;
    %pad/u 6;
    %pad/u 42;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fbb56e3bcc0, 4;
    %load/vec4 v0x7fbb56e3b2b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x7fbb56e3bea0_0;
    %pad/u 6;
    %pad/u 42;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fbb56e3bcc0, 4;
    %cmp/u;
    %jmp/0xz  T_5.21, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbb56e3b220_0, 0;
    %jmp T_5.22;
T_5.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbb56e3b220_0, 0;
T_5.22 ;
    %jmp T_5.20;
T_5.14 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7fbb56e3b660_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v0x7fbb56e3b2b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbb56e3ba90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbb56e3bb20_0, 0;
    %jmp T_5.20;
T_5.15 ;
    %load/vec4 v0x7fbb56e3b220_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.23, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7fbb56e3b660_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v0x7fbb56e3b2b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbb56e3ba90, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbb56e3bb20_0, 0;
T_5.23 ;
    %jmp T_5.20;
T_5.16 ;
    %ix/getv 4, v0x7fbb56e3b660_0;
    %load/vec4a v0x7fbb56e3b360, 4;
    %load/vec4 v0x7fbb56e3b2b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x7fbb56e3b400_0;
    %pad/u 6;
    %pad/u 42;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbb56e3bcc0, 0, 4;
    %jmp T_5.20;
T_5.17 ;
    %load/vec4 v0x7fbb56e3b2b0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x7fbb56e3b400_0;
    %pad/u 6;
    %pad/u 42;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fbb56e3bcc0, 4;
    %ix/getv 3, v0x7fbb56e3b660_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbb56e3b360, 0, 4;
    %jmp T_5.20;
T_5.18 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x7fbb56e3b2b0_0;
    %assign/vec4/off/d v0x7fbb56e3aff0_0, 4, 5;
    %load/vec4 v0x7fbb56e3aff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.25, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fbb56e3b540_0, 0;
    %vpi_call/w 5 135 "$display", "All threads have halted at time %0t", $time {0 0 0};
T_5.25 ;
    %jmp T_5.20;
T_5.20 ;
    %pop/vec4 1;
    %load/vec4 v0x7fbb56e3bb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.27, 8;
    %ix/getv/s 4, v0x7fbb56e3b2b0_0;
    %load/vec4a v0x7fbb56e3ba90, 4;
    %addi 1, 0, 16;
    %ix/getv/s 3, v0x7fbb56e3b2b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbb56e3ba90, 0, 4;
T_5.27 ;
    %vpi_call/w 5 149 "$display", "Time=%0t | Thread=%0d | PC=%0d | Instruction=%h | Opcode=%b | dest_reg=R%0d | src_reg=R%0d | immediate=%d", $time, v0x7fbb56e3b2b0_0, &A<v0x7fbb56e3ba90, v0x7fbb56e3b2b0_0 >, v0x7fbb56e3b910_0, v0x7fbb56e3b9f0_0, v0x7fbb56e3b400_0, v0x7fbb56e3bea0_0, v0x7fbb56e3b660_0 {0 0 0};
T_5.8 ;
T_5.6 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fbb56e14a50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbb56e3bf30_0, 0, 1;
T_6.0 ;
    %delay 5000, 0;
    %load/vec4 v0x7fbb56e3bf30_0;
    %inv;
    %store/vec4 v0x7fbb56e3bf30_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x7fbb56e14a50;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbb56e3c0a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbb56e3c0a0_0, 0, 1;
T_7.0 ;
    %load/vec4 v0x7fbb56e3c010_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.1, 6;
    %wait E_0x7fbb56e39570;
    %jmp T_7.0;
T_7.1 ;
    %delay 10000, 0;
    %vpi_call/w 4 38 "$writememh", "data_memory_dump.mem", v0x7fbb56e3b360 {0 0 0};
    %vpi_call/w 4 39 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7fbb56e14a50;
T_8 ;
    %vpi_call/w 4 44 "$monitor", "Time=%0t | Halt=%b", $time, v0x7fbb56e3c010_0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "alu.v";
    "testbench.v";
    "compute_core.v";
    "decoder.v";
    "fetcher.v";
    "scheduler.v";
