Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr 21 11:26:19 2021
| Host         : ALESI1008 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RAM_WF_ASYNC_control_sets_placed.rpt
| Design       : RAM_WF_ASYNC
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------+------------------+------------------+----------------+
|   Clock Signal   |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+------------------------------+------------------+------------------+----------------+
|  CLK_i_IBUF_BUFG | RAM_reg_0_255_0_0_i_1_n_0    |                  |                4 |             32 |
|  CLK_i_IBUF_BUFG | RAM_reg_256_511_0_0_i_1_n_0  |                  |                4 |             32 |
|  CLK_i_IBUF_BUFG | RAM_reg_512_767_0_0_i_1_n_0  |                  |                4 |             32 |
|  CLK_i_IBUF_BUFG | RAM_reg_768_1023_0_0_i_1_n_0 |                  |                4 |             32 |
+------------------+------------------------------+------------------+------------------+----------------+


