#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jul 14 10:59:54 2022
# Process ID: 2744
# Current directory: F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.runs/synth_1/top.vds
# Journal file: F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1192 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 467.660 ; gain = 99.848
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpuclk' [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.runs/synth_1/.Xil/Vivado-2744-507-43/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpuclk' (1#1) [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.runs/synth_1/.Xil/Vivado-2744-507-43/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/cpu_top.v:27]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/cpu_top.v:39]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/cpu_top.v:41]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/cpu_top.v:49]
INFO: [Synth 8-6157] synthesizing module 'LOAD' [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/LOAD.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/LOAD.v:32]
INFO: [Synth 8-155] case statement is not full and has no default [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/LOAD.v:40]
INFO: [Synth 8-155] case statement is not full and has no default [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/LOAD.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/LOAD.v:54]
INFO: [Synth 8-6155] done synthesizing module 'LOAD' (2#1) [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/LOAD.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/PC.v:23]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register pc_reg in module PC. [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/PC.v:36]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register pc_reg in module PC. [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/PC.v:36]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register flag_reg in module PC. [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/PC.v:37]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register flag_reg in module PC. [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/PC.v:37]
INFO: [Synth 8-6155] done synthesizing module 'PC' (3#1) [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'SEXT' [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/SEXT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SEXT' (4#1) [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/SEXT.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/ALU.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/ALU.v:26]
INFO: [Synth 8-6157] synthesizing module 'Control' [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/Control.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/Control.v:76]
INFO: [Synth 8-6155] done synthesizing module 'Control' (6#1) [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/Control.v:24]
INFO: [Synth 8-6157] synthesizing module 'NPC' [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/NPC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NPC' (7#1) [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/NPC.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF' [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/RF.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/RF.v:37]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/RF.v:37]
INFO: [Synth 8-6155] done synthesizing module 'RF' (8#1) [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/RF.v:23]
INFO: [Synth 8-6157] synthesizing module 'prgrom' [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.runs/synth_1/.Xil/Vivado-2744-507-43/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'prgrom' (9#1) [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.runs/synth_1/.Xil/Vivado-2744-507-43/realtime/prgrom_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (14) of module 'prgrom' [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/cpu_top.v:141]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_PC'. This will prevent further optimization [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/cpu_top.v:74]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_NPC'. This will prevent further optimization [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/cpu_top.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U0_irom'. This will prevent further optimization [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/cpu_top.v:140]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_RF'. This will prevent further optimization [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/cpu_top.v:123]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_Control'. This will prevent further optimization [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/cpu_top.v:98]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_SEXT'. This will prevent further optimization [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/cpu_top.v:82]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_LOAD'. This will prevent further optimization [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/cpu_top.v:67]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ALU'. This will prevent further optimization [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/cpu_top.v:88]
INFO: [Synth 8-6155] done synthesizing module 'cpu_top' (10#1) [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/cpu_top.v:27]
INFO: [Synth 8-6157] synthesizing module 'Bus' [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/Bus.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/Bus.v:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/Bus.v:27]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/Bus.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Bus' (11#1) [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/Bus.v:23]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/DRAM.v:23]
INFO: [Synth 8-6157] synthesizing module 'dram' [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.runs/synth_1/.Xil/Vivado-2744-507-43/realtime/dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dram' (12#1) [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.runs/synth_1/.Xil/Vivado-2744-507-43/realtime/dram_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (14) of module 'dram' [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/DRAM.v:37]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (13#1) [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/DRAM.v:23]
INFO: [Synth 8-6157] synthesizing module 'led_digit' [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/led_digit.v:23]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/led_digit.v:33]
INFO: [Synth 8-226] default block is never used [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/led_digit.v:75]
INFO: [Synth 8-6155] done synthesizing module 'led_digit' (14#1) [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/led_digit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Switch' [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/Switch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Switch' (15#1) [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/Switch.v:23]
INFO: [Synth 8-6157] synthesizing module 'Led' [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/Led.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Led' (16#1) [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/Led.v:23]
WARNING: [Synth 8-3848] Net led_digit_rdata in module/entity top does not have driver. [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:74]
INFO: [Synth 8-6155] done synthesizing module 'top' (17#1) [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design Led has unconnected port wdata[31]
WARNING: [Synth 8-3331] design Led has unconnected port wdata[30]
WARNING: [Synth 8-3331] design Led has unconnected port wdata[29]
WARNING: [Synth 8-3331] design Led has unconnected port wdata[28]
WARNING: [Synth 8-3331] design Led has unconnected port wdata[27]
WARNING: [Synth 8-3331] design Led has unconnected port wdata[26]
WARNING: [Synth 8-3331] design Led has unconnected port wdata[25]
WARNING: [Synth 8-3331] design Led has unconnected port wdata[24]
WARNING: [Synth 8-3331] design Bus has unconnected port clk
WARNING: [Synth 8-3331] design Bus has unconnected port rst_n
WARNING: [Synth 8-3331] design Control has unconnected port funct7[6]
WARNING: [Synth 8-3331] design Control has unconnected port funct7[5]
WARNING: [Synth 8-3331] design Control has unconnected port funct7[4]
WARNING: [Synth 8-3331] design Control has unconnected port funct7[3]
WARNING: [Synth 8-3331] design Control has unconnected port funct7[2]
WARNING: [Synth 8-3331] design Control has unconnected port funct7[1]
WARNING: [Synth 8-3331] design Control has unconnected port funct7[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 524.418 ; gain = 156.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[31] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[30] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[29] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[28] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[27] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[26] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[25] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[24] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[23] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[22] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[21] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[20] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[19] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[18] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[17] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[16] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[15] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[14] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[13] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[12] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[11] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[10] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[9] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[8] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[7] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[6] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[5] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[4] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[3] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[2] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[1] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_rdata[0] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[31] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[30] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[29] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[28] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[27] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[26] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[25] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[24] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[23] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[22] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[21] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[20] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[19] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[18] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[17] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[16] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[15] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[14] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[13] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[12] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[11] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[10] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[9] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[8] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[7] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[6] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[5] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[4] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[3] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[2] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[1] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-3295] tying undriven pin u_Bus:led_digit_rdata[0] to constant 0 [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/top.v:77]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 524.418 ; gain = 156.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 524.418 ; gain = 156.605
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/download_test/synthesized_ip/dram/dram/dram_in_context.xdc] for cell 'u_DRAM/u_dram'
Finished Parsing XDC File [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/download_test/synthesized_ip/dram/dram/dram_in_context.xdc] for cell 'u_DRAM/u_dram'
Parsing XDC File [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/download_test/synthesized_ip/prgrom/prgrom/prgrom_in_context.xdc] for cell 'u_cpu_top/U0_irom'
Finished Parsing XDC File [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/download_test/synthesized_ip/prgrom/prgrom/prgrom_in_context.xdc] for cell 'u_cpu_top/U0_irom'
Parsing XDC File [f:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'u_cpuclk'
Finished Parsing XDC File [f:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc] for cell 'u_cpuclk'
Parsing XDC File [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 884.953 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 884.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 884.953 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 884.953 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 884.953 ; gain = 517.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 884.953 ; gain = 517.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  f:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  f:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/ip/cpuclk/cpuclk/cpuclk_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for u_cpuclk. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 884.953 ; gain = 517.141
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ram_wb" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wd_sel1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dram_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "led_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'ram_wb_reg' [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/LOAD.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'alu_op_reg' [F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.srcs/sources_1/new/Control.v:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 884.953 ; gain = 517.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              992 Bit         RAMs := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 11    
	   2 Input     18 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LOAD 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SEXT 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module NPC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
Module RF 
Detailed RTL Component Info : 
+---RAMs : 
	              992 Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module DRAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module led_digit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Switch 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module Led 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "dram_we" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory
INFO: [Synth 8-5546] ROM "u_led_digit/led_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design Bus has unconnected port clk
WARNING: [Synth 8-3331] design Bus has unconnected port rst_n
WARNING: [Synth 8-3331] design Control has unconnected port funct7[6]
WARNING: [Synth 8-3331] design Control has unconnected port funct7[5]
WARNING: [Synth 8-3331] design Control has unconnected port funct7[4]
WARNING: [Synth 8-3331] design Control has unconnected port funct7[3]
WARNING: [Synth 8-3331] design Control has unconnected port funct7[2]
WARNING: [Synth 8-3331] design Control has unconnected port funct7[1]
WARNING: [Synth 8-3331] design Control has unconnected port funct7[0]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[31]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[30]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[29]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[28]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[27]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[26]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[25]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[24]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[23]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[22]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[21]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[20]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[19]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[18]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[17]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[16]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[15]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[14]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[13]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[12]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[11]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[10]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[9]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[8]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[7]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[6]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[5]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[4]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[3]
WARNING: [Synth 8-3331] design LOAD has unconnected port alu_c[2]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 884.953 ; gain = 517.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------+------------+-----------+----------------------+---------------+
|Module Name    | RTL Object | Inference | Size (Depth x Width) | Primitives    | 
+---------------+------------+-----------+----------------------+---------------+
|u_cpu_top/u_RF | regts_reg  | Implied   | 32 x 32              | RAM32M x 12   | 
+---------------+------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_cpuclk/clk_out1' to pin 'u_cpuclk/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 884.953 ; gain = 517.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 975.492 ; gain = 607.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+---------------+------------+-----------+----------------------+---------------+
|Module Name    | RTL Object | Inference | Size (Depth x Width) | Primitives    | 
+---------------+------------+-----------+----------------------+---------------+
|u_cpu_top/u_RF | regts_reg  | Implied   | 32 x 32              | RAM32M x 12   | 
+---------------+------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 975.527 ; gain = 607.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 975.527 ; gain = 607.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 975.527 ; gain = 607.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 975.527 ; gain = 607.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 975.527 ; gain = 607.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 975.527 ; gain = 607.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 975.527 ; gain = 607.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |prgrom        |         1|
|2     |cpuclk        |         1|
|3     |dram          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |cpuclk |     1|
|2     |dram   |     1|
|3     |prgrom |     1|
|4     |BUFG   |     1|
|5     |CARRY4 |    61|
|6     |LUT1   |     5|
|7     |LUT2   |   101|
|8     |LUT3   |   117|
|9     |LUT4   |   247|
|10    |LUT5   |   141|
|11    |LUT6   |   687|
|12    |MUXF7  |     4|
|13    |RAM32M |    12|
|14    |FDCE   |    54|
|15    |FDPE   |     8|
|16    |FDRE   |    89|
|17    |LD     |    32|
|18    |LDC    |     4|
|19    |IBUF   |    25|
|20    |OBUF   |    40|
+------+-------+------+

Report Instance Areas: 
+------+--------------+----------+------+
|      |Instance      |Module    |Cells |
+------+--------------+----------+------+
|1     |top           |          |  1694|
|2     |  u_cpu_top   |cpu_top   |  1326|
|3     |    u_LOAD    |LOAD      |    80|
|4     |    u_PC      |PC        |    68|
|5     |    u_SEXT    |SEXT      |    46|
|6     |    u_ALU     |ALU       |   877|
|7     |    u_Control |Control   |    24|
|8     |    u_NPC     |NPC       |    90|
|9     |    u_RF      |RF        |   109|
|10    |  u_Bus       |Bus       |    90|
|11    |  u_DRAM      |DRAM      |    35|
|12    |  u_Led       |Led       |    24|
|13    |  u_Switch    |Switch    |    24|
|14    |  u_led_digit |led_digit |   127|
+------+--------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 975.527 ; gain = 607.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 975.527 ; gain = 247.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 975.527 ; gain = 607.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 113 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 975.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 32 instances
  LDC => LDCE: 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 127 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 975.527 ; gain = 619.195
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 975.527 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/cpu/7.8-3-pass/tesbench/tesbench/realize_pass/cpu_design/cpu_design.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 14 11:00:27 2022...
