Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f24f3245fea94cb297dd17eb7bb87797 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot memUnit_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.memUnit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "memUnit_tb_time_synth.sdf", for root module "memUnit_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "memUnit_tb_time_synth.sdf", for root module "memUnit_tb/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD12
Compiling module xil_defaultlib.RAM32X1S_HD13
Compiling module xil_defaultlib.RAM32X1S_HD14
Compiling module xil_defaultlib.RAM32X1S_HD15
Compiling module xil_defaultlib.RAM32X1S_HD16
Compiling module xil_defaultlib.RAM32X1S_HD17
Compiling module xil_defaultlib.RAM32X1S_HD18
Compiling module xil_defaultlib.RAM32X1S_HD19
Compiling module xil_defaultlib.RAM32X1S_HD20
Compiling module xil_defaultlib.RAM32X1S_HD21
Compiling module xil_defaultlib.RAM32X1S_HD22
Compiling module xil_defaultlib.RAM32X1S_HD23
Compiling module xil_defaultlib.RAM32X1S_HD24
Compiling module xil_defaultlib.RAM32X1S_HD25
Compiling module xil_defaultlib.RAM32X1S_HD26
Compiling module xil_defaultlib.RAM32X1S_HD27
Compiling module xil_defaultlib.RAM32X1S_HD28
Compiling module xil_defaultlib.RAM32X1S_HD29
Compiling module xil_defaultlib.RAM32X1S_HD30
Compiling module xil_defaultlib.RAM32X1S_HD31
Compiling module xil_defaultlib.RAM32X1S_HD32
Compiling module xil_defaultlib.RAM32X1S_HD33
Compiling module xil_defaultlib.RAM32X1S_HD34
Compiling module xil_defaultlib.RAM32X1S_HD35
Compiling module xil_defaultlib.RAM32X1S_HD36
Compiling module xil_defaultlib.RAM32X1S_HD37
Compiling module xil_defaultlib.RAM32X1S_HD38
Compiling module xil_defaultlib.RAM32X1S_HD39
Compiling module xil_defaultlib.RAM32X1S_HD40
Compiling module xil_defaultlib.RAM32X1S_HD41
Compiling module xil_defaultlib.RAM32X1S_HD42
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.mem_unit
Compiling architecture behavioral of entity xil_defaultlib.memunit_tb
Built simulation snapshot memUnit_tb_time_synth
