/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x02u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x04u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x04u

/* ControlRegDisp */
#define ControlRegDisp_Sync_ctrl_reg__0__MASK 0x01u
#define ControlRegDisp_Sync_ctrl_reg__0__POS 0
#define ControlRegDisp_Sync_ctrl_reg__1__MASK 0x02u
#define ControlRegDisp_Sync_ctrl_reg__1__POS 1
#define ControlRegDisp_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define ControlRegDisp_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define ControlRegDisp_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define ControlRegDisp_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define ControlRegDisp_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define ControlRegDisp_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define ControlRegDisp_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define ControlRegDisp_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define ControlRegDisp_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define ControlRegDisp_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define ControlRegDisp_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB14_CTL
#define ControlRegDisp_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define ControlRegDisp_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB14_CTL
#define ControlRegDisp_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define ControlRegDisp_Sync_ctrl_reg__MASK 0x03u
#define ControlRegDisp_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define ControlRegDisp_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define ControlRegDisp_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB14_MSK

/* LED1 */
#define LED1__0__INTTYPE CYREG_PICU12_INTTYPE1
#define LED1__0__MASK 0x02u
#define LED1__0__PC CYREG_PRT12_PC1
#define LED1__0__PORT 12u
#define LED1__0__SHIFT 1u
#define LED1__AG CYREG_PRT12_AG
#define LED1__BIE CYREG_PRT12_BIE
#define LED1__BIT_MASK CYREG_PRT12_BIT_MASK
#define LED1__BYP CYREG_PRT12_BYP
#define LED1__DM0 CYREG_PRT12_DM0
#define LED1__DM1 CYREG_PRT12_DM1
#define LED1__DM2 CYREG_PRT12_DM2
#define LED1__DR CYREG_PRT12_DR
#define LED1__INP_DIS CYREG_PRT12_INP_DIS
#define LED1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LED1__MASK 0x02u
#define LED1__PORT 12u
#define LED1__PRT CYREG_PRT12_PRT
#define LED1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LED1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LED1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LED1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LED1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LED1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LED1__PS CYREG_PRT12_PS
#define LED1__SHIFT 1u
#define LED1__SIO_CFG CYREG_PRT12_SIO_CFG
#define LED1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LED1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LED1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LED1__SLW CYREG_PRT12_SLW

/* LED2 */
#define LED2__0__INTTYPE CYREG_PICU12_INTTYPE2
#define LED2__0__MASK 0x04u
#define LED2__0__PC CYREG_PRT12_PC2
#define LED2__0__PORT 12u
#define LED2__0__SHIFT 2u
#define LED2__AG CYREG_PRT12_AG
#define LED2__BIE CYREG_PRT12_BIE
#define LED2__BIT_MASK CYREG_PRT12_BIT_MASK
#define LED2__BYP CYREG_PRT12_BYP
#define LED2__DM0 CYREG_PRT12_DM0
#define LED2__DM1 CYREG_PRT12_DM1
#define LED2__DM2 CYREG_PRT12_DM2
#define LED2__DR CYREG_PRT12_DR
#define LED2__INP_DIS CYREG_PRT12_INP_DIS
#define LED2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LED2__MASK 0x04u
#define LED2__PORT 12u
#define LED2__PRT CYREG_PRT12_PRT
#define LED2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LED2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LED2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LED2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LED2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LED2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LED2__PS CYREG_PRT12_PS
#define LED2__SHIFT 2u
#define LED2__SIO_CFG CYREG_PRT12_SIO_CFG
#define LED2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LED2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LED2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LED2__SLW CYREG_PRT12_SLW

/* LEDS */
#define LEDS_Sync_ctrl_reg__0__MASK 0x01u
#define LEDS_Sync_ctrl_reg__0__POS 0
#define LEDS_Sync_ctrl_reg__1__MASK 0x02u
#define LEDS_Sync_ctrl_reg__1__POS 1
#define LEDS_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define LEDS_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define LEDS_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define LEDS_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define LEDS_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define LEDS_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define LEDS_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define LEDS_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define LEDS_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define LEDS_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define LEDS_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB08_CTL
#define LEDS_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define LEDS_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB08_CTL
#define LEDS_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define LEDS_Sync_ctrl_reg__MASK 0x03u
#define LEDS_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define LEDS_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define LEDS_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB08_MSK

/* MISO1 */
#define MISO1__0__INTTYPE CYREG_PICU6_INTTYPE3
#define MISO1__0__MASK 0x08u
#define MISO1__0__PC CYREG_PRT6_PC3
#define MISO1__0__PORT 6u
#define MISO1__0__SHIFT 3u
#define MISO1__AG CYREG_PRT6_AG
#define MISO1__AMUX CYREG_PRT6_AMUX
#define MISO1__BIE CYREG_PRT6_BIE
#define MISO1__BIT_MASK CYREG_PRT6_BIT_MASK
#define MISO1__BYP CYREG_PRT6_BYP
#define MISO1__CTL CYREG_PRT6_CTL
#define MISO1__DM0 CYREG_PRT6_DM0
#define MISO1__DM1 CYREG_PRT6_DM1
#define MISO1__DM2 CYREG_PRT6_DM2
#define MISO1__DR CYREG_PRT6_DR
#define MISO1__INP_DIS CYREG_PRT6_INP_DIS
#define MISO1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define MISO1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define MISO1__LCD_EN CYREG_PRT6_LCD_EN
#define MISO1__MASK 0x08u
#define MISO1__PORT 6u
#define MISO1__PRT CYREG_PRT6_PRT
#define MISO1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define MISO1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define MISO1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define MISO1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define MISO1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define MISO1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define MISO1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define MISO1__PS CYREG_PRT6_PS
#define MISO1__SHIFT 3u
#define MISO1__SLW CYREG_PRT6_SLW

/* MOSI1 */
#define MOSI1__0__INTTYPE CYREG_PICU15_INTTYPE4
#define MOSI1__0__MASK 0x10u
#define MOSI1__0__PC CYREG_IO_PC_PRT15_PC4
#define MOSI1__0__PORT 15u
#define MOSI1__0__SHIFT 4u
#define MOSI1__AG CYREG_PRT15_AG
#define MOSI1__AMUX CYREG_PRT15_AMUX
#define MOSI1__BIE CYREG_PRT15_BIE
#define MOSI1__BIT_MASK CYREG_PRT15_BIT_MASK
#define MOSI1__BYP CYREG_PRT15_BYP
#define MOSI1__CTL CYREG_PRT15_CTL
#define MOSI1__DM0 CYREG_PRT15_DM0
#define MOSI1__DM1 CYREG_PRT15_DM1
#define MOSI1__DM2 CYREG_PRT15_DM2
#define MOSI1__DR CYREG_PRT15_DR
#define MOSI1__INP_DIS CYREG_PRT15_INP_DIS
#define MOSI1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define MOSI1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define MOSI1__LCD_EN CYREG_PRT15_LCD_EN
#define MOSI1__MASK 0x10u
#define MOSI1__PORT 15u
#define MOSI1__PRT CYREG_PRT15_PRT
#define MOSI1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define MOSI1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define MOSI1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define MOSI1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define MOSI1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define MOSI1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define MOSI1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define MOSI1__PS CYREG_PRT15_PS
#define MOSI1__SHIFT 4u
#define MOSI1__SLW CYREG_PRT15_SLW

/* P1 */
#define P1__0__INTTYPE CYREG_PICU12_INTTYPE3
#define P1__0__MASK 0x08u
#define P1__0__PC CYREG_PRT12_PC3
#define P1__0__PORT 12u
#define P1__0__SHIFT 3u
#define P1__AG CYREG_PRT12_AG
#define P1__BIE CYREG_PRT12_BIE
#define P1__BIT_MASK CYREG_PRT12_BIT_MASK
#define P1__BYP CYREG_PRT12_BYP
#define P1__DM0 CYREG_PRT12_DM0
#define P1__DM1 CYREG_PRT12_DM1
#define P1__DM2 CYREG_PRT12_DM2
#define P1__DR CYREG_PRT12_DR
#define P1__INP_DIS CYREG_PRT12_INP_DIS
#define P1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define P1__MASK 0x08u
#define P1__PORT 12u
#define P1__PRT CYREG_PRT12_PRT
#define P1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P1__PS CYREG_PRT12_PS
#define P1__SHIFT 3u
#define P1__SIO_CFG CYREG_PRT12_SIO_CFG
#define P1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P1__SLW CYREG_PRT12_SLW

/* P2 */
#define P2__0__INTTYPE CYREG_PICU12_INTTYPE6
#define P2__0__MASK 0x40u
#define P2__0__PC CYREG_PRT12_PC6
#define P2__0__PORT 12u
#define P2__0__SHIFT 6u
#define P2__AG CYREG_PRT12_AG
#define P2__BIE CYREG_PRT12_BIE
#define P2__BIT_MASK CYREG_PRT12_BIT_MASK
#define P2__BYP CYREG_PRT12_BYP
#define P2__DM0 CYREG_PRT12_DM0
#define P2__DM1 CYREG_PRT12_DM1
#define P2__DM2 CYREG_PRT12_DM2
#define P2__DR CYREG_PRT12_DR
#define P2__INP_DIS CYREG_PRT12_INP_DIS
#define P2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define P2__MASK 0x40u
#define P2__PORT 12u
#define P2__PRT CYREG_PRT12_PRT
#define P2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P2__PS CYREG_PRT12_PS
#define P2__SHIFT 6u
#define P2__SIO_CFG CYREG_PRT12_SIO_CFG
#define P2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P2__SLW CYREG_PRT12_SLW

/* P3 */
#define P3__0__INTTYPE CYREG_PICU12_INTTYPE7
#define P3__0__MASK 0x80u
#define P3__0__PC CYREG_PRT12_PC7
#define P3__0__PORT 12u
#define P3__0__SHIFT 7u
#define P3__AG CYREG_PRT12_AG
#define P3__BIE CYREG_PRT12_BIE
#define P3__BIT_MASK CYREG_PRT12_BIT_MASK
#define P3__BYP CYREG_PRT12_BYP
#define P3__DM0 CYREG_PRT12_DM0
#define P3__DM1 CYREG_PRT12_DM1
#define P3__DM2 CYREG_PRT12_DM2
#define P3__DR CYREG_PRT12_DR
#define P3__INP_DIS CYREG_PRT12_INP_DIS
#define P3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define P3__MASK 0x80u
#define P3__PORT 12u
#define P3__PRT CYREG_PRT12_PRT
#define P3__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P3__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P3__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P3__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P3__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P3__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P3__PS CYREG_PRT12_PS
#define P3__SHIFT 7u
#define P3__SIO_CFG CYREG_PRT12_SIO_CFG
#define P3__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P3__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P3__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P3__SLW CYREG_PRT12_SLW

/* P4 */
#define P4__0__INTTYPE CYREG_PICU12_INTTYPE0
#define P4__0__MASK 0x01u
#define P4__0__PC CYREG_PRT12_PC0
#define P4__0__PORT 12u
#define P4__0__SHIFT 0u
#define P4__AG CYREG_PRT12_AG
#define P4__BIE CYREG_PRT12_BIE
#define P4__BIT_MASK CYREG_PRT12_BIT_MASK
#define P4__BYP CYREG_PRT12_BYP
#define P4__DM0 CYREG_PRT12_DM0
#define P4__DM1 CYREG_PRT12_DM1
#define P4__DM2 CYREG_PRT12_DM2
#define P4__DR CYREG_PRT12_DR
#define P4__INP_DIS CYREG_PRT12_INP_DIS
#define P4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define P4__MASK 0x01u
#define P4__PORT 12u
#define P4__PRT CYREG_PRT12_PRT
#define P4__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define P4__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define P4__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define P4__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define P4__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define P4__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define P4__PS CYREG_PRT12_PS
#define P4__SHIFT 0u
#define P4__SIO_CFG CYREG_PRT12_SIO_CFG
#define P4__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define P4__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define P4__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define P4__SLW CYREG_PRT12_SLW

/* RXD */
#define RXD__0__INTTYPE CYREG_PICU2_INTTYPE0
#define RXD__0__MASK 0x01u
#define RXD__0__PC CYREG_PRT2_PC0
#define RXD__0__PORT 2u
#define RXD__0__SHIFT 0u
#define RXD__AG CYREG_PRT2_AG
#define RXD__AMUX CYREG_PRT2_AMUX
#define RXD__BIE CYREG_PRT2_BIE
#define RXD__BIT_MASK CYREG_PRT2_BIT_MASK
#define RXD__BYP CYREG_PRT2_BYP
#define RXD__CTL CYREG_PRT2_CTL
#define RXD__DM0 CYREG_PRT2_DM0
#define RXD__DM1 CYREG_PRT2_DM1
#define RXD__DM2 CYREG_PRT2_DM2
#define RXD__DR CYREG_PRT2_DR
#define RXD__INP_DIS CYREG_PRT2_INP_DIS
#define RXD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RXD__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RXD__LCD_EN CYREG_PRT2_LCD_EN
#define RXD__MASK 0x01u
#define RXD__PORT 2u
#define RXD__PRT CYREG_PRT2_PRT
#define RXD__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RXD__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RXD__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RXD__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RXD__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RXD__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RXD__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RXD__PS CYREG_PRT2_PS
#define RXD__SHIFT 0u
#define RXD__SLW CYREG_PRT2_SLW

/* SCLK1 */
#define SCLK1__0__INTTYPE CYREG_PICU6_INTTYPE2
#define SCLK1__0__MASK 0x04u
#define SCLK1__0__PC CYREG_PRT6_PC2
#define SCLK1__0__PORT 6u
#define SCLK1__0__SHIFT 2u
#define SCLK1__AG CYREG_PRT6_AG
#define SCLK1__AMUX CYREG_PRT6_AMUX
#define SCLK1__BIE CYREG_PRT6_BIE
#define SCLK1__BIT_MASK CYREG_PRT6_BIT_MASK
#define SCLK1__BYP CYREG_PRT6_BYP
#define SCLK1__CTL CYREG_PRT6_CTL
#define SCLK1__DM0 CYREG_PRT6_DM0
#define SCLK1__DM1 CYREG_PRT6_DM1
#define SCLK1__DM2 CYREG_PRT6_DM2
#define SCLK1__DR CYREG_PRT6_DR
#define SCLK1__INP_DIS CYREG_PRT6_INP_DIS
#define SCLK1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define SCLK1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define SCLK1__LCD_EN CYREG_PRT6_LCD_EN
#define SCLK1__MASK 0x04u
#define SCLK1__PORT 6u
#define SCLK1__PRT CYREG_PRT6_PRT
#define SCLK1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define SCLK1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define SCLK1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define SCLK1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define SCLK1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define SCLK1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define SCLK1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define SCLK1__PS CYREG_PRT6_PS
#define SCLK1__SHIFT 2u
#define SCLK1__SLW CYREG_PRT6_SLW

/* SPIM_BSPIM */
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define SPIM_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB11_CTL
#define SPIM_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define SPIM_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB11_CTL
#define SPIM_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB11_MSK
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define SPIM_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB11_MSK
#define SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB11_ST
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define SPIM_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_RxStsReg__4__POS 4
#define SPIM_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_BSPIM_RxStsReg__5__POS 5
#define SPIM_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_BSPIM_RxStsReg__6__POS 6
#define SPIM_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB13_MSK
#define SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPIM_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB13_ST
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define SPIM_BSPIM_sR16_Dp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define SPIM_BSPIM_sR16_Dp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define SPIM_BSPIM_sR16_Dp_u0__A0_REG CYREG_B0_UDB08_A0
#define SPIM_BSPIM_sR16_Dp_u0__A1_REG CYREG_B0_UDB08_A1
#define SPIM_BSPIM_sR16_Dp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define SPIM_BSPIM_sR16_Dp_u0__D0_REG CYREG_B0_UDB08_D0
#define SPIM_BSPIM_sR16_Dp_u0__D1_REG CYREG_B0_UDB08_D1
#define SPIM_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define SPIM_BSPIM_sR16_Dp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define SPIM_BSPIM_sR16_Dp_u0__F0_REG CYREG_B0_UDB08_F0
#define SPIM_BSPIM_sR16_Dp_u0__F1_REG CYREG_B0_UDB08_F1
#define SPIM_BSPIM_sR16_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define SPIM_BSPIM_sR16_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define SPIM_BSPIM_sR16_Dp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define SPIM_BSPIM_sR16_Dp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define SPIM_BSPIM_sR16_Dp_u1__A0_REG CYREG_B0_UDB09_A0
#define SPIM_BSPIM_sR16_Dp_u1__A1_REG CYREG_B0_UDB09_A1
#define SPIM_BSPIM_sR16_Dp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define SPIM_BSPIM_sR16_Dp_u1__D0_REG CYREG_B0_UDB09_D0
#define SPIM_BSPIM_sR16_Dp_u1__D1_REG CYREG_B0_UDB09_D1
#define SPIM_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define SPIM_BSPIM_sR16_Dp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define SPIM_BSPIM_sR16_Dp_u1__F0_REG CYREG_B0_UDB09_F0
#define SPIM_BSPIM_sR16_Dp_u1__F1_REG CYREG_B0_UDB09_F1
#define SPIM_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_BSPIM_TxStsReg__0__POS 0
#define SPIM_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_BSPIM_TxStsReg__1__POS 1
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define SPIM_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_BSPIM_TxStsReg__2__POS 2
#define SPIM_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_BSPIM_TxStsReg__3__POS 3
#define SPIM_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_TxStsReg__4__POS 4
#define SPIM_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB09_MSK
#define SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define SPIM_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB09_ST

/* SPIM_IntClock */
#define SPIM_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define SPIM_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define SPIM_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define SPIM_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_IntClock__INDEX 0x00u
#define SPIM_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_IntClock__PM_ACT_MSK 0x01u
#define SPIM_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_IntClock__PM_STBY_MSK 0x01u

/* SS11 */
#define SS11__0__INTTYPE CYREG_PICU15_INTTYPE3
#define SS11__0__MASK 0x08u
#define SS11__0__PC CYREG_IO_PC_PRT15_PC3
#define SS11__0__PORT 15u
#define SS11__0__SHIFT 3u
#define SS11__AG CYREG_PRT15_AG
#define SS11__AMUX CYREG_PRT15_AMUX
#define SS11__BIE CYREG_PRT15_BIE
#define SS11__BIT_MASK CYREG_PRT15_BIT_MASK
#define SS11__BYP CYREG_PRT15_BYP
#define SS11__CTL CYREG_PRT15_CTL
#define SS11__DM0 CYREG_PRT15_DM0
#define SS11__DM1 CYREG_PRT15_DM1
#define SS11__DM2 CYREG_PRT15_DM2
#define SS11__DR CYREG_PRT15_DR
#define SS11__INP_DIS CYREG_PRT15_INP_DIS
#define SS11__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define SS11__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define SS11__LCD_EN CYREG_PRT15_LCD_EN
#define SS11__MASK 0x08u
#define SS11__PORT 15u
#define SS11__PRT CYREG_PRT15_PRT
#define SS11__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define SS11__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define SS11__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define SS11__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define SS11__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define SS11__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define SS11__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define SS11__PS CYREG_PRT15_PS
#define SS11__SHIFT 3u
#define SS11__SLW CYREG_PRT15_SLW

/* SS12 */
#define SS12__0__INTTYPE CYREG_PICU15_INTTYPE2
#define SS12__0__MASK 0x04u
#define SS12__0__PC CYREG_IO_PC_PRT15_PC2
#define SS12__0__PORT 15u
#define SS12__0__SHIFT 2u
#define SS12__AG CYREG_PRT15_AG
#define SS12__AMUX CYREG_PRT15_AMUX
#define SS12__BIE CYREG_PRT15_BIE
#define SS12__BIT_MASK CYREG_PRT15_BIT_MASK
#define SS12__BYP CYREG_PRT15_BYP
#define SS12__CTL CYREG_PRT15_CTL
#define SS12__DM0 CYREG_PRT15_DM0
#define SS12__DM1 CYREG_PRT15_DM1
#define SS12__DM2 CYREG_PRT15_DM2
#define SS12__DR CYREG_PRT15_DR
#define SS12__INP_DIS CYREG_PRT15_INP_DIS
#define SS12__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define SS12__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define SS12__LCD_EN CYREG_PRT15_LCD_EN
#define SS12__MASK 0x04u
#define SS12__PORT 15u
#define SS12__PRT CYREG_PRT15_PRT
#define SS12__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define SS12__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define SS12__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define SS12__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define SS12__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define SS12__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define SS12__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define SS12__PS CYREG_PRT15_PS
#define SS12__SHIFT 2u
#define SS12__SLW CYREG_PRT15_SLW

/* SS13 */
#define SS13__0__INTTYPE CYREG_PICU2_INTTYPE6
#define SS13__0__MASK 0x40u
#define SS13__0__PC CYREG_PRT2_PC6
#define SS13__0__PORT 2u
#define SS13__0__SHIFT 6u
#define SS13__AG CYREG_PRT2_AG
#define SS13__AMUX CYREG_PRT2_AMUX
#define SS13__BIE CYREG_PRT2_BIE
#define SS13__BIT_MASK CYREG_PRT2_BIT_MASK
#define SS13__BYP CYREG_PRT2_BYP
#define SS13__CTL CYREG_PRT2_CTL
#define SS13__DM0 CYREG_PRT2_DM0
#define SS13__DM1 CYREG_PRT2_DM1
#define SS13__DM2 CYREG_PRT2_DM2
#define SS13__DR CYREG_PRT2_DR
#define SS13__INP_DIS CYREG_PRT2_INP_DIS
#define SS13__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SS13__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SS13__LCD_EN CYREG_PRT2_LCD_EN
#define SS13__MASK 0x40u
#define SS13__PORT 2u
#define SS13__PRT CYREG_PRT2_PRT
#define SS13__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SS13__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SS13__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SS13__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SS13__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SS13__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SS13__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SS13__PS CYREG_PRT2_PS
#define SS13__SHIFT 6u
#define SS13__SLW CYREG_PRT2_SLW

/* SS14 */
#define SS14__0__INTTYPE CYREG_PICU15_INTTYPE5
#define SS14__0__MASK 0x20u
#define SS14__0__PC CYREG_IO_PC_PRT15_PC5
#define SS14__0__PORT 15u
#define SS14__0__SHIFT 5u
#define SS14__AG CYREG_PRT15_AG
#define SS14__AMUX CYREG_PRT15_AMUX
#define SS14__BIE CYREG_PRT15_BIE
#define SS14__BIT_MASK CYREG_PRT15_BIT_MASK
#define SS14__BYP CYREG_PRT15_BYP
#define SS14__CTL CYREG_PRT15_CTL
#define SS14__DM0 CYREG_PRT15_DM0
#define SS14__DM1 CYREG_PRT15_DM1
#define SS14__DM2 CYREG_PRT15_DM2
#define SS14__DR CYREG_PRT15_DR
#define SS14__INP_DIS CYREG_PRT15_INP_DIS
#define SS14__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define SS14__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define SS14__LCD_EN CYREG_PRT15_LCD_EN
#define SS14__MASK 0x20u
#define SS14__PORT 15u
#define SS14__PRT CYREG_PRT15_PRT
#define SS14__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define SS14__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define SS14__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define SS14__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define SS14__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define SS14__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define SS14__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define SS14__PS CYREG_PRT15_PS
#define SS14__SHIFT 5u
#define SS14__SLW CYREG_PRT15_SLW

/* SW1 */
#define SW1__0__INTTYPE CYREG_PICU6_INTTYPE1
#define SW1__0__MASK 0x02u
#define SW1__0__PC CYREG_PRT6_PC1
#define SW1__0__PORT 6u
#define SW1__0__SHIFT 1u
#define SW1__AG CYREG_PRT6_AG
#define SW1__AMUX CYREG_PRT6_AMUX
#define SW1__BIE CYREG_PRT6_BIE
#define SW1__BIT_MASK CYREG_PRT6_BIT_MASK
#define SW1__BYP CYREG_PRT6_BYP
#define SW1__CTL CYREG_PRT6_CTL
#define SW1__DM0 CYREG_PRT6_DM0
#define SW1__DM1 CYREG_PRT6_DM1
#define SW1__DM2 CYREG_PRT6_DM2
#define SW1__DR CYREG_PRT6_DR
#define SW1__INP_DIS CYREG_PRT6_INP_DIS
#define SW1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define SW1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define SW1__LCD_EN CYREG_PRT6_LCD_EN
#define SW1__MASK 0x02u
#define SW1__PORT 6u
#define SW1__PRT CYREG_PRT6_PRT
#define SW1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define SW1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define SW1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define SW1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define SW1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define SW1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define SW1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define SW1__PS CYREG_PRT6_PS
#define SW1__SHIFT 1u
#define SW1__SLW CYREG_PRT6_SLW

/* SW2 */
#define SW2__0__INTTYPE CYREG_PICU6_INTTYPE0
#define SW2__0__MASK 0x01u
#define SW2__0__PC CYREG_PRT6_PC0
#define SW2__0__PORT 6u
#define SW2__0__SHIFT 0u
#define SW2__AG CYREG_PRT6_AG
#define SW2__AMUX CYREG_PRT6_AMUX
#define SW2__BIE CYREG_PRT6_BIE
#define SW2__BIT_MASK CYREG_PRT6_BIT_MASK
#define SW2__BYP CYREG_PRT6_BYP
#define SW2__CTL CYREG_PRT6_CTL
#define SW2__DM0 CYREG_PRT6_DM0
#define SW2__DM1 CYREG_PRT6_DM1
#define SW2__DM2 CYREG_PRT6_DM2
#define SW2__DR CYREG_PRT6_DR
#define SW2__INP_DIS CYREG_PRT6_INP_DIS
#define SW2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define SW2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define SW2__LCD_EN CYREG_PRT6_LCD_EN
#define SW2__MASK 0x01u
#define SW2__PORT 6u
#define SW2__PRT CYREG_PRT6_PRT
#define SW2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define SW2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define SW2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define SW2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define SW2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define SW2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define SW2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define SW2__PS CYREG_PRT6_PS
#define SW2__SHIFT 0u
#define SW2__SLW CYREG_PRT6_SLW

/* SWITCHES */
#define SWITCHES_sts_sts_reg__0__MASK 0x01u
#define SWITCHES_sts_sts_reg__0__POS 0
#define SWITCHES_sts_sts_reg__1__MASK 0x02u
#define SWITCHES_sts_sts_reg__1__POS 1
#define SWITCHES_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define SWITCHES_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define SWITCHES_sts_sts_reg__MASK 0x03u
#define SWITCHES_sts_sts_reg__MASK_REG CYREG_B0_UDB14_MSK
#define SWITCHES_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define SWITCHES_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define SWITCHES_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define SWITCHES_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define SWITCHES_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define SWITCHES_sts_sts_reg__STATUS_REG CYREG_B0_UDB14_ST

/* TXD */
#define TXD__0__INTTYPE CYREG_PICU2_INTTYPE1
#define TXD__0__MASK 0x02u
#define TXD__0__PC CYREG_PRT2_PC1
#define TXD__0__PORT 2u
#define TXD__0__SHIFT 1u
#define TXD__AG CYREG_PRT2_AG
#define TXD__AMUX CYREG_PRT2_AMUX
#define TXD__BIE CYREG_PRT2_BIE
#define TXD__BIT_MASK CYREG_PRT2_BIT_MASK
#define TXD__BYP CYREG_PRT2_BYP
#define TXD__CTL CYREG_PRT2_CTL
#define TXD__DM0 CYREG_PRT2_DM0
#define TXD__DM1 CYREG_PRT2_DM1
#define TXD__DM2 CYREG_PRT2_DM2
#define TXD__DR CYREG_PRT2_DR
#define TXD__INP_DIS CYREG_PRT2_INP_DIS
#define TXD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define TXD__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define TXD__LCD_EN CYREG_PRT2_LCD_EN
#define TXD__MASK 0x02u
#define TXD__PORT 2u
#define TXD__PRT CYREG_PRT2_PRT
#define TXD__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define TXD__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define TXD__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define TXD__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define TXD__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define TXD__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define TXD__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define TXD__PS CYREG_PRT2_PS
#define TXD__SHIFT 1u
#define TXD__SLW CYREG_PRT2_SLW

/* UART_BUART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB10_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB10_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB10_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB10_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB10_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB13_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB13_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB13_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB13_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB13_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB13_F1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB12_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB12_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB15_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB15_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB15_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB15_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB15_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB15_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB11_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB11_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB11_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB11_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB11_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB11_F1
#define UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB15_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB15_ST

/* UART_IntClock */
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x01u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x02u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x02u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "IoT2_labo_SPI"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E160069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
