

================================================================
== Synthesis Summary Report of 'accelerator_controller'
================================================================
+ General Information: 
    * Date:           Thu Mar  6 16:55:27 2025
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        xor_distributed_hyw
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sfvc784-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |                       Modules                       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |        |           |           |     |
    |                       & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ accelerator_controller                             |     -|  1.07|      119|  1.190e+03|         -|      120|     -|        no|     -|  6 (1%)|  298 (~0%)|  600 (~0%)|    -|
    | + accelerator_controller_Pipeline_VITIS_LOOP_26_1   |     -|  6.30|        4|     40.000|         -|        4|     -|        no|     -|       -|  102 (~0%)|  216 (~0%)|    -|
    |  o VITIS_LOOP_26_1                                  |     -|  8.00|        2|     20.000|         2|        1|     2|       yes|     -|       -|          -|          -|    -|
    | o VITIS_LOOP_57_3                                   |     -|  8.00|      111|  1.110e+03|        11|        -|    10|        no|     -|       -|          -|          -|    -|
    |  + accelerator_controller_Pipeline_VITIS_LOOP_60_4  |     -|  1.07|        9|     90.000|         -|        9|     -|        no|     -|  6 (1%)|  136 (~0%)|  244 (~0%)|    -|
    |   o VITIS_LOOP_60_4                                 |     -|  8.00|        7|     70.000|         4|        1|     4|       yes|     -|       -|          -|          -|    -|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register        | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL            | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER            | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER          | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR          | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | expecting_input | 0x10   | 32    | W      | Data signal of expecting_input   |                                                                      |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AP_FIFO
+-----------+-----------+------------+
| Interface | Direction | Data Width |
+-----------+-----------+------------+
| data_out  | out       | 64         |
+-----------+-----------+------------+

* AP_MEMORY
+-----------------+-----------+----------+
| Port            | Direction | Bitwidth |
+-----------------+-----------+----------+
| bias_1_address0 | out       | 1        |
| bias_1_q0       | in        | 16       |
| w1_address0     | out       | 2        |
| w1_address1     | out       | 2        |
| w1_q0           | in        | 16       |
| w1_q1           | in        | 16       |
+-----------------+-----------+----------+

* Other Ports
+----------+---------+-----------+----------+
| Port     | Mode    | Direction | Bitwidth |
+----------+---------+-----------+----------+
| data_in  | ap_none | in        | 64       |
| training | ap_none | in        | 16       |
+----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------------+-----------+--------------------------------------+
| Argument        | Direction | Datatype                             |
+-----------------+-----------+--------------------------------------+
| w1              | in        | ap_fixed<16, 4, AP_TRN, AP_WRAP, 0>* |
| bias_1          | in        | ap_fixed<16, 4, AP_TRN, AP_WRAP, 0>* |
| training        | in        | ap_fixed<16, 4, AP_TRN, AP_WRAP, 0>  |
| data_out        | out       | stream<pkt, 0>&                      |
| data_in         | unused    | stream<pkt, 0>&                      |
| expecting_input | in        | bool                                 |
+-----------------+-----------+--------------------------------------+

* SW-to-HW Mapping
+-----------------+-----------------+-----------+----------+-------------------------------------------+
| Argument        | HW Interface    | HW Type   | HW Usage | HW Info                                   |
+-----------------+-----------------+-----------+----------+-------------------------------------------+
| w1              | w1_address0     | port      | offset   |                                           |
| w1              | w1_ce0          | port      |          |                                           |
| w1              | w1_q0           | port      |          |                                           |
| w1              | w1_address1     | port      | offset   |                                           |
| w1              | w1_ce1          | port      |          |                                           |
| w1              | w1_q1           | port      |          |                                           |
| bias_1          | bias_1_address0 | port      | offset   |                                           |
| bias_1          | bias_1_ce0      | port      |          |                                           |
| bias_1          | bias_1_q0       | port      |          |                                           |
| training        | training        | port      |          |                                           |
| data_out        | data_out        | interface |          |                                           |
| data_in         | data_in         | port      |          |                                           |
| expecting_input | s_axi_control   | register  |          | name=expecting_input offset=0x10 range=32 |
+-----------------+-----------------+-----------+----------+-------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+----------------------------------------------------+-----+--------+---------------------+-----------+-----------+---------+
| Name                                               | DSP | Pragma | Variable            | Op        | Impl      | Latency |
+----------------------------------------------------+-----+--------+---------------------+-----------+-----------+---------+
| + accelerator_controller                           | 6   |        |                     |           |           |         |
|   cmp_i_i58_fu_156_p2                              |     |        | cmp_i_i58           | seteq     | auto      | 0       |
|   icmp_ln57_fu_165_p2                              |     |        | icmp_ln57           | seteq     | auto      | 0       |
|   i_2_fu_171_p2                                    |     |        | i_2                 | add       | fabric    | 0       |
|  + accelerator_controller_Pipeline_VITIS_LOOP_26_1 | 0   |        |                     |           |           |         |
|    icmp_ln26_fu_200_p2                             |     |        | icmp_ln26           | seteq     | auto      | 0       |
|    add_ln26_fu_206_p2                              |     |        | add_ln26            | add       | fabric    | 0       |
|    icmp_ln27_fu_245_p2                             |     |        | icmp_ln27           | seteq     | auto      | 0       |
|    select_ln27_fu_274_p3                           |     |        | select_ln27         | select    | auto_sel  | 0       |
|    select_ln27_1_fu_281_p3                         |     |        | select_ln27_1       | select    | auto_sel  | 0       |
|    select_ln27_2_fu_288_p3                         |     |        | select_ln27_2       | select    | auto_sel  | 0       |
|    select_ln27_3_fu_295_p3                         |     |        | select_ln27_3       | select    | auto_sel  | 0       |
|    select_ln27_4_fu_302_p3                         |     |        | select_ln27_4       | select    | auto_sel  | 0       |
|    select_ln27_5_fu_309_p3                         |     |        | select_ln27_5       | select    | auto_sel  | 0       |
|  + accelerator_controller_Pipeline_VITIS_LOOP_60_4 | 6   |        |                     |           |           |         |
|    icmp_ln60_fu_171_p2                             |     |        | icmp_ln60           | seteq     | auto      | 0       |
|    add_ln60_fu_177_p2                              |     |        | add_ln60            | add       | fabric    | 0       |
|    sparsemux_9_2_13_1_1_U10                        |     |        | zext_ln13_cast      | sparsemux | auto      | 0       |
|    sparsemux_9_2_13_1_1_U9                         |     |        | zext_ln13_1_cast    | sparsemux | auto      | 0       |
|    mul_16s_13ns_28_1_1_U11                         | 1   |        | mul_ln13            | mul       | auto      | 0       |
|    mac_muladd_16s_13ns_28ns_28_4_1_U15             | 1   |        | mul_ln13_1          | mul       | dsp_slice | 3       |
|    mac_muladd_16s_13ns_28ns_28_4_1_U15             | 1   |        | add_ln13            | add       | dsp_slice | 3       |
|    add_ln13_1_fu_314_p2                            |     |        | add_ln13_1          | add       | fabric    | 0       |
|    mul_16s_10ns_26_1_1_U13                         | 1   |        | mul_ln22            | mul       | auto      | 0       |
|    array_out1_output_k_fu_351_p3                   |     |        | array_out1_output_k | select    | auto_sel  | 0       |
|    mul_16s_13ns_28_1_1_U12                         | 1   |        | mul_ln13_2          | mul       | auto      | 0       |
|    mac_muladd_16s_13ns_28ns_28_4_1_U16             | 1   |        | mul_ln13_3          | mul       | dsp_slice | 3       |
|    mac_muladd_16s_13ns_28ns_28_4_1_U16             | 1   |        | add_ln13_2          | add       | dsp_slice | 3       |
|    bias_out_net_sum_fu_368_p2                      |     |        | bias_out_net_sum    | add       | fabric    | 0       |
|    mul_16s_10ns_26_1_1_U14                         | 1   |        | mul_ln22_1          | mul       | auto      | 0       |
|    output_2_fu_405_p3                              |     |        | output_2            | select    | auto_sel  | 0       |
|    icmp_ln109_fu_215_p2                            |     |        | icmp_ln109          | seteq     | auto      | 0       |
|    and_ln109_fu_221_p2                             |     |        | and_ln109           | and       | auto      | 0       |
+----------------------------------------------------+-----+--------+---------------------+-----------+-----------+---------+


================================================================
== Storage Report
================================================================
+--------------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name                     | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                          |           |           |      |      |        |          |      |         | Banks            |
+--------------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + accelerator_controller |           |           | 0    | 0    |        |          |      |         |                  |
|   control_s_axi_U        | interface | s_axilite |      |      |        |          |      |         |                  |
+--------------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+----------+-----------------------------+----------------------------------------------------------------------+------------------------------------------------------------------------------------------+
| Type     | Options                     | Location                                                             | Messages                                                                                 |
+----------+-----------------------------+----------------------------------------------------------------------+------------------------------------------------------------------------------------------+
| resource | variable=data_out core=AXIS | ../accelerator_controller.cpp:48 in accelerator_controller, data_out | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead               |
|          |                             |                                                                      | '#pragma HLS RESOURCE core=axi' is obsoleted and replaced by '#pragma HLS INTERFACE axi' |
| resource | variable=data_in core=AXIS  | ../accelerator_controller.cpp:49 in accelerator_controller, data_in  | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead               |
|          |                             |                                                                      | '#pragma HLS RESOURCE core=axi' is obsoleted and replaced by '#pragma HLS INTERFACE axi' |
+----------+-----------------------------+----------------------------------------------------------------------+------------------------------------------------------------------------------------------+

* Pragmas with Warnings
+-----------+----------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type      | Options                                | Location                                                                       | Messages                                                                                                                                                                                                                                                                                                                                                                                                               |
+-----------+----------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| interface | mode=s_axilite port=output_1[0]        | ../accelerator_controller.cpp:32 in accelerator_controller, output_1[0]        | Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' |
| interface | mode=s_axilite port=output_1[1]        | ../accelerator_controller.cpp:33 in accelerator_controller, output_1[1]        | Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' |
| interface | mode=s_axilite port=delta_1[0]         | ../accelerator_controller.cpp:34 in accelerator_controller, delta_1[0]         | Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' |
| interface | mode=s_axilite port=delta_1[1]         | ../accelerator_controller.cpp:35 in accelerator_controller, delta_1[1]         | Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' |
| interface | mode=s_axilite port=w1_local[0][0]     | ../accelerator_controller.cpp:36 in accelerator_controller, w1_local[0][0]     | Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' |
| interface | mode=s_axilite port=w1_local[0][1]     | ../accelerator_controller.cpp:37 in accelerator_controller, w1_local[0][1]     | Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' |
| interface | mode=s_axilite port=w1_local[1][0]     | ../accelerator_controller.cpp:38 in accelerator_controller, w1_local[1][0]     | Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' |
| interface | mode=s_axilite port=w1_local[1][1]     | ../accelerator_controller.cpp:39 in accelerator_controller, w1_local[1][1]     | Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' |
| interface | mode=s_axilite port=bias_1_local[0][0] | ../accelerator_controller.cpp:40 in accelerator_controller, bias_1_local[0][0] | Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' |
|           |                                        |                                                                                | Cannot apply INTERFACE pragma on a global variable. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)'                                                                                                                    |
| interface | mode=s_axilite port=bias_1_local[0][1] | ../accelerator_controller.cpp:41 in accelerator_controller, bias_1_local[0][1] | Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' |
|           |                                        |                                                                                | Cannot apply INTERFACE pragma on a global variable. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)'                                                                                                                    |
| interface | mode=s_axilite port=bias_1_local[1][0] | ../accelerator_controller.cpp:42 in accelerator_controller, bias_1_local[1][0] | Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' |
|           |                                        |                                                                                | Cannot apply INTERFACE pragma on a global variable. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)'                                                                                                                    |
| interface | mode=s_axilite port=bias_1_local[1][1] | ../accelerator_controller.cpp:43 in accelerator_controller, bias_1_local[1][1] | Unable to apply INTERFACE pragma options on a pass by value struct member field. Consider changing the signature of the struct to a pass by reference or as a pointer. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)' |
|           |                                        |                                                                                | Cannot apply INTERFACE pragma on a global variable. In function 'accelerator_controller(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [2], ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, hls::stream<pkt, 0>&, hls::stream<pkt, 0>&, bool)'                                                                                                                    |
| interface | ap_fifo port=data_in                   | ../accelerator_controller.cpp:47 in accelerator_controller, data_in            | Unsuported scalar variable on pragma 'ap_fifo Interface', ignore it.                                                                                                                                                                                                                                                                                                                                                   |
+-----------+----------------------------------------+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------+-------------------------------------+-----------------------------------------------------------------------------+
| Type      | Options                             | Location                                                                    |
+-----------+-------------------------------------+-----------------------------------------------------------------------------+
| interface | mode=s_axilite port=expecting_input | ../accelerator_controller.cpp:44 in accelerator_controller, expecting_input |
| interface | mode=s_axilite port=return          | ../accelerator_controller.cpp:45 in accelerator_controller, return          |
| interface | ap_fifo port=data_out               | ../accelerator_controller.cpp:46 in accelerator_controller, data_out        |
| pipeline  |                                     | ../accelerator_controller.cpp:61 in accelerator_controller                  |
| unroll    |                                     | ../array.cpp:21 in model_array                                              |
| interface | ap_hs port=alpha_rx                 | ../receive_data.cpp:12 in receive_data, alpha_rx                            |
| interface | mode=s_axilite port=flag            | ../receive_data.cpp:13 in receive_data, flag                                |
| interface | s_axilite port=return               | ../receive_data.cpp:14 in receive_data, return                              |
| interface | ap_hs port=alpha_tx                 | ../send_data.cpp:29 in send_data, alpha_tx                                  |
| interface | mode=s_axilite port = return        | ../send_data.cpp:30 in send_data                                            |
| interface | mode=s_axilite port=flag            | ../send_data.cpp:31 in send_data, flag                                      |
| interface | mode=s_axilite port=interval        | ../send_data.cpp:32 in send_data, interval                                  |
+-----------+-------------------------------------+-----------------------------------------------------------------------------+


