verilog xil_defaultlib --include "../../../../REAL_OVERSAMPLE.srcs/sources_1/bd/ST_TEST/ipshared/c923" --include "../../../../REAL_OVERSAMPLE.srcs/sources_1/bd/ST_TEST/ipshared/ec67/hdl" --include "../../../../REAL_OVERSAMPLE.srcs/sources_1/bd/ST_TEST/ipshared/8c62/hdl" --include "../../../../REAL_OVERSAMPLE.srcs/sources_1/bd/ST_TEST/ip/ST_TEST_processing_system7_0_0" \
"../../../bd/ST_TEST/ip/ST_TEST_clk_wiz_0_0/ST_TEST_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/ST_TEST/ip/ST_TEST_clk_wiz_0_0/ST_TEST_clk_wiz_0_0.v" \
"../../../bd/ST_TEST/ip/ST_TEST_clk_wiz_1_0/ST_TEST_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/ST_TEST/ip/ST_TEST_clk_wiz_1_0/ST_TEST_clk_wiz_1_0.v" \
"../../../bd/ST_TEST/ip/ST_TEST_xlconcat_0_0/sim/ST_TEST_xlconcat_0_0.v" \
"../../../bd/ST_TEST/ip/ST_TEST_processing_system7_0_0/sim/ST_TEST_processing_system7_0_0.v" \
"../../../bd/ST_TEST/ip/ST_TEST_xbar_0/sim/ST_TEST_xbar_0.v" \
"../../../bd/ST_TEST/ip/ST_TEST_clk_wiz_0_1/ST_TEST_clk_wiz_0_1_clk_wiz.v" \
"../../../bd/ST_TEST/ip/ST_TEST_clk_wiz_0_1/ST_TEST_clk_wiz_0_1.v" \
"../../../bd/ST_TEST/ip/ST_TEST_xlconcat_1_0/sim/ST_TEST_xlconcat_1_0.v" \
"../../../bd/ST_TEST/ip/ST_TEST_util_vector_logic_0_0/sim/ST_TEST_util_vector_logic_0_0.v" \
"../../../bd/ST_TEST/ip/ST_TEST_auto_pc_0/sim/ST_TEST_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
