# Basys3-GT2Bit
This is a simple 2-bit greater-than comparator implemented in Verilog and tested on a Basys 3 FPGA.

## Features
- Implements a 2-bit comparator (`gt_2bit.v`).
- Uses switches for input and an LED for output.
- Verified with a testbench (`tb_gt_2bit.v`).

## How to Use
1. Clone the repo:
2. Open the project in Vivado.
3. Load the `.xdc` constraints file.
4. Run synthesis, implementation, and generate the bitstream.
5. Upload the `.bit` file to a Basys 3 FPGA.
