# Logic synthesis
The interconnection of logic gates is the process by which RTL is converted to an equivalent circuit.
![image](https://github.com/user-attachments/assets/7aeea6db-d2df-44f7-abc3-c34aed6f7b3c)


