

================================================================
== Vitis HLS Report for 'mp_mul_7_Pipeline_VITIS_LOOP_157_4'
================================================================
* Date:           Tue May 20 14:37:42 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       17|  0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_157_4  |        9|       15|        10|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1259|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|    1187|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1187|   1423|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_477_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_407_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_69_fu_453_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_70_fu_463_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_fu_449_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln133_fu_527_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln157_fu_238_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln158_4_fu_284_p2   |         +|   0|  0|   7|           4|           4|
    |add_ln158_fu_260_p2     |         +|   0|  0|  14|           9|           9|
    |t_fu_693_p2             |         +|   0|  0|  11|           3|           3|
    |tempReg_fu_598_p2       |         +|   0|  0|  71|          64|          64|
    |temp_33_fu_483_p2       |         +|   0|  0|  41|          34|          34|
    |temp_fu_417_p2          |         +|   0|  0|  41|          34|          34|
    |u_fu_613_p2             |         +|   0|  0|  71|          64|          64|
    |v_122_fu_539_p2         |         +|   0|  0|  71|          64|          64|
    |sub_ln158_fu_280_p2     |         -|   0|  0|   7|           4|           4|
    |and_ln160_fu_665_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln157_fu_232_p2    |      icmp|   0|  0|  13|           4|           5|
    |or_ln105_4_fu_557_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_4_fu_675_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_fu_635_p2      |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_18_fu_545_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_19_fu_551_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_20_fu_563_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_10_fu_631_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_11_fu_648_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln160_12_fu_670_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_fu_627_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1259|        1157|        1157|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    4|          8|
    |j_10_fu_104              |   9|          2|    4|          8|
    |t_33_fu_96               |   9|          2|    3|          6|
    |u_34_out_o               |  14|          3|   64|        192|
    |v_35_fu_100              |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|  141|        346|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_867                      |  32|   0|   32|          0|
    |add_ln133_reg_877                      |  32|   0|   64|         32|
    |add_ln133_reg_877_pp0_iter8_reg        |  32|   0|   64|         32|
    |ah_reg_780                             |  32|   0|   32|          0|
    |al_reg_770                             |  32|   0|   32|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg       |   1|   0|    1|          0|
    |bh_reg_785                             |  32|   0|   32|          0|
    |bl_reg_775                             |  32|   0|   32|          0|
    |icmp_ln157_reg_756                     |   1|   0|    1|          0|
    |j_10_fu_104                            |   4|   0|    4|          0|
    |j_reg_750                              |   4|   0|    4|          0|
    |t_33_fu_96                             |   3|   0|    3|          0|
    |tempReg_reg_882                        |  64|   0|   64|          0|
    |tempReg_reg_882_pp0_iter8_reg          |  64|   0|   64|          0|
    |tmp_168_reg_856                        |   2|   0|    2|          0|
    |tmp_169_reg_840                        |  32|   0|   32|          0|
    |tmp_169_reg_840_pp0_iter5_reg          |  32|   0|   32|          0|
    |tmp_170_reg_846                        |  32|   0|   32|          0|
    |tmp_170_reg_846_pp0_iter5_reg          |  32|   0|   32|          0|
    |tmp_171_reg_851                        |  32|   0|   32|          0|
    |tmp_172_reg_872                        |   2|   0|    2|          0|
    |tmp_s_reg_835                          |  32|   0|   32|          0|
    |trunc_ln106_102_reg_819                |  32|   0|   32|          0|
    |trunc_ln106_103_reg_824                |  32|   0|   32|          0|
    |trunc_ln106_104_reg_829                |  32|   0|   32|          0|
    |trunc_ln106_104_reg_829_pp0_iter5_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_814                    |  32|   0|   32|          0|
    |trunc_ln125_reg_861                    |  32|   0|   32|          0|
    |trunc_ln125_reg_861_pp0_iter6_reg      |  32|   0|   32|          0|
    |u_34_out_load_reg_891                  |  64|   0|   64|          0|
    |u_reg_896                              |  64|   0|   64|          0|
    |v_35_fu_100                            |  64|   0|   64|          0|
    |icmp_ln157_reg_756                     |  64|  32|    1|          0|
    |tmp_171_reg_851                        |  64|  32|   32|          0|
    |trunc_ln106_reg_814                    |  64|  32|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1187|  96| 1124|         64|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.7_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.7_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.7_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.7_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.7_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.7_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_472_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.7_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_472_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.7_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_472_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.7_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_472_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.7_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_476_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.7_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_476_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.7_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_476_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.7_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_476_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.7_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_480_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.7_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_480_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.7_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_480_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.7_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_480_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.7_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_484_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.7_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_484_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.7_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_484_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.7_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_484_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.7_Pipeline_VITIS_LOOP_157_4|  return value|
|indvars_iv          |   in|    3|     ap_none|                          indvars_iv|        scalar|
|v                   |   in|   64|     ap_none|                                   v|        scalar|
|zext_ln156          |   in|    4|     ap_none|                          zext_ln156|        scalar|
|a_offset            |   in|    9|     ap_none|                            a_offset|        scalar|
|PKB_address0        |  out|    6|   ap_memory|                                 PKB|         array|
|PKB_ce0             |  out|    1|   ap_memory|                                 PKB|         array|
|PKB_q0              |   in|   64|   ap_memory|                                 PKB|         array|
|i_16                |   in|    4|     ap_none|                                i_16|        scalar|
|zext_ln145_7        |   in|    4|     ap_none|                        zext_ln145_7|        scalar|
|b_address0          |  out|    4|   ap_memory|                                   b|         array|
|b_ce0               |  out|    1|   ap_memory|                                   b|         array|
|b_q0                |   in|   64|   ap_memory|                                   b|         array|
|v_35_out            |  out|   64|      ap_vld|                            v_35_out|       pointer|
|v_35_out_ap_vld     |  out|    1|      ap_vld|                            v_35_out|       pointer|
|u_34_out_i          |   in|   64|     ap_ovld|                            u_34_out|       pointer|
|u_34_out_o          |  out|   64|     ap_ovld|                            u_34_out|       pointer|
|u_34_out_o_ap_vld   |  out|    1|     ap_ovld|                            u_34_out|       pointer|
|t_33_out            |  out|    3|      ap_vld|                            t_33_out|       pointer|
|t_33_out_ap_vld     |  out|    1|      ap_vld|                            t_33_out|       pointer|
+--------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t_33 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 't_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%v_35 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 14 'alloca' 'v_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_10 = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 15 'alloca' 'j_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %PKB"   --->   Operation 16 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln145_7_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln145_7"   --->   Operation 17 'read' 'zext_ln145_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_16_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i_16"   --->   Operation 18 'read' 'i_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%a_offset_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %a_offset"   --->   Operation 19 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln156_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln156"   --->   Operation 20 'read' 'zext_ln156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v"   --->   Operation 21 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv"   --->   Operation 22 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln156_cast = zext i4 %zext_ln156_read"   --->   Operation 23 'zext' 'zext_ln156_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i3 %indvars_iv_read"   --->   Operation 24 'zext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %indvars_iv_cast, i4 %j_10" [src/generic/fp_generic.c:139]   --->   Operation 25 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_read, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 26 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln156_cast, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 27 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 0, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 28 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc58"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%j = load i4 %j_10" [src/generic/fp_generic.c:157]   --->   Operation 30 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.73ns)   --->   "%icmp_ln157 = icmp_eq  i4 %j, i4 8" [src/generic/fp_generic.c:157]   --->   Operation 31 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %for.inc58.split, void %for.inc63.exitStub" [src/generic/fp_generic.c:157]   --->   Operation 32 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln157 = add i4 %j, i4 1" [src/generic/fp_generic.c:157]   --->   Operation 33 'add' 'add_ln157' <Predicate = (!icmp_ln157)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln157, i4 %j_10" [src/generic/fp_generic.c:139]   --->   Operation 34 'store' 'store_ln139' <Predicate = (!icmp_ln157)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.57>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %j, i3 0" [src/generic/fp_generic.c:158]   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i7 %shl_ln" [src/generic/fp_generic.c:158]   --->   Operation 36 'zext' 'zext_ln158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.82ns)   --->   "%add_ln158 = add i9 %zext_ln158, i9 %a_offset_read" [src/generic/fp_generic.c:158]   --->   Operation 37 'add' 'add_ln158' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln158, i32 3, i32 8" [src/generic/fp_generic.c:158]   --->   Operation 38 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln158_6 = zext i6 %lshr_ln" [src/generic/fp_generic.c:158]   --->   Operation 39 'zext' 'zext_ln158_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%PKB_addr = getelementptr i64 %PKB, i32 0, i32 %zext_ln158_6" [src/generic/fp_generic.c:158]   --->   Operation 40 'getelementptr' 'PKB_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%PKB_load = load i6 %PKB_addr" [src/generic/fp_generic.c:158]   --->   Operation 41 'load' 'PKB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln158 = sub i4 %i_16_read, i4 %j" [src/generic/fp_generic.c:158]   --->   Operation 42 'sub' 'sub_ln158' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln158_4 = add i4 %zext_ln145_7_read, i4 %sub_ln158" [src/generic/fp_generic.c:158]   --->   Operation 43 'add' 'add_ln158_4' <Predicate = true> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln158_7 = zext i4 %add_ln158_4" [src/generic/fp_generic.c:158]   --->   Operation 44 'zext' 'zext_ln158_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i64 %b, i32 0, i32 %zext_ln158_7" [src/generic/fp_generic.c:158]   --->   Operation 45 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%b_load = load i4 %b_addr" [src/generic/fp_generic.c:158]   --->   Operation 46 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 47 [1/2] ( I:3.25ns O:3.25ns )   --->   "%PKB_load = load i6 %PKB_addr" [src/generic/fp_generic.c:158]   --->   Operation 47 'load' 'PKB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%al = trunc i64 %PKB_load" [src/generic/fp_generic.c:158]   --->   Operation 48 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/2] ( I:3.25ns O:3.25ns )   --->   "%b_load = load i4 %b_addr" [src/generic/fp_generic.c:158]   --->   Operation 49 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%bl = trunc i64 %b_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:158]   --->   Operation 50 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %PKB_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 51 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %b_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 52 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 53 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 54 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln105_69 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 55 'zext' 'zext_ln105_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 56 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_69, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 57 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 58 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_69, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 59 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 60 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 61 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_69, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 61 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 62 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 63 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln106_102 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 64 'trunc' 'trunc_ln106_102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_69, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 65 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln106_103 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 66 'trunc' 'trunc_ln106_103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 67 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln106_104 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 68 'trunc' 'trunc_ln106_104' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 69 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_169 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 70 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_170 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 71 'partselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_171 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 72 'partselect' 'tmp_171' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_s" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 73 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_103" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 74 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln123_59 = zext i32 %trunc_ln106_102" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 75 'zext' 'zext_ln123_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_59" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 76 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln123_60 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 77 'zext' 'zext_ln123_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_60, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 78 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_168 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 79 'partselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 80 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.92>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln106_69 = zext i2 %tmp_168" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 81 'zext' 'zext_ln106_69' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln106_70 = zext i32 %tmp_169" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 82 'zext' 'zext_ln106_70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln106_71 = zext i32 %tmp_170" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 83 'zext' 'zext_ln106_71' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_104" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 84 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130 = add i32 %trunc_ln106_104, i32 %tmp_169" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 85 'add' 'add_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 86 [1/1] (2.55ns)   --->   "%add_ln130_69 = add i33 %zext_ln130, i33 %zext_ln106_70" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 86 'add' 'add_ln130_69' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln130_59 = zext i33 %add_ln130_69" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 87 'zext' 'zext_ln130_59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (2.55ns)   --->   "%add_ln130_70 = add i33 %zext_ln106_71, i33 %zext_ln106_69" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 88 'add' 'add_ln130_70' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_70" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 89 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln130_60 = zext i33 %add_ln130_70" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 90 'zext' 'zext_ln130_60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 91 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 92 [1/1] (2.59ns)   --->   "%temp_33 = add i34 %zext_ln130_60, i34 %zext_ln130_59" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 92 'add' 'temp_33' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_172 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_33, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 93 'partselect' 'tmp_172' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%v_35_load = load i64 %v_35" [src/generic/fp_generic.c:159]   --->   Operation 94 'load' 'v_35_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln125_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 95 'bitconcatenate' 'shl_ln125_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%and_ln133_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_171, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 96 'bitconcatenate' 'and_ln133_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%and_ln133_2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_172, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 97 'bitconcatenate' 'and_ln133_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_2" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 98 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln133_1" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 99 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:159]   --->   Operation 100 'bitconcatenate' 'or_ln9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (3.52ns)   --->   "%v_122 = add i64 %or_ln9, i64 %v_35_load" [src/generic/fp_generic.c:159]   --->   Operation 101 'add' 'v_122' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_18 = xor i64 %v_122, i64 %shl_ln125_s" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 102 'xor' 'xor_ln105_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_19 = xor i64 %shl_ln125_s, i64 %v_35_load" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 103 'xor' 'xor_ln105_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105_4 = or i64 %xor_ln105_18, i64 %xor_ln105_19" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 104 'or' 'or_ln105_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_20 = xor i64 %or_ln105_4, i64 %v_122" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 105 'xor' 'xor_ln105_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_20, i32 63" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 106 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_70 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 107 'zext' 'zext_ln105_70' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:160]   --->   Operation 108 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_10, i32 %add_ln105" [src/generic/fp_generic.c:160]   --->   Operation 109 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln, i64 %zext_ln105_70" [src/generic/fp_generic.c:160]   --->   Operation 110 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_122, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 111 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.10>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%u_34_out_load = load i64 %u_34_out" [src/generic/fp_generic.c:160]   --->   Operation 112 'load' 'u_34_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (3.52ns)   --->   "%u = add i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 113 'add' 'u' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %u, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 114 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%t_33_load_5 = load i3 %t_33"   --->   Operation 134 'load' 't_33_load_5' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%v_35_load24 = load i64 %v_35"   --->   Operation 135 'load' 'v_35_load24' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_35_out, i64 %v_35_load24"   --->   Operation 136 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %t_33_out, i3 %t_33_load_5"   --->   Operation 137 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 138 'ret' 'ret_ln0' <Predicate = (icmp_ln157)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 4.22>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%t_33_load = load i3 %t_33" [src/generic/fp_generic.c:161]   --->   Operation 115 'load' 't_33_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 116 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 117 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [src/generic/fp_generic.c:157]   --->   Operation 118 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_12)   --->   "%xor_ln160 = xor i64 %u, i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 119 'xor' 'xor_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_12)   --->   "%xor_ln160_10 = xor i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 120 'xor' 'xor_ln160_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_12)   --->   "%or_ln160 = or i64 %xor_ln160, i64 %xor_ln160_10" [src/generic/fp_generic.c:160]   --->   Operation 121 'or' 'or_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:160]   --->   Operation 122 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_11 = xor i1 %bit_sel1, i1 1" [src/generic/fp_generic.c:160]   --->   Operation 123 'xor' 'xor_ln160_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln160 = trunc i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 124 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln160_11, i63 %trunc_ln160" [src/generic/fp_generic.c:160]   --->   Operation 125 'bitconcatenate' 'xor_ln160_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%and_ln160 = and i64 %xor_ln160_s, i64 %add_ln133" [src/generic/fp_generic.c:160]   --->   Operation 126 'and' 'and_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln160_12 = xor i64 %or_ln160, i64 %u" [src/generic/fp_generic.c:160]   --->   Operation 127 'xor' 'xor_ln160_12' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%or_ln160_4 = or i64 %xor_ln160_12, i64 %and_ln160" [src/generic/fp_generic.c:160]   --->   Operation 128 'or' 'or_ln160_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln160_4, i32 63" [src/generic/fp_generic.c:161]   --->   Operation 129 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln161 = zext i1 %tmp" [src/generic/fp_generic.c:161]   --->   Operation 130 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (1.65ns) (out node of the LUT)   --->   "%t = add i3 %zext_ln161, i3 %t_33_load" [src/generic/fp_generic.c:161]   --->   Operation 131 'add' 't' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 %t, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 132 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.inc58" [src/generic/fp_generic.c:157]   --->   Operation 133 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln156]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ PKB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln145_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_35_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_34_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_33_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_33                       (alloca                ) [ 01111111111]
v_35                       (alloca                ) [ 01111111110]
j_10                       (alloca                ) [ 01000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000000]
zext_ln145_7_read          (read                  ) [ 01100000000]
i_16_read                  (read                  ) [ 01100000000]
a_offset_read              (read                  ) [ 01100000000]
zext_ln156_read            (read                  ) [ 00000000000]
v_read                     (read                  ) [ 00000000000]
indvars_iv_read            (read                  ) [ 00000000000]
zext_ln156_cast            (zext                  ) [ 00000000000]
indvars_iv_cast            (zext                  ) [ 00000000000]
store_ln139                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
br_ln0                     (br                    ) [ 00000000000]
j                          (load                  ) [ 01100000000]
icmp_ln157                 (icmp                  ) [ 01111111110]
br_ln157                   (br                    ) [ 00000000000]
add_ln157                  (add                   ) [ 00000000000]
store_ln139                (store                 ) [ 00000000000]
shl_ln                     (bitconcatenate        ) [ 00000000000]
zext_ln158                 (zext                  ) [ 00000000000]
add_ln158                  (add                   ) [ 00000000000]
lshr_ln                    (partselect            ) [ 00000000000]
zext_ln158_6               (zext                  ) [ 00000000000]
PKB_addr                   (getelementptr         ) [ 01010000000]
sub_ln158                  (sub                   ) [ 00000000000]
add_ln158_4                (add                   ) [ 00000000000]
zext_ln158_7               (zext                  ) [ 00000000000]
b_addr                     (getelementptr         ) [ 01010000000]
PKB_load                   (load                  ) [ 00000000000]
al                         (trunc                 ) [ 01001000000]
b_load                     (load                  ) [ 00000000000]
bl                         (trunc                 ) [ 01001000000]
ah                         (partselect            ) [ 01001000000]
bh                         (partselect            ) [ 01001000000]
zext_ln105                 (zext                  ) [ 01000100000]
zext_ln110                 (zext                  ) [ 01000100000]
zext_ln105_69              (zext                  ) [ 01000100000]
zext_ln112                 (zext                  ) [ 01000100000]
albl                       (mul                   ) [ 00000000000]
trunc_ln106                (trunc                 ) [ 01000011100]
albh                       (mul                   ) [ 00000000000]
trunc_ln106_102            (trunc                 ) [ 01000010000]
ahbl                       (mul                   ) [ 00000000000]
trunc_ln106_103            (trunc                 ) [ 01000010000]
ahbh                       (mul                   ) [ 00000000000]
trunc_ln106_104            (trunc                 ) [ 01000011000]
tmp_s                      (partselect            ) [ 01000010000]
tmp_169                    (partselect            ) [ 01000011000]
tmp_170                    (partselect            ) [ 01000011000]
tmp_171                    (partselect            ) [ 01000011100]
zext_ln106                 (zext                  ) [ 00000000000]
zext_ln123                 (zext                  ) [ 00000000000]
zext_ln123_59              (zext                  ) [ 00000000000]
add_ln123                  (add                   ) [ 00000000000]
zext_ln123_60              (zext                  ) [ 00000000000]
temp                       (add                   ) [ 00000000000]
tmp_168                    (partselect            ) [ 01000001000]
trunc_ln125                (trunc                 ) [ 01000001100]
zext_ln106_69              (zext                  ) [ 00000000000]
zext_ln106_70              (zext                  ) [ 00000000000]
zext_ln106_71              (zext                  ) [ 00000000000]
zext_ln130                 (zext                  ) [ 00000000000]
add_ln130                  (add                   ) [ 00000000000]
add_ln130_69               (add                   ) [ 00000000000]
zext_ln130_59              (zext                  ) [ 00000000000]
add_ln130_70               (add                   ) [ 00000000000]
trunc_ln130                (trunc                 ) [ 00000000000]
zext_ln130_60              (zext                  ) [ 00000000000]
add_ln105                  (add                   ) [ 01000000100]
temp_33                    (add                   ) [ 00000000000]
tmp_172                    (partselect            ) [ 01000000100]
v_35_load                  (load                  ) [ 00000000000]
shl_ln125_s                (bitconcatenate        ) [ 00000000000]
and_ln133_1                (bitconcatenate        ) [ 00000000000]
and_ln133_2                (bitconcatenate        ) [ 00000000000]
zext_ln133                 (zext                  ) [ 00000000000]
add_ln133                  (add                   ) [ 01000000011]
or_ln9                     (bitconcatenate        ) [ 00000000000]
v_122                      (add                   ) [ 00000000000]
xor_ln105_18               (xor                   ) [ 00000000000]
xor_ln105_19               (xor                   ) [ 00000000000]
or_ln105_4                 (or                    ) [ 00000000000]
xor_ln105_20               (xor                   ) [ 00000000000]
carry                      (bitselect             ) [ 00000000000]
zext_ln105_70              (zext                  ) [ 00000000000]
tmp_10                     (partselect            ) [ 00000000000]
or_ln                      (bitconcatenate        ) [ 00000000000]
tempReg                    (add                   ) [ 01000000011]
store_ln140                (store                 ) [ 00000000000]
u_34_out_load              (load                  ) [ 01000000001]
u                          (add                   ) [ 01000000001]
store_ln140                (store                 ) [ 00000000000]
t_33_load                  (load                  ) [ 00000000000]
specpipeline_ln139         (specpipeline          ) [ 00000000000]
speclooptripcount_ln139    (speclooptripcount     ) [ 00000000000]
specloopname_ln157         (specloopname          ) [ 00000000000]
xor_ln160                  (xor                   ) [ 00000000000]
xor_ln160_10               (xor                   ) [ 00000000000]
or_ln160                   (or                    ) [ 00000000000]
bit_sel1                   (bitselect             ) [ 00000000000]
xor_ln160_11               (xor                   ) [ 00000000000]
trunc_ln160                (trunc                 ) [ 00000000000]
xor_ln160_s                (bitconcatenate        ) [ 00000000000]
and_ln160                  (and                   ) [ 00000000000]
xor_ln160_12               (xor                   ) [ 00000000000]
or_ln160_4                 (or                    ) [ 00000000000]
tmp                        (bitselect             ) [ 00000000000]
zext_ln161                 (zext                  ) [ 00000000000]
t                          (add                   ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
br_ln157                   (br                    ) [ 00000000000]
t_33_load_5                (load                  ) [ 00000000000]
v_35_load24                (load                  ) [ 00000000000]
write_ln0                  (write                 ) [ 00000000000]
write_ln0                  (write                 ) [ 00000000000]
ret_ln0                    (ret                   ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln156">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="PKB">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PKB"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i_16">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln145_7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln145_7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="b">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v_35_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_35_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="u_34_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_34_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="t_33_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_33_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="t_33_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_33/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="v_35_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_35/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="j_10_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_10/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln145_7_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="4" slack="0"/>
<pin id="111" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln145_7_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_16_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="4" slack="0"/>
<pin id="117" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_16_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="a_offset_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="9" slack="0"/>
<pin id="122" dir="0" index="1" bw="9" slack="0"/>
<pin id="123" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln156_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="0"/>
<pin id="129" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln156_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="v_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvars_iv_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="0" index="1" bw="3" slack="0"/>
<pin id="141" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln0_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="0" index="2" bw="64" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln0_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="3" slack="0"/>
<pin id="154" dir="0" index="2" bw="3" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="158" class="1004" name="PKB_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="6" slack="0"/>
<pin id="162" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="0"/>
<pin id="167" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="PKB_load/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="b_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="4" slack="0"/>
<pin id="175" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln156_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_cast/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="indvars_iv_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_cast/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln139_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="4" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln140_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="0"/>
<pin id="215" dir="0" index="1" bw="64" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln140_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln140_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="3" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="j_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln157_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="4" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln157_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln139_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="shl_ln_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="0" index="1" bw="4" slack="1"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln158_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="0"/>
<pin id="258" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln158_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="0" index="1" bw="9" slack="1"/>
<pin id="263" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="lshr_ln_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="0"/>
<pin id="267" dir="0" index="1" bw="9" slack="0"/>
<pin id="268" dir="0" index="2" bw="3" slack="0"/>
<pin id="269" dir="0" index="3" bw="5" slack="0"/>
<pin id="270" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln158_6_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_6/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="sub_ln158_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="1"/>
<pin id="282" dir="0" index="1" bw="4" slack="1"/>
<pin id="283" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln158/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln158_4_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="1"/>
<pin id="286" dir="0" index="1" bw="4" slack="0"/>
<pin id="287" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158_4/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln158_7_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_7/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="al_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="bl_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="ah_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="64" slack="0"/>
<pin id="305" dir="0" index="2" bw="7" slack="0"/>
<pin id="306" dir="0" index="3" bw="7" slack="0"/>
<pin id="307" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="bh_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="64" slack="0"/>
<pin id="315" dir="0" index="2" bw="7" slack="0"/>
<pin id="316" dir="0" index="3" bw="7" slack="0"/>
<pin id="317" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln105_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln110_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln105_69_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_69/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln112_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="trunc_ln106_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="trunc_ln106_102_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_102/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="trunc_ln106_103_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_103/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="trunc_ln106_104_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_104/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_s_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="64" slack="0"/>
<pin id="361" dir="0" index="2" bw="7" slack="0"/>
<pin id="362" dir="0" index="3" bw="7" slack="0"/>
<pin id="363" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_169_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="64" slack="0"/>
<pin id="371" dir="0" index="2" bw="7" slack="0"/>
<pin id="372" dir="0" index="3" bw="7" slack="0"/>
<pin id="373" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_169/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_170_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="64" slack="0"/>
<pin id="381" dir="0" index="2" bw="7" slack="0"/>
<pin id="382" dir="0" index="3" bw="7" slack="0"/>
<pin id="383" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_170/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_171_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="64" slack="0"/>
<pin id="391" dir="0" index="2" bw="7" slack="0"/>
<pin id="392" dir="0" index="3" bw="7" slack="0"/>
<pin id="393" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_171/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln106_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln123_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln123_59_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_59/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln123_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln123_60_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="33" slack="0"/>
<pin id="415" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_60/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="temp_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="33" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_168_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="2" slack="0"/>
<pin id="425" dir="0" index="1" bw="34" slack="0"/>
<pin id="426" dir="0" index="2" bw="7" slack="0"/>
<pin id="427" dir="0" index="3" bw="7" slack="0"/>
<pin id="428" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_168/6 "/>
</bind>
</comp>

<comp id="433" class="1004" name="trunc_ln125_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="34" slack="0"/>
<pin id="435" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln106_69_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="2" slack="1"/>
<pin id="439" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_69/7 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln106_70_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="2"/>
<pin id="442" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_70/7 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln106_71_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="2"/>
<pin id="445" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_71/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln130_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="2"/>
<pin id="448" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln130_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="2"/>
<pin id="451" dir="0" index="1" bw="32" slack="2"/>
<pin id="452" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/7 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln130_69_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_69/7 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln130_59_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="33" slack="0"/>
<pin id="461" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_59/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln130_70_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="0" index="1" bw="2" slack="0"/>
<pin id="466" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_70/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="trunc_ln130_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="33" slack="0"/>
<pin id="471" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/7 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln130_60_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="33" slack="0"/>
<pin id="475" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_60/7 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln105_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="0"/>
<pin id="480" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/7 "/>
</bind>
</comp>

<comp id="483" class="1004" name="temp_33_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="33" slack="0"/>
<pin id="485" dir="0" index="1" bw="33" slack="0"/>
<pin id="486" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_33/7 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_172_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="2" slack="0"/>
<pin id="491" dir="0" index="1" bw="34" slack="0"/>
<pin id="492" dir="0" index="2" bw="7" slack="0"/>
<pin id="493" dir="0" index="3" bw="7" slack="0"/>
<pin id="494" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_172/7 "/>
</bind>
</comp>

<comp id="499" class="1004" name="v_35_load_load_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="64" slack="7"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load/8 "/>
</bind>
</comp>

<comp id="502" class="1004" name="shl_ln125_s_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="2"/>
<pin id="505" dir="0" index="2" bw="1" slack="0"/>
<pin id="506" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_s/8 "/>
</bind>
</comp>

<comp id="509" class="1004" name="and_ln133_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="64" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="3"/>
<pin id="512" dir="0" index="2" bw="1" slack="0"/>
<pin id="513" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_1/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="and_ln133_2_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="34" slack="0"/>
<pin id="518" dir="0" index="1" bw="2" slack="1"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_2/8 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln133_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="34" slack="0"/>
<pin id="525" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/8 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln133_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="34" slack="0"/>
<pin id="529" dir="0" index="1" bw="64" slack="0"/>
<pin id="530" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/8 "/>
</bind>
</comp>

<comp id="533" class="1004" name="or_ln9_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="64" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="2"/>
<pin id="536" dir="0" index="2" bw="32" slack="3"/>
<pin id="537" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln9/8 "/>
</bind>
</comp>

<comp id="539" class="1004" name="v_122_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="64" slack="0"/>
<pin id="541" dir="0" index="1" bw="64" slack="0"/>
<pin id="542" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_122/8 "/>
</bind>
</comp>

<comp id="545" class="1004" name="xor_ln105_18_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="64" slack="0"/>
<pin id="547" dir="0" index="1" bw="64" slack="0"/>
<pin id="548" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_18/8 "/>
</bind>
</comp>

<comp id="551" class="1004" name="xor_ln105_19_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="0"/>
<pin id="553" dir="0" index="1" bw="64" slack="0"/>
<pin id="554" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_19/8 "/>
</bind>
</comp>

<comp id="557" class="1004" name="or_ln105_4_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="64" slack="0"/>
<pin id="559" dir="0" index="1" bw="64" slack="0"/>
<pin id="560" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_4/8 "/>
</bind>
</comp>

<comp id="563" class="1004" name="xor_ln105_20_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="0"/>
<pin id="565" dir="0" index="1" bw="64" slack="0"/>
<pin id="566" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_20/8 "/>
</bind>
</comp>

<comp id="569" class="1004" name="carry_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="64" slack="0"/>
<pin id="572" dir="0" index="2" bw="7" slack="0"/>
<pin id="573" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln105_70_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_70/8 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_10_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="0" index="1" bw="64" slack="0"/>
<pin id="584" dir="0" index="2" bw="7" slack="0"/>
<pin id="585" dir="0" index="3" bw="7" slack="0"/>
<pin id="586" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="591" class="1004" name="or_ln_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="64" slack="0"/>
<pin id="593" dir="0" index="1" bw="32" slack="0"/>
<pin id="594" dir="0" index="2" bw="32" slack="1"/>
<pin id="595" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/8 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tempReg_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="64" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="604" class="1004" name="store_ln140_store_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="64" slack="0"/>
<pin id="606" dir="0" index="1" bw="64" slack="7"/>
<pin id="607" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="609" class="1004" name="u_34_out_load_load_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="64" slack="0"/>
<pin id="611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_34_out_load/9 "/>
</bind>
</comp>

<comp id="613" class="1004" name="u_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="64" slack="1"/>
<pin id="615" dir="0" index="1" bw="64" slack="0"/>
<pin id="616" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/9 "/>
</bind>
</comp>

<comp id="618" class="1004" name="store_ln140_store_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="0"/>
<pin id="620" dir="0" index="1" bw="64" slack="0"/>
<pin id="621" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="624" class="1004" name="t_33_load_load_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="3" slack="9"/>
<pin id="626" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load/10 "/>
</bind>
</comp>

<comp id="627" class="1004" name="xor_ln160_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="64" slack="1"/>
<pin id="629" dir="0" index="1" bw="64" slack="2"/>
<pin id="630" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160/10 "/>
</bind>
</comp>

<comp id="631" class="1004" name="xor_ln160_10_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="64" slack="2"/>
<pin id="633" dir="0" index="1" bw="64" slack="1"/>
<pin id="634" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_10/10 "/>
</bind>
</comp>

<comp id="635" class="1004" name="or_ln160_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="64" slack="0"/>
<pin id="637" dir="0" index="1" bw="64" slack="0"/>
<pin id="638" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160/10 "/>
</bind>
</comp>

<comp id="641" class="1004" name="bit_sel1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="64" slack="2"/>
<pin id="644" dir="0" index="2" bw="7" slack="0"/>
<pin id="645" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/10 "/>
</bind>
</comp>

<comp id="648" class="1004" name="xor_ln160_11_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_11/10 "/>
</bind>
</comp>

<comp id="654" class="1004" name="trunc_ln160_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="64" slack="2"/>
<pin id="656" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/10 "/>
</bind>
</comp>

<comp id="657" class="1004" name="xor_ln160_s_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="64" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="0" index="2" bw="63" slack="0"/>
<pin id="661" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln160_s/10 "/>
</bind>
</comp>

<comp id="665" class="1004" name="and_ln160_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="64" slack="0"/>
<pin id="667" dir="0" index="1" bw="64" slack="2"/>
<pin id="668" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160/10 "/>
</bind>
</comp>

<comp id="670" class="1004" name="xor_ln160_12_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="64" slack="0"/>
<pin id="672" dir="0" index="1" bw="64" slack="1"/>
<pin id="673" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_12/10 "/>
</bind>
</comp>

<comp id="675" class="1004" name="or_ln160_4_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="64" slack="0"/>
<pin id="677" dir="0" index="1" bw="64" slack="0"/>
<pin id="678" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160_4/10 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="64" slack="0"/>
<pin id="684" dir="0" index="2" bw="7" slack="0"/>
<pin id="685" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="689" class="1004" name="zext_ln161_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/10 "/>
</bind>
</comp>

<comp id="693" class="1004" name="t_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="3" slack="0"/>
<pin id="696" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/10 "/>
</bind>
</comp>

<comp id="699" class="1004" name="store_ln140_store_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="3" slack="0"/>
<pin id="701" dir="0" index="1" bw="3" slack="9"/>
<pin id="702" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/10 "/>
</bind>
</comp>

<comp id="704" class="1004" name="t_33_load_5_load_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="3" slack="8"/>
<pin id="706" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load_5/9 "/>
</bind>
</comp>

<comp id="708" class="1004" name="v_35_load24_load_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="64" slack="8"/>
<pin id="710" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load24/9 "/>
</bind>
</comp>

<comp id="712" class="1005" name="t_33_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="3" slack="0"/>
<pin id="714" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="t_33 "/>
</bind>
</comp>

<comp id="720" class="1005" name="v_35_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="64" slack="0"/>
<pin id="722" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_35 "/>
</bind>
</comp>

<comp id="728" class="1005" name="j_10_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="4" slack="0"/>
<pin id="730" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_10 "/>
</bind>
</comp>

<comp id="735" class="1005" name="zext_ln145_7_read_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="4" slack="1"/>
<pin id="737" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln145_7_read "/>
</bind>
</comp>

<comp id="740" class="1005" name="i_16_read_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="4" slack="1"/>
<pin id="742" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_16_read "/>
</bind>
</comp>

<comp id="745" class="1005" name="a_offset_read_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="9" slack="1"/>
<pin id="747" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="a_offset_read "/>
</bind>
</comp>

<comp id="750" class="1005" name="j_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="4" slack="1"/>
<pin id="752" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="756" class="1005" name="icmp_ln157_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="8"/>
<pin id="758" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln157 "/>
</bind>
</comp>

<comp id="760" class="1005" name="PKB_addr_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="6" slack="1"/>
<pin id="762" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="PKB_addr "/>
</bind>
</comp>

<comp id="765" class="1005" name="b_addr_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="4" slack="1"/>
<pin id="767" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="770" class="1005" name="al_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="1"/>
<pin id="772" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="775" class="1005" name="bl_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="1"/>
<pin id="777" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="780" class="1005" name="ah_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="1"/>
<pin id="782" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="785" class="1005" name="bh_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="1"/>
<pin id="787" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="790" class="1005" name="zext_ln105_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="64" slack="1"/>
<pin id="792" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="796" class="1005" name="zext_ln110_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="64" slack="1"/>
<pin id="798" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="802" class="1005" name="zext_ln105_69_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="64" slack="1"/>
<pin id="804" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_69 "/>
</bind>
</comp>

<comp id="808" class="1005" name="zext_ln112_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="64" slack="1"/>
<pin id="810" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="814" class="1005" name="trunc_ln106_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="3"/>
<pin id="816" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="819" class="1005" name="trunc_ln106_102_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="1"/>
<pin id="821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_102 "/>
</bind>
</comp>

<comp id="824" class="1005" name="trunc_ln106_103_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="1"/>
<pin id="826" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_103 "/>
</bind>
</comp>

<comp id="829" class="1005" name="trunc_ln106_104_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="2"/>
<pin id="831" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_104 "/>
</bind>
</comp>

<comp id="835" class="1005" name="tmp_s_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="1"/>
<pin id="837" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="840" class="1005" name="tmp_169_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="2"/>
<pin id="842" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_169 "/>
</bind>
</comp>

<comp id="846" class="1005" name="tmp_170_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="2"/>
<pin id="848" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_170 "/>
</bind>
</comp>

<comp id="851" class="1005" name="tmp_171_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="3"/>
<pin id="853" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_171 "/>
</bind>
</comp>

<comp id="856" class="1005" name="tmp_168_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="2" slack="1"/>
<pin id="858" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_168 "/>
</bind>
</comp>

<comp id="861" class="1005" name="trunc_ln125_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="2"/>
<pin id="863" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="867" class="1005" name="add_ln105_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="1"/>
<pin id="869" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="872" class="1005" name="tmp_172_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="2" slack="1"/>
<pin id="874" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_172 "/>
</bind>
</comp>

<comp id="877" class="1005" name="add_ln133_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="64" slack="2"/>
<pin id="879" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="882" class="1005" name="tempReg_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="64" slack="1"/>
<pin id="884" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="891" class="1005" name="u_34_out_load_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="64" slack="1"/>
<pin id="893" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_34_out_load "/>
</bind>
</comp>

<comp id="896" class="1005" name="u_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="64" slack="1"/>
<pin id="898" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="92" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="94" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="48" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="48" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="203"><net_src comp="126" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="138" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="132" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="200" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="18" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="34" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="236"><net_src comp="229" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="229" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="38" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="34" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="259"><net_src comp="249" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="260" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="44" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="278"><net_src comp="265" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="288"><net_src comp="280" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="284" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="297"><net_src comp="165" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="178" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="50" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="165" pin="3"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="52" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="54" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="318"><net_src comp="50" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="178" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="52" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="54" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="325"><net_src comp="322" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="330"><net_src comp="327" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="335"><net_src comp="332" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="340"><net_src comp="337" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="345"><net_src comp="184" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="188" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="192" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="196" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="50" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="184" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="52" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="54" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="374"><net_src comp="50" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="192" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="52" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="54" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="384"><net_src comp="50" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="188" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="52" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="54" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="394"><net_src comp="50" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="196" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="52" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="54" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="411"><net_src comp="401" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="413" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="398" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="429"><net_src comp="56" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="417" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="52" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="432"><net_src comp="58" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="436"><net_src comp="417" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="457"><net_src comp="446" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="440" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="453" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="443" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="437" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="463" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="469" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="449" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="473" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="459" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="495"><net_src comp="56" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="483" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="497"><net_src comp="52" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="498"><net_src comp="58" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="507"><net_src comp="60" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="48" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="60" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="48" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="521"><net_src comp="62" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="48" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="526"><net_src comp="516" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="509" pin="3"/><net_sink comp="527" pin=1"/></net>

<net id="538"><net_src comp="60" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="543"><net_src comp="533" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="499" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="502" pin="3"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="502" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="499" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="545" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="551" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="557" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="539" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="574"><net_src comp="64" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="563" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="54" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="580"><net_src comp="569" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="587"><net_src comp="50" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="527" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="52" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="590"><net_src comp="54" pin="0"/><net_sink comp="581" pin=3"/></net>

<net id="596"><net_src comp="60" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="581" pin="4"/><net_sink comp="591" pin=1"/></net>

<net id="602"><net_src comp="591" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="577" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="539" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="18" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="617"><net_src comp="609" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="613" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="18" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="639"><net_src comp="627" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="631" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="646"><net_src comp="84" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="86" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="652"><net_src comp="641" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="88" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="662"><net_src comp="90" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="648" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="654" pin="1"/><net_sink comp="657" pin=2"/></net>

<net id="669"><net_src comp="657" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="674"><net_src comp="635" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="679"><net_src comp="670" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="665" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="686"><net_src comp="64" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="675" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="54" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="692"><net_src comp="681" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="697"><net_src comp="689" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="624" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="693" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="704" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="711"><net_src comp="708" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="715"><net_src comp="96" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="718"><net_src comp="712" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="719"><net_src comp="712" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="723"><net_src comp="100" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="726"><net_src comp="720" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="727"><net_src comp="720" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="731"><net_src comp="104" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="734"><net_src comp="728" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="738"><net_src comp="108" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="743"><net_src comp="114" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="748"><net_src comp="120" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="753"><net_src comp="229" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="759"><net_src comp="232" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="158" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="768"><net_src comp="171" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="773"><net_src comp="294" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="778"><net_src comp="298" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="783"><net_src comp="302" pin="4"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="788"><net_src comp="312" pin="4"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="793"><net_src comp="322" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="799"><net_src comp="327" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="805"><net_src comp="332" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="811"><net_src comp="337" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="817"><net_src comp="342" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="822"><net_src comp="346" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="827"><net_src comp="350" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="832"><net_src comp="354" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="838"><net_src comp="358" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="843"><net_src comp="368" pin="4"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="849"><net_src comp="378" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="854"><net_src comp="388" pin="4"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="859"><net_src comp="423" pin="4"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="864"><net_src comp="433" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="866"><net_src comp="861" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="870"><net_src comp="477" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="875"><net_src comp="489" pin="4"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="880"><net_src comp="527" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="885"><net_src comp="598" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="888"><net_src comp="882" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="889"><net_src comp="882" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="890"><net_src comp="882" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="894"><net_src comp="609" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="899"><net_src comp="613" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="670" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: PKB | {}
	Port: b | {}
	Port: v_35_out | {9 }
	Port: u_34_out | {1 9 }
	Port: t_33_out | {9 }
 - Input state : 
	Port: mp_mul.7_Pipeline_VITIS_LOOP_157_4 : indvars_iv | {1 }
	Port: mp_mul.7_Pipeline_VITIS_LOOP_157_4 : v | {1 }
	Port: mp_mul.7_Pipeline_VITIS_LOOP_157_4 : zext_ln156 | {1 }
	Port: mp_mul.7_Pipeline_VITIS_LOOP_157_4 : a_offset | {1 }
	Port: mp_mul.7_Pipeline_VITIS_LOOP_157_4 : PKB | {2 3 }
	Port: mp_mul.7_Pipeline_VITIS_LOOP_157_4 : i_16 | {1 }
	Port: mp_mul.7_Pipeline_VITIS_LOOP_157_4 : zext_ln145_7 | {1 }
	Port: mp_mul.7_Pipeline_VITIS_LOOP_157_4 : b | {2 3 }
	Port: mp_mul.7_Pipeline_VITIS_LOOP_157_4 : u_34_out | {9 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		store_ln140 : 1
		j : 1
		icmp_ln157 : 2
		br_ln157 : 3
		add_ln157 : 2
		store_ln139 : 3
	State 2
		zext_ln158 : 1
		add_ln158 : 2
		lshr_ln : 3
		zext_ln158_6 : 4
		PKB_addr : 5
		PKB_load : 6
		add_ln158_4 : 1
		zext_ln158_7 : 2
		b_addr : 3
		b_load : 4
	State 3
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 4
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 5
		trunc_ln106 : 1
		trunc_ln106_102 : 1
		trunc_ln106_103 : 1
		trunc_ln106_104 : 1
		tmp_s : 1
		tmp_169 : 1
		tmp_170 : 1
		tmp_171 : 1
	State 6
		add_ln123 : 1
		zext_ln123_60 : 2
		temp : 3
		tmp_168 : 4
		trunc_ln125 : 4
	State 7
		add_ln130_69 : 1
		zext_ln130_59 : 2
		add_ln130_70 : 1
		trunc_ln130 : 2
		zext_ln130_60 : 2
		add_ln105 : 3
		temp_33 : 3
		tmp_172 : 4
	State 8
		zext_ln133 : 1
		add_ln133 : 2
		v_122 : 1
		xor_ln105_18 : 2
		xor_ln105_19 : 1
		or_ln105_4 : 2
		xor_ln105_20 : 2
		carry : 2
		zext_ln105_70 : 3
		tmp_10 : 3
		or_ln : 4
		tempReg : 4
		store_ln140 : 2
	State 9
		u : 1
		store_ln140 : 2
		write_ln0 : 1
		write_ln0 : 1
	State 10
		xor_ln160_11 : 1
		xor_ln160_s : 1
		and_ln160 : 2
		or_ln160_4 : 2
		tmp : 2
		zext_ln161 : 3
		t : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_184          |    4    |   165   |    50   |
|    mul   |           grp_fu_188          |    4    |   165   |    50   |
|          |           grp_fu_192          |    4    |   165   |    50   |
|          |           grp_fu_196          |    4    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln157_fu_238       |    0    |    0    |    13   |
|          |        add_ln158_fu_260       |    0    |    0    |    14   |
|          |       add_ln158_4_fu_284      |    0    |    0    |    7    |
|          |        add_ln123_fu_407       |    0    |    0    |    39   |
|          |          temp_fu_417          |    0    |    0    |    40   |
|          |        add_ln130_fu_449       |    0    |    0    |    32   |
|          |      add_ln130_69_fu_453      |    0    |    0    |    39   |
|    add   |      add_ln130_70_fu_463      |    0    |    0    |    39   |
|          |        add_ln105_fu_477       |    0    |    0    |    32   |
|          |         temp_33_fu_483        |    0    |    0    |    40   |
|          |        add_ln133_fu_527       |    0    |    0    |    71   |
|          |          v_122_fu_539         |    0    |    0    |    71   |
|          |         tempReg_fu_598        |    0    |    0    |    71   |
|          |            u_fu_613           |    0    |    0    |    71   |
|          |            t_fu_693           |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|          |      xor_ln105_18_fu_545      |    0    |    0    |    64   |
|          |      xor_ln105_19_fu_551      |    0    |    0    |    64   |
|          |      xor_ln105_20_fu_563      |    0    |    0    |    64   |
|    xor   |        xor_ln160_fu_627       |    0    |    0    |    64   |
|          |      xor_ln160_10_fu_631      |    0    |    0    |    64   |
|          |      xor_ln160_11_fu_648      |    0    |    0    |    2    |
|          |      xor_ln160_12_fu_670      |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|          |       or_ln105_4_fu_557       |    0    |    0    |    64   |
|    or    |        or_ln160_fu_635        |    0    |    0    |    64   |
|          |       or_ln160_4_fu_675       |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln160_fu_665       |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln157_fu_232       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |        sub_ln158_fu_280       |    0    |    0    |    7    |
|----------|-------------------------------|---------|---------|---------|
|          | zext_ln145_7_read_read_fu_108 |    0    |    0    |    0    |
|          |     i_16_read_read_fu_114     |    0    |    0    |    0    |
|   read   |   a_offset_read_read_fu_120   |    0    |    0    |    0    |
|          |  zext_ln156_read_read_fu_126  |    0    |    0    |    0    |
|          |       v_read_read_fu_132      |    0    |    0    |    0    |
|          |  indvars_iv_read_read_fu_138  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_144    |    0    |    0    |    0    |
|          |     write_ln0_write_fu_151    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     zext_ln156_cast_fu_200    |    0    |    0    |    0    |
|          |     indvars_iv_cast_fu_204    |    0    |    0    |    0    |
|          |       zext_ln158_fu_256       |    0    |    0    |    0    |
|          |      zext_ln158_6_fu_275      |    0    |    0    |    0    |
|          |      zext_ln158_7_fu_289      |    0    |    0    |    0    |
|          |       zext_ln105_fu_322       |    0    |    0    |    0    |
|          |       zext_ln110_fu_327       |    0    |    0    |    0    |
|          |      zext_ln105_69_fu_332     |    0    |    0    |    0    |
|          |       zext_ln112_fu_337       |    0    |    0    |    0    |
|          |       zext_ln106_fu_398       |    0    |    0    |    0    |
|   zext   |       zext_ln123_fu_401       |    0    |    0    |    0    |
|          |      zext_ln123_59_fu_404     |    0    |    0    |    0    |
|          |      zext_ln123_60_fu_413     |    0    |    0    |    0    |
|          |      zext_ln106_69_fu_437     |    0    |    0    |    0    |
|          |      zext_ln106_70_fu_440     |    0    |    0    |    0    |
|          |      zext_ln106_71_fu_443     |    0    |    0    |    0    |
|          |       zext_ln130_fu_446       |    0    |    0    |    0    |
|          |      zext_ln130_59_fu_459     |    0    |    0    |    0    |
|          |      zext_ln130_60_fu_473     |    0    |    0    |    0    |
|          |       zext_ln133_fu_523       |    0    |    0    |    0    |
|          |      zext_ln105_70_fu_577     |    0    |    0    |    0    |
|          |       zext_ln161_fu_689       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         shl_ln_fu_249         |    0    |    0    |    0    |
|          |       shl_ln125_s_fu_502      |    0    |    0    |    0    |
|          |       and_ln133_1_fu_509      |    0    |    0    |    0    |
|bitconcatenate|       and_ln133_2_fu_516      |    0    |    0    |    0    |
|          |         or_ln9_fu_533         |    0    |    0    |    0    |
|          |          or_ln_fu_591         |    0    |    0    |    0    |
|          |       xor_ln160_s_fu_657      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         lshr_ln_fu_265        |    0    |    0    |    0    |
|          |           ah_fu_302           |    0    |    0    |    0    |
|          |           bh_fu_312           |    0    |    0    |    0    |
|          |          tmp_s_fu_358         |    0    |    0    |    0    |
|partselect|         tmp_169_fu_368        |    0    |    0    |    0    |
|          |         tmp_170_fu_378        |    0    |    0    |    0    |
|          |         tmp_171_fu_388        |    0    |    0    |    0    |
|          |         tmp_168_fu_423        |    0    |    0    |    0    |
|          |         tmp_172_fu_489        |    0    |    0    |    0    |
|          |         tmp_10_fu_581         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           al_fu_294           |    0    |    0    |    0    |
|          |           bl_fu_298           |    0    |    0    |    0    |
|          |       trunc_ln106_fu_342      |    0    |    0    |    0    |
|          |     trunc_ln106_102_fu_346    |    0    |    0    |    0    |
|   trunc  |     trunc_ln106_103_fu_350    |    0    |    0    |    0    |
|          |     trunc_ln106_104_fu_354    |    0    |    0    |    0    |
|          |       trunc_ln125_fu_433      |    0    |    0    |    0    |
|          |       trunc_ln130_fu_469      |    0    |    0    |    0    |
|          |       trunc_ln160_fu_654      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          carry_fu_569         |    0    |    0    |    0    |
| bitselect|        bit_sel1_fu_641        |    0    |    0    |    0    |
|          |           tmp_fu_681          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    16   |   660   |   1452  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     PKB_addr_reg_760    |    6   |
|  a_offset_read_reg_745  |    9   |
|    add_ln105_reg_867    |   32   |
|    add_ln133_reg_877    |   64   |
|        ah_reg_780       |   32   |
|        al_reg_770       |   32   |
|      b_addr_reg_765     |    4   |
|        bh_reg_785       |   32   |
|        bl_reg_775       |   32   |
|    i_16_read_reg_740    |    4   |
|    icmp_ln157_reg_756   |    1   |
|       j_10_reg_728      |    4   |
|        j_reg_750        |    4   |
|       t_33_reg_712      |    3   |
|     tempReg_reg_882     |   64   |
|     tmp_168_reg_856     |    2   |
|     tmp_169_reg_840     |   32   |
|     tmp_170_reg_846     |   32   |
|     tmp_171_reg_851     |   32   |
|     tmp_172_reg_872     |    2   |
|      tmp_s_reg_835      |   32   |
| trunc_ln106_102_reg_819 |   32   |
| trunc_ln106_103_reg_824 |   32   |
| trunc_ln106_104_reg_829 |   32   |
|   trunc_ln106_reg_814   |   32   |
|   trunc_ln125_reg_861   |   32   |
|  u_34_out_load_reg_891  |   64   |
|        u_reg_896        |   64   |
|       v_35_reg_720      |   64   |
|  zext_ln105_69_reg_802  |   64   |
|    zext_ln105_reg_790   |   64   |
|    zext_ln110_reg_796   |   64   |
|    zext_ln112_reg_808   |   64   |
|zext_ln145_7_read_reg_735|    4   |
+-------------------------+--------+
|          Total          |  1067  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_165 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_178 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|     grp_fu_184    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_184    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_188    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_188    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_192    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_192    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_196    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_196    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   532  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1452  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1067  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1727  |  1542  |
+-----------+--------+--------+--------+--------+
