OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 54 270
[INFO GPL-0004] CoreAreaLxLy: 2052 2160
[INFO GPL-0005] CoreAreaUxUy: 97956 97740
[INFO GPL-0006] NumInstances: 17556
[INFO GPL-0007] NumPlaceInstances: 16314
[INFO GPL-0008] NumFixedInstances: 1242
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 16352
[INFO GPL-0011] NumPins: 64740
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 100000 100000
[INFO GPL-0014] CoreAreaLxLy: 2052 2160
[INFO GPL-0015] CoreAreaUxUy: 97956 97740
[INFO GPL-0016] CoreArea: 9166504320
[INFO GPL-0017] NonPlaceInstsArea: 36216720
[INFO GPL-0018] PlaceInstsArea: 3917325240
[INFO GPL-0019] Util(%): 42.90
[INFO GPL-0020] StdInstsArea: 3917325240
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00001352 HPWL: 68839088
[InitialPlace]  Iter: 2 CG residual: 0.00000091 HPWL: 22157409
[InitialPlace]  Iter: 3 CG residual: 0.00000318 HPWL: 22154079
[InitialPlace]  Iter: 4 CG residual: 0.00000384 HPWL: 22098399
[InitialPlace]  Iter: 5 CG residual: 0.00001192 HPWL: 22167163
[InitialPlace]  Iter: 6 CG residual: 0.00001362 HPWL: 22148660
[InitialPlace]  Iter: 7 CG residual: 0.00000234 HPWL: 22176291
[INFO GPL-0031] FillerInit: NumGCells: 22920
[INFO GPL-0032] FillerInit: NumGNets: 16352
[INFO GPL-0033] FillerInit: NumGPins: 64740
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 240120
[INFO GPL-0025] IdealBinArea: 400200
[INFO GPL-0026] IdealBinCnt: 22904
[INFO GPL-0027] TotalBinArea: 9166504320
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 750 747
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.992812 HPWL: 5316474
[NesterovSolve] Iter: 10 overflow: 0.987669 HPWL: 8263415
[NesterovSolve] Iter: 20 overflow: 0.986828 HPWL: 9480870
[NesterovSolve] Iter: 30 overflow: 0.985922 HPWL: 10012599
[NesterovSolve] Iter: 40 overflow: 0.985932 HPWL: 10181075
[NesterovSolve] Iter: 50 overflow: 0.98588 HPWL: 10179788
[NesterovSolve] Iter: 60 overflow: 0.986008 HPWL: 10085523
[NesterovSolve] Iter: 70 overflow: 0.986004 HPWL: 10024301
[NesterovSolve] Iter: 80 overflow: 0.985772 HPWL: 10032011
[NesterovSolve] Iter: 90 overflow: 0.985746 HPWL: 10073982
[NesterovSolve] Iter: 100 overflow: 0.985796 HPWL: 10117185
[NesterovSolve] Iter: 110 overflow: 0.985724 HPWL: 10158249
[NesterovSolve] Iter: 120 overflow: 0.985628 HPWL: 10198856
[NesterovSolve] Iter: 130 overflow: 0.985605 HPWL: 10252921
[NesterovSolve] Iter: 140 overflow: 0.985518 HPWL: 10352615
[NesterovSolve] Iter: 150 overflow: 0.985077 HPWL: 10532494
[NesterovSolve] Iter: 160 overflow: 0.984419 HPWL: 10814749
[NesterovSolve] Iter: 170 overflow: 0.983566 HPWL: 11208626
[NesterovSolve] Iter: 180 overflow: 0.981974 HPWL: 11718983
[NesterovSolve] Iter: 190 overflow: 0.979774 HPWL: 12407617
[NesterovSolve] Iter: 200 overflow: 0.977267 HPWL: 13306645
[NesterovSolve] Iter: 210 overflow: 0.973115 HPWL: 14488003
[NesterovSolve] Iter: 220 overflow: 0.967179 HPWL: 16087269
[NesterovSolve] Iter: 230 overflow: 0.957451 HPWL: 18189455
[NesterovSolve] Iter: 240 overflow: 0.945234 HPWL: 20736589
[NesterovSolve] Iter: 250 overflow: 0.930676 HPWL: 23496852
[NesterovSolve] Iter: 260 overflow: 0.914756 HPWL: 26463926
[NesterovSolve] Iter: 270 overflow: 0.894958 HPWL: 30001790
[NesterovSolve] Iter: 280 overflow: 0.87198 HPWL: 34251901
[NesterovSolve] Iter: 290 overflow: 0.845531 HPWL: 38328565
[NesterovSolve] Iter: 300 overflow: 0.814753 HPWL: 41606914
[NesterovSolve] Iter: 310 overflow: 0.784781 HPWL: 44809633
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 2111 nets.
[NesterovSolve] Iter: 320 overflow: 0.796016 HPWL: 46763299
[NesterovSolve] Iter: 330 overflow: 0.752634 HPWL: 47208069
[NesterovSolve] Iter: 340 overflow: 0.710645 HPWL: 47953797
[NesterovSolve] Iter: 350 overflow: 0.671181 HPWL: 47826214
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 2113 nets.
[NesterovSolve] Iter: 360 overflow: 0.624462 HPWL: 48283278
[NesterovSolve] Snapshot saved at iter = 364
[NesterovSolve] Iter: 370 overflow: 0.572971 HPWL: 48593401
[NesterovSolve] Iter: 380 overflow: 0.516744 HPWL: 48661172
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 2113 nets.
[NesterovSolve] Iter: 390 overflow: 0.460659 HPWL: 48985440
[NesterovSolve] Iter: 400 overflow: 0.407462 HPWL: 49664591
[NesterovSolve] Iter: 410 overflow: 0.354138 HPWL: 50237163
[NesterovSolve] Iter: 420 overflow: 0.312732 HPWL: 50564060
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 2113 nets.
[NesterovSolve] Iter: 430 overflow: 0.27167 HPWL: 50772686
[NesterovSolve] Iter: 440 overflow: 0.236707 HPWL: 51091599
[NesterovSolve] Iter: 450 overflow: 0.203808 HPWL: 51318651
[INFO GPL-0100] worst slack -7.63e-17
[INFO GPL-0103] Weighted 2113 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 540 540
[INFO GPL-0038] TileCnt: 185 185
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 34225
[INFO GPL-0063] TotalRouteOverflowH2: 72.49091362953186
[INFO GPL-0064] TotalRouteOverflowV2: 0.9939393997192383
[INFO GPL-0065] OverflowTileCnt2: 275
[INFO GPL-0066] 0.5%RC: 1.146151035543411
[INFO GPL-0067] 1.0%RC: 1.0730755177717055
[INFO GPL-0068] 2.0%RC: 1.036556184382013
[INFO GPL-0069] 5.0%RC: 1.014626899440987
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.1096133
[NesterovSolve] Iter: 460 overflow: 0.177805 HPWL: 51510746
[NesterovSolve] Iter: 470 overflow: 0.154298 HPWL: 51664499
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 2113 nets.
[NesterovSolve] Iter: 480 overflow: 0.134564 HPWL: 51834641
[NesterovSolve] Iter: 490 overflow: 0.11557 HPWL: 51990250
[NesterovSolve] Iter: 500 overflow: 0.0991039 HPWL: 52182210
[NesterovSolve] Finished with Overflow: 0.099104

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -52210.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -3322.89

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -3322.89

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_23114_/CLK ^
 326.65
_22041_/CLK v
  28.33      0.00     298.31


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _19771_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.77                           rst_ni (net)
                  1.86    0.59  100.59 ^ _16049_/A (CKINVDCx5p33_ASAP7_75t_R)
                507.63   60.18  160.77 v _16049_/Y (CKINVDCx5p33_ASAP7_75t_R)
   272  321.92                           _00801_ (net)
                553.92   75.24  236.01 v _19771_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                236.01   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _19771_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                        238.63  238.63   library removal time
                                238.63   data required time
-----------------------------------------------------------------------------
                                238.63   data required time
                               -236.01   data arrival time
-----------------------------------------------------------------------------
                                 -2.62   slack (VIOLATED)


Startpoint: _25452_ (negative level-sensitive latch clocked by clk)
Endpoint: _15969_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _25452_/CLK (DLLx1_ASAP7_75t_R)
                 10.63   25.57  525.57 ^ _25452_/Q (DLLx1_ASAP7_75t_R)
     1    0.54                           cg_we_global.en_latch (net)
                 10.63    0.00  525.57 ^ _15969_/B (AND2x2_ASAP7_75t_R)
                                525.57   data arrival time

                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v _15969_/A (AND2x2_ASAP7_75t_R)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -525.57   data arrival time
-----------------------------------------------------------------------------
                                 25.57   slack (MET)


Startpoint: _21443_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _21443_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _21443_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 53.80   72.31   72.31 ^ _21443_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     2    4.35                           _00692_ (net)
                 53.80    0.04   72.35 ^ _16668_/A1 (AO21x1_ASAP7_75t_R)
                 35.30   37.63  109.98 ^ _16668_/Y (AO21x1_ASAP7_75t_R)
     1    3.71                           _07973_ (net)
                 35.30    0.01  109.99 ^ _16669_/A (CKINVDCx5p33_ASAP7_75t_R)
                  8.66    8.53  118.52 v _16669_/Y (CKINVDCx5p33_ASAP7_75t_R)
     1    0.70                           _00910_ (net)
                  8.66    0.02  118.54 v _21443_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                                118.54   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _21443_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          5.40    5.40   library hold time
                                  5.40   data required time
-----------------------------------------------------------------------------
                                  5.40   data required time
                               -118.54   data arrival time
-----------------------------------------------------------------------------
                                113.14   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _20337_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.77                           rst_ni (net)
                  1.86    0.59  100.59 ^ _16049_/A (CKINVDCx5p33_ASAP7_75t_R)
                507.63   60.18  160.77 v _16049_/Y (CKINVDCx5p33_ASAP7_75t_R)
   272  321.92                           _00801_ (net)
                947.39  292.56  453.33 v _20337_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                453.33   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _20337_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         77.66 1077.66   library recovery time
                               1077.66   data required time
-----------------------------------------------------------------------------
                               1077.66   data required time
                               -453.33   data arrival time
-----------------------------------------------------------------------------
                                624.34   slack (MET)


Startpoint: _22040_ (negative level-sensitive latch clocked by clk)
Endpoint: _15416_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v clk_i (in)
   546  191.87                           clk_i (net)
                        116.03  616.03   time given to startpoint
                 37.71    0.00  616.03 ^ _22040_/D (DLLx1_ASAP7_75t_R)
                214.83  117.07  733.10 ^ _22040_/Q (DLLx1_ASAP7_75t_R)
    33   22.88                           gen_sub_units_scm[3].sub_unit_i.cg_we_global.en_latch (net)
                214.97    3.25  736.34 ^ _15416_/B (AND3x1_ASAP7_75t_R)
                                736.34   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _15416_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -736.34   data arrival time
-----------------------------------------------------------------------------
                                263.66   slack (MET)


Startpoint: raddr_a_i[4] (input port clocked by clk)
Endpoint: rdata_a_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_a_i[4] (in)
    14   15.73                           raddr_a_i[4] (net)
                  6.48    2.04  102.04 v _08351_/A (NOR2x1_ASAP7_75t_R)
               5904.51 2310.83 2412.87 ^ _08351_/Y (NOR2x1_ASAP7_75t_R)
   816  636.57                           _01095_ (net)
               5904.61   15.28 2428.15 ^ _08398_/D (AND4x1_ASAP7_75t_R)
               1922.07 1216.79 3644.95 ^ _08398_/Y (AND4x1_ASAP7_75t_R)
   158  200.80                           _01142_ (net)
               1961.06  152.27 3797.21 ^ _12115_/B1 (AO32x1_ASAP7_75t_R)
                 58.33  200.48 3997.69 ^ _12115_/Y (AO32x1_ASAP7_75t_R)
     1    0.56                           _04852_ (net)
                 58.33    0.01 3997.70 ^ _12116_/C (AO221x1_ASAP7_75t_R)
                 62.98   31.96 4029.66 ^ _12116_/Y (AO221x1_ASAP7_75t_R)
     1    0.70                           _04853_ (net)
                 62.98    0.02 4029.68 ^ _12119_/C (OR4x1_ASAP7_75t_R)
                 12.67   28.29 4057.97 ^ _12119_/Y (OR4x1_ASAP7_75t_R)
     1    0.91                           _04856_ (net)
                 12.67    0.06 4058.03 ^ _12120_/E (OR5x1_ASAP7_75t_R)
                 42.01   35.77 4093.79 ^ _12120_/Y (OR5x1_ASAP7_75t_R)
     1    4.09                           _04857_ (net)
                 42.19    1.54 4095.34 ^ _12140_/A2 (AO22x1_ASAP7_75t_R)
                 62.97   54.32 4149.66 ^ _12140_/Y (AO22x1_ASAP7_75t_R)
     1    6.09                           _04877_ (net)
                 63.56    3.42 4153.08 ^ _12141_/D (OR4x1_ASAP7_75t_R)
                 10.19   27.92 4181.00 ^ _12141_/Y (OR4x1_ASAP7_75t_R)
     1    0.61                           _04878_ (net)
                 10.19    0.01 4181.01 ^ _12142_/E (OR5x1_ASAP7_75t_R)
                 52.73   39.33 4220.34 ^ _12142_/Y (OR5x1_ASAP7_75t_R)
     1    5.24                           rdata_a_o[8] (net)
                 53.11    2.55 4222.89 ^ rdata_a_o[8] (out)
                               4222.89   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -4222.89   data arrival time
-----------------------------------------------------------------------------
                               -3322.89   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _20337_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.77                           rst_ni (net)
                  1.86    0.59  100.59 ^ _16049_/A (CKINVDCx5p33_ASAP7_75t_R)
                507.63   60.18  160.77 v _16049_/Y (CKINVDCx5p33_ASAP7_75t_R)
   272  321.92                           _00801_ (net)
                947.39  292.56  453.33 v _20337_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                453.33   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _20337_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         77.66 1077.66   library recovery time
                               1077.66   data required time
-----------------------------------------------------------------------------
                               1077.66   data required time
                               -453.33   data arrival time
-----------------------------------------------------------------------------
                                624.34   slack (MET)


Startpoint: _22040_ (negative level-sensitive latch clocked by clk)
Endpoint: _15416_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v clk_i (in)
   546  191.87                           clk_i (net)
                        116.03  616.03   time given to startpoint
                 37.71    0.00  616.03 ^ _22040_/D (DLLx1_ASAP7_75t_R)
                214.83  117.07  733.10 ^ _22040_/Q (DLLx1_ASAP7_75t_R)
    33   22.88                           gen_sub_units_scm[3].sub_unit_i.cg_we_global.en_latch (net)
                214.97    3.25  736.34 ^ _15416_/B (AND3x1_ASAP7_75t_R)
                                736.34   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _15416_/A (AND3x1_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -736.34   data arrival time
-----------------------------------------------------------------------------
                                263.66   slack (MET)


Startpoint: raddr_a_i[4] (input port clocked by clk)
Endpoint: rdata_a_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_a_i[4] (in)
    14   15.73                           raddr_a_i[4] (net)
                  6.48    2.04  102.04 v _08351_/A (NOR2x1_ASAP7_75t_R)
               5904.51 2310.83 2412.87 ^ _08351_/Y (NOR2x1_ASAP7_75t_R)
   816  636.57                           _01095_ (net)
               5904.61   15.28 2428.15 ^ _08398_/D (AND4x1_ASAP7_75t_R)
               1922.07 1216.79 3644.95 ^ _08398_/Y (AND4x1_ASAP7_75t_R)
   158  200.80                           _01142_ (net)
               1961.06  152.27 3797.21 ^ _12115_/B1 (AO32x1_ASAP7_75t_R)
                 58.33  200.48 3997.69 ^ _12115_/Y (AO32x1_ASAP7_75t_R)
     1    0.56                           _04852_ (net)
                 58.33    0.01 3997.70 ^ _12116_/C (AO221x1_ASAP7_75t_R)
                 62.98   31.96 4029.66 ^ _12116_/Y (AO221x1_ASAP7_75t_R)
     1    0.70                           _04853_ (net)
                 62.98    0.02 4029.68 ^ _12119_/C (OR4x1_ASAP7_75t_R)
                 12.67   28.29 4057.97 ^ _12119_/Y (OR4x1_ASAP7_75t_R)
     1    0.91                           _04856_ (net)
                 12.67    0.06 4058.03 ^ _12120_/E (OR5x1_ASAP7_75t_R)
                 42.01   35.77 4093.79 ^ _12120_/Y (OR5x1_ASAP7_75t_R)
     1    4.09                           _04857_ (net)
                 42.19    1.54 4095.34 ^ _12140_/A2 (AO22x1_ASAP7_75t_R)
                 62.97   54.32 4149.66 ^ _12140_/Y (AO22x1_ASAP7_75t_R)
     1    6.09                           _04877_ (net)
                 63.56    3.42 4153.08 ^ _12141_/D (OR4x1_ASAP7_75t_R)
                 10.19   27.92 4181.00 ^ _12141_/Y (OR4x1_ASAP7_75t_R)
     1    0.61                           _04878_ (net)
                 10.19    0.01 4181.01 ^ _12142_/E (OR5x1_ASAP7_75t_R)
                 52.73   39.33 4220.34 ^ _12142_/Y (OR5x1_ASAP7_75t_R)
     1    5.24                           rdata_a_o[8] (net)
                 53.11    2.55 4222.89 ^ rdata_a_o[8] (out)
                               4222.89   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -4222.89   data arrival time
-----------------------------------------------------------------------------
                               -3322.89   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.27e-03   1.88e-04   1.29e-06   5.46e-03  61.3%
Combinational          8.05e-04   2.64e-03   9.42e-07   3.45e-03  38.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.08e-03   2.83e-03   2.24e-06   8.91e-03 100.0%
                          68.2%      31.8%       0.0%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 3002 u^2 33% utilization.
Core area = 9166504320

Elapsed time: 2:04.71[h:]min:sec. CPU time: user 124.52 sys 0.19 (99%). Peak memory: 446276KB.
