"""
MT7921AU connac2 MCU command layer.

A port of two kernel pieces:

  * the command-id field encoding — the ``MCU_CMD`` / ``MCU_EXT_CMD`` /
    ``MCU_UNI_CMD`` / ``MCU_CE_CMD`` macros in mt76_connac_mcu.h. A command is a
    single 32-bit int packing the id, ext-id, and UNI/CE/QUERY/WA flag bits;
  * ``build_mcu_frame`` — mt76_connac2_mcu_fill_message (mt76_connac_mcu.c) plus
    the USB-specific SDIO header + tail pad (mt7921u_mcu_send_message). It turns
    an encoded command + payload into the exact on-wire bytes.

The per-command payload builders below mirror their kernel counterparts 1:1; each
cites the source function. Values come from constants.py (grepped from regs.h),
never typed from memory.
"""
import struct
from dataclasses import dataclass
from typing import Optional

# ruff: noqa: F403, F405
from .constants import *

# ---------------------------------------------------------------------------
# Command-id field encoding (mt76_connac_mcu.h __MCU_CMD_FIELD_*).
# ---------------------------------------------------------------------------
_F_ID = 0x000000FF      # GENMASK(7, 0)   command id
_F_EXTID = 0x0000FF00   # GENMASK(15, 8)  ext command id
_F_QUERY = 1 << 16      # BIT(16)         query (vs set)
_F_UNI = 1 << 17        # BIT(17)         unified command (uni_txd)
_F_CE = 1 << 18         # BIT(18)         offload (CE) command
_F_WA = 1 << 19         # BIT(19)         destined for WA (vs WM)

MCU_CMD_EXT_CID = 0xED  # the cid byte carried by every EXT command


def MCU_CMD(t):
    return t & _F_ID


def MCU_EXT_CMD(t):
    return MCU_CMD_EXT_CID | ((t << 8) & _F_EXTID)


def MCU_EXT_QUERY(t):
    return MCU_EXT_CMD(t) | _F_QUERY


def MCU_UNI_CMD(t):
    return _F_UNI | (t & _F_ID)


def MCU_CE_CMD(t):
    return _F_CE | (t & _F_ID)


def MCU_CE_QUERY(t):
    return MCU_CE_CMD(t) | _F_QUERY


# Command ids (the enums in mt76_connac_mcu.h). Only the ones this driver emits.
# EXT (MCU_EXT_CMD_*)
EXT_CMD_EFUSE_BUFFER_MODE = 0x21
EXT_CMD_PROTECT_CTRL = 0x3E
EXT_CMD_MAC_INIT_CTRL = 0x46
EXT_CMD_SET_RX_PATH = 0x4E
EXT_CMD_CHANNEL_SWITCH = 0x08
# CE (MCU_CE_CMD_*)
CE_CMD_SET_RX_FILTER = 0x0A
CE_CMD_SET_CHAN_DOMAIN = 0x0F
CE_CMD_SET_BSS_ABORT = 0x17
CE_CMD_SET_CLC = 0x5C
CE_CMD_SET_RATE_TX_POWER = 0x5D
CE_CMD_GET_NIC_CAPAB = 0x8A
CE_CMD_CHIP_CONFIG = 0xCA
CE_CMD_FWLOG_2_HOST = 0xC5
# UNI (MCU_UNI_CMD_*)
UNI_CMD_DEV_INFO_UPDATE = 0x01
UNI_CMD_BSS_INFO_UPDATE = 0x02
UNI_CMD_SNIFFER = 0x24

# uni_txd.option = MCU_CMD_UNI_EXT_ACK = ACK | UNI | SET (BIT0|BIT1|BIT2).
MCU_CMD_UNI_EXT_ACK = 0x07

UNI_TXD_SIZE = 48   # sizeof(struct mt76_connac2_mcu_uni_txd)
# MCU_TXD_SIZE (64) comes from constants.


def build_mcu_frame(cmd, payload, seq):
    """Port of mt76_connac2_mcu_fill_message + the USB SDIO header and tail pad.

    Returns the on-wire bytes for ``cmd`` (an encoded command int) carrying
    ``payload``, stamped with the 4-bit ``seq``. Both txd shapes begin with
    ``__le32 txd[8]`` (32 B), so ``len`` is uniformly ``skb_len - 32``.

    Wire layout: ``[4B SDIO hdr][txd: 64B std | 48B uni][payload][pad]``.
    """
    mcu_cmd = cmd & _F_ID
    uni = bool(cmd & _F_UNI)
    txd_size = UNI_TXD_SIZE if uni else MCU_TXD_SIZE
    skb_len = txd_size + len(payload)            # skb->len after skb_push(txd)

    t = SDIO_HDR_SIZE                            # txd starts after the SDIO hdr
    frame = bytearray(t + txd_size + len(payload))

    # 4-byte SDIO header prepended by mt792x_skb_add_usb_sdio_hdr: tx_bytes = skb->len.
    struct.pack_into("<I", frame, 0, skb_len & 0xFFFF)

    # txd[0]/txd[1] — identical for both shapes.
    struct.pack_into("<I", frame, t + 0, TXD0_BASE | (skb_len & 0xFFFF))
    struct.pack_into("<I", frame, t + 4, TXD1_CMD)
    struct.pack_into("<H", frame, t + 32, (skb_len - 32) & 0xFFFF)   # ->len

    if uni:
        struct.pack_into("<H", frame, t + 34, mcu_cmd)   # cid (le16)
        frame[t + 37] = MCU_PKT_ID                       # pkt_type
        frame[t + 39] = seq & 0xFF
        frame[t + 42] = MCU_S2D_H2N                      # s2d_index
        frame[t + 43] = MCU_CMD_UNI_EXT_ACK              # option
    else:
        struct.pack_into("<H", frame, t + 34, MCU_PQ_ID)  # pq_id = 0x8000
        frame[t + 36] = mcu_cmd                           # cid
        frame[t + 37] = MCU_PKT_ID                        # pkt_type
        ext_cid = (cmd & _F_EXTID) >> 8
        if ext_cid or (cmd & _F_CE):
            set_query = MCU_Q_QUERY if (cmd & _F_QUERY) else MCU_Q_SET
        else:
            set_query = MCU_Q_NA
        frame[t + 38] = set_query
        frame[t + 39] = seq & 0xFF
        frame[t + 41] = ext_cid
        frame[t + 42] = MCU_S2D_H2N                       # H2C only for WA cmds
        frame[t + 43] = 1 if ext_cid else 0               # ext_cid_ack

    frame[t + txd_size:] = payload

    # Tail pad: round_up(len, 4) + 4 (mt7921u_mcu_send_message).
    pad = ((len(frame) + 3) & ~3) + 4 - len(frame)
    frame.extend(b"\x00" * pad)
    return bytes(frame)


# ===========================================================================
# Per-command payload builders. Each returns (cmd, payload) and cites its
# kernel source. The transport stamps the seq and frames it via build_mcu_frame.
# ===========================================================================

def get_nic_capability():
    """mt7921_mcu_get_nic_capability — MCU_CE_CMD(GET_NIC_CAPAB), empty body.
    Sent via send_and_get_msg (waits for the reply) but encoded as a plain CE
    SET command, not a QUERY. The reply carries MAC address + PHY/chip caps."""
    return MCU_CE_CMD(CE_CMD_GET_NIC_CAPAB), b""


# Offset of the capability payload in the send_mcu_command buffer: the connac2 rxd header
# (eid@28, seq@29) runs to byte 36, then mt76_connac_cap_hdr {n_element:u16, rsv[2]} +
# {type:u32, len:u32, data[len]} TLVs. Confirmed: the parser reproduces the captured MAC.
_NIC_CAPAB_PAYLOAD_OFF = 36
MT_NIC_CAP_MAC_ADDR = 0x07
MT_NIC_CAP_PHY = 0x08
MT_NIC_CAP_6G = 0x18
# mt7921_mcu_parse_phy_cap: hw_path bit WF0_24G/WF0_5G gate 2.4/5 GHz; nss -> antenna_mask.
_WF0_24G = 1 << 0
_WF0_5G = 1 << 1
# struct mt7921_phy_cap byte offsets this reads (ht,vht,_5g,max_bw,nss,dbdc,tx_ldpc,
# rx_ldpc,tx_stbc,rx_stbc,hw_path,he). [SRC mt7921/mcu.c:528-541]
_PHY_CAP_NSS = 4
_PHY_CAP_HW_PATH = 10


@dataclass
class NicCaps:
    """Per-card capability from the GET_NIC_CAPAB firmware reply — the host-side values
    the connac2 bring-up branches on (band gating in txpower, antenna_mask in SET_RX_PATH
    and the RX RSSI chain loop). Defaults reproduce the captured reference units (pau0f +
    AXML, both identical: nss=2 -> antenna_mask 0x3, 2.4+5 GHz present). has_6ghz defaults
    False, matching the kernel leaving phy->cap.has_6ghz 0 when the MT_NIC_CAP_6G TLV is
    absent; a real reply always carries the PHY TLV, so the 2.4/5 GHz + antenna_mask
    defaults are only a give-it-a-shot fallback for a malformed reply.
    [SRC mt7921/mcu.c:525-554,596-601]"""
    mac: Optional[str] = None
    antenna_mask: int = 0x3
    has_2ghz: bool = True
    has_5ghz: bool = True
    has_6ghz: bool = False

    @property
    def is_reference(self) -> bool:
        """True when the caps match the captured pau0f/AXML units (both identical:
        antenna_mask 0x3, 2.4+5+6 GHz present) — the config the cold-boot pcap gate
        covers. A card differing in any field walks the ported runtime derivation,
        which has no capture to gate it (logged '[untested variant]')."""
        return (self.antenna_mask == 0x3 and self.has_2ghz
                and self.has_5ghz and self.has_6ghz)


def parse_nic_capability(resp) -> NicCaps:
    """Walk the GET_NIC_CAPAB reply TLVs (mt7921_mcu_get_nic_capability) for the per-card
    caps bring-up consumes: MAC (MT_NIC_CAP_MAC_ADDR), the PHY cap (MT_NIC_CAP_PHY ->
    antenna_mask from nss, has_2ghz/has_5ghz from hw_path — a 1:1 port of
    mt7921_mcu_parse_phy_cap), and 6 GHz support (MT_NIC_CAP_6G). ``resp`` is the raw
    send_mcu_command buffer. Unrecognised TLVs are stepped over, as the kernel switch
    falls through default; fields with no TLV keep their reference NicCaps defaults.
    [SRC mt7921/mcu.c:556-622]"""
    caps = NicCaps()
    if not resp or len(resp) < _NIC_CAPAB_PAYLOAD_OFF + 4:
        return caps
    body = resp[_NIC_CAPAB_PAYLOAD_OFF:]
    n_element = struct.unpack_from("<H", body, 0)[0]
    off = 4
    for _ in range(n_element):
        if off + 8 > len(body):
            break
        tlv_type, tlv_len = struct.unpack_from("<II", body, off)
        off += 8
        if off + tlv_len > len(body):
            break
        data = body[off:off + tlv_len]
        if tlv_type == MT_NIC_CAP_MAC_ADDR and tlv_len >= 6:
            caps.mac = ":".join(f"{b:02x}" for b in data[:6])
        elif tlv_type == MT_NIC_CAP_PHY and tlv_len > _PHY_CAP_HW_PATH:
            # antenna_mask = BIT(nss) - 1; has_2ghz/has_5ghz = hw_path & BIT(WF0_*).
            # Guard nss==0 (implausible) so a garbled reply keeps the reference mask
            # rather than a zero antenna_mask that would break RX/SET_RX_PATH.
            nss = data[_PHY_CAP_NSS]
            hw_path = data[_PHY_CAP_HW_PATH]
            if nss:
                caps.antenna_mask = (1 << nss) - 1
            caps.has_2ghz = bool(hw_path & _WF0_24G)
            caps.has_5ghz = bool(hw_path & _WF0_5G)
        elif tlv_type == MT_NIC_CAP_6G and tlv_len >= 1:
            caps.has_6ghz = bool(data[0])
        off += tlv_len
    return caps


def fw_log_2_host(ctrl):
    """mt7921_mcu_fw_log_2_host — MCU_CE_CMD(FWLOG_2_HOST). { u8 ctrl_val; u8 pad[3]; }."""
    return MCU_CE_CMD(CE_CMD_FWLOG_2_HOST), struct.pack("<B3x", ctrl)


def set_eeprom():
    """mt7921_mcu_set_eeprom — MCU_EXT_CMD(EFUSE_BUFFER_MODE).
    req_hdr { u8 buffer_mode=EE_MODE_EFUSE; u8 format=EE_FORMAT_WHOLE; __le16 len=0; }."""
    return MCU_EXT_CMD(EXT_CMD_EFUSE_BUFFER_MODE), struct.pack(
        "<BBH", EE_MODE_EFUSE, EE_FORMAT_WHOLE, 0)


def set_rts_thresh(val, band):
    """mt76_connac_mcu_set_rts_thresh — MCU_EXT_CMD(PROTECT_CTRL).
    { u8 prot_idx=1; u8 band; u8 rsv[2]; __le32 len_thresh=val; __le32 pkt_thresh=2; }."""
    return MCU_EXT_CMD(EXT_CMD_PROTECT_CTRL), struct.pack(
        "<BB2xII", 1, band, val, 0x2)


def set_channel_domain():
    """mt76_connac_mcu_set_channel_domain — MCU_CE_CMD(SET_CHAN_DOMAIN), no reply.

    [ hdr ][ per-channel { __le16 hw_value; __le16 pad; __le32 flags; } ]. We
    announce the configured regulatory domain (``Config.wifi_regulatory_country``,
    default world ``00``); the kernel skips DISABLED channels, so the body is just
    the enabled 2.4/5 GHz channels with their cfg80211 flags. hdr: alpha2[4], bw_2g,
    bw_5g, bw_6g, pad, n_2ch, n_5ch, n_6ch, pad2."""
    from wifit3.wlan.regulatory import connac_domain

    from . import regdomain as rd

    dom = connac_domain()
    ch = list(dom.channels_2ghz) + list(dom.channels_5ghz)
    hdr = struct.pack(
        "<4sBBBBBBBB",
        dom.alpha2,
        rd.WORLD_BW_2G,
        rd.WORLD_BW_5G,
        rd.WORLD_BW_6G,
        0,
        len(dom.channels_2ghz),
        len(dom.channels_5ghz),
        0,
        0,
    )
    body = b"".join(struct.pack("<HHI", hw, 0, flags) for hw, flags in ch)
    return MCU_CE_CMD(CE_CMD_SET_CHAN_DOMAIN), hdr + body


def set_rate_txpower(payload):
    """One SET_RATE_TX_POWER batch (mt76_connac_mcu_skb_send_msg, no reply). The
    per-batch payloads are built by txpower.rate_txpower_payloads()."""
    return MCU_CE_CMD(CE_CMD_SET_RATE_TX_POWER), payload


def set_mac_enable(band, enable):
    """mt76_connac_mcu_set_mac_enable — MCU_EXT_CMD(MAC_INIT_CTRL).
    { u8 enable; u8 band; u8 rsv[2]; }."""
    return MCU_EXT_CMD(EXT_CMD_MAC_INIT_CTRL), struct.pack("<BB2x", 1 if enable else 0, band)


# CH_SWITCH reasons (mt76_connac_mcu.h). SET_RX_PATH and monitor mode use NORMAL.
CH_SWITCH_NORMAL = 0
# Reference default: the captured pau0f/AXML units are 2x2 (nss=2 -> antenna_mask =
# chainmask = 0x3). The runtime value is derived per-card from the GET_NIC_CAPAB PHY
# cap (NicCaps.antenna_mask) and threaded into set_chan_info; this default keeps the
# reference wire byte-identical and covers callers that pass no mask.
ANTENNA_MASK = 0x3
# Default chandef at __mt7921_start, before any channel is set (observed on the
# wire in the start-time SET_RX_PATH; deterministic across units/captures):
# 6 GHz channel 1, 20 MHz. channel_band 2 = 6 GHz (the firmware's band code).
DEFAULT_CHANDEF = {"control_ch": 1, "center_ch": 1, "bw": 0, "channel_band": 2, "band_idx": 0}


def set_chan_info(ext_cmd, chandef, antenna_mask=ANTENNA_MASK):
    """mt7921_mcu_set_chan_info — MCU_EXT_CMD(ext_cmd), used with SET_RX_PATH (at
    radio start) or CHANNEL_SWITCH. 76-byte req describing channel + streams."""
    tx_streams = bin(antenna_mask).count("1")          # hweight8(antenna_mask)
    rx_streams = antenna_mask
    if ext_cmd == EXT_CMD_CHANNEL_SWITCH:
        rx_streams = bin(rx_streams).count("1")
    req = struct.pack(
        "<BBBBBBBBHBBIBBB57x",
        chandef["control_ch"], chandef["center_ch"], chandef["bw"],
        tx_streams, rx_streams, CH_SWITCH_NORMAL, chandef["band_idx"], 0,  # center_ch2
        0,                                              # cac_case
        chandef["channel_band"], 0,                     # channel_band, rsv0
        0,                                              # outband_freq
        0, 0, 0,                                        # txpower_drop, ap_bw, ap_center_ch
    )
    return MCU_EXT_CMD(ext_cmd), req


def set_deep_sleep(enable):
    """mt76_connac_mcu_set_deep_sleep — MCU_CE_CMD(CHIP_CONFIG), no reply.

    struct mt76_connac_config { __le16 id; u8 type; u8 resp_type; __le16 data_size;
    __le16 resv; u8 data[320]; } with data = snprintf("KeepFullPwr %d", !enable).
    USB leaves pm.ds_enable = 0, so init sends enable=False -> "KeepFullPwr 1"."""
    data = (b"KeepFullPwr %d" % (0 if enable else 1)).ljust(320, b"\x00")
    payload = struct.pack("<HBBHH", 0, 0, 0, 0, 0) + data
    return MCU_CE_CMD(CE_CMD_CHIP_CONFIG), payload


# Monitor-vif constants. The first vif gets idx = omac_idx = band_idx = wmm_idx =
# 0; mt7921_add_interface sets wcid->idx AFTER uni_add_dev runs, so the BSS basic
# tlv carries wcid->idx 0 here. omac_addr/bssid default zero (plain monitor); a
# non-zero omac arms HW auto-ACK for that MAC. conn_type = CONNECTION_INFRA_AP.
DEV_INFO_ACTIVE = 0
UNI_BSS_INFO_BASIC = 0
CONNECTION_INFRA_AP = (1 << 1) | (1 << 16)   # STA_TYPE_AP | NETWORK_INFRA = 0x10002
# conn_type=0: a BSS that carries its peer bssid but is NOT an active infra-STA connection.
# The monitor auto-ACK (enter_active_monitor) sources its ACK MAC from the DEV omac ONLY while the
# BSS is not INFRA_AP+active; that combination switches the firmware to a peer-STA/WCID association
# context we never populate (no add_sta), so the card auto-ACKs nothing. Yet a real AP's frames are
# only auto-ACKed when the peer bssid IS programmed (bssid=0 -> the FW won't ACK them). So active
# monitor needs bssid + conn_type=0. Bench-confirmed on the AXML (scripts/ack bisect + real-AP
# assoc A/B vs AirLink, 2026-07-17): INFRA_AP+bssid -> 0 ACKs; conn_type=0+bssid -> auto-ACKs.
CONNECTION_MONITOR = 0


def uni_dev_info(active=True, omac_addr=b"\x00" * 6):
    """mt76_connac_mcu_uni_add_dev — DEV_INFO half, MCU_UNI_CMD(DEV_INFO_UPDATE).
    hdr{omac_idx, band_idx, pad} + req_tlv{tag=DEV_INFO_ACTIVE, len=12, active,
    link_idx, omac_addr[6]}. ``omac_addr`` is the MAC the radio HW-ACKs for; zero
    (the bring-up default) means it ACKs nothing."""
    hdr = struct.pack("<BBH", 0, 0, 0)
    tlv = struct.pack("<HHBB6s", DEV_INFO_ACTIVE, 12, 1 if active else 0, 0, omac_addr)
    return MCU_UNI_CMD(UNI_CMD_DEV_INFO_UPDATE), hdr + tlv


def uni_bss_info(active=True, bssid=b"\x00" * 6, conn_type=CONNECTION_INFRA_AP):
    """mt76_connac_mcu_uni_add_dev — BSS_INFO half, MCU_UNI_CMD(BSS_INFO_UPDATE).
    hdr{bss_idx, pad[3]} + mt76_connac_bss_basic_tlv (32 B). ``bssid`` is the peer
    AP; zero (the bring-up default) for plain monitor. ``conn_type`` defaults to the
    bring-up INFRA_AP (keeps the cold-boot capture byte-identical); active monitor
    passes CONNECTION_MONITOR (0) so the omac auto-ACK survives (see its constant)."""
    hdr = struct.pack("<B3x", 0)
    basic = struct.pack(
        "<HHBBBBIBB6sHHBBHHBB",
        UNI_BSS_INFO_BASIC, 32,         # tag, len
        1 if active else 0, 0, 0, 0,    # active, omac_idx, hw_bss_idx, band_idx
        conn_type,                      # conn_type
        1, 0,                           # conn_state, wmm_idx
        bssid,                          # bssid
        0, 0,                           # bmc_tx_wlan_idx, bcn_interval
        0, 0,                           # dtim_period, phymode
        0, 0,                           # sta_idx, nonht_basic_phy
        0, 0,                           # phymode_ext, link_idx
    )
    return MCU_UNI_CMD(UNI_CMD_BSS_INFO_UPDATE), hdr + basic


# --- monitor-mode commands ---------------------------------------------------

# mt7921_configure_filter flags + mt7921_mcu_set_beacon_filter bit ops.
MT7921_FILTER_ENABLE = 1 << 31
MT7921_FILTER_FCSFAIL = 1 << 2
MT7921_FILTER_CONTROL = 1 << 5
MT7921_FILTER_OTHER_BSS = 1 << 6
MT_WF_RFCR_DROP_OTHER_BEACON = 1 << 11   # mt792x_regs.h
MT_WF_RFCR_DROP_UNWANTED_CTL = 1 << 21   # drops ACKs to a MAC that isn't ours (mt76_connac_regs.h)
MT7921_FIF_BIT_SET = 1 << 0
MT7921_FIF_BIT_CLR = 1 << 1
# config_sniffer ch_band: 2.4 GHz -> 1, 5 GHz -> 2, 6 GHz -> 3.
CH_BAND_2GHZ = 1
CH_BAND_5GHZ = 2


def ch_band_for(channel):
    """The firmware ch_band code for a 20 MHz channel number."""
    return CH_BAND_2GHZ if channel <= 14 else CH_BAND_5GHZ


def set_sniffer(enable, band_idx=0):
    """mt7921_mcu_set_sniffer — UNI SNIFFER enable TLV (tag 0).
    hdr{band_idx, pad[3]} + sniffer_enable_tlv{tag=0, len=8, enable, pad[3]}."""
    hdr = struct.pack("<B3x", band_idx)
    tlv = struct.pack("<HHB3x", 0, 8, 1 if enable else 0)
    return MCU_UNI_CMD(UNI_CMD_SNIFFER), hdr + tlv


def config_sniffer(
    channel, band_idx=0, *, width_mhz=20, secondary_offset=0, center_channel=None,
):
    """Build the UNI SNIFFER channel config for a 20 or 40 MHz monitor tune."""
    if width_mhz == 20:
        bw, sco, center = 0, 0, channel
    elif width_mhz == 40:
        if secondary_offset not in (-1, 1):
            raise ValueError("40 MHz requires a secondary channel above or below")
        bw = 0  # mt76's sniffer ABI shares bw=0 for 20/40; SCO + center select 40.
        sco = 1 if secondary_offset == 1 else 3
        center = channel + 2 * secondary_offset
        if center_channel is not None and center_channel != center:
            raise ValueError("40 MHz center channel conflicts with secondary offset")
    else:
        raise ValueError(f"unsupported MT7921AU channel width: {width_mhz} MHz")
    hdr = struct.pack("<B3x", band_idx)
    tlv = struct.pack("<HHHBBBBBBB3x",
                      1, 16, 0,                 # tag, len, aid
                      ch_band_for(channel), bw,
                      channel, sco, center,
                      0, 1)                     # center_ch2, drop_err
    return MCU_UNI_CMD(UNI_CMD_SNIFFER), hdr + tlv


def set_rxfilter(fif, bit_op=0, bit_map=0):
    """mt7921_mcu_set_rxfilter — MCU_CE_CMD(SET_RX_FILTER), no reply.
    { rsv[4]; mode = fif?1:2; rsv2[3]; __le32 fif; __le32 bit_map; bit_op; pad[51]; }."""
    mode = 1 if fif else 2
    return MCU_CE_CMD(CE_CMD_SET_RX_FILTER), struct.pack(
        "<4xB3xIIB51x", mode, fif, bit_map, bit_op)


def configure_filter(fcsfail=False, control=True, other_bss=True):
    """mt7921_configure_filter -> set_rxfilter. Monitor mode passes the OTHER_BSS
    / CONTROL filter flags; the wire shows FCSFAIL off."""
    fif = MT7921_FILTER_ENABLE
    if fcsfail:
        fif |= MT7921_FILTER_FCSFAIL
    if control:
        fif |= MT7921_FILTER_CONTROL
    if other_bss:
        fif |= MT7921_FILTER_OTHER_BSS
    return set_rxfilter(fif, 0, 0)


def set_bss_abort():
    """mt7921_mcu_set_bss_pm(enable=false) — MCU_CE_CMD(SET_BSS_ABORT) req_hdr
    { bss_idx; pad[3] }."""
    return MCU_CE_CMD(CE_CMD_SET_BSS_ABORT), struct.pack("<B3x", 0)
