 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : MotionEstimator
Version: O-2018.06-SP4
Date   : Sun Dec 20 17:27:09 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p75v125c   Library: saed32hvt_ss0p75v125c
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays =  6.40%

  Startpoint: R[4] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe0/Rpipe_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  R[4] (in)                                0.00 @     0.00 f
  pe_u/R[4] (PEtotal)                      0.00       0.00 f
  pe_u/pe0/R[4] (PE_14)                    0.00       0.00 f
  pe_u/pe0/Rpipe_reg[4]/D (DFFX1_LVT)      0.00 @     0.00 f
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  pe_u/pe0/Rpipe_reg[4]/CLK (DFFX1_LVT)
                                           0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: R[1] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe0/Rpipe_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  R[1] (in)                                0.00 @     0.00 f
  pe_u/R[1] (PEtotal)                      0.00       0.00 f
  pe_u/pe0/R[1] (PE_14)                    0.00       0.00 f
  pe_u/pe0/Rpipe_reg[1]/D (DFFX1_LVT)      0.00 @     0.00 f
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  pe_u/pe0/Rpipe_reg[1]/CLK (DFFX1_LVT)
                                           0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: R[7] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe0/Rpipe_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  R[7] (in)                                0.00 @     0.00 f
  pe_u/R[7] (PEtotal)                      0.00       0.00 f
  pe_u/pe0/R[7] (PE_14)                    0.00       0.00 f
  pe_u/pe0/Rpipe_reg[7]/D (DFFX1_LVT)      0.00 @     0.00 f
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  pe_u/pe0/Rpipe_reg[7]/CLK (DFFX1_LVT)
                                           0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: R[2] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe0/Rpipe_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  R[2] (in)                                0.00 @     0.00 f
  pe_u/R[2] (PEtotal)                      0.00       0.00 f
  pe_u/pe0/R[2] (PE_14)                    0.00       0.00 f
  pe_u/pe0/Rpipe_reg[2]/D (DFFX1_LVT)      0.00 @     0.00 f
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  pe_u/pe0/Rpipe_reg[2]/CLK (DFFX1_LVT)
                                           0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: R[3] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe0/Rpipe_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  R[3] (in)                                0.00 @     0.00 f
  pe_u/R[3] (PEtotal)                      0.00       0.00 f
  pe_u/pe0/R[3] (PE_14)                    0.00       0.00 f
  pe_u/pe0/Rpipe_reg[3]/D (DFFX1_LVT)      0.00 @     0.00 f
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  pe_u/pe0/Rpipe_reg[3]/CLK (DFFX1_LVT)
                                           0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: R[0] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe0/Rpipe_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  R[0] (in)                                0.00 @     0.00 f
  pe_u/R[0] (PEtotal)                      0.00       0.00 f
  pe_u/pe0/R[0] (PE_14)                    0.00       0.00 f
  pe_u/pe0/Rpipe_reg[0]/D (DFFX1_LVT)      0.00 @     0.00 f
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  pe_u/pe0/Rpipe_reg[0]/CLK (DFFX1_LVT)
                                           0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: R[5] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe0/Rpipe_reg[5]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  R[5] (in)                                0.00 @     0.00 f
  pe_u/R[5] (PEtotal)                      0.00       0.00 f
  pe_u/pe0/R[5] (PE_14)                    0.00       0.00 f
  pe_u/pe0/Rpipe_reg[5]/D (DFFX1_LVT)      0.00 @     0.00 f
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  pe_u/pe0/Rpipe_reg[5]/CLK (DFFX1_LVT)
                                           0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: R[6] (input port clocked by ideal_clock1)
  Endpoint: pe_u/pe0/Rpipe_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  R[6] (in)                                0.00 @     0.00 f
  pe_u/R[6] (PEtotal)                      0.00       0.00 f
  pe_u/pe0/R[6] (PE_14)                    0.00       0.00 f
  pe_u/pe0/Rpipe_reg[6]/D (DFFX1_LVT)      0.00 @     0.00 f
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  pe_u/pe0/Rpipe_reg[6]/CLK (DFFX1_LVT)
                                           0.00       0.01 r
  library hold time                       -0.01       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: ctl_u/count_reg[12]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  start (in)                                              0.00 @     0.00 f
  ctl_u/start (control)                                   0.00       0.00 f
  ctl_u/count_reg[12]/RSTB (DFFSSRX1_LVT)                 0.00 @     0.00 f
  data arrival time                                                  0.00

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.02       0.02
  ctl_u/count_reg[12]/CLK (DFFSSRX1_LVT)                  0.00       0.02 r
  library hold time                                      -0.06      -0.04
  data required time                                                -0.04
  --------------------------------------------------------------------------
  data required time                                                -0.04
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: ctl_u/count_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  start (in)                                              0.00 @     0.00 f
  ctl_u/start (control)                                   0.00       0.00 f
  ctl_u/U183/Y (NAND2X0_LVT)                              0.06 @     0.06 r
  ctl_u/count_reg[6]/SETB (DFFSSRX1_LVT)                  0.00 &     0.06 r
  data arrival time                                                  0.06

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.02       0.02
  ctl_u/count_reg[6]/CLK (DFFSSRX1_LVT)                   0.00       0.02 r
  library hold time                                      -0.10      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: ctl_u/count_reg[11]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  start (in)                                              0.00 @     0.00 f
  ctl_u/start (control)                                   0.00       0.00 f
  ctl_u/U183/Y (NAND2X0_LVT)                              0.06 @     0.06 r
  ctl_u/count_reg[11]/SETB (DFFSSRX1_LVT)                 0.00 &     0.06 r
  data arrival time                                                  0.06

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.02       0.02
  ctl_u/count_reg[11]/CLK (DFFSSRX1_LVT)                  0.00       0.02 r
  library hold time                                      -0.10      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: ctl_u/count_reg[10]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  start (in)                                              0.00 @     0.00 f
  ctl_u/start (control)                                   0.00       0.00 f
  ctl_u/U183/Y (NAND2X0_LVT)                              0.06 @     0.06 r
  ctl_u/count_reg[10]/SETB (DFFSSRX1_LVT)                 0.00 &     0.06 r
  data arrival time                                                  0.06

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.02       0.02
  ctl_u/count_reg[10]/CLK (DFFSSRX1_LVT)                  0.00       0.02 r
  library hold time                                      -0.10      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: ctl_u/count_reg[8]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  start (in)                                              0.00 @     0.00 f
  ctl_u/start (control)                                   0.00       0.00 f
  ctl_u/U183/Y (NAND2X0_LVT)                              0.06 @     0.06 r
  ctl_u/count_reg[8]/SETB (DFFSSRX1_LVT)                  0.00 &     0.06 r
  data arrival time                                                  0.06

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.02       0.02
  ctl_u/count_reg[8]/CLK (DFFSSRX1_LVT)                   0.00       0.02 r
  library hold time                                      -0.10      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: ctl_u/count_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  start (in)                                              0.00 @     0.00 f
  ctl_u/start (control)                                   0.00       0.00 f
  ctl_u/U183/Y (NAND2X0_LVT)                              0.06 @     0.06 r
  ctl_u/count_reg[7]/SETB (DFFSSRX1_LVT)                  0.00 &     0.06 r
  data arrival time                                                  0.06

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.02       0.02
  ctl_u/count_reg[7]/CLK (DFFSSRX1_LVT)                   0.00       0.02 r
  library hold time                                      -0.10      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: ctl_u/count_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  start (in)                               0.00 @     0.00 f
  ctl_u/start (control)                    0.00       0.00 f
  ctl_u/U165/Y (OA21X1_HVT)                0.15 @     0.15 f
  ctl_u/count_reg[3]/D (DFFX1_LVT)         0.00 &     0.15 f
  data arrival time                                   0.15

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.02       0.02
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)       0.00       0.02 r
  library hold time                       -0.04      -0.02
  data required time                                 -0.02
  -----------------------------------------------------------
  data required time                                 -0.02
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: ctl_u/count_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  start (in)                               0.00 @     0.00 f
  ctl_u/start (control)                    0.00       0.00 f
  ctl_u/U167/Y (OA21X1_HVT)                0.15 @     0.15 f
  ctl_u/count_reg[2]/D (DFFX1_LVT)         0.00 &     0.15 f
  data arrival time                                   0.15

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.02       0.02
  ctl_u/count_reg[2]/CLK (DFFX1_LVT)       0.00       0.02 r
  library hold time                       -0.04      -0.02
  data required time                                 -0.02
  -----------------------------------------------------------
  data required time                                 -0.02
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: ctl_u/count_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  start (in)                               0.00 @     0.00 f
  ctl_u/start (control)                    0.00       0.00 f
  ctl_u/U168/Y (OA21X1_HVT)                0.15 @     0.15 f
  ctl_u/count_reg[0]/D (DFFX1_LVT)         0.00 &     0.15 f
  data arrival time                                   0.15

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.02       0.02
  ctl_u/count_reg[0]/CLK (DFFX1_LVT)       0.00       0.02 r
  library hold time                       -0.04      -0.02
  data required time                                 -0.02
  -----------------------------------------------------------
  data required time                                 -0.02
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: ctl_u/count_reg[5]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  start (in)                                              0.00 @     0.00 f
  ctl_u/start (control)                                   0.00       0.00 f
  ctl_u/U183/Y (NAND2X0_LVT)                              0.06 @     0.06 r
  ctl_u/U184/Y (INVX1_LVT)                                0.05 &     0.11 f
  ctl_u/count_reg[5]/RSTB (DFFSSRX1_LVT)                  0.00 &     0.11 f
  data arrival time                                                  0.11

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.02       0.02
  ctl_u/count_reg[5]/CLK (DFFSSRX1_LVT)                   0.00       0.02 r
  library hold time                                      -0.08      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: ctl_u/count_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  start (in)                                              0.00 @     0.00 f
  ctl_u/start (control)                                   0.00       0.00 f
  ctl_u/U183/Y (NAND2X0_LVT)                              0.06 @     0.06 r
  ctl_u/U184/Y (INVX1_LVT)                                0.05 &     0.11 f
  ctl_u/count_reg[4]/RSTB (DFFSSRX1_LVT)                  0.00 &     0.11 f
  data arrival time                                                  0.11

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.02       0.02
  ctl_u/count_reg[4]/CLK (DFFSSRX1_LVT)                   0.00       0.02 r
  library hold time                                      -0.08      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: ctl_u/count_reg[9]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  start (in)                                              0.00 @     0.00 f
  ctl_u/start (control)                                   0.00       0.00 f
  ctl_u/U183/Y (NAND2X0_LVT)                              0.06 @     0.06 r
  ctl_u/U184/Y (INVX1_LVT)                                0.05 &     0.11 f
  ctl_u/count_reg[9]/RSTB (DFFSSRX1_LVT)                  0.00 &     0.11 f
  data arrival time                                                  0.11

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.02       0.02
  ctl_u/count_reg[9]/CLK (DFFSSRX1_LVT)                   0.00       0.02 r
  library hold time                                      -0.08      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


1
