// Seed: 987429262
module module_0;
  initial id_1 <= 1;
  reg id_2, id_3, id_4;
  assign id_3 = id_1;
  reg id_5 = id_2;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    input wor id_2,
    input tri0 id_3,
    input wand id_4,
    output tri0 id_5,
    input uwire id_6,
    output tri id_7,
    input tri0 id_8,
    input supply1 id_9,
    output tri1 id_10,
    input uwire id_11,
    output tri id_12,
    input tri0 id_13,
    output tri id_14,
    input wire id_15,
    output tri0 id_16
);
  assign id_1  = 1;
  assign id_16 = id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
