<h1 align="center">Hi ğŸ‘‹, I'm Siddhesh Parag Uttawar</h1>
<h3 align="center">ECE @ UCSB | VLSI Design & Low-Power Systems | Full-Stack Developer</h3>

---

## ğŸš€ About Me  

- ğŸ“ Masterâ€™s student in **Electrical & Computer Engineering (Electronics & Photonics) @ UCSB**  
- ğŸ”¬ Research Interests: **VLSI Design, Low Power Systems, SoC, Intelligent Embedded Systems**  
- ğŸ’» Experience at **Oracle** as Consulting Developer & Project Intern  
- ğŸ† Published **Patent + IEEE Conference Papers** in VLSI and Reversible Logic  
- ğŸŒ± Passionate about merging **hardware + AI** to design efficient next-gen systems  

---

## ğŸ›  Tech Stack  

<p align="center">
  <!-- Languages -->
  <img src="https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white"/>
  <img src="https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=cplusplus&logoColor=white"/>
  <img src="https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white"/>
  <img src="https://img.shields.io/badge/Verilog-8A2BE2?style=for-the-badge&logoColor=white"/>
  <img src="https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=Mathworks&logoColor=white"/>
  <br/>
  <!-- Frameworks -->
  <img src="https://img.shields.io/badge/React-61DAFB?style=for-the-badge&logo=react&logoColor=black"/>
  <img src="https://img.shields.io/badge/Angular-DD0031?style=for-the-badge&logo=angular&logoColor=white"/>
  <img src="https://img.shields.io/badge/SpringBoot-6DB33F?style=for-the-badge&logo=springboot&logoColor=white"/>
  <img src="https://img.shields.io/badge/Docker-2496ED?style=for-the-badge&logo=docker&logoColor=white"/>
  <br/>
  <!-- Databases -->
  <img src="https://img.shields.io/badge/MongoDB-47A248?style=for-the-badge&logo=mongodb&logoColor=white"/>
  <img src="https://img.shields.io/badge/Oracle-F80000?style=for-the-badge&logo=oracle&logoColor=white"/>
</p>

---

## ğŸ“Œ Featured Projects  

- âš¡ **High Speed Double Precision Floating Point Vedic Multiplier** â€“ Optimized for delay, space, and power (Verilog, Vivado)  
- ğŸ“¡ **Design of High-Speed 8-bit Multiplier (Brent Kung Adder)** â€“ Vedic Mathematics for faster DSP multipliers  
- ğŸªª **RFID Smart ID Card** â€“ RFID + Python system for identification, attendance, payments & notifications  
- ğŸŒ **JP Morgan Chase Code for Good** â€“ ReactJS + Django solution gamifying citizen participation in governance  

ğŸ”— *Check my pinned repositories for more!*  

---

## ğŸ† Achievements  

- ğŸ¥ˆ **GYSC Innovation Award (Silver)** â€“ "Sending Email using RFID and Python"  
- ğŸ“ **IISc Bangalore Research Internship** â€“ RESPIN project (Speech Recognition for Agriculture & Finance)  
- ğŸ“„ **Patent:** Efficient Prime Bit Vedic Multiplier for Double Precision Floating-Point Numbers  
- ğŸ“š **IEEE Publications:**  
  - Universal Shift Registers (ICESC 2024)  
  - 8-bit Vedic Multiplier (ICCNT 2022)  
  - Comparator Tree Design (IACIS 2024)  

---

## ğŸ“Š GitHub Stats  

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=SiddheshUttarwar&show_icons=true&theme=tokyonight" alt="GitHub stats" height="180"/>
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=SiddheshUttarwar&layout=compact&theme=tokyonight" alt="Top languages" height="180"/>
</p>

---

## ğŸŒ Connect with Me  

<p align="center">
  <a href="https://linkedin.com/in/YOUR_LINK"><img src="https://img.shields.io/badge/-LinkedIn-0A66C2?style=for-the-badge&logo=linkedin&logoColor=white"/></a>
  <a href="mailto:uttarwarsiddhesh@gmail.com"><img src="https://img.shields.io/badge/-Email-D14836?style=for-the-badge&logo=gmail&logoColor=white"/></a>
  <a href="https://github.com/YOUR_USERNAME"><img src="https://img.shields.io/badge/-GitHub-181717?style=for-the-badge&logo=github&logoColor=white"/></a>
</p>
