
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 20000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs ../traces//482.sphinx3-1100B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Heartbeat CPU 0 instructions: 10000001 cycles: 3441382 heartbeat IPC: 2.90581 cumulative IPC: 2.90581 (Simulation time: 0 hr 0 min 12 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 3441382 (Simulation time: 0 hr 0 min 12 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 13677478 heartbeat IPC: 0.976935 cumulative IPC: 0.976935 (Simulation time: 0 hr 0 min 24 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 23954391 heartbeat IPC: 0.973055 cumulative IPC: 0.974991 (Simulation time: 0 hr 0 min 36 sec) 
Finished CPU 0 instructions: 20000003 cycles: 20513010 cumulative IPC: 0.974991 (Simulation time: 0 hr 0 min 36 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.974991 instructions: 20000003 cycles: 20513010
L1D TOTAL     ACCESS:    3531975  HIT:    3243225  MISS:     288750
L1D LOAD      ACCESS:    3270044  HIT:    2995268  MISS:     274776
L1D RFO       ACCESS:     261931  HIT:     247957  MISS:      13974
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D AVERAGE MISS LATENCY: 63.7664 cycles
L1I TOTAL     ACCESS:    3871992  HIT:    3871991  MISS:          1
L1I LOAD      ACCESS:    3871992  HIT:    3871991  MISS:          1
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I AVERAGE MISS LATENCY: 215 cycles
L2C TOTAL     ACCESS:     497208  HIT:     230688  MISS:     266520
L2C LOAD      ACCESS:     274777  HIT:     162324  MISS:     112453
L2C RFO       ACCESS:      13974  HIT:       1089  MISS:      12885
L2C PREFETCH  ACCESS:     187997  HIT:      46858  MISS:     141139
L2C WRITEBACK ACCESS:      20460  HIT:      20417  MISS:         43
L2C PREFETCH  REQUESTED:     270304  ISSUED:     270304  USEFUL:     122030  USELESS:      18681
L2C AVERAGE MISS LATENCY: 138.372 cycles
LLC TOTAL     ACCESS:     287226  HIT:      37258  MISS:     249968
LLC LOAD      ACCESS:      36171  HIT:       6717  MISS:      29454
LLC RFO       ACCESS:      12884  HIT:       2369  MISS:      10515
LLC PREFETCH  ACCESS:     217440  HIT:       7794  MISS:     209646
LLC WRITEBACK ACCESS:      20731  HIT:      20378  MISS:        353
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       1782  USELESS:     195784
LLC AVERAGE MISS LATENCY: 144.039 cycles
Major fault: 0 Minor fault: 2369

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     145465  ROW_BUFFER_MISS:     104148
 DBUS_CONGESTED:      31819
 WQ ROW_BUFFER_HIT:      10836  ROW_BUFFER_MISS:       9042  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 95.929% MPKI: 3.6629 Average ROB Occupancy at Mispredict: 114.628

Branch types
NOT_BRANCH: 18200708 91.0035%
BRANCH_DIRECT_JUMP: 33932 0.16966%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 1706070 8.53035%
BRANCH_DIRECT_CALL: 29760 0.1488%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 29758 0.14879%
BRANCH_OTHER: 0 0%

