#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000011aeb8d8500 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000011aeb91ebb0_0 .net "PC", 31 0, v0000011aeb917be0_0;  1 drivers
v0000011aeb91cef0_0 .var "clk", 0 0;
v0000011aeb91e2f0_0 .net "clkout", 0 0, L_0000011aeb952960;  1 drivers
v0000011aeb91db70_0 .net "cycles_consumed", 31 0, v0000011aeb91e110_0;  1 drivers
v0000011aeb91e930_0 .var "rst", 0 0;
S_0000011aeb883560 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000011aeb8d8500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000011aeb8f2680 .param/l "RType" 0 4 2, C4<000000>;
P_0000011aeb8f26b8 .param/l "add" 0 4 5, C4<100000>;
P_0000011aeb8f26f0 .param/l "addi" 0 4 8, C4<001000>;
P_0000011aeb8f2728 .param/l "addu" 0 4 5, C4<100001>;
P_0000011aeb8f2760 .param/l "and_" 0 4 5, C4<100100>;
P_0000011aeb8f2798 .param/l "andi" 0 4 8, C4<001100>;
P_0000011aeb8f27d0 .param/l "beq" 0 4 10, C4<000100>;
P_0000011aeb8f2808 .param/l "bne" 0 4 10, C4<000101>;
P_0000011aeb8f2840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000011aeb8f2878 .param/l "j" 0 4 12, C4<000010>;
P_0000011aeb8f28b0 .param/l "jal" 0 4 12, C4<000011>;
P_0000011aeb8f28e8 .param/l "jr" 0 4 6, C4<001000>;
P_0000011aeb8f2920 .param/l "lw" 0 4 8, C4<100011>;
P_0000011aeb8f2958 .param/l "nor_" 0 4 5, C4<100111>;
P_0000011aeb8f2990 .param/l "or_" 0 4 5, C4<100101>;
P_0000011aeb8f29c8 .param/l "ori" 0 4 8, C4<001101>;
P_0000011aeb8f2a00 .param/l "sgt" 0 4 6, C4<101011>;
P_0000011aeb8f2a38 .param/l "sll" 0 4 6, C4<000000>;
P_0000011aeb8f2a70 .param/l "slt" 0 4 5, C4<101010>;
P_0000011aeb8f2aa8 .param/l "slti" 0 4 8, C4<101010>;
P_0000011aeb8f2ae0 .param/l "srl" 0 4 6, C4<000010>;
P_0000011aeb8f2b18 .param/l "sub" 0 4 5, C4<100010>;
P_0000011aeb8f2b50 .param/l "subu" 0 4 5, C4<100011>;
P_0000011aeb8f2b88 .param/l "sw" 0 4 8, C4<101011>;
P_0000011aeb8f2bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000011aeb8f2bf8 .param/l "xori" 0 4 8, C4<001110>;
L_0000011aeb953140 .functor NOT 1, v0000011aeb91e930_0, C4<0>, C4<0>, C4<0>;
L_0000011aeb953290 .functor NOT 1, v0000011aeb91e930_0, C4<0>, C4<0>, C4<0>;
L_0000011aeb952ff0 .functor NOT 1, v0000011aeb91e930_0, C4<0>, C4<0>, C4<0>;
L_0000011aeb952880 .functor NOT 1, v0000011aeb91e930_0, C4<0>, C4<0>, C4<0>;
L_0000011aeb952b90 .functor NOT 1, v0000011aeb91e930_0, C4<0>, C4<0>, C4<0>;
L_0000011aeb9533e0 .functor NOT 1, v0000011aeb91e930_0, C4<0>, C4<0>, C4<0>;
L_0000011aeb952c70 .functor NOT 1, v0000011aeb91e930_0, C4<0>, C4<0>, C4<0>;
L_0000011aeb9535a0 .functor NOT 1, v0000011aeb91e930_0, C4<0>, C4<0>, C4<0>;
L_0000011aeb952960 .functor OR 1, v0000011aeb91cef0_0, v0000011aeb8e1820_0, C4<0>, C4<0>;
L_0000011aeb953220 .functor OR 1, L_0000011aeb9a0630, L_0000011aeb99feb0, C4<0>, C4<0>;
L_0000011aeb952ce0 .functor AND 1, L_0000011aeb9a1350, L_0000011aeb9a0810, C4<1>, C4<1>;
L_0000011aeb953530 .functor NOT 1, v0000011aeb91e930_0, C4<0>, C4<0>, C4<0>;
L_0000011aeb9528f0 .functor OR 1, L_0000011aeb99f910, L_0000011aeb9a1670, C4<0>, C4<0>;
L_0000011aeb952dc0 .functor OR 1, L_0000011aeb9528f0, L_0000011aeb9a01d0, C4<0>, C4<0>;
L_0000011aeb9529d0 .functor OR 1, L_0000011aeb9a0090, L_0000011aeb9b2650, C4<0>, C4<0>;
L_0000011aeb953060 .functor AND 1, L_0000011aeb99fff0, L_0000011aeb9529d0, C4<1>, C4<1>;
L_0000011aeb952e30 .functor OR 1, L_0000011aeb9b1c50, L_0000011aeb9b2290, C4<0>, C4<0>;
L_0000011aeb953370 .functor AND 1, L_0000011aeb9b28d0, L_0000011aeb952e30, C4<1>, C4<1>;
L_0000011aeb953610 .functor NOT 1, L_0000011aeb952960, C4<0>, C4<0>, C4<0>;
v0000011aeb917e60_0 .net "ALUOp", 3 0, v0000011aeb8e2720_0;  1 drivers
v0000011aeb918680_0 .net "ALUResult", 31 0, v0000011aeb918b80_0;  1 drivers
v0000011aeb918720_0 .net "ALUSrc", 0 0, v0000011aeb8e20e0_0;  1 drivers
v0000011aeb9191f0_0 .net "ALUin2", 31 0, L_0000011aeb9b1bb0;  1 drivers
v0000011aeb919f10_0 .net "MemReadEn", 0 0, v0000011aeb8e1640_0;  1 drivers
v0000011aeb918ed0_0 .net "MemWriteEn", 0 0, v0000011aeb8e2fe0_0;  1 drivers
v0000011aeb919bf0_0 .net "MemtoReg", 0 0, v0000011aeb8e3260_0;  1 drivers
v0000011aeb919830_0 .net "PC", 31 0, v0000011aeb917be0_0;  alias, 1 drivers
v0000011aeb919b50_0 .net "PCPlus1", 31 0, L_0000011aeb9a04f0;  1 drivers
v0000011aeb91a0f0_0 .net "PCsrc", 0 0, v0000011aeb917b40_0;  1 drivers
v0000011aeb91a190_0 .net "RegDst", 0 0, v0000011aeb8e16e0_0;  1 drivers
v0000011aeb919290_0 .net "RegWriteEn", 0 0, v0000011aeb8e27c0_0;  1 drivers
v0000011aeb919a10_0 .net "WriteRegister", 4 0, L_0000011aeb9a09f0;  1 drivers
v0000011aeb91a230_0 .net *"_ivl_0", 0 0, L_0000011aeb953140;  1 drivers
L_0000011aeb9537b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000011aeb91ad70_0 .net/2u *"_ivl_10", 4 0, L_0000011aeb9537b0;  1 drivers
L_0000011aeb953ba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011aeb91a550_0 .net *"_ivl_101", 15 0, L_0000011aeb953ba0;  1 drivers
v0000011aeb91a7d0_0 .net *"_ivl_102", 31 0, L_0000011aeb9a12b0;  1 drivers
L_0000011aeb953be8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011aeb919dd0_0 .net *"_ivl_105", 25 0, L_0000011aeb953be8;  1 drivers
L_0000011aeb953c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011aeb91ac30_0 .net/2u *"_ivl_106", 31 0, L_0000011aeb953c30;  1 drivers
v0000011aeb919150_0 .net *"_ivl_108", 0 0, L_0000011aeb9a1350;  1 drivers
L_0000011aeb953c78 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000011aeb9198d0_0 .net/2u *"_ivl_110", 5 0, L_0000011aeb953c78;  1 drivers
v0000011aeb9190b0_0 .net *"_ivl_112", 0 0, L_0000011aeb9a0810;  1 drivers
v0000011aeb919e70_0 .net *"_ivl_115", 0 0, L_0000011aeb952ce0;  1 drivers
v0000011aeb91a2d0_0 .net *"_ivl_116", 47 0, L_0000011aeb9a1170;  1 drivers
L_0000011aeb953cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011aeb91a870_0 .net *"_ivl_119", 15 0, L_0000011aeb953cc0;  1 drivers
L_0000011aeb9537f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000011aeb91a5f0_0 .net/2u *"_ivl_12", 5 0, L_0000011aeb9537f8;  1 drivers
v0000011aeb91a4b0_0 .net *"_ivl_120", 47 0, L_0000011aeb9a13f0;  1 drivers
L_0000011aeb953d08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011aeb919470_0 .net *"_ivl_123", 15 0, L_0000011aeb953d08;  1 drivers
v0000011aeb91a910_0 .net *"_ivl_125", 0 0, L_0000011aeb9a10d0;  1 drivers
v0000011aeb91a9b0_0 .net *"_ivl_126", 31 0, L_0000011aeb99fb90;  1 drivers
v0000011aeb918f70_0 .net *"_ivl_128", 47 0, L_0000011aeb9a1530;  1 drivers
v0000011aeb919ab0_0 .net *"_ivl_130", 47 0, L_0000011aeb9a0c70;  1 drivers
v0000011aeb9196f0_0 .net *"_ivl_132", 47 0, L_0000011aeb99fd70;  1 drivers
v0000011aeb91aa50_0 .net *"_ivl_134", 47 0, L_0000011aeb9a1030;  1 drivers
v0000011aeb919c90_0 .net *"_ivl_14", 0 0, L_0000011aeb91d0d0;  1 drivers
v0000011aeb919330_0 .net *"_ivl_140", 0 0, L_0000011aeb953530;  1 drivers
L_0000011aeb953d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011aeb9193d0_0 .net/2u *"_ivl_142", 31 0, L_0000011aeb953d98;  1 drivers
L_0000011aeb953e70 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000011aeb919510_0 .net/2u *"_ivl_146", 5 0, L_0000011aeb953e70;  1 drivers
v0000011aeb919790_0 .net *"_ivl_148", 0 0, L_0000011aeb99f910;  1 drivers
L_0000011aeb953eb8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000011aeb91a370_0 .net/2u *"_ivl_150", 5 0, L_0000011aeb953eb8;  1 drivers
v0000011aeb91a410_0 .net *"_ivl_152", 0 0, L_0000011aeb9a1670;  1 drivers
v0000011aeb9195b0_0 .net *"_ivl_155", 0 0, L_0000011aeb9528f0;  1 drivers
L_0000011aeb953f00 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000011aeb919970_0 .net/2u *"_ivl_156", 5 0, L_0000011aeb953f00;  1 drivers
v0000011aeb91ab90_0 .net *"_ivl_158", 0 0, L_0000011aeb9a01d0;  1 drivers
L_0000011aeb953840 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000011aeb919d30_0 .net/2u *"_ivl_16", 4 0, L_0000011aeb953840;  1 drivers
v0000011aeb919650_0 .net *"_ivl_161", 0 0, L_0000011aeb952dc0;  1 drivers
L_0000011aeb953f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011aeb919fb0_0 .net/2u *"_ivl_162", 15 0, L_0000011aeb953f48;  1 drivers
v0000011aeb91a690_0 .net *"_ivl_164", 31 0, L_0000011aeb9a0b30;  1 drivers
v0000011aeb91a730_0 .net *"_ivl_167", 0 0, L_0000011aeb9a0a90;  1 drivers
v0000011aeb919010_0 .net *"_ivl_168", 15 0, L_0000011aeb99f9b0;  1 drivers
v0000011aeb91aaf0_0 .net *"_ivl_170", 31 0, L_0000011aeb9a0310;  1 drivers
v0000011aeb91acd0_0 .net *"_ivl_174", 31 0, L_0000011aeb99faf0;  1 drivers
L_0000011aeb953f90 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011aeb91a050_0 .net *"_ivl_177", 25 0, L_0000011aeb953f90;  1 drivers
L_0000011aeb953fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011aeb91be80_0 .net/2u *"_ivl_178", 31 0, L_0000011aeb953fd8;  1 drivers
v0000011aeb91b2a0_0 .net *"_ivl_180", 0 0, L_0000011aeb99fff0;  1 drivers
L_0000011aeb954020 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000011aeb91c6a0_0 .net/2u *"_ivl_182", 5 0, L_0000011aeb954020;  1 drivers
v0000011aeb91c7e0_0 .net *"_ivl_184", 0 0, L_0000011aeb9a0090;  1 drivers
L_0000011aeb954068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000011aeb91c740_0 .net/2u *"_ivl_186", 5 0, L_0000011aeb954068;  1 drivers
v0000011aeb91b480_0 .net *"_ivl_188", 0 0, L_0000011aeb9b2650;  1 drivers
v0000011aeb91b980_0 .net *"_ivl_19", 4 0, L_0000011aeb91dd50;  1 drivers
v0000011aeb91cc40_0 .net *"_ivl_191", 0 0, L_0000011aeb9529d0;  1 drivers
v0000011aeb91cb00_0 .net *"_ivl_193", 0 0, L_0000011aeb953060;  1 drivers
L_0000011aeb9540b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000011aeb91cce0_0 .net/2u *"_ivl_194", 5 0, L_0000011aeb9540b0;  1 drivers
v0000011aeb91bde0_0 .net *"_ivl_196", 0 0, L_0000011aeb9b3230;  1 drivers
L_0000011aeb9540f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000011aeb91c420_0 .net/2u *"_ivl_198", 31 0, L_0000011aeb9540f8;  1 drivers
L_0000011aeb953768 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000011aeb91b3e0_0 .net/2u *"_ivl_2", 5 0, L_0000011aeb953768;  1 drivers
v0000011aeb91c9c0_0 .net *"_ivl_20", 4 0, L_0000011aeb91e4d0;  1 drivers
v0000011aeb91cd80_0 .net *"_ivl_200", 31 0, L_0000011aeb9b2470;  1 drivers
v0000011aeb91bfc0_0 .net *"_ivl_204", 31 0, L_0000011aeb9b21f0;  1 drivers
L_0000011aeb954140 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011aeb91c600_0 .net *"_ivl_207", 25 0, L_0000011aeb954140;  1 drivers
L_0000011aeb954188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011aeb91bca0_0 .net/2u *"_ivl_208", 31 0, L_0000011aeb954188;  1 drivers
v0000011aeb91b340_0 .net *"_ivl_210", 0 0, L_0000011aeb9b28d0;  1 drivers
L_0000011aeb9541d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000011aeb91aee0_0 .net/2u *"_ivl_212", 5 0, L_0000011aeb9541d0;  1 drivers
v0000011aeb91c880_0 .net *"_ivl_214", 0 0, L_0000011aeb9b1c50;  1 drivers
L_0000011aeb954218 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000011aeb91cba0_0 .net/2u *"_ivl_216", 5 0, L_0000011aeb954218;  1 drivers
v0000011aeb91af80_0 .net *"_ivl_218", 0 0, L_0000011aeb9b2290;  1 drivers
v0000011aeb91bc00_0 .net *"_ivl_221", 0 0, L_0000011aeb952e30;  1 drivers
v0000011aeb91ca60_0 .net *"_ivl_223", 0 0, L_0000011aeb953370;  1 drivers
L_0000011aeb954260 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000011aeb91c060_0 .net/2u *"_ivl_224", 5 0, L_0000011aeb954260;  1 drivers
v0000011aeb91c100_0 .net *"_ivl_226", 0 0, L_0000011aeb9b1b10;  1 drivers
v0000011aeb91b520_0 .net *"_ivl_228", 31 0, L_0000011aeb9b26f0;  1 drivers
v0000011aeb91bd40_0 .net *"_ivl_24", 0 0, L_0000011aeb952ff0;  1 drivers
L_0000011aeb953888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000011aeb91b020_0 .net/2u *"_ivl_26", 4 0, L_0000011aeb953888;  1 drivers
v0000011aeb91b0c0_0 .net *"_ivl_29", 4 0, L_0000011aeb91e570;  1 drivers
v0000011aeb91c1a0_0 .net *"_ivl_32", 0 0, L_0000011aeb952880;  1 drivers
L_0000011aeb9538d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000011aeb91c2e0_0 .net/2u *"_ivl_34", 4 0, L_0000011aeb9538d0;  1 drivers
v0000011aeb91b160_0 .net *"_ivl_37", 4 0, L_0000011aeb91e9d0;  1 drivers
v0000011aeb91b200_0 .net *"_ivl_40", 0 0, L_0000011aeb952b90;  1 drivers
L_0000011aeb953918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011aeb91c4c0_0 .net/2u *"_ivl_42", 15 0, L_0000011aeb953918;  1 drivers
v0000011aeb91b5c0_0 .net *"_ivl_45", 15 0, L_0000011aeb9a1210;  1 drivers
v0000011aeb91b840_0 .net *"_ivl_48", 0 0, L_0000011aeb9533e0;  1 drivers
v0000011aeb91b700_0 .net *"_ivl_5", 5 0, L_0000011aeb91e390;  1 drivers
L_0000011aeb953960 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011aeb91ba20_0 .net/2u *"_ivl_50", 36 0, L_0000011aeb953960;  1 drivers
L_0000011aeb9539a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011aeb91c920_0 .net/2u *"_ivl_52", 31 0, L_0000011aeb9539a8;  1 drivers
v0000011aeb91b660_0 .net *"_ivl_55", 4 0, L_0000011aeb99f7d0;  1 drivers
v0000011aeb91b7a0_0 .net *"_ivl_56", 36 0, L_0000011aeb9a0270;  1 drivers
v0000011aeb91b8e0_0 .net *"_ivl_58", 36 0, L_0000011aeb99fc30;  1 drivers
v0000011aeb91c240_0 .net *"_ivl_62", 0 0, L_0000011aeb952c70;  1 drivers
L_0000011aeb9539f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000011aeb91bac0_0 .net/2u *"_ivl_64", 5 0, L_0000011aeb9539f0;  1 drivers
v0000011aeb91bb60_0 .net *"_ivl_67", 5 0, L_0000011aeb9a0450;  1 drivers
v0000011aeb91bf20_0 .net *"_ivl_70", 0 0, L_0000011aeb9535a0;  1 drivers
L_0000011aeb953a38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011aeb91c380_0 .net/2u *"_ivl_72", 57 0, L_0000011aeb953a38;  1 drivers
L_0000011aeb953a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011aeb91c560_0 .net/2u *"_ivl_74", 31 0, L_0000011aeb953a80;  1 drivers
v0000011aeb91e6b0_0 .net *"_ivl_77", 25 0, L_0000011aeb9a0590;  1 drivers
v0000011aeb91e7f0_0 .net *"_ivl_78", 57 0, L_0000011aeb9a0db0;  1 drivers
v0000011aeb91eb10_0 .net *"_ivl_8", 0 0, L_0000011aeb953290;  1 drivers
v0000011aeb91d030_0 .net *"_ivl_80", 57 0, L_0000011aeb9a0d10;  1 drivers
L_0000011aeb953ac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000011aeb91d8f0_0 .net/2u *"_ivl_84", 31 0, L_0000011aeb953ac8;  1 drivers
L_0000011aeb953b10 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000011aeb91e1b0_0 .net/2u *"_ivl_88", 5 0, L_0000011aeb953b10;  1 drivers
v0000011aeb91dfd0_0 .net *"_ivl_90", 0 0, L_0000011aeb9a0630;  1 drivers
L_0000011aeb953b58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000011aeb91d350_0 .net/2u *"_ivl_92", 5 0, L_0000011aeb953b58;  1 drivers
v0000011aeb91d2b0_0 .net *"_ivl_94", 0 0, L_0000011aeb99feb0;  1 drivers
v0000011aeb91ea70_0 .net *"_ivl_97", 0 0, L_0000011aeb953220;  1 drivers
v0000011aeb91d990_0 .net *"_ivl_98", 47 0, L_0000011aeb9a0770;  1 drivers
v0000011aeb91d170_0 .net "adderResult", 31 0, L_0000011aeb9a06d0;  1 drivers
v0000011aeb91dc10_0 .net "address", 31 0, L_0000011aeb9a0e50;  1 drivers
v0000011aeb91ecf0_0 .net "clk", 0 0, L_0000011aeb952960;  alias, 1 drivers
v0000011aeb91e110_0 .var "cycles_consumed", 31 0;
v0000011aeb91ed90_0 .net "extImm", 31 0, L_0000011aeb99fa50;  1 drivers
v0000011aeb91d210_0 .net "funct", 5 0, L_0000011aeb99fcd0;  1 drivers
v0000011aeb91ddf0_0 .net "hlt", 0 0, v0000011aeb8e1820_0;  1 drivers
v0000011aeb91d850_0 .net "imm", 15 0, L_0000011aeb99fe10;  1 drivers
v0000011aeb91d710_0 .net "immediate", 31 0, L_0000011aeb9b2c90;  1 drivers
v0000011aeb91d3f0_0 .net "input_clk", 0 0, v0000011aeb91cef0_0;  1 drivers
v0000011aeb91d490_0 .net "instruction", 31 0, L_0000011aeb9a08b0;  1 drivers
v0000011aeb91da30_0 .net "memoryReadData", 31 0, v0000011aeb9189a0_0;  1 drivers
v0000011aeb91e070_0 .net "nextPC", 31 0, L_0000011aeb9a0ef0;  1 drivers
v0000011aeb91dcb0_0 .net "opcode", 5 0, L_0000011aeb91cf90;  1 drivers
v0000011aeb91dad0_0 .net "rd", 4 0, L_0000011aeb91e430;  1 drivers
v0000011aeb91ec50_0 .net "readData1", 31 0, L_0000011aeb953300;  1 drivers
v0000011aeb91d530_0 .net "readData1_w", 31 0, L_0000011aeb9b1ed0;  1 drivers
v0000011aeb91de90_0 .net "readData2", 31 0, L_0000011aeb952c00;  1 drivers
v0000011aeb91d7b0_0 .net "rs", 4 0, L_0000011aeb91e610;  1 drivers
v0000011aeb91e250_0 .net "rst", 0 0, v0000011aeb91e930_0;  1 drivers
v0000011aeb91e890_0 .net "rt", 4 0, L_0000011aeb9a0f90;  1 drivers
v0000011aeb91e750_0 .net "shamt", 31 0, L_0000011aeb9a03b0;  1 drivers
v0000011aeb91d5d0_0 .net "wire_instruction", 31 0, L_0000011aeb9534c0;  1 drivers
v0000011aeb91d670_0 .net "writeData", 31 0, L_0000011aeb9b1e30;  1 drivers
v0000011aeb91df30_0 .net "zero", 0 0, L_0000011aeb9b1cf0;  1 drivers
L_0000011aeb91e390 .part L_0000011aeb9a08b0, 26, 6;
L_0000011aeb91cf90 .functor MUXZ 6, L_0000011aeb91e390, L_0000011aeb953768, L_0000011aeb953140, C4<>;
L_0000011aeb91d0d0 .cmp/eq 6, L_0000011aeb91cf90, L_0000011aeb9537f8;
L_0000011aeb91dd50 .part L_0000011aeb9a08b0, 11, 5;
L_0000011aeb91e4d0 .functor MUXZ 5, L_0000011aeb91dd50, L_0000011aeb953840, L_0000011aeb91d0d0, C4<>;
L_0000011aeb91e430 .functor MUXZ 5, L_0000011aeb91e4d0, L_0000011aeb9537b0, L_0000011aeb953290, C4<>;
L_0000011aeb91e570 .part L_0000011aeb9a08b0, 21, 5;
L_0000011aeb91e610 .functor MUXZ 5, L_0000011aeb91e570, L_0000011aeb953888, L_0000011aeb952ff0, C4<>;
L_0000011aeb91e9d0 .part L_0000011aeb9a08b0, 16, 5;
L_0000011aeb9a0f90 .functor MUXZ 5, L_0000011aeb91e9d0, L_0000011aeb9538d0, L_0000011aeb952880, C4<>;
L_0000011aeb9a1210 .part L_0000011aeb9a08b0, 0, 16;
L_0000011aeb99fe10 .functor MUXZ 16, L_0000011aeb9a1210, L_0000011aeb953918, L_0000011aeb952b90, C4<>;
L_0000011aeb99f7d0 .part L_0000011aeb9a08b0, 6, 5;
L_0000011aeb9a0270 .concat [ 5 32 0 0], L_0000011aeb99f7d0, L_0000011aeb9539a8;
L_0000011aeb99fc30 .functor MUXZ 37, L_0000011aeb9a0270, L_0000011aeb953960, L_0000011aeb9533e0, C4<>;
L_0000011aeb9a03b0 .part L_0000011aeb99fc30, 0, 32;
L_0000011aeb9a0450 .part L_0000011aeb9a08b0, 0, 6;
L_0000011aeb99fcd0 .functor MUXZ 6, L_0000011aeb9a0450, L_0000011aeb9539f0, L_0000011aeb952c70, C4<>;
L_0000011aeb9a0590 .part L_0000011aeb9a08b0, 0, 26;
L_0000011aeb9a0db0 .concat [ 26 32 0 0], L_0000011aeb9a0590, L_0000011aeb953a80;
L_0000011aeb9a0d10 .functor MUXZ 58, L_0000011aeb9a0db0, L_0000011aeb953a38, L_0000011aeb9535a0, C4<>;
L_0000011aeb9a0e50 .part L_0000011aeb9a0d10, 0, 32;
L_0000011aeb9a04f0 .arith/sum 32, v0000011aeb917be0_0, L_0000011aeb953ac8;
L_0000011aeb9a0630 .cmp/eq 6, L_0000011aeb91cf90, L_0000011aeb953b10;
L_0000011aeb99feb0 .cmp/eq 6, L_0000011aeb91cf90, L_0000011aeb953b58;
L_0000011aeb9a0770 .concat [ 32 16 0 0], L_0000011aeb9a0e50, L_0000011aeb953ba0;
L_0000011aeb9a12b0 .concat [ 6 26 0 0], L_0000011aeb91cf90, L_0000011aeb953be8;
L_0000011aeb9a1350 .cmp/eq 32, L_0000011aeb9a12b0, L_0000011aeb953c30;
L_0000011aeb9a0810 .cmp/eq 6, L_0000011aeb99fcd0, L_0000011aeb953c78;
L_0000011aeb9a1170 .concat [ 32 16 0 0], L_0000011aeb953300, L_0000011aeb953cc0;
L_0000011aeb9a13f0 .concat [ 32 16 0 0], v0000011aeb917be0_0, L_0000011aeb953d08;
L_0000011aeb9a10d0 .part L_0000011aeb99fe10, 15, 1;
LS_0000011aeb99fb90_0_0 .concat [ 1 1 1 1], L_0000011aeb9a10d0, L_0000011aeb9a10d0, L_0000011aeb9a10d0, L_0000011aeb9a10d0;
LS_0000011aeb99fb90_0_4 .concat [ 1 1 1 1], L_0000011aeb9a10d0, L_0000011aeb9a10d0, L_0000011aeb9a10d0, L_0000011aeb9a10d0;
LS_0000011aeb99fb90_0_8 .concat [ 1 1 1 1], L_0000011aeb9a10d0, L_0000011aeb9a10d0, L_0000011aeb9a10d0, L_0000011aeb9a10d0;
LS_0000011aeb99fb90_0_12 .concat [ 1 1 1 1], L_0000011aeb9a10d0, L_0000011aeb9a10d0, L_0000011aeb9a10d0, L_0000011aeb9a10d0;
LS_0000011aeb99fb90_0_16 .concat [ 1 1 1 1], L_0000011aeb9a10d0, L_0000011aeb9a10d0, L_0000011aeb9a10d0, L_0000011aeb9a10d0;
LS_0000011aeb99fb90_0_20 .concat [ 1 1 1 1], L_0000011aeb9a10d0, L_0000011aeb9a10d0, L_0000011aeb9a10d0, L_0000011aeb9a10d0;
LS_0000011aeb99fb90_0_24 .concat [ 1 1 1 1], L_0000011aeb9a10d0, L_0000011aeb9a10d0, L_0000011aeb9a10d0, L_0000011aeb9a10d0;
LS_0000011aeb99fb90_0_28 .concat [ 1 1 1 1], L_0000011aeb9a10d0, L_0000011aeb9a10d0, L_0000011aeb9a10d0, L_0000011aeb9a10d0;
LS_0000011aeb99fb90_1_0 .concat [ 4 4 4 4], LS_0000011aeb99fb90_0_0, LS_0000011aeb99fb90_0_4, LS_0000011aeb99fb90_0_8, LS_0000011aeb99fb90_0_12;
LS_0000011aeb99fb90_1_4 .concat [ 4 4 4 4], LS_0000011aeb99fb90_0_16, LS_0000011aeb99fb90_0_20, LS_0000011aeb99fb90_0_24, LS_0000011aeb99fb90_0_28;
L_0000011aeb99fb90 .concat [ 16 16 0 0], LS_0000011aeb99fb90_1_0, LS_0000011aeb99fb90_1_4;
L_0000011aeb9a1530 .concat [ 16 32 0 0], L_0000011aeb99fe10, L_0000011aeb99fb90;
L_0000011aeb9a0c70 .arith/sum 48, L_0000011aeb9a13f0, L_0000011aeb9a1530;
L_0000011aeb99fd70 .functor MUXZ 48, L_0000011aeb9a0c70, L_0000011aeb9a1170, L_0000011aeb952ce0, C4<>;
L_0000011aeb9a1030 .functor MUXZ 48, L_0000011aeb99fd70, L_0000011aeb9a0770, L_0000011aeb953220, C4<>;
L_0000011aeb9a06d0 .part L_0000011aeb9a1030, 0, 32;
L_0000011aeb9a0ef0 .functor MUXZ 32, L_0000011aeb9a04f0, L_0000011aeb9a06d0, v0000011aeb917b40_0, C4<>;
L_0000011aeb9a08b0 .functor MUXZ 32, L_0000011aeb9534c0, L_0000011aeb953d98, L_0000011aeb953530, C4<>;
L_0000011aeb99f910 .cmp/eq 6, L_0000011aeb91cf90, L_0000011aeb953e70;
L_0000011aeb9a1670 .cmp/eq 6, L_0000011aeb91cf90, L_0000011aeb953eb8;
L_0000011aeb9a01d0 .cmp/eq 6, L_0000011aeb91cf90, L_0000011aeb953f00;
L_0000011aeb9a0b30 .concat [ 16 16 0 0], L_0000011aeb99fe10, L_0000011aeb953f48;
L_0000011aeb9a0a90 .part L_0000011aeb99fe10, 15, 1;
LS_0000011aeb99f9b0_0_0 .concat [ 1 1 1 1], L_0000011aeb9a0a90, L_0000011aeb9a0a90, L_0000011aeb9a0a90, L_0000011aeb9a0a90;
LS_0000011aeb99f9b0_0_4 .concat [ 1 1 1 1], L_0000011aeb9a0a90, L_0000011aeb9a0a90, L_0000011aeb9a0a90, L_0000011aeb9a0a90;
LS_0000011aeb99f9b0_0_8 .concat [ 1 1 1 1], L_0000011aeb9a0a90, L_0000011aeb9a0a90, L_0000011aeb9a0a90, L_0000011aeb9a0a90;
LS_0000011aeb99f9b0_0_12 .concat [ 1 1 1 1], L_0000011aeb9a0a90, L_0000011aeb9a0a90, L_0000011aeb9a0a90, L_0000011aeb9a0a90;
L_0000011aeb99f9b0 .concat [ 4 4 4 4], LS_0000011aeb99f9b0_0_0, LS_0000011aeb99f9b0_0_4, LS_0000011aeb99f9b0_0_8, LS_0000011aeb99f9b0_0_12;
L_0000011aeb9a0310 .concat [ 16 16 0 0], L_0000011aeb99fe10, L_0000011aeb99f9b0;
L_0000011aeb99fa50 .functor MUXZ 32, L_0000011aeb9a0310, L_0000011aeb9a0b30, L_0000011aeb952dc0, C4<>;
L_0000011aeb99faf0 .concat [ 6 26 0 0], L_0000011aeb91cf90, L_0000011aeb953f90;
L_0000011aeb99fff0 .cmp/eq 32, L_0000011aeb99faf0, L_0000011aeb953fd8;
L_0000011aeb9a0090 .cmp/eq 6, L_0000011aeb99fcd0, L_0000011aeb954020;
L_0000011aeb9b2650 .cmp/eq 6, L_0000011aeb99fcd0, L_0000011aeb954068;
L_0000011aeb9b3230 .cmp/eq 6, L_0000011aeb91cf90, L_0000011aeb9540b0;
L_0000011aeb9b2470 .functor MUXZ 32, L_0000011aeb99fa50, L_0000011aeb9540f8, L_0000011aeb9b3230, C4<>;
L_0000011aeb9b2c90 .functor MUXZ 32, L_0000011aeb9b2470, L_0000011aeb9a03b0, L_0000011aeb953060, C4<>;
L_0000011aeb9b21f0 .concat [ 6 26 0 0], L_0000011aeb91cf90, L_0000011aeb954140;
L_0000011aeb9b28d0 .cmp/eq 32, L_0000011aeb9b21f0, L_0000011aeb954188;
L_0000011aeb9b1c50 .cmp/eq 6, L_0000011aeb99fcd0, L_0000011aeb9541d0;
L_0000011aeb9b2290 .cmp/eq 6, L_0000011aeb99fcd0, L_0000011aeb954218;
L_0000011aeb9b1b10 .cmp/eq 6, L_0000011aeb91cf90, L_0000011aeb954260;
L_0000011aeb9b26f0 .functor MUXZ 32, L_0000011aeb953300, v0000011aeb917be0_0, L_0000011aeb9b1b10, C4<>;
L_0000011aeb9b1ed0 .functor MUXZ 32, L_0000011aeb9b26f0, L_0000011aeb952c00, L_0000011aeb953370, C4<>;
S_0000011aeb8836f0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000011aeb883560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000011aeb8eb7b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000011aeb953450 .functor NOT 1, v0000011aeb8e20e0_0, C4<0>, C4<0>, C4<0>;
v0000011aeb8e1dc0_0 .net *"_ivl_0", 0 0, L_0000011aeb953450;  1 drivers
v0000011aeb8e31c0_0 .net "in1", 31 0, L_0000011aeb952c00;  alias, 1 drivers
v0000011aeb8e24a0_0 .net "in2", 31 0, L_0000011aeb9b2c90;  alias, 1 drivers
v0000011aeb8e33a0_0 .net "out", 31 0, L_0000011aeb9b1bb0;  alias, 1 drivers
v0000011aeb8e1a00_0 .net "s", 0 0, v0000011aeb8e20e0_0;  alias, 1 drivers
L_0000011aeb9b1bb0 .functor MUXZ 32, L_0000011aeb9b2c90, L_0000011aeb952c00, L_0000011aeb953450, C4<>;
S_0000011aeb8169c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000011aeb883560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000011aeb950090 .param/l "RType" 0 4 2, C4<000000>;
P_0000011aeb9500c8 .param/l "add" 0 4 5, C4<100000>;
P_0000011aeb950100 .param/l "addi" 0 4 8, C4<001000>;
P_0000011aeb950138 .param/l "addu" 0 4 5, C4<100001>;
P_0000011aeb950170 .param/l "and_" 0 4 5, C4<100100>;
P_0000011aeb9501a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000011aeb9501e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000011aeb950218 .param/l "bne" 0 4 10, C4<000101>;
P_0000011aeb950250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000011aeb950288 .param/l "j" 0 4 12, C4<000010>;
P_0000011aeb9502c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000011aeb9502f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000011aeb950330 .param/l "lw" 0 4 8, C4<100011>;
P_0000011aeb950368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000011aeb9503a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000011aeb9503d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000011aeb950410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000011aeb950448 .param/l "sll" 0 4 6, C4<000000>;
P_0000011aeb950480 .param/l "slt" 0 4 5, C4<101010>;
P_0000011aeb9504b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000011aeb9504f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000011aeb950528 .param/l "sub" 0 4 5, C4<100010>;
P_0000011aeb950560 .param/l "subu" 0 4 5, C4<100011>;
P_0000011aeb950598 .param/l "sw" 0 4 8, C4<101011>;
P_0000011aeb9505d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000011aeb950608 .param/l "xori" 0 4 8, C4<001110>;
v0000011aeb8e2720_0 .var "ALUOp", 3 0;
v0000011aeb8e20e0_0 .var "ALUSrc", 0 0;
v0000011aeb8e1640_0 .var "MemReadEn", 0 0;
v0000011aeb8e2fe0_0 .var "MemWriteEn", 0 0;
v0000011aeb8e3260_0 .var "MemtoReg", 0 0;
v0000011aeb8e16e0_0 .var "RegDst", 0 0;
v0000011aeb8e27c0_0 .var "RegWriteEn", 0 0;
v0000011aeb8e1780_0 .net "funct", 5 0, L_0000011aeb99fcd0;  alias, 1 drivers
v0000011aeb8e1820_0 .var "hlt", 0 0;
v0000011aeb8e29a0_0 .net "opcode", 5 0, L_0000011aeb91cf90;  alias, 1 drivers
v0000011aeb8e2a40_0 .net "rst", 0 0, v0000011aeb91e930_0;  alias, 1 drivers
E_0000011aeb8eb9f0 .event anyedge, v0000011aeb8e2a40_0, v0000011aeb8e29a0_0, v0000011aeb8e1780_0;
S_0000011aeb916ce0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000011aeb883560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000011aeb8ec4f0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000011aeb9534c0 .functor BUFZ 32, L_0000011aeb9a0130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000011aeb8e2ae0_0 .net "Data_Out", 31 0, L_0000011aeb9534c0;  alias, 1 drivers
v0000011aeb8e2cc0 .array "InstMem", 0 1023, 31 0;
v0000011aeb8e1960_0 .net *"_ivl_0", 31 0, L_0000011aeb9a0130;  1 drivers
v0000011aeb8e18c0_0 .net *"_ivl_3", 9 0, L_0000011aeb99ff50;  1 drivers
v0000011aeb8e1aa0_0 .net *"_ivl_4", 11 0, L_0000011aeb9a0bd0;  1 drivers
L_0000011aeb953d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000011aeb8e2d60_0 .net *"_ivl_7", 1 0, L_0000011aeb953d50;  1 drivers
v0000011aeb8e1e60_0 .net "addr", 31 0, v0000011aeb917be0_0;  alias, 1 drivers
v0000011aeb8e2040_0 .var/i "i", 31 0;
L_0000011aeb9a0130 .array/port v0000011aeb8e2cc0, L_0000011aeb9a0bd0;
L_0000011aeb99ff50 .part v0000011aeb917be0_0, 0, 10;
L_0000011aeb9a0bd0 .concat [ 10 2 0 0], L_0000011aeb99ff50, L_0000011aeb953d50;
S_0000011aeb816b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000011aeb883560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000011aeb953300 .functor BUFZ 32, L_0000011aeb9a0950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000011aeb952c00 .functor BUFZ 32, L_0000011aeb9a1490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000011aeb8e2220_0 .net *"_ivl_0", 31 0, L_0000011aeb9a0950;  1 drivers
v0000011aeb8e3080_0 .net *"_ivl_10", 6 0, L_0000011aeb9a15d0;  1 drivers
L_0000011aeb953e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000011aeb8c4010_0 .net *"_ivl_13", 1 0, L_0000011aeb953e28;  1 drivers
v0000011aeb8c5050_0 .net *"_ivl_2", 6 0, L_0000011aeb99f870;  1 drivers
L_0000011aeb953de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000011aeb917c80_0 .net *"_ivl_5", 1 0, L_0000011aeb953de0;  1 drivers
v0000011aeb918cc0_0 .net *"_ivl_8", 31 0, L_0000011aeb9a1490;  1 drivers
v0000011aeb918180_0 .net "clk", 0 0, L_0000011aeb952960;  alias, 1 drivers
v0000011aeb918c20_0 .var/i "i", 31 0;
v0000011aeb917460_0 .net "readData1", 31 0, L_0000011aeb953300;  alias, 1 drivers
v0000011aeb917000_0 .net "readData2", 31 0, L_0000011aeb952c00;  alias, 1 drivers
v0000011aeb918d60_0 .net "readRegister1", 4 0, L_0000011aeb91e610;  alias, 1 drivers
v0000011aeb9173c0_0 .net "readRegister2", 4 0, L_0000011aeb9a0f90;  alias, 1 drivers
v0000011aeb917fa0 .array "registers", 31 0, 31 0;
v0000011aeb917640_0 .net "rst", 0 0, v0000011aeb91e930_0;  alias, 1 drivers
v0000011aeb918400_0 .net "we", 0 0, v0000011aeb8e27c0_0;  alias, 1 drivers
v0000011aeb9180e0_0 .net "writeData", 31 0, L_0000011aeb9b1e30;  alias, 1 drivers
v0000011aeb9184a0_0 .net "writeRegister", 4 0, L_0000011aeb9a09f0;  alias, 1 drivers
E_0000011aeb8ebcf0/0 .event negedge, v0000011aeb8e2a40_0;
E_0000011aeb8ebcf0/1 .event posedge, v0000011aeb918180_0;
E_0000011aeb8ebcf0 .event/or E_0000011aeb8ebcf0/0, E_0000011aeb8ebcf0/1;
L_0000011aeb9a0950 .array/port v0000011aeb917fa0, L_0000011aeb99f870;
L_0000011aeb99f870 .concat [ 5 2 0 0], L_0000011aeb91e610, L_0000011aeb953de0;
L_0000011aeb9a1490 .array/port v0000011aeb917fa0, L_0000011aeb9a15d0;
L_0000011aeb9a15d0 .concat [ 5 2 0 0], L_0000011aeb9a0f90, L_0000011aeb953e28;
S_0000011aeb881390 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000011aeb816b50;
 .timescale 0 0;
v0000011aeb8e2e00_0 .var/i "i", 31 0;
S_0000011aeb881520 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000011aeb883560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000011aeb8ec3f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000011aeb952d50 .functor NOT 1, v0000011aeb8e16e0_0, C4<0>, C4<0>, C4<0>;
v0000011aeb918360_0 .net *"_ivl_0", 0 0, L_0000011aeb952d50;  1 drivers
v0000011aeb9170a0_0 .net "in1", 4 0, L_0000011aeb9a0f90;  alias, 1 drivers
v0000011aeb9175a0_0 .net "in2", 4 0, L_0000011aeb91e430;  alias, 1 drivers
v0000011aeb917a00_0 .net "out", 4 0, L_0000011aeb9a09f0;  alias, 1 drivers
v0000011aeb917320_0 .net "s", 0 0, v0000011aeb8e16e0_0;  alias, 1 drivers
L_0000011aeb9a09f0 .functor MUXZ 5, L_0000011aeb91e430, L_0000011aeb9a0f90, L_0000011aeb952d50, C4<>;
S_0000011aeb86b120 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000011aeb883560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000011aeb8ec2f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000011aeb952ea0 .functor NOT 1, v0000011aeb8e3260_0, C4<0>, C4<0>, C4<0>;
v0000011aeb917aa0_0 .net *"_ivl_0", 0 0, L_0000011aeb952ea0;  1 drivers
v0000011aeb9182c0_0 .net "in1", 31 0, v0000011aeb918b80_0;  alias, 1 drivers
v0000011aeb916f60_0 .net "in2", 31 0, v0000011aeb9189a0_0;  alias, 1 drivers
v0000011aeb918040_0 .net "out", 31 0, L_0000011aeb9b1e30;  alias, 1 drivers
v0000011aeb918a40_0 .net "s", 0 0, v0000011aeb8e3260_0;  alias, 1 drivers
L_0000011aeb9b1e30 .functor MUXZ 32, v0000011aeb9189a0_0, v0000011aeb918b80_0, L_0000011aeb952ea0, C4<>;
S_0000011aeb86b2b0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000011aeb883560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000011aeb8ae950 .param/l "ADD" 0 9 12, C4<0000>;
P_0000011aeb8ae988 .param/l "AND" 0 9 12, C4<0010>;
P_0000011aeb8ae9c0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000011aeb8ae9f8 .param/l "OR" 0 9 12, C4<0011>;
P_0000011aeb8aea30 .param/l "SGT" 0 9 12, C4<0111>;
P_0000011aeb8aea68 .param/l "SLL" 0 9 12, C4<1000>;
P_0000011aeb8aeaa0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000011aeb8aead8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000011aeb8aeb10 .param/l "SUB" 0 9 12, C4<0001>;
P_0000011aeb8aeb48 .param/l "XOR" 0 9 12, C4<0100>;
P_0000011aeb8aeb80 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000011aeb8aebb8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000011aeb9542a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011aeb916ec0_0 .net/2u *"_ivl_0", 31 0, L_0000011aeb9542a8;  1 drivers
v0000011aeb917140_0 .net "opSel", 3 0, v0000011aeb8e2720_0;  alias, 1 drivers
v0000011aeb918ae0_0 .net "operand1", 31 0, L_0000011aeb9b1ed0;  alias, 1 drivers
v0000011aeb9187c0_0 .net "operand2", 31 0, L_0000011aeb9b1bb0;  alias, 1 drivers
v0000011aeb918b80_0 .var "result", 31 0;
v0000011aeb918220_0 .net "zero", 0 0, L_0000011aeb9b1cf0;  alias, 1 drivers
E_0000011aeb8ebfb0 .event anyedge, v0000011aeb8e2720_0, v0000011aeb918ae0_0, v0000011aeb8e33a0_0;
L_0000011aeb9b1cf0 .cmp/eq 32, v0000011aeb918b80_0, L_0000011aeb9542a8;
S_0000011aeb8aec00 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000011aeb883560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000011aeb951660 .param/l "RType" 0 4 2, C4<000000>;
P_0000011aeb951698 .param/l "add" 0 4 5, C4<100000>;
P_0000011aeb9516d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000011aeb951708 .param/l "addu" 0 4 5, C4<100001>;
P_0000011aeb951740 .param/l "and_" 0 4 5, C4<100100>;
P_0000011aeb951778 .param/l "andi" 0 4 8, C4<001100>;
P_0000011aeb9517b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000011aeb9517e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000011aeb951820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000011aeb951858 .param/l "j" 0 4 12, C4<000010>;
P_0000011aeb951890 .param/l "jal" 0 4 12, C4<000011>;
P_0000011aeb9518c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000011aeb951900 .param/l "lw" 0 4 8, C4<100011>;
P_0000011aeb951938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000011aeb951970 .param/l "or_" 0 4 5, C4<100101>;
P_0000011aeb9519a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000011aeb9519e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000011aeb951a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000011aeb951a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000011aeb951a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000011aeb951ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000011aeb951af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000011aeb951b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000011aeb951b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000011aeb951ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000011aeb951bd8 .param/l "xori" 0 4 8, C4<001110>;
v0000011aeb917b40_0 .var "PCsrc", 0 0;
v0000011aeb9171e0_0 .net "funct", 5 0, L_0000011aeb99fcd0;  alias, 1 drivers
v0000011aeb917280_0 .net "opcode", 5 0, L_0000011aeb91cf90;  alias, 1 drivers
v0000011aeb9178c0_0 .net "operand1", 31 0, L_0000011aeb953300;  alias, 1 drivers
v0000011aeb918540_0 .net "operand2", 31 0, L_0000011aeb9b1bb0;  alias, 1 drivers
v0000011aeb917500_0 .net "rst", 0 0, v0000011aeb91e930_0;  alias, 1 drivers
E_0000011aeb8ec170/0 .event anyedge, v0000011aeb8e2a40_0, v0000011aeb8e29a0_0, v0000011aeb917460_0, v0000011aeb8e33a0_0;
E_0000011aeb8ec170/1 .event anyedge, v0000011aeb8e1780_0;
E_0000011aeb8ec170 .event/or E_0000011aeb8ec170/0, E_0000011aeb8ec170/1;
S_0000011aeb951c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000011aeb883560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000011aeb9185e0 .array "DataMem", 0 1023, 31 0;
v0000011aeb918860_0 .net "address", 31 0, v0000011aeb918b80_0;  alias, 1 drivers
v0000011aeb9176e0_0 .net "clock", 0 0, L_0000011aeb953610;  1 drivers
v0000011aeb917780_0 .net "data", 31 0, L_0000011aeb952c00;  alias, 1 drivers
v0000011aeb918900_0 .var/i "i", 31 0;
v0000011aeb9189a0_0 .var "q", 31 0;
v0000011aeb917820_0 .net "rden", 0 0, v0000011aeb8e1640_0;  alias, 1 drivers
v0000011aeb917dc0_0 .net "wren", 0 0, v0000011aeb8e2fe0_0;  alias, 1 drivers
E_0000011aeb8eba70 .event posedge, v0000011aeb9176e0_0;
S_0000011aeb951db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000011aeb883560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000011aeb8ec530 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000011aeb917960_0 .net "PCin", 31 0, L_0000011aeb9a0ef0;  alias, 1 drivers
v0000011aeb917be0_0 .var "PCout", 31 0;
v0000011aeb917d20_0 .net "clk", 0 0, L_0000011aeb952960;  alias, 1 drivers
v0000011aeb917f00_0 .net "rst", 0 0, v0000011aeb91e930_0;  alias, 1 drivers
    .scope S_0000011aeb8aec00;
T_0 ;
    %wait E_0000011aeb8ec170;
    %load/vec4 v0000011aeb917500_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011aeb917b40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000011aeb917280_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000011aeb9178c0_0;
    %load/vec4 v0000011aeb918540_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000011aeb917280_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000011aeb9178c0_0;
    %load/vec4 v0000011aeb918540_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000011aeb917280_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000011aeb917280_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000011aeb917280_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000011aeb9171e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000011aeb917b40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000011aeb951db0;
T_1 ;
    %wait E_0000011aeb8ebcf0;
    %load/vec4 v0000011aeb917f00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000011aeb917be0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000011aeb917960_0;
    %assign/vec4 v0000011aeb917be0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000011aeb916ce0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011aeb8e2040_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000011aeb8e2040_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000011aeb8e2040_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011aeb8e2cc0, 0, 4;
    %load/vec4 v0000011aeb8e2040_0;
    %addi 1, 0, 32;
    %store/vec4 v0000011aeb8e2040_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011aeb8e2cc0, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011aeb8e2cc0, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011aeb8e2cc0, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011aeb8e2cc0, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011aeb8e2cc0, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011aeb8e2cc0, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011aeb8e2cc0, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011aeb8e2cc0, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011aeb8e2cc0, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011aeb8e2cc0, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011aeb8e2cc0, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011aeb8e2cc0, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011aeb8e2cc0, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011aeb8e2cc0, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011aeb8e2cc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011aeb8e2cc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011aeb8e2cc0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011aeb8e2cc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011aeb8e2cc0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000011aeb8169c0;
T_3 ;
    %wait E_0000011aeb8eb9f0;
    %load/vec4 v0000011aeb8e2a40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000011aeb8e1820_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000011aeb8e2720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000011aeb8e20e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000011aeb8e27c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000011aeb8e2fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000011aeb8e3260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000011aeb8e1640_0, 0;
    %assign/vec4 v0000011aeb8e16e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000011aeb8e1820_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000011aeb8e2720_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000011aeb8e20e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000011aeb8e27c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000011aeb8e2fe0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000011aeb8e3260_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000011aeb8e1640_0, 0, 1;
    %store/vec4 v0000011aeb8e16e0_0, 0, 1;
    %load/vec4 v0000011aeb8e29a0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011aeb8e1820_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011aeb8e16e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011aeb8e27c0_0, 0;
    %load/vec4 v0000011aeb8e1780_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000011aeb8e2720_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000011aeb8e2720_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000011aeb8e2720_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000011aeb8e2720_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000011aeb8e2720_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000011aeb8e2720_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000011aeb8e2720_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000011aeb8e2720_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000011aeb8e2720_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000011aeb8e2720_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011aeb8e20e0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000011aeb8e2720_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011aeb8e20e0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000011aeb8e2720_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000011aeb8e2720_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011aeb8e27c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011aeb8e16e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011aeb8e20e0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011aeb8e27c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011aeb8e16e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011aeb8e20e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000011aeb8e2720_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011aeb8e27c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011aeb8e20e0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000011aeb8e2720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011aeb8e27c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011aeb8e20e0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000011aeb8e2720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011aeb8e27c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011aeb8e20e0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000011aeb8e2720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011aeb8e27c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011aeb8e20e0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011aeb8e1640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011aeb8e27c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011aeb8e20e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011aeb8e3260_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011aeb8e2fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011aeb8e20e0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000011aeb8e2720_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000011aeb8e2720_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000011aeb816b50;
T_4 ;
    %wait E_0000011aeb8ebcf0;
    %fork t_1, S_0000011aeb881390;
    %jmp t_0;
    .scope S_0000011aeb881390;
t_1 ;
    %load/vec4 v0000011aeb917640_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011aeb8e2e00_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000011aeb8e2e00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000011aeb8e2e00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011aeb917fa0, 0, 4;
    %load/vec4 v0000011aeb8e2e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000011aeb8e2e00_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000011aeb918400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000011aeb9180e0_0;
    %load/vec4 v0000011aeb9184a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011aeb917fa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011aeb917fa0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000011aeb816b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000011aeb816b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011aeb918c20_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000011aeb918c20_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000011aeb918c20_0;
    %ix/getv/s 4, v0000011aeb918c20_0;
    %load/vec4a v0000011aeb917fa0, 4;
    %ix/getv/s 4, v0000011aeb918c20_0;
    %load/vec4a v0000011aeb917fa0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000011aeb918c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000011aeb918c20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000011aeb86b2b0;
T_6 ;
    %wait E_0000011aeb8ebfb0;
    %load/vec4 v0000011aeb917140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000011aeb918b80_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000011aeb918ae0_0;
    %load/vec4 v0000011aeb9187c0_0;
    %add;
    %assign/vec4 v0000011aeb918b80_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000011aeb918ae0_0;
    %load/vec4 v0000011aeb9187c0_0;
    %sub;
    %assign/vec4 v0000011aeb918b80_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000011aeb918ae0_0;
    %load/vec4 v0000011aeb9187c0_0;
    %and;
    %assign/vec4 v0000011aeb918b80_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000011aeb918ae0_0;
    %load/vec4 v0000011aeb9187c0_0;
    %or;
    %assign/vec4 v0000011aeb918b80_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000011aeb918ae0_0;
    %load/vec4 v0000011aeb9187c0_0;
    %xor;
    %assign/vec4 v0000011aeb918b80_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000011aeb918ae0_0;
    %load/vec4 v0000011aeb9187c0_0;
    %or;
    %inv;
    %assign/vec4 v0000011aeb918b80_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000011aeb918ae0_0;
    %load/vec4 v0000011aeb9187c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000011aeb918b80_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000011aeb9187c0_0;
    %load/vec4 v0000011aeb918ae0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000011aeb918b80_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000011aeb918ae0_0;
    %ix/getv 4, v0000011aeb9187c0_0;
    %shiftl 4;
    %assign/vec4 v0000011aeb918b80_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000011aeb918ae0_0;
    %ix/getv 4, v0000011aeb9187c0_0;
    %shiftr 4;
    %assign/vec4 v0000011aeb918b80_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000011aeb951c20;
T_7 ;
    %wait E_0000011aeb8eba70;
    %load/vec4 v0000011aeb917820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000011aeb918860_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000011aeb9185e0, 4;
    %assign/vec4 v0000011aeb9189a0_0, 0;
T_7.0 ;
    %load/vec4 v0000011aeb917dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000011aeb917780_0;
    %ix/getv 3, v0000011aeb918860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011aeb9185e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000011aeb951c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011aeb918900_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000011aeb918900_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000011aeb918900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011aeb9185e0, 0, 4;
    %load/vec4 v0000011aeb918900_0;
    %addi 1, 0, 32;
    %store/vec4 v0000011aeb918900_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011aeb9185e0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000011aeb951c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011aeb918900_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000011aeb918900_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000011aeb918900_0;
    %load/vec4a v0000011aeb9185e0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000011aeb918900_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000011aeb918900_0;
    %addi 1, 0, 32;
    %store/vec4 v0000011aeb918900_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000011aeb883560;
T_10 ;
    %wait E_0000011aeb8ebcf0;
    %load/vec4 v0000011aeb91e250_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000011aeb91e110_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000011aeb91e110_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000011aeb91e110_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000011aeb8d8500;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011aeb91cef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011aeb91e930_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000011aeb8d8500;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000011aeb91cef0_0;
    %inv;
    %assign/vec4 v0000011aeb91cef0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000011aeb8d8500;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011aeb91e930_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011aeb91e930_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000011aeb91db70_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
