// Seed: 2712485259
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    module_0,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout tri0 id_8;
  inout tri1 id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_7.id_8 = -1 - id_15 === 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd43
) (
    input supply0 id_0
    , id_8,
    input tri1 _id_1,
    output logic id_2,
    input wor id_3,
    input supply0 id_4,
    output tri1 id_5,
    output wor id_6
);
  wire [-1 : -1  ^  ~  id_1  !=  1] id_9;
  wire id_10;
  initial begin : LABEL_0
    id_2 = id_3 - id_9;
  end
  module_0 modCall_1 (
      id_8,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_8,
      id_10,
      id_8,
      id_8,
      id_9,
      id_9,
      id_8,
      id_10,
      id_10
  );
endmodule
