

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 2048 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               ef36522e2d45247004aa03edb85bd63f  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
Extracting PTX file and ptxas options    1: stencil.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/stencil/build/nvm_default/stencil
Extracting specific PTX file named stencil.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm5ffPfS_iii : hostFun 0x0x403527, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing stencil.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x100 to 0x4000100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000100 to 0x4400100 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12naive_kernelffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmbffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmoffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmuffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm1ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm2ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmgffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm3ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm4ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvmiffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm6ffPfS_iii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17naive_kernel_nvm5ffPfS_iii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file stencil.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from stencil.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm5ffPfS_iii' : regs=21, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm6ffPfS_iii' : regs=21, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmiffPfS_iii' : regs=21, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm4ffPfS_iii' : regs=23, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm3ffPfS_iii' : regs=23, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmgffPfS_iii' : regs=23, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm2ffPfS_iii' : regs=22, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvm1ffPfS_iii' : regs=22, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmuffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmoffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z17naive_kernel_nvmbffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_Z12naive_kernelffPfS_iii' : regs=20, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm6ffPfS_iii : hostFun 0x0x40332e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmiffPfS_iii : hostFun 0x0x403135, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm4ffPfS_iii : hostFun 0x0x402f3c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm3ffPfS_iii : hostFun 0x0x402d43, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmgffPfS_iii : hostFun 0x0x402b4a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm2ffPfS_iii : hostFun 0x0x402951, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvm1ffPfS_iii : hostFun 0x0x402758, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmuffPfS_iii : hostFun 0x0x40255f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmoffPfS_iii : hostFun 0x0x402366, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17naive_kernel_nvmbffPfS_iii : hostFun 0x0x40216d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12naive_kernelffPfS_iii : hostFun 0x0x401f74, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6091c0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x46091c0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
CUDA accelerated 7 points stencil codes****
Original version by Li-Wen Chang <lchang20@illinois.edu> and I-Jui Sung<sung10@illinois.edu>
This version maintained by Chris Rodrigues  ***********
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc62ec30ec..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc62ec30e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc62ec30e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc62ec30d8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc62ec30d4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc62ec30d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc62ec30cc..

GPGPU-Sim PTX: cudaLaunch for 0x0x402b4a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17naive_kernel_nvmgffPfS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17naive_kernel_nvmgffPfS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17naive_kernel_nvmgffPfS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17naive_kernel_nvmgffPfS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17naive_kernel_nvmgffPfS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17naive_kernel_nvmgffPfS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17naive_kernel_nvmgffPfS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (stencil.1.sm_70.ptx:593) @%p1 bra BB6_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe60 (stencil.1.sm_70.ptx:675) neg.s32 %r10, %r6;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xcd8 (stencil.1.sm_70.ptx:615) @%p2 bra BB6_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd40 (stencil.1.sm_70.ptx:635) cvta.to.global.u64 %rd14, %rd1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xe80 (stencil.1.sm_70.ptx:681) @%p3 bra BB6_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xee8 (stencil.1.sm_70.ptx:701) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17naive_kernel_nvmgffPfS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17naive_kernel_nvmgffPfS_iii'.
GPGPU-Sim PTX: pushing kernel '_Z17naive_kernel_nvmgffPfS_iii' to stream 0, gridDim= (510,62,1) blockDim = (511,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z17naive_kernel_nvmgffPfS_iii'
kernel_name = _Z17naive_kernel_nvmgffPfS_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 51614
gpu_sim_insn = 89342715
gpu_ipc =    1730.9783
gpu_tot_sim_cycle = 51614
gpu_tot_sim_insn = 89342715
gpu_tot_ipc =    1730.9783
gpu_tot_issued_cta = 2368
gpu_occupancy = 96.3391% 
gpu_tot_occupancy = 96.3391% 
max_total_param_size = 0
gpu_stall_dramfull = 122421
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      24.2480
partiton_level_parallism_total  =      24.2480
partiton_level_parallism_util =      27.1790
partiton_level_parallism_util_total  =      27.1790
L2_BW  =     869.6294 GB/Sec
L2_BW_total  =     869.6294 GB/Sec
gpu_total_sim_rate=146463
############## bottleneck_stats #############
cycles: core 51614, icnt 51614, l2 51614, dram 38756
gpu_ipc	1730.978
gpu_tot_issued_cta = 2368, average cycles = 22
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 384507 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 134830 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 26466 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.173	80
L1D data util	1.265	80	1.314	70
L1D tag util	0.366	80	0.378	77
L2 data util	0.689	64	0.696	22
L2 tag util	0.379	64	0.387	5
n_l2_access	 1251602
icnt s2m util	0.000	0	0.000	5	flits per packet: -nan
icnt m2s util	0.000	0	0.000	5	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.504	32	0.509	16

latency_l1_hit:	4307280, num_l1_reqs:	215161
L1 hit latency:	20
latency_l2_hit:	269305988, num_l2_reqs:	685761
L2 hit latency:	392
latency_dram:	475056124, num_dram_reqs:	553251
DRAM latency:	858

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.750
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.364	80	0.378	54

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.161	80	0.166	47
sp pipe util	0.035	80	0.036	77
sfu pipe util	0.000	0	0.000	77
ldst mem cycle	0.000	0	0.000	77

smem port	0.000	0

n_reg_bank	16
reg port	0.098	16	0.110	0
L1D tag util	0.366	80	0.378	77
L1D fill util	0.232	80	0.243	70
n_l1d_mshr	4096
L1D mshr util	0.032	80
n_l1d_missq	16
L1D missq util	0.019	80
L1D hit rate	0.142
L1D miss rate	0.858
L1D rsfail rate	0.000
L2 tag util	0.379	64	0.387	5
L2 fill util	0.116	64	0.118	32
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.400	64	0.418	20
L2 missq util	0.006	64	0.006	3
L2 hit rate	0.552
L2 miss rate	0.444
L2 rsfail rate	0.003

dram activity	0.773	32	0.780	0

load trans eff	0.941
load trans sz	32.000
load_useful_bytes 36850956, load_transaction_bytes 39145312, icnt_m2s_bytes 0
n_gmem_load_insns 289027, n_gmem_load_accesses 1223291
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.387

run 0.015, fetch 0.001, sync 0.286, control 0.000, data 0.683, struct 0.014
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 18849, Miss = 16151, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 18910, Miss = 16252, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 18762, Miss = 16016, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 19106, Miss = 16586, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 18548, Miss = 15653, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 18851, Miss = 15829, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 18545, Miss = 15875, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 18842, Miss = 16077, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 18717, Miss = 15751, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 18768, Miss = 16016, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 18714, Miss = 15711, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 18914, Miss = 16432, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 18849, Miss = 15970, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 18849, Miss = 15978, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 18772, Miss = 15789, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 18882, Miss = 16304, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 18647, Miss = 16081, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 18761, Miss = 16020, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 18793, Miss = 15973, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 18916, Miss = 16139, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 18679, Miss = 15731, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 18785, Miss = 15933, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 18849, Miss = 16073, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 19107, Miss = 16817, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 18914, Miss = 16451, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 18677, Miss = 15799, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 18535, Miss = 15966, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 18914, Miss = 16329, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 18915, Miss = 16229, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 18538, Miss = 15646, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 18849, Miss = 15967, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 18850, Miss = 16486, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 18467, Miss = 15394, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 18473, Miss = 15750, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 18849, Miss = 15937, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 18745, Miss = 16156, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 18688, Miss = 16004, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 18876, Miss = 16566, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 19163, Miss = 16580, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 18914, Miss = 16168, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 18589, Miss = 15983, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 18841, Miss = 16167, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 18749, Miss = 16060, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 18850, Miss = 16097, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 18849, Miss = 16409, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 18874, Miss = 16279, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 19107, Miss = 16446, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 19444, Miss = 16703, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 18833, Miss = 16122, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 18786, Miss = 15916, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 18499, Miss = 15720, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 19166, Miss = 16382, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 18849, Miss = 16350, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 19067, Miss = 16504, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 19280, Miss = 16671, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 19061, Miss = 16481, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 18785, Miss = 16331, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 18914, Miss = 16219, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 18852, Miss = 16176, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 19073, Miss = 16450, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 18467, Miss = 15511, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 19043, Miss = 16543, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 19198, Miss = 16513, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 19170, Miss = 16647, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 18764, Miss = 15745, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 19291, Miss = 16504, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 19118, Miss = 16415, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 19262, Miss = 16664, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 19106, Miss = 16630, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 19032, Miss = 16488, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 19358, Miss = 16907, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 19106, Miss = 16776, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 19038, Miss = 16607, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 18978, Miss = 15967, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 19037, Miss = 16251, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 19286, Miss = 16253, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 18582, Miss = 16422, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 19520, Miss = 16743, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 18914, Miss = 16485, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 19427, Miss = 16664, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1511947
	L1D_total_cache_misses = 1296786
	L1D_total_cache_miss_rate = 0.8577
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.058
	L1D_cache_fill_port_util = 0.257
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 215156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 896427
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 111148
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 289208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1222731
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 289216

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
661, 577, 577, 577, 577, 577, 577, 577, 577, 577, 577, 577, 577, 577, 577, 577, 615, 543, 543, 542, 542, 542, 543, 543, 543, 543, 543, 543, 542, 542, 543, 543, 615, 543, 543, 543, 543, 543, 543, 543, 542, 543, 543, 543, 543, 542, 543, 543, 614, 542, 542, 543, 543, 543, 542, 543, 543, 542, 543, 543, 542, 542, 542, 542, 
gpgpu_n_tot_thrd_icount = 91598848
gpgpu_n_tot_w_icount = 2862464
gpgpu_n_stall_shd_mem = 1149548
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 962693
gpgpu_n_mem_write_global = 289207
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9211017
gpgpu_n_store_insn = 2291704
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7216439
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1149548
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1981663	W0_Idle:149121	W0_Scoreboard:9920487	W1:24758	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:297705	W32:2542426
single_issue_nums: WS0:734768	WS1:710077	WS2:710020	WS3:710024	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7701544 {8:962693,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11568280 {40:289207,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38285520 {40:957138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2255224 {8:281903,}
maxmflatency = 3460 
max_icnt2mem_latency = 1600 
maxmrqlatency = 2515 
max_icnt2sh_latency = 351 
averagemflatency = 599 
avg_icnt2mem_latency = 120 
avg_mrq_latency = 51 
avg_icnt2sh_latency = 16 
mrq_lat_table:80299 	66899 	41720 	46385 	67715 	91217 	82668 	57693 	10606 	376 	5 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	413437 	266272 	338992 	218945 	1380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	407177 	320718 	260277 	149625 	54414 	38420 	20906 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	560297 	194611 	162979 	140435 	106838 	56778 	16109 	979 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	32 	52 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[12]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[13]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[14]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[15]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[16]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[17]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[18]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[19]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[20]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[21]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[22]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[23]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[24]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[25]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[26]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[27]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[28]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[29]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[30]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[31]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      6619      6399      6461      6195      6541      7074      7549      7611      7504      7508      8053     13694     14184     14162     14345     14346 
dram[1]:      6559      6556      5969      5971      6469      6849      7406      7413      7442      7446      8101     13686     14233     14213     14394     14396 
dram[2]:      6579      6463      6131      6132      6631      6897      7231      7404      7602      7606      8352     13710     14388     14218     14542     14511 
dram[3]:      6595      6533      6200      6072      6571      6935      7528      7363      7632      7636      8304     13718     14296     14276     14457     14458 
dram[4]:      6607      6534      6203      6224      6762      6912      7264      7523      7765      7769      8276     13728     14325     14306     14478     14479 
dram[5]:      6552      6493      6353      6354      6731      7033      7233      7566      7663      7667      8106     13714     14281     14249     14447     14449 
dram[6]:      6606      6354      6252      6253      6924      7085      7386      7390      7885      7889      8264     13731     14253     14249     14410     14433 
dram[7]:      6385      6620      6404      6425      6854      6961      7355      7358      7854      7858      7893     13739     14300     14276     14453     14454 
dram[8]:      6243      6519      6470      6777      6543      6901      6984      7657      7506      7508     11478     13704     14236     14166     14494     14523 
dram[9]:      6261      6523      6531      6796      6472      6981      6954      7436      7445      7446     11435     13667     14217     14222     14447     14469 
dram[10]:      6198      6390      6780      6132      6634      6908      7105      7462      7605      7606     11952     13820     14236     14212     14670     14693 
dram[11]:      6032      6218      6380      6248      6574      6933      7135      7601      7634      7636     11500     13752     14210     14192     14574     14626 
dram[12]:      6215      6286      6286      6379      6765      6884      7267      7585      7767      7769     11591     13762     14270     14241     14650     14678 
dram[13]:      6314      6506      6508      6419      6734      7010      7236      7579      7666      7667     11551     13751     14242     14229     14553     14581 
dram[14]:      6213      6325      6403      6487      6927      7168      7389      7390      7887      7889     11905     13788     14212     14213     14639     14645 
dram[15]:      6385      6386      6442      6571      6856      7020      7357      7542      7857      7858     11929     13743     14274     14236     14539     14545 
dram[16]:      6001      6481      6040      6249      6543      6956      7047      7570      7506      7508     13891     13704     14261     14147     14598     14622 
dram[17]:      5931      6356      6053      6165      6472      6989      7147      7598      7572      7446     13791     13754     14250     14151     14570     14571 
dram[18]:      6092      6545      6131      6588      6634      6882      7105      7702      7605      7606     13779     13770     14253     14209     14589     14569 
dram[19]:      6049      6238      6071      6193      6574      6977      7135      7591      7634      7636     13780     13760     14266     14246     14622     14603 
dram[20]:      6346      6198      6365      6415      6765      6887      7267      7599      7767      7769     13771     13840     14292     14233     14639     14634 
dram[21]:      6425      6513      6353      6354      6734      6981      7236      7648      7666      7667     13928     13814     14252     14230     14639     14633 
dram[22]:      6562      6416      6252      6643      6927      7356      7389      7688      7887      7889     13818     13795     14305     14241     14621     14605 
dram[23]:      6528      6505      6424      6521      6856      7119      7357      7556      7857      7858     13720     13715     14308     14258     14631     14613 
dram[24]:      6336      6187      6326      6041      6719      6880      7206      7430      7506      7508     13688     13735     14248     14249     14506     14534 
dram[25]:      6655      6575      6465      6239      6558      6920      7168      7492      7445      7446     13691     13782     14252     14237     14519     14550 
dram[26]:      6615      6334      6204      6132      6634      6874      7332      7177      7605      7606     13722     13754     14264     14272     14443     14474 
dram[27]:      6362      6379      6094      6072      6814      6926      7135      7590      7634      7636     13704     13788     14234     14232     14534     14579 
dram[28]:      6316      6626      6344      6224      6765      6958      7267      7317      7767      7769     13728     13816     14318     14257     14595     14619 
dram[29]:      6601      6317      6353      6354      6841      6857      7236      7551      7666      7667     13726     13736     14245     14240     14519     14535 
dram[30]:      6706      6215      6252      6253      6927      7124      7389      7584      7887      7889     13760     13856     14298     14269     14549     14559 
dram[31]:      6695      6386      6424      6425      6856      7274      7357      7668      7857      7858     13735     13800     14274     14264     14571     14602 
average row accesses per activate:
dram[0]: 20.846153 27.720930 16.855072 17.739130 23.914894 21.679245 21.653847 21.283018 19.520000 19.600000 23.720930 23.363636 18.188679 20.255320 17.642857 22.222221 
dram[1]: 20.339622 28.309525 16.850746 18.121212 23.265306 26.500000 24.170214 22.938776 19.137255 18.846153 23.090910 23.813953 19.510204 20.956522 18.415094 26.210526 
dram[2]: 21.400000 24.346939 17.687500 17.764706 24.782608 24.533333 22.719999 23.416666 18.148148 18.490566 23.627907 21.872341 19.428572 20.680851 17.818182 26.421053 
dram[3]: 19.518518 24.833334 18.866667 17.647058 23.265306 25.674419 21.615385 23.583334 19.520000 18.264151 23.720930 29.371429 19.833334 22.511627 17.672728 25.333334 
dram[4]: 18.508772 25.913044 16.705883 19.419355 21.584906 23.404255 23.102041 22.775511 19.294117 17.672728 25.400000 22.434782 21.636364 19.200001 18.490566 26.486486 
dram[5]: 19.454546 25.652174 16.342857 17.200001 21.037037 26.571428 24.000000 22.857143 18.339622 19.520000 21.617022 22.844444 19.428572 20.510639 20.333334 22.976744 
dram[6]: 18.368422 27.272728 16.764706 19.225807 21.433962 30.666666 20.363636 22.938776 20.333334 20.956522 23.627907 20.559999 18.745098 21.909090 17.818182 27.555555 
dram[7]: 19.685184 28.000000 15.726027 17.333334 20.357143 21.000000 23.416666 19.719297 18.000000 22.511627 23.627907 24.780487 20.695652 21.422222 18.036364 22.883720 
dram[8]: 21.321428 25.478260 17.420290 17.313433 21.283018 29.052631 19.649122 20.618181 20.595745 19.918367 25.400000 24.186047 21.043478 18.615385 21.652174 21.909090 
dram[9]: 23.411764 25.652174 17.085714 21.090910 21.358490 30.189190 17.777779 21.528301 21.600000 21.866667 27.459459 25.365854 17.357143 18.823530 20.408163 24.700001 
dram[10]: 23.725491 26.636364 17.588236 17.784615 21.358490 31.685715 18.129032 20.981482 19.360001 19.294117 29.882353 28.555555 20.166666 18.745098 21.565218 24.299999 
dram[11]: 22.072727 24.851065 17.691177 18.125000 21.980392 30.378378 20.000000 23.122450 20.956522 21.391304 25.400000 29.600000 17.357143 19.510204 22.363636 23.512196 
dram[12]: 23.038462 22.980392 15.945946 17.937500 23.893618 31.885714 18.666666 20.600000 19.755102 20.500000 25.400000 27.052631 20.595745 15.868853 19.076923 22.090910 
dram[13]: 20.322035 24.416666 17.275362 18.885246 20.017857 31.111111 20.000000 20.907408 21.333334 18.566038 24.285715 26.461538 17.925926 17.285715 22.636364 21.600000 
dram[14]: 20.947369 24.851065 14.130953 20.642857 21.980392 39.714287 20.537037 23.687500 19.591837 20.595745 25.500000 23.363636 18.264151 16.620689 18.792454 23.142857 
dram[15]: 20.724138 25.777779 15.786667 16.169014 19.517241 32.000000 19.508772 22.196079 17.777779 21.688889 23.090910 22.844444 18.980392 16.338984 19.153847 21.777779 
dram[16]: 24.938776 21.400000 17.863636 20.275862 26.952381 29.789474 18.031746 23.020834 20.765957 19.760000 29.714285 26.666666 22.952381 20.680851 20.571428 22.181818 
dram[17]: 22.603773 26.044445 18.421875 18.092308 28.400000 28.736841 16.112677 20.109091 20.936171 21.565218 32.125000 25.365854 21.422222 20.500000 19.384615 22.697674 
dram[18]: 26.444445 25.195652 17.939394 20.385965 27.804878 31.542856 20.071428 21.461538 19.600000 24.097561 26.564102 24.666666 20.869566 19.600000 18.666666 25.025640 
dram[19]: 24.958334 23.673470 18.292307 21.018183 24.000000 29.729731 17.968254 19.258621 20.416666 21.478260 30.352942 24.761906 22.761906 19.600000 17.754387 24.400000 
dram[20]: 23.115385 25.043478 16.901409 20.137932 26.604650 27.600000 16.128571 22.080000 18.339622 19.000000 31.393940 24.186047 18.823530 17.122807 23.714285 22.363636 
dram[21]: 23.529411 24.765957 17.507463 20.140350 22.196079 33.696968 20.160715 20.849056 16.466667 23.523809 24.000000 26.000000 19.280001 19.137255 19.307692 18.566038 
dram[22]: 20.842106 22.764706 16.900000 19.450001 24.000000 31.428572 18.193548 22.530613 17.963636 21.106382 28.777779 23.636364 22.232557 18.339622 20.244898 24.000000 
dram[23]: 24.916666 24.808510 15.526316 17.791044 23.183674 23.659575 18.360655 20.666666 17.263159 19.000000 24.571428 22.608696 21.333334 17.428572 19.529411 23.238094 
dram[24]: 25.760870 22.980392 18.421875 19.322035 24.170214 27.024391 22.431372 19.189655 20.250000 23.609756 22.608696 28.222221 20.333334 19.755102 19.000000 17.153847 
dram[25]: 23.879999 22.692308 15.972603 17.415384 27.512196 27.900000 18.754099 21.384615 20.956522 21.043478 26.358974 27.243244 20.500000 18.823530 19.918367 19.772728 
dram[26]: 27.813953 23.600000 15.863013 16.705883 27.512196 29.945946 19.066668 23.829786 22.418604 22.697674 24.571428 25.846153 20.000000 21.333334 18.000000 19.086956 
dram[27]: 25.934782 21.745455 14.897436 16.114286 29.684210 24.000000 22.000000 20.722221 18.823530 21.304348 23.454546 28.222221 18.148148 18.901960 20.851065 17.038462 
dram[28]: 24.489796 23.372549 15.155844 17.625000 26.139534 24.622223 19.066668 23.595745 17.527273 22.454546 23.906977 28.000000 17.745455 20.510639 23.333334 16.641510 
dram[29]: 25.191490 21.870371 14.012048 17.793652 23.583334 26.476191 20.070175 22.612246 22.325581 19.360001 22.260870 22.488890 16.827587 17.214285 18.716982 18.000000 
dram[30]: 20.982456 20.500000 16.799999 18.000000 31.333334 27.700001 20.654545 21.326923 18.264151 22.090910 21.416666 23.090910 18.415094 17.777779 22.181818 18.765957 
dram[31]: 22.566038 22.113207 14.962026 16.485294 24.000000 21.384615 18.451612 21.384615 17.777779 18.615385 24.000000 24.585365 18.074074 18.461538 21.600000 18.458334 
average row locality = 545586/25770 = 21.171362
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       752       824       832       872       820       828       823       824       672       676       716       724       660       648       684       696 
dram[1]:       756       824       812       856       836       800       832       820       672       676       712       720       652       660       672       692 
dram[2]:       748       820       812       852       836       800       832       820       676       676       712       724       648       668       676       700 
dram[3]:       736       816       812       852       836       796       820       828       672       664       716       724       648       664       672       684 
dram[4]:       748       812       816       860       840       796       828       812       680       668       712       728       648       656       676       676 
dram[5]:       748       816       820       860       832       812       824       816       668       672       712       724       648       660       672       684 
dram[6]:       740       832       820       856       832       800       816       820       672       660       712       724       652       660       676       688 
dram[7]:       744       824       820       860       836       788       820       820       668       664       712       712       648       660       688       680 
dram[8]:       824       800       856       828       804       800       816       836       664       672       712       736       664       664       692       660 
dram[9]:       812       808       856       832       820       812       816       840       668       680       712       736       668       656       696       684 
dram[10]:       824       796       860       828       812       804       820       840       664       680       712       724       664       652       688       668 
dram[11]:       828       792       852       832       816       816       816       839       660       680       712       732       668       652       680       660 
dram[12]:       820       804       840       828       816       812       816       836       664       680       712       724       664       664       688       668 
dram[13]:       820       808       860       832       816       816       816       828       656       680       716       728       664       664       692       668 
dram[14]:       816       796       848       836       816       808       808       836       656       664       716       724       664       660       692       668 
dram[15]:       824       800       840       828       824       816       808       828       656       672       712       724       664       660       692       676 
dram[16]:       836       808       844       824       824       820       832       804       672       684       736       736       660       668       704       680 
dram[17]:       816       808       848       840       828       788       840       809       680       688       724       736       660       680       704       672 
dram[18]:       808       800       856       840       828       800       820       812       676       684       732       732       656       676       704       680 
dram[19]:       816       800       852       824       820       796       828       815       676       684       728       736       652       676       708       680 
dram[20]:       816       804       856       836       836       800       832       800       668       684       732       736       656       672       692       688 
dram[21]:       820       804       852       816       824       808       828       804       684       684       728       736       660       672       700       688 
dram[22]:       820       800       856       844       820       796       824       800       684       688       732       736       652       668       688       684 
dram[23]:       820       812       856       852       828       808       816       812       680       684       728       736       656       672       692       680 
dram[24]:       812       800       848       812       832       792       840       812       668       664       736       712       672       664       684       620 
dram[25]:       816       808       836       816       824       808       840       808       660       664       724       704       680       656       672       604 
dram[26]:       820       800       832       812       824       796       840       816       660       672       728       704       676       656       676       612 
dram[27]:       812       816       836       804       824       800       840       816       656       676       728       712       676       660       676       620 
dram[28]:       816       824       844       800       820       796       840       805       660       684       724       704       672       660       676       616 
dram[29]:       812       808       840       804       828       804       840       804       656       664       720       708       672       660       688       616 
dram[30]:       820       812       852       800       824       796       832       808       664       668       724       712       672       656       672       616 
dram[31]:       828       796       856       804       824       800       840       808       656       664       728       704       672       656       668       620 
total dram reads = 384507
bank skew: 872/604 = 1.44
chip skew: 12132/11920 = 1.02
number of total write accesses:
dram[0]:       500       560       508       544       448       466       448       448       448       448       448       448       448       448       448       448 
dram[1]:       496       557       508       532       448       464       448       448       448       448       448       448       448       448       448       448 
dram[2]:       496       567       500       548       448       448       448       448       448       448       448       448       448       448       448       448 
dram[3]:       492       568       500       540       448       452       448       448       448       448       448       448       448       448       444       448 
dram[4]:       481       572       500       536       448       448       448       448       448       448       448       448       448       448       448       448 
dram[5]:       496       556       504       536       448       448       448       448       448       448       448       448       448       448       448       448 
dram[6]:       496       560       500       528       448       448       448       448       448       448       448       448       448       448       448       448 
dram[7]:       496       576       508       528       448       448       448       448       448       448       448       448       448       448       448       448 
dram[8]:       544       564       532       524       468       448       448       448       448       448       448       448       448       448       448       448 
dram[9]:       580       564       531       520       456       452       448       448       448       448       448       448       448       448       448       448 
dram[10]:       584       568       528       520       464       449       448       448       448       448       448       448       448       448       448       448 
dram[11]:       584       568       540       520       449       452       448       448       448       448       448       448       448       448       448       448 
dram[12]:       576       560       532       512       452       448       448       448       448       448       448       448       448       448       448       448 
dram[13]:       580       556       524       512       456       448       448       448       448       448       448       448       448       448       448       448 
dram[14]:       580       564       528       512       452       448       448       448       448       448       448       448       448       448       448       448 
dram[15]:       576       552       536       512       452       448       448       448       448       448       448       448       448       448       448       448 
dram[16]:       584       561       524       544       452       456       448       448       448       448       448       448       448       448       448       440 
dram[17]:       580       556       520       528       452       448       448       448       448       448       448       448       448       448       448       448 
dram[18]:       584       548       520       524       456       448       448       448       448       448       448       448       448       448       448       440 
dram[19]:       580       564       528       524       452       448       448       448       448       448       448       448       448       448       448       440 
dram[20]:       584       540       536       524       452       448       448       448       448       448       448       448       448       448       448       440 
dram[21]:       575       552       516       524       452       448       448       448       448       448       448       448       448       448       448       440 
dram[22]:       560       556       524       533       452       448       448       448       448       448       448       448       448       448       448       444 
dram[23]:       568       548       516       532       452       448       448       448       448       448       448       448       448       448       448       440 
dram[24]:       568       564       520       508       448       460       448       448       448       448       448       448       448       448       448       416 
dram[25]:       572       564       516       496       448       452       448       448       448       448       448       448       448       448       448       392 
dram[26]:       568       572       512       504       448       456       448       448       448       448       448       448       448       448       440       392 
dram[27]:       576       572       512       504       448       448       448       448       448       448       448       448       448       448       448       392 
dram[28]:       576       560       512       508       448       456       448       448       448       448       448       448       448       448       448       392 
dram[29]:       564       567       512       498       448       452       448       448       448       448       448       448       448       448       448       392 
dram[30]:       568       568       516       496       448       456       448       448       448       448       448       448       448       448       448       392 
dram[31]:       560       568       512       500       448       456       448       448       448       448       448       448       448       448       448       392 
total dram writes = 240694
bank skew: 584/392 = 1.49
chip skew: 7593/7460 = 1.02
average mf latency per bank:
dram[0]:       1150      1186      1162      1177      1257      1271      1187      1235      1231      1274      1032      1051      1076      1084      1089      1099
dram[1]:       1157      1185      1175      1170      1239      1343      1211      1303      1241      1347      1029      1095      1039      1087      1063      1106
dram[2]:       1199      1190      1238      1147      1322      1321      1273      1270      1313      1316      1093      1084      1079      1090      1112      1111
dram[3]:       1192      1173      1217      1168      1307      1312      1235      1296      1283      1315      1066      1058      1093      1062      1133      1060
dram[4]:       1221      1206      1251      1178      1322      1314      1271      1288      1332      1329      1066      1074      1100      1066      1109      1094
dram[5]:       1225      1217      1211      1191      1273      1299      1227      1272      1271      1278      1087      1069      1105      1079      1135      1110
dram[6]:       1193      1189      1208      1184      1257      1315      1214      1273      1291      1311      1065      1055      1078      1074      1117      1104
dram[7]:       1211      1187      1204      1157      1261      1311      1216      1276      1262      1303      1080      1088      1103      1079      1114      1066
dram[8]:       1213      1218      1209      1180      1299      1251      1265      1200      1318      1235      1107      1078      1084      1112      1071      1105
dram[9]:       1164      1187      1172      1163      1273      1238      1221      1202      1269      1223      1024      1050      1022      1043      1068      1088
dram[10]:       1225      1231      1232      1210      1335      1279      1288      1242      1381      1273      1137      1087      1124      1077      1087      1126
dram[11]:       1171      1217      1197      1180      1313      1266      1254      1207      1330      1254      1070      1069      1053      1092      1060      1126
dram[12]:       1203      1276      1225      1224      1326      1337      1276      1289      1347      1319      1099      1139      1104      1149      1082      1149
dram[13]:       1188      1234      1222      1210      1322      1283      1276      1226      1310      1281      1057      1072      1035      1101      1065      1111
dram[14]:       1220      1199      1253      1187      1349      1294      1314      1234      1369      1268      1096      1083      1079      1080      1088      1102
dram[15]:       1206      1263      1216      1243      1306      1282      1260      1258      1353      1243      1106      1075      1084      1080      1105      1137
dram[16]:       1223      1151      1191      1141      1306      1263      1265      1176      1261      1248      1060      1057      1087      1044      1069      1066
dram[17]:       1159      1199      1163      1181      1282      1300      1247      1227      1275      1308      1033      1115      1051      1125      1025      1089
dram[18]:       1206      1203      1207      1202      1296      1315      1277      1248      1262      1304      1030      1091      1052      1100      1075      1090
dram[19]:       1218      1181      1189      1170      1310      1288      1260      1236      1262      1293      1046      1071      1070      1087      1090      1086
dram[20]:       1194      1259      1167      1257      1283      1347      1239      1292      1275      1320      1066      1085      1083      1106      1061      1143
dram[21]:       1254      1220      1200      1227      1328      1305      1282      1261      1317      1311      1092      1086      1148      1108      1106      1101
dram[22]:       1240      1215      1231      1200      1318      1310      1278      1273      1281      1327      1063      1109      1122      1136      1105      1140
dram[23]:       1188      1227      1176      1205      1281      1324      1215      1277      1237      1358      1038      1146      1083      1135      1065      1136
dram[24]:       1167      1166      1143      1209      1239      1296      1202      1217      1265      1261      1032      1102      1056      1080      1069      1043
dram[25]:       1185      1168      1156      1190      1248      1295      1217      1253      1307      1294      1054      1094      1107      1078      1045      1054
dram[26]:       1188      1165      1158      1196      1273      1254      1233      1214      1305      1275      1070      1068      1082      1055      1062      1054
dram[27]:       1224      1168      1195      1201      1308      1270      1269      1202      1364      1234      1095      1054      1116      1046      1082      1034
dram[28]:       1237      1184      1173      1215      1295      1292      1271      1243      1348      1265      1109      1092      1158      1049      1105      1074
dram[29]:       1211      1194      1165      1229      1246      1307      1231      1244      1294      1246      1052      1076      1080      1044      1095      1076
dram[30]:       1193      1177      1154      1198      1278      1292      1264      1230      1346      1297      1062      1078      1072      1058      1053      1058
dram[31]:       1252      1187      1204      1192      1301      1262      1286      1219      1335      1275      1058      1096      1086      1067      1068      1063
maximum mf latency per bank:
dram[0]:       1666      1677      1651      1617      1751      1746      1736      1787      2080      2456      1760      1698      1754      1767      1613      1616
dram[1]:       1731      1752      1685      1633      1837      1859      2051      2092      2416      2182      1717      1844      1827      1933      1533      1659
dram[2]:       1777      1769      1740      1684      2092      2126      1855      2157      2334      2395      1843      2000      1689      2050      1788      1854
dram[3]:       1731      1718      1677      1674      1907      1737      1923      1908      2246      2216      1903      1721      1642      1779      1712      1515
dram[4]:       1737      1827      1709      1737      2157      1940      1957      1966      2355      2220      1968      1938      1780      1896      1687      1541
dram[5]:       1690      1636      1607      1584      1858      2105      2026      1996      2248      2173      1879      1871      1898      1733      1736      1750
dram[6]:       1678      1691      1542      1623      1803      1835      2071      2065      2400      2324      2086      1798      1805      1727      1584      1535
dram[7]:       1719      1650      1570      1695      1875      2051      2019      2023      2303      2065      2044      1913      1748      1864      1566      1518
dram[8]:       1643      1712      1771      1507      1962      1976      2474      2063      2330      2659      1649      1690      1750      1707      1372      1601
dram[9]:       1726      1722      1661      1638      1921      1895      2363      1728      2507      2077      1462      1680      1537      1629      1516      1575
dram[10]:       1776      1773      1724      1684      1992      1962      2525      2056      2361      2142      1665      1590      1784      1668      1542      1621
dram[11]:       1723      1724      1694      1615      1841      1826      2180      1874      2295      2225      1769      1662      1702      1700      1376      1625
dram[12]:       1742      1730      1838      1643      2052      1947      2399      1988      2477      2702      1523      1729      1562      1762      1373      1835
dram[13]:       1685      1696      1729      1607      2103      1857      2131      1859      2249      2174      1481      1712      1530      1618      1474      1662
dram[14]:       1726      1693      1791      1588      1995      1697      2217      2059      2438      2103      1437      1690      1625      1696      1548      1541
dram[15]:       1714      1731      1776      1855      2087      1817      2061      2030      2378      2184      1562      1637      1896      1614      1471      1572
dram[16]:       1651      1664      1768      1611      1665      1609      1739      1740      2282      2123      1615      1596      1613      1565      1590      1473
dram[17]:       1791      1722      1714      1768      1649      1600      1696      1867      2386      1927      1587      1643      1727      1658      1447      1745
dram[18]:       1776      1773      1784      1684      1677      1641      2070      1847      2309      2608      1632      1656      1604      1713      1636      1577
dram[19]:       1723      1724      1753      1703      1703      1672      1872      1874      2509      1959      1473      1587      1638      1441      1535      1488
dram[20]:       1742      1730      1667      1750      1977      1694      1953      1954      2526      2316      1771      1544      1668      1653      1395      1744
dram[21]:       1685      1696      1638      1801      1739      1618      1858      1859      2401      2053      1798      1589      1739      1621      1570      1686
dram[22]:       1798      1693      1863      1696      1720      1643      2073      2059      2292      2348      1668      1675      1558      1647      1649      1650
dram[23]:       1714      1731      1704      1716      1815      1666      2020      2030      2137      2544      1529      1957      1670      1640      1442      1634
dram[24]:       1625      1688      1621      1694      1724      1813      2015      1844      2557      1869      1564      1625      1576      1618      1577      1650
dram[25]:       1726      1722      1661      1638      1701      1682      1935      1787      3460      1862      1674      1717      1841      1745      1563      1461
dram[26]:       1776      1773      1715      1684      1830      1678      2149      1832      2349      1876      1572      1702      1580      1532      1575      1535
dram[27]:       1723      1724      1702      1615      1609      1708      2000      1965      2683      1928      1690      1485      1720      1530      1639      1478
dram[28]:       1742      1729      1713      1643      1910      1832      2215      1952      2654      2001      1917      1789      1744      1622      1533      1573
dram[29]:       1685      1696      1623      1758      1901      1731      2076      1859      2405      1902      1615      1620      1564      1478      1551      1671
dram[30]:       1685      1693      1543      1588      1725      1668      2074      2059      2439      2103      1813      1750      1620      1689      1379      1417
dram[31]:       1714      1731      1740      1554      1878      1813      2303      2030      2557      2244      1531      1613      1688      1587      1432      1584
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 218): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18541 n_act=826 n_pre=810 n_ref_event=0 n_req=17100 n_rd=12050 n_rd_L2_A=0 n_write=4228 n_wr_bk=3276 bw_util=0.5045
n_activity=31388 dram_eff=0.623
bk0: 752a 34000i bk1: 824a 33571i bk2: 832a 32396i bk3: 872a 32230i bk4: 820a 33084i bk5: 828a 32671i bk6: 822a 33481i bk7: 824a 33933i bk8: 672a 33208i bk9: 676a 32994i bk10: 716a 34324i bk11: 724a 34243i bk12: 660a 33810i bk13: 648a 33824i bk14: 684a 33393i bk15: 696a 33697i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951690
Row_Buffer_Locality_read = 0.958340
Row_Buffer_Locality_write = 0.935816
Bank_Level_Parallism = 3.385404
Bank_Level_Parallism_Col = 2.990247
Bank_Level_Parallism_Ready = 1.581058
write_to_read_ratio_blp_rw_average = 0.475238
GrpLevelPara = 2.352305 

BW Util details:
bwutil = 0.504541 
total_CMD = 38756 
util_bw = 19554 
Wasted_Col = 9841 
Wasted_Row = 833 
Idle = 8528 

BW Util Bottlenecks: 
RCDc_limit = 2127 
RCDWRc_limit = 1356 
WTRc_limit = 4959 
RTWc_limit = 10865 
CCDLc_limit = 6599 
rwq = 0 
CCDLc_limit_alone = 5057 
WTRc_limit_alone = 4356 
RTWc_limit_alone = 9926 

Commands details: 
total_CMD = 38756 
n_nop = 18541 
Read = 12050 
Write = 4228 
L2_Alloc = 0 
L2_WB = 3276 
n_act = 826 
n_pre = 810 
n_ref = 0 
n_req = 17100 
total_req = 19554 

Dual Bus Interface Util: 
issued_total_row = 1636 
issued_total_col = 19554 
Row_Bus_Util =  0.042213 
CoL_Bus_Util = 0.504541 
Either_Row_CoL_Bus_Util = 0.521597 
Issued_on_Two_Bus_Simul_Util = 0.025157 
issued_two_Eff = 0.048232 
queue_avg = 15.749871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.7499
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 233): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18708 n_act=791 n_pre=775 n_ref_event=0 n_req=17011 n_rd=11992 n_rd_L2_A=0 n_write=4176 n_wr_bk=3288 bw_util=0.502
n_activity=31250 dram_eff=0.6226
bk0: 756a 33546i bk1: 824a 33760i bk2: 812a 31611i bk3: 856a 32328i bk4: 836a 33236i bk5: 800a 33514i bk6: 832a 33395i bk7: 820a 33298i bk8: 672a 32806i bk9: 676a 32894i bk10: 712a 33918i bk11: 720a 34085i bk12: 652a 34064i bk13: 660a 33480i bk14: 672a 33149i bk15: 692a 33523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953451
Row_Buffer_Locality_read = 0.959723
Row_Buffer_Locality_write = 0.938412
Bank_Level_Parallism = 3.476491
Bank_Level_Parallism_Col = 3.096180
Bank_Level_Parallism_Ready = 1.623509
write_to_read_ratio_blp_rw_average = 0.480610
GrpLevelPara = 2.411815 

BW Util details:
bwutil = 0.502013 
total_CMD = 38756 
util_bw = 19456 
Wasted_Col = 9876 
Wasted_Row = 721 
Idle = 8703 

BW Util Bottlenecks: 
RCDc_limit = 2095 
RCDWRc_limit = 1225 
WTRc_limit = 4761 
RTWc_limit = 12582 
CCDLc_limit = 6958 
rwq = 0 
CCDLc_limit_alone = 5238 
WTRc_limit_alone = 4131 
RTWc_limit_alone = 11492 

Commands details: 
total_CMD = 38756 
n_nop = 18708 
Read = 11992 
Write = 4176 
L2_Alloc = 0 
L2_WB = 3288 
n_act = 791 
n_pre = 775 
n_ref = 0 
n_req = 17011 
total_req = 19456 

Dual Bus Interface Util: 
issued_total_row = 1566 
issued_total_col = 19456 
Row_Bus_Util =  0.040407 
CoL_Bus_Util = 0.502013 
Either_Row_CoL_Bus_Util = 0.517288 
Issued_on_Two_Bus_Simul_Util = 0.025132 
issued_two_Eff = 0.048583 
queue_avg = 16.796341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.7963
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 228): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18680 n_act=805 n_pre=790 n_ref_event=0 n_req=17021 n_rd=12000 n_rd_L2_A=0 n_write=4196 n_wr_bk=3288 bw_util=0.5027
n_activity=31207 dram_eff=0.6243
bk0: 748a 34044i bk1: 820a 33062i bk2: 812a 32033i bk3: 852a 32588i bk4: 836a 32975i bk5: 800a 32934i bk6: 832a 33251i bk7: 820a 33470i bk8: 676a 32454i bk9: 676a 32717i bk10: 712a 33626i bk11: 724a 33881i bk12: 648a 33809i bk13: 668a 33702i bk14: 676a 33443i bk15: 700a 33578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952641
Row_Buffer_Locality_read = 0.958667
Row_Buffer_Locality_write = 0.938235
Bank_Level_Parallism = 3.526344
Bank_Level_Parallism_Col = 3.118130
Bank_Level_Parallism_Ready = 1.602238
write_to_read_ratio_blp_rw_average = 0.485498
GrpLevelPara = 2.417969 

BW Util details:
bwutil = 0.502735 
total_CMD = 38756 
util_bw = 19484 
Wasted_Col = 9811 
Wasted_Row = 636 
Idle = 8825 

BW Util Bottlenecks: 
RCDc_limit = 1976 
RCDWRc_limit = 1241 
WTRc_limit = 4979 
RTWc_limit = 12168 
CCDLc_limit = 7032 
rwq = 0 
CCDLc_limit_alone = 5190 
WTRc_limit_alone = 4359 
RTWc_limit_alone = 10946 

Commands details: 
total_CMD = 38756 
n_nop = 18680 
Read = 12000 
Write = 4196 
L2_Alloc = 0 
L2_WB = 3288 
n_act = 805 
n_pre = 790 
n_ref = 0 
n_req = 17021 
total_req = 19484 

Dual Bus Interface Util: 
issued_total_row = 1595 
issued_total_col = 19484 
Row_Bus_Util =  0.041155 
CoL_Bus_Util = 0.502735 
Either_Row_CoL_Bus_Util = 0.518010 
Issued_on_Two_Bus_Simul_Util = 0.025880 
issued_two_Eff = 0.049960 
queue_avg = 17.091934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.0919
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 256): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18739 n_act=788 n_pre=772 n_ref_event=0 n_req=16950 n_rd=11940 n_rd_L2_A=0 n_write=4188 n_wr_bk=3288 bw_util=0.501
n_activity=31070 dram_eff=0.6249
bk0: 736a 34060i bk1: 816a 33165i bk2: 812a 32535i bk3: 852a 32555i bk4: 836a 32684i bk5: 796a 33106i bk6: 820a 33358i bk7: 828a 33453i bk8: 672a 33118i bk9: 664a 32543i bk10: 716a 33692i bk11: 724a 33969i bk12: 648a 33851i bk13: 664a 34039i bk14: 672a 32971i bk15: 684a 33348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953510
Row_Buffer_Locality_read = 0.959966
Row_Buffer_Locality_write = 0.938124
Bank_Level_Parallism = 3.509445
Bank_Level_Parallism_Col = 3.126220
Bank_Level_Parallism_Ready = 1.598785
write_to_read_ratio_blp_rw_average = 0.484393
GrpLevelPara = 2.416135 

BW Util details:
bwutil = 0.500980 
total_CMD = 38756 
util_bw = 19416 
Wasted_Col = 9661 
Wasted_Row = 728 
Idle = 8951 

BW Util Bottlenecks: 
RCDc_limit = 1990 
RCDWRc_limit = 1201 
WTRc_limit = 4506 
RTWc_limit = 11930 
CCDLc_limit = 7043 
rwq = 0 
CCDLc_limit_alone = 5282 
WTRc_limit_alone = 3943 
RTWc_limit_alone = 10732 

Commands details: 
total_CMD = 38756 
n_nop = 18739 
Read = 11940 
Write = 4188 
L2_Alloc = 0 
L2_WB = 3288 
n_act = 788 
n_pre = 772 
n_ref = 0 
n_req = 16950 
total_req = 19416 

Dual Bus Interface Util: 
issued_total_row = 1560 
issued_total_col = 19416 
Row_Bus_Util =  0.040252 
CoL_Bus_Util = 0.500980 
Either_Row_CoL_Bus_Util = 0.516488 
Issued_on_Two_Bus_Simul_Util = 0.024745 
issued_two_Eff = 0.047909 
queue_avg = 16.629244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.6292
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 238): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18718 n_act=807 n_pre=791 n_ref_event=0 n_req=16955 n_rd=11956 n_rd_L2_A=0 n_write=4177 n_wr_bk=3288 bw_util=0.5011
n_activity=31119 dram_eff=0.6241
bk0: 748a 33128i bk1: 812a 33279i bk2: 816a 32167i bk3: 860a 32636i bk4: 840a 33188i bk5: 796a 32999i bk6: 828a 33044i bk7: 812a 33448i bk8: 680a 32858i bk9: 668a 32486i bk10: 712a 33884i bk11: 728a 33962i bk12: 648a 34027i bk13: 656a 33711i bk14: 676a 33477i bk15: 676a 34004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952403
Row_Buffer_Locality_read = 0.959184
Row_Buffer_Locality_write = 0.936187
Bank_Level_Parallism = 3.489789
Bank_Level_Parallism_Col = 3.088545
Bank_Level_Parallism_Ready = 1.622368
write_to_read_ratio_blp_rw_average = 0.472465
GrpLevelPara = 2.395785 

BW Util details:
bwutil = 0.501109 
total_CMD = 38756 
util_bw = 19421 
Wasted_Col = 9867 
Wasted_Row = 729 
Idle = 8739 

BW Util Bottlenecks: 
RCDc_limit = 2085 
RCDWRc_limit = 1306 
WTRc_limit = 4794 
RTWc_limit = 11969 
CCDLc_limit = 6802 
rwq = 0 
CCDLc_limit_alone = 5135 
WTRc_limit_alone = 4200 
RTWc_limit_alone = 10896 

Commands details: 
total_CMD = 38756 
n_nop = 18718 
Read = 11956 
Write = 4177 
L2_Alloc = 0 
L2_WB = 3288 
n_act = 807 
n_pre = 791 
n_ref = 0 
n_req = 16955 
total_req = 19421 

Dual Bus Interface Util: 
issued_total_row = 1598 
issued_total_col = 19421 
Row_Bus_Util =  0.041232 
CoL_Bus_Util = 0.501109 
Either_Row_CoL_Bus_Util = 0.517030 
Issued_on_Two_Bus_Simul_Util = 0.025312 
issued_two_Eff = 0.048957 
queue_avg = 16.869724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.8697
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 196): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18703 n_act=815 n_pre=799 n_ref_event=0 n_req=16970 n_rd=11968 n_rd_L2_A=0 n_write=4180 n_wr_bk=3288 bw_util=0.5015
n_activity=31470 dram_eff=0.6176
bk0: 748a 33738i bk1: 816a 33395i bk2: 820a 32334i bk3: 860a 32282i bk4: 832a 33629i bk5: 812a 33090i bk6: 824a 33949i bk7: 816a 33357i bk8: 668a 32965i bk9: 672a 32570i bk10: 712a 33494i bk11: 724a 33849i bk12: 648a 34035i bk13: 660a 33771i bk14: 672a 33291i bk15: 684a 33262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951974
Row_Buffer_Locality_read = 0.958473
Row_Buffer_Locality_write = 0.936425
Bank_Level_Parallism = 3.456288
Bank_Level_Parallism_Col = 3.066534
Bank_Level_Parallism_Ready = 1.611957
write_to_read_ratio_blp_rw_average = 0.479496
GrpLevelPara = 2.391065 

BW Util details:
bwutil = 0.501497 
total_CMD = 38756 
util_bw = 19436 
Wasted_Col = 9864 
Wasted_Row = 806 
Idle = 8650 

BW Util Bottlenecks: 
RCDc_limit = 2178 
RCDWRc_limit = 1306 
WTRc_limit = 4524 
RTWc_limit = 12177 
CCDLc_limit = 6501 
rwq = 0 
CCDLc_limit_alone = 4944 
WTRc_limit_alone = 3949 
RTWc_limit_alone = 11195 

Commands details: 
total_CMD = 38756 
n_nop = 18703 
Read = 11968 
Write = 4180 
L2_Alloc = 0 
L2_WB = 3288 
n_act = 815 
n_pre = 799 
n_ref = 0 
n_req = 16970 
total_req = 19436 

Dual Bus Interface Util: 
issued_total_row = 1614 
issued_total_col = 19436 
Row_Bus_Util =  0.041645 
CoL_Bus_Util = 0.501497 
Either_Row_CoL_Bus_Util = 0.517417 
Issued_on_Two_Bus_Simul_Util = 0.025725 
issued_two_Eff = 0.049718 
queue_avg = 16.729952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.73
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 199): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18750 n_act=797 n_pre=781 n_ref_event=0 n_req=16954 n_rd=11960 n_rd_L2_A=0 n_write=4156 n_wr_bk=3288 bw_util=0.5007
n_activity=31271 dram_eff=0.6205
bk0: 740a 33682i bk1: 832a 33915i bk2: 820a 32225i bk3: 856a 32454i bk4: 832a 33065i bk5: 800a 33276i bk6: 816a 33581i bk7: 820a 33237i bk8: 672a 32646i bk9: 660a 33267i bk10: 712a 33629i bk11: 724a 33450i bk12: 652a 33730i bk13: 660a 33657i bk14: 676a 33345i bk15: 688a 34276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952949
Row_Buffer_Locality_read = 0.959699
Row_Buffer_Locality_write = 0.936734
Bank_Level_Parallism = 3.456180
Bank_Level_Parallism_Col = 3.076733
Bank_Level_Parallism_Ready = 1.619254
write_to_read_ratio_blp_rw_average = 0.484283
GrpLevelPara = 2.373640 

BW Util details:
bwutil = 0.500671 
total_CMD = 38756 
util_bw = 19404 
Wasted_Col = 9790 
Wasted_Row = 781 
Idle = 8781 

BW Util Bottlenecks: 
RCDc_limit = 1993 
RCDWRc_limit = 1310 
WTRc_limit = 4498 
RTWc_limit = 12311 
CCDLc_limit = 7099 
rwq = 0 
CCDLc_limit_alone = 5360 
WTRc_limit_alone = 3984 
RTWc_limit_alone = 11086 

Commands details: 
total_CMD = 38756 
n_nop = 18750 
Read = 11960 
Write = 4156 
L2_Alloc = 0 
L2_WB = 3288 
n_act = 797 
n_pre = 781 
n_ref = 0 
n_req = 16954 
total_req = 19404 

Dual Bus Interface Util: 
issued_total_row = 1578 
issued_total_col = 19404 
Row_Bus_Util =  0.040716 
CoL_Bus_Util = 0.500671 
Either_Row_CoL_Bus_Util = 0.516204 
Issued_on_Two_Bus_Simul_Util = 0.025183 
issued_two_Eff = 0.048785 
queue_avg = 16.140829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.1408
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 207): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18713 n_act=821 n_pre=805 n_ref_event=0 n_req=16962 n_rd=11944 n_rd_L2_A=0 n_write=4188 n_wr_bk=3288 bw_util=0.5011
n_activity=31471 dram_eff=0.6171
bk0: 744a 33700i bk1: 824a 33287i bk2: 820a 32706i bk3: 860a 32565i bk4: 836a 32685i bk5: 788a 33188i bk6: 820a 33591i bk7: 820a 33220i bk8: 668a 32093i bk9: 664a 33243i bk10: 712a 34041i bk11: 712a 33576i bk12: 648a 33941i bk13: 660a 33959i bk14: 688a 33580i bk15: 680a 33909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951519
Row_Buffer_Locality_read = 0.957468
Row_Buffer_Locality_write = 0.937338
Bank_Level_Parallism = 3.454261
Bank_Level_Parallism_Col = 3.051350
Bank_Level_Parallism_Ready = 1.618126
write_to_read_ratio_blp_rw_average = 0.483958
GrpLevelPara = 2.403373 

BW Util details:
bwutil = 0.501084 
total_CMD = 38756 
util_bw = 19420 
Wasted_Col = 9870 
Wasted_Row = 750 
Idle = 8716 

BW Util Bottlenecks: 
RCDc_limit = 2187 
RCDWRc_limit = 1281 
WTRc_limit = 4491 
RTWc_limit = 12354 
CCDLc_limit = 6657 
rwq = 0 
CCDLc_limit_alone = 5093 
WTRc_limit_alone = 3896 
RTWc_limit_alone = 11385 

Commands details: 
total_CMD = 38756 
n_nop = 18713 
Read = 11944 
Write = 4188 
L2_Alloc = 0 
L2_WB = 3288 
n_act = 821 
n_pre = 805 
n_ref = 0 
n_req = 16962 
total_req = 19420 

Dual Bus Interface Util: 
issued_total_row = 1626 
issued_total_col = 19420 
Row_Bus_Util =  0.041955 
CoL_Bus_Util = 0.501084 
Either_Row_CoL_Bus_Util = 0.517159 
Issued_on_Two_Bus_Simul_Util = 0.025880 
issued_two_Eff = 0.050042 
queue_avg = 15.457349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.4573
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 249): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18629 n_act=808 n_pre=792 n_ref_event=0 n_req=17116 n_rd=12022 n_rd_L2_A=0 n_write=4264 n_wr_bk=3296 bw_util=0.5053
n_activity=30894 dram_eff=0.6338
bk0: 824a 33131i bk1: 800a 33951i bk2: 856a 31842i bk3: 828a 32237i bk4: 804a 32766i bk5: 800a 33541i bk6: 816a 33675i bk7: 830a 32969i bk8: 664a 33453i bk9: 672a 32865i bk10: 712a 33924i bk11: 736a 33836i bk12: 664a 33409i bk13: 664a 33521i bk14: 692a 33908i bk15: 660a 34020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952776
Row_Buffer_Locality_read = 0.958410
Row_Buffer_Locality_write = 0.939465
Bank_Level_Parallism = 3.504407
Bank_Level_Parallism_Col = 3.109272
Bank_Level_Parallism_Ready = 1.596364
write_to_read_ratio_blp_rw_average = 0.473921
GrpLevelPara = 2.433844 

BW Util details:
bwutil = 0.505264 
total_CMD = 38756 
util_bw = 19582 
Wasted_Col = 9464 
Wasted_Row = 676 
Idle = 9034 

BW Util Bottlenecks: 
RCDc_limit = 1946 
RCDWRc_limit = 1134 
WTRc_limit = 5060 
RTWc_limit = 10977 
CCDLc_limit = 6756 
rwq = 0 
CCDLc_limit_alone = 5246 
WTRc_limit_alone = 4456 
RTWc_limit_alone = 10071 

Commands details: 
total_CMD = 38756 
n_nop = 18629 
Read = 12022 
Write = 4264 
L2_Alloc = 0 
L2_WB = 3296 
n_act = 808 
n_pre = 792 
n_ref = 0 
n_req = 17116 
total_req = 19582 

Dual Bus Interface Util: 
issued_total_row = 1600 
issued_total_col = 19582 
Row_Bus_Util =  0.041284 
CoL_Bus_Util = 0.505264 
Either_Row_CoL_Bus_Util = 0.519326 
Issued_on_Two_Bus_Simul_Util = 0.027222 
issued_two_Eff = 0.052417 
queue_avg = 16.792368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.7924
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 242): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18495 n_act=791 n_pre=776 n_ref_event=0 n_req=17180 n_rd=12092 n_rd_L2_A=0 n_write=4244 n_wr_bk=3332 bw_util=0.5075
n_activity=31338 dram_eff=0.6276
bk0: 812a 33415i bk1: 808a 33807i bk2: 856a 31969i bk3: 832a 32705i bk4: 820a 32486i bk5: 812a 33628i bk6: 816a 32990i bk7: 836a 33425i bk8: 668a 33273i bk9: 680a 33408i bk10: 712a 34170i bk11: 736a 33481i bk12: 668a 34177i bk13: 656a 33574i bk14: 696a 33809i bk15: 684a 33693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953878
Row_Buffer_Locality_read = 0.958571
Row_Buffer_Locality_write = 0.942705
Bank_Level_Parallism = 3.430171
Bank_Level_Parallism_Col = 3.059257
Bank_Level_Parallism_Ready = 1.589536
write_to_read_ratio_blp_rw_average = 0.474741
GrpLevelPara = 2.405172 

BW Util details:
bwutil = 0.507483 
total_CMD = 38756 
util_bw = 19668 
Wasted_Col = 9599 
Wasted_Row = 835 
Idle = 8654 

BW Util Bottlenecks: 
RCDc_limit = 2051 
RCDWRc_limit = 1171 
WTRc_limit = 4840 
RTWc_limit = 10876 
CCDLc_limit = 6636 
rwq = 0 
CCDLc_limit_alone = 5021 
WTRc_limit_alone = 4147 
RTWc_limit_alone = 9954 

Commands details: 
total_CMD = 38756 
n_nop = 18495 
Read = 12092 
Write = 4244 
L2_Alloc = 0 
L2_WB = 3332 
n_act = 791 
n_pre = 776 
n_ref = 0 
n_req = 17180 
total_req = 19668 

Dual Bus Interface Util: 
issued_total_row = 1567 
issued_total_col = 19668 
Row_Bus_Util =  0.040432 
CoL_Bus_Util = 0.507483 
Either_Row_CoL_Bus_Util = 0.522784 
Issued_on_Two_Bus_Simul_Util = 0.025132 
issued_two_Eff = 0.048073 
queue_avg = 16.546961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.547
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 243): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18591 n_act=787 n_pre=772 n_ref_event=0 n_req=17127 n_rd=12024 n_rd_L2_A=0 n_write=4256 n_wr_bk=3336 bw_util=0.5061
n_activity=31173 dram_eff=0.6293
bk0: 824a 33274i bk1: 796a 33501i bk2: 860a 32360i bk3: 828a 32267i bk4: 812a 32976i bk5: 804a 33691i bk6: 820a 33082i bk7: 828a 33634i bk8: 664a 32934i bk9: 680a 33157i bk10: 712a 33865i bk11: 724a 33841i bk12: 664a 34026i bk13: 652a 32870i bk14: 688a 33460i bk15: 668a 33424i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953961
Row_Buffer_Locality_read = 0.958586
Row_Buffer_Locality_write = 0.943037
Bank_Level_Parallism = 3.488886
Bank_Level_Parallism_Col = 3.083795
Bank_Level_Parallism_Ready = 1.602824
write_to_read_ratio_blp_rw_average = 0.473574
GrpLevelPara = 2.398194 

BW Util details:
bwutil = 0.506141 
total_CMD = 38756 
util_bw = 19616 
Wasted_Col = 9885 
Wasted_Row = 551 
Idle = 8704 

BW Util Bottlenecks: 
RCDc_limit = 2051 
RCDWRc_limit = 1225 
WTRc_limit = 5125 
RTWc_limit = 12380 
CCDLc_limit = 7117 
rwq = 0 
CCDLc_limit_alone = 5261 
WTRc_limit_alone = 4370 
RTWc_limit_alone = 11279 

Commands details: 
total_CMD = 38756 
n_nop = 18591 
Read = 12024 
Write = 4256 
L2_Alloc = 0 
L2_WB = 3336 
n_act = 787 
n_pre = 772 
n_ref = 0 
n_req = 17127 
total_req = 19616 

Dual Bus Interface Util: 
issued_total_row = 1559 
issued_total_col = 19616 
Row_Bus_Util =  0.040226 
CoL_Bus_Util = 0.506141 
Either_Row_CoL_Bus_Util = 0.520307 
Issued_on_Two_Bus_Simul_Util = 0.026060 
issued_two_Eff = 0.050087 
queue_avg = 17.420761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.4208
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 236): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18584 n_act=783 n_pre=768 n_ref_event=0 n_req=17129 n_rd=12024 n_rd_L2_A=0 n_write=4260 n_wr_bk=3332 bw_util=0.5061
n_activity=31316 dram_eff=0.6264
bk0: 828a 33415i bk1: 792a 33186i bk2: 852a 32119i bk3: 832a 32432i bk4: 816a 32632i bk5: 816a 33444i bk6: 816a 33602i bk7: 828a 33875i bk8: 660a 33205i bk9: 680a 33269i bk10: 712a 33764i bk11: 732a 34198i bk12: 668a 33512i bk13: 652a 33222i bk14: 680a 33856i bk15: 660a 34628i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954203
Row_Buffer_Locality_read = 0.959335
Row_Buffer_Locality_write = 0.942089
Bank_Level_Parallism = 3.434764
Bank_Level_Parallism_Col = 3.048732
Bank_Level_Parallism_Ready = 1.590080
write_to_read_ratio_blp_rw_average = 0.483683
GrpLevelPara = 2.397591 

BW Util details:
bwutil = 0.506141 
total_CMD = 38756 
util_bw = 19616 
Wasted_Col = 9663 
Wasted_Row = 666 
Idle = 8811 

BW Util Bottlenecks: 
RCDc_limit = 1962 
RCDWRc_limit = 1222 
WTRc_limit = 5073 
RTWc_limit = 11358 
CCDLc_limit = 6768 
rwq = 0 
CCDLc_limit_alone = 5248 
WTRc_limit_alone = 4503 
RTWc_limit_alone = 10408 

Commands details: 
total_CMD = 38756 
n_nop = 18584 
Read = 12024 
Write = 4260 
L2_Alloc = 0 
L2_WB = 3332 
n_act = 783 
n_pre = 768 
n_ref = 0 
n_req = 17129 
total_req = 19616 

Dual Bus Interface Util: 
issued_total_row = 1551 
issued_total_col = 19616 
Row_Bus_Util =  0.040020 
CoL_Bus_Util = 0.506141 
Either_Row_CoL_Bus_Util = 0.520487 
Issued_on_Two_Bus_Simul_Util = 0.025673 
issued_two_Eff = 0.049326 
queue_avg = 16.832155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.8322
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 246): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18575 n_act=817 n_pre=801 n_ref_event=0 n_req=17094 n_rd=12028 n_rd_L2_A=0 n_write=4222 n_wr_bk=3336 bw_util=0.5054
n_activity=31195 dram_eff=0.6279
bk0: 820a 33101i bk1: 804a 33105i bk2: 840a 31647i bk3: 828a 32390i bk4: 816a 32954i bk5: 812a 33581i bk6: 816a 33698i bk7: 828a 33043i bk8: 664a 32921i bk9: 680a 33107i bk10: 712a 34164i bk11: 724a 34291i bk12: 664a 33397i bk13: 664a 32914i bk14: 688a 33778i bk15: 668a 33652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952183
Row_Buffer_Locality_read = 0.957104
Row_Buffer_Locality_write = 0.940479
Bank_Level_Parallism = 3.512108
Bank_Level_Parallism_Col = 3.120015
Bank_Level_Parallism_Ready = 1.619882
write_to_read_ratio_blp_rw_average = 0.471147
GrpLevelPara = 2.424674 

BW Util details:
bwutil = 0.505367 
total_CMD = 38756 
util_bw = 19586 
Wasted_Col = 9693 
Wasted_Row = 742 
Idle = 8735 

BW Util Bottlenecks: 
RCDc_limit = 2017 
RCDWRc_limit = 1290 
WTRc_limit = 5625 
RTWc_limit = 11372 
CCDLc_limit = 6860 
rwq = 0 
CCDLc_limit_alone = 5091 
WTRc_limit_alone = 4934 
RTWc_limit_alone = 10294 

Commands details: 
total_CMD = 38756 
n_nop = 18575 
Read = 12028 
Write = 4222 
L2_Alloc = 0 
L2_WB = 3336 
n_act = 817 
n_pre = 801 
n_ref = 0 
n_req = 17094 
total_req = 19586 

Dual Bus Interface Util: 
issued_total_row = 1618 
issued_total_col = 19586 
Row_Bus_Util =  0.041748 
CoL_Bus_Util = 0.505367 
Either_Row_CoL_Bus_Util = 0.520719 
Issued_on_Two_Bus_Simul_Util = 0.026396 
issued_two_Eff = 0.050691 
queue_avg = 17.190319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.1903
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 237): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18552 n_act=816 n_pre=801 n_ref_event=0 n_req=17118 n_rd=12060 n_rd_L2_A=0 n_write=4208 n_wr_bk=3336 bw_util=0.5058
n_activity=31288 dram_eff=0.6266
bk0: 820a 32774i bk1: 808a 32947i bk2: 860a 32145i bk3: 832a 32709i bk4: 816a 32790i bk5: 816a 33620i bk6: 816a 33582i bk7: 824a 33466i bk8: 656a 33655i bk9: 680a 33140i bk10: 716a 34088i bk11: 728a 34323i bk12: 664a 34007i bk13: 664a 33313i bk14: 692a 33717i bk15: 668a 33829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952236
Row_Buffer_Locality_read = 0.957964
Row_Buffer_Locality_write = 0.938541
Bank_Level_Parallism = 3.440907
Bank_Level_Parallism_Col = 3.042456
Bank_Level_Parallism_Ready = 1.596817
write_to_read_ratio_blp_rw_average = 0.470998
GrpLevelPara = 2.372854 

BW Util details:
bwutil = 0.505831 
total_CMD = 38756 
util_bw = 19604 
Wasted_Col = 9652 
Wasted_Row = 705 
Idle = 8795 

BW Util Bottlenecks: 
RCDc_limit = 2011 
RCDWRc_limit = 1318 
WTRc_limit = 5391 
RTWc_limit = 10115 
CCDLc_limit = 6940 
rwq = 0 
CCDLc_limit_alone = 5380 
WTRc_limit_alone = 4747 
RTWc_limit_alone = 9199 

Commands details: 
total_CMD = 38756 
n_nop = 18552 
Read = 12060 
Write = 4208 
L2_Alloc = 0 
L2_WB = 3336 
n_act = 816 
n_pre = 801 
n_ref = 0 
n_req = 17118 
total_req = 19604 

Dual Bus Interface Util: 
issued_total_row = 1617 
issued_total_col = 19604 
Row_Bus_Util =  0.041723 
CoL_Bus_Util = 0.505831 
Either_Row_CoL_Bus_Util = 0.521313 
Issued_on_Two_Bus_Simul_Util = 0.026241 
issued_two_Eff = 0.050337 
queue_avg = 15.853545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.8535
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 217): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18617 n_act=811 n_pre=795 n_ref_event=0 n_req=17073 n_rd=12000 n_rd_L2_A=0 n_write=4224 n_wr_bk=3330 bw_util=0.5045
n_activity=31113 dram_eff=0.6285
bk0: 816a 33065i bk1: 796a 33367i bk2: 848a 31385i bk3: 836a 32112i bk4: 816a 33372i bk5: 808a 33756i bk6: 804a 32631i bk7: 832a 33095i bk8: 656a 33255i bk9: 664a 32925i bk10: 716a 34351i bk11: 724a 33847i bk12: 664a 34068i bk13: 660a 33261i bk14: 692a 33773i bk15: 668a 33776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952462
Row_Buffer_Locality_read = 0.957757
Row_Buffer_Locality_write = 0.939897
Bank_Level_Parallism = 3.511492
Bank_Level_Parallism_Col = 3.107720
Bank_Level_Parallism_Ready = 1.619413
write_to_read_ratio_blp_rw_average = 0.484854
GrpLevelPara = 2.412768 

BW Util details:
bwutil = 0.504541 
total_CMD = 38756 
util_bw = 19554 
Wasted_Col = 9762 
Wasted_Row = 618 
Idle = 8822 

BW Util Bottlenecks: 
RCDc_limit = 2089 
RCDWRc_limit = 1318 
WTRc_limit = 4630 
RTWc_limit = 12429 
CCDLc_limit = 6538 
rwq = 0 
CCDLc_limit_alone = 4989 
WTRc_limit_alone = 4045 
RTWc_limit_alone = 11465 

Commands details: 
total_CMD = 38756 
n_nop = 18617 
Read = 12000 
Write = 4224 
L2_Alloc = 0 
L2_WB = 3330 
n_act = 811 
n_pre = 795 
n_ref = 0 
n_req = 17073 
total_req = 19554 

Dual Bus Interface Util: 
issued_total_row = 1606 
issued_total_col = 19554 
Row_Bus_Util =  0.041439 
CoL_Bus_Util = 0.504541 
Either_Row_CoL_Bus_Util = 0.519636 
Issued_on_Two_Bus_Simul_Util = 0.026344 
issued_two_Eff = 0.050698 
queue_avg = 16.229513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.2295
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 257): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18582 n_act=845 n_pre=829 n_ref_event=0 n_req=17078 n_rd=12024 n_rd_L2_A=0 n_write=4220 n_wr_bk=3336 bw_util=0.5052
n_activity=31339 dram_eff=0.6248
bk0: 824a 32764i bk1: 800a 33561i bk2: 840a 31778i bk3: 828a 31825i bk4: 824a 33075i bk5: 816a 33947i bk6: 808a 33128i bk7: 828a 33319i bk8: 656a 33260i bk9: 672a 32908i bk10: 712a 34153i bk11: 724a 33762i bk12: 664a 33825i bk13: 660a 33356i bk14: 692a 33252i bk15: 676a 33814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950521
Row_Buffer_Locality_read = 0.954924
Row_Buffer_Locality_write = 0.940048
Bank_Level_Parallism = 3.490698
Bank_Level_Parallism_Col = 3.065926
Bank_Level_Parallism_Ready = 1.569765
write_to_read_ratio_blp_rw_average = 0.480877
GrpLevelPara = 2.383724 

BW Util details:
bwutil = 0.505212 
total_CMD = 38756 
util_bw = 19580 
Wasted_Col = 9982 
Wasted_Row = 646 
Idle = 8548 

BW Util Bottlenecks: 
RCDc_limit = 2257 
RCDWRc_limit = 1245 
WTRc_limit = 5019 
RTWc_limit = 12030 
CCDLc_limit = 7207 
rwq = 0 
CCDLc_limit_alone = 5515 
WTRc_limit_alone = 4362 
RTWc_limit_alone = 10995 

Commands details: 
total_CMD = 38756 
n_nop = 18582 
Read = 12024 
Write = 4220 
L2_Alloc = 0 
L2_WB = 3336 
n_act = 845 
n_pre = 829 
n_ref = 0 
n_req = 17078 
total_req = 19580 

Dual Bus Interface Util: 
issued_total_row = 1674 
issued_total_col = 19580 
Row_Bus_Util =  0.043193 
CoL_Bus_Util = 0.505212 
Either_Row_CoL_Bus_Util = 0.520539 
Issued_on_Two_Bus_Simul_Util = 0.027867 
issued_two_Eff = 0.053534 
queue_avg = 16.045542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.0455
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 250): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18501 n_act=771 n_pre=756 n_ref_event=0 n_req=17226 n_rd=12128 n_rd_L2_A=0 n_write=4260 n_wr_bk=3332 bw_util=0.5088
n_activity=31273 dram_eff=0.6306
bk0: 836a 33538i bk1: 808a 33348i bk2: 844a 32382i bk3: 824a 32414i bk4: 824a 33649i bk5: 820a 33562i bk6: 832a 33561i bk7: 800a 33797i bk8: 672a 33854i bk9: 684a 33031i bk10: 736a 34487i bk11: 736a 33845i bk12: 660a 34449i bk13: 668a 33745i bk14: 704a 33867i bk15: 680a 34389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955176
Row_Buffer_Locality_read = 0.961909
Row_Buffer_Locality_write = 0.939144
Bank_Level_Parallism = 3.314073
Bank_Level_Parallism_Col = 2.926613
Bank_Level_Parallism_Ready = 1.538641
write_to_read_ratio_blp_rw_average = 0.482697
GrpLevelPara = 2.336012 

BW Util details:
bwutil = 0.508824 
total_CMD = 38756 
util_bw = 19720 
Wasted_Col = 9698 
Wasted_Row = 575 
Idle = 8763 

BW Util Bottlenecks: 
RCDc_limit = 1876 
RCDWRc_limit = 1289 
WTRc_limit = 4386 
RTWc_limit = 10917 
CCDLc_limit = 6505 
rwq = 0 
CCDLc_limit_alone = 5189 
WTRc_limit_alone = 3868 
RTWc_limit_alone = 10119 

Commands details: 
total_CMD = 38756 
n_nop = 18501 
Read = 12128 
Write = 4260 
L2_Alloc = 0 
L2_WB = 3332 
n_act = 771 
n_pre = 756 
n_ref = 0 
n_req = 17226 
total_req = 19720 

Dual Bus Interface Util: 
issued_total_row = 1527 
issued_total_col = 19720 
Row_Bus_Util =  0.039400 
CoL_Bus_Util = 0.508824 
Either_Row_CoL_Bus_Util = 0.522629 
Issued_on_Two_Bus_Simul_Util = 0.025596 
issued_two_Eff = 0.048976 
queue_avg = 15.855326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.8553
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 248): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18491 n_act=785 n_pre=769 n_ref_event=0 n_req=17186 n_rd=12114 n_rd_L2_A=0 n_write=4232 n_wr_bk=3332 bw_util=0.5077
n_activity=31138 dram_eff=0.632
bk0: 816a 32716i bk1: 808a 33667i bk2: 848a 32639i bk3: 840a 32075i bk4: 828a 33314i bk5: 788a 33504i bk6: 840a 33022i bk7: 802a 33624i bk8: 680a 33320i bk9: 688a 33491i bk10: 724a 34914i bk11: 736a 33714i bk12: 660a 34251i bk13: 680a 33367i bk14: 704a 33058i bk15: 672a 34033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954305
Row_Buffer_Locality_read = 0.960624
Row_Buffer_Locality_write = 0.939191
Bank_Level_Parallism = 3.435586
Bank_Level_Parallism_Col = 3.041490
Bank_Level_Parallism_Ready = 1.580343
write_to_read_ratio_blp_rw_average = 0.482542
GrpLevelPara = 2.418357 

BW Util details:
bwutil = 0.507741 
total_CMD = 38756 
util_bw = 19678 
Wasted_Col = 9568 
Wasted_Row = 608 
Idle = 8902 

BW Util Bottlenecks: 
RCDc_limit = 1924 
RCDWRc_limit = 1293 
WTRc_limit = 4863 
RTWc_limit = 11497 
CCDLc_limit = 6415 
rwq = 0 
CCDLc_limit_alone = 4956 
WTRc_limit_alone = 4292 
RTWc_limit_alone = 10609 

Commands details: 
total_CMD = 38756 
n_nop = 18491 
Read = 12114 
Write = 4232 
L2_Alloc = 0 
L2_WB = 3332 
n_act = 785 
n_pre = 769 
n_ref = 0 
n_req = 17186 
total_req = 19678 

Dual Bus Interface Util: 
issued_total_row = 1554 
issued_total_col = 19678 
Row_Bus_Util =  0.040097 
CoL_Bus_Util = 0.507741 
Either_Row_CoL_Bus_Util = 0.522887 
Issued_on_Two_Bus_Simul_Util = 0.024951 
issued_two_Eff = 0.047718 
queue_avg = 17.274460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.2745
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 239): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18559 n_act=759 n_pre=743 n_ref_event=0 n_req=17157 n_rd=12104 n_rd_L2_A=0 n_write=4204 n_wr_bk=3331 bw_util=0.5067
n_activity=31163 dram_eff=0.6302
bk0: 808a 33842i bk1: 800a 33640i bk2: 856a 32576i bk3: 840a 32312i bk4: 828a 33772i bk5: 800a 33715i bk6: 820a 33160i bk7: 812a 33593i bk8: 676a 33353i bk9: 684a 33158i bk10: 732a 34043i bk11: 732a 33734i bk12: 656a 34208i bk13: 676a 33431i bk14: 704a 33675i bk15: 680a 33357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955725
Row_Buffer_Locality_read = 0.960839
Row_Buffer_Locality_write = 0.943441
Bank_Level_Parallism = 3.395124
Bank_Level_Parallism_Col = 3.034855
Bank_Level_Parallism_Ready = 1.598503
write_to_read_ratio_blp_rw_average = 0.482330
GrpLevelPara = 2.395898 

BW Util details:
bwutil = 0.506734 
total_CMD = 38756 
util_bw = 19639 
Wasted_Col = 9626 
Wasted_Row = 680 
Idle = 8811 

BW Util Bottlenecks: 
RCDc_limit = 1998 
RCDWRc_limit = 1159 
WTRc_limit = 4338 
RTWc_limit = 11720 
CCDLc_limit = 6517 
rwq = 0 
CCDLc_limit_alone = 4892 
WTRc_limit_alone = 3805 
RTWc_limit_alone = 10628 

Commands details: 
total_CMD = 38756 
n_nop = 18559 
Read = 12104 
Write = 4204 
L2_Alloc = 0 
L2_WB = 3331 
n_act = 759 
n_pre = 743 
n_ref = 0 
n_req = 17157 
total_req = 19639 

Dual Bus Interface Util: 
issued_total_row = 1502 
issued_total_col = 19639 
Row_Bus_Util =  0.038755 
CoL_Bus_Util = 0.506734 
Either_Row_CoL_Bus_Util = 0.521132 
Issued_on_Two_Bus_Simul_Util = 0.024358 
issued_two_Eff = 0.046740 
queue_avg = 16.622923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.6229
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 236): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18504 n_act=780 n_pre=765 n_ref_event=0 n_req=17160 n_rd=12088 n_rd_L2_A=0 n_write=4221 n_wr_bk=3329 bw_util=0.5067
n_activity=31103 dram_eff=0.6314
bk0: 816a 33836i bk1: 800a 33767i bk2: 852a 32698i bk3: 824a 32576i bk4: 820a 33489i bk5: 796a 33848i bk6: 828a 33349i bk7: 812a 33156i bk8: 676a 33253i bk9: 684a 32428i bk10: 728a 34523i bk11: 736a 33605i bk12: 652a 34239i bk13: 676a 34090i bk14: 708a 33347i bk15: 680a 34277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954445
Row_Buffer_Locality_read = 0.960046
Row_Buffer_Locality_write = 0.941048
Bank_Level_Parallism = 3.365376
Bank_Level_Parallism_Col = 2.967685
Bank_Level_Parallism_Ready = 1.569406
write_to_read_ratio_blp_rw_average = 0.470765
GrpLevelPara = 2.358748 

BW Util details:
bwutil = 0.506709 
total_CMD = 38756 
util_bw = 19638 
Wasted_Col = 9685 
Wasted_Row = 616 
Idle = 8817 

BW Util Bottlenecks: 
RCDc_limit = 2000 
RCDWRc_limit = 1194 
WTRc_limit = 4560 
RTWc_limit = 11251 
CCDLc_limit = 6579 
rwq = 0 
CCDLc_limit_alone = 5077 
WTRc_limit_alone = 3948 
RTWc_limit_alone = 10361 

Commands details: 
total_CMD = 38756 
n_nop = 18504 
Read = 12088 
Write = 4221 
L2_Alloc = 0 
L2_WB = 3329 
n_act = 780 
n_pre = 765 
n_ref = 0 
n_req = 17160 
total_req = 19638 

Dual Bus Interface Util: 
issued_total_row = 1545 
issued_total_col = 19638 
Row_Bus_Util =  0.039865 
CoL_Bus_Util = 0.506709 
Either_Row_CoL_Bus_Util = 0.522551 
Issued_on_Two_Bus_Simul_Util = 0.024022 
issued_two_Eff = 0.045971 
queue_avg = 16.301708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.3017
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 248): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18509 n_act=805 n_pre=789 n_ref_event=0 n_req=17162 n_rd=12101 n_rd_L2_A=0 n_write=4220 n_wr_bk=3336 bw_util=0.5072
n_activity=31298 dram_eff=0.6281
bk0: 816a 33393i bk1: 804a 33589i bk2: 856a 32553i bk3: 836a 32556i bk4: 836a 33248i bk5: 800a 33491i bk6: 825a 33475i bk7: 800a 33585i bk8: 668a 32059i bk9: 684a 32667i bk10: 732a 34280i bk11: 736a 33845i bk12: 656a 34341i bk13: 672a 33824i bk14: 692a 33931i bk15: 688a 33592i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953075
Row_Buffer_Locality_read = 0.959177
Row_Buffer_Locality_write = 0.938465
Bank_Level_Parallism = 3.412952
Bank_Level_Parallism_Col = 3.021530
Bank_Level_Parallism_Ready = 1.533957
write_to_read_ratio_blp_rw_average = 0.478241
GrpLevelPara = 2.384868 

BW Util details:
bwutil = 0.507199 
total_CMD = 38756 
util_bw = 19657 
Wasted_Col = 9677 
Wasted_Row = 793 
Idle = 8629 

BW Util Bottlenecks: 
RCDc_limit = 2179 
RCDWRc_limit = 1196 
WTRc_limit = 5305 
RTWc_limit = 11076 
CCDLc_limit = 6562 
rwq = 0 
CCDLc_limit_alone = 4934 
WTRc_limit_alone = 4644 
RTWc_limit_alone = 10109 

Commands details: 
total_CMD = 38756 
n_nop = 18509 
Read = 12101 
Write = 4220 
L2_Alloc = 0 
L2_WB = 3336 
n_act = 805 
n_pre = 789 
n_ref = 0 
n_req = 17162 
total_req = 19657 

Dual Bus Interface Util: 
issued_total_row = 1594 
issued_total_col = 19657 
Row_Bus_Util =  0.041129 
CoL_Bus_Util = 0.507199 
Either_Row_CoL_Bus_Util = 0.522422 
Issued_on_Two_Bus_Simul_Util = 0.025906 
issued_two_Eff = 0.049588 
queue_avg = 16.991459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.9915
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 236): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18495 n_act=806 n_pre=790 n_ref_event=0 n_req=17148 n_rd=12100 n_rd_L2_A=0 n_write=4202 n_wr_bk=3332 bw_util=0.5066
n_activity=30986 dram_eff=0.6336
bk0: 820a 33491i bk1: 804a 33483i bk2: 852a 32127i bk3: 816a 32515i bk4: 824a 32798i bk5: 808a 33542i bk6: 824a 32784i bk7: 800a 33183i bk8: 684a 32172i bk9: 684a 33133i bk10: 728a 34168i bk11: 736a 33504i bk12: 660a 33952i bk13: 672a 33912i bk14: 700a 33810i bk15: 688a 32872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952973
Row_Buffer_Locality_read = 0.958932
Row_Buffer_Locality_write = 0.938654
Bank_Level_Parallism = 3.555440
Bank_Level_Parallism_Col = 3.152175
Bank_Level_Parallism_Ready = 1.596465
write_to_read_ratio_blp_rw_average = 0.477951
GrpLevelPara = 2.431207 

BW Util details:
bwutil = 0.506605 
total_CMD = 38756 
util_bw = 19634 
Wasted_Col = 9418 
Wasted_Row = 701 
Idle = 9003 

BW Util Bottlenecks: 
RCDc_limit = 2190 
RCDWRc_limit = 1157 
WTRc_limit = 5075 
RTWc_limit = 12110 
CCDLc_limit = 6744 
rwq = 0 
CCDLc_limit_alone = 4907 
WTRc_limit_alone = 4338 
RTWc_limit_alone = 11010 

Commands details: 
total_CMD = 38756 
n_nop = 18495 
Read = 12100 
Write = 4202 
L2_Alloc = 0 
L2_WB = 3332 
n_act = 806 
n_pre = 790 
n_ref = 0 
n_req = 17148 
total_req = 19634 

Dual Bus Interface Util: 
issued_total_row = 1596 
issued_total_col = 19634 
Row_Bus_Util =  0.041181 
CoL_Bus_Util = 0.506605 
Either_Row_CoL_Bus_Util = 0.522784 
Issued_on_Two_Bus_Simul_Util = 0.025003 
issued_two_Eff = 0.047826 
queue_avg = 17.770359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.7704
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 225): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18539 n_act=798 n_pre=783 n_ref_event=0 n_req=17145 n_rd=12092 n_rd_L2_A=0 n_write=4192 n_wr_bk=3328 bw_util=0.506
n_activity=31137 dram_eff=0.6299
bk0: 820a 33647i bk1: 800a 33483i bk2: 856a 32396i bk3: 844a 32779i bk4: 820a 33326i bk5: 796a 33845i bk6: 824a 32764i bk7: 800a 33468i bk8: 684a 32054i bk9: 688a 32597i bk10: 732a 33732i bk11: 736a 33750i bk12: 652a 33605i bk13: 668a 33230i bk14: 688a 33419i bk15: 684a 33689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953327
Row_Buffer_Locality_read = 0.958898
Row_Buffer_Locality_write = 0.939924
Bank_Level_Parallism = 3.534768
Bank_Level_Parallism_Col = 3.119592
Bank_Level_Parallism_Ready = 1.584897
write_to_read_ratio_blp_rw_average = 0.486606
GrpLevelPara = 2.419530 

BW Util details:
bwutil = 0.506038 
total_CMD = 38756 
util_bw = 19612 
Wasted_Col = 9661 
Wasted_Row = 553 
Idle = 8930 

BW Util Bottlenecks: 
RCDc_limit = 2124 
RCDWRc_limit = 1284 
WTRc_limit = 4834 
RTWc_limit = 12240 
CCDLc_limit = 6994 
rwq = 0 
CCDLc_limit_alone = 5211 
WTRc_limit_alone = 4191 
RTWc_limit_alone = 11100 

Commands details: 
total_CMD = 38756 
n_nop = 18539 
Read = 12092 
Write = 4192 
L2_Alloc = 0 
L2_WB = 3328 
n_act = 798 
n_pre = 783 
n_ref = 0 
n_req = 17145 
total_req = 19612 

Dual Bus Interface Util: 
issued_total_row = 1581 
issued_total_col = 19612 
Row_Bus_Util =  0.040794 
CoL_Bus_Util = 0.506038 
Either_Row_CoL_Bus_Util = 0.521648 
Issued_on_Two_Bus_Simul_Util = 0.025183 
issued_two_Eff = 0.048276 
queue_avg = 17.417974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=17.418
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 254): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18486 n_act=839 n_pre=824 n_ref_event=0 n_req=17172 n_rd=12132 n_rd_L2_A=0 n_write=4207 n_wr_bk=3320 bw_util=0.5073
n_activity=31294 dram_eff=0.6282
bk0: 820a 33412i bk1: 812a 33674i bk2: 856a 32156i bk3: 852a 32497i bk4: 828a 33150i bk5: 808a 33447i bk6: 816a 33243i bk7: 812a 33137i bk8: 680a 32621i bk9: 684a 32403i bk10: 728a 34208i bk11: 736a 33419i bk12: 656a 33519i bk13: 672a 33655i bk14: 692a 33656i bk15: 680a 33942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951077
Row_Buffer_Locality_read = 0.957138
Row_Buffer_Locality_write = 0.936483
Bank_Level_Parallism = 3.488502
Bank_Level_Parallism_Col = 3.075877
Bank_Level_Parallism_Ready = 1.609746
write_to_read_ratio_blp_rw_average = 0.466703
GrpLevelPara = 2.400954 

BW Util details:
bwutil = 0.507250 
total_CMD = 38756 
util_bw = 19659 
Wasted_Col = 9756 
Wasted_Row = 720 
Idle = 8621 

BW Util Bottlenecks: 
RCDc_limit = 2161 
RCDWRc_limit = 1353 
WTRc_limit = 5074 
RTWc_limit = 11466 
CCDLc_limit = 7054 
rwq = 0 
CCDLc_limit_alone = 5202 
WTRc_limit_alone = 4308 
RTWc_limit_alone = 10380 

Commands details: 
total_CMD = 38756 
n_nop = 18486 
Read = 12132 
Write = 4207 
L2_Alloc = 0 
L2_WB = 3320 
n_act = 839 
n_pre = 824 
n_ref = 0 
n_req = 17172 
total_req = 19659 

Dual Bus Interface Util: 
issued_total_row = 1663 
issued_total_col = 19659 
Row_Bus_Util =  0.042909 
CoL_Bus_Util = 0.507250 
Either_Row_CoL_Bus_Util = 0.523016 
Issued_on_Two_Bus_Simul_Util = 0.027144 
issued_two_Eff = 0.051899 
queue_avg = 16.219193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.2192
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 245): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18708 n_act=789 n_pre=773 n_ref_event=0 n_req=17003 n_rd=11965 n_rd_L2_A=0 n_write=4204 n_wr_bk=3308 bw_util=0.5026
n_activity=31065 dram_eff=0.627
bk0: 812a 33514i bk1: 800a 32349i bk2: 848a 32195i bk3: 812a 32481i bk4: 832a 33516i bk5: 792a 33503i bk6: 840a 33270i bk7: 809a 32487i bk8: 668a 33460i bk9: 664a 33291i bk10: 736a 33985i bk11: 712a 34114i bk12: 672a 33731i bk13: 664a 33469i bk14: 684a 33447i bk15: 620a 33352i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953580
Row_Buffer_Locality_read = 0.958713
Row_Buffer_Locality_write = 0.941375
Bank_Level_Parallism = 3.521310
Bank_Level_Parallism_Col = 3.140990
Bank_Level_Parallism_Ready = 1.651897
write_to_read_ratio_blp_rw_average = 0.488661
GrpLevelPara = 2.460597 

BW Util details:
bwutil = 0.502554 
total_CMD = 38756 
util_bw = 19477 
Wasted_Col = 9577 
Wasted_Row = 744 
Idle = 8958 

BW Util Bottlenecks: 
RCDc_limit = 1946 
RCDWRc_limit = 1160 
WTRc_limit = 4305 
RTWc_limit = 12415 
CCDLc_limit = 6845 
rwq = 0 
CCDLc_limit_alone = 5326 
WTRc_limit_alone = 3745 
RTWc_limit_alone = 11456 

Commands details: 
total_CMD = 38756 
n_nop = 18708 
Read = 11965 
Write = 4204 
L2_Alloc = 0 
L2_WB = 3308 
n_act = 789 
n_pre = 773 
n_ref = 0 
n_req = 17003 
total_req = 19477 

Dual Bus Interface Util: 
issued_total_row = 1562 
issued_total_col = 19477 
Row_Bus_Util =  0.040303 
CoL_Bus_Util = 0.502554 
Either_Row_CoL_Bus_Util = 0.517288 
Issued_on_Two_Bus_Simul_Util = 0.025570 
issued_two_Eff = 0.049431 
queue_avg = 16.833935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.8339
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 253): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18781 n_act=794 n_pre=778 n_ref_event=0 n_req=16932 n_rd=11920 n_rd_L2_A=0 n_write=4189 n_wr_bk=3280 bw_util=0.5003
n_activity=31182 dram_eff=0.6218
bk0: 816a 33941i bk1: 808a 32988i bk2: 836a 32731i bk3: 816a 32530i bk4: 824a 33955i bk5: 808a 33683i bk6: 840a 33394i bk7: 808a 32918i bk8: 660a 31341i bk9: 664a 33189i bk10: 724a 33970i bk11: 704a 34028i bk12: 680a 34006i bk13: 656a 33447i bk14: 672a 33474i bk15: 604a 33995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953101
Row_Buffer_Locality_read = 0.958138
Row_Buffer_Locality_write = 0.941118
Bank_Level_Parallism = 3.444733
Bank_Level_Parallism_Col = 3.070646
Bank_Level_Parallism_Ready = 1.591212
write_to_read_ratio_blp_rw_average = 0.497869
GrpLevelPara = 2.407976 

BW Util details:
bwutil = 0.500284 
total_CMD = 38756 
util_bw = 19389 
Wasted_Col = 9868 
Wasted_Row = 770 
Idle = 8729 

BW Util Bottlenecks: 
RCDc_limit = 1971 
RCDWRc_limit = 1278 
WTRc_limit = 5030 
RTWc_limit = 11196 
CCDLc_limit = 6989 
rwq = 0 
CCDLc_limit_alone = 5358 
WTRc_limit_alone = 4449 
RTWc_limit_alone = 10146 

Commands details: 
total_CMD = 38756 
n_nop = 18781 
Read = 11920 
Write = 4189 
L2_Alloc = 0 
L2_WB = 3280 
n_act = 794 
n_pre = 778 
n_ref = 0 
n_req = 16932 
total_req = 19389 

Dual Bus Interface Util: 
issued_total_row = 1572 
issued_total_col = 19389 
Row_Bus_Util =  0.040561 
CoL_Bus_Util = 0.500284 
Either_Row_CoL_Bus_Util = 0.515404 
Issued_on_Two_Bus_Simul_Util = 0.025441 
issued_two_Eff = 0.049362 
queue_avg = 16.037724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.0377
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 257): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18817 n_act=780 n_pre=764 n_ref_event=0 n_req=16940 n_rd=11924 n_rd_L2_A=0 n_write=4196 n_wr_bk=3280 bw_util=0.5006
n_activity=31014 dram_eff=0.6255
bk0: 820a 33771i bk1: 800a 33651i bk2: 832a 32623i bk3: 812a 32308i bk4: 824a 34039i bk5: 796a 33816i bk6: 840a 33319i bk7: 816a 33303i bk8: 660a 33238i bk9: 672a 33322i bk10: 728a 33740i bk11: 704a 33637i bk12: 676a 33998i bk13: 656a 33684i bk14: 676a 33622i bk15: 612a 33670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953955
Row_Buffer_Locality_read = 0.958823
Row_Buffer_Locality_write = 0.942384
Bank_Level_Parallism = 3.409458
Bank_Level_Parallism_Col = 3.032041
Bank_Level_Parallism_Ready = 1.571186
write_to_read_ratio_blp_rw_average = 0.489657
GrpLevelPara = 2.395159 

BW Util details:
bwutil = 0.500568 
total_CMD = 38756 
util_bw = 19400 
Wasted_Col = 9617 
Wasted_Row = 693 
Idle = 9046 

BW Util Bottlenecks: 
RCDc_limit = 1899 
RCDWRc_limit = 1130 
WTRc_limit = 4210 
RTWc_limit = 11812 
CCDLc_limit = 6277 
rwq = 0 
CCDLc_limit_alone = 4897 
WTRc_limit_alone = 3755 
RTWc_limit_alone = 10887 

Commands details: 
total_CMD = 38756 
n_nop = 18817 
Read = 11924 
Write = 4196 
L2_Alloc = 0 
L2_WB = 3280 
n_act = 780 
n_pre = 764 
n_ref = 0 
n_req = 16940 
total_req = 19400 

Dual Bus Interface Util: 
issued_total_row = 1544 
issued_total_col = 19400 
Row_Bus_Util =  0.039839 
CoL_Bus_Util = 0.500568 
Either_Row_CoL_Bus_Util = 0.514475 
Issued_on_Two_Bus_Simul_Util = 0.025931 
issued_two_Eff = 0.050404 
queue_avg = 16.024202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.0242
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 233): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18711 n_act=820 n_pre=804 n_ref_event=0 n_req=16976 n_rd=11951 n_rd_L2_A=0 n_write=4200 n_wr_bk=3280 bw_util=0.5014
n_activity=31129 dram_eff=0.6242
bk0: 812a 33747i bk1: 816a 32656i bk2: 836a 32063i bk3: 804a 32066i bk4: 824a 34171i bk5: 800a 33387i bk6: 840a 33825i bk7: 815a 32955i bk8: 656a 33268i bk9: 676a 32952i bk10: 728a 34018i bk11: 712a 34019i bk12: 676a 34144i bk13: 660a 33556i bk14: 676a 33586i bk15: 620a 33666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951685
Row_Buffer_Locality_read = 0.956656
Row_Buffer_Locality_write = 0.939853
Bank_Level_Parallism = 3.437058
Bank_Level_Parallism_Col = 3.039248
Bank_Level_Parallism_Ready = 1.607998
write_to_read_ratio_blp_rw_average = 0.474473
GrpLevelPara = 2.396082 

BW Util details:
bwutil = 0.501368 
total_CMD = 38756 
util_bw = 19431 
Wasted_Col = 9793 
Wasted_Row = 740 
Idle = 8792 

BW Util Bottlenecks: 
RCDc_limit = 2019 
RCDWRc_limit = 1189 
WTRc_limit = 4686 
RTWc_limit = 11109 
CCDLc_limit = 6575 
rwq = 0 
CCDLc_limit_alone = 5061 
WTRc_limit_alone = 4119 
RTWc_limit_alone = 10162 

Commands details: 
total_CMD = 38756 
n_nop = 18711 
Read = 11951 
Write = 4200 
L2_Alloc = 0 
L2_WB = 3280 
n_act = 820 
n_pre = 804 
n_ref = 0 
n_req = 16976 
total_req = 19431 

Dual Bus Interface Util: 
issued_total_row = 1624 
issued_total_col = 19431 
Row_Bus_Util =  0.041903 
CoL_Bus_Util = 0.501368 
Either_Row_CoL_Bus_Util = 0.517210 
Issued_on_Two_Bus_Simul_Util = 0.026060 
issued_two_Eff = 0.050387 
queue_avg = 16.171328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.1713
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 239): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18724 n_act=811 n_pre=795 n_ref_event=0 n_req=16962 n_rd=11941 n_rd_L2_A=0 n_write=4200 n_wr_bk=3284 bw_util=0.5012
n_activity=30945 dram_eff=0.6277
bk0: 816a 33734i bk1: 824a 33346i bk2: 844a 32031i bk3: 800a 33210i bk4: 820a 33284i bk5: 796a 33571i bk6: 840a 33054i bk7: 805a 33176i bk8: 660a 33048i bk9: 684a 32757i bk10: 724a 34100i bk11: 704a 34336i bk12: 672a 33811i bk13: 660a 34060i bk14: 676a 33835i bk15: 616a 33725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952187
Row_Buffer_Locality_read = 0.957457
Row_Buffer_Locality_write = 0.939653
Bank_Level_Parallism = 3.440969
Bank_Level_Parallism_Col = 3.051497
Bank_Level_Parallism_Ready = 1.619562
write_to_read_ratio_blp_rw_average = 0.460482
GrpLevelPara = 2.370929 

BW Util details:
bwutil = 0.501213 
total_CMD = 38756 
util_bw = 19425 
Wasted_Col = 9447 
Wasted_Row = 765 
Idle = 9119 

BW Util Bottlenecks: 
RCDc_limit = 2091 
RCDWRc_limit = 1300 
WTRc_limit = 4968 
RTWc_limit = 10399 
CCDLc_limit = 6645 
rwq = 0 
CCDLc_limit_alone = 5129 
WTRc_limit_alone = 4356 
RTWc_limit_alone = 9495 

Commands details: 
total_CMD = 38756 
n_nop = 18724 
Read = 11941 
Write = 4200 
L2_Alloc = 0 
L2_WB = 3284 
n_act = 811 
n_pre = 795 
n_ref = 0 
n_req = 16962 
total_req = 19425 

Dual Bus Interface Util: 
issued_total_row = 1606 
issued_total_col = 19425 
Row_Bus_Util =  0.041439 
CoL_Bus_Util = 0.501213 
Either_Row_CoL_Bus_Util = 0.516875 
Issued_on_Two_Bus_Simul_Util = 0.025777 
issued_two_Eff = 0.049870 
queue_avg = 16.018629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.0186
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 248): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18799 n_act=841 n_pre=827 n_ref_event=0 n_req=16926 n_rd=11924 n_rd_L2_A=0 n_write=4176 n_wr_bk=3284 bw_util=0.5002
n_activity=30733 dram_eff=0.6307
bk0: 812a 33788i bk1: 808a 33040i bk2: 840a 31906i bk3: 804a 32433i bk4: 828a 33775i bk5: 804a 33643i bk6: 840a 33353i bk7: 804a 33604i bk8: 656a 32936i bk9: 664a 33167i bk10: 720a 34350i bk11: 708a 34183i bk12: 672a 34003i bk13: 660a 33555i bk14: 688a 32863i bk15: 616a 34011i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950186
Row_Buffer_Locality_read = 0.955887
Row_Buffer_Locality_write = 0.936587
Bank_Level_Parallism = 3.474722
Bank_Level_Parallism_Col = 3.054293
Bank_Level_Parallism_Ready = 1.563196
write_to_read_ratio_blp_rw_average = 0.482063
GrpLevelPara = 2.418874 

BW Util details:
bwutil = 0.500155 
total_CMD = 38756 
util_bw = 19384 
Wasted_Col = 9376 
Wasted_Row = 712 
Idle = 9284 

BW Util Bottlenecks: 
RCDc_limit = 1987 
RCDWRc_limit = 1283 
WTRc_limit = 4521 
RTWc_limit = 11255 
CCDLc_limit = 6481 
rwq = 0 
CCDLc_limit_alone = 4909 
WTRc_limit_alone = 3927 
RTWc_limit_alone = 10277 

Commands details: 
total_CMD = 38756 
n_nop = 18799 
Read = 11924 
Write = 4176 
L2_Alloc = 0 
L2_WB = 3284 
n_act = 841 
n_pre = 827 
n_ref = 0 
n_req = 16926 
total_req = 19384 

Dual Bus Interface Util: 
issued_total_row = 1668 
issued_total_col = 19384 
Row_Bus_Util =  0.043038 
CoL_Bus_Util = 0.500155 
Either_Row_CoL_Bus_Util = 0.514940 
Issued_on_Two_Bus_Simul_Util = 0.028254 
issued_two_Eff = 0.054868 
queue_avg = 15.345444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.3454
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 224): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18743 n_act=817 n_pre=801 n_ref_event=0 n_req=16941 n_rd=11924 n_rd_L2_A=0 n_write=4190 n_wr_bk=3284 bw_util=0.5005
n_activity=31289 dram_eff=0.62
bk0: 820a 33075i bk1: 812a 33287i bk2: 852a 32382i bk3: 800a 32363i bk4: 824a 33815i bk5: 796a 33759i bk6: 832a 33605i bk7: 804a 33297i bk8: 664a 33055i bk9: 668a 32899i bk10: 724a 33891i bk11: 712a 34353i bk12: 672a 33507i bk13: 656a 32934i bk14: 672a 33898i bk15: 616a 33772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951760
Row_Buffer_Locality_read = 0.957317
Row_Buffer_Locality_write = 0.938535
Bank_Level_Parallism = 3.425407
Bank_Level_Parallism_Col = 3.048624
Bank_Level_Parallism_Ready = 1.617074
write_to_read_ratio_blp_rw_average = 0.485558
GrpLevelPara = 2.379658 

BW Util details:
bwutil = 0.500516 
total_CMD = 38756 
util_bw = 19398 
Wasted_Col = 9829 
Wasted_Row = 883 
Idle = 8646 

BW Util Bottlenecks: 
RCDc_limit = 2040 
RCDWRc_limit = 1316 
WTRc_limit = 5067 
RTWc_limit = 11194 
CCDLc_limit = 6931 
rwq = 0 
CCDLc_limit_alone = 5286 
WTRc_limit_alone = 4423 
RTWc_limit_alone = 10193 

Commands details: 
total_CMD = 38756 
n_nop = 18743 
Read = 11924 
Write = 4190 
L2_Alloc = 0 
L2_WB = 3284 
n_act = 817 
n_pre = 801 
n_ref = 0 
n_req = 16941 
total_req = 19398 

Dual Bus Interface Util: 
issued_total_row = 1618 
issued_total_col = 19398 
Row_Bus_Util =  0.041748 
CoL_Bus_Util = 0.500516 
Either_Row_CoL_Bus_Util = 0.516385 
Issued_on_Two_Bus_Simul_Util = 0.025880 
issued_two_Eff = 0.050117 
queue_avg = 15.475049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.475
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 257): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38756 n_nop=18744 n_act=855 n_pre=839 n_ref_event=0 n_req=16929 n_rd=11924 n_rd_L2_A=0 n_write=4184 n_wr_bk=3284 bw_util=0.5004
n_activity=31260 dram_eff=0.6203
bk0: 828a 33548i bk1: 796a 33381i bk2: 856a 32051i bk3: 804a 32445i bk4: 824a 33262i bk5: 800a 32550i bk6: 840a 33065i bk7: 808a 32993i bk8: 656a 33385i bk9: 664a 32887i bk10: 728a 34180i bk11: 704a 34258i bk12: 672a 34254i bk13: 656a 33557i bk14: 668a 33655i bk15: 620a 33345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949495
Row_Buffer_Locality_read = 0.955216
Row_Buffer_Locality_write = 0.935864
Bank_Level_Parallism = 3.473865
Bank_Level_Parallism_Col = 3.049139
Bank_Level_Parallism_Ready = 1.636500
write_to_read_ratio_blp_rw_average = 0.470943
GrpLevelPara = 2.397393 

BW Util details:
bwutil = 0.500361 
total_CMD = 38756 
util_bw = 19392 
Wasted_Col = 9903 
Wasted_Row = 703 
Idle = 8758 

BW Util Bottlenecks: 
RCDc_limit = 2201 
RCDWRc_limit = 1338 
WTRc_limit = 4850 
RTWc_limit = 11815 
CCDLc_limit = 6830 
rwq = 0 
CCDLc_limit_alone = 5144 
WTRc_limit_alone = 4225 
RTWc_limit_alone = 10754 

Commands details: 
total_CMD = 38756 
n_nop = 18744 
Read = 11924 
Write = 4184 
L2_Alloc = 0 
L2_WB = 3284 
n_act = 855 
n_pre = 839 
n_ref = 0 
n_req = 16929 
total_req = 19392 

Dual Bus Interface Util: 
issued_total_row = 1694 
issued_total_col = 19392 
Row_Bus_Util =  0.043709 
CoL_Bus_Util = 0.500361 
Either_Row_CoL_Bus_Util = 0.516359 
Issued_on_Two_Bus_Simul_Util = 0.027712 
issued_two_Eff = 0.053668 
queue_avg = 15.719707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.7197

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19241, Miss = 8240, Miss_rate = 0.428, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[1]: Access = 19527, Miss = 8471, Miss_rate = 0.434, Pending_hits = 438, Reservation_fails = 93
L2_cache_bank[2]: Access = 19453, Miss = 8288, Miss_rate = 0.426, Pending_hits = 333, Reservation_fails = 17
L2_cache_bank[3]: Access = 19598, Miss = 8386, Miss_rate = 0.428, Pending_hits = 436, Reservation_fails = 50
L2_cache_bank[4]: Access = 19392, Miss = 8276, Miss_rate = 0.427, Pending_hits = 292, Reservation_fails = 280
L2_cache_bank[5]: Access = 19642, Miss = 8388, Miss_rate = 0.427, Pending_hits = 358, Reservation_fails = 336
L2_cache_bank[6]: Access = 19460, Miss = 8250, Miss_rate = 0.424, Pending_hits = 345, Reservation_fails = 0
L2_cache_bank[7]: Access = 19595, Miss = 8356, Miss_rate = 0.426, Pending_hits = 439, Reservation_fails = 0
L2_cache_bank[8]: Access = 19432, Miss = 8280, Miss_rate = 0.426, Pending_hits = 373, Reservation_fails = 122
L2_cache_bank[9]: Access = 19735, Miss = 8328, Miss_rate = 0.422, Pending_hits = 354, Reservation_fails = 67
L2_cache_bank[10]: Access = 19411, Miss = 8259, Miss_rate = 0.425, Pending_hits = 335, Reservation_fails = 58
L2_cache_bank[11]: Access = 19645, Miss = 8369, Miss_rate = 0.426, Pending_hits = 361, Reservation_fails = 4
L2_cache_bank[12]: Access = 19448, Miss = 8248, Miss_rate = 0.424, Pending_hits = 313, Reservation_fails = 17
L2_cache_bank[13]: Access = 19635, Miss = 8364, Miss_rate = 0.426, Pending_hits = 404, Reservation_fails = 117
L2_cache_bank[14]: Access = 19348, Miss = 8264, Miss_rate = 0.427, Pending_hits = 391, Reservation_fails = 108
L2_cache_bank[15]: Access = 19503, Miss = 8328, Miss_rate = 0.427, Pending_hits = 333, Reservation_fails = 0
L2_cache_bank[16]: Access = 19571, Miss = 8384, Miss_rate = 0.428, Pending_hits = 218, Reservation_fails = 183
L2_cache_bank[17]: Access = 19563, Miss = 8316, Miss_rate = 0.425, Pending_hits = 319, Reservation_fails = 250
L2_cache_bank[18]: Access = 19522, Miss = 8440, Miss_rate = 0.432, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[19]: Access = 19639, Miss = 8368, Miss_rate = 0.426, Pending_hits = 429, Reservation_fails = 198
L2_cache_bank[20]: Access = 19566, Miss = 8436, Miss_rate = 0.431, Pending_hits = 326, Reservation_fails = 263
L2_cache_bank[21]: Access = 19634, Miss = 8308, Miss_rate = 0.423, Pending_hits = 360, Reservation_fails = 96
L2_cache_bank[22]: Access = 19659, Miss = 8424, Miss_rate = 0.429, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[23]: Access = 19621, Miss = 8324, Miss_rate = 0.424, Pending_hits = 327, Reservation_fails = 88
L2_cache_bank[24]: Access = 19570, Miss = 8408, Miss_rate = 0.430, Pending_hits = 239, Reservation_fails = 38
L2_cache_bank[25]: Access = 19655, Miss = 8332, Miss_rate = 0.424, Pending_hits = 361, Reservation_fails = 142
L2_cache_bank[26]: Access = 19513, Miss = 8431, Miss_rate = 0.432, Pending_hits = 280, Reservation_fails = 2
L2_cache_bank[27]: Access = 19667, Miss = 8351, Miss_rate = 0.425, Pending_hits = 385, Reservation_fails = 0
L2_cache_bank[28]: Access = 19496, Miss = 8400, Miss_rate = 0.431, Pending_hits = 298, Reservation_fails = 16
L2_cache_bank[29]: Access = 19607, Miss = 8308, Miss_rate = 0.424, Pending_hits = 333, Reservation_fails = 126
L2_cache_bank[30]: Access = 19471, Miss = 8403, Miss_rate = 0.432, Pending_hits = 350, Reservation_fails = 0
L2_cache_bank[31]: Access = 19688, Miss = 8328, Miss_rate = 0.423, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[32]: Access = 19358, Miss = 8492, Miss_rate = 0.439, Pending_hits = 379, Reservation_fails = 0
L2_cache_bank[33]: Access = 19423, Miss = 8353, Miss_rate = 0.430, Pending_hits = 371, Reservation_fails = 313
L2_cache_bank[34]: Access = 19517, Miss = 8488, Miss_rate = 0.435, Pending_hits = 302, Reservation_fails = 86
L2_cache_bank[35]: Access = 19501, Miss = 8336, Miss_rate = 0.427, Pending_hits = 382, Reservation_fails = 246
L2_cache_bank[36]: Access = 19576, Miss = 8468, Miss_rate = 0.433, Pending_hits = 331, Reservation_fails = 1
L2_cache_bank[37]: Access = 19508, Miss = 8348, Miss_rate = 0.428, Pending_hits = 366, Reservation_fails = 4
L2_cache_bank[38]: Access = 19514, Miss = 8468, Miss_rate = 0.434, Pending_hits = 353, Reservation_fails = 38
L2_cache_bank[39]: Access = 19510, Miss = 8332, Miss_rate = 0.427, Pending_hits = 377, Reservation_fails = 113
L2_cache_bank[40]: Access = 19467, Miss = 8464, Miss_rate = 0.435, Pending_hits = 373, Reservation_fails = 0
L2_cache_bank[41]: Access = 19461, Miss = 8348, Miss_rate = 0.429, Pending_hits = 409, Reservation_fails = 0
L2_cache_bank[42]: Access = 19493, Miss = 8476, Miss_rate = 0.435, Pending_hits = 389, Reservation_fails = 22
L2_cache_bank[43]: Access = 19468, Miss = 8326, Miss_rate = 0.428, Pending_hits = 353, Reservation_fails = 23
L2_cache_bank[44]: Access = 19481, Miss = 8460, Miss_rate = 0.434, Pending_hits = 327, Reservation_fails = 0
L2_cache_bank[45]: Access = 19411, Miss = 8332, Miss_rate = 0.429, Pending_hits = 426, Reservation_fails = 309
L2_cache_bank[46]: Access = 19409, Miss = 8460, Miss_rate = 0.436, Pending_hits = 325, Reservation_fails = 0
L2_cache_bank[47]: Access = 19376, Miss = 8372, Miss_rate = 0.432, Pending_hits = 476, Reservation_fails = 0
L2_cache_bank[48]: Access = 19368, Miss = 8484, Miss_rate = 0.438, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[49]: Access = 19200, Miss = 8184, Miss_rate = 0.426, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[50]: Access = 19449, Miss = 8444, Miss_rate = 0.434, Pending_hits = 313, Reservation_fails = 57
L2_cache_bank[51]: Access = 19414, Miss = 8155, Miss_rate = 0.420, Pending_hits = 251, Reservation_fails = 114
L2_cache_bank[52]: Access = 19539, Miss = 8448, Miss_rate = 0.432, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[53]: Access = 19410, Miss = 8152, Miss_rate = 0.420, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[54]: Access = 19545, Miss = 8440, Miss_rate = 0.432, Pending_hits = 342, Reservation_fails = 0
L2_cache_bank[55]: Access = 19308, Miss = 8188, Miss_rate = 0.424, Pending_hits = 250, Reservation_fails = 0
L2_cache_bank[56]: Access = 19516, Miss = 8444, Miss_rate = 0.433, Pending_hits = 317, Reservation_fails = 0
L2_cache_bank[57]: Access = 19378, Miss = 8164, Miss_rate = 0.421, Pending_hits = 254, Reservation_fails = 114
L2_cache_bank[58]: Access = 19455, Miss = 8448, Miss_rate = 0.434, Pending_hits = 282, Reservation_fails = 0
L2_cache_bank[59]: Access = 19435, Miss = 8148, Miss_rate = 0.419, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[60]: Access = 19386, Miss = 8448, Miss_rate = 0.436, Pending_hits = 475, Reservation_fails = 2
L2_cache_bank[61]: Access = 19265, Miss = 8144, Miss_rate = 0.423, Pending_hits = 256, Reservation_fails = 8
L2_cache_bank[62]: Access = 19405, Miss = 8464, Miss_rate = 0.436, Pending_hits = 378, Reservation_fails = 0
L2_cache_bank[63]: Access = 19338, Miss = 8132, Miss_rate = 0.421, Pending_hits = 316, Reservation_fails = 90
L2_total_cache_accesses = 1247391
L2_total_cache_misses = 534466
L2_total_cache_miss_rate = 0.4285
L2_total_cache_pending_hits = 21583
L2_total_cache_reservation_fails = 4211
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 551212
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21583
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 96796
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4211
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 290376
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 140130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36378
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 110916
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 959967
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 287424
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 4211
L2_cache_data_port_util = 0.220
L2_cache_fill_port_util = 0.116

icnt_total_pkts_mem_to_simt=1239041
icnt_total_pkts_simt_to_mem=1251900
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1251900
Req_Network_cycles = 51614
Req_Network_injected_packets_per_cycle =      24.2550 
Req_Network_conflicts_per_cycle =      21.6925
Req_Network_conflicts_per_cycle_util =      24.3140
Req_Bank_Level_Parallism =      27.1788
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      26.5177
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       3.5170

Reply_Network_injected_packets_num = 1239097
Reply_Network_cycles = 51614
Reply_Network_injected_packets_per_cycle =       24.0070
Reply_Network_conflicts_per_cycle =       13.2284
Reply_Network_conflicts_per_cycle_util =      15.0655
Reply_Bank_Level_Parallism =      27.3402
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       5.2725
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 10 sec (610 sec)
gpgpu_simulation_rate = 146463 (inst/sec)
gpgpu_simulation_rate = 84 (cycle/sec)
gpgpu_silicon_slowdown = 13476190x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: ** break due to reaching the maximum cycles (or instructions) **
GPGPU-Sim: *** exit detected ***
