\subsection{Field Arithmetic Instruction Constraints} \label{subsec:field-arithmetic-constraints}

When describing instruction constraints, we use the following notations:
\begin{itemize}
    \item \verb|pc|: The \verb|pc| address stored in register \verb|pc|;
    \item \verb|fp|: The RPR address stored in register \verb|fp|;
    \item \verb|[fp]|: The \verb|pc| address stored in RPR pointed by register \verb|fp|;
    \item \verb|r_src|: Register \verb|src|;
    \item \verb|r_dst|: Register \verb|dst|;
    \item \verb|r_flag|: Register \verb|flag|;
    \item \verb|[r_x]|: The value of register \verb|x|;
    \item \verb|[r_src|$_i$\verb|]|: The value of register \verb|src| on clock $i$;
    \item \verb|[r_src|$_{i+1}$\verb|]|: The value of register \verb|src| on clock $i+1$;
    \item \verb|mem[addr]|: The value of \verb|addr| on memory;
    \item \verb|storage[addr]|: The value of \verb|addr| on storage;
    \item \verb|imm0|: The immediate value.
\end{itemize}

\subsubsection{ADD}

\emph{Instruction:} \verb|ADD r_dst, r_src1, r_src2|

Defines field addition of the value of register \verb|src1| and register \verb|src2|, storing the result in register \verb|dst|.

The VM arithmetic logic is
\[ \texttt{[r\_dst] = [r\_src1] + [r\_src2]} \]

The constraints are
\begin{align*}
    & \texttt{[r\_dst}_{i+1}\texttt{]} - (\texttt{[r\_src1}_i\texttt{] + [r\_src2}_i\texttt{]}) = 0, \\
    & \texttt{[r\_src1}_{i+1}\texttt{]} - \texttt{[r\_src1}_i\texttt{]} = 0, \\
    & \texttt{[r\_src2}_{i+1}\texttt{]} - \texttt{[r\_src2}_i\texttt{]} = 0.
\end{align*}

The value of other registers remain unchanged.

\subsubsection{MUL}

\emph{Instruction:} \verb|MUL r_dst, r_src1, r_src2|

Defines field multiplication of the value of register \verb|src1| and register \verb|src2|, storing the result in register \verb|dst|.

The VM arithmetic logic is
\[ \texttt{[r\_dst] = [r\_src1]}\cdot\texttt{[r\_src2]} \]

The constraints are
\begin{align*}
    & \texttt{[r\_dst}_{i+1}\texttt{]} - \texttt{[r\_src1}_i\texttt{]}\cdot\texttt{[r\_src2}_i\texttt{]} = 0, \\
    & \texttt{[r\_src1}_{i+1}\texttt{]} - \texttt{[r\_src1}_i\texttt{]} = 0, \\
    & \texttt{[r\_src2}_{i+1}\texttt{]} - \texttt{[r\_src2}_i\texttt{]} = 0.
\end{align*}

The value of other registers remain unchanged.
