{
  "Top": "poly5",
  "RtlTop": "poly5",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flgb2104",
    "Speed": "-2-i"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "a": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "short",
        "dataWidth": "16",
        "arraySizes": ["100"],
        "multiInterfaceRef": [
          "a_address0",
          "a_address1",
          "a_q0",
          "a_q1"
        ]
      }
    },
    "b": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "short",
        "dataWidth": "16",
        "arraySizes": ["100"],
        "multiInterfaceRef": [
          "b_address0",
          "b_q0"
        ]
      }
    },
    "c": {
      "index": "2",
      "type": {
        "kinds": ["array"],
        "dataType": "short",
        "dataWidth": "16",
        "arraySizes": ["100"],
        "multiInterfaceRef": [
          "c_address0",
          "c_q0"
        ]
      }
    },
    "out": {
      "index": "3",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": ["100"],
        "multiInterfaceRef": [
          "out_r_address0",
          "out_r_d0",
          "out_r_q0"
        ]
      }
    }
  },
  "Return": {
    "dataType": "int",
    "dataWidth": "32",
    "interfaceRef": "ap_return"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "30202",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "poly5",
    "Version": "1.0",
    "DisplayName": "Poly5",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/poly5.cpp"],
    "Vhdl": [
      "impl\/vhdl\/poly5_am_addmul_24s_22s_16s_32_1_1.vhd",
      "impl\/vhdl\/poly5_ama_addmuladd_16s_9s_16s_13ns_32_1_1.vhd",
      "impl\/vhdl\/poly5_mac_muladd_16s_8ns_15s_23_1_1.vhd",
      "impl\/vhdl\/poly5_mac_muladd_16s_16s_17ns_32_1_1.vhd",
      "impl\/vhdl\/poly5_mac_muladd_16s_23s_32s_32_1_1.vhd",
      "impl\/vhdl\/poly5_mac_mulsub_16s_18s_32s_32_1_1.vhd",
      "impl\/vhdl\/poly5_mul_mul_16s_16s_32_1_1.vhd",
      "impl\/vhdl\/poly5.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/poly5_am_addmul_24s_22s_16s_32_1_1.v",
      "impl\/verilog\/poly5_ama_addmuladd_16s_9s_16s_13ns_32_1_1.v",
      "impl\/verilog\/poly5_mac_muladd_16s_8ns_15s_23_1_1.v",
      "impl\/verilog\/poly5_mac_muladd_16s_16s_17ns_32_1_1.v",
      "impl\/verilog\/poly5_mac_muladd_16s_23s_32s_32_1_1.v",
      "impl\/verilog\/poly5_mac_mulsub_16s_18s_32s_32_1_1.v",
      "impl\/verilog\/poly5_mul_mul_16s_16s_32_1_1.v",
      "impl\/verilog\/poly5.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/dalila\/HLStools\/vivado\/ready\/Poly5\/proj\/sol\/.autopilot\/db\/poly5.design.xml",
    "DebugDir": "\/home\/dalila\/HLStools\/vivado\/ready\/Poly5\/proj\/sol\/.debug",
    "ProtoInst": ["\/home\/dalila\/HLStools\/vivado\/ready\/Poly5\/proj\/sol\/.debug\/poly5.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "a_address0": {
      "type": "data",
      "dir": "out",
      "width": "7",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "7"
        }},
      "bundle_name": "a",
      "bundle_role": "address0"
    },
    "a_address1": {
      "type": "data",
      "dir": "out",
      "width": "7",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "7"
        }},
      "bundle_name": "a",
      "bundle_role": "address1"
    },
    "a_q0": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }},
      "bundle_name": "a",
      "bundle_role": "q0"
    },
    "a_q1": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }},
      "bundle_name": "a",
      "bundle_role": "q1"
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_return": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "ap_return",
      "bundle_role": "default"
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "b_address0": {
      "type": "data",
      "dir": "out",
      "width": "7",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "7"
        }},
      "bundle_name": "b",
      "bundle_role": "address0"
    },
    "b_q0": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }},
      "bundle_name": "b",
      "bundle_role": "q0"
    },
    "c_address0": {
      "type": "data",
      "dir": "out",
      "width": "7",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "7"
        }},
      "bundle_name": "c",
      "bundle_role": "address0"
    },
    "c_q0": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "16"
        }},
      "bundle_name": "c",
      "bundle_role": "q0"
    },
    "out_r_address0": {
      "type": "data",
      "dir": "out",
      "width": "7",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "7"
        }},
      "bundle_name": "out_r",
      "bundle_role": "address0"
    },
    "out_r_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "out_r",
      "bundle_role": "d0"
    },
    "out_r_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "out_r",
      "bundle_role": "q0"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    },
    "a_address0": {
      "dir": "out",
      "width": "7"
    },
    "a_ce0": {
      "dir": "out",
      "width": "1"
    },
    "a_q0": {
      "dir": "in",
      "width": "16"
    },
    "a_address1": {
      "dir": "out",
      "width": "7"
    },
    "a_ce1": {
      "dir": "out",
      "width": "1"
    },
    "a_q1": {
      "dir": "in",
      "width": "16"
    },
    "b_address0": {
      "dir": "out",
      "width": "7"
    },
    "b_ce0": {
      "dir": "out",
      "width": "1"
    },
    "b_q0": {
      "dir": "in",
      "width": "16"
    },
    "c_address0": {
      "dir": "out",
      "width": "7"
    },
    "c_ce0": {
      "dir": "out",
      "width": "1"
    },
    "c_q0": {
      "dir": "in",
      "width": "16"
    },
    "out_r_address0": {
      "dir": "out",
      "width": "7"
    },
    "out_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "out_r_we0": {
      "dir": "out",
      "width": "1"
    },
    "out_r_d0": {
      "dir": "out",
      "width": "32"
    },
    "out_r_q0": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "poly5"},
    "Info": {"poly5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"poly5": {
        "Latency": {
          "LatencyBest": "30202",
          "LatencyAvg": "30202",
          "LatencyWorst": "30202",
          "PipelineII": "30203",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.167"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "100",
            "Latency": "30200",
            "PipelineII": "",
            "PipelineDepth": "302",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "100",
                "Latency": "300",
                "PipelineII": "",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "DSP48E": "17",
          "FF": "185",
          "LUT": "319",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "poly5",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-04-27 12:25:18 -03",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
