
---------- Begin Simulation Statistics ----------
final_tick                               472540000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 935379                       # Simulator instruction rate (inst/s)
host_mem_usage                                8719384                       # Number of bytes of host memory used
host_op_rate                                  1462321                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1069.09                       # Real time elapsed on the host
host_tick_rate                              442004135                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000001                       # Number of instructions simulated
sim_ops                                    1563345323                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.472540                       # Number of seconds simulated
sim_ticks                                472540000000                       # Number of ticks simulated
system.cpu.BranchMispred                       989148                       # Number of branch mispredictions
system.cpu.Branches                         107636117                       # Number of branches fetched
system.cpu.committedInsts                  1000000001                       # Number of instructions committed
system.cpu.committedOps                    1563345323                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       1890103210                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 1890103210                       # Number of busy cycles
system.cpu.num_cc_register_reads            818586264                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           827370505                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     65307229                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               65257111                       # Number of float alu accesses
system.cpu.num_fp_insts                      65257111                       # number of float instructions
system.cpu.num_fp_register_reads             68971842                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            55442180                       # number of times the floating registers were written
system.cpu.num_func_calls                    39829261                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1503401933                       # Number of integer alu accesses
system.cpu.num_int_insts                   1503401933                       # number of integer instructions
system.cpu.num_int_register_reads          3399993801                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1243427911                       # number of times the integer registers were written
system.cpu.num_load_insts                   299820127                       # Number of load instructions
system.cpu.num_mem_refs                     436976479                       # number of memory refs
system.cpu.num_store_insts                  137156352                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass              22192769      1.42%      1.42% # Class of executed instruction
system.cpu.op_class::IntAlu                1053529249     67.38%     68.80% # Class of executed instruction
system.cpu.op_class::IntMult                   198410      0.01%     68.81% # Class of executed instruction
system.cpu.op_class::IntDiv                     93068      0.01%     68.82% # Class of executed instruction
system.cpu.op_class::FloatAdd                16812599      1.08%     69.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1696      0.00%     69.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                    12978      0.00%     69.89% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.89% # Class of executed instruction
system.cpu.op_class::SimdAlu                    69688      0.00%     69.90% # Class of executed instruction
system.cpu.op_class::SimdCmp                       12      0.00%     69.90% # Class of executed instruction
system.cpu.op_class::SimdCvt                    19154      0.00%     69.90% # Class of executed instruction
system.cpu.op_class::SimdMisc                33608832      2.15%     72.05% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdShift                   8656      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                3243      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               29341      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  81      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              11418      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     72.05% # Class of executed instruction
system.cpu.op_class::MemRead                299146994     19.13%     91.18% # Class of executed instruction
system.cpu.op_class::MemWrite               127367898      8.15%     99.33% # Class of executed instruction
system.cpu.op_class::FloatMemRead              673133      0.04%     99.37% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            9788454      0.63%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1563567673                       # Class of executed instruction
system.cpu.predictedBranches                 75418147                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                   114                       # Number of system calls
system.l1_to_l2.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_single_requests       595978                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.hit_single_snoops         4151                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.tot_requests      1192980                       # Total number of requests made to the snoop filter.
system.l1_to_l2.snoop_filter.tot_snoops          4151                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       480426                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        965109                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups               107636117                       # Number of BP lookups
system.cpu.branchPred.condPredicted          65307581                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            989148                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             55511621                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                55453161                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.894689                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                19914627                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 59                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           52280                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              50359                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1921                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         2121                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct     50787460                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong     14520121                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect     34892895                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect       165950                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect        21117                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect      6623337                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong       576558                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong       100383                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong        11751                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong       233007                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit       219382                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        67559                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1      3807719                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2      3893204                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3      5515498                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4      5394243                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5      2025218                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6      6160636                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7      4840715                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8      2058474                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9       750010                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10       949833                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11       117991                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12       222245                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0      5808363                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1      6011197                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2      4223665                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3      6616826                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4      2192244                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5      3549376                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6      3551141                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7      2521396                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8       876239                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9       157408                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10        82760                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11       145171                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.dtb.rdAccesses                   299831207                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   137167995                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         14062                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          9973                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 472540000000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1347108166                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           693                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 472540000000                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.demand_hits::.cpu.data       436096270                       # number of demand (read+write) hits
system.cpu.l1d.demand_hits::total           436096270                       # number of demand (read+write) hits
system.cpu.l1d.overall_hits::.cpu.data      436184164                       # number of overall hits
system.cpu.l1d.overall_hits::total          436184164                       # number of overall hits
system.cpu.l1d.demand_misses::.cpu.data        571689                       # number of demand (read+write) misses
system.cpu.l1d.demand_misses::total            571689                       # number of demand (read+write) misses
system.cpu.l1d.overall_misses::.cpu.data       592667                       # number of overall misses
system.cpu.l1d.overall_misses::total           592667                       # number of overall misses
system.cpu.l1d.demand_miss_latency::.cpu.data  26507008500                       # number of demand (read+write) miss cycles
system.cpu.l1d.demand_miss_latency::total  26507008500                       # number of demand (read+write) miss cycles
system.cpu.l1d.overall_miss_latency::.cpu.data  26507008500                       # number of overall miss cycles
system.cpu.l1d.overall_miss_latency::total  26507008500                       # number of overall miss cycles
system.cpu.l1d.demand_accesses::.cpu.data    436667959                       # number of demand (read+write) accesses
system.cpu.l1d.demand_accesses::total       436667959                       # number of demand (read+write) accesses
system.cpu.l1d.overall_accesses::.cpu.data    436776831                       # number of overall (read+write) accesses
system.cpu.l1d.overall_accesses::total      436776831                       # number of overall (read+write) accesses
system.cpu.l1d.demand_miss_rate::.cpu.data     0.001309                       # miss rate for demand accesses
system.cpu.l1d.demand_miss_rate::total       0.001309                       # miss rate for demand accesses
system.cpu.l1d.overall_miss_rate::.cpu.data     0.001357                       # miss rate for overall accesses
system.cpu.l1d.overall_miss_rate::total      0.001357                       # miss rate for overall accesses
system.cpu.l1d.demand_avg_miss_latency::.cpu.data 46366.133510                       # average overall miss latency
system.cpu.l1d.demand_avg_miss_latency::total 46366.133510                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::.cpu.data 44724.961066                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::total 44724.961066                       # average overall miss latency
system.cpu.l1d.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1d.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1d.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1d.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1d.writebacks::.writebacks         404129                       # number of writebacks
system.cpu.l1d.writebacks::total               404129                       # number of writebacks
system.cpu.l1d.demand_mshr_hits::.cpu.data          121                       # number of demand (read+write) MSHR hits
system.cpu.l1d.demand_mshr_hits::total            121                       # number of demand (read+write) MSHR hits
system.cpu.l1d.overall_mshr_hits::.cpu.data          121                       # number of overall MSHR hits
system.cpu.l1d.overall_mshr_hits::total           121                       # number of overall MSHR hits
system.cpu.l1d.demand_mshr_misses::.cpu.data       571568                       # number of demand (read+write) MSHR misses
system.cpu.l1d.demand_mshr_misses::total       571568                       # number of demand (read+write) MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.data       592054                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::total       592054                       # number of overall MSHR misses
system.cpu.l1d.demand_mshr_miss_latency::.cpu.data  26360194500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_latency::total  26360194500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.data  27190739000                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::total  27190739000                       # number of overall MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_rate::.cpu.data     0.001309                       # mshr miss rate for demand accesses
system.cpu.l1d.demand_mshr_miss_rate::total     0.001309                       # mshr miss rate for demand accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.data     0.001356                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::total     0.001356                       # mshr miss rate for overall accesses
system.cpu.l1d.demand_avg_mshr_miss_latency::.cpu.data 46119.087318                       # average overall mshr miss latency
system.cpu.l1d.demand_avg_mshr_miss_latency::total 46119.087318                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.data 45926.113159                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::total 45926.113159                       # average overall mshr miss latency
system.cpu.l1d.replacements                    591542                       # number of replacements
system.cpu.l1d.ReadReq_hits::.cpu.data      299516870                       # number of ReadReq hits
system.cpu.l1d.ReadReq_hits::total          299516870                       # number of ReadReq hits
system.cpu.l1d.ReadReq_misses::.cpu.data       205226                       # number of ReadReq misses
system.cpu.l1d.ReadReq_misses::total           205226                       # number of ReadReq misses
system.cpu.l1d.ReadReq_miss_latency::.cpu.data   7112467750                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_miss_latency::total   7112467750                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_accesses::.cpu.data    299722096                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_accesses::total      299722096                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_miss_rate::.cpu.data     0.000685                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_miss_rate::total      0.000685                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_miss_latency::.cpu.data 34656.757672                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_avg_miss_latency::total 34656.757672                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_mshr_hits::.cpu.data          121                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_hits::total           121                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_misses::.cpu.data       205105                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_misses::total       205105                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_miss_latency::.cpu.data   7057269500                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_latency::total   7057269500                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_rate::.cpu.data     0.000684                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_mshr_miss_rate::total     0.000684                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::.cpu.data 34408.081227                       # average ReadReq mshr miss latency
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::total 34408.081227                       # average ReadReq mshr miss latency
system.cpu.l1d.WriteReq_hits::.cpu.data     136579400                       # number of WriteReq hits
system.cpu.l1d.WriteReq_hits::total         136579400                       # number of WriteReq hits
system.cpu.l1d.WriteReq_misses::.cpu.data       366463                       # number of WriteReq misses
system.cpu.l1d.WriteReq_misses::total          366463                       # number of WriteReq misses
system.cpu.l1d.WriteReq_miss_latency::.cpu.data  19394540750                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_miss_latency::total  19394540750                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_accesses::.cpu.data    136945863                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_accesses::total     136945863                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_miss_rate::.cpu.data     0.002676                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_miss_rate::total     0.002676                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_miss_latency::.cpu.data 52923.598699                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_avg_miss_latency::total 52923.598699                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_mshr_misses::.cpu.data       366463                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_misses::total       366463                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_miss_latency::.cpu.data  19302925000                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_latency::total  19302925000                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_rate::.cpu.data     0.002676                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_mshr_miss_rate::total     0.002676                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::.cpu.data 52673.598699                       # average WriteReq mshr miss latency
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::total 52673.598699                       # average WriteReq mshr miss latency
system.cpu.l1d.SoftPFReq_hits::.cpu.data        87894                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_hits::total            87894                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_misses::.cpu.data        20978                       # number of SoftPFReq misses
system.cpu.l1d.SoftPFReq_misses::total          20978                       # number of SoftPFReq misses
system.cpu.l1d.SoftPFReq_accesses::.cpu.data       108872                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_accesses::total       108872                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_miss_rate::.cpu.data     0.192685                       # miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_miss_rate::total     0.192685                       # miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_mshr_misses::.cpu.data        20486                       # number of SoftPFReq MSHR misses
system.cpu.l1d.SoftPFReq_mshr_misses::total        20486                       # number of SoftPFReq MSHR misses
system.cpu.l1d.SoftPFReq_mshr_miss_latency::.cpu.data    830544500                       # number of SoftPFReq MSHR miss cycles
system.cpu.l1d.SoftPFReq_mshr_miss_latency::total    830544500                       # number of SoftPFReq MSHR miss cycles
system.cpu.l1d.SoftPFReq_mshr_miss_rate::.cpu.data     0.188166                       # mshr miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_mshr_miss_rate::total     0.188166                       # mshr miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_avg_mshr_miss_latency::.cpu.data 40542.053109                       # average SoftPFReq mshr miss latency
system.cpu.l1d.SoftPFReq_avg_mshr_miss_latency::total 40542.053109                       # average SoftPFReq mshr miss latency
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 472540000000                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.tags.tagsinuse              511.965288                       # Cycle average of tags in use
system.cpu.l1d.tags.total_refs              435530327                       # Total number of references to valid blocks.
system.cpu.l1d.tags.sampled_refs               591542                       # Sample count of references to valid blocks.
system.cpu.l1d.tags.avg_refs               736.262729                       # Average number of references to valid blocks.
system.cpu.l1d.tags.warmup_cycle               128250                       # Cycle when the warmup percentage was hit.
system.cpu.l1d.tags.occ_blocks::.cpu.data   511.965288                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_percent::.cpu.data     0.999932                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::total       0.999932                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::2          373                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.tag_accesses           3494806702                       # Number of tag accesses
system.cpu.l1d.tags.data_accesses          3494806702                       # Number of data accesses
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 472540000000                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.demand_hits::.cpu.inst      1347103074                       # number of demand (read+write) hits
system.cpu.l1i.demand_hits::total          1347103074                       # number of demand (read+write) hits
system.cpu.l1i.overall_hits::.cpu.inst     1347103074                       # number of overall hits
system.cpu.l1i.overall_hits::total         1347103074                       # number of overall hits
system.cpu.l1i.demand_misses::.cpu.inst          4948                       # number of demand (read+write) misses
system.cpu.l1i.demand_misses::total              4948                       # number of demand (read+write) misses
system.cpu.l1i.overall_misses::.cpu.inst         4948                       # number of overall misses
system.cpu.l1i.overall_misses::total             4948                       # number of overall misses
system.cpu.l1i.demand_miss_latency::.cpu.inst    231918750                       # number of demand (read+write) miss cycles
system.cpu.l1i.demand_miss_latency::total    231918750                       # number of demand (read+write) miss cycles
system.cpu.l1i.overall_miss_latency::.cpu.inst    231918750                       # number of overall miss cycles
system.cpu.l1i.overall_miss_latency::total    231918750                       # number of overall miss cycles
system.cpu.l1i.demand_accesses::.cpu.inst   1347108022                       # number of demand (read+write) accesses
system.cpu.l1i.demand_accesses::total      1347108022                       # number of demand (read+write) accesses
system.cpu.l1i.overall_accesses::.cpu.inst   1347108022                       # number of overall (read+write) accesses
system.cpu.l1i.overall_accesses::total     1347108022                       # number of overall (read+write) accesses
system.cpu.l1i.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.l1i.demand_miss_rate::total       0.000004                       # miss rate for demand accesses
system.cpu.l1i.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.l1i.overall_miss_rate::total      0.000004                       # miss rate for overall accesses
system.cpu.l1i.demand_avg_miss_latency::.cpu.inst 46871.210590                       # average overall miss latency
system.cpu.l1i.demand_avg_miss_latency::total 46871.210590                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::.cpu.inst 46871.210590                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::total 46871.210590                       # average overall miss latency
system.cpu.l1i.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1i.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1i.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1i.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1i.demand_mshr_misses::.cpu.inst         4948                       # number of demand (read+write) MSHR misses
system.cpu.l1i.demand_mshr_misses::total         4948                       # number of demand (read+write) MSHR misses
system.cpu.l1i.overall_mshr_misses::.cpu.inst         4948                       # number of overall MSHR misses
system.cpu.l1i.overall_mshr_misses::total         4948                       # number of overall MSHR misses
system.cpu.l1i.demand_mshr_miss_latency::.cpu.inst    230681750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_latency::total    230681750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::.cpu.inst    230681750                       # number of overall MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::total    230681750                       # number of overall MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.l1i.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.l1i.overall_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.l1i.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.l1i.demand_avg_mshr_miss_latency::.cpu.inst 46621.210590                       # average overall mshr miss latency
system.cpu.l1i.demand_avg_mshr_miss_latency::total 46621.210590                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::.cpu.inst 46621.210590                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::total 46621.210590                       # average overall mshr miss latency
system.cpu.l1i.replacements                      4436                       # number of replacements
system.cpu.l1i.ReadReq_hits::.cpu.inst     1347103074                       # number of ReadReq hits
system.cpu.l1i.ReadReq_hits::total         1347103074                       # number of ReadReq hits
system.cpu.l1i.ReadReq_misses::.cpu.inst         4948                       # number of ReadReq misses
system.cpu.l1i.ReadReq_misses::total             4948                       # number of ReadReq misses
system.cpu.l1i.ReadReq_miss_latency::.cpu.inst    231918750                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_miss_latency::total    231918750                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_accesses::.cpu.inst   1347108022                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_accesses::total     1347108022                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_miss_rate::total      0.000004                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_miss_latency::.cpu.inst 46871.210590                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_avg_miss_latency::total 46871.210590                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_mshr_misses::.cpu.inst         4948                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_misses::total         4948                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_miss_latency::.cpu.inst    230681750                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_latency::total    230681750                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::.cpu.inst 46621.210590                       # average ReadReq mshr miss latency
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::total 46621.210590                       # average ReadReq mshr miss latency
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 472540000000                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.tags.tagsinuse              511.951296                       # Cycle average of tags in use
system.cpu.l1i.tags.total_refs             1334159286                       # Total number of references to valid blocks.
system.cpu.l1i.tags.sampled_refs                 4436                       # Sample count of references to valid blocks.
system.cpu.l1i.tags.avg_refs             300757.278179                       # Average number of references to valid blocks.
system.cpu.l1i.tags.warmup_cycle                69250                       # Cycle when the warmup percentage was hit.
system.cpu.l1i.tags.occ_blocks::.cpu.inst   511.951296                       # Average occupied blocks per requestor
system.cpu.l1i.tags.occ_percent::.cpu.inst     0.999905                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_percent::total       0.999905                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::3          374                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::4           84                       # Occupied blocks per task id
system.cpu.l1i.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1i.tags.tag_accesses          10776869124                       # Number of tag accesses
system.cpu.l1i.tags.data_accesses         10776869124                       # Number of data accesses
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 472540000000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 472540000000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.l1_to_l2.trans_dist::ReadResp           230539                       # Transaction distribution
system.l1_to_l2.trans_dist::WritebackDirty       752611                       # Transaction distribution
system.l1_to_l2.trans_dist::CleanEvict         324799                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExReq          366463                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExResp         366463                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadSharedReq       230539                       # Transaction distribution
system.l1_to_l2.pkt_count_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port      1775650                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port        14332                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count::total              1789982                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port     63755712                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port       316672                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size::total              64072384                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.snoops                         481432                       # Total snoops (count)
system.l1_to_l2.snoopTraffic                 22302848                       # Total snoop traffic (bytes)
system.l1_to_l2.snoop_fanout::samples         1078434                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::mean           0.003849                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::stdev          0.061922                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::0               1074283     99.62%     99.62% # Request fanout histogram
system.l1_to_l2.snoop_fanout::1                  4151      0.38%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::min_value             0                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::max_value             1                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::total           1078434                       # Request fanout histogram
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED 472540000000                       # Cumulative time (in ticks) in various power states
system.l1_to_l2.reqLayer0.occupancy         399277250                       # Layer occupancy (ticks)
system.l1_to_l2.reqLayer0.utilization             0.1                       # Layer utilization (%)
system.l1_to_l2.respLayer0.occupancy        296027000                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer0.utilization            0.1                       # Layer utilization (%)
system.l1_to_l2.respLayer1.occupancy          2474000                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer1.utilization            0.0                       # Layer utilization (%)
system.l2cache.demand_hits::.cpu.inst             852                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          111467                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              112319                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            852                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         111467                       # number of overall hits
system.l2cache.overall_hits::total             112319                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          4096                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        480587                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            484683                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         4096                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       480587                       # number of overall misses
system.l2cache.overall_misses::total           484683                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    225849250                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  26577548500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  26803397750                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    225849250                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  26577548500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  26803397750                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         4948                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       592054                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          597002                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         4948                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       592054                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         597002                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.827809                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.811728                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.811862                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.827809                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.811728                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.811862                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 55138.977051                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 55302.262650                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 55300.882742                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 55138.977051                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 55302.262650                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 55300.882742                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         348482                       # number of writebacks
system.l2cache.writebacks::total               348482                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         4096                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       480587                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       484683                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         4096                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       480587                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       484683                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    224825250                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  26457401750                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  26682227000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    224825250                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  26457401750                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  26682227000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.827809                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.811728                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.811862                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.827809                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.811728                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.811862                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 54888.977051                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 55052.262650                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 55050.882742                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 54888.977051                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 55052.262650                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 55050.882742                       # average overall mshr miss latency
system.l2cache.replacements                    481432                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks       404129                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       404129                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks       404129                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       404129                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks         3145                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         3145                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data        21466                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            21466                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data       344997                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         344997                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  19050543500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  19050543500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       366463                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       366463                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.941424                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.941424                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 55219.446836                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 55219.446836                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data       344997                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       344997                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  18964294250                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  18964294250                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.941424                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.941424                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 54969.446836                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 54969.446836                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          852                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        90001                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        90853                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         4096                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data       135590                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       139686                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    225849250                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   7527005000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   7752854250                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         4948                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       225591                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       230539                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.827809                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.601043                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.605910                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 55138.977051                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 55512.980308                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 55502.013444                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         4096                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data       135590                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       139686                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    224825250                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   7493107500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   7717932750                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.827809                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.601043                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.605910                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 54888.977051                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 55262.980308                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 55252.013444                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 472540000000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4094.683624                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1148943                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               481432                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.386511                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                68750                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     5.924450                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    18.959020                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  4069.800153                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.001446                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.004629                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.993604                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999679                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          168                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3912                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses             19573208                       # Number of tag accesses
system.l2cache.tags.data_accesses            19573208                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 472540000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.avgPriority_.writebacks::samples    348482.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      4096.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    480556.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.011188448500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         21530                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         21530                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              1417595                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              327340                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       484683                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      348482                       # Number of write requests accepted
system.mem_ctrl.readBursts                     484683                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    348482                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      31                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.04                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 484683                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                348482                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   469607                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                    13993                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                     1047                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                    1960                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                    1982                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   21115                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   21503                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   21530                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   21609                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   21541                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   21536                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   21537                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   21534                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   21554                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   21653                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   21553                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   21619                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   21601                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   21537                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   21564                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   21536                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples        21530                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       22.510543                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      20.262324                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      30.865908                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127          21478     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255           50      0.23%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3968-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          21530                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        21530                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.185880                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.175857                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.590939                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16             19541     90.76%     90.76% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                26      0.12%     90.88% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              1925      8.94%     99.82% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                36      0.17%     99.99% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::30                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          21530                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                     1984                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                 31019712                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              22302848                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                      65.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      47.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                   472510515000                       # Total gap between requests
system.mem_ctrl.avgGap                      567127.18                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst       262144                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data     30755584                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.writebacks     22302848                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 554755.153002920328                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 65085673.170525245368                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.writebacks 47197799.128116138279                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst         4096                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data       480587                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.writebacks       348482                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst    121401250                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data  14322887250                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.writebacks 11068297073750                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     29638.98                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     29802.90                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.writebacks  31761459.91                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst       262144                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data     30757568                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total       31019712                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst       262144                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total       262144                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.writebacks     22302848                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total     22302848                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst         4096                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data       480587                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total          484683                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.writebacks       348482                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total         348482                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst        554755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data      65089872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total          65644627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst       554755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total       554755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.writebacks     47197799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total         47197799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.writebacks     47197799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst       554755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data     65089872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total        112842426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                484652                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts               348482                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0         31330                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1         31002                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2         30042                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3         31108                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4         30530                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5         30246                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6         29150                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7         29665                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8         29502                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9         30158                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10        30094                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11        30616                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12        30104                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13        30412                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14        30732                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15        29961                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0         22078                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1         22191                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2         21594                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3         21950                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4         21608                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5         21779                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6         21174                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7         21611                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8         21306                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9         22154                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10        21826                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11        22193                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12        21770                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13        21831                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14        21931                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15        21486                       # Per bank write bursts
system.mem_ctrl.dram.totQLat               5357063500                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat             2423260000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat         14444288500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 11053.42                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            29803.42                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits               376606                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits              306792                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             77.71                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            88.04                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples       149736                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   356.097238                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   180.601020                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   387.277104                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127        75771     50.60%     50.60% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255        14610      9.76%     60.36% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383         7363      4.92%     65.28% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511         5926      3.96%     69.24% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639         5372      3.59%     72.82% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767         4416      2.95%     75.77% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895         4270      2.85%     78.62% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023         3861      2.58%     81.20% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151        28147     18.80%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total       149736                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead               31017728                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten            22302848                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW                65.640428                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW                47.197799                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                     0.88                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                 0.51                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                0.37                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                82.03                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 472540000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy        543361140                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy        288803295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy      1735541220                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy      908201700                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 37301886960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy  34968110340                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy 152008530240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy   227754434895                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    481.979166                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 394657513250                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF  15779140000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  62103346750                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy        525753900                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy        279444825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy      1724874060                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy      910874340                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 37301886960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy  35122973640                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy 151878119040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy   227743926765                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    481.956928                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 394325034750                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF  15779140000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  62435825250                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 472540000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             139686                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       348482                       # Transaction distribution
system.membus.trans_dist::CleanEvict           131944                       # Transaction distribution
system.membus.trans_dist::ReadExReq            344997                       # Transaction distribution
system.membus.trans_dist::ReadExResp           344997                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        139686                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side_port::system.mem_ctrl.port      1449792                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2cache.mem_side_port::total      1449792                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1449792                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::system.mem_ctrl.port     53322560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::total     53322560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                53322560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            484683                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  484683    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              484683                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 472540000000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           328397750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy          242341500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
