<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0//EN"><HTML>
<HEAD>
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=ISO-8859-1">
<META HTTP-EQUIV="Content-Style-Type" CONTENT="text/css">
<META NAME="GENERATOR" CONTENT="Adobe FrameMaker 7.0/HTML Export Filter">
<LINK REL="STYLESHEET" HREF="ipexpress_tab.css" CHARSET="ISO-8859-1" TYPE="text/css">
<TITLE> SDR</TITLE>
</HEAD>
<BODY BGCOLOR="#ffffff">
<DIV>
<H4 CLASS="Heading3">
<A NAME="0_pgfId-1180080"></A><A NAME="0_WP0167"></A>SDR</H4>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180055"></A>Description:</H6>
<P CLASS="Body">
<A NAME="0_pgfId-1180056"></A>Allows you to generate a Single Data Rate Registers of the specified width and mode. Although an SDR generated for a specific width can be used for other widths, it usually requires extra care in specifying the connection while instantiating.</P>
</DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180057"></A>Devices Supported:</H6>
<P CLASS="Body">
<A NAME="0_pgfId-1180058"></A>ECP5U, ECP5UM, LatticeECP3,
LatticeSC, LatticeSCM, LIFMD, LIFMD, 
MachXO2, MachXO3D, MachXO3L, Platform Manager 2</P>
</DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1180059"></A>Version: </H6>
  <P CLASS="Body"><A NAME="0_pgfId-1173714"></A>6.1</P>
</DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1173715"></A>Revision History:</H6>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    6.1: Added LIFMDF support.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    6.0: Added LIFMD support. Added MachXO3D support.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    5.8: Added support for IOL on ECP5 with uneven sides.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    5.7: Added MachXO3L MIPI support. ECP5 update.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    5.6: Updated synchronization logic. Added ECP5 support.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
    5.5: Added MachXO3L support.</P>
  <P CLASS="Body"><A NAME="0_pgfId-1180281"></A>
    5.4: Bug fixes and minor updates.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
  5.3: LatticeECP4 update.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180158"></A>
  5.2: Minor updates.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180062"></A>
  4.2: Added support for LatticeECP3. 
  Changed VHDL "don't_touch" attribute to boolean instead of string.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180062"></A>
  4.1: Added "wire" declaration in Verilog output.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180062"></A>
  4.0: Added RSTAIL pin for AIL mode.</P>
<P CLASS="Body"><A NAME="0_pgfId-1181589"></A>
  3.3: One clock mode removed.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180063"></A>
  3.2: Added single clock option for x1 gear inputs and bidirectional.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180064"></A>
  3.1: The CLKMODE attribute for output registers is removed.
  (It is available only for input registers).</P>
<P CLASS="Body"><A NAME="0_pgfId-1180065"></A>
  3.0: Added CLKMODE to allow the user to specify IO clock routing.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180066"></A>
  2.0: Updated for compatibility with IPexpress.</P>
<P CLASS="Body"><A NAME="0_pgfId-1180067"></A>
  1.0: Original released version.</P>
</DIV>

<DIV>
<H6 CLASS="HeadingRunIn">
<A NAME="0_pgfId-1176032"></A>References</H6>
<P CLASS="Body">
  <A NAME="0_pgfId-1176034"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=50467" CLASS="URL">TN1265</A></SPAN>
  - ECP5 High-Speed I/O Interface</P>
<P CLASS="Body">
  <A NAME="0_pgfId-1176034"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/view_document?document_id=39084" CLASS="URL">TN1203</A></SPAN>
  - Implementing High-Speed Interfaces with MachXO2 Devices</P>
<P CLASS="Body">
  <A NAME="0_pgfId-1176034"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/view_document?document_id=50122" CLASS="URL">TN1281</A></SPAN>
  - Implementing High-Speed Interfaces with MachXO3L Devices</P>
  <P CLASS="Body">
  <A NAME="0_pgfId-1176034"></A><SPAN CLASS="Hyperlink">
  <A HREF="http://www.latticesemi.com/view_document?document_id=51653" CLASS="URL">TN1301</A></SPAN>
  - CrossLink High-Speed I/O Interface</P>
</DIV>
</DIV>
</BODY>
</HTML>
