
---------- Begin Simulation Statistics ----------
final_tick                                42316840000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78353                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675124                       # Number of bytes of host memory used
host_op_rate                                   147599                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1276.28                       # Real time elapsed on the host
host_tick_rate                               33156436                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     188377356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042317                       # Number of seconds simulated
sim_ticks                                 42316840000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 121884932                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 59092461                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     188377356                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.846337                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.846337                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5571552                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3143591                       # number of floating regfile writes
system.cpu.idleCycles                           86707                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               733380                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22525022                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.341582                       # Inst execution rate
system.cpu.iew.exec_refs                     39587137                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15997299                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5320932                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              24026888                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 73                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6753                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16289794                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           203142699                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              23589838                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1697915                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             198176708                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  48737                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3514096                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 538741                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3598590                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1176                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       554491                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         178889                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 221788366                       # num instructions consuming a value
system.cpu.iew.wb_count                     197769946                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.620653                       # average fanout of values written-back
system.cpu.iew.wb_producers                 137653645                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.336776                       # insts written-back per cycle
system.cpu.iew.wb_sent                      197934658                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                302485366                       # number of integer regfile reads
system.cpu.int_regfile_writes               157117072                       # number of integer regfile writes
system.cpu.ipc                               1.181563                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.181563                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1750202      0.88%      0.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             154059092     77.08%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               750800      0.38%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                812989      0.41%     78.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              478038      0.24%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  482      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               193874      0.10%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               404468      0.20%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             1265637      0.63%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                378      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22929259     11.47%     91.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14580816      7.29%     98.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1046740      0.52%     99.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1601795      0.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              199874628                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 5431077                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            10713198                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      5062535                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            6536884                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3384434                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016933                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2819972     83.32%     83.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     83.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     83.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     28      0.00%     83.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     83.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   6632      0.20%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   120      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 313306      9.26%     92.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                104292      3.08%     95.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             19171      0.57%     96.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           120909      3.57%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              196077783                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          477036573                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    192707411                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         211372279                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  203142520                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 199874628                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 179                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        14765308                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             69112                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            113                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     17017078                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      84546974                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.364066                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.477035                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            33637394     39.79%     39.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6529336      7.72%     47.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             8042221      9.51%     57.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             9126363     10.79%     67.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8014864      9.48%     77.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5889855      6.97%     84.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7272793      8.60%     92.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3536912      4.18%     97.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2497236      2.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        84546974                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.361644                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            654746                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           164369                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             24026888                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16289794                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                84443779                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         84633681                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1306                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   128                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       201784                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        412276                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           37                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       404030                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          864                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       809079                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            874                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                24689262                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20508142                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            630784                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9303725                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8988952                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             96.616699                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1095728                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          548531                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             505686                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            42845                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          354                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        14725048                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            534354                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     82393103                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.286324                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.814851                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        36594756     44.41%     44.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        10073724     12.23%     56.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         4956744      6.02%     62.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         9435753     11.45%     74.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2877478      3.49%     77.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3496960      4.24%     81.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3272867      3.97%     85.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2027597      2.46%     88.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9657224     11.72%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     82393103                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              188377356                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    38036846                       # Number of memory references committed
system.cpu.commit.loads                      22459262                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                   21544942                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4463062                       # Number of committed floating point instructions.
system.cpu.commit.integer                   184964991                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                984766                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1710424      0.91%      0.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    145124422     77.04%     77.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       740405      0.39%     78.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       795782      0.42%     78.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       476249      0.25%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        96914      0.05%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     79.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       255066      0.14%     79.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      1140687      0.61%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     21743474     11.54%     91.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     14086201      7.48%     98.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       715788      0.38%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1491383      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    188377356                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9657224                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34727282                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34727282                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34727282                       # number of overall hits
system.cpu.dcache.overall_hits::total        34727282                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       349326                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         349326                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       349326                       # number of overall misses
system.cpu.dcache.overall_misses::total        349326                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22753229492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22753229492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22753229492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22753229492                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35076608                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35076608                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35076608                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35076608                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009959                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009959                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009959                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009959                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65134.657861                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65134.657861                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65134.657861                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65134.657861                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        22385                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               834                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.840528                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       243179                       # number of writebacks
system.cpu.dcache.writebacks::total            243179                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        90187                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        90187                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        90187                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        90187                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       259139                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       259139                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       259139                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       259139                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18315946492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18315946492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18315946492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18315946492                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007388                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007388                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007388                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007388                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70680.007610                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70680.007610                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70680.007610                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70680.007610                       # average overall mshr miss latency
system.cpu.dcache.replacements                 258626                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     19343395                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19343395                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       155628                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        155628                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8291058000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8291058000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     19499023                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19499023                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007981                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007981                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53274.847714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53274.847714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        77617                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        77617                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        78011                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        78011                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4269135000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4269135000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54724.782402                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54724.782402                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15383887                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15383887                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       193698                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       193698                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14462171492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14462171492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15577585                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012434                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012434                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74663.504486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74663.504486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        12570                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12570                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       181128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       181128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14046811492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14046811492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011627                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011627                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77551.850029                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77551.850029                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  42316840000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.643377                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34986421                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            259138                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            135.010770                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.643377                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999303                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999303                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          212                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70412354                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70412354                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42316840000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 20067462                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              30429119                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  31256762                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2254890                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 538741                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              8941427                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 96702                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              209798684                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                541754                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    23616215                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    15997303                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         23418                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        109810                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  42316840000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  42316840000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42316840000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           21340971                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      114958357                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    24689262                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10590366                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      62567737                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1270860                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  341                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2451                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  17376354                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                178656                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           84546974                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.556117                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.373196                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 48515416     57.38%     57.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1496210      1.77%     59.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  4063193      4.81%     63.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3217986      3.81%     67.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1918193      2.27%     70.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2280207      2.70%     72.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2356459      2.79%     75.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1971642      2.33%     77.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18727668     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             84546974                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.291719                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.358305                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     17229680                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17229680                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17229680                       # number of overall hits
system.cpu.icache.overall_hits::total        17229680                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       146673                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         146673                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       146673                       # number of overall misses
system.cpu.icache.overall_misses::total        146673                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2017783000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2017783000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2017783000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2017783000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17376353                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17376353                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17376353                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17376353                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008441                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008441                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008441                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008441                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13757.017311                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13757.017311                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13757.017311                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13757.017311                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          401                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.555556                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       145403                       # number of writebacks
system.cpu.icache.writebacks::total            145403                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          762                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          762                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          762                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          762                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       145911                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       145911                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       145911                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       145911                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1836067000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1836067000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1836067000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1836067000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008397                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008397                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008397                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008397                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12583.472117                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12583.472117                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12583.472117                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12583.472117                       # average overall mshr miss latency
system.cpu.icache.replacements                 145403                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17229680                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17229680                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       146673                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        146673                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2017783000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2017783000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17376353                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17376353                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008441                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008441                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13757.017311                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13757.017311                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          762                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          762                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       145911                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       145911                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1836067000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1836067000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008397                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008397                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12583.472117                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12583.472117                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  42316840000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.629876                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17375591                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            145911                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            119.083489                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.629876                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989511                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989511                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34898617                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34898617                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42316840000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    17376728                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           509                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  42316840000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  42316840000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42316840000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     4068603                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1567626                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                25451                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1176                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 712208                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                48032                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    448                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  42316840000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 538741                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 21196408                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9877591                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2476                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  32326790                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20604968                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              207923126                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 64726                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 720011                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    375                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               19525786                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           230966225                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   543138731                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                318195858                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6498520                       # Number of floating rename lookups
system.cpu.rename.committedMaps             208332735                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 22633432                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      55                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11476634                       # count of insts added to the skid buffer
system.cpu.rob.reads                        275795292                       # The number of ROB reads
system.cpu.rob.writes                       408366342                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  188377356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               144539                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                50012                       # number of demand (read+write) hits
system.l2.demand_hits::total                   194551                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              144539                       # number of overall hits
system.l2.overall_hits::.cpu.data               50012                       # number of overall hits
system.l2.overall_hits::total                  194551                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1371                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             209126                       # number of demand (read+write) misses
system.l2.demand_misses::total                 210497                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1371                       # number of overall misses
system.l2.overall_misses::.cpu.data            209126                       # number of overall misses
system.l2.overall_misses::total                210497                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     95468000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17390033000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17485501000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     95468000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17390033000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17485501000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           145910                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           259138                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               405048                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          145910                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          259138                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              405048                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009396                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.807006                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.519684                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009396                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.807006                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.519684                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69633.843910                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83155.767336                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83067.696927                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69633.843910                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83155.767336                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83067.696927                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198752                       # number of writebacks
system.l2.writebacks::total                    198752                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1371                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        209126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            210497                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1371                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       209126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           210497                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     81456500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15263267500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15344724000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     81456500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15263267500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15344724000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.807006                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.519684                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.807006                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.519684                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59413.931437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72985.986917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72897.589989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59413.931437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72985.986917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72897.589989                       # average overall mshr miss latency
system.l2.replacements                         202618                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       243179                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           243179                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       243179                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       243179                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       145403                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           145403                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       145403                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       145403                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           35                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            35                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             19830                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19830                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          161314                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161314                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13559349000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13559349000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        181144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            181144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.890529                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.890529                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84055.624434                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84055.624434                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       161314                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161314                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11919202750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11919202750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.890529                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.890529                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73888.210261                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73888.210261                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         144539                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             144539                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1371                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1371                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     95468000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     95468000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       145910                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         145910                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009396                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009396                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69633.843910                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69633.843910                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1371                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1371                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     81456500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     81456500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009396                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009396                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59413.931437                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59413.931437                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         30182                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             30182                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        47812                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           47812                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3830684000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3830684000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        77994                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         77994                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.613022                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.613022                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80119.718899                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80119.718899                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        47812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        47812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3344064750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3344064750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.613022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.613022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69941.954949                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69941.954949                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  42316840000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8125.469755                       # Cycle average of tags in use
system.l2.tags.total_refs                      809022                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    210810                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.837683                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.158615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        37.152834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8072.158306                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.985371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991879                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2191                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5693                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          154                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6683266                       # Number of tag accesses
system.l2.tags.data_accesses                  6683266                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42316840000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    198752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    209122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000710274500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11893                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11893                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              611433                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             186975                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      210497                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198752                       # Number of write requests accepted
system.mem_ctrls.readBursts                    210497                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198752                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                210497                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198752                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  164693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.697805                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.831046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.231704                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         11888     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11893                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.709325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.675416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.088272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8155     68.57%     68.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.05%     68.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2916     24.52%     93.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              668      5.62%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              146      1.23%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11893                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13471808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12720128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    318.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    300.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   42316576500                       # Total gap between requests
system.mem_ctrls.avgGap                     103400.56                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        87744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13383808                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12718336                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2073500.762344258139                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 316276168.069260358810                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 300550230.121152698994                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1371                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       209126                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       198752                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     36213500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8362122250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1009942653500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26413.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39986.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5081421.34                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        87744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13384064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13471808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        87744                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        87744                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12720128                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12720128                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1371                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       209126                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         210497                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       198752                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        198752                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2073501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    316282218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        318355718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2073501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2073501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    300592577                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       300592577                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    300592577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2073501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    316282218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       618948296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               210493                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              198724                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12916                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        13065                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13281                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13083                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        13114                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13114                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        12178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12311                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        12501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12564                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12385                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12540                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12386                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        12317                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12466                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4451592000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1052465000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8398335750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21148.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39898.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               77846                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              91259                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            36.98                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           45.92                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       240103                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   109.075055                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    86.713162                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   110.307318                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       174157     72.53%     72.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        45281     18.86%     91.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9560      3.98%     95.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5175      2.16%     97.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3544      1.48%     99.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1315      0.55%     99.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          600      0.25%     99.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          218      0.09%     99.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          253      0.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       240103                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13471552                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12718336                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              318.349669                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              300.550230                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.84                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               41.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  42316840000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       858949140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       456527115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      751463580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     518236380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3339953760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  18223275630                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    903750240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   25052155845                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   592.013861                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2196595250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1412840000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  38707404750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       855450540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       454663770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      751456440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     519102900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3339953760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18168464430                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    949907040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   25038998880                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   591.702946                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2315905250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1412840000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  38588094750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  42316840000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              49183                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198752                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3027                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161314                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161314                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49183                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       622773                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       622773                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 622773                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     26191936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     26191936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26191936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            210497                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  210497    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              210497                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  42316840000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           301821000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          263121250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            223905                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       441931                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       145403                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           19313                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           181144                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          181144                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        145911                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        77994                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       437224                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       776904                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1214128                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     18644032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     32148288                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               50792320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          202619                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12720192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           607668                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001517                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039343                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 606756     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    902      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             607668                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  42316840000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          793121500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         218874983                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         388707500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
