// Seed: 3603644230
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    input tri id_2,
    output tri0 id_3,
    input supply0 id_4,
    input supply1 id_5
);
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    input uwire id_2,
    input wire id_3,
    input supply1 id_4,
    output supply1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    output tri id_8,
    output tri0 id_9,
    input tri1 id_10
);
  wire id_12;
  wire id_13;
  module_0(
      id_0, id_5, id_6, id_5, id_2, id_4
  );
  assign id_1 = !id_0;
  assign id_9 = 1;
endmodule
