
---------- Begin Simulation Statistics ----------
sim_seconds                                  3.381964                       # Number of seconds simulated
sim_ticks                                3381963735000                       # Number of ticks simulated
final_tick                               3381963735000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1144368                       # Simulator instruction rate (inst/s)
host_op_rate                                  1341009                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1621472348                       # Simulator tick rate (ticks/s)
host_mem_usage                                 844636                       # Number of bytes of host memory used
host_seconds                                  2085.74                       # Real time elapsed on the host
sim_insts                                  2386850277                       # Number of instructions simulated
sim_ops                                    2796990162                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.nvmem.bytes_read::cpu0.inst           20                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu1.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu2.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu3.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu4.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu5.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu6.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu7.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total           356                       # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst           20                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu1.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu2.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu3.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu4.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu5.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu6.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu7.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total          356                       # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst            5                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu1.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu2.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu3.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu4.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu5.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu6.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu7.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total             89                       # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu1.inst           14                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu2.inst           14                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu3.inst           14                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu4.inst           14                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu5.inst           14                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu6.inst           14                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu7.inst           14                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total              105                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst            6                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu1.inst           14                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu2.inst           14                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu3.inst           14                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu4.inst           14                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu5.inst           14                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu6.inst           14                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu7.inst           14                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total          105                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu1.inst           14                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu2.inst           14                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu3.inst           14                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu4.inst           14                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu5.inst           14                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu6.inst           14                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu7.inst           14                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total             105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytes_read::realview.ide       389112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.dtb.walker      1759612                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker       422244                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst     2286710000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data      504159982                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker       594228                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker       272056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst      482863816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data      126994473                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker       812096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.itb.walker       412860                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst      689815108                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data      204260026                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker       857516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker       367052                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst      945086004                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data      264743705                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.dtb.walker       485192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.itb.walker       244280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst     1207204156                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data      301486821                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.dtb.walker       888624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.itb.walker       404892                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst     1275161748                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data      379541752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.dtb.walker       502660                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.itb.walker       240032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst     1178365780                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data      356793303                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.dtb.walker      1367524                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.itb.walker       567912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst     1739761568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data      523838638                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        12477374772                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst   2286710000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst    482863816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst    689815108                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst    945086004                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst   1207204156                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst   1275161748                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst   1178365780                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst   1739761568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    9804968180                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::realview.ide     12255744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu0.data    453124242                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu1.data     99158116                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu2.data    114520734                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu3.data    122826406                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu4.data     67924561                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu5.data    123803259                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu6.data     62798844                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu7.data    151628237                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1208040143                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::realview.ide         8319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker       439903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker       105561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst       571677500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data       112441708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker       148557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker        68014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst       120715954                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data        27977868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker       203024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.itb.walker       103215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst       172453777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data        46050455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker       214379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker        91763                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst       236271501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data        62888866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.dtb.walker       121298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.itb.walker        61070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst       301801039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data        81414822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.dtb.walker       222156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.itb.walker       101223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst       318790437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data        90418881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.dtb.walker       125665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.itb.walker        60008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst       294591445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data        88308346                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.dtb.walker       341881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.itb.walker       141978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst       434940392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data       126435713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total          3089736718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide       191496                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data      114591313                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu1.data       25079786                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu2.data       29269798                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu3.data       31213750                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu4.data       17216168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu5.data       31281324                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu6.data       15971604                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu7.data       38629119                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total          303444358                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::realview.ide         115055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.dtb.walker       520293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker       124852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst         676148587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         149073148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker       175705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker        80443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst         142776166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          37550513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker       240126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.itb.walker       122077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst         203968807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          60396871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker       253556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker       108532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst         279448888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          78281060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.dtb.walker       143465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.itb.walker        72230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst         356953608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          89145492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.dtb.walker       262754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.itb.walker       119721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst         377047730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data         112225258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.dtb.walker       148630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.itb.walker        70974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst         348426498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data         105498855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.dtb.walker       404358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.itb.walker       167924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst         514423484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data         154891855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3689387513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    676148587                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst    142776166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst    203968807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst    279448888                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst    356953608                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst    377047730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst    348426498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst    514423484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       2899193767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide       3623854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data        133982585                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu1.data         29319686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu2.data         33862200                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu3.data         36318073                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu4.data         20084355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu5.data         36606915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu6.data         18568751                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu7.data         44834377                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            357200797                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide       3738909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker       520293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker       124852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        676148587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        283055733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker       175705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker        80443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst        142776166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         66870199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker       240126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.itb.walker       122077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst        203968807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         94259071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker       253556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker       108532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst        279448888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        114599133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.dtb.walker       143465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.itb.walker        72230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst        356953608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data        109229847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.dtb.walker       262754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.itb.walker       119721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst        377047730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data        148832173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.dtb.walker       148630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.itb.walker        70974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst        348426498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data        124067607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.dtb.walker       404358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.itb.walker       167924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst        514423484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data        199726232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4046588310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   3269026947500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    112931000000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        220893036000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        220893036000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         73159742250                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         73159742250                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1964999547750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1964999547750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2259052326000                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2259052326000                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq          3078986886                       # Transaction distribution
system.membus.trans_dist::ReadResp         3084240722                       # Transaction distribution
system.membus.trans_dist::WriteReq          298277970                       # Transaction distribution
system.membus.trans_dist::WriteResp         298277970                       # Transaction distribution
system.membus.trans_dist::SoftPFReq           5556924                       # Transaction distribution
system.membus.trans_dist::SoftPFResp          5556924                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq       5253836                       # Transaction distribution
system.membus.trans_dist::StoreCondReq        5217379                       # Transaction distribution
system.membus.trans_dist::StoreCondResp       5217379                       # Transaction distribution
system.membus.pkt_count_system.iobridge.master::system.mem_ctrls.port       399630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iobridge.master::total       399630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache_port::system.realview.nvmem.port           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache_port::system.mem_ctrls.port   1143355000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache_port::total   1143355010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::system.bridge.slave       146888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::system.realview.gic.pio        17312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::system.mem_ctrls.port    454066166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::total    454230366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.itb.walker.dma::system.mem_ctrls.port       211122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.itb.walker.dma::total       211122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dtb.walker.dma::system.mem_ctrls.port       879806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dtb.walker.dma::total       879806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache_port::system.realview.nvmem.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache_port::system.mem_ctrls.port    241431908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache_port::total    241431932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::system.bridge.slave         1478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::system.realview.gic.pio        11082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::system.mem_ctrls.port    106115412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::total    106127972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.itb.walker.dma::system.mem_ctrls.port       136028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.itb.walker.dma::total       136028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dtb.walker.dma::system.mem_ctrls.port       297114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dtb.walker.dma::total       297114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache_port::system.realview.nvmem.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache_port::system.mem_ctrls.port    344907554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache_port::total    344907578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::system.bridge.slave         1262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::system.realview.gic.pio         5294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::system.mem_ctrls.port    150640514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::total    150647070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.itb.walker.dma::system.mem_ctrls.port       206430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.itb.walker.dma::total       206430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dtb.walker.dma::system.mem_ctrls.port       406048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dtb.walker.dma::total       406048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache_port::system.realview.nvmem.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache_port::system.mem_ctrls.port    472543002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache_port::total    472543026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::system.bridge.slave         1586                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::system.realview.gic.pio         6794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::system.mem_ctrls.port    188205344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::total    188213724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.itb.walker.dma::system.mem_ctrls.port       183526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.itb.walker.dma::total       183526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dtb.walker.dma::system.mem_ctrls.port       428758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dtb.walker.dma::total       428758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache_port::system.realview.nvmem.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache_port::system.mem_ctrls.port    603602078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache_port::total    603602102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache_port::system.bridge.slave          796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache_port::system.realview.gic.pio         6318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache_port::system.mem_ctrls.port    197262000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache_port::total    197269114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.itb.walker.dma::system.mem_ctrls.port       122140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.itb.walker.dma::total       122140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dtb.walker.dma::system.mem_ctrls.port       242596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dtb.walker.dma::total       242596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache_port::system.realview.nvmem.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache_port::system.mem_ctrls.port    637580874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache_port::total    637580898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache_port::system.bridge.slave         3204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache_port::system.realview.gic.pio         6804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache_port::system.mem_ctrls.port    243400506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache_port::total    243410514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.itb.walker.dma::system.mem_ctrls.port       202446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.itb.walker.dma::total       202446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dtb.walker.dma::system.mem_ctrls.port       444312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dtb.walker.dma::total       444312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache_port::system.realview.nvmem.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache_port::system.mem_ctrls.port    589182890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache_port::total    589182914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache_port::system.bridge.slave         2342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache_port::system.realview.gic.pio         4888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache_port::system.mem_ctrls.port    208559964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache_port::total    208567194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.itb.walker.dma::system.mem_ctrls.port       120016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.itb.walker.dma::total       120016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dtb.walker.dma::system.mem_ctrls.port       251330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dtb.walker.dma::total       251330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache_port::system.realview.nvmem.port           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache_port::system.mem_ctrls.port    869880784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache_port::total    869880808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache_port::system.bridge.slave         1658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache_port::system.realview.gic.pio         5360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache_port::system.mem_ctrls.port    330129730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache_port::total    330136748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.itb.walker.dma::system.mem_ctrls.port       283956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.itb.walker.dma::total       283956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dtb.walker.dma::system.mem_ctrls.port       683762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dtb.walker.dma::total       683762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             6786585990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iobridge.master::system.mem_ctrls.port     12644856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iobridge.master::total     12644856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache_port::system.realview.nvmem.port           20                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache_port::system.mem_ctrls.port   2286710000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache_port::total   2286710020                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::system.bridge.slave       185167                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::system.realview.gic.pio        34624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::system.mem_ctrls.port    957284480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::total    957504271                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.itb.walker.dma::system.mem_ctrls.port       422244                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.itb.walker.dma::total       422244                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dtb.walker.dma::system.mem_ctrls.port      1759612                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dtb.walker.dma::total      1759612                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache_port::system.realview.nvmem.port           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache_port::system.mem_ctrls.port    482863816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache_port::total    482863864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::system.bridge.slave          865                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::system.realview.gic.pio        22164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::system.mem_ctrls.port    226152813                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::total    226175842                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.itb.walker.dma::system.mem_ctrls.port       272056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.itb.walker.dma::total       272056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dtb.walker.dma::system.mem_ctrls.port       594228                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dtb.walker.dma::total       594228                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache_port::system.realview.nvmem.port           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache_port::system.mem_ctrls.port    689815108                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache_port::total    689815156                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::system.bridge.slave          739                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::system.realview.gic.pio        10588                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::system.mem_ctrls.port    318780776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::total    318792103                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.itb.walker.dma::system.mem_ctrls.port       412860                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.itb.walker.dma::total       412860                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dtb.walker.dma::system.mem_ctrls.port       812096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dtb.walker.dma::total       812096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache_port::system.realview.nvmem.port           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache_port::system.mem_ctrls.port    945086004                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache_port::total    945086052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::system.bridge.slave          928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::system.realview.gic.pio        13588                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::system.mem_ctrls.port    387570347                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::total    387584863                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.itb.walker.dma::system.mem_ctrls.port       367052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.itb.walker.dma::total       367052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dtb.walker.dma::system.mem_ctrls.port       857516                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dtb.walker.dma::total       857516                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache_port::system.realview.nvmem.port           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache_port::system.mem_ctrls.port   1207204156                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache_port::total   1207204204                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache_port::system.bridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache_port::system.realview.gic.pio        12636                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache_port::system.mem_ctrls.port    369411422                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache_port::total    369424526                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.itb.walker.dma::system.mem_ctrls.port       244280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.itb.walker.dma::total       244280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dtb.walker.dma::system.mem_ctrls.port       485192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dtb.walker.dma::total       485192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache_port::system.realview.nvmem.port           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache_port::system.mem_ctrls.port   1275161748                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache_port::total   1275161796                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache_port::system.bridge.slave         2860                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache_port::system.realview.gic.pio        13608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache_port::system.mem_ctrls.port    503345203                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache_port::total    503361671                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.itb.walker.dma::system.mem_ctrls.port       404892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.itb.walker.dma::total       404892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dtb.walker.dma::system.mem_ctrls.port       888624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dtb.walker.dma::total       888624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache_port::system.realview.nvmem.port           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache_port::system.mem_ctrls.port   1178365780                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache_port::total   1178365828                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache_port::system.bridge.slave         1789                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache_port::system.realview.gic.pio         9776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache_port::system.mem_ctrls.port    419592275                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache_port::total    419603840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.itb.walker.dma::system.mem_ctrls.port       240032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.itb.walker.dma::total       240032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dtb.walker.dma::system.mem_ctrls.port       502660                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dtb.walker.dma::total       502660                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache_port::system.realview.nvmem.port           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache_port::system.mem_ctrls.port   1739761568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache_port::total   1739761616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache_port::system.bridge.slave          970                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache_port::system.realview.gic.pio        10720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache_port::system.mem_ctrls.port    675467011                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache_port::total    675478701                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.itb.walker.dma::system.mem_ctrls.port       567912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.itb.walker.dma::total       567912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dtb.walker.dma::system.mem_ctrls.port      1367524                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dtb.walker.dma::total      1367524                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             13685737989                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples        2272983208                       # Request fanout histogram
system.membus.snoop_fanout::mean            39.708890                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.454274                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::34                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::35                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::36                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::37                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::38                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::39              661688383     29.11%     29.11% # Request fanout histogram
system.membus.snoop_fanout::40             1611294825     70.89%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              39                       # Request fanout histogram
system.membus.snoop_fanout::max_value              40                       # Request fanout histogram
system.membus.snoop_fanout::total          2272983208                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      3                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                      368640                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                           324                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2765                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                   12255744                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         3513                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                52075                       # Transaction distribution
system.iobus.trans_dist::ReadResp               52075                       # Transaction distribution
system.iobus.trans_dist::WriteReq              227347                       # Transaction distribution
system.iobus.trans_dist::WriteResp             227347                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        59448                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          134                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio          834                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        55704                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf          210                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf          164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       159214                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iobridge.slave       399630                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       399630                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  558844                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        75130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio        32145                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf          265                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf          253                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       193786                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iobridge.slave     12644856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total     12644856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 12838642                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                   112348974                       # DTB read hits
system.cpu0.dtb.read_misses                    143756                       # DTB read misses
system.cpu0.dtb.write_hits                  114552840                       # DTB write hits
system.cpu0.dtb.write_misses                    99685                       # DTB write misses
system.cpu0.dtb.flush_tlb                        2503                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                   45482                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                  109149                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                  9049                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                     1886                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses               112492730                       # DTB read accesses
system.cpu0.dtb.write_accesses              114652525                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                        226901814                       # DTB hits
system.cpu0.dtb.misses                         243441                       # DTB misses
system.cpu0.dtb.accesses                    227145255                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   571618260                       # ITB inst hits
system.cpu0.itb.inst_misses                     56740                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                        2503                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                   45482                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                   44574                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               571675000                       # ITB inst accesses
system.cpu0.itb.hits                        571618260                       # DTB hits
system.cpu0.itb.misses                          56740                       # DTB misses
system.cpu0.itb.accesses                    571675000                       # DTB accesses
system.cpu0.numCycles                      6763931563                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  556961884                       # Number of instructions committed
system.cpu0.committedOps                    706607607                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            626343610                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                 45401                       # Number of float alu accesses
system.cpu0.num_func_calls                   42270349                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     75277280                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   626343610                       # number of integer instructions
system.cpu0.num_fp_insts                        45401                       # number of float instructions
system.cpu0.num_int_register_reads         1120096284                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         396080707                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               36878                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               9052                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads          2126909597                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          277547197                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    241930322                       # number of memory refs
system.cpu0.num_load_insts                  114235285                       # Number of load instructions
system.cpu0.num_store_insts                 127695037                       # Number of store instructions
system.cpu0.num_idle_cycles              6042602685.200645                       # Number of idle cycles
system.cpu0.num_busy_cycles              721328877.799355                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.106643                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.893357                       # Percentage of idle cycles
system.cpu0.Branches                        122964250                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                 2986      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                469450497     65.91%     65.91% # Class of executed instruction
system.cpu0.op_class::IntMult                  826640      0.12%     66.03% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  9      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                 82      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                 24      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  4      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc             14694      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 7      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     66.03% # Class of executed instruction
system.cpu0.op_class::MemRead               114235285     16.04%     82.07% # Class of executed instruction
system.cpu0.op_class::MemWrite              127695037     17.93%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 712225265                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    4092                       # number of quiesce instructions executed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    27911284                       # DTB read hits
system.cpu1.dtb.read_misses                     74977                       # DTB read misses
system.cpu1.dtb.write_hits                   25074179                       # DTB write hits
system.cpu1.dtb.write_misses                    13052                       # DTB write misses
system.cpu1.dtb.flush_tlb                        2503                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                   45482                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                   48494                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                  5917                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                     2741                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                27986261                       # DTB read accesses
system.cpu1.dtb.write_accesses               25087231                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         52985463                       # DTB hits
system.cpu1.dtb.misses                          88029                       # DTB misses
system.cpu1.dtb.accesses                     53073492                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                   120685599                       # ITB inst hits
system.cpu1.itb.inst_misses                     36245                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                        2503                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                   45482                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                   26575                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               120721844                       # ITB inst accesses
system.cpu1.itb.hits                        120685599                       # DTB hits
system.cpu1.itb.misses                          36245                       # DTB misses
system.cpu1.itb.accesses                    120721844                       # DTB accesses
system.cpu1.numCycles                      6763878121                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  115778185                       # Number of instructions committed
system.cpu1.committedOps                    145149954                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            127609346                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                 39871                       # Number of float alu accesses
system.cpu1.num_func_calls                    6019335                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     15558953                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   127609346                       # number of integer instructions
system.cpu1.num_fp_insts                        39871                       # number of float instructions
system.cpu1.num_int_register_reads          224892042                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          86391894                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads               34653                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes               5216                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           432044384                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           55809631                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     54267154                       # number of memory refs
system.cpu1.num_load_insts                   28348643                       # Number of load instructions
system.cpu1.num_store_insts                  25918511                       # Number of store instructions
system.cpu1.num_idle_cycles              6613786894.691978                       # Number of idle cycles
system.cpu1.num_busy_cycles              150091226.308022                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.022190                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.977810                       # Percentage of idle cycles
system.cpu1.Branches                         22843682                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                  984      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 91074494     62.61%     62.61% # Class of executed instruction
system.cpu1.op_class::IntMult                  119524      0.08%     62.69% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     62.69% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     62.69% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     62.69% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     62.69% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     62.69% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     62.69% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     62.69% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     62.69% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     62.69% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     62.69% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     62.69% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     62.69% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     62.69% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     62.69% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     62.69% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     62.69% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     62.69% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     62.69% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     62.69% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     62.69% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     62.69% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     62.69% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     62.69% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc              8241      0.01%     62.70% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     62.70% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     62.70% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     62.70% # Class of executed instruction
system.cpu1.op_class::MemRead                28348643     19.49%     82.18% # Class of executed instruction
system.cpu1.op_class::MemWrite               25918511     17.82%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 145470397                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    5109                       # number of quiesce instructions executed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    32619385                       # DTB read hits
system.cpu2.dtb.read_misses                    101818                       # DTB read misses
system.cpu2.dtb.write_hits                   29261587                       # DTB write hits
system.cpu2.dtb.write_misses                    12563                       # DTB write misses
system.cpu2.dtb.flush_tlb                        2503                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                   45482                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                   53663                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                  4690                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                     1781                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                32721203                       # DTB read accesses
system.cpu2.dtb.write_accesses               29274150                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         61880972                       # DTB hits
system.cpu2.dtb.misses                         114381                       # DTB misses
system.cpu2.dtb.accesses                     61995353                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   132399052                       # ITB inst hits
system.cpu2.itb.inst_misses                     53845                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                        2503                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                   45482                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                   34804                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               132452897                       # ITB inst accesses
system.cpu2.itb.hits                        132399052                       # DTB hits
system.cpu2.itb.misses                          53845                       # DTB misses
system.cpu2.itb.accesses                    132452897                       # DTB accesses
system.cpu2.numCycles                      6683882329                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  164113338                       # Number of instructions committed
system.cpu2.committedOps                    200728813                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            170182854                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                 24157                       # Number of float alu accesses
system.cpu2.num_func_calls                    8740789                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     29626053                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   170182854                       # number of integer instructions
system.cpu2.num_fp_insts                        24157                       # number of float instructions
system.cpu2.num_int_register_reads          299724780                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         109906587                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads               17438                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes               6674                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           592876534                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes          101015772                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     76342513                       # number of memory refs
system.cpu2.num_load_insts                   46291219                       # Number of load instructions
system.cpu2.num_store_insts                  30051294                       # Number of store instructions
system.cpu2.num_idle_cycles              6477282680.403625                       # Number of idle cycles
system.cpu2.num_busy_cycles              206599648.596375                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.030910                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.969090                       # Percentage of idle cycles
system.cpu2.Branches                         40848643                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                  781      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                124551321     61.98%     61.98% # Class of executed instruction
system.cpu2.op_class::IntMult                   53471      0.03%     62.01% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc              3802      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     62.01% # Class of executed instruction
system.cpu2.op_class::MemRead                46291219     23.04%     85.05% # Class of executed instruction
system.cpu2.op_class::MemWrite               30051294     14.95%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 200951888                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    2095                       # number of quiesce instructions executed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    36114221                       # DTB read hits
system.cpu3.dtb.read_misses                    110287                       # DTB read misses
system.cpu3.dtb.write_hits                   31203849                       # DTB write hits
system.cpu3.dtb.write_misses                    16980                       # DTB write misses
system.cpu3.dtb.flush_tlb                        2503                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                   45482                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                   65475                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                  7766                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                     3146                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                36224508                       # DTB read accesses
system.cpu3.dtb.write_accesses               31220829                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         67318070                       # DTB hits
system.cpu3.dtb.misses                         127267                       # DTB misses
system.cpu3.dtb.accesses                     67445337                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                   156210859                       # ITB inst hits
system.cpu3.itb.inst_misses                     49011                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                        2503                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                   45482                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                   36053                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses               156259870                       # ITB inst accesses
system.cpu3.itb.hits                        156210859                       # DTB hits
system.cpu3.itb.misses                          49011                       # DTB misses
system.cpu3.itb.accesses                    156259870                       # DTB accesses
system.cpu3.numCycles                      6763930456                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  229414226                       # Number of instructions committed
system.cpu3.committedOps                    267807677                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            217826545                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                 67341                       # Number of float alu accesses
system.cpu3.num_func_calls                    7696682                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     48230460                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   217826545                       # number of integer instructions
system.cpu3.num_fp_insts                        67341                       # number of float instructions
system.cpu3.num_int_register_reads          393131837                       # number of times the integer registers were read
system.cpu3.num_int_register_writes         137337083                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads               58045                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes               9350                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           796083543                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes          154887848                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     95564772                       # number of memory refs
system.cpu3.num_load_insts                   63343699                       # Number of load instructions
system.cpu3.num_store_insts                  32221073                       # Number of store instructions
system.cpu3.num_idle_cycles              6489259187.697895                       # Number of idle cycles
system.cpu3.num_busy_cycles              274671268.302104                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.040608                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.959392                       # Percentage of idle cycles
system.cpu3.Branches                         57710310                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                 1330      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                172459146     64.31%     64.31% # Class of executed instruction
system.cpu3.op_class::IntMult                  130960      0.05%     64.36% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  9      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                 18      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  9      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc              7961      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     64.36% # Class of executed instruction
system.cpu3.op_class::MemRead                63343699     23.62%     87.98% # Class of executed instruction
system.cpu3.op_class::MemWrite               32221073     12.02%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 268164205                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    2985                       # number of quiesce instructions executed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                    41355635                       # DTB read hits
system.cpu4.dtb.read_misses                     60136                       # DTB read misses
system.cpu4.dtb.write_hits                   17209263                       # DTB write hits
system.cpu4.dtb.write_misses                    13279                       # DTB write misses
system.cpu4.dtb.flush_tlb                        2503                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                   45482                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                   60042                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                  5308                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                     3528                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                41415771                       # DTB read accesses
system.cpu4.dtb.write_accesses               17222542                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         58564898                       # DTB hits
system.cpu4.dtb.misses                          73415                       # DTB misses
system.cpu4.dtb.accesses                     58638313                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                   181755176                       # ITB inst hits
system.cpu4.itb.inst_misses                     33126                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                        2503                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                   45482                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                   25135                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses               181788302                       # ITB inst accesses
system.cpu4.itb.hits                        181755176                       # DTB hits
system.cpu4.itb.misses                          33126                       # DTB misses
system.cpu4.itb.accesses                    181788302                       # DTB accesses
system.cpu4.numCycles                      6763929715                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                  292636696                       # Number of instructions committed
system.cpu4.committedOps                    341029986                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses            273963895                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                 43723                       # Number of float alu accesses
system.cpu4.num_func_calls                   13982755                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts     71076719                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                   273963895                       # number of integer instructions
system.cpu4.num_fp_insts                        43723                       # number of float instructions
system.cpu4.num_int_register_reads          447624102                       # number of times the integer registers were read
system.cpu4.num_int_register_writes         176143298                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads               31558                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes              12129                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads          1004357016                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes          233566037                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     99249139                       # number of memory refs
system.cpu4.num_load_insts                   81610149                       # Number of load instructions
system.cpu4.num_store_insts                  17638990                       # Number of store instructions
system.cpu4.num_idle_cycles              6413728736.983721                       # Number of idle cycles
system.cpu4.num_busy_cycles              350200978.016279                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.051775                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.948225                       # Percentage of idle cycles
system.cpu4.Branches                         91370096                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                 1286      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                241970009     70.90%     70.90% # Class of executed instruction
system.cpu4.op_class::IntMult                   44771      0.01%     70.92% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  2      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  1      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  3      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc              5587      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 3      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     70.92% # Class of executed instruction
system.cpu4.op_class::MemRead                81610149     23.91%     94.83% # Class of executed instruction
system.cpu4.op_class::MemWrite               17638990      5.17%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                 341270801                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                    2244                       # number of quiesce instructions executed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                    36977932                       # DTB read hits
system.cpu5.dtb.read_misses                    114632                       # DTB read misses
system.cpu5.dtb.write_hits                   31272576                       # DTB write hits
system.cpu5.dtb.write_misses                    17682                       # DTB write misses
system.cpu5.dtb.flush_tlb                        2503                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                   45482                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                   66819                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                  9204                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                     3518                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                37092564                       # DTB read accesses
system.cpu5.dtb.write_accesses               31290258                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         68250508                       # DTB hits
system.cpu5.dtb.misses                         132314                       # DTB misses
system.cpu5.dtb.accesses                     68382822                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                   158726440                       # ITB inst hits
system.cpu5.itb.inst_misses                     53922                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                        2503                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                   45482                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                   34903                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses               158780362                       # ITB inst accesses
system.cpu5.itb.hits                        158726440                       # DTB hits
system.cpu5.itb.misses                          53922                       # DTB misses
system.cpu5.itb.accesses                    158780362                       # DTB accesses
system.cpu5.numCycles                      6763930821                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                  312678203                       # Number of instructions committed
system.cpu5.committedOps                    349761747                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses            272556041                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                 66526                       # Number of float alu accesses
system.cpu5.num_func_calls                    7381508                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts     74234502                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                   272556041                       # number of integer instructions
system.cpu5.num_fp_insts                        66526                       # number of float instructions
system.cpu5.num_int_register_reads          507382978                       # number of times the integer registers were read
system.cpu5.num_int_register_writes         166235725                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads               44651                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes              21986                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads          1043648968                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes          235119461                       # number of times the CC registers were written
system.cpu5.num_mem_refs                    123094906                       # number of memory refs
system.cpu5.num_load_insts                   90894097                       # Number of load instructions
system.cpu5.num_store_insts                  32200809                       # Number of store instructions
system.cpu5.num_idle_cycles              6408042945.303429                       # Number of idle cycles
system.cpu5.num_busy_cycles              355887875.696571                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.052616                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.947384                       # Percentage of idle cycles
system.cpu5.Branches                         83065869                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                 1890      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                226977774     64.81%     64.81% # Class of executed instruction
system.cpu5.op_class::IntMult                  115586      0.03%     64.85% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                 24      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                 48      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                 13      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc              7951      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                11      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     64.85% # Class of executed instruction
system.cpu5.op_class::MemRead                90894097     25.96%     90.80% # Class of executed instruction
system.cpu5.op_class::MemWrite               32200809      9.20%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                 350198203                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                    3350                       # number of quiesce instructions executed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                    21575957                       # DTB read hits
system.cpu6.dtb.read_misses                     63801                       # DTB read misses
system.cpu6.dtb.write_hits                   15966389                       # DTB write hits
system.cpu6.dtb.write_misses                    10589                       # DTB write misses
system.cpu6.dtb.flush_tlb                        2503                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                   45482                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                   43570                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                  4589                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                     1970                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                21639758                       # DTB read accesses
system.cpu6.dtb.write_accesses               15976978                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                         37542346                       # DTB hits
system.cpu6.dtb.misses                          74390                       # DTB misses
system.cpu6.dtb.accesses                     37616736                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                    94536037                       # ITB inst hits
system.cpu6.itb.inst_misses                     31958                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                        2503                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                   45482                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                   22778                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                94567995                       # ITB inst accesses
system.cpu6.itb.hits                         94536037                       # DTB hits
system.cpu6.itb.misses                          31958                       # DTB misses
system.cpu6.itb.accesses                     94567995                       # DTB accesses
system.cpu6.numCycles                      6696978547                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                  290173105                       # Number of instructions committed
system.cpu6.committedOps                    312183573                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses            231224624                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                 39469                       # Number of float alu accesses
system.cpu6.num_func_calls                    4929549                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts     79953157                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                   231224624                       # number of integer instructions
system.cpu6.num_fp_insts                        39469                       # number of float instructions
system.cpu6.num_int_register_reads          433330028                       # number of times the integer registers were read
system.cpu6.num_int_register_writes         133684704                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads               25218                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes              14254                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads           931866039                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes          248687566                       # number of times the CC registers were written
system.cpu6.num_mem_refs                    105049631                       # number of memory refs
system.cpu6.num_load_insts                   88561938                       # Number of load instructions
system.cpu6.num_store_insts                  16487693                       # Number of store instructions
system.cpu6.num_idle_cycles              6383503528.573000                       # Number of idle cycles
system.cpu6.num_busy_cycles              313475018.427000                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.046808                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.953192                       # Percentage of idle cycles
system.cpu6.Branches                         86403531                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                  697      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                207305678     66.35%     66.35% # Class of executed instruction
system.cpu6.op_class::IntMult                   71548      0.02%     66.38% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  1      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  2      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  1      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc              4870      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     66.38% # Class of executed instruction
system.cpu6.op_class::MemRead                88561938     28.35%     94.72% # Class of executed instruction
system.cpu6.op_class::MemWrite               16487693      5.28%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                 312432428                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                    1725                       # number of quiesce instructions executed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                    46261785                       # DTB read hits
system.cpu7.dtb.read_misses                    171267                       # DTB read misses
system.cpu7.dtb.write_hits                   38613851                       # DTB write hits
system.cpu7.dtb.write_misses                    22532                       # DTB write misses
system.cpu7.dtb.flush_tlb                        2503                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                   45482                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                   56230                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                  9124                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                     2818                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                46433052                       # DTB read accesses
system.cpu7.dtb.write_accesses               38636383                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                         84875636                       # DTB hits
system.cpu7.dtb.misses                         193799                       # DTB misses
system.cpu7.dtb.accesses                     85069435                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                   194839701                       # ITB inst hits
system.cpu7.itb.inst_misses                     73443                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                        2503                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                   45482                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                   33527                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses               194913144                       # ITB inst accesses
system.cpu7.itb.hits                        194839701                       # DTB hits
system.cpu7.itb.misses                          73443                       # DTB misses
system.cpu7.itb.accesses                    194913144                       # DTB accesses
system.cpu7.numCycles                      6763877265                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                  425094640                       # Number of instructions committed
system.cpu7.committedOps                    473720805                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses            365852629                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                 33242                       # Number of float alu accesses
system.cpu7.num_func_calls                   10434487                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts    106571730                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                   365852629                       # number of integer instructions
system.cpu7.num_fp_insts                        33242                       # number of float instructions
system.cpu7.num_int_register_reads          675763652                       # number of times the integer registers were read
system.cpu7.num_int_register_writes         218229811                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads               22761                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes              10480                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads          1407380176                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes          334719362                       # number of times the CC registers were written
system.cpu7.num_mem_refs                    166850612                       # number of memory refs
system.cpu7.num_load_insts                  126944478                       # Number of load instructions
system.cpu7.num_store_insts                  39906134                       # Number of store instructions
system.cpu7.num_idle_cycles              6280305116.497066                       # Number of idle cycles
system.cpu7.num_busy_cycles              483572148.502934                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.071493                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.928507                       # Percentage of idle cycles
system.cpu7.Branches                        119681660                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                 1158      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                307069206     64.77%     64.77% # Class of executed instruction
system.cpu7.op_class::IntMult                  162357      0.03%     64.80% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     64.80% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     64.80% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     64.80% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     64.80% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     64.80% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     64.80% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     64.80% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     64.80% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     64.80% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     64.80% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     64.80% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     64.80% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     64.80% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     64.80% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     64.80% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     64.80% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     64.80% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     64.80% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     64.80% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     64.80% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     64.80% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     64.80% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     64.80% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc              5653      0.00%     64.81% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     64.81% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     64.81% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     64.81% # Class of executed instruction
system.cpu7.op_class::MemRead               126944478     26.78%     91.58% # Class of executed instruction
system.cpu7.op_class::MemWrite               39906134      8.42%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                 474088986                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                    2632                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002310                       # Number of seconds simulated
sim_ticks                                  2309989500                       # Number of ticks simulated
final_tick                               3384273724500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               79000264                       # Simulator instruction rate (inst/s)
host_op_rate                                 92449767                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               75494799                       # Simulator tick rate (ticks/s)
host_mem_usage                                 844636                       # Number of bytes of host memory used
host_seconds                                    30.60                       # Real time elapsed on the host
sim_insts                                  2417248135                       # Number of instructions simulated
sim_ops                                    2828776685                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.dtb.walker        21492                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker         1992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst       16536884                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        2535277                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker        32100                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker          712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst       17837364                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        3281769                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker        20012                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.itb.walker          736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst       16631612                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        2785797                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker        19108                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst       16552444                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        3431347                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.dtb.walker        19444                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.itb.walker         1016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst       14983792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data        2762610                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.dtb.walker        10704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.itb.walker         4444                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst        6333448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data        1639667                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.dtb.walker        20008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.itb.walker          720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst       16330480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data        2869635                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.dtb.walker        22316                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.itb.walker         1516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst       16744260                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data        2651982                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          144085456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst     16536884                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst     17837364                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst     16631612                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst     16552444                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst     14983792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst      6333448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst     16330480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst     16744260                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     121950284                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::cpu0.data      1340446                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu1.data      1466734                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu2.data      1258854                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu3.data      1543823                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu4.data      1299504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu5.data      1212312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu6.data      1284376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu7.data      1372670                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10778719                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker         5373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker          498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst         4134221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          493837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker         8025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker          178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst         4459341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          605227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker         5003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.itb.walker          184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst         4157903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          518494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker         4777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker          192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst         4138111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data          614217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.dtb.walker         4861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.itb.walker          254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst         3745948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data          512832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.dtb.walker         2676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.itb.walker         1111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst         1583362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data          373822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.dtb.walker         5002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.itb.walker          180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst         4082620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data          535363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.dtb.walker         5579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.itb.walker          379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst         4186065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data          543932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            34729567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data         277231                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu1.data         266577                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu2.data         232913                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu3.data         274772                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu4.data         247027                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu5.data         306337                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu6.data         238861                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu7.data         297346                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2141064                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.dtb.walker      9303938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker       862342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst        7158856783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data        1097527500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker     13896167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker       308227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst        7721837697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data        1420685678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker      8663243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.itb.walker       318616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst        7199864761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data        1205978209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker      8271899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker       332469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst        7165592744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data        1485438354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.dtb.walker      8417354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.itb.walker       439829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst        6486519527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data        1195940501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.dtb.walker      4633787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.itb.walker      1923818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst        2741764844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data         709815781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.dtb.walker      8661511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.itb.walker       311690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst        7069503996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data        1242271880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.dtb.walker      9660650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.itb.walker       656280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst        7248630351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data        1148049374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total           62374939800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst   7158856783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst   7721837697                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst   7199864761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst   7165592744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst   6486519527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst   2741764844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst   7069503996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst   7248630351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total      52792570702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data        580282291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu1.data        634952670                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu2.data        544960919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu3.data        668324683                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu4.data        562558401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu5.data        524812775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu6.data        556009454                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu7.data        594232138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           4666133331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker      9303938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker       862342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst       7158856783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data       1677809791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker     13896167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker       308227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst       7721837697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data       2055638348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker      8663243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.itb.walker       318616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst       7199864761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data       1750939128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker      8271899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker       332469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst       7165592744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data       2153763037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.dtb.walker      8417354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.itb.walker       439829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst       6486519527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data       1758498902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.dtb.walker      4633787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.itb.walker      1923818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst       2741764844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data       1234628556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.dtb.walker      8661511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.itb.walker       311690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst       7069503996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data       1798281334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.dtb.walker      9660650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.itb.walker       656280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst       7248630351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data       1742281513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total          67041073130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     2235296250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF        77220000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        221044078320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        221044078320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         73209767445                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         73209767445                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1966343175750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1966343175750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2260597021515                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2260597021515                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq            34686286                       # Transaction distribution
system.membus.trans_dist::ReadResp           34715712                       # Transaction distribution
system.membus.trans_dist::WriteReq            2111892                       # Transaction distribution
system.membus.trans_dist::WriteResp           2111892                       # Transaction distribution
system.membus.trans_dist::SoftPFReq             13902                       # Transaction distribution
system.membus.trans_dist::SoftPFResp            13902                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq         29426                       # Transaction distribution
system.membus.trans_dist::StoreCondReq          29278                       # Transaction distribution
system.membus.trans_dist::StoreCondResp         29278                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache_port::system.mem_ctrls.port      8268442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache_port::total      8268442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::system.bridge.slave          132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::system.realview.gic.pio           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::system.mem_ctrls.port      1542140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::total      1542310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.itb.walker.dma::system.mem_ctrls.port          996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.itb.walker.dma::total          996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dtb.walker.dma::system.mem_ctrls.port        10746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dtb.walker.dma::total        10746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache_port::system.mem_ctrls.port      8918682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache_port::total      8918682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::system.realview.gic.pio           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::system.mem_ctrls.port      1743608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::total      1743622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.itb.walker.dma::system.mem_ctrls.port          356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.itb.walker.dma::total          356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dtb.walker.dma::system.mem_ctrls.port        16050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dtb.walker.dma::total        16050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache_port::system.mem_ctrls.port      8315806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache_port::total      8315806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::system.realview.gic.pio           18                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::system.mem_ctrls.port      1502818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::total      1502836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.itb.walker.dma::system.mem_ctrls.port          368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.itb.walker.dma::total          368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dtb.walker.dma::system.mem_ctrls.port        10006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dtb.walker.dma::total        10006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache_port::system.mem_ctrls.port      8276222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache_port::total      8276222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::system.realview.gic.pio           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::system.mem_ctrls.port      1777980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::total      1778004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.itb.walker.dma::system.mem_ctrls.port          384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.itb.walker.dma::total          384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dtb.walker.dma::system.mem_ctrls.port         9554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dtb.walker.dma::total         9554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache_port::system.mem_ctrls.port      7491896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache_port::total      7491896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache_port::system.realview.gic.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache_port::system.mem_ctrls.port      1519720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache_port::total      1519736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.itb.walker.dma::system.mem_ctrls.port          508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.itb.walker.dma::total          508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dtb.walker.dma::system.mem_ctrls.port         9722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dtb.walker.dma::total         9722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache_port::system.mem_ctrls.port      3166724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache_port::total      3166724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache_port::system.realview.gic.pio           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache_port::system.mem_ctrls.port      1360318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache_port::total      1360328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.itb.walker.dma::system.mem_ctrls.port         2222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.itb.walker.dma::total         2222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dtb.walker.dma::system.mem_ctrls.port         5352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dtb.walker.dma::total         5352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache_port::system.mem_ctrls.port      8165240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache_port::total      8165240                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache_port::system.realview.gic.pio           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache_port::system.mem_ctrls.port      1548452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache_port::total      1548472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.itb.walker.dma::system.mem_ctrls.port          360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.itb.walker.dma::total          360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dtb.walker.dma::system.mem_ctrls.port        10004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dtb.walker.dma::total        10004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache_port::system.mem_ctrls.port      8372130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache_port::total      8372130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache_port::system.realview.gic.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache_port::system.mem_ctrls.port      1682558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache_port::total      1682574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.itb.walker.dma::system.mem_ctrls.port          758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.itb.walker.dma::total          758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dtb.walker.dma::system.mem_ctrls.port        11158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dtb.walker.dma::total        11158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               73741568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache_port::system.mem_ctrls.port     16536884                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache_port::total     16536884                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::system.bridge.slave          132                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::system.realview.gic.pio           76                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::system.mem_ctrls.port      3875731                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::total      3875939                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.itb.walker.dma::system.mem_ctrls.port         1992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.itb.walker.dma::total         1992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dtb.walker.dma::system.mem_ctrls.port        21492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dtb.walker.dma::total        21492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache_port::system.mem_ctrls.port     17837364                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache_port::total     17837364                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::system.realview.gic.pio           28                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::system.mem_ctrls.port      4748503                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::total      4748531                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.itb.walker.dma::system.mem_ctrls.port          712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.itb.walker.dma::total          712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dtb.walker.dma::system.mem_ctrls.port        32100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dtb.walker.dma::total        32100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache_port::system.mem_ctrls.port     16631612                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache_port::total     16631612                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::system.realview.gic.pio           36                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::system.mem_ctrls.port      4044659                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::total      4044695                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.itb.walker.dma::system.mem_ctrls.port          736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.itb.walker.dma::total          736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dtb.walker.dma::system.mem_ctrls.port        20012                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dtb.walker.dma::total        20012                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache_port::system.mem_ctrls.port     16552444                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache_port::total     16552444                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::system.realview.gic.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::system.mem_ctrls.port      4975174                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::total      4975222                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.itb.walker.dma::system.mem_ctrls.port          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.itb.walker.dma::total          768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dtb.walker.dma::system.mem_ctrls.port        19108                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dtb.walker.dma::total        19108                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache_port::system.mem_ctrls.port     14983792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache_port::total     14983792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache_port::system.realview.gic.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache_port::system.mem_ctrls.port      4062118                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache_port::total      4062150                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.itb.walker.dma::system.mem_ctrls.port         1016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.itb.walker.dma::total         1016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dtb.walker.dma::system.mem_ctrls.port        19444                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dtb.walker.dma::total        19444                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache_port::system.mem_ctrls.port      6333448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache_port::total      6333448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache_port::system.realview.gic.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache_port::system.mem_ctrls.port      2851979                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache_port::total      2851999                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.itb.walker.dma::system.mem_ctrls.port         4444                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.itb.walker.dma::total         4444                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dtb.walker.dma::system.mem_ctrls.port        10704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dtb.walker.dma::total        10704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache_port::system.mem_ctrls.port     16330480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache_port::total     16330480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache_port::system.realview.gic.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache_port::system.mem_ctrls.port      4154019                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache_port::total      4154059                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.itb.walker.dma::system.mem_ctrls.port          720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.itb.walker.dma::total          720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dtb.walker.dma::system.mem_ctrls.port        20008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dtb.walker.dma::total        20008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache_port::system.mem_ctrls.port     16744260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache_port::total     16744260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache_port::system.realview.gic.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache_port::system.mem_ctrls.port      4024656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache_port::total      4024688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.itb.walker.dma::system.mem_ctrls.port         1516                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.itb.walker.dma::total         1516                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dtb.walker.dma::system.mem_ctrls.port        22316                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dtb.walker.dma::total        22316                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               154864655                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          36870640                       # Request fanout histogram
system.membus.snoop_fanout::mean            39.826879                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.378352                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::34                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::35                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::36                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::37                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::38                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::39                6383069     17.31%     17.31% # Request fanout histogram
system.membus.snoop_fanout::40               30487571     82.69%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              39                       # Request fanout histogram
system.membus.snoop_fanout::max_value              40                       # Request fanout histogram
system.membus.snoop_fanout::total            36870640                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                    7                       # Transaction distribution
system.iobus.trans_dist::ReadResp                   7                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  59                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 59                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      132                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                      492833                       # DTB read hits
system.cpu0.dtb.read_misses                      1018                       # DTB read misses
system.cpu0.dtb.write_hits                     275489                       # DTB write hits
system.cpu0.dtb.write_misses                     1866                       # DTB write misses
system.cpu0.dtb.flush_tlb                          13                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                     141                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                     563                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                    33                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                  493851                       # DTB read accesses
system.cpu0.dtb.write_accesses                 277355                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                           768322                       # DTB hits
system.cpu0.dtb.misses                           2884                       # DTB misses
system.cpu0.dtb.accesses                       771206                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                     4133958                       # ITB inst hits
system.cpu0.itb.inst_misses                       266                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                          13                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                     141                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                     291                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                 4134224                       # ITB inst accesses
system.cpu0.itb.hits                          4133958                       # DTB hits
system.cpu0.itb.misses                            266                       # DTB misses
system.cpu0.itb.accesses                      4134224                       # DTB accesses
system.cpu0.numCycles                         4620087                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    4129860                       # Number of instructions committed
system.cpu0.committedOps                      4316853                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              3848605                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                   657                       # Number of float alu accesses
system.cpu0.num_func_calls                     125302                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       466595                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     3848605                       # number of integer instructions
system.cpu0.num_fp_insts                          657                       # number of float instructions
system.cpu0.num_int_register_reads            6635293                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           2341687                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                 593                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads            12951303                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes            3306310                       # number of times the CC registers were written
system.cpu0.num_mem_refs                       774193                       # number of memory refs
system.cpu0.num_load_insts                     494382                       # Number of load instructions
system.cpu0.num_store_insts                    279811                       # Number of store instructions
system.cpu0.num_idle_cycles              298818.103097                       # Number of idle cycles
system.cpu0.num_busy_cycles              4321268.896903                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.935322                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.064678                       # Percentage of idle cycles
system.cpu0.Branches                           590428                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    7      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                  3512381     81.35%     81.35% # Class of executed instruction
system.cpu0.op_class::IntMult                   31035      0.72%     82.07% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                57      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     82.07% # Class of executed instruction
system.cpu0.op_class::MemRead                  494382     11.45%     93.52% # Class of executed instruction
system.cpu0.op_class::MemWrite                 279811      6.48%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   4317673                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     109                       # number of quiesce instructions executed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                      604492                       # DTB read hits
system.cpu1.dtb.read_misses                       739                       # DTB read misses
system.cpu1.dtb.write_hits                     263219                       # DTB write hits
system.cpu1.dtb.write_misses                     3398                       # DTB write misses
system.cpu1.dtb.flush_tlb                          13                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                     141                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                     383                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                    20                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                  605231                       # DTB read accesses
system.cpu1.dtb.write_accesses                 266617                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                           867711                       # DTB hits
system.cpu1.dtb.misses                           4137                       # DTB misses
system.cpu1.dtb.accesses                       871848                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                     4459245                       # ITB inst hits
system.cpu1.itb.inst_misses                        96                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                          13                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                     141                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                      94                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                 4459341                       # ITB inst accesses
system.cpu1.itb.hits                          4459245                       # DTB hits
system.cpu1.itb.misses                             96                       # DTB misses
system.cpu1.itb.accesses                      4459341                       # DTB accesses
system.cpu1.numCycles                         4674568                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    4459123                       # Number of instructions committed
system.cpu1.committedOps                      4573283                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              4046058                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                   290                       # Number of float alu accesses
system.cpu1.num_func_calls                     114177                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       529894                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     4046058                       # number of integer instructions
system.cpu1.num_fp_insts                          290                       # number of float instructions
system.cpu1.num_int_register_reads            7048749                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           2519402                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                 162                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                128                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads            13720913                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes            3740487                       # number of times the CC registers were written
system.cpu1.num_mem_refs                       871541                       # number of memory refs
system.cpu1.num_load_insts                     604709                       # Number of load instructions
system.cpu1.num_store_insts                    266832                       # Number of store instructions
system.cpu1.num_idle_cycles              47094.088651                       # Number of idle cycles
system.cpu1.num_busy_cycles              4627473.911349                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.989925                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.010075                       # Percentage of idle cycles
system.cpu1.Branches                           639088                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                  3661206     80.05%     80.05% # Class of executed instruction
system.cpu1.op_class::IntMult                   40732      0.89%     80.94% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                22      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     80.94% # Class of executed instruction
system.cpu1.op_class::MemRead                  604709     13.22%     94.17% # Class of executed instruction
system.cpu1.op_class::MemWrite                 266832      5.83%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   4573501                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     130                       # number of quiesce instructions executed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                      517810                       # DTB read hits
system.cpu2.dtb.read_misses                       690                       # DTB read misses
system.cpu2.dtb.write_hits                     231024                       # DTB write hits
system.cpu2.dtb.write_misses                     1932                       # DTB write misses
system.cpu2.dtb.flush_tlb                          13                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                     141                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                     340                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                    23                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                  518500                       # DTB read accesses
system.cpu2.dtb.write_accesses                 232956                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                           748834                       # DTB hits
system.cpu2.dtb.misses                           2622                       # DTB misses
system.cpu2.dtb.accesses                       751456                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                     4157800                       # ITB inst hits
system.cpu2.itb.inst_misses                       103                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                          13                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                     141                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                      95                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                 4157903                       # ITB inst accesses
system.cpu2.itb.hits                          4157800                       # DTB hits
system.cpu2.itb.misses                            103                       # DTB misses
system.cpu2.itb.accesses                      4157903                       # DTB accesses
system.cpu2.numCycles                        84667405                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                    4157677                       # Number of instructions committed
system.cpu2.committedOps                      4269265                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses              3791222                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                   145                       # Number of float alu accesses
system.cpu2.num_func_calls                     112319                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts       481099                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                     3791222                       # number of integer instructions
system.cpu2.num_fp_insts                          145                       # number of float instructions
system.cpu2.num_int_register_reads            6540330                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           2336947                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  81                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads            12808990                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes            3470378                       # number of times the CC registers were written
system.cpu2.num_mem_refs                       751280                       # number of memory refs
system.cpu2.num_load_insts                     517939                       # Number of load instructions
system.cpu2.num_store_insts                    233341                       # Number of store instructions
system.cpu2.num_idle_cycles              6424859.382881                       # Number of idle cycles
system.cpu2.num_busy_cycles              78242545.617119                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.924116                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.075884                       # Percentage of idle cycles
system.cpu2.Branches                           586948                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                  3485637     81.64%     81.64% # Class of executed instruction
system.cpu2.op_class::IntMult                   32556      0.76%     82.40% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                17      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     82.40% # Class of executed instruction
system.cpu2.op_class::MemRead                  517939     12.13%     94.53% # Class of executed instruction
system.cpu2.op_class::MemWrite                 233341      5.47%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                   4269491                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     189                       # number of quiesce instructions executed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                      613447                       # DTB read hits
system.cpu3.dtb.read_misses                       777                       # DTB read misses
system.cpu3.dtb.write_hits                     273057                       # DTB write hits
system.cpu3.dtb.write_misses                     1755                       # DTB write misses
system.cpu3.dtb.flush_tlb                          13                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                     141                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                     364                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                    31                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                  614224                       # DTB read accesses
system.cpu3.dtb.write_accesses                 274812                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                           886504                       # DTB hits
system.cpu3.dtb.misses                           2532                       # DTB misses
system.cpu3.dtb.accesses                       889036                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                     4138000                       # ITB inst hits
system.cpu3.itb.inst_misses                       111                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                          13                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                     141                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                     104                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                 4138111                       # ITB inst accesses
system.cpu3.itb.hits                          4138000                       # DTB hits
system.cpu3.itb.misses                            111                       # DTB misses
system.cpu3.itb.accesses                      4138111                       # DTB accesses
system.cpu3.numCycles                         4578087                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                    4137837                       # Number of instructions committed
system.cpu3.committedOps                      4268982                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              3751768                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                   145                       # Number of float alu accesses
system.cpu3.num_func_calls                     106905                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       509805                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     3751768                       # number of integer instructions
system.cpu3.num_fp_insts                          145                       # number of float instructions
system.cpu3.num_int_register_reads            6557063                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           2401485                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                  81                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads            12809216                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes            3478664                       # number of times the CC registers were written
system.cpu3.num_mem_refs                       890328                       # number of memory refs
system.cpu3.num_load_insts                     614724                       # Number of load instructions
system.cpu3.num_store_insts                    275604                       # Number of store instructions
system.cpu3.num_idle_cycles              347588.469244                       # Number of idle cycles
system.cpu3.num_busy_cycles              4230498.530756                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.924076                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.075924                       # Percentage of idle cycles
system.cpu3.Branches                           618198                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                  3350076     78.47%     78.47% # Class of executed instruction
system.cpu3.op_class::IntMult                   28831      0.68%     79.15% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                21      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     79.15% # Class of executed instruction
system.cpu3.op_class::MemRead                  614724     14.40%     93.54% # Class of executed instruction
system.cpu3.op_class::MemWrite                 275604      6.46%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                   4269256                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      94                       # number of quiesce instructions executed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                      512067                       # DTB read hits
system.cpu4.dtb.read_misses                       790                       # DTB read misses
system.cpu4.dtb.write_hits                     245298                       # DTB write hits
system.cpu4.dtb.write_misses                     1781                       # DTB write misses
system.cpu4.dtb.flush_tlb                          13                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                     141                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                     361                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                    30                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        5                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                  512857                       # DTB read accesses
system.cpu4.dtb.write_accesses                 247079                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                           757365                       # DTB hits
system.cpu4.dtb.misses                           2571                       # DTB misses
system.cpu4.dtb.accesses                       759936                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                     3745830                       # ITB inst hits
system.cpu4.itb.inst_misses                       139                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                          13                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                     141                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                      88                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                 3745969                       # ITB inst accesses
system.cpu4.itb.hits                          3745830                       # DTB hits
system.cpu4.itb.misses                            139                       # DTB misses
system.cpu4.itb.accesses                      3745969                       # DTB accesses
system.cpu4.numCycles                         4620067                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                    3745030                       # Number of instructions committed
system.cpu4.committedOps                      3883114                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses              3432300                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                   145                       # Number of float alu accesses
system.cpu4.num_func_calls                     106427                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts       443213                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                     3432300                       # number of integer instructions
system.cpu4.num_fp_insts                          145                       # number of float instructions
system.cpu4.num_int_register_reads            5964928                       # number of times the integer registers were read
system.cpu4.num_int_register_writes           2145550                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  81                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads            11651290                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes            3070877                       # number of times the CC registers were written
system.cpu4.num_mem_refs                       760879                       # number of memory refs
system.cpu4.num_load_insts                     513088                       # Number of load instructions
system.cpu4.num_store_insts                    247791                       # Number of store instructions
system.cpu4.num_idle_cycles              735984.106223                       # Number of idle cycles
system.cpu4.num_busy_cycles              3884082.893777                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.840698                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.159302                       # Percentage of idle cycles
system.cpu4.Branches                           551853                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                  3093880     79.67%     79.67% # Class of executed instruction
system.cpu4.op_class::IntMult                   28822      0.74%     80.41% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                17      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     80.41% # Class of executed instruction
system.cpu4.op_class::MemRead                  513088     13.21%     93.62% # Class of executed instruction
system.cpu4.op_class::MemWrite                 247791      6.38%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                   3883599                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      89                       # number of quiesce instructions executed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                      372532                       # DTB read hits
system.cpu5.dtb.read_misses                      1402                       # DTB read misses
system.cpu5.dtb.write_hits                     306261                       # DTB write hits
system.cpu5.dtb.write_misses                      154                       # DTB write misses
system.cpu5.dtb.flush_tlb                          13                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                     141                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                     791                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                    96                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                       47                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                  373934                       # DTB read accesses
system.cpu5.dtb.write_accesses                 306415                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                           678793                       # DTB hits
system.cpu5.dtb.misses                           1556                       # DTB misses
system.cpu5.dtb.accesses                       680349                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                     1582943                       # ITB inst hits
system.cpu5.itb.inst_misses                       581                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                          13                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                     141                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                     382                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                 1583524                       # ITB inst accesses
system.cpu5.itb.hits                          1582943                       # DTB hits
system.cpu5.itb.misses                            581                       # DTB misses
system.cpu5.itb.accesses                      1583524                       # DTB accesses
system.cpu5.numCycles                         2550314                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                    1521934                       # Number of instructions committed
system.cpu5.committedOps                      1884516                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses              1647740                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                  1037                       # Number of float alu accesses
system.cpu5.num_func_calls                      66129                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts       211467                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                     1647740                       # number of integer instructions
system.cpu5.num_fp_insts                         1037                       # number of float instructions
system.cpu5.num_int_register_reads            2905310                       # number of times the integer registers were read
system.cpu5.num_int_register_writes           1120788                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                 845                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                198                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads             5571399                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes             764114                       # number of times the CC registers were written
system.cpu5.num_mem_refs                       693184                       # number of memory refs
system.cpu5.num_load_insts                     378718                       # Number of load instructions
system.cpu5.num_store_insts                    314466                       # Number of store instructions
system.cpu5.num_idle_cycles              1476028.010257                       # Number of idle cycles
system.cpu5.num_busy_cycles              1074285.989743                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.421237                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.578763                       # Percentage of idle cycles
system.cpu5.Branches                           290305                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                   22      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                  1193148     63.22%     63.22% # Class of executed instruction
system.cpu5.op_class::IntMult                     979      0.05%     63.27% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  1      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  2      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  1      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                91      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     63.27% # Class of executed instruction
system.cpu5.op_class::MemRead                  378718     20.07%     83.34% # Class of executed instruction
system.cpu5.op_class::MemWrite                 314466     16.66%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                   1887428                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      24                       # number of quiesce instructions executed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                      534632                       # DTB read hits
system.cpu6.dtb.read_misses                       737                       # DTB read misses
system.cpu6.dtb.write_hits                     237017                       # DTB write hits
system.cpu6.dtb.write_misses                     1883                       # DTB write misses
system.cpu6.dtb.flush_tlb                          13                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                     141                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                     311                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                    21                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                  535369                       # DTB read accesses
system.cpu6.dtb.write_accesses                 238900                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                           771649                       # DTB hits
system.cpu6.dtb.misses                           2620                       # DTB misses
system.cpu6.dtb.accesses                       774269                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                     4082519                       # ITB inst hits
system.cpu6.itb.inst_misses                       101                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                          13                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                     141                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                      93                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                 4082620                       # ITB inst accesses
system.cpu6.itb.hits                          4082519                       # DTB hits
system.cpu6.itb.misses                            101                       # DTB misses
system.cpu6.itb.accesses                      4082620                       # DTB accesses
system.cpu6.numCycles                        71570773                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                    4082400                       # Number of instructions committed
system.cpu6.committedOps                      4200054                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses              3719915                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                   145                       # Number of float alu accesses
system.cpu6.num_func_calls                     114330                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts       476798                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                     3719915                       # number of integer instructions
system.cpu6.num_fp_insts                          145                       # number of float instructions
system.cpu6.num_int_register_reads            6431582                       # number of times the integer registers were read
system.cpu6.num_int_register_writes           2304950                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                  81                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads            12601291                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes            3377877                       # number of times the CC registers were written
system.cpu6.num_mem_refs                       774504                       # number of memory refs
system.cpu6.num_load_insts                     534972                       # Number of load instructions
system.cpu6.num_store_insts                    239532                       # Number of store instructions
system.cpu6.num_idle_cycles              6503042.072778                       # Number of idle cycles
system.cpu6.num_busy_cycles              65067730.927222                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.909138                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.090862                       # Percentage of idle cycles
system.cpu6.Branches                           589573                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                  3392738     80.77%     80.77% # Class of executed instruction
system.cpu6.op_class::IntMult                   33014      0.79%     81.56% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                17      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     81.56% # Class of executed instruction
system.cpu6.op_class::MemRead                  534972     12.74%     94.30% # Class of executed instruction
system.cpu6.op_class::MemWrite                 239532      5.70%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                   4200274                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     145                       # number of quiesce instructions executed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                      542942                       # DTB read hits
system.cpu7.dtb.read_misses                      1040                       # DTB read misses
system.cpu7.dtb.write_hits                     295470                       # DTB write hits
system.cpu7.dtb.write_misses                     1933                       # DTB write misses
system.cpu7.dtb.flush_tlb                          13                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                     141                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                     407                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                    60                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        5                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                  543982                       # DTB read accesses
system.cpu7.dtb.write_accesses                 297403                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                           838412                       # DTB hits
system.cpu7.dtb.misses                           2973                       # DTB misses
system.cpu7.dtb.accesses                       841385                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                     4185918                       # ITB inst hits
system.cpu7.itb.inst_misses                       200                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                          13                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                     141                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                     143                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                 4186118                       # ITB inst accesses
system.cpu7.itb.hits                          4185918                       # DTB hits
system.cpu7.itb.misses                            200                       # DTB misses
system.cpu7.itb.accesses                      4186118                       # DTB accesses
system.cpu7.numCycles                         4672989                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                    4163997                       # Number of instructions committed
system.cpu7.committedOps                      4390456                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses              3902281                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                   274                       # Number of float alu accesses
system.cpu7.num_func_calls                     133297                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts       474621                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                     3902281                       # number of integer instructions
system.cpu7.num_fp_insts                          274                       # number of float instructions
system.cpu7.num_int_register_reads            6721424                       # number of times the integer registers were read
system.cpu7.num_int_register_writes           2384431                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                 146                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                128                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads            13145466                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes            3207732                       # number of times the CC registers were written
system.cpu7.num_mem_refs                       844921                       # number of memory refs
system.cpu7.num_load_insts                     544734                       # Number of load instructions
system.cpu7.num_store_insts                    300187                       # Number of store instructions
system.cpu7.num_idle_cycles              209867.899977                       # Number of idle cycles
system.cpu7.num_busy_cycles              4463121.100023                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.955089                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.044911                       # Percentage of idle cycles
system.cpu7.Branches                           609834                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    9      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                  3513220     80.00%     80.00% # Class of executed instruction
system.cpu7.op_class::IntMult                   33278      0.76%     80.76% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                26      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     80.76% # Class of executed instruction
system.cpu7.op_class::MemRead                  544734     12.40%     93.16% # Class of executed instruction
system.cpu7.op_class::MemWrite                 300187      6.84%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                   4391454                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     172                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
