#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun 28 12:49:34 2021
# Process ID: 1792
# Current directory: C:/Users/liang/Desktop/OrgLab/lab4/SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14096 C:\Users\liang\Desktop\OrgLab\lab4\SOC\SOC.xpr
# Log file: C:/Users/liang/Desktop/OrgLab/lab4/SOC/vivado.log
# Journal file: C:/Users/liang/Desktop/OrgLab/lab4/SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/reference'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/lab05/piCPU'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/VGA/VGA.srcs/sources_1/imports/Framework'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/lab4/CPUC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/lab1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_5:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX2T1_5/MUX2T1_5.srcs/MUX2T1_5
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:addc_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/addc_32/addc_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/addc_32/addc_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/addc_32/addc_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/addc_32/addc_32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:add_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/add_32/add_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/add_32/add_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/add_32/add_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/add_32/add_32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:and32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/and32/and32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/and32/and32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/and32/and32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/and32/and32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Ext_imm16:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:nor32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/nor32/nor32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/nor32/nor32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/nor32/nor32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/nor32/nor32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:or32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/or32/or32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/or32/or32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/or32/or32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/or32/or32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:or_bit_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/or_bit_32/or_bit_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/or_bit_32/or_bit_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/or_bit_32/or_bit_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/or_bit_32/or_bit_32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:SignalExt_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/SignalExt_32/SignalExt_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/SignalExt_32/SignalExt_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/SignalExt_32/SignalExt_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/SignalExt_32/SignalExt_32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:srl32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/srl32/srl32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/srl32/srl32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/srl32/srl32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/srl32/srl32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:xor32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/xor32/xor32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/xor32/xor32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/xor32/xor32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/xor32/xor32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_64:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_8:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX2T1_8/MUX2T1_8.srcs/MUX2T1_8
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX4T1_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX4T1_5:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX8T1_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX8T1_8:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:SCPU_ctrl:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab04单周期CPU设计/Lab04单周期CPU设计/Lab04-0 CPU核集成设计（学生版）/Lab04-0 CPU核集成设计（学生版）/OExp04-IP2CPU/IP/scpu/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/imports/CPU_W' will take precedence over the same IP in location c:/Users/liang/Desktop/OrgLab/reference/Lab04单周期CPU设计/Lab04单周期CPU设计/Lab04-1 CPU设计之数据通路（学生版）/Lab04-1 CPU设计之数据通路（学生版）/IP/scpu/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/imports/CPU_W
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1106.527 ; gain = 0.000
open_bd_design {C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}
Reading block design file <C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd>...
Adding component instance block -- xilinx.com:user:MIO_BUS:1.0 - U4
Adding component instance block -- xilinx.com:user:Multi_8CH32:1.0 - U5
Adding component instance block -- xilinx.com:user:SPIO:1.0 - U7
Adding component instance block -- xilinx.com:user:SAnti_jitter:1.0 - U9
Adding component instance block -- xilinx.com:user:Counter_x:1.0 - U10
Adding component instance block -- xilinx.com:user:SSeg7_Dev:1.0 - U6
Adding component instance block -- xilinx.com:user:clk_div:1.0 - U8
Adding component instance block -- xilinx.com:ip:dist_mem_gen:8.0 - U2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - div20
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - div1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - div25
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - sw0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - sw7_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - sw8
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - div31_31
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - b64_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - b2_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - BTN_OK0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - sw2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - PC11_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - div6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - div9
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - div11
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - PC31_2
Adding component instance block -- xilinx.com:user:RAM_B:1.0 - RAM_B_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:user:VGA_orig:1.0 - VGA_orig_0
Adding component instance block -- xilinx.com:user:SCPUC:1.0 - SCPUC_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Successfully read diagram <CSSTE> from block design file <C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd>
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2625.484 ; gain = 1518.957
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2632.512 ; gain = 1.336
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/reference'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/lab05/piCPU'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/VGA/VGA.srcs/sources_1/imports/Framework'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/lab4/CPUC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/lab1'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_5:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX2T1_5/MUX2T1_5.srcs/MUX2T1_5
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:addc_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/addc_32/addc_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/addc_32/addc_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/addc_32/addc_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/addc_32/addc_32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:add_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/add_32/add_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/add_32/add_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/add_32/add_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/add_32/add_32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:and32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/and32/and32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/and32/and32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/and32/and32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/and32/and32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Ext_imm16:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:nor32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/nor32/nor32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/nor32/nor32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/nor32/nor32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/nor32/nor32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:or32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/or32/or32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/or32/or32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/or32/or32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/or32/or32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:or_bit_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/or_bit_32/or_bit_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/or_bit_32/or_bit_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/or_bit_32/or_bit_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/or_bit_32/or_bit_32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:SignalExt_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/SignalExt_32/SignalExt_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/SignalExt_32/SignalExt_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/SignalExt_32/SignalExt_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/SignalExt_32/SignalExt_32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:srl32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/srl32/srl32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/srl32/srl32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/srl32/srl32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/srl32/srl32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:xor32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/xor32/xor32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/xor32/xor32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/xor32/xor32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/xor32/xor32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_64:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_8:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX2T1_8/MUX2T1_8.srcs/MUX2T1_8
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX4T1_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX4T1_5:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX8T1_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX8T1_8:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:SCPU_ctrl:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab04单周期CPU设计/Lab04单周期CPU设计/Lab04-0 CPU核集成设计（学生版）/Lab04-0 CPU核集成设计（学生版）/OExp04-IP2CPU/IP/scpu/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/imports/CPU_W' will take precedence over the same IP in location c:/Users/liang/Desktop/OrgLab/reference/Lab04单周期CPU设计/Lab04单周期CPU设计/Lab04-1 CPU设计之数据通路（学生版）/Lab04-1 CPU设计之数据通路（学生版）/IP/scpu/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/imports/CPU_W
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:SCPUC:1.0 [get_ips  CSSTE_SCPUC_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd'
INFO: [IP_Flow 19-1972] Upgraded CSSTE_SCPUC_0_0 from SCPUC_v1_0 1.0 to SCPUC_v1_0 1.0
Wrote  : <C:\Users\liang\Desktop\OrgLab\lab4\SOC\SOC.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
Wrote  : <C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/ui/bd_a9a878b4.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/liang/Desktop/OrgLab/lab4/SOC/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips CSSTE_SCPUC_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd]
CRITICAL WARNING: [BD 41-1347] Reset pin /U4/rst (associated clock /U4/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /U5/rst (associated clock /U5/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /U10/rst (associated clock /U10/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1347] Reset pin /U8/rst (associated clock /U8/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /SCPUC_0/rst (associated clock /SCPUC_0/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /U8/Clk_CPU.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U4/ram_data_out
/U9/readn
/SCPUC_0/MIO_ready

Wrote  : <C:\Users\liang\Desktop\OrgLab\lab4\SOC\SOC.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
VHDL Output written to : c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/synth/CSSTE.v
VHDL Output written to : c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/sim/CSSTE.v
VHDL Output written to : c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCPUC_0 .
Exporting to file c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/hw_handoff/CSSTE.hwh
Generated Block Design Tcl file c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/hw_handoff/CSSTE_bd.tcl
Generated Hardware Definition File c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/synth/CSSTE.hwdef
export_ip_user_files -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -directory C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.ip_user_files -ipstatic_source_dir C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.cache/compile_simlib/modelsim} {questa=C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.cache/compile_simlib/questa} {riviera=C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.cache/compile_simlib/riviera} {activehdl=C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jun 28 13:15:16 2021] Launched synth_1...
Run output will be captured here: C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.runs/synth_1/runme.log
[Mon Jun 28 13:15:16 2021] Launched impl_1...
Run output will be captured here: C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2851.992 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2869.422 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property location {4 1392 323} [get_bd_cells SCPUC_0]
set_property location {4 1385 330} [get_bd_cells SCPUC_0]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/reference'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/lab05/piCPU'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/VGA/VGA.srcs/sources_1/imports/Framework'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/lab4/CPUC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/lab1'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_5:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX2T1_5/MUX2T1_5.srcs/MUX2T1_5
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:addc_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/addc_32/addc_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/addc_32/addc_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/addc_32/addc_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/addc_32/addc_32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:add_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/add_32/add_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/add_32/add_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/add_32/add_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/add_32/add_32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:and32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/and32/and32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/and32/and32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/and32/and32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/and32/and32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Ext_imm16:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:nor32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/nor32/nor32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/nor32/nor32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/nor32/nor32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/nor32/nor32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:or32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/or32/or32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/or32/or32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/or32/or32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/or32/or32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:or_bit_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/or_bit_32/or_bit_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/or_bit_32/or_bit_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/or_bit_32/or_bit_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/or_bit_32/or_bit_32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:SignalExt_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/SignalExt_32/SignalExt_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/SignalExt_32/SignalExt_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/SignalExt_32/SignalExt_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/SignalExt_32/SignalExt_32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:srl32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/srl32/srl32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/srl32/srl32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/srl32/srl32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/srl32/srl32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:xor32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/xor32/xor32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/xor32/xor32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/xor32/xor32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/xor32/xor32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_64:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_8:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX2T1_8/MUX2T1_8.srcs/MUX2T1_8
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX4T1_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX4T1_5:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX8T1_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX8T1_8:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:SCPU_ctrl:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab04单周期CPU设计/Lab04单周期CPU设计/Lab04-0 CPU核集成设计（学生版）/Lab04-0 CPU核集成设计（学生版）/OExp04-IP2CPU/IP/scpu/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/imports/CPU_W' will take precedence over the same IP in location c:/Users/liang/Desktop/OrgLab/reference/Lab04单周期CPU设计/Lab04单周期CPU设计/Lab04-1 CPU设计之数据通路（学生版）/Lab04-1 CPU设计之数据通路（学生版）/IP/scpu/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/imports/CPU_W
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:SCPUC:1.0 [get_ips  CSSTE_SCPUC_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd'
INFO: [IP_Flow 19-1972] Upgraded CSSTE_SCPUC_0_0 from SCPUC_v1_0 1.0 to SCPUC_v1_0 1.0
Wrote  : <C:\Users\liang\Desktop\OrgLab\lab4\SOC\SOC.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
Wrote  : <C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/ui/bd_a9a878b4.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/liang/Desktop/OrgLab/lab4/SOC/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips CSSTE_SCPUC_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd]
CRITICAL WARNING: [BD 41-1347] Reset pin /U4/rst (associated clock /U4/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /U5/rst (associated clock /U5/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /U10/rst (associated clock /U10/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1347] Reset pin /U8/rst (associated clock /U8/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /SCPUC_0/rst (associated clock /SCPUC_0/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /U8/Clk_CPU.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U4/ram_data_out
/U9/readn
/SCPUC_0/MIO_ready

Wrote  : <C:\Users\liang\Desktop\OrgLab\lab4\SOC\SOC.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
VHDL Output written to : c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/synth/CSSTE.v
VHDL Output written to : c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/sim/CSSTE.v
VHDL Output written to : c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCPUC_0 .
Exporting to file c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/hw_handoff/CSSTE.hwh
Generated Block Design Tcl file c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/hw_handoff/CSSTE_bd.tcl
Generated Hardware Definition File c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/synth/CSSTE.hwdef
export_ip_user_files -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -directory C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.ip_user_files -ipstatic_source_dir C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.cache/compile_simlib/modelsim} {questa=C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.cache/compile_simlib/questa} {riviera=C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.cache/compile_simlib/riviera} {activehdl=C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/reference'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/lab05/piCPU'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/VGA/VGA.srcs/sources_1/imports/Framework'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/lab4/CPUC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/lab1'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_5:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX2T1_5/MUX2T1_5.srcs/MUX2T1_5
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:addc_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/addc_32/addc_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/addc_32/addc_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/addc_32/addc_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/addc_32/addc_32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:add_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/add_32/add_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/add_32/add_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/add_32/add_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/add_32/add_32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:and32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/and32/and32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/and32/and32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/and32/and32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/and32/and32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Ext_imm16:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:nor32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/nor32/nor32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/nor32/nor32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/nor32/nor32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/nor32/nor32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:or32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/or32/or32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/or32/or32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/or32/or32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/or32/or32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:or_bit_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/or_bit_32/or_bit_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/or_bit_32/or_bit_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/or_bit_32/or_bit_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/or_bit_32/or_bit_32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:SignalExt_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/SignalExt_32/SignalExt_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/SignalExt_32/SignalExt_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/SignalExt_32/SignalExt_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/SignalExt_32/SignalExt_32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:srl32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/srl32/srl32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/srl32/srl32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/srl32/srl32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/srl32/srl32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:xor32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/xor32/xor32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/xor32/xor32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/xor32/xor32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/xor32/xor32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_64:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_8:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX2T1_8/MUX2T1_8.srcs/MUX2T1_8
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX4T1_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX4T1_5:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX8T1_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX8T1_8:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:SCPU_ctrl:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab04单周期CPU设计/Lab04单周期CPU设计/Lab04-0 CPU核集成设计（学生版）/Lab04-0 CPU核集成设计（学生版）/OExp04-IP2CPU/IP/scpu/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/imports/CPU_W' will take precedence over the same IP in location c:/Users/liang/Desktop/OrgLab/reference/Lab04单周期CPU设计/Lab04单周期CPU设计/Lab04-1 CPU设计之数据通路（学生版）/Lab04-1 CPU设计之数据通路（学生版）/IP/scpu/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/imports/CPU_W
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:SCPUC:1.0 [get_ips  CSSTE_SCPUC_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd'
INFO: [IP_Flow 19-1972] Upgraded CSSTE_SCPUC_0_0 from SCPUC_v1_0 1.0 to SCPUC_v1_0 1.0
Wrote  : <C:\Users\liang\Desktop\OrgLab\lab4\SOC\SOC.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
Wrote  : <C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/ui/bd_a9a878b4.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/liang/Desktop/OrgLab/lab4/SOC/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips CSSTE_SCPUC_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd]
CRITICAL WARNING: [BD 41-1347] Reset pin /U4/rst (associated clock /U4/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /U5/rst (associated clock /U5/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /U10/rst (associated clock /U10/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1347] Reset pin /U8/rst (associated clock /U8/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /SCPUC_0/rst (associated clock /SCPUC_0/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /U8/Clk_CPU.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U4/ram_data_out
/U9/readn
/SCPUC_0/MIO_ready

Wrote  : <C:\Users\liang\Desktop\OrgLab\lab4\SOC\SOC.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
VHDL Output written to : c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/synth/CSSTE.v
VHDL Output written to : c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/sim/CSSTE.v
VHDL Output written to : c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCPUC_0 .
Exporting to file c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/hw_handoff/CSSTE.hwh
Generated Block Design Tcl file c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/hw_handoff/CSSTE_bd.tcl
Generated Hardware Definition File c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/synth/CSSTE.hwdef
export_ip_user_files -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -directory C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.ip_user_files -ipstatic_source_dir C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.cache/compile_simlib/modelsim} {questa=C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.cache/compile_simlib/questa} {riviera=C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.cache/compile_simlib/riviera} {activehdl=C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jun 28 13:52:12 2021] Launched synth_1...
Run output will be captured here: C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.runs/synth_1/runme.log
[Mon Jun 28 13:52:12 2021] Launched impl_1...
Run output will be captured here: C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2902.691 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2904.137 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
delete_bd_objs [get_bd_nets xlslice_1_Dout]
save_bd_design
Wrote  : <C:\Users\liang\Desktop\OrgLab\lab4\SOC\SOC.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
Wrote  : <C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/ui/bd_a9a878b4.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1347] Reset pin /U4/rst (associated clock /U4/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /U5/rst (associated clock /U5/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /U10/rst (associated clock /U10/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1347] Reset pin /U8/rst (associated clock /U8/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /SCPUC_0/rst (associated clock /SCPUC_0/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /U8/Clk_CPU.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U4/ram_data_out
/U9/readn
/SCPUC_0/INT0
/SCPUC_0/MIO_ready

Wrote  : <C:\Users\liang\Desktop\OrgLab\lab4\SOC\SOC.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
VHDL Output written to : c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/synth/CSSTE.v
VHDL Output written to : c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/sim/CSSTE.v
VHDL Output written to : c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v
Exporting to file c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/hw_handoff/CSSTE.hwh
Generated Block Design Tcl file c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/hw_handoff/CSSTE_bd.tcl
Generated Hardware Definition File c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/synth/CSSTE.hwdef
[Mon Jun 28 14:11:59 2021] Launched synth_1...
Run output will be captured here: C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.runs/synth_1/runme.log
[Mon Jun 28 14:11:59 2021] Launched impl_1...
Run output will be captured here: C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2904.137 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2908.059 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/reference'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/lab05/piCPU'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/VGA/VGA.srcs/sources_1/imports/Framework'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/lab4/CPUC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/lab1'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_5:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX2T1_5/MUX2T1_5.srcs/MUX2T1_5
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:addc_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/addc_32/addc_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/addc_32/addc_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/addc_32/addc_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/addc_32/addc_32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:add_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/add_32/add_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/add_32/add_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/add_32/add_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/add_32/add_32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:and32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/and32/and32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/and32/and32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/and32/and32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/and32/and32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Ext_imm16:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:nor32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/nor32/nor32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/nor32/nor32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/nor32/nor32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/nor32/nor32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:or32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/or32/or32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/or32/or32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/or32/or32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/or32/or32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:or_bit_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/or_bit_32/or_bit_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/or_bit_32/or_bit_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/or_bit_32/or_bit_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/or_bit_32/or_bit_32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:SignalExt_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/SignalExt_32/SignalExt_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/SignalExt_32/SignalExt_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/SignalExt_32/SignalExt_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/SignalExt_32/SignalExt_32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:srl32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/srl32/srl32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/srl32/srl32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/srl32/srl32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/srl32/srl32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:xor32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/xor32/xor32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/xor32/xor32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/xor32/xor32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/xor32/xor32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_64:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_8:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX2T1_8/MUX2T1_8.srcs/MUX2T1_8
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX4T1_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX4T1_5:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX8T1_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX8T1_8:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:SCPU_ctrl:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab04单周期CPU设计/Lab04单周期CPU设计/Lab04-0 CPU核集成设计（学生版）/Lab04-0 CPU核集成设计（学生版）/OExp04-IP2CPU/IP/scpu/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/imports/CPU_W' will take precedence over the same IP in location c:/Users/liang/Desktop/OrgLab/reference/Lab04单周期CPU设计/Lab04单周期CPU设计/Lab04-1 CPU设计之数据通路（学生版）/Lab04-1 CPU设计之数据通路（学生版）/IP/scpu/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/imports/CPU_W
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:SCPUC:1.0 [get_ips  CSSTE_SCPUC_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd'
INFO: [IP_Flow 19-3422] Upgraded CSSTE_SCPUC_0_0 (SCPUC_v1_0 1.0) from revision 2 to revision 3
Wrote  : <C:\Users\liang\Desktop\OrgLab\lab4\SOC\SOC.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
Wrote  : <C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/ui/bd_a9a878b4.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/liang/Desktop/OrgLab/lab4/SOC/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips CSSTE_SCPUC_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd]
CRITICAL WARNING: [BD 41-1347] Reset pin /U4/rst (associated clock /U4/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /U5/rst (associated clock /U5/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /U10/rst (associated clock /U10/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1347] Reset pin /U8/rst (associated clock /U8/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /SCPUC_0/rst (associated clock /SCPUC_0/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /U8/Clk_CPU.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U4/ram_data_out
/U9/readn
/SCPUC_0/INT0
/SCPUC_0/MIO_ready

Wrote  : <C:\Users\liang\Desktop\OrgLab\lab4\SOC\SOC.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
VHDL Output written to : c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/synth/CSSTE.v
VHDL Output written to : c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/sim/CSSTE.v
VHDL Output written to : c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCPUC_0 .
Exporting to file c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/hw_handoff/CSSTE.hwh
Generated Block Design Tcl file c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/hw_handoff/CSSTE_bd.tcl
Generated Hardware Definition File c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/synth/CSSTE.hwdef
export_ip_user_files -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -directory C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.ip_user_files -ipstatic_source_dir C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.cache/compile_simlib/modelsim} {questa=C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.cache/compile_simlib/questa} {riviera=C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.cache/compile_simlib/riviera} {activehdl=C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
connect_bd_net [get_bd_pins SCPUC_0/INT0] [get_bd_pins xlslice_1/Dout]
save_bd_design
Wrote  : <C:\Users\liang\Desktop\OrgLab\lab4\SOC\SOC.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
Wrote  : <C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/ui/bd_a9a878b4.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1347] Reset pin /U4/rst (associated clock /U4/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /U5/rst (associated clock /U5/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /U10/rst (associated clock /U10/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1347] Reset pin /U8/rst (associated clock /U8/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /SCPUC_0/rst (associated clock /SCPUC_0/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /U8/Clk_CPU.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U4/ram_data_out
/U9/readn
/SCPUC_0/MIO_ready

Wrote  : <C:\Users\liang\Desktop\OrgLab\lab4\SOC\SOC.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
VHDL Output written to : c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/synth/CSSTE.v
VHDL Output written to : c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/sim/CSSTE.v
VHDL Output written to : c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v
Exporting to file c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/hw_handoff/CSSTE.hwh
Generated Block Design Tcl file c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/hw_handoff/CSSTE_bd.tcl
Generated Hardware Definition File c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/synth/CSSTE.hwdef
[Mon Jun 28 14:35:05 2021] Launched synth_1...
Run output will be captured here: C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.runs/synth_1/runme.log
[Mon Jun 28 14:35:05 2021] Launched impl_1...
Run output will be captured here: C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2908.434 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2912.855 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/reference'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/lab05/piCPU'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/VGA/VGA.srcs/sources_1/imports/Framework'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/lab4/CPUC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/liang/Desktop/OrgLab/lab1'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_5:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX2T1_5/MUX2T1_5.srcs/MUX2T1_5
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX2T1_5/MUX2T1_5.srcs/sources_1/imports/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:addc_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/addc_32/addc_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/addc_32/addc_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/addc_32/addc_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/addc_32/addc_32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:add_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/add_32/add_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/add_32/add_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/add_32/add_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/add_32/add_32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:and32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/and32/and32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/and32/and32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/and32/and32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/and32/and32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Ext_imm16:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/Ext_imm16/Ext_imm16.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:nor32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/nor32/nor32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/nor32/nor32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/nor32/nor32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/nor32/nor32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:or32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/or32/or32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/or32/or32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/or32/or32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/or32/or32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:or_bit_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/or_bit_32/or_bit_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/or_bit_32/or_bit_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/or_bit_32/or_bit_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/or_bit_32/or_bit_32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:SignalExt_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/SignalExt_32/SignalExt_32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/SignalExt_32/SignalExt_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/SignalExt_32/SignalExt_32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/SignalExt_32/SignalExt_32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:srl32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/srl32/srl32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/srl32/srl32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/srl32/srl32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/srl32/srl32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:xor32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/Logic/xor32/xor32.srcs/sources_1/imports/Logic_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/Logic/xor32/xor32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/Logic/xor32/xor32.srcs/sources_1/imports/Logic_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/Logic/xor32/xor32.srcs/sources_1/imports/Logic_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX2T1_32/MUX2T1_32.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_64:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX2T1_64/MUX2T1_64.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX2T1_8:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX2T1_8/MUX2T1_8.srcs/MUX2T1_8
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX2T1_8/MUX2T1_8.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX4T1_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX4T1_32/MUX4T1_32.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX4T1_5:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX4T1_5/MUX4T1_5.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX8T1_32:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX8T1_32/MUX8T1_32.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:MUX8T1_8:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-Element/IP/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W' will take precedence over the same IP in locations: 
   c:/Users/liang/Desktop/OrgLab/reference/Lab0 Vivado介绍和模块封装（学生版）(1)/Lab0 Vivado介绍和模块封装（学生版）/OExp00/OExp00-muxctrl/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/new
   c:/Users/liang/Desktop/OrgLab/reference/Lab01 warmup（学生版）(1)/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/reference/Lab02CPU/Lab02CPU/OExp02-IP2SOC/IP/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W
   c:/Users/liang/Desktop/OrgLab/lab1/ALU/IP/MUX/MUX8T1_8/MUX8T1_8.srcs/sources_1/imports/MUX_W
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:SCPU_ctrl:1.0'. The one found in IP location 'c:/Users/liang/Desktop/OrgLab/reference/Lab04单周期CPU设计/Lab04单周期CPU设计/Lab04-0 CPU核集成设计（学生版）/Lab04-0 CPU核集成设计（学生版）/OExp04-IP2CPU/IP/scpu/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/imports/CPU_W' will take precedence over the same IP in location c:/Users/liang/Desktop/OrgLab/reference/Lab04单周期CPU设计/Lab04单周期CPU设计/Lab04-1 CPU设计之数据通路（学生版）/Lab04-1 CPU设计之数据通路（学生版）/IP/scpu/OExp04-SCPU_ctrl/OExp04-SCPU_ctrl.srcs/sources_1/imports/CPU_W
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:SCPUC:1.0 [get_ips  CSSTE_SCPUC_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd'
INFO: [IP_Flow 19-3422] Upgraded CSSTE_SCPUC_0_0 (SCPUC_v1_0 1.0) from revision 3 to revision 2
Wrote  : <C:\Users\liang\Desktop\OrgLab\lab4\SOC\SOC.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/liang/Desktop/OrgLab/lab4/SOC/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips CSSTE_SCPUC_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd]
CRITICAL WARNING: [BD 41-1347] Reset pin /U4/rst (associated clock /U4/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /U5/rst (associated clock /U5/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1348] Reset pin /U10/rst (associated clock /U10/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /util_vector_logic_0/Res.
CRITICAL WARNING: [BD 41-1347] Reset pin /U8/rst (associated clock /U8/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /RSTN.
CRITICAL WARNING: [BD 41-1348] Reset pin /SCPUC_0/rst (associated clock /SCPUC_0/clk) is connected to asynchronous reset source /U9/rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /U8/Clk_CPU.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U4/ram_data_out
/U9/readn
/SCPUC_0/MIO_ready

Wrote  : <C:\Users\liang\Desktop\OrgLab\lab4\SOC\SOC.srcs\sources_1\bd\CSSTE\CSSTE.bd> 
VHDL Output written to : c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/synth/CSSTE.v
VHDL Output written to : c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/sim/CSSTE.v
VHDL Output written to : c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SCPUC_0 .
Exporting to file c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/hw_handoff/CSSTE.hwh
Generated Block Design Tcl file c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/hw_handoff/CSSTE_bd.tcl
Generated Hardware Definition File c:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.gen/sources_1/bd/CSSTE/synth/CSSTE.hwdef
export_ip_user_files -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -directory C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.ip_user_files -ipstatic_source_dir C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.cache/compile_simlib/modelsim} {questa=C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.cache/compile_simlib/questa} {riviera=C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.cache/compile_simlib/riviera} {activehdl=C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jun 28 14:48:04 2021] Launched synth_1...
Run output will be captured here: C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.runs/synth_1/runme.log
[Mon Jun 28 14:48:04 2021] Launched impl_1...
Run output will be captured here: C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2913.414 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2913.777 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2913.777 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 28 14:56:32 2021...
