-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fmm_reduce_kernel_compute_greedy_potential_score is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    r1 : IN STD_LOGIC_VECTOR (30 downto 0);
    r2 : IN STD_LOGIC_VECTOR (8 downto 0);
    sign : IN STD_LOGIC_VECTOR (1 downto 0);
    k1 : IN STD_LOGIC_VECTOR (31 downto 0);
    k2 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_cols : IN STD_LOGIC_VECTOR (31 downto 0);
    M_e_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    M_e_0_ce0 : OUT STD_LOGIC;
    M_e_0_we0 : OUT STD_LOGIC;
    M_e_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    M_e_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_e_1_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    M_e_1_ce0 : OUT STD_LOGIC;
    M_e_1_we0 : OUT STD_LOGIC;
    M_e_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    M_e_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_e_2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    M_e_2_ce0 : OUT STD_LOGIC;
    M_e_2_we0 : OUT STD_LOGIC;
    M_e_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    M_e_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_e_3_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    M_e_3_ce0 : OUT STD_LOGIC;
    M_e_3_we0 : OUT STD_LOGIC;
    M_e_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    M_e_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    M_t_i : IN STD_LOGIC_VECTOR (31 downto 0);
    M_t_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    M_t_o_ap_vld : OUT STD_LOGIC;
    M_t_capacity : IN STD_LOGIC_VECTOR (31 downto 0);
    M_rows : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of fmm_reduce_kernel_compute_greedy_potential_score is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (22 downto 0) := "00000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (22 downto 0) := "00000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (22 downto 0) := "00000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (22 downto 0) := "00000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (22 downto 0) := "00000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (22 downto 0) := "00000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (22 downto 0) := "00001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (22 downto 0) := "00010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (22 downto 0) := "00100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (22 downto 0) := "01000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (22 downto 0) := "10000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv31_6 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000110";
    constant ap_const_lv31_4 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000100";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln196_fu_507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln196_reg_1155 : STD_LOGIC_VECTOR (0 downto 0);
    signal overlap_fu_513_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal overlap_reg_1161 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln197_fu_531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln197_reg_1166 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_fu_486_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal score_reg_1176 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln199_fu_537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_reg_1182 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln118_fu_554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln118_reg_1189 : STD_LOGIC_VECTOR (0 downto 0);
    signal new_col_fu_568_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal new_col_reg_1196 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln119_fu_574_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln119_reg_1201 : STD_LOGIC_VECTOR (1 downto 0);
    signal new_row_fu_588_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal new_row_reg_1205 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln121_fu_610_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln121_reg_1211 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_0_addr_reg_1216 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_1_addr_reg_1221 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_2_addr_reg_1226 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_3_addr_reg_1231 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln122_fu_628_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln122_reg_1236 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln122_2_fu_653_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln122_2_reg_1244 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_0_addr_7_reg_1249 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_1_addr_7_reg_1254 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_2_addr_7_reg_1259 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_3_addr_7_reg_1264 : STD_LOGIC_VECTOR (14 downto 0);
    signal cmp34_i_fu_683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp34_i_reg_1269 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal add_ln124_fu_706_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln124_reg_1274 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal trunc_ln178_fu_719_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln178_reg_1293 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal R_fu_723_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal R_reg_1298 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_3_reg_1304 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal j_6_fu_750_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal j_6_reg_1312 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln181_1_fu_756_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln141_fu_760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_reg_1322 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_old_fu_766_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_old_reg_1326 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln181_fu_777_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln181_reg_1336 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal j_5_fu_781_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_5_reg_1341 : STD_LOGIC_VECTOR (31 downto 0);
    signal n_1_reg_1346 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal s_3_fu_827_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal s_3_reg_1351 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln186_fu_845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln186_reg_1357 : STD_LOGIC_VECTOR (0 downto 0);
    signal rowt_fu_872_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal rowt_reg_1362 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal add_ln144_fu_881_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln144_reg_1369 : STD_LOGIC_VECTOR (1 downto 0);
    signal colt_fu_887_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal colt_reg_1376 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln4_reg_1381 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln165_fu_927_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln165_reg_1389 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln145_fu_941_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln145_reg_1394 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal r_fu_949_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_reg_1403 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln152_fu_954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln152_reg_1408 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln145_fu_968_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln145_reg_1412 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal and_ln160_fu_990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln160_reg_1417 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_31_fu_1008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_31_reg_1421 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln161_1_fu_1036_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln161_1_reg_1425 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln162_1_fu_1079_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln162_1_reg_1430 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_0_addr_9_reg_1435 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_1_addr_9_reg_1440 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_2_addr_9_reg_1445 : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_3_addr_9_reg_1450 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln203_reg_1455 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_compute_pp_nn_fu_399_ap_start : STD_LOGIC;
    signal grp_compute_pp_nn_fu_399_ap_done : STD_LOGIC;
    signal grp_compute_pp_nn_fu_399_ap_idle : STD_LOGIC;
    signal grp_compute_pp_nn_fu_399_ap_ready : STD_LOGIC;
    signal grp_compute_pp_nn_fu_399_r1 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_compute_pp_nn_fu_399_r2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_compute_pp_nn_fu_399_M_e_0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_compute_pp_nn_fu_399_M_e_0_ce0 : STD_LOGIC;
    signal grp_compute_pp_nn_fu_399_M_e_1_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_compute_pp_nn_fu_399_M_e_1_ce0 : STD_LOGIC;
    signal grp_compute_pp_nn_fu_399_M_e_2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_compute_pp_nn_fu_399_M_e_2_ce0 : STD_LOGIC;
    signal grp_compute_pp_nn_fu_399_M_e_3_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_compute_pp_nn_fu_399_M_e_3_ce0 : STD_LOGIC;
    signal grp_compute_pp_nn_fu_399_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_pp_nn_fu_399_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_start : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_done : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_idle : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_ready : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_ce0 : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_we0 : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_ce0 : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_we0 : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_ce0 : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_we0 : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_ce0 : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_we0 : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_start : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_done : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_idle : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_ready : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_row1_ce_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_row1_ce_out_ap_vld : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_0_ce0 : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_1_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_1_ce0 : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_2_ce0 : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_3_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_3_ce0 : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_start : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_done : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_idle : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_ready : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_move_type_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_move_type_1_out_ap_vld : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_row2_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_row2_1_out_ap_vld : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_0_ce0 : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_1_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_1_ce0 : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_2_ce0 : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_3_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_3_ce0 : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_start : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_done : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_idle : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_ready : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_ce0 : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_we0 : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_ce0 : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_we0 : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_ce0 : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_we0 : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_ce0 : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_we0 : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln136_fu_713_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_M_t_loc_0_phi_fu_307_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal M_t_loc_0_reg_304 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state8_on_subcall_done : BOOLEAN;
    signal M_t_flag_0_reg_314 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_reg_327 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln181_fu_745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_phi_mux_move_type_2_phi_fu_340_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal move_type_2_reg_336 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_row2_2_phi_fu_351_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal row2_2_reg_347 : STD_LOGIC_VECTOR (31 downto 0);
    signal M_t_new_2_reg_358 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op221_call_state22 : BOOLEAN;
    signal ap_block_state22_on_subcall_done : BOOLEAN;
    signal ap_phi_mux_M_t_flag_2_phi_fu_375_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal M_t_flag_2_reg_371 : STD_LOGIC_VECTOR (0 downto 0);
    signal score_1_fu_1107_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_agg_result_0_phi_fu_390_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal agg_result_0_reg_386 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal grp_compute_pp_nn_fu_399_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_start_reg : STD_LOGIC := '0';
    signal M_e_0_we0_out : STD_LOGIC;
    signal M_e_1_we0_out : STD_LOGIC;
    signal M_e_2_we0_out : STD_LOGIC;
    signal M_e_3_we0_out : STD_LOGIC;
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal move_type_1_loc_fu_114 : STD_LOGIC_VECTOR (31 downto 0);
    signal row2_1_loc_fu_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal zext_ln121_fu_620_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln122_1_fu_665_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln161_fu_1047_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln162_fu_1090_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_122 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal icmp_ln181_1_fu_772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal s_fu_126 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal s_5_fu_861_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal M_e_2_we0_local : STD_LOGIC;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal M_e_2_d0_local : STD_LOGIC_VECTOR (31 downto 0);
    signal M_e_2_ce0_local : STD_LOGIC;
    signal M_e_2_address0_local : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal M_e_1_we0_local : STD_LOGIC;
    signal M_e_1_d0_local : STD_LOGIC_VECTOR (31 downto 0);
    signal M_e_1_ce0_local : STD_LOGIC;
    signal M_e_1_address0_local : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_0_we0_local : STD_LOGIC;
    signal M_e_0_d0_local : STD_LOGIC_VECTOR (31 downto 0);
    signal M_e_0_ce0_local : STD_LOGIC;
    signal M_e_0_address0_local : STD_LOGIC_VECTOR (14 downto 0);
    signal M_e_3_we0_local : STD_LOGIC;
    signal M_e_3_d0_local : STD_LOGIC_VECTOR (31 downto 0);
    signal M_e_3_ce0_local : STD_LOGIC;
    signal M_e_3_address0_local : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_486_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_486_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_521_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln199_fu_537_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln118_1_fu_564_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln118_fu_546_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln121_fu_594_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal shl_ln121_1_fu_599_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln121_2_fu_604_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal lshr_ln_fu_578_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln121_fu_614_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_7_fu_642_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_6_fu_635_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln122_fu_649_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln122_fu_659_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_9_fu_695_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_8_fu_688_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln124_fu_702_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln181_fu_741_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_799_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln185_fu_815_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln185_fu_809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal s_2_fu_821_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_835_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln186_fu_851_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal s_4_fu_856_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln144_fu_877_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln165_fu_903_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln165_1_fu_915_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl5_fu_907_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl6_fu_919_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln146_fu_933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_972_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln160_fu_985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln160_fu_979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_30_fu_1002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln161_fu_1014_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln161_1_fu_1025_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl7_fu_1017_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl8_fu_1028_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln161_fu_1042_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln162_fu_1055_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln162_1_fu_1067_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl_fu_1059_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl9_fu_1071_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln162_fu_1085_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_return_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fmm_reduce_kernel_compute_pp_nn IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        r1 : IN STD_LOGIC_VECTOR (30 downto 0);
        r2 : IN STD_LOGIC_VECTOR (8 downto 0);
        M_cols : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_0_ce0 : OUT STD_LOGIC;
        M_e_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_1_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_1_ce0 : OUT STD_LOGIC;
        M_e_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_2_ce0 : OUT STD_LOGIC;
        M_e_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_3_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_3_ce0 : OUT STD_LOGIC;
        M_e_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        new_col : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln121 : IN STD_LOGIC_VECTOR (14 downto 0);
        mul_ln122 : IN STD_LOGIC_VECTOR (14 downto 0);
        mul_ln133 : IN STD_LOGIC_VECTOR (14 downto 0);
        icmp_ln196 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp34_i : IN STD_LOGIC_VECTOR (0 downto 0);
        M_e_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_0_ce0 : OUT STD_LOGIC;
        M_e_0_we0 : OUT STD_LOGIC;
        M_e_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_1_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_1_ce0 : OUT STD_LOGIC;
        M_e_1_we0 : OUT STD_LOGIC;
        M_e_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_2_ce0 : OUT STD_LOGIC;
        M_e_2_we0 : OUT STD_LOGIC;
        M_e_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_3_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_3_ce0 : OUT STD_LOGIC;
        M_e_3_we0 : OUT STD_LOGIC;
        M_e_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rowt : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln144 : IN STD_LOGIC_VECTOR (14 downto 0);
        add_ln144 : IN STD_LOGIC_VECTOR (1 downto 0);
        row1_ce_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        row1_ce_out_ap_vld : OUT STD_LOGIC;
        M_e_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_0_ce0 : OUT STD_LOGIC;
        M_e_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_1_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_1_ce0 : OUT STD_LOGIC;
        M_e_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_2_ce0 : OUT STD_LOGIC;
        M_e_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_3_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_3_ce0 : OUT STD_LOGIC;
        M_e_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln152 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln144 : IN STD_LOGIC_VECTOR (14 downto 0);
        add_ln144 : IN STD_LOGIC_VECTOR (1 downto 0);
        sext_ln152 : IN STD_LOGIC_VECTOR (31 downto 0);
        move_type_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        move_type_1_out_ap_vld : OUT STD_LOGIC;
        row2_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        row2_1_out_ap_vld : OUT STD_LOGIC;
        M_e_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_0_ce0 : OUT STD_LOGIC;
        M_e_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_1_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_1_ce0 : OUT STD_LOGIC;
        M_e_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_2_ce0 : OUT STD_LOGIC;
        M_e_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_3_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_3_ce0 : OUT STD_LOGIC;
        M_e_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        move_type_2 : IN STD_LOGIC_VECTOR (1 downto 0);
        colt : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln165 : IN STD_LOGIC_VECTOR (14 downto 0);
        mul_ln161 : IN STD_LOGIC_VECTOR (14 downto 0);
        mul_ln162 : IN STD_LOGIC_VECTOR (14 downto 0);
        M_e_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_0_ce0 : OUT STD_LOGIC;
        M_e_0_we0 : OUT STD_LOGIC;
        M_e_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_1_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_1_ce0 : OUT STD_LOGIC;
        M_e_1_we0 : OUT STD_LOGIC;
        M_e_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_2_ce0 : OUT STD_LOGIC;
        M_e_2_we0 : OUT STD_LOGIC;
        M_e_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        M_e_3_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        M_e_3_ce0 : OUT STD_LOGIC;
        M_e_3_we0 : OUT STD_LOGIC;
        M_e_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_e_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fmm_reduce_kernel_mul_32s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_compute_pp_nn_fu_399 : component fmm_reduce_kernel_compute_pp_nn
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_pp_nn_fu_399_ap_start,
        ap_done => grp_compute_pp_nn_fu_399_ap_done,
        ap_idle => grp_compute_pp_nn_fu_399_ap_idle,
        ap_ready => grp_compute_pp_nn_fu_399_ap_ready,
        r1 => grp_compute_pp_nn_fu_399_r1,
        r2 => grp_compute_pp_nn_fu_399_r2,
        M_cols => M_cols,
        M_e_0_address0 => grp_compute_pp_nn_fu_399_M_e_0_address0,
        M_e_0_ce0 => grp_compute_pp_nn_fu_399_M_e_0_ce0,
        M_e_0_q0 => M_e_0_q0,
        M_e_1_address0 => grp_compute_pp_nn_fu_399_M_e_1_address0,
        M_e_1_ce0 => grp_compute_pp_nn_fu_399_M_e_1_ce0,
        M_e_1_q0 => M_e_1_q0,
        M_e_2_address0 => grp_compute_pp_nn_fu_399_M_e_2_address0,
        M_e_2_ce0 => grp_compute_pp_nn_fu_399_M_e_2_ce0,
        M_e_2_q0 => M_e_2_q0,
        M_e_3_address0 => grp_compute_pp_nn_fu_399_M_e_3_address0,
        M_e_3_ce0 => grp_compute_pp_nn_fu_399_M_e_3_ce0,
        M_e_3_q0 => M_e_3_q0,
        ap_return_0 => grp_compute_pp_nn_fu_399_ap_return_0,
        ap_return_1 => grp_compute_pp_nn_fu_399_ap_return_1);

    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417 : component fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_start,
        ap_done => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_done,
        ap_idle => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_idle,
        ap_ready => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_ready,
        new_col => new_col_reg_1196,
        mul_ln121 => trunc_ln121_reg_1211,
        mul_ln122 => add_ln122_2_reg_1244,
        mul_ln133 => add_ln124_reg_1274,
        icmp_ln196 => icmp_ln196_reg_1155,
        cmp34_i => cmp34_i_reg_1269,
        M_e_0_address0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_address0,
        M_e_0_ce0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_ce0,
        M_e_0_we0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_we0,
        M_e_0_d0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_d0,
        M_e_0_q0 => M_e_0_q0,
        M_e_1_address0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_address0,
        M_e_1_ce0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_ce0,
        M_e_1_we0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_we0,
        M_e_1_d0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_d0,
        M_e_1_q0 => M_e_1_q0,
        M_e_2_address0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_address0,
        M_e_2_ce0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_ce0,
        M_e_2_we0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_we0,
        M_e_2_d0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_d0,
        M_e_2_q0 => M_e_2_q0,
        M_e_3_address0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_address0,
        M_e_3_ce0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_ce0,
        M_e_3_we0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_we0,
        M_e_3_d0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_d0,
        M_e_3_q0 => M_e_3_q0);

    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435 : component fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_start,
        ap_done => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_done,
        ap_idle => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_idle,
        ap_ready => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_ready,
        rowt => rowt_reg_1362,
        zext_ln144 => lshr_ln4_reg_1381,
        add_ln144 => add_ln144_reg_1369,
        row1_ce_out => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_row1_ce_out,
        row1_ce_out_ap_vld => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_row1_ce_out_ap_vld,
        M_e_0_address0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_0_address0,
        M_e_0_ce0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_0_ce0,
        M_e_0_q0 => M_e_0_q0,
        M_e_1_address0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_1_address0,
        M_e_1_ce0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_1_ce0,
        M_e_1_q0 => M_e_1_q0,
        M_e_2_address0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_2_address0,
        M_e_2_ce0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_2_ce0,
        M_e_2_q0 => M_e_2_q0,
        M_e_3_address0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_3_address0,
        M_e_3_ce0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_3_ce0,
        M_e_3_q0 => M_e_3_q0);

    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451 : component fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_start,
        ap_done => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_done,
        ap_idle => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_idle,
        ap_ready => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_ready,
        zext_ln152 => r_reg_1403,
        zext_ln144 => lshr_ln4_reg_1381,
        add_ln144 => add_ln144_reg_1369,
        sext_ln152 => select_ln145_reg_1394,
        move_type_1_out => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_move_type_1_out,
        move_type_1_out_ap_vld => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_move_type_1_out_ap_vld,
        row2_1_out => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_row2_1_out,
        row2_1_out_ap_vld => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_row2_1_out_ap_vld,
        M_e_0_address0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_0_address0,
        M_e_0_ce0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_0_ce0,
        M_e_0_q0 => M_e_0_q0,
        M_e_1_address0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_1_address0,
        M_e_1_ce0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_1_ce0,
        M_e_1_q0 => M_e_1_q0,
        M_e_2_address0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_2_address0,
        M_e_2_ce0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_2_ce0,
        M_e_2_q0 => M_e_2_q0,
        M_e_3_address0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_3_address0,
        M_e_3_ce0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_3_ce0,
        M_e_3_q0 => M_e_3_q0);

    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469 : component fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_start,
        ap_done => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_done,
        ap_idle => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_idle,
        ap_ready => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_ready,
        move_type_2 => trunc_ln145_reg_1412,
        colt => colt_reg_1376,
        mul_ln165 => add_ln165_reg_1389,
        mul_ln161 => add_ln161_1_reg_1425,
        mul_ln162 => add_ln162_1_reg_1430,
        M_e_0_address0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_address0,
        M_e_0_ce0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_ce0,
        M_e_0_we0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_we0,
        M_e_0_d0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_d0,
        M_e_0_q0 => M_e_0_q0,
        M_e_1_address0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_address0,
        M_e_1_ce0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_ce0,
        M_e_1_we0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_we0,
        M_e_1_d0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_d0,
        M_e_1_q0 => M_e_1_q0,
        M_e_2_address0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_address0,
        M_e_2_ce0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_ce0,
        M_e_2_we0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_we0,
        M_e_2_d0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_d0,
        M_e_2_q0 => M_e_2_q0,
        M_e_3_address0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_address0,
        M_e_3_ce0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_ce0,
        M_e_3_we0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_we0,
        M_e_3_d0 => grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_d0,
        M_e_3_q0 => M_e_3_q0);

    mul_32s_32s_32_1_1_U88 : component fmm_reduce_kernel_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_486_p0,
        din1 => grp_fu_486_p1,
        dout => grp_fu_486_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    ap_return_preg <= ap_phi_mux_agg_result_0_phi_fu_390_p6;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_ready = ap_const_logic_1)) then 
                    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_ready = ap_const_logic_1)) then 
                    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_ready = ap_const_logic_1)) then 
                    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_ready = ap_const_logic_1)) then 
                    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_pp_nn_fu_399_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_pp_nn_fu_399_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                    grp_compute_pp_nn_fu_399_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_pp_nn_fu_399_ap_ready = ap_const_logic_1)) then 
                    grp_compute_pp_nn_fu_399_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    M_t_flag_0_reg_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln118_fu_554_p2 = ap_const_lv1_0) and (icmp_ln199_fu_537_p2 = ap_const_lv1_0))) then 
                M_t_flag_0_reg_314 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln118_reg_1189 = ap_const_lv1_1))) then 
                M_t_flag_0_reg_314 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    M_t_flag_2_reg_371_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state22_on_subcall_done) and (ap_const_lv1_1 = and_ln160_reg_1417) and (empty_31_reg_1421 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22) and (icmp_ln141_reg_1322 = ap_const_lv1_0))) then 
                M_t_flag_2_reg_371 <= ap_const_lv1_1;
            elsif ((((icmp_ln181_fu_745_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln141_fu_760_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state19) and ((ap_const_lv1_0 = and_ln160_fu_990_p2) or (empty_31_fu_1008_p2 = ap_const_lv1_0))))) then 
                M_t_flag_2_reg_371 <= M_t_flag_0_reg_314;
            end if; 
        end if;
    end process;

    M_t_loc_0_reg_304_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln118_fu_554_p2 = ap_const_lv1_0) and (icmp_ln199_fu_537_p2 = ap_const_lv1_0))) then 
                M_t_loc_0_reg_304 <= M_t_i;
            elsif (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln118_reg_1189 = ap_const_lv1_1))) then 
                M_t_loc_0_reg_304 <= add_ln136_fu_713_p2;
            end if; 
        end if;
    end process;

    M_t_new_2_reg_358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state22_on_subcall_done) and (ap_const_lv1_1 = and_ln160_reg_1417) and (empty_31_reg_1421 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22) and (icmp_ln141_reg_1322 = ap_const_lv1_0))) then 
                M_t_new_2_reg_358 <= t_old_reg_1326;
            elsif ((((icmp_ln181_fu_745_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln141_fu_760_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state19) and ((ap_const_lv1_0 = and_ln160_fu_990_p2) or (empty_31_fu_1008_p2 = ap_const_lv1_0))))) then 
                M_t_new_2_reg_358 <= M_t_loc_0_reg_304;
            end if; 
        end if;
    end process;

    agg_result_0_reg_386_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln199_fu_537_p2 = ap_const_lv1_1))) then 
                agg_result_0_reg_386 <= score_reg_1176;
            elsif (((icmp_ln197_reg_1166 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                agg_result_0_reg_386 <= ap_const_lv32_0;
            elsif (((icmp_ln197_reg_1166 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln199_reg_1182 = ap_const_lv1_0))) then 
                agg_result_0_reg_386 <= score_1_fu_1107_p2;
            end if; 
        end if;
    end process;

    i_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                i_fu_122 <= ap_const_lv31_0;
            elsif (((icmp_ln181_1_fu_772_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                i_fu_122 <= j_6_reg_1312;
            end if; 
        end if;
    end process;

    j_reg_327_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                j_reg_327 <= j_5_reg_1341;
            elsif (((icmp_ln181_fu_745_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                j_reg_327 <= zext_ln181_1_fu_756_p1;
            end if; 
        end if;
    end process;

    move_type_2_reg_336_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln152_reg_1408 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                move_type_2_reg_336 <= move_type_1_loc_fu_114;
            elsif (((icmp_ln152_fu_954_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                move_type_2_reg_336 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    row2_2_reg_347_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln152_reg_1408 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                row2_2_reg_347 <= row2_1_loc_fu_110;
            elsif (((icmp_ln152_fu_954_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                row2_2_reg_347 <= ap_const_lv32_FFFFFFFF;
            end if; 
        end if;
    end process;

    s_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                s_fu_126 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                s_fu_126 <= s_5_fu_861_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                M_e_0_addr_7_reg_1249 <= zext_ln122_1_fu_665_p1(15 - 1 downto 0);
                M_e_0_addr_reg_1216 <= zext_ln121_fu_620_p1(15 - 1 downto 0);
                M_e_1_addr_7_reg_1254 <= zext_ln122_1_fu_665_p1(15 - 1 downto 0);
                M_e_1_addr_reg_1221 <= zext_ln121_fu_620_p1(15 - 1 downto 0);
                M_e_2_addr_7_reg_1259 <= zext_ln122_1_fu_665_p1(15 - 1 downto 0);
                M_e_2_addr_reg_1226 <= zext_ln121_fu_620_p1(15 - 1 downto 0);
                M_e_3_addr_7_reg_1264 <= zext_ln122_1_fu_665_p1(15 - 1 downto 0);
                M_e_3_addr_reg_1231 <= zext_ln121_fu_620_p1(15 - 1 downto 0);
                    add_ln122_2_reg_1244(14 downto 4) <= add_ln122_2_fu_653_p2(14 downto 4);
                icmp_ln118_reg_1189 <= icmp_ln118_fu_554_p2;
                icmp_ln199_reg_1182 <= icmp_ln199_fu_537_p2;
                new_col_reg_1196 <= new_col_fu_568_p2;
                new_row_reg_1205 <= new_row_fu_588_p2;
                    select_ln122_reg_1236(31 downto 1) <= select_ln122_fu_628_p3(31 downto 1);
                trunc_ln119_reg_1201 <= trunc_ln119_fu_574_p1;
                trunc_ln121_reg_1211 <= trunc_ln121_fu_610_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                M_e_0_addr_9_reg_1435 <= zext_ln162_fu_1090_p1(15 - 1 downto 0);
                M_e_1_addr_9_reg_1440 <= zext_ln162_fu_1090_p1(15 - 1 downto 0);
                M_e_2_addr_9_reg_1445 <= zext_ln162_fu_1090_p1(15 - 1 downto 0);
                M_e_3_addr_9_reg_1450 <= zext_ln162_fu_1090_p1(15 - 1 downto 0);
                    add_ln161_1_reg_1425(14 downto 4) <= add_ln161_1_fu_1036_p2(14 downto 4);
                    add_ln162_1_reg_1430(14 downto 4) <= add_ln162_1_fu_1079_p2(14 downto 4);
                and_ln160_reg_1417 <= and_ln160_fu_990_p2;
                empty_31_reg_1421 <= empty_31_fu_1008_p2;
                trunc_ln145_reg_1412 <= trunc_ln145_fu_968_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                R_reg_1298 <= R_fu_723_p2;
                trunc_ln178_reg_1293 <= trunc_ln178_fu_719_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                    add_ln124_reg_1274(14 downto 4) <= add_ln124_fu_706_p2(14 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                add_ln144_reg_1369 <= add_ln144_fu_881_p2;
                    add_ln165_reg_1389(14 downto 4) <= add_ln165_fu_927_p2(14 downto 4);
                colt_reg_1376 <= colt_fu_887_p2;
                lshr_ln4_reg_1381 <= colt_fu_887_p2(16 downto 2);
                rowt_reg_1362 <= rowt_fu_872_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                cmp34_i_reg_1269 <= cmp34_i_fu_683_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                i_3_reg_1304 <= i_fu_122;
                icmp_ln141_reg_1322 <= icmp_ln141_fu_760_p2;
                j_6_reg_1312 <= j_6_fu_750_p2;
                t_old_reg_1326 <= t_old_fu_766_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                icmp_ln152_reg_1408 <= icmp_ln152_fu_954_p2;
                r_reg_1403 <= r_fu_949_p2;
                select_ln145_reg_1394 <= select_ln145_fu_941_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                icmp_ln186_reg_1357 <= icmp_ln186_fu_845_p2;
                n_1_reg_1346 <= grp_compute_pp_nn_fu_399_ap_return_1;
                s_3_reg_1351 <= s_3_fu_827_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                icmp_ln196_reg_1155 <= icmp_ln196_fu_507_p2;
                icmp_ln197_reg_1166 <= icmp_ln197_fu_531_p2;
                overlap_reg_1161 <= overlap_fu_513_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                j_5_reg_1341 <= j_5_fu_781_p2;
                trunc_ln181_reg_1336 <= trunc_ln181_fu_777_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_move_type_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                move_type_1_loc_fu_114 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_move_type_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                mul_ln203_reg_1455 <= grp_fu_486_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_row2_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                row2_1_loc_fu_110 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_row2_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                score_reg_1176 <= grp_fu_486_p2;
            end if;
        end if;
    end process;
    select_ln122_reg_1236(0) <= '1';
    add_ln122_2_reg_1244(3 downto 0) <= "0000";
    add_ln124_reg_1274(3 downto 0) <= "0000";
    add_ln165_reg_1389(3 downto 0) <= "0000";
    add_ln161_1_reg_1425(3 downto 0) <= "0000";
    add_ln162_1_reg_1430(3 downto 0) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln197_reg_1166, ap_CS_fsm_state3, icmp_ln199_fu_537_p2, ap_CS_fsm_state4, icmp_ln118_fu_554_p2, ap_CS_fsm_state8, ap_CS_fsm_state9, icmp_ln141_fu_760_p2, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state16, icmp_ln152_fu_954_p2, ap_CS_fsm_state19, and_ln160_fu_990_p2, empty_31_fu_1008_p2, ap_CS_fsm_state22, grp_compute_pp_nn_fu_399_ap_done, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_done, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_done, ap_block_state8_on_subcall_done, icmp_ln181_fu_745_p2, ap_block_state22_on_subcall_done, ap_CS_fsm_state15, ap_CS_fsm_state18, icmp_ln181_1_fu_772_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_compute_pp_nn_fu_399_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln197_reg_1166 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln118_fu_554_p2 = ap_const_lv1_1) and (icmp_ln199_fu_537_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln118_fu_554_p2 = ap_const_lv1_0) and (icmp_ln199_fu_537_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((icmp_ln181_fu_745_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln141_fu_760_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                elsif (((icmp_ln181_fu_745_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln141_fu_760_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                if (((icmp_ln181_1_fu_772_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_compute_pp_nn_fu_399_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                if (((icmp_ln152_fu_954_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                if (((ap_const_lv1_1 = and_ln160_fu_990_p2) and (empty_31_fu_1008_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((ap_const_boolean_0 = ap_block_state22_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    M_e_0_address0_assign_proc : process(ap_CS_fsm_state2, icmp_ln118_reg_1189, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state22, grp_compute_pp_nn_fu_399_M_e_0_address0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_address0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_0_address0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_0_address0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_address0, ap_predicate_op221_call_state22, ap_CS_fsm_state15, ap_CS_fsm_state18, M_e_0_address0_local)
    begin
        if (((ap_predicate_op221_call_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            M_e_0_address0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            M_e_0_address0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            M_e_0_address0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln118_reg_1189 = ap_const_lv1_1))) then 
            M_e_0_address0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            M_e_0_address0 <= grp_compute_pp_nn_fu_399_M_e_0_address0;
        else 
            M_e_0_address0 <= M_e_0_address0_local;
        end if; 
    end process;


    M_e_0_address0_local_assign_proc : process(M_e_0_addr_reg_1216, M_e_0_addr_7_reg_1249, ap_CS_fsm_state6, ap_CS_fsm_state19, M_e_0_addr_9_reg_1435, zext_ln161_fu_1047_p1, ap_CS_fsm_state5, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            M_e_0_address0_local <= M_e_0_addr_9_reg_1435;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            M_e_0_address0_local <= zext_ln161_fu_1047_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            M_e_0_address0_local <= M_e_0_addr_7_reg_1249;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            M_e_0_address0_local <= M_e_0_addr_reg_1216;
        else 
            M_e_0_address0_local <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_0_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln118_reg_1189, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state22, grp_compute_pp_nn_fu_399_M_e_0_ce0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_ce0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_0_ce0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_0_ce0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_ce0, ap_predicate_op221_call_state22, ap_CS_fsm_state15, ap_CS_fsm_state18, M_e_0_ce0_local)
    begin
        if (((ap_predicate_op221_call_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            M_e_0_ce0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            M_e_0_ce0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            M_e_0_ce0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln118_reg_1189 = ap_const_lv1_1))) then 
            M_e_0_ce0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            M_e_0_ce0 <= grp_compute_pp_nn_fu_399_M_e_0_ce0;
        else 
            M_e_0_ce0 <= M_e_0_ce0_local;
        end if; 
    end process;


    M_e_0_ce0_local_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state19, ap_CS_fsm_state5, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            M_e_0_ce0_local <= ap_const_logic_1;
        else 
            M_e_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    M_e_0_d0_assign_proc : process(icmp_ln118_reg_1189, ap_CS_fsm_state8, ap_CS_fsm_state22, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_d0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_d0, ap_predicate_op221_call_state22, M_e_0_d0_local)
    begin
        if (((ap_predicate_op221_call_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            M_e_0_d0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln118_reg_1189 = ap_const_lv1_1))) then 
            M_e_0_d0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_d0;
        else 
            M_e_0_d0 <= M_e_0_d0_local;
        end if; 
    end process;


    M_e_0_d0_local_assign_proc : process(select_ln122_reg_1236, ap_CS_fsm_state6, ap_CS_fsm_state19, ap_CS_fsm_state5, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            M_e_0_d0_local <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            M_e_0_d0_local <= select_ln122_reg_1236;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            M_e_0_d0_local <= ap_const_lv32_1;
        else 
            M_e_0_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_0_we0_assign_proc : process(icmp_ln118_reg_1189, ap_CS_fsm_state8, ap_CS_fsm_state22, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_we0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_we0, ap_predicate_op221_call_state22, M_e_0_we0_out)
    begin
        if (((ap_predicate_op221_call_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            M_e_0_we0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_0_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln118_reg_1189 = ap_const_lv1_1))) then 
            M_e_0_we0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_0_we0;
        else 
            M_e_0_we0 <= (ap_const_logic_0 or M_e_0_we0_out);
        end if; 
    end process;


    M_e_0_we0_local_assign_proc : process(trunc_ln119_reg_1201, ap_CS_fsm_state6, add_ln144_reg_1369, ap_CS_fsm_state19, and_ln160_fu_990_p2, empty_31_fu_1008_p2, ap_CS_fsm_state5, ap_CS_fsm_state20)
    begin
        if ((((ap_const_lv2_1 = add_ln144_reg_1369) and (ap_const_logic_1 = ap_CS_fsm_state20)) or ((ap_const_lv2_1 = add_ln144_reg_1369) and (ap_const_lv1_1 = and_ln160_fu_990_p2) and (empty_31_fu_1008_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln119_reg_1201 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (trunc_ln119_reg_1201 = ap_const_lv2_0)))) then 
            M_e_0_we0_local <= ap_const_logic_1;
        else 
            M_e_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    M_e_0_we0_out <= M_e_0_we0_local;

    M_e_1_address0_assign_proc : process(ap_CS_fsm_state2, icmp_ln118_reg_1189, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state22, grp_compute_pp_nn_fu_399_M_e_1_address0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_address0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_1_address0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_1_address0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_address0, ap_predicate_op221_call_state22, ap_CS_fsm_state15, ap_CS_fsm_state18, M_e_1_address0_local)
    begin
        if (((ap_predicate_op221_call_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            M_e_1_address0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            M_e_1_address0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            M_e_1_address0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln118_reg_1189 = ap_const_lv1_1))) then 
            M_e_1_address0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            M_e_1_address0 <= grp_compute_pp_nn_fu_399_M_e_1_address0;
        else 
            M_e_1_address0 <= M_e_1_address0_local;
        end if; 
    end process;


    M_e_1_address0_local_assign_proc : process(M_e_1_addr_reg_1221, M_e_1_addr_7_reg_1254, ap_CS_fsm_state6, ap_CS_fsm_state19, M_e_1_addr_9_reg_1440, zext_ln161_fu_1047_p1, ap_CS_fsm_state5, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            M_e_1_address0_local <= M_e_1_addr_9_reg_1440;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            M_e_1_address0_local <= zext_ln161_fu_1047_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            M_e_1_address0_local <= M_e_1_addr_7_reg_1254;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            M_e_1_address0_local <= M_e_1_addr_reg_1221;
        else 
            M_e_1_address0_local <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_1_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln118_reg_1189, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state22, grp_compute_pp_nn_fu_399_M_e_1_ce0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_ce0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_1_ce0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_1_ce0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_ce0, ap_predicate_op221_call_state22, ap_CS_fsm_state15, ap_CS_fsm_state18, M_e_1_ce0_local)
    begin
        if (((ap_predicate_op221_call_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            M_e_1_ce0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            M_e_1_ce0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            M_e_1_ce0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln118_reg_1189 = ap_const_lv1_1))) then 
            M_e_1_ce0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            M_e_1_ce0 <= grp_compute_pp_nn_fu_399_M_e_1_ce0;
        else 
            M_e_1_ce0 <= M_e_1_ce0_local;
        end if; 
    end process;


    M_e_1_ce0_local_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state19, ap_CS_fsm_state5, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            M_e_1_ce0_local <= ap_const_logic_1;
        else 
            M_e_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    M_e_1_d0_assign_proc : process(icmp_ln118_reg_1189, ap_CS_fsm_state8, ap_CS_fsm_state22, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_d0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_d0, ap_predicate_op221_call_state22, M_e_1_d0_local)
    begin
        if (((ap_predicate_op221_call_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            M_e_1_d0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln118_reg_1189 = ap_const_lv1_1))) then 
            M_e_1_d0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_d0;
        else 
            M_e_1_d0 <= M_e_1_d0_local;
        end if; 
    end process;


    M_e_1_d0_local_assign_proc : process(select_ln122_reg_1236, ap_CS_fsm_state6, ap_CS_fsm_state19, ap_CS_fsm_state5, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            M_e_1_d0_local <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            M_e_1_d0_local <= select_ln122_reg_1236;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            M_e_1_d0_local <= ap_const_lv32_1;
        else 
            M_e_1_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_1_we0_assign_proc : process(icmp_ln118_reg_1189, ap_CS_fsm_state8, ap_CS_fsm_state22, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_we0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_we0, ap_predicate_op221_call_state22, M_e_1_we0_out)
    begin
        if (((ap_predicate_op221_call_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            M_e_1_we0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_1_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln118_reg_1189 = ap_const_lv1_1))) then 
            M_e_1_we0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_1_we0;
        else 
            M_e_1_we0 <= (ap_const_logic_0 or M_e_1_we0_out);
        end if; 
    end process;


    M_e_1_we0_local_assign_proc : process(trunc_ln119_reg_1201, ap_CS_fsm_state6, add_ln144_reg_1369, ap_CS_fsm_state19, and_ln160_fu_990_p2, empty_31_fu_1008_p2, ap_CS_fsm_state5, ap_CS_fsm_state20)
    begin
        if ((((ap_const_lv2_2 = add_ln144_reg_1369) and (ap_const_logic_1 = ap_CS_fsm_state20)) or ((ap_const_lv2_2 = add_ln144_reg_1369) and (ap_const_lv1_1 = and_ln160_fu_990_p2) and (empty_31_fu_1008_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln119_reg_1201 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (trunc_ln119_reg_1201 = ap_const_lv2_1)))) then 
            M_e_1_we0_local <= ap_const_logic_1;
        else 
            M_e_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    M_e_1_we0_out <= M_e_1_we0_local;

    M_e_2_address0_assign_proc : process(ap_CS_fsm_state2, icmp_ln118_reg_1189, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state22, grp_compute_pp_nn_fu_399_M_e_2_address0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_address0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_2_address0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_2_address0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_address0, ap_predicate_op221_call_state22, ap_CS_fsm_state15, ap_CS_fsm_state18, M_e_2_address0_local)
    begin
        if (((ap_predicate_op221_call_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            M_e_2_address0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            M_e_2_address0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            M_e_2_address0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln118_reg_1189 = ap_const_lv1_1))) then 
            M_e_2_address0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            M_e_2_address0 <= grp_compute_pp_nn_fu_399_M_e_2_address0;
        else 
            M_e_2_address0 <= M_e_2_address0_local;
        end if; 
    end process;


    M_e_2_address0_local_assign_proc : process(M_e_2_addr_reg_1226, M_e_2_addr_7_reg_1259, ap_CS_fsm_state6, ap_CS_fsm_state19, M_e_2_addr_9_reg_1445, zext_ln161_fu_1047_p1, ap_CS_fsm_state5, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            M_e_2_address0_local <= M_e_2_addr_9_reg_1445;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            M_e_2_address0_local <= zext_ln161_fu_1047_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            M_e_2_address0_local <= M_e_2_addr_7_reg_1259;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            M_e_2_address0_local <= M_e_2_addr_reg_1226;
        else 
            M_e_2_address0_local <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_2_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln118_reg_1189, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state22, grp_compute_pp_nn_fu_399_M_e_2_ce0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_ce0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_2_ce0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_2_ce0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_ce0, ap_predicate_op221_call_state22, ap_CS_fsm_state15, ap_CS_fsm_state18, M_e_2_ce0_local)
    begin
        if (((ap_predicate_op221_call_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            M_e_2_ce0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            M_e_2_ce0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            M_e_2_ce0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln118_reg_1189 = ap_const_lv1_1))) then 
            M_e_2_ce0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            M_e_2_ce0 <= grp_compute_pp_nn_fu_399_M_e_2_ce0;
        else 
            M_e_2_ce0 <= M_e_2_ce0_local;
        end if; 
    end process;


    M_e_2_ce0_local_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state19, ap_CS_fsm_state5, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            M_e_2_ce0_local <= ap_const_logic_1;
        else 
            M_e_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    M_e_2_d0_assign_proc : process(icmp_ln118_reg_1189, ap_CS_fsm_state8, ap_CS_fsm_state22, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_d0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_d0, ap_predicate_op221_call_state22, M_e_2_d0_local)
    begin
        if (((ap_predicate_op221_call_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            M_e_2_d0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln118_reg_1189 = ap_const_lv1_1))) then 
            M_e_2_d0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_d0;
        else 
            M_e_2_d0 <= M_e_2_d0_local;
        end if; 
    end process;


    M_e_2_d0_local_assign_proc : process(select_ln122_reg_1236, ap_CS_fsm_state6, ap_CS_fsm_state19, ap_CS_fsm_state5, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            M_e_2_d0_local <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            M_e_2_d0_local <= select_ln122_reg_1236;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            M_e_2_d0_local <= ap_const_lv32_1;
        else 
            M_e_2_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_2_we0_assign_proc : process(icmp_ln118_reg_1189, ap_CS_fsm_state8, ap_CS_fsm_state22, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_we0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_we0, ap_predicate_op221_call_state22, M_e_2_we0_out)
    begin
        if (((ap_predicate_op221_call_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            M_e_2_we0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_2_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln118_reg_1189 = ap_const_lv1_1))) then 
            M_e_2_we0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_2_we0;
        else 
            M_e_2_we0 <= (ap_const_logic_0 or M_e_2_we0_out);
        end if; 
    end process;


    M_e_2_we0_local_assign_proc : process(trunc_ln119_reg_1201, ap_CS_fsm_state6, add_ln144_reg_1369, ap_CS_fsm_state19, and_ln160_fu_990_p2, empty_31_fu_1008_p2, ap_CS_fsm_state5, ap_CS_fsm_state20)
    begin
        if ((((ap_const_lv2_3 = add_ln144_reg_1369) and (ap_const_logic_1 = ap_CS_fsm_state20)) or ((ap_const_lv2_3 = add_ln144_reg_1369) and (ap_const_lv1_1 = and_ln160_fu_990_p2) and (empty_31_fu_1008_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln119_reg_1201 = ap_const_lv2_2)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (trunc_ln119_reg_1201 = ap_const_lv2_2)))) then 
            M_e_2_we0_local <= ap_const_logic_1;
        else 
            M_e_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    M_e_2_we0_out <= M_e_2_we0_local;

    M_e_3_address0_assign_proc : process(ap_CS_fsm_state2, icmp_ln118_reg_1189, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state22, grp_compute_pp_nn_fu_399_M_e_3_address0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_address0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_3_address0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_3_address0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_address0, ap_predicate_op221_call_state22, ap_CS_fsm_state15, ap_CS_fsm_state18, M_e_3_address0_local)
    begin
        if (((ap_predicate_op221_call_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            M_e_3_address0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            M_e_3_address0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            M_e_3_address0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln118_reg_1189 = ap_const_lv1_1))) then 
            M_e_3_address0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            M_e_3_address0 <= grp_compute_pp_nn_fu_399_M_e_3_address0;
        else 
            M_e_3_address0 <= M_e_3_address0_local;
        end if; 
    end process;


    M_e_3_address0_local_assign_proc : process(M_e_3_addr_reg_1231, M_e_3_addr_7_reg_1264, ap_CS_fsm_state6, ap_CS_fsm_state19, M_e_3_addr_9_reg_1450, zext_ln161_fu_1047_p1, ap_CS_fsm_state5, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            M_e_3_address0_local <= M_e_3_addr_9_reg_1450;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            M_e_3_address0_local <= zext_ln161_fu_1047_p1(15 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            M_e_3_address0_local <= M_e_3_addr_7_reg_1264;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            M_e_3_address0_local <= M_e_3_addr_reg_1231;
        else 
            M_e_3_address0_local <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_3_ce0_assign_proc : process(ap_CS_fsm_state2, icmp_ln118_reg_1189, ap_CS_fsm_state8, ap_CS_fsm_state12, ap_CS_fsm_state22, grp_compute_pp_nn_fu_399_M_e_3_ce0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_ce0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_3_ce0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_3_ce0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_ce0, ap_predicate_op221_call_state22, ap_CS_fsm_state15, ap_CS_fsm_state18, M_e_3_ce0_local)
    begin
        if (((ap_predicate_op221_call_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            M_e_3_ce0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            M_e_3_ce0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_M_e_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            M_e_3_ce0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_M_e_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln118_reg_1189 = ap_const_lv1_1))) then 
            M_e_3_ce0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            M_e_3_ce0 <= grp_compute_pp_nn_fu_399_M_e_3_ce0;
        else 
            M_e_3_ce0 <= M_e_3_ce0_local;
        end if; 
    end process;


    M_e_3_ce0_local_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state19, ap_CS_fsm_state5, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            M_e_3_ce0_local <= ap_const_logic_1;
        else 
            M_e_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    M_e_3_d0_assign_proc : process(icmp_ln118_reg_1189, ap_CS_fsm_state8, ap_CS_fsm_state22, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_d0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_d0, ap_predicate_op221_call_state22, M_e_3_d0_local)
    begin
        if (((ap_predicate_op221_call_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            M_e_3_d0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln118_reg_1189 = ap_const_lv1_1))) then 
            M_e_3_d0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_d0;
        else 
            M_e_3_d0 <= M_e_3_d0_local;
        end if; 
    end process;


    M_e_3_d0_local_assign_proc : process(select_ln122_reg_1236, ap_CS_fsm_state6, ap_CS_fsm_state19, ap_CS_fsm_state5, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            M_e_3_d0_local <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            M_e_3_d0_local <= select_ln122_reg_1236;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            M_e_3_d0_local <= ap_const_lv32_1;
        else 
            M_e_3_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    M_e_3_we0_assign_proc : process(icmp_ln118_reg_1189, ap_CS_fsm_state8, ap_CS_fsm_state22, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_we0, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_we0, ap_predicate_op221_call_state22, M_e_3_we0_out)
    begin
        if (((ap_predicate_op221_call_state22 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            M_e_3_we0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_M_e_3_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln118_reg_1189 = ap_const_lv1_1))) then 
            M_e_3_we0 <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_M_e_3_we0;
        else 
            M_e_3_we0 <= (ap_const_logic_0 or M_e_3_we0_out);
        end if; 
    end process;


    M_e_3_we0_local_assign_proc : process(trunc_ln119_reg_1201, ap_CS_fsm_state6, add_ln144_reg_1369, ap_CS_fsm_state19, and_ln160_fu_990_p2, empty_31_fu_1008_p2, ap_CS_fsm_state5, ap_CS_fsm_state20)
    begin
        if ((((ap_const_lv2_0 = add_ln144_reg_1369) and (ap_const_logic_1 = ap_CS_fsm_state20)) or ((ap_const_lv2_0 = add_ln144_reg_1369) and (ap_const_lv1_1 = and_ln160_fu_990_p2) and (empty_31_fu_1008_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (trunc_ln119_reg_1201 = ap_const_lv2_3)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (trunc_ln119_reg_1201 = ap_const_lv2_3)))) then 
            M_e_3_we0_local <= ap_const_logic_1;
        else 
            M_e_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    M_e_3_we0_out <= M_e_3_we0_local;

    M_t_o_assign_proc : process(M_t_i, icmp_ln197_reg_1166, icmp_ln199_reg_1182, M_t_new_2_reg_358, ap_phi_mux_M_t_flag_2_phi_fu_375_p6, ap_CS_fsm_state23)
    begin
        if (((icmp_ln197_reg_1166 = ap_const_lv1_0) and (ap_phi_mux_M_t_flag_2_phi_fu_375_p6 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln199_reg_1182 = ap_const_lv1_0))) then 
            M_t_o <= M_t_new_2_reg_358;
        else 
            M_t_o <= M_t_i;
        end if; 
    end process;


    M_t_o_ap_vld_assign_proc : process(icmp_ln197_reg_1166, icmp_ln199_reg_1182, ap_phi_mux_M_t_flag_2_phi_fu_375_p6, ap_CS_fsm_state23)
    begin
        if (((icmp_ln197_reg_1166 = ap_const_lv1_0) and (ap_phi_mux_M_t_flag_2_phi_fu_375_p6 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln199_reg_1182 = ap_const_lv1_0))) then 
            M_t_o_ap_vld <= ap_const_logic_1;
        else 
            M_t_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    R_fu_723_p2 <= std_logic_vector(unsigned(M_rows) + unsigned(ap_phi_mux_M_t_loc_0_phi_fu_307_p4));
    add_ln121_2_fu_604_p2 <= std_logic_vector(unsigned(shl_ln121_fu_594_p2) + unsigned(shl_ln121_1_fu_599_p2));
    add_ln121_fu_614_p2 <= std_logic_vector(unsigned(trunc_ln121_fu_610_p1) + unsigned(lshr_ln_fu_578_p4));
    add_ln122_2_fu_653_p2 <= std_logic_vector(unsigned(tmp_6_fu_635_p3) + unsigned(zext_ln122_fu_649_p1));
    add_ln122_fu_659_p2 <= std_logic_vector(unsigned(add_ln122_2_fu_653_p2) + unsigned(lshr_ln_fu_578_p4));
    add_ln124_fu_706_p2 <= std_logic_vector(unsigned(tmp_8_fu_688_p3) + unsigned(zext_ln124_fu_702_p1));
    add_ln136_fu_713_p2 <= std_logic_vector(unsigned(M_t_i) + unsigned(ap_const_lv32_1));
    add_ln144_fu_881_p2 <= std_logic_vector(unsigned(trunc_ln144_fu_877_p1) + unsigned(trunc_ln178_reg_1293));
    add_ln161_1_fu_1036_p2 <= std_logic_vector(unsigned(p_shl7_fu_1017_p3) + unsigned(p_shl8_fu_1028_p3));
    add_ln161_fu_1042_p2 <= std_logic_vector(unsigned(add_ln161_1_fu_1036_p2) + unsigned(lshr_ln4_reg_1381));
    add_ln162_1_fu_1079_p2 <= std_logic_vector(unsigned(p_shl_fu_1059_p3) + unsigned(p_shl9_fu_1071_p3));
    add_ln162_fu_1085_p2 <= std_logic_vector(unsigned(add_ln162_1_fu_1079_p2) + unsigned(lshr_ln4_reg_1381));
    add_ln165_fu_927_p2 <= std_logic_vector(unsigned(p_shl5_fu_907_p3) + unsigned(p_shl6_fu_919_p3));
    add_ln185_fu_815_p2 <= std_logic_vector(unsigned(grp_compute_pp_nn_fu_399_ap_return_0) + unsigned(ap_const_lv32_FFFFFFFF));
    add_ln186_fu_851_p2 <= std_logic_vector(unsigned(s_3_reg_1351) + unsigned(ap_const_lv32_FFFFFFFF));
    and_ln160_fu_990_p2 <= (xor_ln160_fu_979_p2 and icmp_ln160_fu_985_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_compute_pp_nn_fu_399_ap_done)
    begin
        if ((grp_compute_pp_nn_fu_399_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_done)
    begin
        if ((grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_done)
    begin
        if ((grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(ap_block_state22_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state22_on_subcall_done)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state23_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(grp_compute_pp_nn_fu_399_ap_done)
    begin
        if ((grp_compute_pp_nn_fu_399_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state8_on_subcall_done)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state22_on_subcall_done_assign_proc : process(grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_done, ap_predicate_op221_call_state22)
    begin
                ap_block_state22_on_subcall_done <= ((ap_predicate_op221_call_state22 = ap_const_boolean_1) and (grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_done = ap_const_logic_0));
    end process;


    ap_block_state8_on_subcall_done_assign_proc : process(icmp_ln118_reg_1189, grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_done)
    begin
                ap_block_state8_on_subcall_done <= ((grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_done = ap_const_logic_0) and (icmp_ln118_reg_1189 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_M_t_flag_2_phi_fu_375_p6 <= M_t_flag_2_reg_371;

    ap_phi_mux_M_t_loc_0_phi_fu_307_p4_assign_proc : process(icmp_ln118_reg_1189, ap_CS_fsm_state8, add_ln136_fu_713_p2, M_t_loc_0_reg_304)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln118_reg_1189 = ap_const_lv1_1))) then 
            ap_phi_mux_M_t_loc_0_phi_fu_307_p4 <= add_ln136_fu_713_p2;
        else 
            ap_phi_mux_M_t_loc_0_phi_fu_307_p4 <= M_t_loc_0_reg_304;
        end if; 
    end process;


    ap_phi_mux_agg_result_0_phi_fu_390_p6_assign_proc : process(icmp_ln197_reg_1166, icmp_ln199_reg_1182, score_1_fu_1107_p2, agg_result_0_reg_386, ap_CS_fsm_state23)
    begin
        if (((icmp_ln197_reg_1166 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state23) and (icmp_ln199_reg_1182 = ap_const_lv1_0))) then 
            ap_phi_mux_agg_result_0_phi_fu_390_p6 <= score_1_fu_1107_p2;
        else 
            ap_phi_mux_agg_result_0_phi_fu_390_p6 <= agg_result_0_reg_386;
        end if; 
    end process;


    ap_phi_mux_move_type_2_phi_fu_340_p4_assign_proc : process(icmp_ln152_reg_1408, ap_CS_fsm_state19, move_type_2_reg_336, move_type_1_loc_fu_114)
    begin
        if (((icmp_ln152_reg_1408 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            ap_phi_mux_move_type_2_phi_fu_340_p4 <= move_type_1_loc_fu_114;
        else 
            ap_phi_mux_move_type_2_phi_fu_340_p4 <= move_type_2_reg_336;
        end if; 
    end process;


    ap_phi_mux_row2_2_phi_fu_351_p4_assign_proc : process(icmp_ln152_reg_1408, ap_CS_fsm_state19, row2_2_reg_347, row2_1_loc_fu_110)
    begin
        if (((icmp_ln152_reg_1408 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            ap_phi_mux_row2_2_phi_fu_351_p4 <= row2_1_loc_fu_110;
        else 
            ap_phi_mux_row2_2_phi_fu_351_p4 <= row2_2_reg_347;
        end if; 
    end process;


    ap_predicate_op221_call_state22_assign_proc : process(icmp_ln141_reg_1322, and_ln160_reg_1417, empty_31_reg_1421)
    begin
                ap_predicate_op221_call_state22 <= ((ap_const_lv1_1 = and_ln160_reg_1417) and (empty_31_reg_1421 = ap_const_lv1_1) and (icmp_ln141_reg_1322 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(ap_phi_mux_agg_result_0_phi_fu_390_p6, ap_CS_fsm_state23, ap_return_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ap_return <= ap_phi_mux_agg_result_0_phi_fu_390_p6;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;

    cmp34_i_fu_683_p2 <= "0" when (sign = ap_const_lv2_3) else "1";
    colt_fu_887_p2 <= std_logic_vector(unsigned(M_cols) + unsigned(t_old_reg_1326));
    empty_30_fu_1002_p2 <= "1" when (ap_phi_mux_move_type_2_phi_fu_340_p4 = ap_const_lv32_1) else "0";
    empty_31_fu_1008_p2 <= (empty_fu_996_p2 or empty_30_fu_1002_p2);
    empty_fu_996_p2 <= "1" when (ap_phi_mux_move_type_2_phi_fu_340_p4 = ap_const_lv32_FFFFFFFF) else "0";
    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_start <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417_ap_start_reg;
    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_start <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_ap_start_reg;
    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_start <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451_ap_start_reg;
    grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_start <= grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469_ap_start_reg;
    grp_compute_pp_nn_fu_399_ap_start <= grp_compute_pp_nn_fu_399_ap_start_reg;

    grp_compute_pp_nn_fu_399_r1_assign_proc : process(r1, ap_CS_fsm_state2, i_3_reg_1304, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_compute_pp_nn_fu_399_r1 <= i_3_reg_1304;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_compute_pp_nn_fu_399_r1 <= r1;
        else 
            grp_compute_pp_nn_fu_399_r1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_compute_pp_nn_fu_399_r2_assign_proc : process(r2, ap_CS_fsm_state2, trunc_ln181_reg_1336, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_compute_pp_nn_fu_399_r2 <= trunc_ln181_reg_1336;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_compute_pp_nn_fu_399_r2 <= r2;
        else 
            grp_compute_pp_nn_fu_399_r2 <= "XXXXXXXXX";
        end if; 
    end process;


    grp_fu_486_p0_assign_proc : process(overlap_reg_1161, ap_CS_fsm_state3, ap_CS_fsm_state22, s_fu_126)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_486_p0 <= s_fu_126;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_486_p0 <= overlap_reg_1161;
        else 
            grp_fu_486_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_486_p1_assign_proc : process(k1, k2, ap_CS_fsm_state3, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_486_p1 <= k2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_486_p1 <= k1;
        else 
            grp_fu_486_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln118_fu_554_p2 <= "1" when (signed(M_t_i) < signed(M_t_capacity)) else "0";
    icmp_ln141_fu_760_p2 <= "1" when (signed(M_t_loc_0_reg_304) < signed(ap_const_lv32_1)) else "0";
    icmp_ln146_fu_933_p2 <= "1" when (signed(rowt_reg_1362) > signed(ap_const_lv32_0)) else "0";
    icmp_ln152_fu_954_p2 <= "1" when (signed(r_fu_949_p2) > signed(select_ln145_fu_941_p3)) else "0";
    icmp_ln160_fu_985_p2 <= "1" when (signed(ap_phi_mux_row2_2_phi_fu_351_p4) > signed(select_ln145_reg_1394)) else "0";
    icmp_ln181_1_fu_772_p2 <= "1" when (j_reg_327 = R_reg_1298) else "0";
    icmp_ln181_fu_745_p2 <= "1" when (signed(zext_ln181_fu_741_p1) < signed(R_reg_1298)) else "0";
    icmp_ln185_fu_809_p2 <= "1" when (signed(tmp_10_fu_799_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln186_fu_845_p2 <= "1" when (signed(tmp_11_fu_835_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln196_fu_507_p2 <= "1" when (sign = ap_const_lv2_1) else "0";
    icmp_ln197_fu_531_p2 <= "1" when (signed(tmp_fu_521_p4) < signed(ap_const_lv31_1)) else "0";
    icmp_ln199_fu_537_p0 <= k2;
    icmp_ln199_fu_537_p2 <= "1" when (icmp_ln199_fu_537_p0 = ap_const_lv32_0) else "0";
    j_5_fu_781_p2 <= std_logic_vector(unsigned(j_reg_327) + unsigned(ap_const_lv32_1));
    j_6_fu_750_p2 <= std_logic_vector(unsigned(i_fu_122) + unsigned(ap_const_lv31_1));
    lshr_ln_fu_578_p4 <= new_col_fu_568_p2(16 downto 2);
    new_col_fu_568_p2 <= std_logic_vector(unsigned(M_cols) + unsigned(M_t_i));
    new_row_fu_588_p2 <= std_logic_vector(unsigned(trunc_ln118_1_fu_564_p1) + unsigned(trunc_ln118_fu_546_p1));
    overlap_fu_513_p3 <= 
        grp_compute_pp_nn_fu_399_ap_return_0 when (icmp_ln196_fu_507_p2(0) = '1') else 
        grp_compute_pp_nn_fu_399_ap_return_1;
    p_shl5_fu_907_p3 <= (trunc_ln165_fu_903_p1 & ap_const_lv6_0);
    p_shl6_fu_919_p3 <= (trunc_ln165_1_fu_915_p1 & ap_const_lv4_0);
    p_shl7_fu_1017_p3 <= (trunc_ln161_fu_1014_p1 & ap_const_lv6_0);
    p_shl8_fu_1028_p3 <= (trunc_ln161_1_fu_1025_p1 & ap_const_lv4_0);
    p_shl9_fu_1071_p3 <= (trunc_ln162_1_fu_1067_p1 & ap_const_lv4_0);
    p_shl_fu_1059_p3 <= (trunc_ln162_fu_1055_p1 & ap_const_lv6_0);
    r_fu_949_p2 <= std_logic_vector(unsigned(rowt_reg_1362) + unsigned(ap_const_lv32_FFFFFFFF));
    rowt_fu_872_p2 <= std_logic_vector(unsigned(M_rows) + unsigned(t_old_reg_1326));
    s_2_fu_821_p2 <= std_logic_vector(unsigned(add_ln185_fu_815_p2) + unsigned(s_fu_126));
    s_3_fu_827_p3 <= 
        s_2_fu_821_p2 when (icmp_ln185_fu_809_p2(0) = '1') else 
        s_fu_126;
    s_4_fu_856_p2 <= std_logic_vector(unsigned(add_ln186_fu_851_p2) + unsigned(n_1_reg_1346));
    s_5_fu_861_p3 <= 
        s_4_fu_856_p2 when (icmp_ln186_reg_1357(0) = '1') else 
        s_3_reg_1351;
    score_1_fu_1107_p2 <= std_logic_vector(unsigned(mul_ln203_reg_1455) + unsigned(score_reg_1176));
    select_ln122_fu_628_p3 <= 
        ap_const_lv32_1 when (icmp_ln196_reg_1155(0) = '1') else 
        ap_const_lv32_FFFFFFFF;
    select_ln145_fu_941_p3 <= 
        grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435_row1_ce_out when (icmp_ln146_fu_933_p2(0) = '1') else 
        ap_const_lv32_FFFFFFFF;
    shl_ln121_1_fu_599_p2 <= std_logic_vector(shift_left(unsigned(r1),to_integer(unsigned('0' & ap_const_lv31_4(31-1 downto 0)))));
    shl_ln121_fu_594_p2 <= std_logic_vector(shift_left(unsigned(r1),to_integer(unsigned('0' & ap_const_lv31_6(31-1 downto 0)))));
    t_old_fu_766_p2 <= std_logic_vector(unsigned(M_t_loc_0_reg_304) + unsigned(ap_const_lv32_FFFFFFFF));
    tmp_10_fu_799_p4 <= grp_compute_pp_nn_fu_399_ap_return_0(31 downto 1);
    tmp_11_fu_835_p4 <= grp_compute_pp_nn_fu_399_ap_return_1(31 downto 1);
    tmp_12_fu_972_p3 <= select_ln145_reg_1394(31 downto 31);
    tmp_6_fu_635_p3 <= (r2 & ap_const_lv6_0);
    tmp_7_fu_642_p3 <= (r2 & ap_const_lv4_0);
    tmp_8_fu_688_p3 <= (new_row_reg_1205 & ap_const_lv6_0);
    tmp_9_fu_695_p3 <= (new_row_reg_1205 & ap_const_lv4_0);
    tmp_fu_521_p4 <= overlap_fu_513_p3(31 downto 1);
    trunc_ln118_1_fu_564_p1 <= M_rows(9 - 1 downto 0);
    trunc_ln118_fu_546_p1 <= M_t_i(9 - 1 downto 0);
    trunc_ln119_fu_574_p1 <= new_col_fu_568_p2(2 - 1 downto 0);
    trunc_ln121_fu_610_p1 <= add_ln121_2_fu_604_p2(15 - 1 downto 0);
    trunc_ln144_fu_877_p1 <= M_cols(2 - 1 downto 0);
    trunc_ln145_fu_968_p1 <= ap_phi_mux_move_type_2_phi_fu_340_p4(2 - 1 downto 0);
    trunc_ln161_1_fu_1025_p1 <= select_ln145_reg_1394(11 - 1 downto 0);
    trunc_ln161_fu_1014_p1 <= select_ln145_reg_1394(9 - 1 downto 0);
    trunc_ln162_1_fu_1067_p1 <= ap_phi_mux_row2_2_phi_fu_351_p4(11 - 1 downto 0);
    trunc_ln162_fu_1055_p1 <= ap_phi_mux_row2_2_phi_fu_351_p4(9 - 1 downto 0);
    trunc_ln165_1_fu_915_p1 <= rowt_fu_872_p2(11 - 1 downto 0);
    trunc_ln165_fu_903_p1 <= rowt_fu_872_p2(9 - 1 downto 0);
    trunc_ln178_fu_719_p1 <= ap_phi_mux_M_t_loc_0_phi_fu_307_p4(2 - 1 downto 0);
    trunc_ln181_fu_777_p1 <= j_reg_327(9 - 1 downto 0);
    xor_ln160_fu_979_p2 <= (tmp_12_fu_972_p3 xor ap_const_lv1_1);
    zext_ln121_fu_620_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln121_fu_614_p2),64));
    zext_ln122_1_fu_665_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln122_fu_659_p2),64));
    zext_ln122_fu_649_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_642_p3),15));
    zext_ln124_fu_702_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_695_p3),15));
    zext_ln161_fu_1047_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln161_fu_1042_p2),64));
    zext_ln162_fu_1090_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln162_fu_1085_p2),64));
    zext_ln181_1_fu_756_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_6_fu_750_p2),32));
    zext_ln181_fu_741_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_122),32));
end behav;
