********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 26 2020
DATE   : 2020-06-30.15:27:05
COMMAND: -cd verilog/src/unisims FIFO18E1.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l FIFO18E1.v.log

[NTE:CP0309] FIFO18E1.v:473: Implicit port type (wire) for "DBITERR",
there are 4 more instances of this message.

[NTE:CP0309] FIFO18E1.v:74: Implicit port type (wire) for "ALMOSTEMPTY",
there are 9 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 2

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

