library ieee;
use ieee.std_logic_1164.all;

entity tb_ring_counter_4bit is
end tb_ring_counter_4bit;

architecture test of tb_ring_counter_4bit is
    signal clk   : std_logic := '0';
    signal reset : std_logic := '1';
    signal q     : std_logic_vector(3 downto 0);

    -- Component declaration
    component ring_counter_4bit
        port (
            clk   : in  std_logic;
            reset : in  std_logic;
            q     : out std_logic_vector(3 downto 0)
        );
    end component;

begin
    -- Instantiate the Unit Under Test (UUT)
    uut: ring_counter_4bit
        port map (
            clk   => clk,
            reset => reset,
            q     => q
        );

    -- Clock generation: 10 ns period
    clk_process: process
    begin
        while true loop
            clk <= '0';
            wait for 5 ns;
            clk <= '1';
            wait for 5 ns;
        end loop;
    end process;

    -- Stimulus process
    stim_proc: process
    begin
        -- Apply reset
        wait for 20 ns;
        reset <= '0';

        -- Let it run for a few cycles
        wait for 100 ns;

        -- Apply reset again mid-way
        reset <= '1';
        wait for 10 ns;
        reset <= '0';

        -- Run more cycles
        wait for 80 ns;

        -- Finish simulation
        wait;
    end process;

end test;
