# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../empty_template.gen/sources_1/ip/clk_wiz" \
"../../../../empty_template.gen/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" \
"../../../../empty_template.gen/sources_1/ip/clk_wiz/clk_wiz.v" \
"../../../../empty_template.srcs/sources_1/imports/lab6_part2/hw_testbench.v" \
"../../../../empty_template.srcs/sources_1/imports/lab6_part2/lab6dpath.v" \
"../../../../empty_template.srcs/sources_1/imports/lab6_part2/lfsr.v" \
"../../../../empty_template.srcs/sources_1/imports/lab6_part2/pulsegenms.v" \
"../../../../empty_template.srcs/sources_1/imports/lab6_part2/sevenseg.v" \
"../../../../empty_template.srcs/sim_1/imports/lab6_part2/tb_hw_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
