--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml hardware_test.twx hardware_test.ncd -o hardware_test.twr
hardware_test.pcf -ucf GenIO.ucf -ucf LCD.ucf

Design file:              hardware_test.ncd
Physical constraint file: hardware_test.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2118 paths analyzed, 463 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.496ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_4/regDI_4 (SLICE_X55Y35.F4), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/current_s_FSM_FFd3 (FF)
  Destination:          XLXI_4/regDI_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.475ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.084 - 0.105)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/current_s_FSM_FFd3 to XLXI_4/regDI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y86.XQ      Tcko                  0.514   XLXI_3/current_s_FSM_FFd3
                                                       XLXI_3/current_s_FSM_FFd3
    SLICE_X55Y64.G4      net (fanout=28)       2.018   XLXI_3/current_s_FSM_FFd3
    SLICE_X55Y64.Y       Tilo                  0.612   XLXI_3/y_and000010
                                                       XLXI_3/DO<2>1
    SLICE_X64Y59.G2      net (fanout=1)        0.827   aaa<34>
    SLICE_X64Y59.F5      Tif5                  0.896   XLXI_4/Digit<2>
                                                       XLXI_4/Mmux_Digit_76
                                                       XLXI_4/Mmux_Digit_5_f5_3
    SLICE_X64Y58.FXINB   net (fanout=1)        0.000   XLXI_4/Mmux_Digit_5_f54
    SLICE_X64Y58.FX      Tinbfx                0.315   XLXI_4/Mmux_Digit_4_f52
                                                       XLXI_4/Mmux_Digit_3_f6_1
    SLICE_X64Y59.FXINA   net (fanout=1)        0.000   XLXI_4/Mmux_Digit_3_f62
    SLICE_X64Y59.Y       Tif6y                 0.354   XLXI_4/Digit<2>
                                                       XLXI_4/Mmux_Digit_2_f7_1
    SLICE_X55Y35.G1      net (fanout=6)        2.579   XLXI_4/Digit<2>
    SLICE_X55Y35.Y       Tilo                  0.612   XLXI_4/regDI<4>
                                                       XLXI_4/regDI_mux0001<3>491_SW0
    SLICE_X55Y35.F4      net (fanout=1)        0.020   XLXI_4/regDI_mux0001<3>491_SW0/O
    SLICE_X55Y35.CLK     Tfck                  0.728   XLXI_4/regDI<4>
                                                       XLXI_4/regDI_mux0001<3>491
                                                       XLXI_4/regDI_4
    -------------------------------------------------  ---------------------------
    Total                                      9.475ns (4.031ns logic, 5.444ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/current_s_FSM_FFd1 (FF)
  Destination:          XLXI_4/regDI_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.406ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.084 - 0.106)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/current_s_FSM_FFd1 to XLXI_4/regDI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y89.XQ      Tcko                  0.515   XLXI_3/current_s_FSM_FFd1
                                                       XLXI_3/current_s_FSM_FFd1
    SLICE_X55Y64.G1      net (fanout=16)       1.948   XLXI_3/current_s_FSM_FFd1
    SLICE_X55Y64.Y       Tilo                  0.612   XLXI_3/y_and000010
                                                       XLXI_3/DO<2>1
    SLICE_X64Y59.G2      net (fanout=1)        0.827   aaa<34>
    SLICE_X64Y59.F5      Tif5                  0.896   XLXI_4/Digit<2>
                                                       XLXI_4/Mmux_Digit_76
                                                       XLXI_4/Mmux_Digit_5_f5_3
    SLICE_X64Y58.FXINB   net (fanout=1)        0.000   XLXI_4/Mmux_Digit_5_f54
    SLICE_X64Y58.FX      Tinbfx                0.315   XLXI_4/Mmux_Digit_4_f52
                                                       XLXI_4/Mmux_Digit_3_f6_1
    SLICE_X64Y59.FXINA   net (fanout=1)        0.000   XLXI_4/Mmux_Digit_3_f62
    SLICE_X64Y59.Y       Tif6y                 0.354   XLXI_4/Digit<2>
                                                       XLXI_4/Mmux_Digit_2_f7_1
    SLICE_X55Y35.G1      net (fanout=6)        2.579   XLXI_4/Digit<2>
    SLICE_X55Y35.Y       Tilo                  0.612   XLXI_4/regDI<4>
                                                       XLXI_4/regDI_mux0001<3>491_SW0
    SLICE_X55Y35.F4      net (fanout=1)        0.020   XLXI_4/regDI_mux0001<3>491_SW0/O
    SLICE_X55Y35.CLK     Tfck                  0.728   XLXI_4/regDI<4>
                                                       XLXI_4/regDI_mux0001<3>491
                                                       XLXI_4/regDI_4
    -------------------------------------------------  ---------------------------
    Total                                      9.406ns (4.032ns logic, 5.374ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/current_s_FSM_FFd2 (FF)
  Destination:          XLXI_4/regDI_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.018ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.084 - 0.100)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/current_s_FSM_FFd2 to XLXI_4/regDI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y82.XQ      Tcko                  0.514   XLXI_3/current_s_FSM_FFd2
                                                       XLXI_3/current_s_FSM_FFd2
    SLICE_X67Y65.G1      net (fanout=29)       2.435   XLXI_3/current_s_FSM_FFd2
    SLICE_X67Y65.Y       Tilo                  0.612   aaa<35>
                                                       XLXI_3/DO<1>1
    SLICE_X64Y61.G1      net (fanout=1)        0.598   aaa<33>
    SLICE_X64Y61.F5      Tif5                  0.896   XLXI_4/Digit<1>
                                                       XLXI_4/Mmux_Digit_73
                                                       XLXI_4/Mmux_Digit_5_f5_1
    SLICE_X64Y60.FXINB   net (fanout=1)        0.000   XLXI_4/Mmux_Digit_5_f52
    SLICE_X64Y60.FX      Tinbfx                0.315   XLXI_4/Mmux_Digit_4_f51
                                                       XLXI_4/Mmux_Digit_3_f6_0
    SLICE_X64Y61.FXINA   net (fanout=1)        0.000   XLXI_4/Mmux_Digit_3_f61
    SLICE_X64Y61.Y       Tif6y                 0.354   XLXI_4/Digit<1>
                                                       XLXI_4/Mmux_Digit_2_f7_0
    SLICE_X55Y35.G4      net (fanout=6)        1.934   XLXI_4/Digit<1>
    SLICE_X55Y35.Y       Tilo                  0.612   XLXI_4/regDI<4>
                                                       XLXI_4/regDI_mux0001<3>491_SW0
    SLICE_X55Y35.F4      net (fanout=1)        0.020   XLXI_4/regDI_mux0001<3>491_SW0/O
    SLICE_X55Y35.CLK     Tfck                  0.728   XLXI_4/regDI<4>
                                                       XLXI_4/regDI_mux0001<3>491
                                                       XLXI_4/regDI_4
    -------------------------------------------------  ---------------------------
    Total                                      9.018ns (4.031ns logic, 4.987ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/regDI_2 (SLICE_X54Y35.F1), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/current_s_FSM_FFd3 (FF)
  Destination:          XLXI_4/regDI_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.304ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.084 - 0.105)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/current_s_FSM_FFd3 to XLXI_4/regDI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y86.XQ      Tcko                  0.514   XLXI_3/current_s_FSM_FFd3
                                                       XLXI_3/current_s_FSM_FFd3
    SLICE_X55Y64.G4      net (fanout=28)       2.018   XLXI_3/current_s_FSM_FFd3
    SLICE_X55Y64.Y       Tilo                  0.612   XLXI_3/y_and000010
                                                       XLXI_3/DO<2>1
    SLICE_X64Y59.G2      net (fanout=1)        0.827   aaa<34>
    SLICE_X64Y59.F5      Tif5                  0.896   XLXI_4/Digit<2>
                                                       XLXI_4/Mmux_Digit_76
                                                       XLXI_4/Mmux_Digit_5_f5_3
    SLICE_X64Y58.FXINB   net (fanout=1)        0.000   XLXI_4/Mmux_Digit_5_f54
    SLICE_X64Y58.FX      Tinbfx                0.315   XLXI_4/Mmux_Digit_4_f52
                                                       XLXI_4/Mmux_Digit_3_f6_1
    SLICE_X64Y59.FXINA   net (fanout=1)        0.000   XLXI_4/Mmux_Digit_3_f62
    SLICE_X64Y59.Y       Tif6y                 0.354   XLXI_4/Digit<2>
                                                       XLXI_4/Mmux_Digit_2_f7_1
    SLICE_X54Y34.F2      net (fanout=6)        2.229   XLXI_4/Digit<2>
    SLICE_X54Y34.X       Tilo                  0.660   XLXI_4/regDI<0>
                                                       XLXI_4/regDI_mux0001<5>112
    SLICE_X54Y35.F1      net (fanout=1)        0.103   XLXI_4/regDI_mux0001<5>112
    SLICE_X54Y35.CLK     Tfck                  0.776   XLXI_4/regDI<2>
                                                       XLXI_4/regDI_mux0001<5>1221
                                                       XLXI_4/regDI_2
    -------------------------------------------------  ---------------------------
    Total                                      9.304ns (4.127ns logic, 5.177ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/current_s_FSM_FFd1 (FF)
  Destination:          XLXI_4/regDI_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.235ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.084 - 0.106)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/current_s_FSM_FFd1 to XLXI_4/regDI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y89.XQ      Tcko                  0.515   XLXI_3/current_s_FSM_FFd1
                                                       XLXI_3/current_s_FSM_FFd1
    SLICE_X55Y64.G1      net (fanout=16)       1.948   XLXI_3/current_s_FSM_FFd1
    SLICE_X55Y64.Y       Tilo                  0.612   XLXI_3/y_and000010
                                                       XLXI_3/DO<2>1
    SLICE_X64Y59.G2      net (fanout=1)        0.827   aaa<34>
    SLICE_X64Y59.F5      Tif5                  0.896   XLXI_4/Digit<2>
                                                       XLXI_4/Mmux_Digit_76
                                                       XLXI_4/Mmux_Digit_5_f5_3
    SLICE_X64Y58.FXINB   net (fanout=1)        0.000   XLXI_4/Mmux_Digit_5_f54
    SLICE_X64Y58.FX      Tinbfx                0.315   XLXI_4/Mmux_Digit_4_f52
                                                       XLXI_4/Mmux_Digit_3_f6_1
    SLICE_X64Y59.FXINA   net (fanout=1)        0.000   XLXI_4/Mmux_Digit_3_f62
    SLICE_X64Y59.Y       Tif6y                 0.354   XLXI_4/Digit<2>
                                                       XLXI_4/Mmux_Digit_2_f7_1
    SLICE_X54Y34.F2      net (fanout=6)        2.229   XLXI_4/Digit<2>
    SLICE_X54Y34.X       Tilo                  0.660   XLXI_4/regDI<0>
                                                       XLXI_4/regDI_mux0001<5>112
    SLICE_X54Y35.F1      net (fanout=1)        0.103   XLXI_4/regDI_mux0001<5>112
    SLICE_X54Y35.CLK     Tfck                  0.776   XLXI_4/regDI<2>
                                                       XLXI_4/regDI_mux0001<5>1221
                                                       XLXI_4/regDI_2
    -------------------------------------------------  ---------------------------
    Total                                      9.235ns (4.128ns logic, 5.107ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/current_s_FSM_FFd2 (FF)
  Destination:          XLXI_4/regDI_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.574ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.084 - 0.100)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/current_s_FSM_FFd2 to XLXI_4/regDI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y82.XQ      Tcko                  0.514   XLXI_3/current_s_FSM_FFd2
                                                       XLXI_3/current_s_FSM_FFd2
    SLICE_X55Y64.G3      net (fanout=29)       1.288   XLXI_3/current_s_FSM_FFd2
    SLICE_X55Y64.Y       Tilo                  0.612   XLXI_3/y_and000010
                                                       XLXI_3/DO<2>1
    SLICE_X64Y59.G2      net (fanout=1)        0.827   aaa<34>
    SLICE_X64Y59.F5      Tif5                  0.896   XLXI_4/Digit<2>
                                                       XLXI_4/Mmux_Digit_76
                                                       XLXI_4/Mmux_Digit_5_f5_3
    SLICE_X64Y58.FXINB   net (fanout=1)        0.000   XLXI_4/Mmux_Digit_5_f54
    SLICE_X64Y58.FX      Tinbfx                0.315   XLXI_4/Mmux_Digit_4_f52
                                                       XLXI_4/Mmux_Digit_3_f6_1
    SLICE_X64Y59.FXINA   net (fanout=1)        0.000   XLXI_4/Mmux_Digit_3_f62
    SLICE_X64Y59.Y       Tif6y                 0.354   XLXI_4/Digit<2>
                                                       XLXI_4/Mmux_Digit_2_f7_1
    SLICE_X54Y34.F2      net (fanout=6)        2.229   XLXI_4/Digit<2>
    SLICE_X54Y34.X       Tilo                  0.660   XLXI_4/regDI<0>
                                                       XLXI_4/regDI_mux0001<5>112
    SLICE_X54Y35.F1      net (fanout=1)        0.103   XLXI_4/regDI_mux0001<5>112
    SLICE_X54Y35.CLK     Tfck                  0.776   XLXI_4/regDI<2>
                                                       XLXI_4/regDI_mux0001<5>1221
                                                       XLXI_4/regDI_2
    -------------------------------------------------  ---------------------------
    Total                                      8.574ns (4.127ns logic, 4.447ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/regDI_2 (SLICE_X54Y35.F3), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/current_s_FSM_FFd2 (FF)
  Destination:          XLXI_4/regDI_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.200ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.084 - 0.100)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/current_s_FSM_FFd2 to XLXI_4/regDI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y82.XQ      Tcko                  0.514   XLXI_3/current_s_FSM_FFd2
                                                       XLXI_3/current_s_FSM_FFd2
    SLICE_X67Y65.G1      net (fanout=29)       2.435   XLXI_3/current_s_FSM_FFd2
    SLICE_X67Y65.Y       Tilo                  0.612   aaa<35>
                                                       XLXI_3/DO<1>1
    SLICE_X64Y61.G1      net (fanout=1)        0.598   aaa<33>
    SLICE_X64Y61.F5      Tif5                  0.896   XLXI_4/Digit<1>
                                                       XLXI_4/Mmux_Digit_73
                                                       XLXI_4/Mmux_Digit_5_f5_1
    SLICE_X64Y60.FXINB   net (fanout=1)        0.000   XLXI_4/Mmux_Digit_5_f52
    SLICE_X64Y60.FX      Tinbfx                0.315   XLXI_4/Mmux_Digit_4_f51
                                                       XLXI_4/Mmux_Digit_3_f6_0
    SLICE_X64Y61.FXINA   net (fanout=1)        0.000   XLXI_4/Mmux_Digit_3_f61
    SLICE_X64Y61.Y       Tif6y                 0.354   XLXI_4/Digit<1>
                                                       XLXI_4/Mmux_Digit_2_f7_0
    SLICE_X54Y35.G1      net (fanout=6)        2.020   XLXI_4/Digit<1>
    SLICE_X54Y35.Y       Tilo                  0.660   XLXI_4/regDI<2>
                                                       XLXI_4/regDI_mux0001<5>107
    SLICE_X54Y35.F3      net (fanout=1)        0.020   XLXI_4/regDI_mux0001<5>107/O
    SLICE_X54Y35.CLK     Tfck                  0.776   XLXI_4/regDI<2>
                                                       XLXI_4/regDI_mux0001<5>1221
                                                       XLXI_4/regDI_2
    -------------------------------------------------  ---------------------------
    Total                                      9.200ns (4.127ns logic, 5.073ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/current_s_FSM_FFd3 (FF)
  Destination:          XLXI_4/regDI_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.920ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.084 - 0.105)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/current_s_FSM_FFd3 to XLXI_4/regDI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y86.XQ      Tcko                  0.514   XLXI_3/current_s_FSM_FFd3
                                                       XLXI_3/current_s_FSM_FFd3
    SLICE_X67Y65.G3      net (fanout=28)       2.155   XLXI_3/current_s_FSM_FFd3
    SLICE_X67Y65.Y       Tilo                  0.612   aaa<35>
                                                       XLXI_3/DO<1>1
    SLICE_X64Y61.G1      net (fanout=1)        0.598   aaa<33>
    SLICE_X64Y61.F5      Tif5                  0.896   XLXI_4/Digit<1>
                                                       XLXI_4/Mmux_Digit_73
                                                       XLXI_4/Mmux_Digit_5_f5_1
    SLICE_X64Y60.FXINB   net (fanout=1)        0.000   XLXI_4/Mmux_Digit_5_f52
    SLICE_X64Y60.FX      Tinbfx                0.315   XLXI_4/Mmux_Digit_4_f51
                                                       XLXI_4/Mmux_Digit_3_f6_0
    SLICE_X64Y61.FXINA   net (fanout=1)        0.000   XLXI_4/Mmux_Digit_3_f61
    SLICE_X64Y61.Y       Tif6y                 0.354   XLXI_4/Digit<1>
                                                       XLXI_4/Mmux_Digit_2_f7_0
    SLICE_X54Y35.G1      net (fanout=6)        2.020   XLXI_4/Digit<1>
    SLICE_X54Y35.Y       Tilo                  0.660   XLXI_4/regDI<2>
                                                       XLXI_4/regDI_mux0001<5>107
    SLICE_X54Y35.F3      net (fanout=1)        0.020   XLXI_4/regDI_mux0001<5>107/O
    SLICE_X54Y35.CLK     Tfck                  0.776   XLXI_4/regDI<2>
                                                       XLXI_4/regDI_mux0001<5>1221
                                                       XLXI_4/regDI_2
    -------------------------------------------------  ---------------------------
    Total                                      8.920ns (4.127ns logic, 4.793ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/current_s_FSM_FFd1 (FF)
  Destination:          XLXI_4/regDI_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.612ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.084 - 0.106)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/current_s_FSM_FFd1 to XLXI_4/regDI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y89.XQ      Tcko                  0.515   XLXI_3/current_s_FSM_FFd1
                                                       XLXI_3/current_s_FSM_FFd1
    SLICE_X67Y65.G4      net (fanout=16)       1.846   XLXI_3/current_s_FSM_FFd1
    SLICE_X67Y65.Y       Tilo                  0.612   aaa<35>
                                                       XLXI_3/DO<1>1
    SLICE_X64Y61.G1      net (fanout=1)        0.598   aaa<33>
    SLICE_X64Y61.F5      Tif5                  0.896   XLXI_4/Digit<1>
                                                       XLXI_4/Mmux_Digit_73
                                                       XLXI_4/Mmux_Digit_5_f5_1
    SLICE_X64Y60.FXINB   net (fanout=1)        0.000   XLXI_4/Mmux_Digit_5_f52
    SLICE_X64Y60.FX      Tinbfx                0.315   XLXI_4/Mmux_Digit_4_f51
                                                       XLXI_4/Mmux_Digit_3_f6_0
    SLICE_X64Y61.FXINA   net (fanout=1)        0.000   XLXI_4/Mmux_Digit_3_f61
    SLICE_X64Y61.Y       Tif6y                 0.354   XLXI_4/Digit<1>
                                                       XLXI_4/Mmux_Digit_2_f7_0
    SLICE_X54Y35.G1      net (fanout=6)        2.020   XLXI_4/Digit<1>
    SLICE_X54Y35.Y       Tilo                  0.660   XLXI_4/regDI<2>
                                                       XLXI_4/regDI_mux0001<5>107
    SLICE_X54Y35.F3      net (fanout=1)        0.020   XLXI_4/regDI_mux0001<5>107/O
    SLICE_X54Y35.CLK     Tfck                  0.776   XLXI_4/regDI<2>
                                                       XLXI_4/regDI_mux0001<5>1221
                                                       XLXI_4/regDI_2
    -------------------------------------------------  ---------------------------
    Total                                      8.612ns (4.128ns logic, 4.484ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_1/ResTxStart/qDIn (SLICE_X50Y62.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.888ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/ResTxStart/DInToggle (FF)
  Destination:          XLXI_1/ResTxStart/qDIn (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.887ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.002 - 0.003)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/ResTxStart/DInToggle to XLXI_1/ResTxStart/qDIn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.YQ      Tcko                  0.409   XLXI_1/ResTxStart/DInToggle
                                                       XLXI_1/ResTxStart/DInToggle
    SLICE_X50Y62.BY      net (fanout=2)        0.346   XLXI_1/ResTxStart/DInToggle
    SLICE_X50Y62.CLK     Tckdi       (-Th)    -0.132   XLXI_1/ResTxStart/qDIn
                                                       XLXI_1/ResTxStart/qDIn
    -------------------------------------------------  ---------------------------
    Total                                      0.887ns (0.541ns logic, 0.346ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/ResTxStart/DInToggle (SLICE_X51Y64.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.899ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/ResTxStart/DInToggle (FF)
  Destination:          XLXI_1/ResTxStart/DInToggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.899ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/ResTxStart/DInToggle to XLXI_1/ResTxStart/DInToggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y64.YQ      Tcko                  0.409   XLXI_1/ResTxStart/DInToggle
                                                       XLXI_1/ResTxStart/DInToggle
    SLICE_X51Y64.BY      net (fanout=2)        0.373   XLXI_1/ResTxStart/DInToggle
    SLICE_X51Y64.CLK     Tckdi       (-Th)    -0.117   XLXI_1/ResTxStart/DInToggle
                                                       XLXI_1/ResTxStart/DInToggle
    -------------------------------------------------  ---------------------------
    Total                                      0.899ns (0.526ns logic, 0.373ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/shift_reg_11b_4 (SLICE_X63Y89.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.957ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/shift_reg_11b_5 (FF)
  Destination:          XLXI_2/shift_reg_11b_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.957ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/shift_reg_11b_5 to XLXI_2/shift_reg_11b_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y89.XQ      Tcko                  0.411   XLXI_2/shift_reg_11b<5>
                                                       XLXI_2/shift_reg_11b_5
    SLICE_X63Y89.BY      net (fanout=17)       0.429   XLXI_2/shift_reg_11b<5>
    SLICE_X63Y89.CLK     Tckdi       (-Th)    -0.117   XLXI_2/shift_reg_11b<5>
                                                       XLXI_2/shift_reg_11b_4
    -------------------------------------------------  ---------------------------
    Total                                      0.957ns (0.528ns logic, 0.429ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_1/ResTxStart/qDIn/CLK
  Logical resource: XLXI_1/ResTxStart/qDIn/CK
  Location pin: SLICE_X50Y62.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: XLXI_1/ResTxStart/qDIn/CLK
  Logical resource: XLXI_1/ResTxStart/qDIn/CK
  Location pin: SLICE_X50Y62.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_2/shift_reg_11b<10>/CLK
  Logical resource: XLXI_2/shift_reg_11b_10/CK
  Location pin: SLICE_X64Y86.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    9.496|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2118 paths, 0 nets, and 902 connections

Design statistics:
   Minimum period:   9.496ns{1}   (Maximum frequency: 105.307MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 24 13:28:12 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 118 MB



