Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Apr 23 00:47:46 2018
| Host         : kacper-pc running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file hdmi_vga_wrapper_timing_summary_routed.rpt -rpx hdmi_vga_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_vga_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 182 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.388     -393.133                     53                 1257        0.084        0.000                      0                 1257        0.185        0.000                       0                   617  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
hdmi_in_clk_p                      {0.000 4.629}        9.259           108.003         
  CLKFBIN                          {0.000 4.629}        9.259           108.003         
  CLK_OUT_5x_hdmi_clk              {0.000 0.926}        1.852           540.015         
    PixelClk_int                   {0.000 3.704}        9.259           108.003         
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_hdmi_vga_clk_wiz_0_0_1  {0.000 2.500}        5.000           200.000         
  clkfbout_hdmi_vga_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         
sys_clock                          {0.000 4.000}        8.000           125.000         
  clk_out1_hdmi_vga_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
  clkfbout_hdmi_vga_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
hdmi_in_clk_p                                                                                                                                                                        2.629        0.000                       0                     1  
  CLKFBIN                                                                                                                                                                            8.010        0.000                       0                     2  
  CLK_OUT_5x_hdmi_clk                                                                                                                                                                0.185        0.000                       0                    15  
    PixelClk_int                         4.157        0.000                      0                  849        0.084        0.000                      0                  849        2.454        0.000                       0                   410  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_hdmi_vga_clk_wiz_0_0_1        0.538        0.000                      0                  349        0.160        0.000                      0                  349        0.264        0.000                       0                   185  
  clkfbout_hdmi_vga_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  
sys_clock                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_out1_hdmi_vga_clk_wiz_0_0          0.537        0.000                      0                  349        0.160        0.000                      0                  349        0.264        0.000                       0                   185  
  clkfbout_hdmi_vga_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_hdmi_vga_clk_wiz_0_0_1  PixelClk_int                          -7.891     -184.739                     34                   34        1.037        0.000                      0                   34  
clk_out1_hdmi_vga_clk_wiz_0_0    PixelClk_int                          -7.891     -184.758                     34                   34        1.036        0.000                      0                   34  
PixelClk_int                     clk_out1_hdmi_vga_clk_wiz_0_0_1      -11.388     -208.364                     19                   19        2.536        0.000                      0                   19  
clk_out1_hdmi_vga_clk_wiz_0_0    clk_out1_hdmi_vga_clk_wiz_0_0_1        0.537        0.000                      0                  349        0.095        0.000                      0                  349  
PixelClk_int                     clk_out1_hdmi_vga_clk_wiz_0_0        -11.388     -208.375                     19                   19        2.535        0.000                      0                   19  
clk_out1_hdmi_vga_clk_wiz_0_0_1  clk_out1_hdmi_vga_clk_wiz_0_0          0.537        0.000                      0                  349        0.095        0.000                      0                  349  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                PixelClk_int                     PixelClk_int                           6.806        0.000                      0                    3        0.750        0.000                      0                    3  
**async_default**                clk_out1_hdmi_vga_clk_wiz_0_0    clk_out1_hdmi_vga_clk_wiz_0_0          3.279        0.000                      0                    3        0.463        0.000                      0                    3  
**async_default**                clk_out1_hdmi_vga_clk_wiz_0_0_1  clk_out1_hdmi_vga_clk_wiz_0_0          3.279        0.000                      0                    3        0.398        0.000                      0                    3  
**async_default**                clk_out1_hdmi_vga_clk_wiz_0_0    clk_out1_hdmi_vga_clk_wiz_0_0_1        3.279        0.000                      0                    3        0.398        0.000                      0                    3  
**async_default**                clk_out1_hdmi_vga_clk_wiz_0_0_1  clk_out1_hdmi_vga_clk_wiz_0_0_1        3.280        0.000                      0                    3        0.463        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in_clk_p
  To Clock:  hdmi_in_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.629ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in_clk_p
Waveform(ns):       { 0.000 4.629 }
Period(ns):         9.259
Sources:            { hdmi_in_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         9.259       8.010      MMCME2_ADV_X0Y1  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       9.259       90.741     MMCME2_ADV_X0Y1  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.630       2.630      MMCME2_ADV_X0Y1  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.630       2.630      MMCME2_ADV_X0Y1  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.629       2.629      MMCME2_ADV_X0Y1  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.629       2.629      MMCME2_ADV_X0Y1  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 4.629 }
Period(ns):         9.259
Sources:            { hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.259       8.010      MMCME2_ADV_X0Y1  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.259       8.010      MMCME2_ADV_X0Y1  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.259       90.741     MMCME2_ADV_X0Y1  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.259       204.101    MMCME2_ADV_X0Y1  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT_5x_hdmi_clk
  To Clock:  CLK_OUT_5x_hdmi_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT_5x_hdmi_clk
Waveform(ns):       { 0.000 0.926 }
Period(ns):         1.852
Sources:            { hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.852       0.185      ILOGIC_X0Y96     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.852       0.185      ILOGIC_X0Y96     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.852       0.185      ILOGIC_X0Y95     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.852       0.185      ILOGIC_X0Y95     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.852       0.185      ILOGIC_X0Y92     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.852       0.185      ILOGIC_X0Y92     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.852       0.185      ILOGIC_X0Y91     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.852       0.185      ILOGIC_X0Y91     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.852       0.185      ILOGIC_X0Y98     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.852       0.185      ILOGIC_X0Y98     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.852       211.508    MMCME2_ADV_X0Y1  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack        4.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.454ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClk_int rise@9.259ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.097ns (25.381%)  route 3.225ns (74.619%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.092 - 9.259 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.823     5.217    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X37Y93         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.419     5.636 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[9]/Q
                         net (fo=10, routed)          1.598     7.234    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[9]
    SLICE_X36Y90         LUT4 (Prop_lut4_I2_O)        0.324     7.558 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_5__0/O
                         net (fo=2, routed)           1.063     8.621    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_5__0_n_0
    SLICE_X35Y92         LUT5 (Prop_lut5_I4_O)        0.354     8.975 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_3__1/O
                         net (fo=8, routed)           0.564     9.539    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst
    SLICE_X32Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     9.259    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    10.142 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    11.304    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    11.388 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    12.348    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    13.266 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.826    14.092    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X32Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[0]/C
                         clock pessimism              0.387    14.479    
                         clock uncertainty           -0.057    14.423    
    SLICE_X32Y91         FDRE (Setup_fdre_C_R)       -0.726    13.697    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.697    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClk_int rise@9.259ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.097ns (25.381%)  route 3.225ns (74.619%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.092 - 9.259 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.823     5.217    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X37Y93         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.419     5.636 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[9]/Q
                         net (fo=10, routed)          1.598     7.234    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[9]
    SLICE_X36Y90         LUT4 (Prop_lut4_I2_O)        0.324     7.558 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_5__0/O
                         net (fo=2, routed)           1.063     8.621    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_5__0_n_0
    SLICE_X35Y92         LUT5 (Prop_lut5_I4_O)        0.354     8.975 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_3__1/O
                         net (fo=8, routed)           0.564     9.539    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst
    SLICE_X32Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     9.259    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    10.142 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    11.304    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    11.388 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    12.348    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    13.266 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.826    14.092    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X32Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[1]/C
                         clock pessimism              0.387    14.479    
                         clock uncertainty           -0.057    14.423    
    SLICE_X32Y91         FDRE (Setup_fdre_C_R)       -0.726    13.697    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.697    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClk_int rise@9.259ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.097ns (25.381%)  route 3.225ns (74.619%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.092 - 9.259 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.823     5.217    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X37Y93         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.419     5.636 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[9]/Q
                         net (fo=10, routed)          1.598     7.234    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[9]
    SLICE_X36Y90         LUT4 (Prop_lut4_I2_O)        0.324     7.558 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_5__0/O
                         net (fo=2, routed)           1.063     8.621    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_5__0_n_0
    SLICE_X35Y92         LUT5 (Prop_lut5_I4_O)        0.354     8.975 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_3__1/O
                         net (fo=8, routed)           0.564     9.539    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst
    SLICE_X32Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     9.259    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    10.142 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    11.304    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    11.388 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    12.348    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    13.266 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.826    14.092    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X32Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[2]/C
                         clock pessimism              0.387    14.479    
                         clock uncertainty           -0.057    14.423    
    SLICE_X32Y91         FDRE (Setup_fdre_C_R)       -0.726    13.697    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.697    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClk_int rise@9.259ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.097ns (25.381%)  route 3.225ns (74.619%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.092 - 9.259 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.823     5.217    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X37Y93         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.419     5.636 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[9]/Q
                         net (fo=10, routed)          1.598     7.234    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[9]
    SLICE_X36Y90         LUT4 (Prop_lut4_I2_O)        0.324     7.558 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_5__0/O
                         net (fo=2, routed)           1.063     8.621    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_5__0_n_0
    SLICE_X35Y92         LUT5 (Prop_lut5_I4_O)        0.354     8.975 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_3__1/O
                         net (fo=8, routed)           0.564     9.539    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst
    SLICE_X32Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     9.259    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    10.142 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    11.304    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    11.388 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    12.348    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    13.266 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.826    14.092    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X32Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[3]/C
                         clock pessimism              0.387    14.479    
                         clock uncertainty           -0.057    14.423    
    SLICE_X32Y91         FDRE (Setup_fdre_C_R)       -0.726    13.697    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.697    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClk_int rise@9.259ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.097ns (25.381%)  route 3.225ns (74.619%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.092 - 9.259 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.823     5.217    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X37Y93         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.419     5.636 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[9]/Q
                         net (fo=10, routed)          1.598     7.234    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[9]
    SLICE_X36Y90         LUT4 (Prop_lut4_I2_O)        0.324     7.558 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_5__0/O
                         net (fo=2, routed)           1.063     8.621    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_5__0_n_0
    SLICE_X35Y92         LUT5 (Prop_lut5_I4_O)        0.354     8.975 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_3__1/O
                         net (fo=8, routed)           0.564     9.539    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst
    SLICE_X32Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     9.259    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    10.142 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    11.304    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    11.388 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    12.348    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    13.266 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.826    14.092    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X32Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[4]/C
                         clock pessimism              0.387    14.479    
                         clock uncertainty           -0.057    14.423    
    SLICE_X32Y91         FDRE (Setup_fdre_C_R)       -0.726    13.697    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.697    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClk_int rise@9.259ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.097ns (25.381%)  route 3.225ns (74.619%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.092 - 9.259 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.823     5.217    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X37Y93         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.419     5.636 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[9]/Q
                         net (fo=10, routed)          1.598     7.234    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[9]
    SLICE_X36Y90         LUT4 (Prop_lut4_I2_O)        0.324     7.558 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_5__0/O
                         net (fo=2, routed)           1.063     8.621    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_5__0_n_0
    SLICE_X35Y92         LUT5 (Prop_lut5_I4_O)        0.354     8.975 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_3__1/O
                         net (fo=8, routed)           0.564     9.539    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst
    SLICE_X32Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     9.259    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    10.142 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    11.304    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    11.388 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    12.348    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    13.266 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.826    14.092    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X32Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[5]/C
                         clock pessimism              0.387    14.479    
                         clock uncertainty           -0.057    14.423    
    SLICE_X32Y91         FDRE (Setup_fdre_C_R)       -0.726    13.697    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.697    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClk_int rise@9.259ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.097ns (25.381%)  route 3.225ns (74.619%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.092 - 9.259 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.823     5.217    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X37Y93         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.419     5.636 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[9]/Q
                         net (fo=10, routed)          1.598     7.234    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[9]
    SLICE_X36Y90         LUT4 (Prop_lut4_I2_O)        0.324     7.558 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_5__0/O
                         net (fo=2, routed)           1.063     8.621    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_5__0_n_0
    SLICE_X35Y92         LUT5 (Prop_lut5_I4_O)        0.354     8.975 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_3__1/O
                         net (fo=8, routed)           0.564     9.539    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst
    SLICE_X32Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     9.259    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    10.142 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    11.304    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    11.388 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    12.348    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    13.266 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.826    14.092    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X32Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[6]/C
                         clock pessimism              0.387    14.479    
                         clock uncertainty           -0.057    14.423    
    SLICE_X32Y91         FDRE (Setup_fdre_C_R)       -0.726    13.697    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.697    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClk_int rise@9.259ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 0.966ns (20.144%)  route 3.829ns (79.856%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.028 - 9.259 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.823     5.217    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X37Y93         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.419     5.636 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[8]/Q
                         net (fo=12, routed)          1.507     7.143    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[8]
    SLICE_X35Y90         LUT4 (Prop_lut4_I0_O)        0.299     7.442 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pIDLY_CE_i_3__0/O
                         net (fo=5, routed)           0.564     8.006    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pIDLY_CE_i_3__0_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.124     8.130 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_3__1/O
                         net (fo=1, routed)           0.712     8.843    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_3__1_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.967 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1/O
                         net (fo=11, routed)          1.046    10.013    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pStateNxt__4
    SLICE_X37Y93         FDSE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     9.259    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    10.142 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    11.304    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    11.388 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    12.348    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    13.266 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.762    14.028    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X37Y93         FDSE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[0]/C
                         clock pessimism              0.448    14.476    
                         clock uncertainty           -0.057    14.420    
    SLICE_X37Y93         FDSE (Setup_fdse_C_CE)      -0.205    14.215    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[0]
  -------------------------------------------------------------------
                         required time                         14.215    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClk_int rise@9.259ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 0.966ns (20.144%)  route 3.829ns (79.856%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.028 - 9.259 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.823     5.217    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X37Y93         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.419     5.636 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[8]/Q
                         net (fo=12, routed)          1.507     7.143    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[8]
    SLICE_X35Y90         LUT4 (Prop_lut4_I0_O)        0.299     7.442 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pIDLY_CE_i_3__0/O
                         net (fo=5, routed)           0.564     8.006    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pIDLY_CE_i_3__0_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.124     8.130 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_3__1/O
                         net (fo=1, routed)           0.712     8.843    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_3__1_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.967 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1/O
                         net (fo=11, routed)          1.046    10.013    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pStateNxt__4
    SLICE_X37Y93         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     9.259    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    10.142 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    11.304    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    11.388 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    12.348    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    13.266 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.762    14.028    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X37Y93         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[10]/C
                         clock pessimism              0.448    14.476    
                         clock uncertainty           -0.057    14.420    
    SLICE_X37Y93         FDRE (Setup_fdre_C_CE)      -0.205    14.215    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[10]
  -------------------------------------------------------------------
                         required time                         14.215    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  4.202    

Slack (MET) :             4.202ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClk_int rise@9.259ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 0.966ns (20.144%)  route 3.829ns (79.856%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.028 - 9.259 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.823     5.217    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X37Y93         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.419     5.636 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[8]/Q
                         net (fo=12, routed)          1.507     7.143    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[8]
    SLICE_X35Y90         LUT4 (Prop_lut4_I0_O)        0.299     7.442 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pIDLY_CE_i_3__0/O
                         net (fo=5, routed)           0.564     8.006    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pIDLY_CE_i_3__0_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I1_O)        0.124     8.130 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_3__1/O
                         net (fo=1, routed)           0.712     8.843    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_3__1_n_0
    SLICE_X35Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.967 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1/O
                         net (fo=11, routed)          1.046    10.013    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pStateNxt__4
    SLICE_X37Y93         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     9.259    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    10.142 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    11.304    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    11.388 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    12.348    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    13.266 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.762    14.028    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X37Y93         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[1]/C
                         clock pessimism              0.448    14.476    
                         clock uncertainty           -0.057    14.420    
    SLICE_X37Y93         FDRE (Setup_fdre_C_CE)      -0.205    14.215    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[1]
  -------------------------------------------------------------------
                         required time                         14.215    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  4.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.711%)  route 0.290ns (67.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.262     1.833    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X40Y90         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.290     2.265    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD0
    SLICE_X38Y91         RAMD32                                       r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.299     2.161    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X38Y91         RAMD32                                       r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
                         clock pessimism             -0.290     1.870    
    SLICE_X38Y91         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.180    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.711%)  route 0.290ns (67.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.262     1.833    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X40Y90         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.290     2.265    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD0
    SLICE_X38Y91         RAMD32                                       r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.299     2.161    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X38Y91         RAMD32                                       r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK
                         clock pessimism             -0.290     1.870    
    SLICE_X38Y91         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.180    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.711%)  route 0.290ns (67.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.262     1.833    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X40Y90         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.290     2.265    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD0
    SLICE_X38Y91         RAMD32                                       r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.299     2.161    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X38Y91         RAMD32                                       r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/CLK
                         clock pessimism             -0.290     1.870    
    SLICE_X38Y91         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.180    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.711%)  route 0.290ns (67.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.262     1.833    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X40Y90         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.290     2.265    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD0
    SLICE_X38Y91         RAMD32                                       r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.299     2.161    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X38Y91         RAMD32                                       r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/CLK
                         clock pessimism             -0.290     1.870    
    SLICE_X38Y91         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.180    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.711%)  route 0.290ns (67.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.262     1.833    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X40Y90         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.290     2.265    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD0
    SLICE_X38Y91         RAMD32                                       r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.299     2.161    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X38Y91         RAMD32                                       r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/CLK
                         clock pessimism             -0.290     1.870    
    SLICE_X38Y91         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.180    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.711%)  route 0.290ns (67.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.262     1.833    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X40Y90         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.290     2.265    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD0
    SLICE_X38Y91         RAMD32                                       r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.299     2.161    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X38Y91         RAMD32                                       r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/CLK
                         clock pessimism             -0.290     1.870    
    SLICE_X38Y91         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.180    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.711%)  route 0.290ns (67.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.262     1.833    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X40Y90         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.290     2.265    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD0
    SLICE_X38Y91         RAMS32                                       r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.299     2.161    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X38Y91         RAMS32                                       r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/CLK
                         clock pessimism             -0.290     1.870    
    SLICE_X38Y91         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.180    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.711%)  route 0.290ns (67.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.262     1.833    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X40Y90         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.290     2.265    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD0
    SLICE_X38Y91         RAMS32                                       r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.299     2.161    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X38Y91         RAMS32                                       r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/CLK
                         clock pessimism             -0.290     1.870    
    SLICE_X38Y91         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.180    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.627%)  route 0.278ns (66.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.262     1.833    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X43Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[1]/Q
                         net (fo=20, routed)          0.278     2.253    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD1
    SLICE_X42Y93         RAMD32                                       r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.300     2.162    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y93         RAMD32                                       r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
                         clock pessimism             -0.311     1.850    
    SLICE_X42Y93         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.159    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.627%)  route 0.278ns (66.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.262     1.833    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X43Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[1]/Q
                         net (fo=20, routed)          0.278     2.253    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD1
    SLICE_X42Y93         RAMD32                                       r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.300     2.162    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y93         RAMD32                                       r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK
                         clock pessimism             -0.311     1.850    
    SLICE_X42Y93         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.159    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_int
Waveform(ns):       { 0.000 3.704 }
Period(ns):         9.259
Sources:            { hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.360         9.259       6.899      IDELAY_X0Y98    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         9.259       6.899      IDELAY_X0Y96    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         9.259       6.899      IDELAY_X0Y92    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     BUFG/I            n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/I
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         9.259       7.592      ILOGIC_X0Y96    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         9.259       7.592      ILOGIC_X0Y95    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         9.259       7.592      ILOGIC_X0Y92    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         9.259       7.592      ILOGIC_X0Y91    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         9.259       7.592      ILOGIC_X0Y98    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         9.259       7.592      ILOGIC_X0Y97    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         5.555       4.305      SLICE_X42Y91    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         5.555       4.305      SLICE_X38Y90    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         5.555       4.305      SLICE_X38Y90    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         5.555       4.305      SLICE_X38Y90    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         5.555       4.305      SLICE_X38Y90    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         5.555       4.305      SLICE_X38Y90    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         5.555       4.305      SLICE_X42Y92    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         5.555       4.305      SLICE_X42Y92    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         5.555       4.305      SLICE_X42Y92    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         5.555       4.305      SLICE_X42Y92    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         3.704       2.454      SLICE_X42Y91    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         3.704       2.454      SLICE_X38Y90    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         3.704       2.454      SLICE_X38Y90    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         3.704       2.454      SLICE_X38Y90    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         3.704       2.454      SLICE_X38Y90    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         3.704       2.454      SLICE_X38Y90    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         3.704       2.454      SLICE_X42Y92    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         3.704       2.454      SLICE_X42Y92    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         3.704       2.454      SLICE_X42Y92    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         3.704       2.454      SLICE_X42Y92    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hdmi_vga_clk_wiz_0_0_1
  To Clock:  clk_out1_hdmi_vga_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.704ns (16.896%)  route 3.463ns (83.104%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.944     2.094    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.837    
    SLICE_X36Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.632    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.704ns (16.896%)  route 3.463ns (83.104%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.944     2.094    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.837    
    SLICE_X36Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.632    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.704ns (16.896%)  route 3.463ns (83.104%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.944     2.094    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.837    
    SLICE_X36Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.632    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.704ns (16.896%)  route 3.463ns (83.104%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.944     2.094    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.837    
    SLICE_X36Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.632    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.704ns (18.113%)  route 3.183ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.664     1.814    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.837    
    SLICE_X36Y92         FDRE (Setup_fdre_C_CE)      -0.205     2.632    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.704ns (18.113%)  route 3.183ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.664     1.814    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.837    
    SLICE_X36Y92         FDRE (Setup_fdre_C_CE)      -0.205     2.632    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.704ns (18.113%)  route 3.183ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.664     1.814    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.837    
    SLICE_X36Y92         FDRE (Setup_fdre_C_CE)      -0.205     2.632    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.704ns (18.113%)  route 3.183ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.664     1.814    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.837    
    SLICE_X36Y92         FDRE (Setup_fdre_C_CE)      -0.205     2.632    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.828ns (20.374%)  route 3.236ns (79.626%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 3.250 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.727    -2.087    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          1.036    -0.595    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X36Y73         LUT2 (Prop_lut2_I1_O)        0.124    -0.471 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.946     0.475    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I5_O)        0.124     0.599 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          1.254     1.853    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y71         LUT3 (Prop_lut3_I1_O)        0.124     1.977 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[0]_i_1/O
                         net (fo=1, routed)           0.000     1.977    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[0]_i_1_n_0
    SLICE_X41Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.554     3.250    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.396     2.854    
                         clock uncertainty           -0.065     2.790    
    SLICE_X41Y71         FDRE (Setup_fdre_C_D)        0.029     2.819    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.819    
                         arrival time                          -1.977    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.828ns (20.379%)  route 3.235ns (79.621%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 3.250 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.727    -2.087    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          1.036    -0.595    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X36Y73         LUT2 (Prop_lut2_I1_O)        0.124    -0.471 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.946     0.475    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I5_O)        0.124     0.599 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          1.253     1.852    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y71         LUT3 (Prop_lut3_I1_O)        0.124     1.976 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.976    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1_n_0
    SLICE_X41Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.554     3.250    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.396     2.854    
                         clock uncertainty           -0.065     2.790    
    SLICE_X41Y71         FDRE (Setup_fdre_C_D)        0.031     2.821    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.821    
                         arrival time                          -1.976    
  -------------------------------------------------------------------
                         slack                                  0.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.562    -0.428    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y98         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.264 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.208    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y98         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.832    -0.187    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y98         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.241    -0.428    
    SLICE_X34Y98         FDPE (Hold_fdpe_C_D)         0.060    -0.368    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.164    -0.248 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.192    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.845    -0.174    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.412    
    SLICE_X42Y73         FDPE (Hold_fdpe_C_D)         0.060    -0.352    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.577    -0.413    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164    -0.249 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.193    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y75         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.844    -0.175    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.413    
    SLICE_X42Y75         FDPE (Hold_fdpe_C_D)         0.060    -0.353    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.248 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/Q
                         net (fo=3, routed)           0.094    -0.153    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_Done
    SLICE_X39Y71         LUT5 (Prop_lut5_I1_O)        0.048    -0.105 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1_n_0
    SLICE_X39Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.846    -0.173    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X39Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/C
                         clock pessimism             -0.226    -0.399    
    SLICE_X39Y71         FDRE (Hold_fdre_C_D)         0.107    -0.292    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.284 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.229    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.099    -0.130 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.845    -0.174    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.238    -0.412    
    SLICE_X43Y73         FDPE (Hold_fdpe_C_D)         0.091    -0.321    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.248 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/Q
                         net (fo=3, routed)           0.094    -0.153    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_Done
    SLICE_X39Y71         LUT4 (Prop_lut4_I0_O)        0.045    -0.108 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState[0]_i_1_n_0
    SLICE_X39Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.846    -0.173    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X39Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/C
                         clock pessimism             -0.226    -0.399    
    SLICE_X39Y71         FDRE (Hold_fdre_C_D)         0.091    -0.308    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.057%)  route 0.139ns (45.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.577    -0.413    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.249 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/Q
                         net (fo=1, routed)           0.139    -0.109    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg_n_0_[0]
    SLICE_X43Y75         FDCE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.844    -0.175    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y75         FDCE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.205    -0.380    
    SLICE_X43Y75         FDCE (Hold_fdce_C_D)         0.070    -0.310    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.783%)  route 0.160ns (46.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.271 f  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.160    -0.111    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X38Y71         LUT6 (Prop_lut6_I2_O)        0.045    -0.066 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_i_1/O
                         net (fo=1, routed)           0.000    -0.066    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/iEnd
    SLICE_X38Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.846    -0.173    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                         clock pessimism             -0.225    -0.398    
    SLICE_X38Y71         FDRE (Hold_fdre_C_D)         0.121    -0.277    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.565%)  route 0.143ns (43.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.580    -0.410    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X40Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.269 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[1]/Q
                         net (fo=5, routed)           0.143    -0.126    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr_reg[7][1]
    SLICE_X40Y70         LUT6 (Prop_lut6_I3_O)        0.045    -0.081 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr_rep[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.081    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController_n_9
    SLICE_X40Y70         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.849    -0.170    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X40Y70         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]/C
                         clock pessimism             -0.225    -0.395    
    SLICE_X40Y70         FDRE (Hold_fdre_C_D)         0.091    -0.304    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.464%)  route 0.143ns (43.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.582    -0.408    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y69         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/Q
                         net (fo=1, routed)           0.143    -0.123    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[1]
    SLICE_X41Y71         LUT3 (Prop_lut3_I2_O)        0.045    -0.078 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1_n_0
    SLICE_X41Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.848    -0.171    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.225    -0.396    
    SLICE_X41Y71         FDRE (Hold_fdre_C_D)         0.092    -0.304    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_hdmi_vga_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X36Y86     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X35Y90     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X35Y90     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y85     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y85     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y85     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y86     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X35Y90     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X35Y90     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y71     hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y71     hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y71     hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y71     hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y71     hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y71     hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y71     hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y71     hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X36Y86     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y85     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y85     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y85     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y86     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y86     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y93     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y70     hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y86     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y86     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_hdmi_vga_clk_wiz_0_0_1
  To Clock:  clkfbout_hdmi_vga_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_hdmi_vga_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   hdmi_vga_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hdmi_vga_clk_wiz_0_0
  To Clock:  clk_out1_hdmi_vga_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.704ns (16.896%)  route 3.463ns (83.104%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.944     2.094    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.836    
    SLICE_X36Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.631    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.704ns (16.896%)  route 3.463ns (83.104%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.944     2.094    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.836    
    SLICE_X36Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.631    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.704ns (16.896%)  route 3.463ns (83.104%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.944     2.094    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.836    
    SLICE_X36Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.631    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.704ns (16.896%)  route 3.463ns (83.104%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.944     2.094    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.836    
    SLICE_X36Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.631    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.704ns (18.113%)  route 3.183ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.664     1.814    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.836    
    SLICE_X36Y92         FDRE (Setup_fdre_C_CE)      -0.205     2.631    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.704ns (18.113%)  route 3.183ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.664     1.814    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.836    
    SLICE_X36Y92         FDRE (Setup_fdre_C_CE)      -0.205     2.631    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.704ns (18.113%)  route 3.183ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.664     1.814    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.836    
    SLICE_X36Y92         FDRE (Setup_fdre_C_CE)      -0.205     2.631    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.704ns (18.113%)  route 3.183ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.664     1.814    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.836    
    SLICE_X36Y92         FDRE (Setup_fdre_C_CE)      -0.205     2.631    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.828ns (20.374%)  route 3.236ns (79.626%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 3.250 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.727    -2.087    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          1.036    -0.595    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X36Y73         LUT2 (Prop_lut2_I1_O)        0.124    -0.471 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.946     0.475    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I5_O)        0.124     0.599 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          1.254     1.853    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y71         LUT3 (Prop_lut3_I1_O)        0.124     1.977 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[0]_i_1/O
                         net (fo=1, routed)           0.000     1.977    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[0]_i_1_n_0
    SLICE_X41Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.554     3.250    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.396     2.854    
                         clock uncertainty           -0.065     2.789    
    SLICE_X41Y71         FDRE (Setup_fdre_C_D)        0.029     2.818    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.818    
                         arrival time                          -1.977    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.828ns (20.379%)  route 3.235ns (79.621%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 3.250 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.727    -2.087    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          1.036    -0.595    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X36Y73         LUT2 (Prop_lut2_I1_O)        0.124    -0.471 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.946     0.475    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I5_O)        0.124     0.599 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          1.253     1.852    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y71         LUT3 (Prop_lut3_I1_O)        0.124     1.976 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.976    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1_n_0
    SLICE_X41Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.554     3.250    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.396     2.854    
                         clock uncertainty           -0.065     2.789    
    SLICE_X41Y71         FDRE (Setup_fdre_C_D)        0.031     2.820    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.820    
                         arrival time                          -1.976    
  -------------------------------------------------------------------
                         slack                                  0.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.562    -0.428    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y98         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.264 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.208    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y98         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.832    -0.187    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y98         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.241    -0.428    
    SLICE_X34Y98         FDPE (Hold_fdpe_C_D)         0.060    -0.368    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.164    -0.248 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.192    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.845    -0.174    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.412    
    SLICE_X42Y73         FDPE (Hold_fdpe_C_D)         0.060    -0.352    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.577    -0.413    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164    -0.249 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.193    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y75         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.844    -0.175    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.413    
    SLICE_X42Y75         FDPE (Hold_fdpe_C_D)         0.060    -0.353    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.248 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/Q
                         net (fo=3, routed)           0.094    -0.153    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_Done
    SLICE_X39Y71         LUT5 (Prop_lut5_I1_O)        0.048    -0.105 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1_n_0
    SLICE_X39Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.846    -0.173    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X39Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/C
                         clock pessimism             -0.226    -0.399    
    SLICE_X39Y71         FDRE (Hold_fdre_C_D)         0.107    -0.292    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.284 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.229    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.099    -0.130 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.845    -0.174    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.238    -0.412    
    SLICE_X43Y73         FDPE (Hold_fdpe_C_D)         0.091    -0.321    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.248 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/Q
                         net (fo=3, routed)           0.094    -0.153    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_Done
    SLICE_X39Y71         LUT4 (Prop_lut4_I0_O)        0.045    -0.108 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState[0]_i_1_n_0
    SLICE_X39Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.846    -0.173    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X39Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/C
                         clock pessimism             -0.226    -0.399    
    SLICE_X39Y71         FDRE (Hold_fdre_C_D)         0.091    -0.308    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.057%)  route 0.139ns (45.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.577    -0.413    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.249 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/Q
                         net (fo=1, routed)           0.139    -0.109    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg_n_0_[0]
    SLICE_X43Y75         FDCE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.844    -0.175    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y75         FDCE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.205    -0.380    
    SLICE_X43Y75         FDCE (Hold_fdce_C_D)         0.070    -0.310    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.783%)  route 0.160ns (46.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.271 f  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.160    -0.111    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X38Y71         LUT6 (Prop_lut6_I2_O)        0.045    -0.066 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_i_1/O
                         net (fo=1, routed)           0.000    -0.066    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/iEnd
    SLICE_X38Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.846    -0.173    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                         clock pessimism             -0.225    -0.398    
    SLICE_X38Y71         FDRE (Hold_fdre_C_D)         0.121    -0.277    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.565%)  route 0.143ns (43.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.580    -0.410    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X40Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.269 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[1]/Q
                         net (fo=5, routed)           0.143    -0.126    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr_reg[7][1]
    SLICE_X40Y70         LUT6 (Prop_lut6_I3_O)        0.045    -0.081 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr_rep[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.081    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController_n_9
    SLICE_X40Y70         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.849    -0.170    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X40Y70         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]/C
                         clock pessimism             -0.225    -0.395    
    SLICE_X40Y70         FDRE (Hold_fdre_C_D)         0.091    -0.304    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.464%)  route 0.143ns (43.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.582    -0.408    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y69         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/Q
                         net (fo=1, routed)           0.143    -0.123    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[1]
    SLICE_X41Y71         LUT3 (Prop_lut3_I2_O)        0.045    -0.078 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1_n_0
    SLICE_X41Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.848    -0.171    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.225    -0.396    
    SLICE_X41Y71         FDRE (Hold_fdre_C_D)         0.092    -0.304    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_hdmi_vga_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X36Y86     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X35Y90     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X35Y90     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y85     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y85     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y85     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y86     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X35Y90     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X35Y90     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y71     hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y71     hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y71     hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y71     hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y71     hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y71     hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y71     hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y71     hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X36Y86     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y85     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y85     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y85     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y86     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y86     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y93     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y70     hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y86     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y86     hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_hdmi_vga_clk_wiz_0_0
  To Clock:  clkfbout_hdmi_vga_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_hdmi_vga_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   hdmi_vga_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hdmi_vga_clk_wiz_0_0_1
  To Clock:  PixelClk_int

Setup :           34  Failing Endpoints,  Worst Slack       -7.891ns,  Total Violation     -184.739ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.891ns  (required time - arrival time)
  Source:                 hdmi_vga_i/vp_0/inst/r_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/vga_pVSync_reg/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.046ns  (PixelClk_int rise@4935.047ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@4935.000ns)
  Data Path Delay:        16.117ns  (logic 0.456ns (2.829%)  route 15.661ns (97.171%))
  Logic Levels:           0  
  Clock Path Skew:        8.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.381ns = ( 4941.428 - 4935.047 ) 
    Source Clock Delay      (SCD):    -2.083ns = ( 4932.918 - 4935.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                   4935.000  4935.000 r  
    L16                                               0.000  4935.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  4935.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  4936.492 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373  4937.865    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533  4929.332 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754  4931.085    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4931.187 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.731  4932.917    hdmi_vga_i/vp_0/inst/clk
    SLICE_X43Y69         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.456  4933.374 r  hdmi_vga_i/vp_0/inst/r_vsync_reg/Q
                         net (fo=1, routed)          15.661  4949.035    hdmi_vga_i/rgb2vga_0/U0/rgb_pVSync
    SLICE_X42Y69         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/vga_pVSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                   4935.047  4935.047 r  
    H16                                               0.000  4935.047 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  4935.047    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883  4935.930 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  4937.092    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  4937.176 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  4938.136    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918  4939.054 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732  4939.786    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4939.876 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.552  4941.428    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X42Y69         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/vga_pVSync_reg/C
                         clock pessimism              0.000  4941.428    
                         clock uncertainty           -0.239  4941.189    
    SLICE_X42Y69         FDRE (Setup_fdre_C_D)       -0.045  4941.145    hdmi_vga_i/rgb2vga_0/U0/vga_pVSync_reg
  -------------------------------------------------------------------
                         required time                       4941.145    
                         arrival time                       -4949.036    
  -------------------------------------------------------------------
                         slack                                 -7.891    

Slack (VIOLATED) :        -7.388ns  (required time - arrival time)
  Source:                 hdmi_vga_i/vp_0/inst/r_hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/vga_pHSync_reg/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.046ns  (PixelClk_int rise@4935.047ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@4935.000ns)
  Data Path Delay:        15.642ns  (logic 0.518ns (3.312%)  route 15.124ns (96.688%))
  Logic Levels:           0  
  Clock Path Skew:        8.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.392ns = ( 4941.439 - 4935.047 ) 
    Source Clock Delay      (SCD):    -2.085ns = ( 4932.916 - 4935.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                   4935.000  4935.000 r  
    L16                                               0.000  4935.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  4935.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  4936.492 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373  4937.865    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533  4929.332 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754  4931.085    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4931.187 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.729  4932.916    hdmi_vga_i/vp_0/inst/clk
    SLICE_X42Y71         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.518  4933.434 r  hdmi_vga_i/vp_0/inst/r_hsync_reg/Q
                         net (fo=1, routed)          15.124  4948.558    hdmi_vga_i/rgb2vga_0/U0/rgb_pHSync
    SLICE_X42Y56         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/vga_pHSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                   4935.047  4935.047 r  
    H16                                               0.000  4935.047 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  4935.047    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883  4935.930 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  4937.092    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  4937.176 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  4938.136    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918  4939.054 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732  4939.786    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4939.876 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.563  4941.439    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X42Y56         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/vga_pHSync_reg/C
                         clock pessimism              0.000  4941.439    
                         clock uncertainty           -0.239  4941.200    
    SLICE_X42Y56         FDRE (Setup_fdre_C_D)       -0.031  4941.169    hdmi_vga_i/rgb2vga_0/U0/vga_pHSync_reg
  -------------------------------------------------------------------
                         required time                       4941.169    
                         arrival time                       -4948.558    
  -------------------------------------------------------------------
                         slack                                 -7.388    

Slack (VIOLATED) :        -7.207ns  (required time - arrival time)
  Source:                 hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.046ns  (PixelClk_int rise@4935.047ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@4935.000ns)
  Data Path Delay:        15.395ns  (logic 0.456ns (2.962%)  route 14.939ns (97.038%))
  Logic Levels:           0  
  Clock Path Skew:        8.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.387ns = ( 4941.435 - 4935.047 ) 
    Source Clock Delay      (SCD):    -2.074ns = ( 4932.927 - 4935.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                   4935.000  4935.000 r  
    L16                                               0.000  4935.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  4935.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  4936.492 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373  4937.865    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533  4929.332 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754  4931.085    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4931.187 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.740  4932.927    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.456  4933.383 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/Q
                         net (fo=1, routed)          14.939  4948.322    hdmi_vga_i/rgb2vga_0/U0/rgb_pData[13]
    SLICE_X41Y85         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                   4935.047  4935.047 r  
    H16                                               0.000  4935.047 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  4935.047    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883  4935.930 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  4937.092    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  4937.176 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  4938.136    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918  4939.054 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732  4939.786    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4939.876 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.558  4941.434    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X41Y85         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[21]/C
                         clock pessimism              0.000  4941.434    
                         clock uncertainty           -0.239  4941.195    
    SLICE_X41Y85         FDRE (Setup_fdre_C_D)       -0.081  4941.114    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[21]
  -------------------------------------------------------------------
                         required time                       4941.115    
                         arrival time                       -4948.322    
  -------------------------------------------------------------------
                         slack                                 -7.207    

Slack (VIOLATED) :        -7.090ns  (required time - arrival time)
  Source:                 hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.046ns  (PixelClk_int rise@4935.047ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@4935.000ns)
  Data Path Delay:        15.333ns  (logic 0.456ns (2.974%)  route 14.877ns (97.026%))
  Logic Levels:           0  
  Clock Path Skew:        8.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.386ns = ( 4941.434 - 4935.047 ) 
    Source Clock Delay      (SCD):    -2.078ns = ( 4932.923 - 4935.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                   4935.000  4935.000 r  
    L16                                               0.000  4935.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  4935.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  4936.492 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373  4937.865    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533  4929.332 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754  4931.085    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4931.187 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.736  4932.922    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X43Y84         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456  4933.378 r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/Q
                         net (fo=1, routed)          14.877  4948.256    hdmi_vga_i/rgb2vga_0/U0/rgb_pData[0]
    SLICE_X42Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                   4935.047  4935.047 r  
    H16                                               0.000  4935.047 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  4935.047    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883  4935.930 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  4937.092    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  4937.176 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  4938.136    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918  4939.054 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732  4939.786    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4939.876 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.557  4941.433    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X42Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[2]/C
                         clock pessimism              0.000  4941.433    
                         clock uncertainty           -0.239  4941.194    
    SLICE_X42Y84         FDRE (Setup_fdre_C_D)       -0.028  4941.167    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[2]
  -------------------------------------------------------------------
                         required time                       4941.167    
                         arrival time                       -4948.256    
  -------------------------------------------------------------------
                         slack                                 -7.090    

Slack (VIOLATED) :        -7.000ns  (required time - arrival time)
  Source:                 hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.046ns  (PixelClk_int rise@4935.047ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@4935.000ns)
  Data Path Delay:        15.214ns  (logic 0.518ns (3.405%)  route 14.696ns (96.595%))
  Logic Levels:           0  
  Clock Path Skew:        8.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.386ns = ( 4941.434 - 4935.047 ) 
    Source Clock Delay      (SCD):    -2.078ns = ( 4932.923 - 4935.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                   4935.000  4935.000 r  
    L16                                               0.000  4935.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  4935.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  4936.492 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373  4937.865    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533  4929.332 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754  4931.085    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4931.187 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.736  4932.922    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X38Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518  4933.440 r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/Q
                         net (fo=1, routed)          14.696  4948.136    hdmi_vga_i/rgb2vga_0/U0/rgb_pData[3]
    SLICE_X41Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                   4935.047  4935.047 r  
    H16                                               0.000  4935.047 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  4935.047    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883  4935.930 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  4937.092    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  4937.176 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  4938.136    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918  4939.054 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732  4939.786    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4939.876 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.557  4941.433    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X41Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[5]/C
                         clock pessimism              0.000  4941.433    
                         clock uncertainty           -0.239  4941.194    
    SLICE_X41Y84         FDRE (Setup_fdre_C_D)       -0.058  4941.136    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[5]
  -------------------------------------------------------------------
                         required time                       4941.136    
                         arrival time                       -4948.137    
  -------------------------------------------------------------------
                         slack                                 -7.000    

Slack (VIOLATED) :        -6.808ns  (required time - arrival time)
  Source:                 hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.046ns  (PixelClk_int rise@4935.047ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@4935.000ns)
  Data Path Delay:        15.010ns  (logic 0.518ns (3.451%)  route 14.492ns (96.549%))
  Logic Levels:           0  
  Clock Path Skew:        8.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.385ns = ( 4941.432 - 4935.047 ) 
    Source Clock Delay      (SCD):    -2.076ns = ( 4932.925 - 4935.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                   4935.000  4935.000 r  
    L16                                               0.000  4935.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  4935.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  4936.492 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373  4937.865    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533  4929.332 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754  4931.085    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4931.187 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.738  4932.924    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X42Y85         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518  4933.442 r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/Q
                         net (fo=1, routed)          14.492  4947.934    hdmi_vga_i/rgb2vga_0/U0/rgb_pData[8]
    SLICE_X43Y83         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                   4935.047  4935.047 r  
    H16                                               0.000  4935.047 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  4935.047    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883  4935.930 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  4937.092    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  4937.176 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  4938.136    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918  4939.054 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732  4939.786    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4939.876 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.556  4941.432    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X43Y83         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[13]/C
                         clock pessimism              0.000  4941.432    
                         clock uncertainty           -0.239  4941.193    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)       -0.067  4941.126    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[13]
  -------------------------------------------------------------------
                         required time                       4941.126    
                         arrival time                       -4947.935    
  -------------------------------------------------------------------
                         slack                                 -6.808    

Slack (VIOLATED) :        -6.549ns  (required time - arrival time)
  Source:                 hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.046ns  (PixelClk_int rise@4935.047ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@4935.000ns)
  Data Path Delay:        14.751ns  (logic 0.456ns (3.091%)  route 14.295ns (96.909%))
  Logic Levels:           0  
  Clock Path Skew:        8.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.387ns = ( 4941.435 - 4935.047 ) 
    Source Clock Delay      (SCD):    -2.074ns = ( 4932.927 - 4935.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                   4935.000  4935.000 r  
    L16                                               0.000  4935.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  4935.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  4936.492 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373  4937.865    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533  4929.332 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754  4931.085    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4931.187 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.740  4932.927    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.456  4933.383 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/Q
                         net (fo=1, routed)          14.295  4947.678    hdmi_vga_i/rgb2vga_0/U0/rgb_pData[11]
    SLICE_X41Y85         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                   4935.047  4935.047 r  
    H16                                               0.000  4935.047 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  4935.047    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883  4935.930 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  4937.092    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  4937.176 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  4938.136    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918  4939.054 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732  4939.786    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4939.876 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.558  4941.434    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X41Y85         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[19]/C
                         clock pessimism              0.000  4941.434    
                         clock uncertainty           -0.239  4941.195    
    SLICE_X41Y85         FDRE (Setup_fdre_C_D)       -0.067  4941.128    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[19]
  -------------------------------------------------------------------
                         required time                       4941.129    
                         arrival time                       -4947.678    
  -------------------------------------------------------------------
                         slack                                 -6.549    

Slack (VIOLATED) :        -6.480ns  (required time - arrival time)
  Source:                 hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.046ns  (PixelClk_int rise@4935.047ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@4935.000ns)
  Data Path Delay:        14.721ns  (logic 0.518ns (3.519%)  route 14.203ns (96.481%))
  Logic Levels:           0  
  Clock Path Skew:        8.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.384ns = ( 4941.431 - 4935.047 ) 
    Source Clock Delay      (SCD):    -2.080ns = ( 4932.921 - 4935.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                   4935.000  4935.000 r  
    L16                                               0.000  4935.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  4935.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  4936.492 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373  4937.865    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533  4929.332 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754  4931.085    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4931.187 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.734  4932.920    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X38Y84         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.518  4933.438 r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/Q
                         net (fo=1, routed)          14.203  4947.642    hdmi_vga_i/rgb2vga_0/U0/rgb_pData[1]
    SLICE_X42Y82         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                   4935.047  4935.047 r  
    H16                                               0.000  4935.047 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  4935.047    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883  4935.930 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  4937.092    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  4937.176 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  4938.136    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918  4939.054 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732  4939.786    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4939.876 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.555  4941.431    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X42Y82         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[3]/C
                         clock pessimism              0.000  4941.431    
                         clock uncertainty           -0.239  4941.192    
    SLICE_X42Y82         FDRE (Setup_fdre_C_D)       -0.031  4941.162    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[3]
  -------------------------------------------------------------------
                         required time                       4941.162    
                         arrival time                       -4947.642    
  -------------------------------------------------------------------
                         slack                                 -6.480    

Slack (VIOLATED) :        -6.438ns  (required time - arrival time)
  Source:                 hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.046ns  (PixelClk_int rise@4935.047ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@4935.000ns)
  Data Path Delay:        14.626ns  (logic 0.456ns (3.118%)  route 14.170ns (96.882%))
  Logic Levels:           0  
  Clock Path Skew:        8.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.386ns = ( 4941.434 - 4935.047 ) 
    Source Clock Delay      (SCD):    -2.075ns = ( 4932.926 - 4935.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                   4935.000  4935.000 r  
    L16                                               0.000  4935.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  4935.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  4936.492 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373  4937.865    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533  4929.332 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754  4931.085    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4931.187 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.739  4932.925    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y87         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456  4933.381 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/Q
                         net (fo=1, routed)          14.170  4947.551    hdmi_vga_i/rgb2vga_0/U0/rgb_pData[14]
    SLICE_X41Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                   4935.047  4935.047 r  
    H16                                               0.000  4935.047 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  4935.047    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883  4935.930 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  4937.092    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  4937.176 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  4938.136    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918  4939.054 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732  4939.786    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4939.876 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.557  4941.433    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X41Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[22]/C
                         clock pessimism              0.000  4941.433    
                         clock uncertainty           -0.239  4941.194    
    SLICE_X41Y84         FDRE (Setup_fdre_C_D)       -0.081  4941.113    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[22]
  -------------------------------------------------------------------
                         required time                       4941.114    
                         arrival time                       -4947.552    
  -------------------------------------------------------------------
                         slack                                 -6.438    

Slack (VIOLATED) :        -6.384ns  (required time - arrival time)
  Source:                 hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.046ns  (PixelClk_int rise@4935.047ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@4935.000ns)
  Data Path Delay:        14.608ns  (logic 0.456ns (3.122%)  route 14.152ns (96.878%))
  Logic Levels:           0  
  Clock Path Skew:        8.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.386ns = ( 4941.434 - 4935.047 ) 
    Source Clock Delay      (SCD):    -2.075ns = ( 4932.926 - 4935.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                   4935.000  4935.000 r  
    L16                                               0.000  4935.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  4935.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  4936.492 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373  4937.865    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533  4929.332 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754  4931.085    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4931.187 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.739  4932.925    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y87         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456  4933.381 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/Q
                         net (fo=1, routed)          14.152  4947.533    hdmi_vga_i/rgb2vga_0/U0/rgb_pData[15]
    SLICE_X42Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                   4935.047  4935.047 r  
    H16                                               0.000  4935.047 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  4935.047    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883  4935.930 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  4937.092    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  4937.176 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  4938.136    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918  4939.054 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732  4939.786    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4939.876 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.557  4941.433    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X42Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[23]/C
                         clock pessimism              0.000  4941.433    
                         clock uncertainty           -0.239  4941.194    
    SLICE_X42Y84         FDRE (Setup_fdre_C_D)       -0.045  4941.149    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[23]
  -------------------------------------------------------------------
                         required time                       4941.149    
                         arrival time                       -4947.534    
  -------------------------------------------------------------------
                         slack                                 -6.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.255ns  (logic 0.418ns (4.076%)  route 9.837ns (95.924%))
  Logic Levels:           0  
  Clock Path Skew:        8.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.042ns
    Source Clock Delay      (SCD):    -1.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     2.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -4.989 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.395    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.304 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.559    -1.745    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X38Y84         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.418    -1.327 r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/Q
                         net (fo=1, routed)           9.837     8.510    hdmi_vga_i/rgb2vga_0/U0/rgb_pData[2]
    SLICE_X40Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.733     7.042    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X40Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[4]/C
                         clock pessimism              0.000     7.042    
                         clock uncertainty            0.239     7.281    
    SLICE_X40Y84         FDRE (Hold_fdre_C_D)         0.192     7.473    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.473    
                         arrival time                           8.510    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.330ns  (arrival time - required time)
  Source:                 hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.597ns  (logic 0.367ns (3.463%)  route 10.230ns (96.537%))
  Logic Levels:           0  
  Clock Path Skew:        8.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.042ns
    Source Clock Delay      (SCD):    -1.743ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     2.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -4.989 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.395    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.304 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.561    -1.743    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.367    -1.376 r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/Q
                         net (fo=1, routed)          10.230     8.854    hdmi_vga_i/rgb2vga_0/U0/rgb_pData[6]
    SLICE_X42Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.733     7.042    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X42Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[11]/C
                         clock pessimism              0.000     7.042    
                         clock uncertainty            0.239     7.281    
    SLICE_X42Y84         FDRE (Hold_fdre_C_D)         0.243     7.524    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[11]
  -------------------------------------------------------------------
                         required time                         -7.524    
                         arrival time                           8.854    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.562ns  (arrival time - required time)
  Source:                 hdmi_vga_i/vp_0/inst/r_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.563ns  (logic 0.467ns (4.421%)  route 10.096ns (95.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        8.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.041ns
    Source Clock Delay      (SCD):    -1.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     2.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -4.989 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.395    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.304 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.563    -1.741    hdmi_vga_i/vp_0/inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.367    -1.374 f  hdmi_vga_i/vp_0/inst/r_de_reg/Q
                         net (fo=1, routed)           5.916     4.542    hdmi_vga_i/rgb2vga_0/U0/rgb_pVDE
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.100     4.642 r  hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1/O
                         net (fo=16, routed)          4.181     8.822    hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.732     7.041    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X43Y83         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[13]/C
                         clock pessimism              0.000     7.041    
                         clock uncertainty            0.239     7.280    
    SLICE_X43Y83         FDRE (Hold_fdre_C_R)        -0.020     7.260    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[13]
  -------------------------------------------------------------------
                         required time                         -7.260    
                         arrival time                           8.822    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.562ns  (arrival time - required time)
  Source:                 hdmi_vga_i/vp_0/inst/r_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.563ns  (logic 0.467ns (4.421%)  route 10.096ns (95.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        8.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.041ns
    Source Clock Delay      (SCD):    -1.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     2.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -4.989 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.395    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.304 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.563    -1.741    hdmi_vga_i/vp_0/inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.367    -1.374 f  hdmi_vga_i/vp_0/inst/r_de_reg/Q
                         net (fo=1, routed)           5.916     4.542    hdmi_vga_i/rgb2vga_0/U0/rgb_pVDE
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.100     4.642 r  hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1/O
                         net (fo=16, routed)          4.181     8.822    hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.732     7.041    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X43Y83         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[14]/C
                         clock pessimism              0.000     7.041    
                         clock uncertainty            0.239     7.280    
    SLICE_X43Y83         FDRE (Hold_fdre_C_R)        -0.020     7.260    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[14]
  -------------------------------------------------------------------
                         required time                         -7.260    
                         arrival time                           8.822    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.562ns  (arrival time - required time)
  Source:                 hdmi_vga_i/vp_0/inst/r_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.563ns  (logic 0.467ns (4.421%)  route 10.096ns (95.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        8.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.041ns
    Source Clock Delay      (SCD):    -1.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     2.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -4.989 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.395    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.304 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.563    -1.741    hdmi_vga_i/vp_0/inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.367    -1.374 f  hdmi_vga_i/vp_0/inst/r_de_reg/Q
                         net (fo=1, routed)           5.916     4.542    hdmi_vga_i/rgb2vga_0/U0/rgb_pVDE
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.100     4.642 r  hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1/O
                         net (fo=16, routed)          4.181     8.822    hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.732     7.041    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X43Y83         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[15]/C
                         clock pessimism              0.000     7.041    
                         clock uncertainty            0.239     7.280    
    SLICE_X43Y83         FDRE (Hold_fdre_C_R)        -0.020     7.260    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[15]
  -------------------------------------------------------------------
                         required time                         -7.260    
                         arrival time                           8.822    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.604ns  (arrival time - required time)
  Source:                 hdmi_vga_i/vp_0/inst/r_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.606ns  (logic 0.467ns (4.403%)  route 10.139ns (95.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        8.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.042ns
    Source Clock Delay      (SCD):    -1.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     2.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -4.989 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.395    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.304 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.563    -1.741    hdmi_vga_i/vp_0/inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.367    -1.374 f  hdmi_vga_i/vp_0/inst/r_de_reg/Q
                         net (fo=1, routed)           5.916     4.542    hdmi_vga_i/rgb2vga_0/U0/rgb_pVDE
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.100     4.642 r  hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1/O
                         net (fo=16, routed)          4.223     8.865    hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0
    SLICE_X41Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.733     7.042    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X41Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[12]/C
                         clock pessimism              0.000     7.042    
                         clock uncertainty            0.239     7.281    
    SLICE_X41Y84         FDRE (Hold_fdre_C_R)        -0.020     7.261    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[12]
  -------------------------------------------------------------------
                         required time                         -7.261    
                         arrival time                           8.865    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.604ns  (arrival time - required time)
  Source:                 hdmi_vga_i/vp_0/inst/r_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.606ns  (logic 0.467ns (4.403%)  route 10.139ns (95.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        8.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.042ns
    Source Clock Delay      (SCD):    -1.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     2.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -4.989 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.395    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.304 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.563    -1.741    hdmi_vga_i/vp_0/inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.367    -1.374 f  hdmi_vga_i/vp_0/inst/r_de_reg/Q
                         net (fo=1, routed)           5.916     4.542    hdmi_vga_i/rgb2vga_0/U0/rgb_pVDE
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.100     4.642 r  hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1/O
                         net (fo=16, routed)          4.223     8.865    hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0
    SLICE_X41Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.733     7.042    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X41Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[22]/C
                         clock pessimism              0.000     7.042    
                         clock uncertainty            0.239     7.281    
    SLICE_X41Y84         FDRE (Hold_fdre_C_R)        -0.020     7.261    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[22]
  -------------------------------------------------------------------
                         required time                         -7.261    
                         arrival time                           8.865    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.604ns  (arrival time - required time)
  Source:                 hdmi_vga_i/vp_0/inst/r_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.606ns  (logic 0.467ns (4.403%)  route 10.139ns (95.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        8.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.042ns
    Source Clock Delay      (SCD):    -1.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     2.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -4.989 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.395    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.304 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.563    -1.741    hdmi_vga_i/vp_0/inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.367    -1.374 f  hdmi_vga_i/vp_0/inst/r_de_reg/Q
                         net (fo=1, routed)           5.916     4.542    hdmi_vga_i/rgb2vga_0/U0/rgb_pVDE
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.100     4.642 r  hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1/O
                         net (fo=16, routed)          4.223     8.865    hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0
    SLICE_X41Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.733     7.042    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X41Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[5]/C
                         clock pessimism              0.000     7.042    
                         clock uncertainty            0.239     7.281    
    SLICE_X41Y84         FDRE (Hold_fdre_C_R)        -0.020     7.261    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.261    
                         arrival time                           8.865    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.608ns  (arrival time - required time)
  Source:                 hdmi_vga_i/vp_0/inst/r_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.610ns  (logic 0.467ns (4.401%)  route 10.143ns (95.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        8.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.042ns
    Source Clock Delay      (SCD):    -1.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     2.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -4.989 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.395    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.304 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.563    -1.741    hdmi_vga_i/vp_0/inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.367    -1.374 f  hdmi_vga_i/vp_0/inst/r_de_reg/Q
                         net (fo=1, routed)           5.916     4.542    hdmi_vga_i/rgb2vga_0/U0/rgb_pVDE
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.100     4.642 r  hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1/O
                         net (fo=16, routed)          4.228     8.869    hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0
    SLICE_X40Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.733     7.042    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X40Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[4]/C
                         clock pessimism              0.000     7.042    
                         clock uncertainty            0.239     7.281    
    SLICE_X40Y84         FDRE (Hold_fdre_C_R)        -0.020     7.261    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.261    
                         arrival time                           8.869    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.656ns  (arrival time - required time)
  Source:                 hdmi_vga_i/vp_0/inst/r_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.714ns  (logic 0.467ns (4.359%)  route 10.247ns (95.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        8.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.042ns
    Source Clock Delay      (SCD):    -1.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     2.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -4.989 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.395    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.304 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.563    -1.741    hdmi_vga_i/vp_0/inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.367    -1.374 f  hdmi_vga_i/vp_0/inst/r_de_reg/Q
                         net (fo=1, routed)           5.916     4.542    hdmi_vga_i/rgb2vga_0/U0/rgb_pVDE
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.100     4.642 r  hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1/O
                         net (fo=16, routed)          4.332     8.973    hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.733     7.042    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X42Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[11]/C
                         clock pessimism              0.000     7.042    
                         clock uncertainty            0.239     7.281    
    SLICE_X42Y84         FDRE (Hold_fdre_C_R)         0.036     7.317    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[11]
  -------------------------------------------------------------------
                         required time                         -7.317    
                         arrival time                           8.973    
  -------------------------------------------------------------------
                         slack                                  1.656    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hdmi_vga_clk_wiz_0_0
  To Clock:  PixelClk_int

Setup :           34  Failing Endpoints,  Worst Slack       -7.891ns,  Total Violation     -184.758ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.891ns  (required time - arrival time)
  Source:                 hdmi_vga_i/vp_0/inst/r_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/vga_pVSync_reg/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.046ns  (PixelClk_int rise@4935.047ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@4935.000ns)
  Data Path Delay:        16.117ns  (logic 0.456ns (2.829%)  route 15.661ns (97.171%))
  Logic Levels:           0  
  Clock Path Skew:        8.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.381ns = ( 4941.428 - 4935.047 ) 
    Source Clock Delay      (SCD):    -2.083ns = ( 4932.918 - 4935.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                   4935.000  4935.000 r  
    L16                                               0.000  4935.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  4935.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  4936.492 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373  4937.865    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533  4929.332 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754  4931.085    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4931.187 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.731  4932.917    hdmi_vga_i/vp_0/inst/clk
    SLICE_X43Y69         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.456  4933.374 r  hdmi_vga_i/vp_0/inst/r_vsync_reg/Q
                         net (fo=1, routed)          15.661  4949.035    hdmi_vga_i/rgb2vga_0/U0/rgb_pVSync
    SLICE_X42Y69         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/vga_pVSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                   4935.047  4935.047 r  
    H16                                               0.000  4935.047 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  4935.047    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883  4935.930 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  4937.092    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  4937.176 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  4938.136    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918  4939.054 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732  4939.786    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4939.876 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.552  4941.428    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X42Y69         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/vga_pVSync_reg/C
                         clock pessimism              0.000  4941.428    
                         clock uncertainty           -0.239  4941.189    
    SLICE_X42Y69         FDRE (Setup_fdre_C_D)       -0.045  4941.144    hdmi_vga_i/rgb2vga_0/U0/vga_pVSync_reg
  -------------------------------------------------------------------
                         required time                       4941.144    
                         arrival time                       -4949.036    
  -------------------------------------------------------------------
                         slack                                 -7.891    

Slack (VIOLATED) :        -7.389ns  (required time - arrival time)
  Source:                 hdmi_vga_i/vp_0/inst/r_hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/vga_pHSync_reg/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.046ns  (PixelClk_int rise@4935.047ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@4935.000ns)
  Data Path Delay:        15.642ns  (logic 0.518ns (3.312%)  route 15.124ns (96.688%))
  Logic Levels:           0  
  Clock Path Skew:        8.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.392ns = ( 4941.439 - 4935.047 ) 
    Source Clock Delay      (SCD):    -2.085ns = ( 4932.916 - 4935.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                   4935.000  4935.000 r  
    L16                                               0.000  4935.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  4935.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  4936.492 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373  4937.865    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533  4929.332 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754  4931.085    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4931.187 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.729  4932.916    hdmi_vga_i/vp_0/inst/clk
    SLICE_X42Y71         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.518  4933.434 r  hdmi_vga_i/vp_0/inst/r_hsync_reg/Q
                         net (fo=1, routed)          15.124  4948.558    hdmi_vga_i/rgb2vga_0/U0/rgb_pHSync
    SLICE_X42Y56         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/vga_pHSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                   4935.047  4935.047 r  
    H16                                               0.000  4935.047 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  4935.047    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883  4935.930 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  4937.092    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  4937.176 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  4938.136    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918  4939.054 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732  4939.786    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4939.876 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.563  4941.439    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X42Y56         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/vga_pHSync_reg/C
                         clock pessimism              0.000  4941.439    
                         clock uncertainty           -0.239  4941.200    
    SLICE_X42Y56         FDRE (Setup_fdre_C_D)       -0.031  4941.169    hdmi_vga_i/rgb2vga_0/U0/vga_pHSync_reg
  -------------------------------------------------------------------
                         required time                       4941.169    
                         arrival time                       -4948.558    
  -------------------------------------------------------------------
                         slack                                 -7.389    

Slack (VIOLATED) :        -7.208ns  (required time - arrival time)
  Source:                 hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.046ns  (PixelClk_int rise@4935.047ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@4935.000ns)
  Data Path Delay:        15.395ns  (logic 0.456ns (2.962%)  route 14.939ns (97.038%))
  Logic Levels:           0  
  Clock Path Skew:        8.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.387ns = ( 4941.435 - 4935.047 ) 
    Source Clock Delay      (SCD):    -2.074ns = ( 4932.927 - 4935.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                   4935.000  4935.000 r  
    L16                                               0.000  4935.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  4935.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  4936.492 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373  4937.865    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533  4929.332 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754  4931.085    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4931.187 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.740  4932.927    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.456  4933.383 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/Q
                         net (fo=1, routed)          14.939  4948.322    hdmi_vga_i/rgb2vga_0/U0/rgb_pData[13]
    SLICE_X41Y85         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                   4935.047  4935.047 r  
    H16                                               0.000  4935.047 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  4935.047    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883  4935.930 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  4937.092    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  4937.176 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  4938.136    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918  4939.054 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732  4939.786    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4939.876 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.558  4941.434    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X41Y85         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[21]/C
                         clock pessimism              0.000  4941.434    
                         clock uncertainty           -0.239  4941.195    
    SLICE_X41Y85         FDRE (Setup_fdre_C_D)       -0.081  4941.114    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[21]
  -------------------------------------------------------------------
                         required time                       4941.114    
                         arrival time                       -4948.322    
  -------------------------------------------------------------------
                         slack                                 -7.208    

Slack (VIOLATED) :        -7.090ns  (required time - arrival time)
  Source:                 hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.046ns  (PixelClk_int rise@4935.047ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@4935.000ns)
  Data Path Delay:        15.333ns  (logic 0.456ns (2.974%)  route 14.877ns (97.026%))
  Logic Levels:           0  
  Clock Path Skew:        8.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.386ns = ( 4941.434 - 4935.047 ) 
    Source Clock Delay      (SCD):    -2.078ns = ( 4932.923 - 4935.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                   4935.000  4935.000 r  
    L16                                               0.000  4935.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  4935.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  4936.492 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373  4937.865    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533  4929.332 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754  4931.085    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4931.187 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.736  4932.922    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X43Y84         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.456  4933.378 r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/Q
                         net (fo=1, routed)          14.877  4948.256    hdmi_vga_i/rgb2vga_0/U0/rgb_pData[0]
    SLICE_X42Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                   4935.047  4935.047 r  
    H16                                               0.000  4935.047 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  4935.047    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883  4935.930 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  4937.092    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  4937.176 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  4938.136    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918  4939.054 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732  4939.786    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4939.876 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.557  4941.433    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X42Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[2]/C
                         clock pessimism              0.000  4941.433    
                         clock uncertainty           -0.239  4941.194    
    SLICE_X42Y84         FDRE (Setup_fdre_C_D)       -0.028  4941.166    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[2]
  -------------------------------------------------------------------
                         required time                       4941.166    
                         arrival time                       -4948.256    
  -------------------------------------------------------------------
                         slack                                 -7.090    

Slack (VIOLATED) :        -7.001ns  (required time - arrival time)
  Source:                 hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.046ns  (PixelClk_int rise@4935.047ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@4935.000ns)
  Data Path Delay:        15.214ns  (logic 0.518ns (3.405%)  route 14.696ns (96.595%))
  Logic Levels:           0  
  Clock Path Skew:        8.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.386ns = ( 4941.434 - 4935.047 ) 
    Source Clock Delay      (SCD):    -2.078ns = ( 4932.923 - 4935.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                   4935.000  4935.000 r  
    L16                                               0.000  4935.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  4935.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  4936.492 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373  4937.865    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533  4929.332 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754  4931.085    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4931.187 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.736  4932.922    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X38Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDRE (Prop_fdre_C_Q)         0.518  4933.440 r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/Q
                         net (fo=1, routed)          14.696  4948.136    hdmi_vga_i/rgb2vga_0/U0/rgb_pData[3]
    SLICE_X41Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                   4935.047  4935.047 r  
    H16                                               0.000  4935.047 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  4935.047    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883  4935.930 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  4937.092    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  4937.176 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  4938.136    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918  4939.054 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732  4939.786    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4939.876 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.557  4941.433    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X41Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[5]/C
                         clock pessimism              0.000  4941.433    
                         clock uncertainty           -0.239  4941.194    
    SLICE_X41Y84         FDRE (Setup_fdre_C_D)       -0.058  4941.136    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[5]
  -------------------------------------------------------------------
                         required time                       4941.136    
                         arrival time                       -4948.137    
  -------------------------------------------------------------------
                         slack                                 -7.001    

Slack (VIOLATED) :        -6.808ns  (required time - arrival time)
  Source:                 hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.046ns  (PixelClk_int rise@4935.047ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@4935.000ns)
  Data Path Delay:        15.010ns  (logic 0.518ns (3.451%)  route 14.492ns (96.549%))
  Logic Levels:           0  
  Clock Path Skew:        8.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.385ns = ( 4941.432 - 4935.047 ) 
    Source Clock Delay      (SCD):    -2.076ns = ( 4932.925 - 4935.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                   4935.000  4935.000 r  
    L16                                               0.000  4935.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  4935.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  4936.492 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373  4937.865    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533  4929.332 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754  4931.085    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4931.187 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.738  4932.924    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X42Y85         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518  4933.442 r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/Q
                         net (fo=1, routed)          14.492  4947.934    hdmi_vga_i/rgb2vga_0/U0/rgb_pData[8]
    SLICE_X43Y83         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                   4935.047  4935.047 r  
    H16                                               0.000  4935.047 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  4935.047    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883  4935.930 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  4937.092    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  4937.176 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  4938.136    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918  4939.054 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732  4939.786    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4939.876 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.556  4941.432    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X43Y83         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[13]/C
                         clock pessimism              0.000  4941.432    
                         clock uncertainty           -0.239  4941.193    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)       -0.067  4941.126    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[13]
  -------------------------------------------------------------------
                         required time                       4941.126    
                         arrival time                       -4947.935    
  -------------------------------------------------------------------
                         slack                                 -6.808    

Slack (VIOLATED) :        -6.550ns  (required time - arrival time)
  Source:                 hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.046ns  (PixelClk_int rise@4935.047ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@4935.000ns)
  Data Path Delay:        14.751ns  (logic 0.456ns (3.091%)  route 14.295ns (96.909%))
  Logic Levels:           0  
  Clock Path Skew:        8.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.387ns = ( 4941.435 - 4935.047 ) 
    Source Clock Delay      (SCD):    -2.074ns = ( 4932.927 - 4935.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                   4935.000  4935.000 r  
    L16                                               0.000  4935.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  4935.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  4936.492 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373  4937.865    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533  4929.332 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754  4931.085    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4931.187 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.740  4932.927    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.456  4933.383 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/Q
                         net (fo=1, routed)          14.295  4947.678    hdmi_vga_i/rgb2vga_0/U0/rgb_pData[11]
    SLICE_X41Y85         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                   4935.047  4935.047 r  
    H16                                               0.000  4935.047 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  4935.047    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883  4935.930 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  4937.092    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  4937.176 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  4938.136    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918  4939.054 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732  4939.786    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4939.876 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.558  4941.434    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X41Y85         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[19]/C
                         clock pessimism              0.000  4941.434    
                         clock uncertainty           -0.239  4941.195    
    SLICE_X41Y85         FDRE (Setup_fdre_C_D)       -0.067  4941.128    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[19]
  -------------------------------------------------------------------
                         required time                       4941.128    
                         arrival time                       -4947.678    
  -------------------------------------------------------------------
                         slack                                 -6.550    

Slack (VIOLATED) :        -6.481ns  (required time - arrival time)
  Source:                 hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.046ns  (PixelClk_int rise@4935.047ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@4935.000ns)
  Data Path Delay:        14.721ns  (logic 0.518ns (3.519%)  route 14.203ns (96.481%))
  Logic Levels:           0  
  Clock Path Skew:        8.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.384ns = ( 4941.431 - 4935.047 ) 
    Source Clock Delay      (SCD):    -2.080ns = ( 4932.921 - 4935.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                   4935.000  4935.000 r  
    L16                                               0.000  4935.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  4935.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  4936.492 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373  4937.865    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533  4929.332 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754  4931.085    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4931.187 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.734  4932.920    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X38Y84         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.518  4933.438 r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/Q
                         net (fo=1, routed)          14.203  4947.642    hdmi_vga_i/rgb2vga_0/U0/rgb_pData[1]
    SLICE_X42Y82         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                   4935.047  4935.047 r  
    H16                                               0.000  4935.047 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  4935.047    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883  4935.930 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  4937.092    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  4937.176 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  4938.136    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918  4939.054 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732  4939.786    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4939.876 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.555  4941.431    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X42Y82         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[3]/C
                         clock pessimism              0.000  4941.431    
                         clock uncertainty           -0.239  4941.192    
    SLICE_X42Y82         FDRE (Setup_fdre_C_D)       -0.031  4941.161    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[3]
  -------------------------------------------------------------------
                         required time                       4941.161    
                         arrival time                       -4947.642    
  -------------------------------------------------------------------
                         slack                                 -6.481    

Slack (VIOLATED) :        -6.438ns  (required time - arrival time)
  Source:                 hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.046ns  (PixelClk_int rise@4935.047ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@4935.000ns)
  Data Path Delay:        14.626ns  (logic 0.456ns (3.118%)  route 14.170ns (96.882%))
  Logic Levels:           0  
  Clock Path Skew:        8.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.386ns = ( 4941.434 - 4935.047 ) 
    Source Clock Delay      (SCD):    -2.075ns = ( 4932.926 - 4935.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                   4935.000  4935.000 r  
    L16                                               0.000  4935.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  4935.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  4936.492 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373  4937.865    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533  4929.332 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754  4931.085    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4931.187 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.739  4932.925    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y87         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456  4933.381 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/Q
                         net (fo=1, routed)          14.170  4947.551    hdmi_vga_i/rgb2vga_0/U0/rgb_pData[14]
    SLICE_X41Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                   4935.047  4935.047 r  
    H16                                               0.000  4935.047 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  4935.047    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883  4935.930 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  4937.092    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  4937.176 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  4938.136    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918  4939.054 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732  4939.786    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4939.876 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.557  4941.433    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X41Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[22]/C
                         clock pessimism              0.000  4941.433    
                         clock uncertainty           -0.239  4941.194    
    SLICE_X41Y84         FDRE (Setup_fdre_C_D)       -0.081  4941.113    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[22]
  -------------------------------------------------------------------
                         required time                       4941.113    
                         arrival time                       -4947.552    
  -------------------------------------------------------------------
                         slack                                 -6.438    

Slack (VIOLATED) :        -6.385ns  (required time - arrival time)
  Source:                 hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.046ns  (PixelClk_int rise@4935.047ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@4935.000ns)
  Data Path Delay:        14.608ns  (logic 0.456ns (3.122%)  route 14.152ns (96.878%))
  Logic Levels:           0  
  Clock Path Skew:        8.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.386ns = ( 4941.434 - 4935.047 ) 
    Source Clock Delay      (SCD):    -2.075ns = ( 4932.926 - 4935.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                   4935.000  4935.000 r  
    L16                                               0.000  4935.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  4935.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491  4936.492 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373  4937.865    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533  4929.332 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754  4931.085    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4931.187 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.739  4932.925    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y87         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y87         FDRE (Prop_fdre_C_Q)         0.456  4933.381 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/Q
                         net (fo=1, routed)          14.152  4947.533    hdmi_vga_i/rgb2vga_0/U0/rgb_pData[15]
    SLICE_X42Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                   4935.047  4935.047 r  
    H16                                               0.000  4935.047 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000  4935.047    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883  4935.930 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162  4937.092    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084  4937.176 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960  4938.136    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918  4939.054 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732  4939.786    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4939.876 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.557  4941.433    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X42Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[23]/C
                         clock pessimism              0.000  4941.433    
                         clock uncertainty           -0.239  4941.194    
    SLICE_X42Y84         FDRE (Setup_fdre_C_D)       -0.045  4941.149    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[23]
  -------------------------------------------------------------------
                         required time                       4941.149    
                         arrival time                       -4947.534    
  -------------------------------------------------------------------
                         slack                                 -6.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.255ns  (logic 0.418ns (4.076%)  route 9.837ns (95.924%))
  Logic Levels:           0  
  Clock Path Skew:        8.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.042ns
    Source Clock Delay      (SCD):    -1.745ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     2.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -4.989 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.395    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.304 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.559    -1.745    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X38Y84         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.418    -1.327 r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/Q
                         net (fo=1, routed)           9.837     8.510    hdmi_vga_i/rgb2vga_0/U0/rgb_pData[2]
    SLICE_X40Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.733     7.042    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X40Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[4]/C
                         clock pessimism              0.000     7.042    
                         clock uncertainty            0.239     7.281    
    SLICE_X40Y84         FDRE (Hold_fdre_C_D)         0.192     7.473    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.473    
                         arrival time                           8.510    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.330ns  (arrival time - required time)
  Source:                 hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.597ns  (logic 0.367ns (3.463%)  route 10.230ns (96.537%))
  Logic Levels:           0  
  Clock Path Skew:        8.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.042ns
    Source Clock Delay      (SCD):    -1.743ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     2.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -4.989 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.395    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.304 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.561    -1.743    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.367    -1.376 r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/Q
                         net (fo=1, routed)          10.230     8.854    hdmi_vga_i/rgb2vga_0/U0/rgb_pData[6]
    SLICE_X42Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.733     7.042    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X42Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[11]/C
                         clock pessimism              0.000     7.042    
                         clock uncertainty            0.239     7.281    
    SLICE_X42Y84         FDRE (Hold_fdre_C_D)         0.243     7.524    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[11]
  -------------------------------------------------------------------
                         required time                         -7.524    
                         arrival time                           8.854    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.562ns  (arrival time - required time)
  Source:                 hdmi_vga_i/vp_0/inst/r_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.563ns  (logic 0.467ns (4.421%)  route 10.096ns (95.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        8.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.041ns
    Source Clock Delay      (SCD):    -1.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     2.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -4.989 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.395    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.304 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.563    -1.741    hdmi_vga_i/vp_0/inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.367    -1.374 f  hdmi_vga_i/vp_0/inst/r_de_reg/Q
                         net (fo=1, routed)           5.916     4.542    hdmi_vga_i/rgb2vga_0/U0/rgb_pVDE
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.100     4.642 r  hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1/O
                         net (fo=16, routed)          4.181     8.822    hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.732     7.041    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X43Y83         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[13]/C
                         clock pessimism              0.000     7.041    
                         clock uncertainty            0.239     7.280    
    SLICE_X43Y83         FDRE (Hold_fdre_C_R)        -0.020     7.260    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[13]
  -------------------------------------------------------------------
                         required time                         -7.260    
                         arrival time                           8.822    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.562ns  (arrival time - required time)
  Source:                 hdmi_vga_i/vp_0/inst/r_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.563ns  (logic 0.467ns (4.421%)  route 10.096ns (95.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        8.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.041ns
    Source Clock Delay      (SCD):    -1.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     2.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -4.989 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.395    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.304 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.563    -1.741    hdmi_vga_i/vp_0/inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.367    -1.374 f  hdmi_vga_i/vp_0/inst/r_de_reg/Q
                         net (fo=1, routed)           5.916     4.542    hdmi_vga_i/rgb2vga_0/U0/rgb_pVDE
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.100     4.642 r  hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1/O
                         net (fo=16, routed)          4.181     8.822    hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.732     7.041    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X43Y83         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[14]/C
                         clock pessimism              0.000     7.041    
                         clock uncertainty            0.239     7.280    
    SLICE_X43Y83         FDRE (Hold_fdre_C_R)        -0.020     7.260    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[14]
  -------------------------------------------------------------------
                         required time                         -7.260    
                         arrival time                           8.822    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.562ns  (arrival time - required time)
  Source:                 hdmi_vga_i/vp_0/inst/r_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.563ns  (logic 0.467ns (4.421%)  route 10.096ns (95.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        8.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.041ns
    Source Clock Delay      (SCD):    -1.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     2.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -4.989 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.395    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.304 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.563    -1.741    hdmi_vga_i/vp_0/inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.367    -1.374 f  hdmi_vga_i/vp_0/inst/r_de_reg/Q
                         net (fo=1, routed)           5.916     4.542    hdmi_vga_i/rgb2vga_0/U0/rgb_pVDE
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.100     4.642 r  hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1/O
                         net (fo=16, routed)          4.181     8.822    hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.732     7.041    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X43Y83         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[15]/C
                         clock pessimism              0.000     7.041    
                         clock uncertainty            0.239     7.280    
    SLICE_X43Y83         FDRE (Hold_fdre_C_R)        -0.020     7.260    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[15]
  -------------------------------------------------------------------
                         required time                         -7.260    
                         arrival time                           8.822    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.603ns  (arrival time - required time)
  Source:                 hdmi_vga_i/vp_0/inst/r_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.606ns  (logic 0.467ns (4.403%)  route 10.139ns (95.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        8.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.042ns
    Source Clock Delay      (SCD):    -1.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     2.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -4.989 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.395    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.304 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.563    -1.741    hdmi_vga_i/vp_0/inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.367    -1.374 f  hdmi_vga_i/vp_0/inst/r_de_reg/Q
                         net (fo=1, routed)           5.916     4.542    hdmi_vga_i/rgb2vga_0/U0/rgb_pVDE
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.100     4.642 r  hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1/O
                         net (fo=16, routed)          4.223     8.865    hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0
    SLICE_X41Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.733     7.042    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X41Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[12]/C
                         clock pessimism              0.000     7.042    
                         clock uncertainty            0.239     7.281    
    SLICE_X41Y84         FDRE (Hold_fdre_C_R)        -0.020     7.261    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[12]
  -------------------------------------------------------------------
                         required time                         -7.261    
                         arrival time                           8.865    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.603ns  (arrival time - required time)
  Source:                 hdmi_vga_i/vp_0/inst/r_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.606ns  (logic 0.467ns (4.403%)  route 10.139ns (95.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        8.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.042ns
    Source Clock Delay      (SCD):    -1.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     2.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -4.989 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.395    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.304 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.563    -1.741    hdmi_vga_i/vp_0/inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.367    -1.374 f  hdmi_vga_i/vp_0/inst/r_de_reg/Q
                         net (fo=1, routed)           5.916     4.542    hdmi_vga_i/rgb2vga_0/U0/rgb_pVDE
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.100     4.642 r  hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1/O
                         net (fo=16, routed)          4.223     8.865    hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0
    SLICE_X41Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.733     7.042    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X41Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[22]/C
                         clock pessimism              0.000     7.042    
                         clock uncertainty            0.239     7.281    
    SLICE_X41Y84         FDRE (Hold_fdre_C_R)        -0.020     7.261    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[22]
  -------------------------------------------------------------------
                         required time                         -7.261    
                         arrival time                           8.865    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.603ns  (arrival time - required time)
  Source:                 hdmi_vga_i/vp_0/inst/r_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.606ns  (logic 0.467ns (4.403%)  route 10.139ns (95.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        8.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.042ns
    Source Clock Delay      (SCD):    -1.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     2.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -4.989 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.395    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.304 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.563    -1.741    hdmi_vga_i/vp_0/inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.367    -1.374 f  hdmi_vga_i/vp_0/inst/r_de_reg/Q
                         net (fo=1, routed)           5.916     4.542    hdmi_vga_i/rgb2vga_0/U0/rgb_pVDE
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.100     4.642 r  hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1/O
                         net (fo=16, routed)          4.223     8.865    hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0
    SLICE_X41Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.733     7.042    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X41Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[5]/C
                         clock pessimism              0.000     7.042    
                         clock uncertainty            0.239     7.281    
    SLICE_X41Y84         FDRE (Hold_fdre_C_R)        -0.020     7.261    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.261    
                         arrival time                           8.865    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.608ns  (arrival time - required time)
  Source:                 hdmi_vga_i/vp_0/inst/r_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.610ns  (logic 0.467ns (4.401%)  route 10.143ns (95.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        8.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.042ns
    Source Clock Delay      (SCD):    -1.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     2.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -4.989 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.395    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.304 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.563    -1.741    hdmi_vga_i/vp_0/inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.367    -1.374 f  hdmi_vga_i/vp_0/inst/r_de_reg/Q
                         net (fo=1, routed)           5.916     4.542    hdmi_vga_i/rgb2vga_0/U0/rgb_pVDE
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.100     4.642 r  hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1/O
                         net (fo=16, routed)          4.228     8.869    hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0
    SLICE_X40Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.733     7.042    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X40Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[4]/C
                         clock pessimism              0.000     7.042    
                         clock uncertainty            0.239     7.281    
    SLICE_X40Y84         FDRE (Hold_fdre_C_R)        -0.020     7.261    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.261    
                         arrival time                           8.869    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.656ns  (arrival time - required time)
  Source:                 hdmi_vga_i/vp_0/inst/r_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.714ns  (logic 0.467ns (4.359%)  route 10.247ns (95.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        8.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.042ns
    Source Clock Delay      (SCD):    -1.741ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     2.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -4.989 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.395    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.304 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.563    -1.741    hdmi_vga_i/vp_0/inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.367    -1.374 f  hdmi_vga_i/vp_0/inst/r_de_reg/Q
                         net (fo=1, routed)           5.916     4.542    hdmi_vga_i/rgb2vga_0/U0/rgb_pVDE
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.100     4.642 r  hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1/O
                         net (fo=16, routed)          4.332     8.973    hdmi_vga_i/rgb2vga_0/U0/int_pData[23]_i_1_n_0
    SLICE_X42Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.733     7.042    hdmi_vga_i/rgb2vga_0/U0/PixelClk
    SLICE_X42Y84         FDRE                                         r  hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[11]/C
                         clock pessimism              0.000     7.042    
                         clock uncertainty            0.239     7.281    
    SLICE_X42Y84         FDRE (Hold_fdre_C_R)         0.036     7.317    hdmi_vga_i/rgb2vga_0/U0/int_pData_reg[11]
  -------------------------------------------------------------------
                         required time                         -7.317    
                         arrival time                           8.973    
  -------------------------------------------------------------------
                         slack                                  1.656    





---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_int
  To Clock:  clk_out1_hdmi_vga_clk_wiz_0_0_1

Setup :           19  Failing Endpoints,  Worst Slack      -11.388ns,  Total Violation     -208.364ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.536ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.388ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@250.000ns - PixelClk_int rise@249.993ns)
  Data Path Delay:        2.402ns  (logic 0.704ns (29.313%)  route 1.698ns (70.687%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -8.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 248.257 - 250.000 ) 
    Source Clock Delay      (SCD):    7.042ns = ( 257.035 - 249.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                    249.993   249.993 r  
    H16                                               0.000   249.993 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000   249.993    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926   250.919 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285   252.204    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089   252.293 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063   253.356    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031   254.387 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814   255.201    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   255.302 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.733   257.035    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X39Y85         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.456   257.491 f  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[6]/Q
                         net (fo=15, routed)          1.125   258.616    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X40Y86         LUT6 (Prop_lut6_I4_O)        0.124   258.740 r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_2/O
                         net (fo=1, routed)           0.573   259.313    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_2_n_0
    SLICE_X41Y86         LUT5 (Prop_lut5_I0_O)        0.124   259.437 r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1/O
                         net (fo=1, routed)           0.000   259.437    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1_n_0
    SLICE_X41Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                    250.000   250.000 r  
    L16                                               0.000   250.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   250.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   251.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   252.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650   245.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   246.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.561   248.257    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
                         clock pessimism              0.000   248.257    
                         clock uncertainty           -0.239   248.018    
    SLICE_X41Y86         FDRE (Setup_fdre_C_D)        0.031   248.049    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]
  -------------------------------------------------------------------
                         required time                        248.049    
                         arrival time                        -259.437    
  -------------------------------------------------------------------
                         slack                                -11.388    

Slack (VIOLATED) :        -11.251ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@250.000ns - PixelClk_int rise@249.993ns)
  Data Path Delay:        2.262ns  (logic 0.766ns (33.859%)  route 1.496ns (66.141%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -8.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 248.257 - 250.000 ) 
    Source Clock Delay      (SCD):    7.045ns = ( 257.038 - 249.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                    249.993   249.993 r  
    H16                                               0.000   249.993 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000   249.993    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926   250.919 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285   252.204    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089   252.293 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063   253.356    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031   254.387 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814   255.201    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   255.302 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.736   257.038    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X42Y87         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518   257.556 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[17]/Q
                         net (fo=13, routed)          0.878   258.434    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.124   258.558 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_2/O
                         net (fo=1, routed)           0.619   259.177    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_2_n_0
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.124   259.301 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1/O
                         net (fo=1, routed)           0.000   259.301    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1_n_0
    SLICE_X43Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                    250.000   250.000 r  
    L16                                               0.000   250.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   250.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   251.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   252.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650   245.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   246.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.561   248.257    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X43Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
                         clock pessimism              0.000   248.257    
                         clock uncertainty           -0.239   248.018    
    SLICE_X43Y86         FDRE (Setup_fdre_C_D)        0.031   248.049    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]
  -------------------------------------------------------------------
                         required time                        248.049    
                         arrival time                        -259.301    
  -------------------------------------------------------------------
                         slack                                -11.251    

Slack (VIOLATED) :        -11.204ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@250.000ns - PixelClk_int rise@249.993ns)
  Data Path Delay:        2.218ns  (logic 0.766ns (34.536%)  route 1.452ns (65.464%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -8.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.741ns = ( 248.259 - 250.000 ) 
    Source Clock Delay      (SCD):    7.045ns = ( 257.038 - 249.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                    249.993   249.993 r  
    H16                                               0.000   249.993 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000   249.993    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926   250.919 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285   252.204    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089   252.293 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063   253.356    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031   254.387 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814   255.201    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   255.302 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.736   257.038    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X42Y87         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518   257.556 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[17]/Q
                         net (fo=13, routed)          1.019   258.575    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X41Y88         LUT6 (Prop_lut6_I5_O)        0.124   258.699 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_2/O
                         net (fo=1, routed)           0.433   259.132    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_2_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I0_O)        0.124   259.256 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_1/O
                         net (fo=1, routed)           0.000   259.256    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_1_n_0
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                    250.000   250.000 r  
    L16                                               0.000   250.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   250.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   251.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   252.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650   245.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   246.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.563   248.259    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
                         clock pessimism              0.000   248.259    
                         clock uncertainty           -0.239   248.020    
    SLICE_X41Y88         FDRE (Setup_fdre_C_D)        0.032   248.052    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]
  -------------------------------------------------------------------
                         required time                        248.052    
                         arrival time                        -259.256    
  -------------------------------------------------------------------
                         slack                                -11.204    

Slack (VIOLATED) :        -11.202ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@250.000ns - PixelClk_int rise@249.993ns)
  Data Path Delay:        2.214ns  (logic 0.704ns (31.801%)  route 1.510ns (68.199%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -8.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 248.257 - 250.000 ) 
    Source Clock Delay      (SCD):    7.044ns = ( 257.037 - 249.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                    249.993   249.993 r  
    H16                                               0.000   249.993 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000   249.993    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926   250.919 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285   252.204    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089   252.293 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063   253.356    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031   254.387 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814   255.201    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   255.302 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.735   257.037    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X40Y85         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456   257.493 f  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[15]/Q
                         net (fo=12, routed)          0.912   258.405    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X43Y85         LUT6 (Prop_lut6_I0_O)        0.124   258.529 r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_2/O
                         net (fo=1, routed)           0.598   259.127    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_2_n_0
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.124   259.251 r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1/O
                         net (fo=1, routed)           0.000   259.251    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1_n_0
    SLICE_X43Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                    250.000   250.000 r  
    L16                                               0.000   250.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   250.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   251.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   252.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650   245.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   246.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.561   248.257    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X43Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
                         clock pessimism              0.000   248.257    
                         clock uncertainty           -0.239   248.018    
    SLICE_X43Y86         FDRE (Setup_fdre_C_D)        0.031   248.049    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]
  -------------------------------------------------------------------
                         required time                        248.049    
                         arrival time                        -259.251    
  -------------------------------------------------------------------
                         slack                                -11.202    

Slack (VIOLATED) :        -11.192ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@250.000ns - PixelClk_int rise@249.993ns)
  Data Path Delay:        2.202ns  (logic 0.766ns (34.790%)  route 1.436ns (65.210%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -8.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.742ns = ( 248.258 - 250.000 ) 
    Source Clock Delay      (SCD):    7.045ns = ( 257.038 - 249.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                    249.993   249.993 r  
    H16                                               0.000   249.993 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000   249.993    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926   250.919 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285   252.204    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089   252.293 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063   253.356    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031   254.387 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814   255.201    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   255.302 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.736   257.038    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X42Y87         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518   257.556 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[17]/Q
                         net (fo=13, routed)          0.852   258.408    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X40Y86         LUT6 (Prop_lut6_I4_O)        0.124   258.532 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_3/O
                         net (fo=2, routed)           0.584   259.116    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_3_n_0
    SLICE_X41Y87         LUT5 (Prop_lut5_I0_O)        0.124   259.240 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_1/O
                         net (fo=1, routed)           0.000   259.240    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_1_n_0
    SLICE_X41Y87         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                    250.000   250.000 r  
    L16                                               0.000   250.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   250.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   251.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   252.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650   245.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   246.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.562   248.258    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y87         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/C
                         clock pessimism              0.000   248.258    
                         clock uncertainty           -0.239   248.019    
    SLICE_X41Y87         FDRE (Setup_fdre_C_D)        0.029   248.048    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]
  -------------------------------------------------------------------
                         required time                        248.048    
                         arrival time                        -259.240    
  -------------------------------------------------------------------
                         slack                                -11.192    

Slack (VIOLATED) :        -11.182ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@250.000ns - PixelClk_int rise@249.993ns)
  Data Path Delay:        2.242ns  (logic 0.704ns (31.395%)  route 1.538ns (68.605%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -8.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 248.257 - 250.000 ) 
    Source Clock Delay      (SCD):    7.044ns = ( 257.037 - 249.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                    249.993   249.993 r  
    H16                                               0.000   249.993 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000   249.993    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926   250.919 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285   252.204    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089   252.293 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063   253.356    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031   254.387 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814   255.201    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   255.302 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.735   257.037    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X40Y85         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456   257.493 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[15]/Q
                         net (fo=12, routed)          0.956   258.450    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X40Y85         LUT6 (Prop_lut6_I0_O)        0.124   258.574 r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_2/O
                         net (fo=1, routed)           0.582   259.156    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_2_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I0_O)        0.124   259.280 r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_1/O
                         net (fo=1, routed)           0.000   259.280    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                    250.000   250.000 r  
    L16                                               0.000   250.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   250.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   251.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   252.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650   245.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   246.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.561   248.257    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X42Y85         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
                         clock pessimism              0.000   248.257    
                         clock uncertainty           -0.239   248.018    
    SLICE_X42Y85         FDRE (Setup_fdre_C_D)        0.079   248.097    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]
  -------------------------------------------------------------------
                         required time                        248.097    
                         arrival time                        -259.280    
  -------------------------------------------------------------------
                         slack                                -11.182    

Slack (VIOLATED) :        -11.181ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@250.000ns - PixelClk_int rise@249.993ns)
  Data Path Delay:        2.191ns  (logic 0.704ns (32.130%)  route 1.487ns (67.870%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -8.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 248.257 - 250.000 ) 
    Source Clock Delay      (SCD):    7.044ns = ( 257.037 - 249.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                    249.993   249.993 r  
    H16                                               0.000   249.993 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000   249.993    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926   250.919 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285   252.204    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089   252.293 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063   253.356    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031   254.387 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814   255.201    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   255.302 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.735   257.037    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X43Y85         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.456   257.493 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[10]/Q
                         net (fo=12, routed)          0.906   258.400    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.124   258.524 r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_2/O
                         net (fo=1, routed)           0.581   259.104    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_2_n_0
    SLICE_X41Y86         LUT5 (Prop_lut5_I0_O)        0.124   259.228 r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1/O
                         net (fo=1, routed)           0.000   259.228    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1_n_0
    SLICE_X41Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                    250.000   250.000 r  
    L16                                               0.000   250.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   250.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   251.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   252.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650   245.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   246.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.561   248.257    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
                         clock pessimism              0.000   248.257    
                         clock uncertainty           -0.239   248.018    
    SLICE_X41Y86         FDRE (Setup_fdre_C_D)        0.029   248.047    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]
  -------------------------------------------------------------------
                         required time                        248.047    
                         arrival time                        -259.228    
  -------------------------------------------------------------------
                         slack                                -11.181    

Slack (VIOLATED) :        -11.178ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@250.000ns - PixelClk_int rise@249.993ns)
  Data Path Delay:        2.191ns  (logic 0.704ns (32.129%)  route 1.487ns (67.871%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -8.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 248.255 - 250.000 ) 
    Source Clock Delay      (SCD):    7.042ns = ( 257.035 - 249.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                    249.993   249.993 r  
    H16                                               0.000   249.993 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000   249.993    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926   250.919 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285   252.204    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089   252.293 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063   253.356    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031   254.387 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814   255.201    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   255.302 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.733   257.035    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X36Y85         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.456   257.491 f  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[7]/Q
                         net (fo=14, routed)          0.894   258.385    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.124   258.509 r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_3/O
                         net (fo=2, routed)           0.593   259.102    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_3_n_0
    SLICE_X36Y84         LUT5 (Prop_lut5_I0_O)        0.124   259.226 r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_1/O
                         net (fo=1, routed)           0.000   259.226    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_1_n_0
    SLICE_X36Y84         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                    250.000   250.000 r  
    L16                                               0.000   250.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   250.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   251.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   252.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650   245.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   246.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.559   248.255    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X36Y84         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/C
                         clock pessimism              0.000   248.255    
                         clock uncertainty           -0.239   248.016    
    SLICE_X36Y84         FDRE (Setup_fdre_C_D)        0.032   248.048    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]
  -------------------------------------------------------------------
                         required time                        248.048    
                         arrival time                        -259.226    
  -------------------------------------------------------------------
                         slack                                -11.178    

Slack (VIOLATED) :        -11.172ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@250.000ns - PixelClk_int rise@249.993ns)
  Data Path Delay:        2.184ns  (logic 0.704ns (32.238%)  route 1.480ns (67.762%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -8.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.742ns = ( 248.258 - 250.000 ) 
    Source Clock Delay      (SCD):    7.046ns = ( 257.039 - 249.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                    249.993   249.993 r  
    H16                                               0.000   249.993 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000   249.993    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926   250.919 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285   252.204    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089   252.293 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063   253.356    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031   254.387 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814   255.201    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   255.302 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.737   257.039    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X40Y88         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456   257.495 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[21]/Q
                         net (fo=14, routed)          0.931   258.426    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X38Y87         LUT6 (Prop_lut6_I3_O)        0.124   258.550 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_4/O
                         net (fo=1, routed)           0.549   259.099    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_4_n_0
    SLICE_X41Y87         LUT5 (Prop_lut5_I4_O)        0.124   259.223 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1/O
                         net (fo=1, routed)           0.000   259.223    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1_n_0
    SLICE_X41Y87         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                    250.000   250.000 r  
    L16                                               0.000   250.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   250.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   251.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   252.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650   245.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   246.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.562   248.258    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y87         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
                         clock pessimism              0.000   248.258    
                         clock uncertainty           -0.239   248.019    
    SLICE_X41Y87         FDRE (Setup_fdre_C_D)        0.032   248.051    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]
  -------------------------------------------------------------------
                         required time                        248.051    
                         arrival time                        -259.223    
  -------------------------------------------------------------------
                         slack                                -11.172    

Slack (VIOLATED) :        -11.056ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@250.000ns - PixelClk_int rise@249.993ns)
  Data Path Delay:        2.069ns  (logic 0.704ns (34.020%)  route 1.365ns (65.980%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -8.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.741ns = ( 248.259 - 250.000 ) 
    Source Clock Delay      (SCD):    7.045ns = ( 257.038 - 249.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                    249.993   249.993 r  
    H16                                               0.000   249.993 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000   249.993    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926   250.919 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285   252.204    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089   252.293 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063   253.356    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031   254.387 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814   255.201    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   255.302 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.736   257.038    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X43Y87         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.456   257.494 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[23]/Q
                         net (fo=12, routed)          0.915   258.409    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X42Y88         LUT6 (Prop_lut6_I0_O)        0.124   258.533 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_3/O
                         net (fo=1, routed)           0.451   258.984    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_3_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I5_O)        0.124   259.108 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1/O
                         net (fo=1, routed)           0.000   259.108    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1_n_0
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                    250.000   250.000 r  
    L16                                               0.000   250.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   250.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   251.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   252.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650   245.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   246.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.563   248.259    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
                         clock pessimism              0.000   248.259    
                         clock uncertainty           -0.239   248.020    
    SLICE_X41Y88         FDRE (Setup_fdre_C_D)        0.031   248.051    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]
  -------------------------------------------------------------------
                         required time                        248.051    
                         arrival time                        -259.108    
  -------------------------------------------------------------------
                         slack                                -11.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.536ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVDE_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/r_de_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        -2.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          0.585     2.427    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X40Y87         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVDE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     2.568 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVDE_reg/Q
                         net (fo=1, routed)           0.116     2.684    hdmi_vga_i/vp_0/inst/de_in
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_de_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.858    -0.161    hdmi_vga_i/vp_0/inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_de_reg/C
                         clock pessimism              0.000    -0.161    
                         clock uncertainty            0.239     0.078    
    SLICE_X41Y88         FDRE (Hold_fdre_C_D)         0.070     0.148    hdmi_vga_i/vp_0/inst/r_de_reg
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.651ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/r_hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.302%)  route 0.198ns (54.698%))
  Logic Levels:           0  
  Clock Path Skew:        -2.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          0.578     2.420    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X42Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.164     2.584 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q
                         net (fo=1, routed)           0.198     2.782    hdmi_vga_i/vp_0/inst/h_sync_in
    SLICE_X42Y71         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.848    -0.171    hdmi_vga_i/vp_0/inst/clk
    SLICE_X42Y71         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_hsync_reg/C
                         clock pessimism              0.000    -0.171    
                         clock uncertainty            0.239     0.068    
    SLICE_X42Y71         FDRE (Hold_fdre_C_D)         0.063     0.131    hdmi_vga_i/vp_0/inst/r_hsync_reg
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  2.651    

Slack (MET) :             2.661ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.244%)  route 0.244ns (56.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          0.584     2.426    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X40Y86         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141     2.567 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[11]/Q
                         net (fo=5, routed)           0.244     2.811    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X42Y85         LUT5 (Prop_lut5_I1_O)        0.045     2.856 r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_1/O
                         net (fo=1, routed)           0.000     2.856    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.855    -0.164    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X42Y85         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
                         clock pessimism              0.000    -0.164    
                         clock uncertainty            0.239     0.075    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.121     0.196    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.672ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/r_vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.050%)  route 0.226ns (57.950%))
  Logic Levels:           0  
  Clock Path Skew:        -2.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns
    Source Clock Delay      (SCD):    2.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          0.580     2.422    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X42Y69         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.164     2.586 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg/Q
                         net (fo=1, routed)           0.226     2.812    hdmi_vga_i/vp_0/inst/v_sync_in
    SLICE_X43Y69         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.850    -0.169    hdmi_vga_i/vp_0/inst/clk
    SLICE_X43Y69         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_vsync_reg/C
                         clock pessimism              0.000    -0.169    
                         clock uncertainty            0.239     0.070    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.070     0.140    hdmi_vga_i/vp_0/inst/r_vsync_reg
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.687ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.610%)  route 0.241ns (56.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          0.585     2.427    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X43Y87         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.141     2.568 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/Q
                         net (fo=5, routed)           0.241     2.809    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X43Y86         LUT5 (Prop_lut5_I1_O)        0.045     2.854 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1/O
                         net (fo=1, routed)           0.000     2.854    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1_n_0
    SLICE_X43Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.855    -0.164    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X43Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
                         clock pessimism              0.000    -0.164    
                         clock uncertainty            0.239     0.075    
    SLICE_X43Y86         FDRE (Hold_fdre_C_D)         0.092     0.167    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.700ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.804%)  route 0.281ns (60.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          0.582     2.424    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X39Y86         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     2.565 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[3]/Q
                         net (fo=6, routed)           0.281     2.846    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y84         LUT6 (Prop_lut6_I1_O)        0.045     2.891 r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1/O
                         net (fo=1, routed)           0.000     2.891    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1_n_0
    SLICE_X38Y84         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.852    -0.167    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X38Y84         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
                         clock pessimism              0.000    -0.167    
                         clock uncertainty            0.239     0.072    
    SLICE_X38Y84         FDRE (Hold_fdre_C_D)         0.120     0.192    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.192    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.708ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.209ns (43.836%)  route 0.268ns (56.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          0.582     2.424    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X38Y85         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.164     2.588 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[4]/Q
                         net (fo=6, routed)           0.268     2.856    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X38Y84         LUT5 (Prop_lut5_I3_O)        0.045     2.901 r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1/O
                         net (fo=1, routed)           0.000     2.901    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1_n_0
    SLICE_X38Y84         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.852    -0.167    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X38Y84         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
                         clock pessimism              0.000    -0.167    
                         clock uncertainty            0.239     0.072    
    SLICE_X38Y84         FDRE (Hold_fdre_C_D)         0.121     0.193    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.729ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.416%)  route 0.311ns (62.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          0.584     2.426    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X40Y86         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141     2.567 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[11]/Q
                         net (fo=5, routed)           0.311     2.878    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X42Y85         LUT5 (Prop_lut5_I3_O)        0.045     2.923 r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_1/O
                         net (fo=1, routed)           0.000     2.923    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.855    -0.164    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X42Y85         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/C
                         clock pessimism              0.000    -0.164    
                         clock uncertainty            0.239     0.075    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.120     0.195    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             2.732ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.291%)  route 0.263ns (55.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          0.585     2.427    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X42Y87         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164     2.591 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[8]/Q
                         net (fo=14, routed)          0.263     2.854    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X41Y86         LUT6 (Prop_lut6_I2_O)        0.045     2.899 r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1/O
                         net (fo=1, routed)           0.000     2.899    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1_n_0
    SLICE_X41Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.855    -0.164    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
                         clock pessimism              0.000    -0.164    
                         clock uncertainty            0.239     0.075    
    SLICE_X41Y86         FDRE (Hold_fdre_C_D)         0.092     0.167    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                  2.732    

Slack (MET) :             2.736ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.841%)  route 0.293ns (61.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          0.585     2.427    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X40Y87         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     2.568 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[16]/Q
                         net (fo=14, routed)          0.293     2.861    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X41Y88         LUT6 (Prop_lut6_I2_O)        0.045     2.906 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1/O
                         net (fo=1, routed)           0.000     2.906    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1_n_0
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.858    -0.161    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
                         clock pessimism              0.000    -0.161    
                         clock uncertainty            0.239     0.078    
    SLICE_X41Y88         FDRE (Hold_fdre_C_D)         0.092     0.170    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  2.736    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hdmi_vga_clk_wiz_0_0
  To Clock:  clk_out1_hdmi_vga_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.704ns (16.896%)  route 3.463ns (83.104%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.944     2.094    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.836    
    SLICE_X36Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.631    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.704ns (16.896%)  route 3.463ns (83.104%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.944     2.094    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.836    
    SLICE_X36Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.631    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.704ns (16.896%)  route 3.463ns (83.104%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.944     2.094    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.836    
    SLICE_X36Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.631    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.704ns (16.896%)  route 3.463ns (83.104%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.944     2.094    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.836    
    SLICE_X36Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.631    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.704ns (18.113%)  route 3.183ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.664     1.814    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.836    
    SLICE_X36Y92         FDRE (Setup_fdre_C_CE)      -0.205     2.631    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.704ns (18.113%)  route 3.183ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.664     1.814    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.836    
    SLICE_X36Y92         FDRE (Setup_fdre_C_CE)      -0.205     2.631    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.704ns (18.113%)  route 3.183ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.664     1.814    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.836    
    SLICE_X36Y92         FDRE (Setup_fdre_C_CE)      -0.205     2.631    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.704ns (18.113%)  route 3.183ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.664     1.814    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.836    
    SLICE_X36Y92         FDRE (Setup_fdre_C_CE)      -0.205     2.631    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.828ns (20.374%)  route 3.236ns (79.626%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 3.250 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.727    -2.087    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          1.036    -0.595    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X36Y73         LUT2 (Prop_lut2_I1_O)        0.124    -0.471 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.946     0.475    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I5_O)        0.124     0.599 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          1.254     1.853    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y71         LUT3 (Prop_lut3_I1_O)        0.124     1.977 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[0]_i_1/O
                         net (fo=1, routed)           0.000     1.977    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[0]_i_1_n_0
    SLICE_X41Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.554     3.250    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.396     2.854    
                         clock uncertainty           -0.065     2.789    
    SLICE_X41Y71         FDRE (Setup_fdre_C_D)        0.029     2.818    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.818    
                         arrival time                          -1.977    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.828ns (20.379%)  route 3.235ns (79.621%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 3.250 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.727    -2.087    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          1.036    -0.595    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X36Y73         LUT2 (Prop_lut2_I1_O)        0.124    -0.471 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.946     0.475    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I5_O)        0.124     0.599 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          1.253     1.852    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y71         LUT3 (Prop_lut3_I1_O)        0.124     1.976 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.976    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1_n_0
    SLICE_X41Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.554     3.250    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.396     2.854    
                         clock uncertainty           -0.065     2.789    
    SLICE_X41Y71         FDRE (Setup_fdre_C_D)        0.031     2.820    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.820    
                         arrival time                          -1.976    
  -------------------------------------------------------------------
                         slack                                  0.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.562    -0.428    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y98         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.264 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.208    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y98         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.832    -0.187    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y98         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.241    -0.428    
                         clock uncertainty            0.065    -0.363    
    SLICE_X34Y98         FDPE (Hold_fdpe_C_D)         0.060    -0.303    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.164    -0.248 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.192    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.845    -0.174    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.412    
                         clock uncertainty            0.065    -0.347    
    SLICE_X42Y73         FDPE (Hold_fdpe_C_D)         0.060    -0.287    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.577    -0.413    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164    -0.249 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.193    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y75         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.844    -0.175    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.413    
                         clock uncertainty            0.065    -0.348    
    SLICE_X42Y75         FDPE (Hold_fdpe_C_D)         0.060    -0.288    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.248 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/Q
                         net (fo=3, routed)           0.094    -0.153    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_Done
    SLICE_X39Y71         LUT5 (Prop_lut5_I1_O)        0.048    -0.105 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1_n_0
    SLICE_X39Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.846    -0.173    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X39Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/C
                         clock pessimism             -0.226    -0.399    
                         clock uncertainty            0.065    -0.334    
    SLICE_X39Y71         FDRE (Hold_fdre_C_D)         0.107    -0.227    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.284 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.229    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.099    -0.130 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.845    -0.174    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.238    -0.412    
                         clock uncertainty            0.065    -0.347    
    SLICE_X43Y73         FDPE (Hold_fdpe_C_D)         0.091    -0.256    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.248 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/Q
                         net (fo=3, routed)           0.094    -0.153    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_Done
    SLICE_X39Y71         LUT4 (Prop_lut4_I0_O)        0.045    -0.108 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState[0]_i_1_n_0
    SLICE_X39Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.846    -0.173    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X39Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/C
                         clock pessimism             -0.226    -0.399    
                         clock uncertainty            0.065    -0.334    
    SLICE_X39Y71         FDRE (Hold_fdre_C_D)         0.091    -0.243    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.057%)  route 0.139ns (45.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.577    -0.413    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.249 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/Q
                         net (fo=1, routed)           0.139    -0.109    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg_n_0_[0]
    SLICE_X43Y75         FDCE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.844    -0.175    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y75         FDCE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.205    -0.380    
                         clock uncertainty            0.065    -0.315    
    SLICE_X43Y75         FDCE (Hold_fdce_C_D)         0.070    -0.245    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.783%)  route 0.160ns (46.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.271 f  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.160    -0.111    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X38Y71         LUT6 (Prop_lut6_I2_O)        0.045    -0.066 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_i_1/O
                         net (fo=1, routed)           0.000    -0.066    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/iEnd
    SLICE_X38Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.846    -0.173    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                         clock pessimism             -0.225    -0.398    
                         clock uncertainty            0.065    -0.333    
    SLICE_X38Y71         FDRE (Hold_fdre_C_D)         0.121    -0.212    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.565%)  route 0.143ns (43.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.580    -0.410    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X40Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.269 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[1]/Q
                         net (fo=5, routed)           0.143    -0.126    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr_reg[7][1]
    SLICE_X40Y70         LUT6 (Prop_lut6_I3_O)        0.045    -0.081 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr_rep[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.081    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController_n_9
    SLICE_X40Y70         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.849    -0.170    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X40Y70         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]/C
                         clock pessimism             -0.225    -0.395    
                         clock uncertainty            0.065    -0.330    
    SLICE_X40Y70         FDRE (Hold_fdre_C_D)         0.091    -0.239    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.464%)  route 0.143ns (43.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.582    -0.408    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y69         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/Q
                         net (fo=1, routed)           0.143    -0.123    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[1]
    SLICE_X41Y71         LUT3 (Prop_lut3_I2_O)        0.045    -0.078 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1_n_0
    SLICE_X41Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.848    -0.171    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.225    -0.396    
                         clock uncertainty            0.065    -0.331    
    SLICE_X41Y71         FDRE (Hold_fdre_C_D)         0.092    -0.239    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_int
  To Clock:  clk_out1_hdmi_vga_clk_wiz_0_0

Setup :           19  Failing Endpoints,  Worst Slack      -11.388ns,  Total Violation     -208.375ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.535ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.388ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@250.000ns - PixelClk_int rise@249.993ns)
  Data Path Delay:        2.402ns  (logic 0.704ns (29.313%)  route 1.698ns (70.687%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -8.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 248.257 - 250.000 ) 
    Source Clock Delay      (SCD):    7.042ns = ( 257.035 - 249.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                    249.993   249.993 r  
    H16                                               0.000   249.993 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000   249.993    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926   250.919 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285   252.204    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089   252.293 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063   253.356    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031   254.387 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814   255.201    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   255.302 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.733   257.035    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X39Y85         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.456   257.491 f  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[6]/Q
                         net (fo=15, routed)          1.125   258.616    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X40Y86         LUT6 (Prop_lut6_I4_O)        0.124   258.740 r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_2/O
                         net (fo=1, routed)           0.573   259.313    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_2_n_0
    SLICE_X41Y86         LUT5 (Prop_lut5_I0_O)        0.124   259.437 r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1/O
                         net (fo=1, routed)           0.000   259.437    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1_n_0
    SLICE_X41Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                    250.000   250.000 r  
    L16                                               0.000   250.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   250.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   251.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   252.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650   245.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   246.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.561   248.257    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
                         clock pessimism              0.000   248.257    
                         clock uncertainty           -0.239   248.018    
    SLICE_X41Y86         FDRE (Setup_fdre_C_D)        0.031   248.049    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]
  -------------------------------------------------------------------
                         required time                        248.049    
                         arrival time                        -259.437    
  -------------------------------------------------------------------
                         slack                                -11.388    

Slack (VIOLATED) :        -11.252ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@250.000ns - PixelClk_int rise@249.993ns)
  Data Path Delay:        2.262ns  (logic 0.766ns (33.859%)  route 1.496ns (66.141%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -8.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 248.257 - 250.000 ) 
    Source Clock Delay      (SCD):    7.045ns = ( 257.038 - 249.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                    249.993   249.993 r  
    H16                                               0.000   249.993 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000   249.993    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926   250.919 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285   252.204    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089   252.293 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063   253.356    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031   254.387 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814   255.201    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   255.302 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.736   257.038    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X42Y87         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518   257.556 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[17]/Q
                         net (fo=13, routed)          0.878   258.434    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.124   258.558 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_2/O
                         net (fo=1, routed)           0.619   259.177    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_2_n_0
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.124   259.301 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1/O
                         net (fo=1, routed)           0.000   259.301    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1_n_0
    SLICE_X43Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                    250.000   250.000 r  
    L16                                               0.000   250.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   250.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   251.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   252.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650   245.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   246.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.561   248.257    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X43Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
                         clock pessimism              0.000   248.257    
                         clock uncertainty           -0.239   248.018    
    SLICE_X43Y86         FDRE (Setup_fdre_C_D)        0.031   248.049    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]
  -------------------------------------------------------------------
                         required time                        248.049    
                         arrival time                        -259.301    
  -------------------------------------------------------------------
                         slack                                -11.252    

Slack (VIOLATED) :        -11.205ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@250.000ns - PixelClk_int rise@249.993ns)
  Data Path Delay:        2.218ns  (logic 0.766ns (34.536%)  route 1.452ns (65.464%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -8.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.741ns = ( 248.259 - 250.000 ) 
    Source Clock Delay      (SCD):    7.045ns = ( 257.038 - 249.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                    249.993   249.993 r  
    H16                                               0.000   249.993 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000   249.993    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926   250.919 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285   252.204    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089   252.293 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063   253.356    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031   254.387 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814   255.201    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   255.302 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.736   257.038    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X42Y87         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518   257.556 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[17]/Q
                         net (fo=13, routed)          1.019   258.575    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X41Y88         LUT6 (Prop_lut6_I5_O)        0.124   258.699 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_2/O
                         net (fo=1, routed)           0.433   259.132    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_2_n_0
    SLICE_X41Y88         LUT5 (Prop_lut5_I0_O)        0.124   259.256 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_1/O
                         net (fo=1, routed)           0.000   259.256    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_1_n_0
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                    250.000   250.000 r  
    L16                                               0.000   250.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   250.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   251.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   252.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650   245.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   246.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.563   248.259    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
                         clock pessimism              0.000   248.259    
                         clock uncertainty           -0.239   248.020    
    SLICE_X41Y88         FDRE (Setup_fdre_C_D)        0.032   248.052    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]
  -------------------------------------------------------------------
                         required time                        248.052    
                         arrival time                        -259.256    
  -------------------------------------------------------------------
                         slack                                -11.205    

Slack (VIOLATED) :        -11.202ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@250.000ns - PixelClk_int rise@249.993ns)
  Data Path Delay:        2.214ns  (logic 0.704ns (31.801%)  route 1.510ns (68.199%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -8.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 248.257 - 250.000 ) 
    Source Clock Delay      (SCD):    7.044ns = ( 257.037 - 249.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                    249.993   249.993 r  
    H16                                               0.000   249.993 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000   249.993    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926   250.919 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285   252.204    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089   252.293 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063   253.356    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031   254.387 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814   255.201    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   255.302 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.735   257.037    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X40Y85         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456   257.493 f  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[15]/Q
                         net (fo=12, routed)          0.912   258.405    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X43Y85         LUT6 (Prop_lut6_I0_O)        0.124   258.529 r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_2/O
                         net (fo=1, routed)           0.598   259.127    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_2_n_0
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.124   259.251 r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1/O
                         net (fo=1, routed)           0.000   259.251    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1_n_0
    SLICE_X43Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                    250.000   250.000 r  
    L16                                               0.000   250.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   250.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   251.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   252.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650   245.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   246.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.561   248.257    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X43Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
                         clock pessimism              0.000   248.257    
                         clock uncertainty           -0.239   248.018    
    SLICE_X43Y86         FDRE (Setup_fdre_C_D)        0.031   248.049    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]
  -------------------------------------------------------------------
                         required time                        248.049    
                         arrival time                        -259.251    
  -------------------------------------------------------------------
                         slack                                -11.202    

Slack (VIOLATED) :        -11.192ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@250.000ns - PixelClk_int rise@249.993ns)
  Data Path Delay:        2.202ns  (logic 0.766ns (34.790%)  route 1.436ns (65.210%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -8.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.742ns = ( 248.258 - 250.000 ) 
    Source Clock Delay      (SCD):    7.045ns = ( 257.038 - 249.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                    249.993   249.993 r  
    H16                                               0.000   249.993 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000   249.993    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926   250.919 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285   252.204    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089   252.293 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063   253.356    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031   254.387 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814   255.201    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   255.302 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.736   257.038    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X42Y87         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518   257.556 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[17]/Q
                         net (fo=13, routed)          0.852   258.408    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X40Y86         LUT6 (Prop_lut6_I4_O)        0.124   258.532 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_3/O
                         net (fo=2, routed)           0.584   259.116    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_3_n_0
    SLICE_X41Y87         LUT5 (Prop_lut5_I0_O)        0.124   259.240 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_1/O
                         net (fo=1, routed)           0.000   259.240    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_1_n_0
    SLICE_X41Y87         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                    250.000   250.000 r  
    L16                                               0.000   250.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   250.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   251.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   252.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650   245.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   246.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.562   248.258    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y87         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/C
                         clock pessimism              0.000   248.258    
                         clock uncertainty           -0.239   248.019    
    SLICE_X41Y87         FDRE (Setup_fdre_C_D)        0.029   248.048    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]
  -------------------------------------------------------------------
                         required time                        248.048    
                         arrival time                        -259.240    
  -------------------------------------------------------------------
                         slack                                -11.192    

Slack (VIOLATED) :        -11.183ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@250.000ns - PixelClk_int rise@249.993ns)
  Data Path Delay:        2.242ns  (logic 0.704ns (31.395%)  route 1.538ns (68.605%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -8.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 248.257 - 250.000 ) 
    Source Clock Delay      (SCD):    7.044ns = ( 257.037 - 249.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                    249.993   249.993 r  
    H16                                               0.000   249.993 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000   249.993    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926   250.919 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285   252.204    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089   252.293 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063   253.356    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031   254.387 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814   255.201    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   255.302 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.735   257.037    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X40Y85         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456   257.493 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[15]/Q
                         net (fo=12, routed)          0.956   258.450    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X40Y85         LUT6 (Prop_lut6_I0_O)        0.124   258.574 r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_2/O
                         net (fo=1, routed)           0.582   259.156    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_2_n_0
    SLICE_X42Y85         LUT5 (Prop_lut5_I0_O)        0.124   259.280 r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_1/O
                         net (fo=1, routed)           0.000   259.280    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                    250.000   250.000 r  
    L16                                               0.000   250.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   250.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   251.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   252.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650   245.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   246.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.561   248.257    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X42Y85         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
                         clock pessimism              0.000   248.257    
                         clock uncertainty           -0.239   248.018    
    SLICE_X42Y85         FDRE (Setup_fdre_C_D)        0.079   248.097    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]
  -------------------------------------------------------------------
                         required time                        248.097    
                         arrival time                        -259.280    
  -------------------------------------------------------------------
                         slack                                -11.183    

Slack (VIOLATED) :        -11.182ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@250.000ns - PixelClk_int rise@249.993ns)
  Data Path Delay:        2.191ns  (logic 0.704ns (32.130%)  route 1.487ns (67.870%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -8.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 248.257 - 250.000 ) 
    Source Clock Delay      (SCD):    7.044ns = ( 257.037 - 249.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                    249.993   249.993 r  
    H16                                               0.000   249.993 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000   249.993    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926   250.919 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285   252.204    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089   252.293 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063   253.356    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031   254.387 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814   255.201    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   255.302 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.735   257.037    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X43Y85         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.456   257.493 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[10]/Q
                         net (fo=12, routed)          0.906   258.400    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.124   258.524 r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_2/O
                         net (fo=1, routed)           0.581   259.104    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_2_n_0
    SLICE_X41Y86         LUT5 (Prop_lut5_I0_O)        0.124   259.228 r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1/O
                         net (fo=1, routed)           0.000   259.228    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1_n_0
    SLICE_X41Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                    250.000   250.000 r  
    L16                                               0.000   250.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   250.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   251.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   252.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650   245.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   246.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.561   248.257    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
                         clock pessimism              0.000   248.257    
                         clock uncertainty           -0.239   248.018    
    SLICE_X41Y86         FDRE (Setup_fdre_C_D)        0.029   248.047    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]
  -------------------------------------------------------------------
                         required time                        248.047    
                         arrival time                        -259.228    
  -------------------------------------------------------------------
                         slack                                -11.182    

Slack (VIOLATED) :        -11.179ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@250.000ns - PixelClk_int rise@249.993ns)
  Data Path Delay:        2.191ns  (logic 0.704ns (32.129%)  route 1.487ns (67.871%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -8.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 248.255 - 250.000 ) 
    Source Clock Delay      (SCD):    7.042ns = ( 257.035 - 249.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                    249.993   249.993 r  
    H16                                               0.000   249.993 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000   249.993    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926   250.919 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285   252.204    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089   252.293 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063   253.356    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031   254.387 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814   255.201    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   255.302 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.733   257.035    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X36Y85         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y85         FDRE (Prop_fdre_C_Q)         0.456   257.491 f  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[7]/Q
                         net (fo=14, routed)          0.894   258.385    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.124   258.509 r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_3/O
                         net (fo=2, routed)           0.593   259.102    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_3_n_0
    SLICE_X36Y84         LUT5 (Prop_lut5_I0_O)        0.124   259.226 r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_1/O
                         net (fo=1, routed)           0.000   259.226    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_1_n_0
    SLICE_X36Y84         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                    250.000   250.000 r  
    L16                                               0.000   250.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   250.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   251.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   252.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650   245.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   246.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.559   248.255    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X36Y84         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/C
                         clock pessimism              0.000   248.255    
                         clock uncertainty           -0.239   248.016    
    SLICE_X36Y84         FDRE (Setup_fdre_C_D)        0.032   248.048    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]
  -------------------------------------------------------------------
                         required time                        248.048    
                         arrival time                        -259.226    
  -------------------------------------------------------------------
                         slack                                -11.179    

Slack (VIOLATED) :        -11.172ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@250.000ns - PixelClk_int rise@249.993ns)
  Data Path Delay:        2.184ns  (logic 0.704ns (32.238%)  route 1.480ns (67.762%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -8.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.742ns = ( 248.258 - 250.000 ) 
    Source Clock Delay      (SCD):    7.046ns = ( 257.039 - 249.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                    249.993   249.993 r  
    H16                                               0.000   249.993 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000   249.993    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926   250.919 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285   252.204    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089   252.293 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063   253.356    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031   254.387 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814   255.201    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   255.302 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.737   257.039    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X40Y88         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.456   257.495 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[21]/Q
                         net (fo=14, routed)          0.931   258.426    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X38Y87         LUT6 (Prop_lut6_I3_O)        0.124   258.550 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_4/O
                         net (fo=1, routed)           0.549   259.099    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_4_n_0
    SLICE_X41Y87         LUT5 (Prop_lut5_I4_O)        0.124   259.223 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1/O
                         net (fo=1, routed)           0.000   259.223    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1_n_0
    SLICE_X41Y87         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                    250.000   250.000 r  
    L16                                               0.000   250.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   250.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   251.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   252.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650   245.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   246.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.562   248.258    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y87         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
                         clock pessimism              0.000   248.258    
                         clock uncertainty           -0.239   248.019    
    SLICE_X41Y87         FDRE (Setup_fdre_C_D)        0.032   248.051    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]
  -------------------------------------------------------------------
                         required time                        248.051    
                         arrival time                        -259.223    
  -------------------------------------------------------------------
                         slack                                -11.172    

Slack (VIOLATED) :        -11.057ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@250.000ns - PixelClk_int rise@249.993ns)
  Data Path Delay:        2.069ns  (logic 0.704ns (34.020%)  route 1.365ns (65.980%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -8.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.741ns = ( 248.259 - 250.000 ) 
    Source Clock Delay      (SCD):    7.045ns = ( 257.038 - 249.993 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                    249.993   249.993 r  
    H16                                               0.000   249.993 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000   249.993    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926   250.919 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285   252.204    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089   252.293 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063   253.356    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031   254.387 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814   255.201    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   255.302 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          1.736   257.038    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X43Y87         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.456   257.494 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[23]/Q
                         net (fo=12, routed)          0.915   258.409    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X42Y88         LUT6 (Prop_lut6_I0_O)        0.124   258.533 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_3/O
                         net (fo=1, routed)           0.451   258.984    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_3_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I5_O)        0.124   259.108 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1/O
                         net (fo=1, routed)           0.000   259.108    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1_n_0
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                    250.000   250.000 r  
    L16                                               0.000   250.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   250.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421   251.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241   252.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650   245.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594   246.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   246.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.563   248.259    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
                         clock pessimism              0.000   248.259    
                         clock uncertainty           -0.239   248.020    
    SLICE_X41Y88         FDRE (Setup_fdre_C_D)        0.031   248.051    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]
  -------------------------------------------------------------------
                         required time                        248.051    
                         arrival time                        -259.108    
  -------------------------------------------------------------------
                         slack                                -11.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.535ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVDE_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/r_de_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        -2.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          0.585     2.427    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X40Y87         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVDE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     2.568 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVDE_reg/Q
                         net (fo=1, routed)           0.116     2.684    hdmi_vga_i/vp_0/inst/de_in
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_de_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.858    -0.161    hdmi_vga_i/vp_0/inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_de_reg/C
                         clock pessimism              0.000    -0.161    
                         clock uncertainty            0.239     0.078    
    SLICE_X41Y88         FDRE (Hold_fdre_C_D)         0.070     0.148    hdmi_vga_i/vp_0/inst/r_de_reg
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.651ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/r_hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.302%)  route 0.198ns (54.698%))
  Logic Levels:           0  
  Clock Path Skew:        -2.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          0.578     2.420    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X42Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.164     2.584 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q
                         net (fo=1, routed)           0.198     2.782    hdmi_vga_i/vp_0/inst/h_sync_in
    SLICE_X42Y71         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.848    -0.171    hdmi_vga_i/vp_0/inst/clk
    SLICE_X42Y71         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_hsync_reg/C
                         clock pessimism              0.000    -0.171    
                         clock uncertainty            0.239     0.068    
    SLICE_X42Y71         FDRE (Hold_fdre_C_D)         0.063     0.131    hdmi_vga_i/vp_0/inst/r_hsync_reg
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  2.651    

Slack (MET) :             2.660ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.244%)  route 0.244ns (56.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          0.584     2.426    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X40Y86         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141     2.567 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[11]/Q
                         net (fo=5, routed)           0.244     2.811    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X42Y85         LUT5 (Prop_lut5_I1_O)        0.045     2.856 r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_1/O
                         net (fo=1, routed)           0.000     2.856    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.855    -0.164    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X42Y85         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
                         clock pessimism              0.000    -0.164    
                         clock uncertainty            0.239     0.075    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.121     0.196    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  2.660    

Slack (MET) :             2.672ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/r_vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.050%)  route 0.226ns (57.950%))
  Logic Levels:           0  
  Clock Path Skew:        -2.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.169ns
    Source Clock Delay      (SCD):    2.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          0.580     2.422    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X42Y69         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.164     2.586 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVSync_reg/Q
                         net (fo=1, routed)           0.226     2.812    hdmi_vga_i/vp_0/inst/v_sync_in
    SLICE_X43Y69         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.850    -0.169    hdmi_vga_i/vp_0/inst/clk
    SLICE_X43Y69         FDRE                                         r  hdmi_vga_i/vp_0/inst/r_vsync_reg/C
                         clock pessimism              0.000    -0.169    
                         clock uncertainty            0.239     0.070    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.070     0.140    hdmi_vga_i/vp_0/inst/r_vsync_reg
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.686ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.610%)  route 0.241ns (56.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          0.585     2.427    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X43Y87         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDRE (Prop_fdre_C_Q)         0.141     2.568 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[19]/Q
                         net (fo=5, routed)           0.241     2.809    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X43Y86         LUT5 (Prop_lut5_I1_O)        0.045     2.854 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1/O
                         net (fo=1, routed)           0.000     2.854    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1_n_0
    SLICE_X43Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.855    -0.164    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X43Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
                         clock pessimism              0.000    -0.164    
                         clock uncertainty            0.239     0.075    
    SLICE_X43Y86         FDRE (Hold_fdre_C_D)         0.092     0.167    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  2.686    

Slack (MET) :             2.699ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.804%)  route 0.281ns (60.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          0.582     2.424    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X39Y86         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     2.565 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[3]/Q
                         net (fo=6, routed)           0.281     2.846    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X38Y84         LUT6 (Prop_lut6_I1_O)        0.045     2.891 r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1/O
                         net (fo=1, routed)           0.000     2.891    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1_n_0
    SLICE_X38Y84         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.852    -0.167    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X38Y84         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
                         clock pessimism              0.000    -0.167    
                         clock uncertainty            0.239     0.072    
    SLICE_X38Y84         FDRE (Hold_fdre_C_D)         0.120     0.192    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.192    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.708ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.209ns (43.836%)  route 0.268ns (56.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          0.582     2.424    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X38Y85         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.164     2.588 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[4]/Q
                         net (fo=6, routed)           0.268     2.856    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X38Y84         LUT5 (Prop_lut5_I3_O)        0.045     2.901 r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1/O
                         net (fo=1, routed)           0.000     2.901    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1_n_0
    SLICE_X38Y84         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.852    -0.167    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X38Y84         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
                         clock pessimism              0.000    -0.167    
                         clock uncertainty            0.239     0.072    
    SLICE_X38Y84         FDRE (Hold_fdre_C_D)         0.121     0.193    hdmi_vga_i/vp_0/inst/mem_B/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.728ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.416%)  route 0.311ns (62.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          0.584     2.426    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X40Y86         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.141     2.567 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[11]/Q
                         net (fo=5, routed)           0.311     2.878    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X42Y85         LUT5 (Prop_lut5_I3_O)        0.045     2.923 r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_1/O
                         net (fo=1, routed)           0.000     2.923    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.855    -0.164    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X42Y85         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/C
                         clock pessimism              0.000    -0.164    
                         clock uncertainty            0.239     0.075    
    SLICE_X42Y85         FDRE (Hold_fdre_C_D)         0.120     0.195    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.195    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                  2.728    

Slack (MET) :             2.732ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.209ns (44.291%)  route 0.263ns (55.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          0.585     2.427    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X42Y87         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164     2.591 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[8]/Q
                         net (fo=14, routed)          0.263     2.854    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X41Y86         LUT6 (Prop_lut6_I2_O)        0.045     2.899 r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1/O
                         net (fo=1, routed)           0.000     2.899    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1_n_0
    SLICE_X41Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.855    -0.164    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y86         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
                         clock pessimism              0.000    -0.164    
                         clock uncertainty            0.239     0.075    
    SLICE_X41Y86         FDRE (Hold_fdre_C_D)         0.092     0.167    hdmi_vga_i/vp_0/inst/mem_G/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                  2.732    

Slack (MET) :             2.736ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.841%)  route 0.293ns (61.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.239ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.134ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/PixelClk_int
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=45, routed)          0.585     2.427    hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X40Y87         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     2.568 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[16]/Q
                         net (fo=14, routed)          0.293     2.861    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X41Y88         LUT6 (Prop_lut6_I2_O)        0.045     2.906 r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1/O
                         net (fo=1, routed)           0.000     2.906    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1_n_0
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.858    -0.161    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X41Y88         FDRE                                         r  hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
                         clock pessimism              0.000    -0.161    
                         clock uncertainty            0.239     0.078    
    SLICE_X41Y88         FDRE (Hold_fdre_C_D)         0.092     0.170    hdmi_vga_i/vp_0/inst/mem_R/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  2.736    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hdmi_vga_clk_wiz_0_0_1
  To Clock:  clk_out1_hdmi_vga_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.704ns (16.896%)  route 3.463ns (83.104%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.944     2.094    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.836    
    SLICE_X36Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.631    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.704ns (16.896%)  route 3.463ns (83.104%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.944     2.094    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.836    
    SLICE_X36Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.631    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.704ns (16.896%)  route 3.463ns (83.104%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.944     2.094    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.836    
    SLICE_X36Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.631    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.704ns (16.896%)  route 3.463ns (83.104%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.944     2.094    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y91         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.836    
    SLICE_X36Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.631    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.704ns (18.113%)  route 3.183ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.664     1.814    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.836    
    SLICE_X36Y92         FDRE (Setup_fdre_C_CE)      -0.205     2.631    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.704ns (18.113%)  route 3.183ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.664     1.814    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.836    
    SLICE_X36Y92         FDRE (Setup_fdre_C_CE)      -0.205     2.631    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.704ns (18.113%)  route 3.183ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.664     1.814    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.836    
    SLICE_X36Y92         FDRE (Setup_fdre_C_CE)      -0.205     2.631    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.704ns (18.113%)  route 3.183ns (81.887%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.741    -2.073    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y96         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.456    -1.617 f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.702     0.086    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[20]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.210 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_2__2/O
                         net (fo=2, routed)           0.816     1.026    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_1
    SLICE_X37Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.150 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.664     1.814    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.564     3.260    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X36Y92         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/C
                         clock pessimism             -0.359     2.901    
                         clock uncertainty           -0.065     2.836    
    SLICE_X36Y92         FDRE (Setup_fdre_C_CE)      -0.205     2.631    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.631    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.828ns (20.374%)  route 3.236ns (79.626%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 3.250 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.727    -2.087    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          1.036    -0.595    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X36Y73         LUT2 (Prop_lut2_I1_O)        0.124    -0.471 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.946     0.475    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I5_O)        0.124     0.599 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          1.254     1.853    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y71         LUT3 (Prop_lut3_I1_O)        0.124     1.977 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[0]_i_1/O
                         net (fo=1, routed)           0.000     1.977    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[0]_i_1_n_0
    SLICE_X41Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.554     3.250    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.396     2.854    
                         clock uncertainty           -0.065     2.789    
    SLICE_X41Y71         FDRE (Setup_fdre_C_D)        0.029     2.818    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.818    
                         arrival time                          -1.977    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.828ns (20.379%)  route 3.235ns (79.621%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 3.250 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.087ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.727    -2.087    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.456    -1.631 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          1.036    -0.595    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X36Y73         LUT2 (Prop_lut2_I1_O)        0.124    -0.471 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6/O
                         net (fo=3, routed)           0.946     0.475    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_6_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I5_O)        0.124     0.599 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          1.253     1.852    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X41Y71         LUT3 (Prop_lut3_I1_O)        0.124     1.976 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.976    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1_n_0
    SLICE_X41Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.554     3.250    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.396     2.854    
                         clock uncertainty           -0.065     2.789    
    SLICE_X41Y71         FDRE (Setup_fdre_C_D)        0.031     2.820    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.820    
                         arrival time                          -1.976    
  -------------------------------------------------------------------
                         slack                                  0.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.187ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.562    -0.428    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y98         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDPE (Prop_fdpe_C_Q)         0.164    -0.264 r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.208    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y98         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.832    -0.187    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y98         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.241    -0.428    
                         clock uncertainty            0.065    -0.363    
    SLICE_X34Y98         FDPE (Hold_fdpe_C_D)         0.060    -0.303    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.164    -0.248 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.192    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.845    -0.174    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.412    
                         clock uncertainty            0.065    -0.347    
    SLICE_X42Y73         FDPE (Hold_fdpe_C_D)         0.060    -0.287    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.577    -0.413    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.164    -0.249 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.193    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y75         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.844    -0.175    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.413    
                         clock uncertainty            0.065    -0.348    
    SLICE_X42Y75         FDPE (Hold_fdpe_C_D)         0.060    -0.288    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.248 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/Q
                         net (fo=3, routed)           0.094    -0.153    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_Done
    SLICE_X39Y71         LUT5 (Prop_lut5_I1_O)        0.048    -0.105 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState[1]_i_1_n_0
    SLICE_X39Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.846    -0.173    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X39Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]/C
                         clock pessimism             -0.226    -0.399    
                         clock uncertainty            0.065    -0.334    
    SLICE_X39Y71         FDRE (Hold_fdre_C_D)         0.107    -0.227    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.284 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.229    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X43Y73         LUT2 (Prop_lut2_I1_O)        0.099    -0.130 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.845    -0.174    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.238    -0.412    
                         clock uncertainty            0.065    -0.347    
    SLICE_X43Y73         FDPE (Hold_fdpe_C_D)         0.091    -0.256    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.248 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/Q
                         net (fo=3, routed)           0.094    -0.153    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_Done
    SLICE_X39Y71         LUT4 (Prop_lut4_I0_O)        0.045    -0.108 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState[0]_i_1_n_0
    SLICE_X39Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.846    -0.173    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X39Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]/C
                         clock pessimism             -0.226    -0.399    
                         clock uncertainty            0.065    -0.334    
    SLICE_X39Y71         FDRE (Hold_fdre_C_D)         0.091    -0.243    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.057%)  route 0.139ns (45.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.577    -0.413    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y74         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.249 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/Q
                         net (fo=1, routed)           0.139    -0.109    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg_n_0_[0]
    SLICE_X43Y75         FDCE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.844    -0.175    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y75         FDCE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.205    -0.380    
                         clock uncertainty            0.065    -0.315    
    SLICE_X43Y75         FDCE (Hold_fdce_C_D)         0.070    -0.245    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.783%)  route 0.160ns (46.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.173ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.271 f  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/Q
                         net (fo=17, routed)          0.160    -0.111    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[1]
    SLICE_X38Y71         LUT6 (Prop_lut6_I2_O)        0.045    -0.066 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_i_1/O
                         net (fo=1, routed)           0.000    -0.066    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/iEnd
    SLICE_X38Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.846    -0.173    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X38Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                         clock pessimism             -0.225    -0.398    
                         clock uncertainty            0.065    -0.333    
    SLICE_X38Y71         FDRE (Hold_fdre_C_D)         0.121    -0.212    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.565%)  route 0.143ns (43.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.580    -0.410    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X40Y72         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.269 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[1]/Q
                         net (fo=5, routed)           0.143    -0.126    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr_reg[7][1]
    SLICE_X40Y70         LUT6 (Prop_lut6_I3_O)        0.045    -0.081 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr_rep[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.081    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController_n_9
    SLICE_X40Y70         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.849    -0.170    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X40Y70         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]/C
                         clock pessimism             -0.225    -0.395    
                         clock uncertainty            0.065    -0.330    
    SLICE_X40Y70         FDRE (Hold_fdre_C_D)         0.091    -0.239    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sAddr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_hdmi_vga_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.464%)  route 0.143ns (43.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.171ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.582    -0.408    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y69         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[1]/Q
                         net (fo=1, routed)           0.143    -0.123    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[1]
    SLICE_X41Y71         LUT3 (Prop_lut3_I2_O)        0.045    -0.078 r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1_n_0
    SLICE_X41Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.848    -0.171    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y71         FDRE                                         r  hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.225    -0.396    
                         clock uncertainty            0.065    -0.331    
    SLICE_X41Y71         FDRE (Hold_fdre_C_D)         0.092    -0.239    hdmi_vga_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack        6.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.806ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClk_int rise@9.259ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.419ns (23.103%)  route 1.395ns (76.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.028 - 9.259 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.811     5.205    hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X43Y81         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.419     5.624 f  hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.395     7.019    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X39Y93         FDPE                                         f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     9.259    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    10.142 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    11.304    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    11.388 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    12.348    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    13.266 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.762    14.028    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PixelClk_int
    SLICE_X39Y93         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.387    14.415    
                         clock uncertainty           -0.057    14.359    
    SLICE_X39Y93         FDPE (Recov_fdpe_C_PRE)     -0.534    13.825    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -7.019    
  -------------------------------------------------------------------
                         slack                                  6.806    

Slack (MET) :             6.942ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClk_int rise@9.259ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.419ns (24.450%)  route 1.295ns (75.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.029 - 9.259 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.811     5.205    hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X43Y81         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.419     5.624 f  hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.295     6.919    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X43Y98         FDPE                                         f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     9.259    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    10.142 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    11.304    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    11.388 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    12.348    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    13.266 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.763    14.029    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PixelClk_int
    SLICE_X43Y98         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.422    14.451    
                         clock uncertainty           -0.057    14.395    
    SLICE_X43Y98         FDPE (Recov_fdpe_C_PRE)     -0.534    13.861    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         13.861    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                  6.942    

Slack (MET) :             7.231ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (PixelClk_int rise@9.259ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.419ns (29.486%)  route 1.002ns (70.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.028 - 9.259 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.811     5.205    hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X43Y81         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.419     5.624 f  hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.002     6.626    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X42Y95         FDPE                                         f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      9.259     9.259 r  
    H16                                               0.000     9.259 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     9.259    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    10.142 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    11.304    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    11.388 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    12.348    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    13.266 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.762    14.028    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PixelClk_int
    SLICE_X42Y95         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.422    14.450    
                         clock uncertainty           -0.057    14.394    
    SLICE_X42Y95         FDPE (Recov_fdpe_C_PRE)     -0.536    13.858    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         13.858    
                         arrival time                          -6.626    
  -------------------------------------------------------------------
                         slack                                  7.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.128ns (19.753%)  route 0.520ns (80.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.256     1.827    hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X43Y81         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.128     1.955 f  hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.520     2.475    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X42Y95         FDPE                                         f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.300     2.162    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PixelClk_int
    SLICE_X42Y95         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.311     1.850    
    SLICE_X42Y95         FDPE (Remov_fdpe_C_PRE)     -0.125     1.725    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.128ns (16.293%)  route 0.658ns (83.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.256     1.827    hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X43Y81         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.128     1.955 f  hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.658     2.613    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X39Y93         FDPE                                         f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.300     2.162    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PixelClk_int
    SLICE_X39Y93         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.290     1.871    
    SLICE_X39Y93         FDPE (Remov_fdpe_C_PRE)     -0.149     1.722    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@3.704ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.128ns (16.565%)  route 0.645ns (83.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.256     1.827    hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X43Y81         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDPE (Prop_fdpe_C_Q)         0.128     1.955 f  hdmi_vga_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.645     2.600    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X43Y98         FDPE                                         f  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.301     2.163    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PixelClk_int
    SLICE_X43Y98         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.311     1.851    
    SLICE_X43Y98         FDPE (Remov_fdpe_C_PRE)     -0.149     1.702    hdmi_vga_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.898    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_hdmi_vga_clk_wiz_0_0
  To Clock:  clk_out1_hdmi_vga_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.091ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.723    -2.091    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.478    -1.613 f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.580    -1.033    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X43Y75         FDCE                                         f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.549     3.245    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y75         FDCE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.822    
    SLICE_X43Y75         FDCE (Recov_fdce_C_CLR)     -0.576     2.246    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.246    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.478ns (44.537%)  route 0.595ns (55.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns = ( 3.247 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.725    -2.089    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.478    -1.611 f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.595    -1.015    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y73         FDPE                                         f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.551     3.247    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.358     2.889    
                         clock uncertainty           -0.065     2.824    
    SLICE_X43Y73         FDPE (Recov_fdpe_C_PRE)     -0.530     2.294    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.294    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.478ns (44.537%)  route 0.595ns (55.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns = ( 3.247 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.725    -2.089    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.478    -1.611 f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.595    -1.015    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y73         FDPE                                         f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.551     3.247    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.358     2.889    
                         clock uncertainty           -0.065     2.824    
    SLICE_X43Y73         FDPE (Recov_fdpe_C_PRE)     -0.530     2.294    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.294    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  3.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.577    -0.413    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.183    -0.082    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X43Y75         FDCE                                         f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.844    -0.175    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y75         FDCE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.225    -0.400    
    SLICE_X43Y75         FDCE (Remov_fdce_C_CLR)     -0.145    -0.545    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.743%)  route 0.198ns (57.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.065    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y73         FDPE                                         f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.845    -0.174    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.225    -0.399    
    SLICE_X43Y73         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.547    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.743%)  route 0.198ns (57.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.065    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y73         FDPE                                         f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.845    -0.174    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.225    -0.399    
    SLICE_X43Y73         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.547    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.481    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_hdmi_vga_clk_wiz_0_0_1
  To Clock:  clk_out1_hdmi_vga_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.091ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.723    -2.091    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.478    -1.613 f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.580    -1.033    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X43Y75         FDCE                                         f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.549     3.245    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y75         FDCE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.822    
    SLICE_X43Y75         FDCE (Recov_fdce_C_CLR)     -0.576     2.246    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.246    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.478ns (44.537%)  route 0.595ns (55.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns = ( 3.247 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.725    -2.089    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.478    -1.611 f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.595    -1.015    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y73         FDPE                                         f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.551     3.247    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.358     2.889    
                         clock uncertainty           -0.065     2.824    
    SLICE_X43Y73         FDPE (Recov_fdpe_C_PRE)     -0.530     2.294    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.294    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.478ns (44.537%)  route 0.595ns (55.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns = ( 3.247 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.725    -2.089    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.478    -1.611 f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.595    -1.015    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y73         FDPE                                         f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.551     3.247    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.358     2.889    
                         clock uncertainty           -0.065     2.824    
    SLICE_X43Y73         FDPE (Recov_fdpe_C_PRE)     -0.530     2.294    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.294    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  3.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.577    -0.413    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.183    -0.082    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X43Y75         FDCE                                         f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.844    -0.175    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y75         FDCE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.225    -0.400    
                         clock uncertainty            0.065    -0.335    
    SLICE_X43Y75         FDCE (Remov_fdce_C_CLR)     -0.145    -0.480    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.743%)  route 0.198ns (57.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.065    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y73         FDPE                                         f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.845    -0.174    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.225    -0.399    
                         clock uncertainty            0.065    -0.334    
    SLICE_X43Y73         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.482    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.743%)  route 0.198ns (57.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.065    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y73         FDPE                                         f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.845    -0.174    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.225    -0.399    
                         clock uncertainty            0.065    -0.334    
    SLICE_X43Y73         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.482    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_hdmi_vga_clk_wiz_0_0
  To Clock:  clk_out1_hdmi_vga_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.091ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.723    -2.091    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.478    -1.613 f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.580    -1.033    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X43Y75         FDCE                                         f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.549     3.245    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y75         FDCE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.822    
    SLICE_X43Y75         FDCE (Recov_fdce_C_CLR)     -0.576     2.246    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.246    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.478ns (44.537%)  route 0.595ns (55.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns = ( 3.247 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.725    -2.089    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.478    -1.611 f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.595    -1.015    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y73         FDPE                                         f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.551     3.247    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.358     2.889    
                         clock uncertainty           -0.065     2.824    
    SLICE_X43Y73         FDPE (Recov_fdpe_C_PRE)     -0.530     2.294    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.294    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.478ns (44.537%)  route 0.595ns (55.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns = ( 3.247 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.725    -2.089    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.478    -1.611 f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.595    -1.015    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y73         FDPE                                         f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.551     3.247    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.358     2.889    
                         clock uncertainty           -0.065     2.824    
    SLICE_X43Y73         FDPE (Recov_fdpe_C_PRE)     -0.530     2.294    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.294    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  3.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.577    -0.413    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.183    -0.082    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X43Y75         FDCE                                         f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.844    -0.175    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y75         FDCE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.225    -0.400    
                         clock uncertainty            0.065    -0.335    
    SLICE_X43Y75         FDCE (Remov_fdce_C_CLR)     -0.145    -0.480    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.743%)  route 0.198ns (57.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.065    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y73         FDPE                                         f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.845    -0.174    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.225    -0.399    
                         clock uncertainty            0.065    -0.334    
    SLICE_X43Y73         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.482    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.743%)  route 0.198ns (57.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.065    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y73         FDPE                                         f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.845    -0.174    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.225    -0.399    
                         clock uncertainty            0.065    -0.334    
    SLICE_X43Y73         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.482    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_hdmi_vga_clk_wiz_0_0_1
  To Clock:  clk_out1_hdmi_vga_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 3.245 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.091ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.723    -2.091    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.478    -1.613 f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.580    -1.033    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X43Y75         FDCE                                         f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.549     3.245    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y75         FDCE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.358     2.887    
                         clock uncertainty           -0.065     2.823    
    SLICE_X43Y75         FDCE (Recov_fdce_C_CLR)     -0.576     2.247    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.247    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  3.280    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.478ns (44.537%)  route 0.595ns (55.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns = ( 3.247 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.725    -2.089    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.478    -1.611 f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.595    -1.015    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y73         FDPE                                         f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.551     3.247    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.358     2.889    
                         clock uncertainty           -0.065     2.825    
    SLICE_X43Y73         FDPE (Recov_fdpe_C_PRE)     -0.530     2.295    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.295    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@5.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.478ns (44.537%)  route 0.595ns (55.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns = ( 3.247 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.725    -2.089    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.478    -1.611 f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.595    -1.015    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y73         FDPE                                         f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.696 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         1.551     3.247    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.358     2.889    
                         clock uncertainty           -0.065     2.825    
    SLICE_X43Y73         FDPE (Recov_fdpe_C_PRE)     -0.530     2.295    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.295    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  3.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.577    -0.413    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y75         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.183    -0.082    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X43Y75         FDCE                                         f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.844    -0.175    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y75         FDCE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.225    -0.400    
    SLICE_X43Y75         FDCE (Remov_fdce_C_CLR)     -0.145    -0.545    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.743%)  route 0.198ns (57.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.065    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y73         FDPE                                         f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.845    -0.174    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.225    -0.399    
    SLICE_X43Y73         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.547    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_hdmi_vga_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns - clk_out1_hdmi_vga_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.743%)  route 0.198ns (57.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.578    -0.412    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.198    -0.065    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X43Y73         FDPE                                         f  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_vga_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_vga_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  hdmi_vga_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    hdmi_vga_i/clk_wiz_0/inst/clk_in1_hdmi_vga_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  hdmi_vga_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  hdmi_vga_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=183, routed)         0.845    -0.174    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X43Y73         FDPE                                         r  hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.225    -0.399    
    SLICE_X43Y73         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.547    hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.481    





