#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55586d5e64e0 .scope module, "Complete_MIPS" "Complete_MIPS" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /OUTPUT 32 "A_Out";
    .port_info 3 /OUTPUT 32 "D_Out";
L_0x55586d5f71b0 .functor BUFZ 32, L_0x55586d630d70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
RS_0x7f6c33b123a8 .resolv tri, L_0x55586d6308d0, L_0x55586d6312e0;
L_0x55586d5f76c0 .functor BUFZ 32, RS_0x7f6c33b123a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55586d617fc0_0 .net "ADDR", 31 0, L_0x55586d630d70;  1 drivers
v0x55586d6180a0_0 .net "A_Out", 31 0, L_0x55586d5f71b0;  1 drivers
o0x7f6c33b12018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55586d618180_0 .net "CLK", 0 0, o0x7f6c33b12018;  0 drivers
v0x55586d618220_0 .net "CS", 0 0, v0x55586d6141c0_0;  1 drivers
v0x55586d618310_0 .net "D_Out", 31 0, L_0x55586d5f76c0;  1 drivers
v0x55586d618420_0 .net8 "Mem_Bus", 31 0, RS_0x7f6c33b123a8;  2 drivers
o0x7f6c33b123d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55586d618530_0 .net "RST", 0 0, o0x7f6c33b123d8;  0 drivers
v0x55586d6185d0_0 .net "WE", 0 0, v0x55586d6143c0_0;  1 drivers
S_0x55586d592200 .scope module, "CPU" "MIPS" 2 11, 3 9 0, S_0x55586d5e64e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /OUTPUT 1 "CS";
    .port_info 3 /OUTPUT 1 "WE";
    .port_info 4 /OUTPUT 32 "ADDR";
    .port_info 5 /INOUT 32 "Mem_Bus";
P_0x55586d5f9b60 .param/l "I" 0 3 36, C4<01>;
P_0x55586d5f9ba0 .param/l "J" 0 3 37, C4<10>;
P_0x55586d5f9be0 .param/l "R" 0 3 35, C4<00>;
P_0x55586d5f9c20 .param/l "add" 0 3 16, C4<100000>;
P_0x55586d5f9c60 .param/l "addi" 0 3 26, C4<001000>;
P_0x55586d5f9ca0 .param/l "and1" 0 3 19, C4<100100>;
P_0x55586d5f9ce0 .param/l "andi" 0 3 27, C4<001100>;
P_0x55586d5f9d20 .param/l "beq" 0 3 31, C4<000100>;
P_0x55586d5f9d60 .param/l "bne" 0 3 32, C4<000101>;
P_0x55586d5f9da0 .param/l "j" 0 3 33, C4<000010>;
P_0x55586d5f9de0 .param/l "jr" 0 3 24, C4<001000>;
P_0x55586d5f9e20 .param/l "lw" 0 3 29, C4<100011>;
P_0x55586d5f9e60 .param/l "or1" 0 3 20, C4<100101>;
P_0x55586d5f9ea0 .param/l "ori" 0 3 28, C4<001101>;
P_0x55586d5f9ee0 .param/l "sll" 0 3 23, C4<000000>;
P_0x55586d5f9f20 .param/l "slt" 0 3 21, C4<101010>;
P_0x55586d5f9f60 .param/l "srl" 0 3 22, C4<000010>;
P_0x55586d5f9fa0 .param/l "sub" 0 3 17, C4<100010>;
P_0x55586d5f9fe0 .param/l "sw" 0 3 30, C4<101011>;
P_0x55586d5fa020 .param/l "xor1" 0 3 18, C4<100110>;
L_0x55586d5f7d10 .functor BUFZ 32, v0x55586d5e3e70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55586d614000_0 .net "ADDR", 31 0, L_0x55586d630d70;  alias, 1 drivers
v0x55586d614100_0 .net "CLK", 0 0, o0x7f6c33b12018;  alias, 0 drivers
v0x55586d6141c0_0 .var "CS", 0 0;
v0x55586d614260_0 .net8 "Mem_Bus", 31 0, RS_0x7f6c33b123a8;  alias, 2 drivers
v0x55586d614300_0 .net "RST", 0 0, o0x7f6c33b123d8;  alias, 0 drivers
v0x55586d6143c0_0 .var "WE", 0 0;
v0x55586d614480_0 .net *"_ivl_1", 0 0, L_0x55586d61f190;  1 drivers
L_0x7f6c33ac90a8 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55586d614560_0 .net/2u *"_ivl_10", 15 0, L_0x7f6c33ac90a8;  1 drivers
v0x55586d614640_0 .net *"_ivl_13", 15 0, L_0x55586d62f560;  1 drivers
v0x55586d614720_0 .net *"_ivl_14", 31 0, L_0x55586d62f6b0;  1 drivers
L_0x7f6c33ac90f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55586d614800_0 .net/2u *"_ivl_16", 15 0, L_0x7f6c33ac90f0;  1 drivers
v0x55586d6148e0_0 .net *"_ivl_19", 15 0, L_0x55586d62f7f0;  1 drivers
v0x55586d6149c0_0 .net *"_ivl_2", 31 0, L_0x55586d61f290;  1 drivers
v0x55586d614aa0_0 .net *"_ivl_20", 31 0, L_0x55586d62f8d0;  1 drivers
L_0x7f6c33ac9138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55586d614b80_0 .net/2u *"_ivl_24", 1 0, L_0x7f6c33ac9138;  1 drivers
v0x55586d614c60_0 .net *"_ivl_26", 0 0, L_0x55586d62fc40;  1 drivers
v0x55586d614d20_0 .net *"_ivl_29", 4 0, L_0x55586d62fd30;  1 drivers
v0x55586d614e00_0 .net *"_ivl_31", 4 0, L_0x55586d62fec0;  1 drivers
v0x55586d614ee0_0 .net *"_ivl_41", 5 0, L_0x55586d6304a0;  1 drivers
L_0x7f6c33ac9180 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55586d614fc0_0 .net/2u *"_ivl_42", 5 0, L_0x7f6c33ac9180;  1 drivers
v0x55586d6150a0_0 .net *"_ivl_44", 0 0, L_0x55586d630540;  1 drivers
L_0x7f6c33ac91c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55586d615160_0 .net/2u *"_ivl_46", 1 0, L_0x7f6c33ac91c8;  1 drivers
v0x55586d615240_0 .net *"_ivl_49", 5 0, L_0x55586d6306c0;  1 drivers
L_0x7f6c33ac9018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55586d615320_0 .net *"_ivl_5", 30 0, L_0x7f6c33ac9018;  1 drivers
L_0x7f6c33ac9210 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x55586d615400_0 .net/2u *"_ivl_50", 5 0, L_0x7f6c33ac9210;  1 drivers
v0x55586d6154e0_0 .net *"_ivl_52", 0 0, L_0x55586d630760;  1 drivers
L_0x7f6c33ac9258 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55586d6155a0_0 .net/2u *"_ivl_54", 1 0, L_0x7f6c33ac9258;  1 drivers
L_0x7f6c33ac92a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55586d615680_0 .net/2u *"_ivl_56", 1 0, L_0x7f6c33ac92a0;  1 drivers
v0x55586d615760_0 .net *"_ivl_58", 1 0, L_0x55586d630970;  1 drivers
L_0x7f6c33ac9060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55586d615840_0 .net/2u *"_ivl_6", 31 0, L_0x7f6c33ac9060;  1 drivers
o0x7f6c33b128b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55586d615920_0 name=_ivl_62
v0x55586d615a00_0 .net *"_ivl_8", 0 0, L_0x55586d62f3f0;  1 drivers
v0x55586d615ac0_0 .net "alu_in_A", 31 0, L_0x55586d5f7d10;  1 drivers
v0x55586d615db0_0 .net "alu_in_B", 31 0, L_0x55586d630160;  1 drivers
v0x55586d615e90_0 .var "alu_or_mem", 0 0;
v0x55586d615f50_0 .var "alu_or_mem_save", 0 0;
v0x55586d616010_0 .var "alu_result", 31 0;
v0x55586d6160f0_0 .var "alu_result_save", 31 0;
v0x55586d6161d0_0 .net "dr", 4 0, L_0x55586d62ff60;  1 drivers
v0x55586d616290_0 .var "fetchDorI", 0 0;
v0x55586d616330_0 .net "format", 1 0, L_0x55586d630ae0;  1 drivers
v0x55586d616410_0 .net "imm_ext", 31 0, L_0x55586d62fa10;  1 drivers
v0x55586d6164f0_0 .var "instr", 31 0;
v0x55586d6165d0_0 .var "npc", 31 0;
v0x55586d6166b0_0 .var "nstate", 2 0;
v0x55586d616790_0 .var "op", 5 0;
v0x55586d616870_0 .var "opsave", 5 0;
v0x55586d616950_0 .var "pc", 31 0;
v0x55586d616a30_0 .net "readreg1", 31 0, v0x55586d5e3e70_0;  1 drivers
v0x55586d616af0_0 .net "readreg2", 31 0, v0x55586d5da470_0;  1 drivers
v0x55586d616bc0_0 .net "reg_in", 31 0, L_0x55586d6302a0;  1 drivers
v0x55586d616c90_0 .var "reg_or_imm", 0 0;
v0x55586d616d30_0 .var "reg_or_imm_save", 0 0;
v0x55586d616df0_0 .var "regw", 0 0;
v0x55586d616ec0_0 .var "state", 2 0;
v0x55586d616f80_0 .var "writing", 0 0;
E_0x55586d5b9c70/0 .event edge, v0x55586d616950_0, v0x55586d616ec0_0, v0x55586d616330_0, v0x55586d6164f0_0;
E_0x55586d5b9c70/1 .event edge, v0x55586d616870_0, v0x55586d615ac0_0, v0x55586d615db0_0, v0x55586d616410_0;
E_0x55586d5b9c70 .event/or E_0x55586d5b9c70/0, E_0x55586d5b9c70/1;
L_0x55586d61f190 .part v0x55586d6164f0_0, 15, 1;
L_0x55586d61f290 .concat [ 1 31 0 0], L_0x55586d61f190, L_0x7f6c33ac9018;
L_0x55586d62f3f0 .cmp/eq 32, L_0x55586d61f290, L_0x7f6c33ac9060;
L_0x55586d62f560 .part v0x55586d6164f0_0, 0, 16;
L_0x55586d62f6b0 .concat [ 16 16 0 0], L_0x55586d62f560, L_0x7f6c33ac90a8;
L_0x55586d62f7f0 .part v0x55586d6164f0_0, 0, 16;
L_0x55586d62f8d0 .concat [ 16 16 0 0], L_0x55586d62f7f0, L_0x7f6c33ac90f0;
L_0x55586d62fa10 .functor MUXZ 32, L_0x55586d62f8d0, L_0x55586d62f6b0, L_0x55586d62f3f0, C4<>;
L_0x55586d62fc40 .cmp/eq 2, L_0x55586d630ae0, L_0x7f6c33ac9138;
L_0x55586d62fd30 .part v0x55586d6164f0_0, 11, 5;
L_0x55586d62fec0 .part v0x55586d6164f0_0, 16, 5;
L_0x55586d62ff60 .functor MUXZ 5, L_0x55586d62fec0, L_0x55586d62fd30, L_0x55586d62fc40, C4<>;
L_0x55586d630160 .functor MUXZ 32, v0x55586d5da470_0, L_0x55586d62fa10, v0x55586d616d30_0, C4<>;
L_0x55586d6302a0 .functor MUXZ 32, v0x55586d6160f0_0, RS_0x7f6c33b123a8, v0x55586d615f50_0, C4<>;
L_0x55586d6304a0 .part v0x55586d6164f0_0, 26, 6;
L_0x55586d630540 .cmp/eq 6, L_0x55586d6304a0, L_0x7f6c33ac9180;
L_0x55586d6306c0 .part v0x55586d6164f0_0, 26, 6;
L_0x55586d630760 .cmp/eq 6, L_0x55586d6306c0, L_0x7f6c33ac9210;
L_0x55586d630970 .functor MUXZ 2, L_0x7f6c33ac92a0, L_0x7f6c33ac9258, L_0x55586d630760, C4<>;
L_0x55586d630ae0 .functor MUXZ 2, L_0x55586d630970, L_0x7f6c33ac91c8, L_0x55586d630540, C4<>;
L_0x55586d6308d0 .functor MUXZ 32, o0x7f6c33b128b8, v0x55586d5da470_0, v0x55586d616f80_0, C4<>;
L_0x55586d630d70 .functor MUXZ 32, v0x55586d6160f0_0, v0x55586d616950_0, v0x55586d616290_0, C4<>;
L_0x55586d630f60 .part v0x55586d6164f0_0, 21, 5;
L_0x55586d631000 .part v0x55586d6164f0_0, 16, 5;
S_0x55586d5e0390 .scope module, "REG" "Register" 3 64, 4 1 0, S_0x55586d592200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RegW";
    .port_info 2 /INPUT 5 "DR";
    .port_info 3 /INPUT 5 "SR1";
    .port_info 4 /INPUT 5 "SR2";
    .port_info 5 /INPUT 32 "Reg_In";
    .port_info 6 /OUTPUT 32 "ReadReg1";
    .port_info 7 /OUTPUT 32 "ReadReg2";
v0x55586d5f11f0_0 .net "CLK", 0 0, o0x7f6c33b12018;  alias, 0 drivers
v0x55586d5d9460_0 .net "DR", 4 0, L_0x55586d62ff60;  alias, 1 drivers
v0x55586d5f2200 .array "REG", 31 0, 31 0;
v0x55586d5e3e70_0 .var "ReadReg1", 31 0;
v0x55586d5da470_0 .var "ReadReg2", 31 0;
v0x55586d5cc1b0_0 .net "RegW", 0 0, v0x55586d616df0_0;  1 drivers
v0x55586d613b80_0 .net "Reg_In", 31 0, L_0x55586d6302a0;  alias, 1 drivers
v0x55586d613c60_0 .net "SR1", 4 0, L_0x55586d630f60;  1 drivers
v0x55586d613d40_0 .net "SR2", 4 0, L_0x55586d631000;  1 drivers
v0x55586d613e20_0 .var/i "i", 31 0;
E_0x55586d5ba3b0 .event posedge, v0x55586d5f11f0_0;
S_0x55586d617100 .scope module, "MEM" "Memory" 2 12, 5 1 0, S_0x55586d5e64e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CS";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 32 "ADDR";
    .port_info 4 /INOUT 32 "Mem_Bus";
L_0x7f6c33ac92e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55586d630000 .functor XNOR 1, v0x55586d6141c0_0, L_0x7f6c33ac92e8, C4<0>, C4<0>;
L_0x7f6c33ac9330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55586d5f10d0 .functor XNOR 1, v0x55586d6143c0_0, L_0x7f6c33ac9330, C4<0>, C4<0>;
L_0x55586d5d9340 .functor OR 1, L_0x55586d630000, L_0x55586d5f10d0, C4<0>, C4<0>;
v0x55586d617380_0 .net "ADDR", 31 0, L_0x55586d630d70;  alias, 1 drivers
v0x55586d617490_0 .net "CLK", 0 0, o0x7f6c33b12018;  alias, 0 drivers
v0x55586d617580_0 .net "CS", 0 0, v0x55586d6141c0_0;  alias, 1 drivers
v0x55586d617650_0 .net8 "Mem_Bus", 31 0, RS_0x7f6c33b123a8;  alias, 2 drivers
v0x55586d617720 .array "RAM", 127 0, 31 0;
v0x55586d617810_0 .net "WE", 0 0, v0x55586d6143c0_0;  alias, 1 drivers
v0x55586d6178b0_0 .net/2u *"_ivl_0", 0 0, L_0x7f6c33ac92e8;  1 drivers
o0x7f6c33b12df8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55586d617950_0 name=_ivl_10
v0x55586d617a10_0 .net *"_ivl_2", 0 0, L_0x55586d630000;  1 drivers
v0x55586d617ad0_0 .net/2u *"_ivl_4", 0 0, L_0x7f6c33ac9330;  1 drivers
v0x55586d617bb0_0 .net *"_ivl_6", 0 0, L_0x55586d5f10d0;  1 drivers
v0x55586d617c70_0 .net *"_ivl_9", 0 0, L_0x55586d5d9340;  1 drivers
v0x55586d617d30_0 .var "data_out", 31 0;
v0x55586d617e10_0 .var/i "i", 31 0;
E_0x55586d5b9e00 .event negedge, v0x55586d5f11f0_0;
L_0x55586d6312e0 .functor MUXZ 32, v0x55586d617d30_0, o0x7f6c33b12df8, L_0x55586d5d9340, C4<>;
S_0x55586d5ce750 .scope module, "mips_testbench" "mips_testbench" 6 1;
 .timescale 0 0;
P_0x55586d5b4ed0 .param/l "N" 0 6 5, +C4<00000000000000000000000000001010>;
v0x55586d61e5d0_0 .net "Address", 31 0, L_0x55586d633040;  1 drivers
v0x55586d61e6b0_0 .var "AddressTB", 31 0;
v0x55586d61e770_0 .net "Address_Mux", 31 0, L_0x55586d6338c0;  1 drivers
v0x55586d61e870_0 .var "CLK", 0 0;
v0x55586d61e910_0 .net "CS", 0 0, v0x55586d61a790_0;  1 drivers
v0x55586d61e9b0_0 .net "CS_Mux", 0 0, L_0x55586d633af0;  1 drivers
v0x55586d61ea80_0 .var "CS_TB", 0 0;
RS_0x7f6c33b134e8 .resolv tri, L_0x55586d632b50, L_0x55586d6337d0;
v0x55586d61eb20_0 .net8 "Mem_Bus_Wire", 31 0, RS_0x7f6c33b134e8;  2 drivers
v0x55586d61ec10_0 .net "WE", 0 0, v0x55586d61a990_0;  1 drivers
v0x55586d61ecb0_0 .net "WE_Mux", 0 0, L_0x55586d6339b0;  1 drivers
v0x55586d61ed80_0 .var "WE_TB", 0 0;
v0x55586d61ee20 .array "expected", 1 10, 31 0;
v0x55586d61eec0_0 .var/i "i", 31 0;
v0x55586d61ef80_0 .var "init", 0 0;
v0x55586d61f040_0 .var "rst", 0 0;
E_0x55586d5b9f60 .event posedge, v0x55586d61a990_0;
L_0x55586d6338c0 .functor MUXZ 32, L_0x55586d633040, v0x55586d61e6b0_0, v0x55586d61ef80_0, C4<>;
L_0x55586d6339b0 .functor MUXZ 1, v0x55586d61a990_0, v0x55586d61ed80_0, v0x55586d61ef80_0, C4<>;
L_0x55586d633af0 .functor MUXZ 1, v0x55586d61a790_0, v0x55586d61ea80_0, v0x55586d61ef80_0, C4<>;
S_0x55586d618760 .scope module, "CPU" "MIPS" 6 15, 3 9 0, S_0x55586d5ce750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /OUTPUT 1 "CS";
    .port_info 3 /OUTPUT 1 "WE";
    .port_info 4 /OUTPUT 32 "ADDR";
    .port_info 5 /INOUT 32 "Mem_Bus";
P_0x55586d618960 .param/l "I" 0 3 36, C4<01>;
P_0x55586d6189a0 .param/l "J" 0 3 37, C4<10>;
P_0x55586d6189e0 .param/l "R" 0 3 35, C4<00>;
P_0x55586d618a20 .param/l "add" 0 3 16, C4<100000>;
P_0x55586d618a60 .param/l "addi" 0 3 26, C4<001000>;
P_0x55586d618aa0 .param/l "and1" 0 3 19, C4<100100>;
P_0x55586d618ae0 .param/l "andi" 0 3 27, C4<001100>;
P_0x55586d618b20 .param/l "beq" 0 3 31, C4<000100>;
P_0x55586d618b60 .param/l "bne" 0 3 32, C4<000101>;
P_0x55586d618ba0 .param/l "j" 0 3 33, C4<000010>;
P_0x55586d618be0 .param/l "jr" 0 3 24, C4<001000>;
P_0x55586d618c20 .param/l "lw" 0 3 29, C4<100011>;
P_0x55586d618c60 .param/l "or1" 0 3 20, C4<100101>;
P_0x55586d618ca0 .param/l "ori" 0 3 28, C4<001101>;
P_0x55586d618ce0 .param/l "sll" 0 3 23, C4<000000>;
P_0x55586d618d20 .param/l "slt" 0 3 21, C4<101010>;
P_0x55586d618d60 .param/l "srl" 0 3 22, C4<000010>;
P_0x55586d618da0 .param/l "sub" 0 3 17, C4<100010>;
P_0x55586d618de0 .param/l "sw" 0 3 30, C4<101011>;
P_0x55586d618e20 .param/l "xor1" 0 3 18, C4<100110>;
L_0x55586d632330 .functor BUFZ 32, v0x55586d619e80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55586d61a5d0_0 .net "ADDR", 31 0, L_0x55586d633040;  alias, 1 drivers
v0x55586d61a6d0_0 .net "CLK", 0 0, v0x55586d61e870_0;  1 drivers
v0x55586d61a790_0 .var "CS", 0 0;
v0x55586d61a830_0 .net8 "Mem_Bus", 31 0, RS_0x7f6c33b134e8;  alias, 2 drivers
v0x55586d61a8d0_0 .net "RST", 0 0, v0x55586d61f040_0;  1 drivers
v0x55586d61a990_0 .var "WE", 0 0;
v0x55586d61aa50_0 .net *"_ivl_1", 0 0, L_0x55586d6313d0;  1 drivers
L_0x7f6c33ac9408 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55586d61ab30_0 .net/2u *"_ivl_10", 15 0, L_0x7f6c33ac9408;  1 drivers
v0x55586d61ac10_0 .net *"_ivl_13", 15 0, L_0x55586d631780;  1 drivers
v0x55586d61acf0_0 .net *"_ivl_14", 31 0, L_0x55586d6318a0;  1 drivers
L_0x7f6c33ac9450 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55586d61add0_0 .net/2u *"_ivl_16", 15 0, L_0x7f6c33ac9450;  1 drivers
v0x55586d61aeb0_0 .net *"_ivl_19", 15 0, L_0x55586d6319e0;  1 drivers
v0x55586d61af90_0 .net *"_ivl_2", 31 0, L_0x55586d6314a0;  1 drivers
v0x55586d61b070_0 .net *"_ivl_20", 31 0, L_0x55586d631ac0;  1 drivers
L_0x7f6c33ac9498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55586d61b150_0 .net/2u *"_ivl_24", 1 0, L_0x7f6c33ac9498;  1 drivers
v0x55586d61b230_0 .net *"_ivl_26", 0 0, L_0x55586d631ef0;  1 drivers
v0x55586d61b2f0_0 .net *"_ivl_29", 4 0, L_0x55586d631fe0;  1 drivers
v0x55586d61b3d0_0 .net *"_ivl_31", 4 0, L_0x55586d6320e0;  1 drivers
v0x55586d61b4b0_0 .net *"_ivl_41", 5 0, L_0x55586d6326a0;  1 drivers
L_0x7f6c33ac94e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55586d61b590_0 .net/2u *"_ivl_42", 5 0, L_0x7f6c33ac94e0;  1 drivers
v0x55586d61b670_0 .net *"_ivl_44", 0 0, L_0x55586d632740;  1 drivers
L_0x7f6c33ac9528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55586d61b730_0 .net/2u *"_ivl_46", 1 0, L_0x7f6c33ac9528;  1 drivers
v0x55586d61b810_0 .net *"_ivl_49", 5 0, L_0x55586d632910;  1 drivers
L_0x7f6c33ac9378 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55586d61b8f0_0 .net *"_ivl_5", 30 0, L_0x7f6c33ac9378;  1 drivers
L_0x7f6c33ac9570 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x55586d61b9d0_0 .net/2u *"_ivl_50", 5 0, L_0x7f6c33ac9570;  1 drivers
v0x55586d61bab0_0 .net *"_ivl_52", 0 0, L_0x55586d6329e0;  1 drivers
L_0x7f6c33ac95b8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55586d61bb70_0 .net/2u *"_ivl_54", 1 0, L_0x7f6c33ac95b8;  1 drivers
L_0x7f6c33ac9600 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55586d61bc50_0 .net/2u *"_ivl_56", 1 0, L_0x7f6c33ac9600;  1 drivers
v0x55586d61bd30_0 .net *"_ivl_58", 1 0, L_0x55586d632bf0;  1 drivers
L_0x7f6c33ac93c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55586d61be10_0 .net/2u *"_ivl_6", 31 0, L_0x7f6c33ac93c0;  1 drivers
o0x7f6c33b139f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55586d61bef0_0 name=_ivl_62
v0x55586d61bfd0_0 .net *"_ivl_8", 0 0, L_0x55586d631610;  1 drivers
v0x55586d61c090_0 .net "alu_in_A", 31 0, L_0x55586d632330;  1 drivers
v0x55586d61c380_0 .net "alu_in_B", 31 0, L_0x55586d6323f0;  1 drivers
v0x55586d61c460_0 .var "alu_or_mem", 0 0;
v0x55586d61c520_0 .var "alu_or_mem_save", 0 0;
v0x55586d61c5e0_0 .var "alu_result", 31 0;
v0x55586d61c6c0_0 .var "alu_result_save", 31 0;
v0x55586d61c7a0_0 .net "dr", 4 0, L_0x55586d632180;  1 drivers
v0x55586d61c860_0 .var "fetchDorI", 0 0;
v0x55586d61c900_0 .net "format", 1 0, L_0x55586d632db0;  1 drivers
v0x55586d61c9e0_0 .net "imm_ext", 31 0, L_0x55586d631c00;  1 drivers
v0x55586d61cac0_0 .var "instr", 31 0;
v0x55586d61cba0_0 .var "npc", 31 0;
v0x55586d61cc80_0 .var "nstate", 2 0;
v0x55586d61cd60_0 .var "op", 5 0;
v0x55586d61ce40_0 .var "opsave", 5 0;
v0x55586d61cf20_0 .var "pc", 31 0;
v0x55586d61d000_0 .net "readreg1", 31 0, v0x55586d619e80_0;  1 drivers
v0x55586d61d0c0_0 .net "readreg2", 31 0, v0x55586d619f60_0;  1 drivers
v0x55586d61d160_0 .net "reg_in", 31 0, L_0x55586d632530;  1 drivers
v0x55586d61d230_0 .var "reg_or_imm", 0 0;
v0x55586d61d2d0_0 .var "reg_or_imm_save", 0 0;
v0x55586d61d390_0 .var "regw", 0 0;
v0x55586d61d460_0 .var "state", 2 0;
v0x55586d61d520_0 .var "writing", 0 0;
E_0x55586d6197f0/0 .event edge, v0x55586d61cf20_0, v0x55586d61d460_0, v0x55586d61c900_0, v0x55586d61cac0_0;
E_0x55586d6197f0/1 .event edge, v0x55586d61ce40_0, v0x55586d61c090_0, v0x55586d61c380_0, v0x55586d61c9e0_0;
E_0x55586d6197f0 .event/or E_0x55586d6197f0/0, E_0x55586d6197f0/1;
L_0x55586d6313d0 .part v0x55586d61cac0_0, 15, 1;
L_0x55586d6314a0 .concat [ 1 31 0 0], L_0x55586d6313d0, L_0x7f6c33ac9378;
L_0x55586d631610 .cmp/eq 32, L_0x55586d6314a0, L_0x7f6c33ac93c0;
L_0x55586d631780 .part v0x55586d61cac0_0, 0, 16;
L_0x55586d6318a0 .concat [ 16 16 0 0], L_0x55586d631780, L_0x7f6c33ac9408;
L_0x55586d6319e0 .part v0x55586d61cac0_0, 0, 16;
L_0x55586d631ac0 .concat [ 16 16 0 0], L_0x55586d6319e0, L_0x7f6c33ac9450;
L_0x55586d631c00 .functor MUXZ 32, L_0x55586d631ac0, L_0x55586d6318a0, L_0x55586d631610, C4<>;
L_0x55586d631ef0 .cmp/eq 2, L_0x55586d632db0, L_0x7f6c33ac9498;
L_0x55586d631fe0 .part v0x55586d61cac0_0, 11, 5;
L_0x55586d6320e0 .part v0x55586d61cac0_0, 16, 5;
L_0x55586d632180 .functor MUXZ 5, L_0x55586d6320e0, L_0x55586d631fe0, L_0x55586d631ef0, C4<>;
L_0x55586d6323f0 .functor MUXZ 32, v0x55586d619f60_0, L_0x55586d631c00, v0x55586d61d2d0_0, C4<>;
L_0x55586d632530 .functor MUXZ 32, v0x55586d61c6c0_0, RS_0x7f6c33b134e8, v0x55586d61c520_0, C4<>;
L_0x55586d6326a0 .part v0x55586d61cac0_0, 26, 6;
L_0x55586d632740 .cmp/eq 6, L_0x55586d6326a0, L_0x7f6c33ac94e0;
L_0x55586d632910 .part v0x55586d61cac0_0, 26, 6;
L_0x55586d6329e0 .cmp/eq 6, L_0x55586d632910, L_0x7f6c33ac9570;
L_0x55586d632bf0 .functor MUXZ 2, L_0x7f6c33ac9600, L_0x7f6c33ac95b8, L_0x55586d6329e0, C4<>;
L_0x55586d632db0 .functor MUXZ 2, L_0x55586d632bf0, L_0x7f6c33ac9528, L_0x55586d632740, C4<>;
L_0x55586d632b50 .functor MUXZ 32, o0x7f6c33b139f8, v0x55586d619f60_0, v0x55586d61d520_0, C4<>;
L_0x55586d633040 .functor MUXZ 32, v0x55586d61c6c0_0, v0x55586d61cf20_0, v0x55586d61c860_0, C4<>;
L_0x55586d6331f0 .part v0x55586d61cac0_0, 21, 5;
L_0x55586d6333a0 .part v0x55586d61cac0_0, 16, 5;
S_0x55586d619880 .scope module, "REG" "Register" 3 64, 4 1 0, S_0x55586d618760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RegW";
    .port_info 2 /INPUT 5 "DR";
    .port_info 3 /INPUT 5 "SR1";
    .port_info 4 /INPUT 5 "SR2";
    .port_info 5 /INPUT 32 "Reg_In";
    .port_info 6 /OUTPUT 32 "ReadReg1";
    .port_info 7 /OUTPUT 32 "ReadReg2";
v0x55586d619c20_0 .net "CLK", 0 0, v0x55586d61e870_0;  alias, 1 drivers
v0x55586d619d00_0 .net "DR", 4 0, L_0x55586d632180;  alias, 1 drivers
v0x55586d619de0 .array "REG", 31 0, 31 0;
v0x55586d619e80_0 .var "ReadReg1", 31 0;
v0x55586d619f60_0 .var "ReadReg2", 31 0;
v0x55586d61a090_0 .net "RegW", 0 0, v0x55586d61d390_0;  1 drivers
v0x55586d61a150_0 .net "Reg_In", 31 0, L_0x55586d632530;  alias, 1 drivers
v0x55586d61a230_0 .net "SR1", 4 0, L_0x55586d6331f0;  1 drivers
v0x55586d61a310_0 .net "SR2", 4 0, L_0x55586d6333a0;  1 drivers
v0x55586d61a3f0_0 .var/i "i", 31 0;
E_0x55586d619ba0 .event posedge, v0x55586d619c20_0;
S_0x55586d61d6e0 .scope module, "MEM" "Memory" 6 16, 5 1 0, S_0x55586d5ce750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CS";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 32 "ADDR";
    .port_info 4 /INOUT 32 "Mem_Bus";
L_0x7f6c33ac9648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55586d632220 .functor XNOR 1, L_0x55586d633af0, L_0x7f6c33ac9648, C4<0>, C4<0>;
L_0x7f6c33ac9690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55586d6335b0 .functor XNOR 1, L_0x55586d6339b0, L_0x7f6c33ac9690, C4<0>, C4<0>;
L_0x55586d6336c0 .functor OR 1, L_0x55586d632220, L_0x55586d6335b0, C4<0>, C4<0>;
v0x55586d61d960_0 .net "ADDR", 31 0, L_0x55586d6338c0;  alias, 1 drivers
v0x55586d61da60_0 .net "CLK", 0 0, v0x55586d61e870_0;  alias, 1 drivers
v0x55586d61db70_0 .net "CS", 0 0, L_0x55586d633af0;  alias, 1 drivers
v0x55586d61dc10_0 .net8 "Mem_Bus", 31 0, RS_0x7f6c33b134e8;  alias, 2 drivers
v0x55586d61dce0 .array "RAM", 127 0, 31 0;
v0x55586d61ddd0_0 .net "WE", 0 0, L_0x55586d6339b0;  alias, 1 drivers
v0x55586d61de90_0 .net/2u *"_ivl_0", 0 0, L_0x7f6c33ac9648;  1 drivers
o0x7f6c33b13fc8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55586d61df70_0 name=_ivl_10
v0x55586d61e050_0 .net *"_ivl_2", 0 0, L_0x55586d632220;  1 drivers
v0x55586d61e110_0 .net/2u *"_ivl_4", 0 0, L_0x7f6c33ac9690;  1 drivers
v0x55586d61e1f0_0 .net *"_ivl_6", 0 0, L_0x55586d6335b0;  1 drivers
v0x55586d61e2b0_0 .net *"_ivl_9", 0 0, L_0x55586d6336c0;  1 drivers
v0x55586d61e370_0 .var "data_out", 31 0;
v0x55586d61e450_0 .var/i "i", 31 0;
E_0x55586d57ea90 .event negedge, v0x55586d619c20_0;
L_0x55586d6337d0 .functor MUXZ 32, v0x55586d61e370_0, o0x7f6c33b13fc8, L_0x55586d6336c0, C4<>;
    .scope S_0x55586d5e0390;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55586d5e3e70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55586d5da470_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55586d613e20_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55586d613e20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55586d613e20_0;
    %store/vec4a v0x55586d5f2200, 4, 0;
    %load/vec4 v0x55586d613e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55586d613e20_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x55586d5e0390;
T_1 ;
    %wait E_0x55586d5ba3b0;
    %load/vec4 v0x55586d5cc1b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x55586d613b80_0;
    %load/vec4 v0x55586d5d9460_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55586d5f2200, 0, 4;
T_1.0 ;
    %load/vec4 v0x55586d613c60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55586d5f2200, 4;
    %assign/vec4 v0x55586d5e3e70_0, 0;
    %load/vec4 v0x55586d613d40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55586d5f2200, 4;
    %assign/vec4 v0x55586d5da470_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55586d592200;
T_2 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x55586d616790_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x55586d616870_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55586d616ec0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55586d6166b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d615e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d616df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d616290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d616f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d616c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d616d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d615f50_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55586d592200;
T_3 ;
    %wait E_0x55586d5b9c70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d616290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d6141c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d6143c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d616df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d616f80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55586d616010_0, 0, 32;
    %load/vec4 v0x55586d616950_0;
    %store/vec4 v0x55586d6165d0_0, 0, 32;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x55586d616790_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d616c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d615e90_0, 0, 1;
    %load/vec4 v0x55586d616ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x55586d616950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55586d6165d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55586d6141c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55586d6166b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55586d616290_0, 0, 1;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55586d6166b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d616c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d615e90_0, 0, 1;
    %load/vec4 v0x55586d616330_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x55586d616950_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0x55586d6164f0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55586d6165d0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55586d6166b0_0, 0, 3;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x55586d616330_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0x55586d6164f0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x55586d616790_0, 0, 6;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x55586d616330_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55586d616c90_0, 0, 1;
    %load/vec4 v0x55586d6164f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x55586d616790_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55586d615e90_0, 0, 1;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x55586d6164f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 35, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55586d6164f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55586d6164f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 8, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x55586d616790_0, 0, 6;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0x55586d6164f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55586d6164f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_3.16, 4;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x55586d616790_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d616c90_0, 0, 1;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v0x55586d6164f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_3.18, 4;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x55586d616790_0, 0, 6;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x55586d6164f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_3.20, 4;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x55586d616790_0, 0, 6;
T_3.20 ;
T_3.19 ;
T_3.17 ;
T_3.15 ;
T_3.13 ;
T_3.10 ;
T_3.9 ;
T_3.7 ;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55586d6166b0_0, 0, 3;
    %load/vec4 v0x55586d616870_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_3.22, 4;
    %load/vec4 v0x55586d615ac0_0;
    %load/vec4 v0x55586d615db0_0;
    %and;
    %store/vec4 v0x55586d616010_0, 0, 32;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x55586d616870_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_3.24, 4;
    %load/vec4 v0x55586d615ac0_0;
    %load/vec4 v0x55586d615db0_0;
    %or;
    %store/vec4 v0x55586d616010_0, 0, 32;
    %jmp T_3.25;
T_3.24 ;
    %load/vec4 v0x55586d616870_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_3.26, 4;
    %load/vec4 v0x55586d615ac0_0;
    %load/vec4 v0x55586d615db0_0;
    %add;
    %store/vec4 v0x55586d616010_0, 0, 32;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0x55586d616870_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_3.28, 4;
    %load/vec4 v0x55586d615ac0_0;
    %load/vec4 v0x55586d615db0_0;
    %sub;
    %store/vec4 v0x55586d616010_0, 0, 32;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x55586d616870_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_3.30, 4;
    %load/vec4 v0x55586d615db0_0;
    %load/vec4 v0x55586d6164f0_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55586d616010_0, 0, 32;
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v0x55586d616870_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_3.32, 4;
    %load/vec4 v0x55586d615db0_0;
    %load/vec4 v0x55586d6164f0_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55586d616010_0, 0, 32;
    %jmp T_3.33;
T_3.32 ;
    %load/vec4 v0x55586d616870_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_3.34, 4;
    %load/vec4 v0x55586d615ac0_0;
    %load/vec4 v0x55586d615db0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.36, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.37, 8;
T_3.36 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.37, 8;
 ; End of false expr.
    %blend;
T_3.37;
    %store/vec4 v0x55586d616010_0, 0, 32;
    %jmp T_3.35;
T_3.34 ;
    %load/vec4 v0x55586d616870_0;
    %cmpi/e 38, 0, 6;
    %jmp/0xz  T_3.38, 4;
    %load/vec4 v0x55586d615ac0_0;
    %load/vec4 v0x55586d615db0_0;
    %xor;
    %store/vec4 v0x55586d616010_0, 0, 32;
T_3.38 ;
T_3.35 ;
T_3.33 ;
T_3.31 ;
T_3.29 ;
T_3.27 ;
T_3.25 ;
T_3.23 ;
    %load/vec4 v0x55586d615ac0_0;
    %load/vec4 v0x55586d615db0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55586d6164f0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55586d615ac0_0;
    %load/vec4 v0x55586d615db0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55586d6164f0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.40, 9;
    %load/vec4 v0x55586d616950_0;
    %load/vec4 v0x55586d616410_0;
    %add;
    %store/vec4 v0x55586d6165d0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55586d6166b0_0, 0, 3;
    %jmp T_3.41;
T_3.40 ;
    %load/vec4 v0x55586d6164f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 5, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55586d6164f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 4, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_3.42, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55586d6166b0_0, 0, 3;
    %jmp T_3.43;
T_3.42 ;
    %load/vec4 v0x55586d616870_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_3.44, 4;
    %load/vec4 v0x55586d615ac0_0;
    %store/vec4 v0x55586d6165d0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55586d6166b0_0, 0, 3;
T_3.44 ;
T_3.43 ;
T_3.41 ;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55586d6166b0_0, 0, 3;
    %load/vec4 v0x55586d616330_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v0x55586d6164f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 8, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55586d6164f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 12, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55586d6164f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_3.46, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55586d616df0_0, 0, 1;
    %jmp T_3.47;
T_3.46 ;
    %load/vec4 v0x55586d6164f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_3.48, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55586d6141c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55586d6143c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55586d616f80_0, 0, 1;
    %jmp T_3.49;
T_3.48 ;
    %load/vec4 v0x55586d6164f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_3.50, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55586d6141c0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55586d6166b0_0, 0, 3;
T_3.50 ;
T_3.49 ;
T_3.47 ;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55586d6166b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55586d6141c0_0, 0, 1;
    %load/vec4 v0x55586d6164f0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_3.52, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55586d616df0_0, 0, 1;
T_3.52 ;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55586d592200;
T_4 ;
    %wait E_0x55586d5ba3b0;
    %load/vec4 v0x55586d614300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55586d616ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55586d616950_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55586d6166b0_0;
    %assign/vec4 v0x55586d616ec0_0, 0;
    %load/vec4 v0x55586d6165d0_0;
    %assign/vec4 v0x55586d616950_0, 0;
T_4.1 ;
    %load/vec4 v0x55586d616ec0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x55586d614260_0;
    %assign/vec4 v0x55586d6164f0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55586d616ec0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x55586d616790_0;
    %assign/vec4 v0x55586d616870_0, 0;
    %load/vec4 v0x55586d616c90_0;
    %assign/vec4 v0x55586d616d30_0, 0;
    %load/vec4 v0x55586d615e90_0;
    %assign/vec4 v0x55586d615f50_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x55586d616ec0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x55586d616010_0;
    %assign/vec4 v0x55586d6160f0_0, 0;
T_4.6 ;
T_4.5 ;
T_4.3 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55586d617100;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55586d617e10_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x55586d617e10_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55586d617e10_0;
    %store/vec4a v0x55586d617720, 4, 0;
    %load/vec4 v0x55586d617e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55586d617e10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 5 15 "$readmemh", "MIPS_Instructions.txt", v0x55586d617720 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55586d617100;
T_6 ;
    %wait E_0x55586d5b9e00;
    %load/vec4 v0x55586d617580_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55586d617810_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55586d617650_0;
    %ix/getv 3, v0x55586d617380_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55586d617720, 0, 4;
T_6.0 ;
    %ix/getv 4, v0x55586d617380_0;
    %load/vec4a v0x55586d617720, 4;
    %assign/vec4 v0x55586d617d30_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55586d619880;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55586d619e80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55586d619f60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55586d61a3f0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x55586d61a3f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55586d61a3f0_0;
    %store/vec4a v0x55586d619de0, 4, 0;
    %load/vec4 v0x55586d61a3f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55586d61a3f0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x55586d619880;
T_8 ;
    %wait E_0x55586d619ba0;
    %load/vec4 v0x55586d61a090_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x55586d61a150_0;
    %load/vec4 v0x55586d619d00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55586d619de0, 0, 4;
T_8.0 ;
    %load/vec4 v0x55586d61a230_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55586d619de0, 4;
    %assign/vec4 v0x55586d619e80_0, 0;
    %load/vec4 v0x55586d61a310_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55586d619de0, 4;
    %assign/vec4 v0x55586d619f60_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55586d618760;
T_9 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x55586d61cd60_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x55586d61ce40_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55586d61d460_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55586d61cc80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d61c460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d61d390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d61c860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d61d520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d61d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d61d2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d61c520_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x55586d618760;
T_10 ;
    %wait E_0x55586d6197f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d61c860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d61a790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d61a990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d61d390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d61d520_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55586d61c5e0_0, 0, 32;
    %load/vec4 v0x55586d61cf20_0;
    %store/vec4 v0x55586d61cba0_0, 0, 32;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x55586d61cd60_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d61d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d61c460_0, 0, 1;
    %load/vec4 v0x55586d61d460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v0x55586d61cf20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55586d61cba0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55586d61a790_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55586d61cc80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55586d61c860_0, 0, 1;
    %jmp T_10.5;
T_10.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55586d61cc80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d61d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d61c460_0, 0, 1;
    %load/vec4 v0x55586d61c900_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.6, 4;
    %load/vec4 v0x55586d61cf20_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0x55586d61cac0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55586d61cba0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55586d61cc80_0, 0, 3;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x55586d61c900_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.8, 4;
    %load/vec4 v0x55586d61cac0_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x55586d61cd60_0, 0, 6;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x55586d61c900_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55586d61d230_0, 0, 1;
    %load/vec4 v0x55586d61cac0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x55586d61cd60_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55586d61c460_0, 0, 1;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0x55586d61cac0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 35, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55586d61cac0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55586d61cac0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 8, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_10.14, 4;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x55586d61cd60_0, 0, 6;
    %jmp T_10.15;
T_10.14 ;
    %load/vec4 v0x55586d61cac0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55586d61cac0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_10.16, 4;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x55586d61cd60_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d61d230_0, 0, 1;
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v0x55586d61cac0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_10.18, 4;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x55586d61cd60_0, 0, 6;
    %jmp T_10.19;
T_10.18 ;
    %load/vec4 v0x55586d61cac0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_10.20, 4;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x55586d61cd60_0, 0, 6;
T_10.20 ;
T_10.19 ;
T_10.17 ;
T_10.15 ;
T_10.13 ;
T_10.10 ;
T_10.9 ;
T_10.7 ;
    %jmp T_10.5;
T_10.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55586d61cc80_0, 0, 3;
    %load/vec4 v0x55586d61ce40_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_10.22, 4;
    %load/vec4 v0x55586d61c090_0;
    %load/vec4 v0x55586d61c380_0;
    %and;
    %store/vec4 v0x55586d61c5e0_0, 0, 32;
    %jmp T_10.23;
T_10.22 ;
    %load/vec4 v0x55586d61ce40_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_10.24, 4;
    %load/vec4 v0x55586d61c090_0;
    %load/vec4 v0x55586d61c380_0;
    %or;
    %store/vec4 v0x55586d61c5e0_0, 0, 32;
    %jmp T_10.25;
T_10.24 ;
    %load/vec4 v0x55586d61ce40_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_10.26, 4;
    %load/vec4 v0x55586d61c090_0;
    %load/vec4 v0x55586d61c380_0;
    %add;
    %store/vec4 v0x55586d61c5e0_0, 0, 32;
    %jmp T_10.27;
T_10.26 ;
    %load/vec4 v0x55586d61ce40_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_10.28, 4;
    %load/vec4 v0x55586d61c090_0;
    %load/vec4 v0x55586d61c380_0;
    %sub;
    %store/vec4 v0x55586d61c5e0_0, 0, 32;
    %jmp T_10.29;
T_10.28 ;
    %load/vec4 v0x55586d61ce40_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_10.30, 4;
    %load/vec4 v0x55586d61c380_0;
    %load/vec4 v0x55586d61cac0_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55586d61c5e0_0, 0, 32;
    %jmp T_10.31;
T_10.30 ;
    %load/vec4 v0x55586d61ce40_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_10.32, 4;
    %load/vec4 v0x55586d61c380_0;
    %load/vec4 v0x55586d61cac0_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55586d61c5e0_0, 0, 32;
    %jmp T_10.33;
T_10.32 ;
    %load/vec4 v0x55586d61ce40_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_10.34, 4;
    %load/vec4 v0x55586d61c090_0;
    %load/vec4 v0x55586d61c380_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.36, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.37, 8;
T_10.36 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.37, 8;
 ; End of false expr.
    %blend;
T_10.37;
    %store/vec4 v0x55586d61c5e0_0, 0, 32;
    %jmp T_10.35;
T_10.34 ;
    %load/vec4 v0x55586d61ce40_0;
    %cmpi/e 38, 0, 6;
    %jmp/0xz  T_10.38, 4;
    %load/vec4 v0x55586d61c090_0;
    %load/vec4 v0x55586d61c380_0;
    %xor;
    %store/vec4 v0x55586d61c5e0_0, 0, 32;
T_10.38 ;
T_10.35 ;
T_10.33 ;
T_10.31 ;
T_10.29 ;
T_10.27 ;
T_10.25 ;
T_10.23 ;
    %load/vec4 v0x55586d61c090_0;
    %load/vec4 v0x55586d61c380_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55586d61cac0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55586d61c090_0;
    %load/vec4 v0x55586d61c380_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55586d61cac0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_10.40, 9;
    %load/vec4 v0x55586d61cf20_0;
    %load/vec4 v0x55586d61c9e0_0;
    %add;
    %store/vec4 v0x55586d61cba0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55586d61cc80_0, 0, 3;
    %jmp T_10.41;
T_10.40 ;
    %load/vec4 v0x55586d61cac0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 5, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55586d61cac0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 4, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_10.42, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55586d61cc80_0, 0, 3;
    %jmp T_10.43;
T_10.42 ;
    %load/vec4 v0x55586d61ce40_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_10.44, 4;
    %load/vec4 v0x55586d61c090_0;
    %store/vec4 v0x55586d61cba0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55586d61cc80_0, 0, 3;
T_10.44 ;
T_10.43 ;
T_10.41 ;
    %jmp T_10.5;
T_10.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55586d61cc80_0, 0, 3;
    %load/vec4 v0x55586d61c900_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v0x55586d61cac0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 8, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55586d61cac0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 12, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55586d61cac0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_10.46, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55586d61d390_0, 0, 1;
    %jmp T_10.47;
T_10.46 ;
    %load/vec4 v0x55586d61cac0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_10.48, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55586d61a790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55586d61a990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55586d61d520_0, 0, 1;
    %jmp T_10.49;
T_10.48 ;
    %load/vec4 v0x55586d61cac0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_10.50, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55586d61a790_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55586d61cc80_0, 0, 3;
T_10.50 ;
T_10.49 ;
T_10.47 ;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55586d61cc80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55586d61a790_0, 0, 1;
    %load/vec4 v0x55586d61cac0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_10.52, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55586d61d390_0, 0, 1;
T_10.52 ;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55586d618760;
T_11 ;
    %wait E_0x55586d619ba0;
    %load/vec4 v0x55586d61a8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55586d61d460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55586d61cf20_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55586d61cc80_0;
    %assign/vec4 v0x55586d61d460_0, 0;
    %load/vec4 v0x55586d61cba0_0;
    %assign/vec4 v0x55586d61cf20_0, 0;
T_11.1 ;
    %load/vec4 v0x55586d61d460_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x55586d61a830_0;
    %assign/vec4 v0x55586d61cac0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x55586d61d460_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x55586d61cd60_0;
    %assign/vec4 v0x55586d61ce40_0, 0;
    %load/vec4 v0x55586d61d230_0;
    %assign/vec4 v0x55586d61d2d0_0, 0;
    %load/vec4 v0x55586d61c460_0;
    %assign/vec4 v0x55586d61c520_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x55586d61d460_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v0x55586d61c5e0_0;
    %assign/vec4 v0x55586d61c6c0_0, 0;
T_11.6 ;
T_11.5 ;
T_11.3 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55586d61d6e0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55586d61e450_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x55586d61e450_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55586d61e450_0;
    %store/vec4a v0x55586d61dce0, 4, 0;
    %load/vec4 v0x55586d61e450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55586d61e450_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %vpi_call 5 15 "$readmemh", "MIPS_Instructions.txt", v0x55586d61dce0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x55586d61d6e0;
T_13 ;
    %wait E_0x55586d57ea90;
    %load/vec4 v0x55586d61db70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55586d61ddd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55586d61dc10_0;
    %ix/getv 3, v0x55586d61d960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55586d61dce0, 0, 4;
T_13.0 ;
    %ix/getv 4, v0x55586d61d960_0;
    %load/vec4a v0x55586d61dce0, 4;
    %assign/vec4 v0x55586d61e370_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55586d5ce750;
T_14 ;
    %delay 10, 0;
    %load/vec4 v0x55586d61e870_0;
    %inv;
    %store/vec4 v0x55586d61e870_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55586d5ce750;
T_15 ;
    %vpi_call 6 26 "$dumpfile", "mips.vcd" {0 0 0};
    %vpi_call 6 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55586d5ce750 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55586d61ee20, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55586d61ee20, 4, 0;
    %pushi/vec4 24, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55586d61ee20, 4, 0;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55586d61ee20, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55586d61ee20, 4, 0;
    %pushi/vec4 22, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55586d61ee20, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55586d61ee20, 4, 0;
    %pushi/vec4 288, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55586d61ee20, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55586d61ee20, 4, 0;
    %pushi/vec4 4268066, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55586d61ee20, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55586d61e870_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x55586d5ce750;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55586d61f040_0, 0, 1;
    %wait E_0x55586d619ba0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55586d61ef80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55586d61ea80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55586d61ed80_0, 0;
    %wait E_0x55586d619ba0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55586d61ea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55586d61ed80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55586d61ef80_0, 0;
    %wait E_0x55586d619ba0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55586d61f040_0, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55586d61eec0_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x55586d61eec0_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_16.1, 5;
    %wait E_0x55586d5b9f60;
    %wait E_0x55586d57ea90;
    %load/vec4 v0x55586d61eb20_0;
    %load/vec4 v0x55586d61eec0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55586d61ee20, 4;
    %cmp/ne;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x55586d61eec0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55586d61ee20, 4;
    %vpi_call 6 56 "$display", "Output mismatch: got %d, expect %d", v0x55586d61eb20_0, S<0,vec4,u32> {1 0 0};
T_16.2 ;
    %load/vec4 v0x55586d61eec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55586d61eec0_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %vpi_call 6 59 "$display", "Testing Finished:" {0 0 0};
    %vpi_call 6 60 "$finish" {0 0 0};
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "complete_mips.v";
    "MIPS.v";
    "Register.v";
    "Memory.v";
    "mips_testbench.v";
