strict digraph "" {
	node [label="\N"];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f09e9999890>",
		fillcolor=turquoise,
		label="19:BL
present_state <= 1'b1;
next_state <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f09e99994d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f09e9999750>]",
		style=filled,
		typ=Block];
	"Leaf_12:AL"	[def_var="['present_state', 'next_state']",
		label="Leaf_12:AL"];
	"19:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f09e9999b90>",
		fillcolor=turquoise,
		label="15:BL
present_state <= 1'b0;
next_state <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f09e99998d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f09e9999a50>]",
		style=filled,
		typ=Block];
	"15:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"19:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f09e9999bd0>",
		fillcolor=lightcyan,
		label="19:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"19:CA" -> "19:BL"	[cond="[]",
		lineno=None];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f09e9999c50>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"14:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f09e9999c90>",
		fillcolor=linen,
		label="14:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"13:BL" -> "14:CS"	[cond="[]",
		lineno=None];
	"23:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f09e9999dd0>",
		fillcolor=lightcyan,
		label="23:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f09e9999e10>",
		fillcolor=turquoise,
		label="23:BL
present_state <= 1'b0;
next_state <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f09e9999e50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f09e9999fd0>]",
		style=filled,
		typ=Block];
	"23:CA" -> "23:BL"	[cond="[]",
		lineno=None];
	"15:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f09e9999d50>",
		fillcolor=lightcyan,
		label="15:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"15:CA" -> "15:BL"	[cond="[]",
		lineno=None];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f09e9992190>",
		clk_sens=False,
		fillcolor=gold,
		label="12:AL",
		sens="['out']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['out']"];
	"12:AL" -> "13:BL"	[cond="[]",
		lineno=None];
	"14:CS" -> "19:CA"	[cond="['out']",
		label=out,
		lineno=14];
	"14:CS" -> "23:CA"	[cond="['out']",
		label=out,
		lineno=14];
	"14:CS" -> "15:CA"	[cond="['out']",
		label=out,
		lineno=14];
	"23:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
}
