Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jul 26 15:21:02 2024
| Host         : DESKTOP-3JDODKJ running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
| Design       : top
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 26620 |     0 |    242400 | 10.98 |
|   LUT as Logic             | 23109 |     0 |    242400 |  9.53 |
|   LUT as Memory            |  3511 |     0 |    112800 |  3.11 |
|     LUT as Distributed RAM |    32 |     0 |           |       |
|     LUT as Shift Register  |  3479 |     0 |           |       |
| CLB Registers              | 41130 |     0 |    484800 |  8.48 |
|   Register as Flip Flop    | 41111 |     0 |    484800 |  8.48 |
|   Register as Latch        |    19 |     0 |    484800 | <0.01 |
| CARRY8                     |   593 |     0 |     30300 |  1.96 |
| F7 Muxes                   |   911 |     0 |    121200 |  0.75 |
| F8 Muxes                   |   166 |     0 |     60600 |  0.27 |
| F9 Muxes                   |     0 |     0 |     30300 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 66    |          Yes |           - |          Set |
| 2990  |          Yes |           - |        Reset |
| 354   |          Yes |         Set |            - |
| 37720 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| CLB                                       |  6674 |     0 |     30300 | 22.03 |
|   CLBL                                    |  3829 |     0 |           |       |
|   CLBM                                    |  2845 |     0 |           |       |
| LUT as Logic                              | 23109 |     0 |    242400 |  9.53 |
|   using O5 output only                    |   645 |       |           |       |
|   using O6 output only                    | 19708 |       |           |       |
|   using O5 and O6                         |  2756 |       |           |       |
| LUT as Memory                             |  3511 |     0 |    112800 |  3.11 |
|   LUT as Distributed RAM                  |    32 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |     0 |       |           |       |
|     using O5 and O6                       |    32 |       |           |       |
|   LUT as Shift Register                   |  3479 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |   911 |       |           |       |
|     using O5 and O6                       |  2568 |       |           |       |
| LUT Flip Flop Pairs                       | 15261 |     0 |    242400 |  6.30 |
|   fully used LUT-FF pairs                 |  2013 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 13012 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  9894 |       |           |       |
| Unique Control Sets                       |  1732 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 73.5 |     0 |       600 | 12.25 |
|   RAMB36/FIFO*    |   65 |     0 |       600 | 10.83 |
|     RAMB36E2 only |   65 |       |           |       |
|   RAMB18          |   17 |     0 |      1200 |  1.42 |
|     RAMB18E2 only |   17 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1920 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |  128 |   128 |       520 | 24.62 |
| HPIOB            |   62 |    62 |       416 | 14.90 |
|   INPUT          |   54 |       |           |       |
|   OUTPUT         |    6 |       |           |       |
|   BIDIR          |    2 |       |           |       |
| HRIO             |   66 |    66 |       104 | 63.46 |
|   INPUT          |   54 |       |           |       |
|   OUTPUT         |   10 |       |           |       |
|   BIDIR          |    2 |       |           |       |
| HPIOBDIFFINBUF   |   27 |    27 |       192 | 14.06 |
|   DIFFINBUF      |   27 |    27 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |   26 |    26 |        48 | 54.17 |
|   DIFFINBUF      |   26 |    26 |           |       |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |   48 |    48 |       520 |  9.23 |
|   ISERDES        |   48 |    48 |           |       |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    8 |     0 |       480 |  1.67 |
|   BUFGCE             |    8 |     0 |       240 |  3.33 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    1 |     0 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 37720 |            Register |
| LUT6       | 13157 |                 CLB |
| LUT4       |  4851 |                 CLB |
| SRL16E     |  3345 |                 CLB |
| LUT5       |  3027 |                 CLB |
| FDCE       |  2971 |            Register |
| SRLC32E    |  2664 |                 CLB |
| LUT3       |  2647 |                 CLB |
| LUT2       |  1569 |                 CLB |
| MUXF7      |   911 |                 CLB |
| LUT1       |   614 |                 CLB |
| CARRY8     |   593 |                 CLB |
| FDSE       |   354 |            Register |
| MUXF8      |   166 |                 CLB |
| FDPE       |    66 |            Register |
| RAMB36E2   |    65 |           Block Ram |
| RAMD32     |    56 |                 CLB |
| IBUFCTRL   |    55 |              Others |
| DIFFINBUF  |    53 |                 I/O |
| ISERDESE3  |    48 |                 I/O |
| IDELAYE3   |    48 |                 I/O |
| SRLC16E    |    38 |                 CLB |
| LDCE       |    19 |            Register |
| RAMB18E2   |    17 |           Block Ram |
| OBUF       |    16 |                 I/O |
| RAMS32     |     8 |                 CLB |
| BUFGCE     |     8 |               Clock |
| OBUFT      |     4 |                 I/O |
| INBUF      |     2 |                 I/O |
| MMCME3_ADV |     1 |               Clock |
| BSCANE2    |     1 |       Configuration |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------+------+
|   Ref Name   | Used |
+--------------+------+
| ila_2        |    8 |
| ila_0        |    8 |
| fifo3        |    8 |
| fifo2        |    8 |
| sys_clk_mmcm |    1 |
| ila_4        |    1 |
| ila_3        |    1 |
| ila_1        |    1 |
| fifo_ttt     |    1 |
| fifo4        |    1 |
| dbg_hub_CV   |    1 |
+--------------+------+


