# Up/Down Decade Counter

## ğŸ“Œ Overview
This repository contains the Verilog HDL design and simulation of an **Up/Down Decade (MOD-10) Counter**.  
The counter operates between **0 and 9** and changes its counting direction based on a **select control signal**, making the design simple, efficient, and suitable for academic learning as well as FPGA-based digital projects.

## ğŸ¯ Objective
- Design an Up/Down Decade counter using **Verilog HDL**
- Control counting direction using a **select input**
- Implement proper **MOD-10 wrap-around logic**
- Verify functionality through **testbench simulation and waveform observation**

## ğŸ”§ Counter Operation
| Select (`sel`) | Operation |
|---------------|-----------|
| 0 | Up Counter (0 â†’ 9 â†’ 0) |
| 1 | Down Counter (9 â†’ 0 â†’ 9) |

## âš™ï¸ Module Inputs and Output

### Inputs
- `clk` â†’ Clock signal  
- `reset` â†’ Asynchronous active-high reset  
- `sel` â†’ Counter direction select  

### Output
- `count[3:0]` â†’ 4-bit counter value (range **0â€“9**)

## ğŸ§  Working Principle
When the reset signal is asserted, the counter initializes to **0**.  
On every **positive edge of the clock**:

- If `sel = 0`, the counter **increments** until it reaches **9**, then wraps back to **0**.  
- If `sel = 1`, the counter **decrements** until it reaches **0**, then wraps back to **9**.  

This ensures correct **decade (MOD-10) counting behavior** in both directions.

## ğŸ“‚ Project Structure
```
Up-Down-Decade-Counter/
â”‚
â”œâ”€â”€ src/
â”‚   â””â”€â”€ up_down_decade_counter.v
â”‚
â”œâ”€â”€ testbench/
â”‚   â””â”€â”€ counter_tb.v
â”‚
â”œâ”€â”€ simulation/
â”‚   â””â”€â”€ waveform.png
â”‚
â””â”€â”€ README.md
```

## ğŸ§ª Simulation
The design can be simulated using:

- **Xilinx Vivado**
- **ModelSim**
- **Icarus Verilog with GTKWave**

The testbench should:
- Generate a clock signal  
- Apply reset  
- Toggle the select input between Up and Down modes  
- Verify the counter output using waveform observation  

## ğŸ“š Applications
- Digital clocks and timers  
- Frequency division circuits  
- Sequential control systems  
- FPGA and digital electronics laboratory experiments  

## ğŸ‘¤ Author
**Arya Biswas**  
B.Tech Electronics Engineering Student  
