{
  "processor": "Intel 80486",
  "manufacturer": "Intel",
  "year": 1989,
  "schema_version": "1.0",
  "source": "Intel i486 Processor Programmer's Reference Manual, 1990, Appendix C",
  "clock_mhz_range": "25-100",
  "instruction_count": 175,
  "notes": "First pipelined x86. On-chip 8KB unified cache and FPU. Most ALU register-register operations complete in 1 clock. Cycle counts assume cache hit. Pipeline is 5 stages: PF, D1, D2, EX, WB.",
  "instructions": [
    {"mnemonic": "MOV", "operands": "reg, reg", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Register to register. Single cycle"},
    {"mnemonic": "MOV", "operands": "reg, mem", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Memory to register (cache hit)"},
    {"mnemonic": "MOV", "operands": "mem, reg", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Register to memory (cache hit)"},
    {"mnemonic": "MOV", "operands": "reg, imm", "bytes": 3, "cycles": 1, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Immediate to register"},
    {"mnemonic": "MOV", "operands": "mem, imm", "bytes": 3, "cycles": 1, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Immediate to memory"},
    {"mnemonic": "MOV", "operands": "seg, reg16", "bytes": 2, "cycles": 3, "cycles_note": "3 real / 9 protected", "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Register to segment register"},
    {"mnemonic": "MOVSX", "operands": "reg, reg/mem", "bytes": 3, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move with sign extension"},
    {"mnemonic": "MOVZX", "operands": "reg, reg/mem", "bytes": 3, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move with zero extension"},
    {"mnemonic": "PUSH", "operands": "reg32", "bytes": 1, "cycles": 1, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Push register"},
    {"mnemonic": "PUSH", "operands": "mem", "bytes": 2, "cycles": 4, "category": "stack", "addressing_mode": "memory", "flags_affected": "none", "notes": "Push memory"},
    {"mnemonic": "PUSH", "operands": "imm", "bytes": 5, "cycles": 1, "category": "stack", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Push immediate"},
    {"mnemonic": "POP", "operands": "reg32", "bytes": 1, "cycles": 1, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Pop register (4 for pop mem)"},
    {"mnemonic": "POP", "operands": "mem", "bytes": 2, "cycles": 6, "category": "stack", "addressing_mode": "memory", "flags_affected": "none", "notes": "Pop to memory"},
    {"mnemonic": "PUSHA", "operands": "", "bytes": 1, "cycles": 11, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Push all registers"},
    {"mnemonic": "POPA", "operands": "", "bytes": 1, "cycles": 9, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Pop all registers"},
    {"mnemonic": "PUSHF", "operands": "", "bytes": 1, "cycles": 4, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Push EFLAGS"},
    {"mnemonic": "POPF", "operands": "", "bytes": 1, "cycles": 9, "category": "stack", "addressing_mode": "implied", "flags_affected": "all", "notes": "Pop EFLAGS"},
    {"mnemonic": "XCHG", "operands": "reg, reg", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Exchange register with register"},
    {"mnemonic": "XCHG", "operands": "reg, mem", "bytes": 2, "cycles": 5, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Exchange with memory (LOCK implied)"},
    {"mnemonic": "LEA", "operands": "reg, mem", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load effective address, single cycle"},
    {"mnemonic": "XLAT", "operands": "", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "implied", "flags_affected": "none", "notes": "Table lookup"},
    {"mnemonic": "BSWAP", "operands": "reg32", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Byte swap (486 new)"},
    {"mnemonic": "XADD", "operands": "reg, reg", "bytes": 3, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF CF", "notes": "Exchange and add (486 new)"},
    {"mnemonic": "CMPXCHG", "operands": "reg, reg", "bytes": 3, "cycles": 6, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF CF", "notes": "Compare and exchange (486 new)"},
    {"mnemonic": "IN", "operands": "AL/EAX, imm8", "bytes": 2, "cycles": 14, "category": "io", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Input from port"},
    {"mnemonic": "OUT", "operands": "imm8, AL/EAX", "bytes": 2, "cycles": 16, "category": "io", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Output to port"},
    {"mnemonic": "ADD", "operands": "reg, reg", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF CF", "notes": "Add register to register, single cycle"},
    {"mnemonic": "ADD", "operands": "reg, mem", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "memory", "flags_affected": "OF SF ZF AF PF CF", "notes": "Add memory to register"},
    {"mnemonic": "ADD", "operands": "mem, reg", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "memory", "flags_affected": "OF SF ZF AF PF CF", "notes": "Add register to memory"},
    {"mnemonic": "ADD", "operands": "reg, imm", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OF SF ZF AF PF CF", "notes": "Add immediate to register"},
    {"mnemonic": "ADD", "operands": "mem, imm", "bytes": 3, "cycles": 3, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OF SF ZF AF PF CF", "notes": "Add immediate to memory"},
    {"mnemonic": "ADC", "operands": "reg, reg", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF CF", "notes": "Add with carry"},
    {"mnemonic": "SUB", "operands": "reg, reg", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF CF", "notes": "Subtract register, single cycle"},
    {"mnemonic": "SUB", "operands": "reg, mem", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "memory", "flags_affected": "OF SF ZF AF PF CF", "notes": "Subtract memory"},
    {"mnemonic": "SUB", "operands": "reg, imm", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OF SF ZF AF PF CF", "notes": "Subtract immediate"},
    {"mnemonic": "SBB", "operands": "reg, reg", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF CF", "notes": "Subtract with borrow"},
    {"mnemonic": "INC", "operands": "reg32", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF", "notes": "Increment register, single cycle"},
    {"mnemonic": "INC", "operands": "mem", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "memory", "flags_affected": "OF SF ZF AF PF", "notes": "Increment memory"},
    {"mnemonic": "DEC", "operands": "reg32", "bytes": 1, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF", "notes": "Decrement register, single cycle"},
    {"mnemonic": "DEC", "operands": "mem", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "memory", "flags_affected": "OF SF ZF AF PF", "notes": "Decrement memory"},
    {"mnemonic": "NEG", "operands": "reg", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF CF", "notes": "Negate register"},
    {"mnemonic": "CMP", "operands": "reg, reg", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF AF PF CF", "notes": "Compare register, single cycle"},
    {"mnemonic": "CMP", "operands": "reg, mem", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "memory", "flags_affected": "OF SF ZF AF PF CF", "notes": "Compare memory"},
    {"mnemonic": "CMP", "operands": "reg, imm", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OF SF ZF AF PF CF", "notes": "Compare immediate"},
    {"mnemonic": "MUL", "operands": "reg8", "bytes": 2, "cycles": 13, "cycles_note": "13-18", "category": "multiply", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Unsigned multiply byte"},
    {"mnemonic": "MUL", "operands": "reg16", "bytes": 2, "cycles": 13, "cycles_note": "13-26", "category": "multiply", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Unsigned multiply word"},
    {"mnemonic": "MUL", "operands": "reg32", "bytes": 2, "cycles": 13, "cycles_note": "13-42", "category": "multiply", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Unsigned multiply dword"},
    {"mnemonic": "IMUL", "operands": "reg8", "bytes": 2, "cycles": 13, "cycles_note": "13-18", "category": "multiply", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Signed multiply byte"},
    {"mnemonic": "IMUL", "operands": "reg16", "bytes": 2, "cycles": 13, "cycles_note": "13-26", "category": "multiply", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Signed multiply word"},
    {"mnemonic": "IMUL", "operands": "reg32", "bytes": 2, "cycles": 13, "cycles_note": "13-42", "category": "multiply", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Signed multiply dword"},
    {"mnemonic": "IMUL", "operands": "reg, reg, imm", "bytes": 4, "cycles": 13, "cycles_note": "13-26 (16-bit) / 13-42 (32-bit)", "category": "multiply", "addressing_mode": "immediate", "flags_affected": "OF CF", "notes": "Three-operand signed multiply"},
    {"mnemonic": "DIV", "operands": "reg8", "bytes": 2, "cycles": 16, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Unsigned divide byte"},
    {"mnemonic": "DIV", "operands": "reg16", "bytes": 2, "cycles": 24, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Unsigned divide word"},
    {"mnemonic": "DIV", "operands": "reg32", "bytes": 2, "cycles": 40, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Unsigned divide dword"},
    {"mnemonic": "IDIV", "operands": "reg8", "bytes": 2, "cycles": 19, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Signed divide byte"},
    {"mnemonic": "IDIV", "operands": "reg16", "bytes": 2, "cycles": 27, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Signed divide word"},
    {"mnemonic": "IDIV", "operands": "reg32", "bytes": 2, "cycles": 43, "category": "divide", "addressing_mode": "register", "flags_affected": "undefined", "notes": "Signed divide dword"},
    {"mnemonic": "AND", "operands": "reg, reg", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Logical AND, single cycle"},
    {"mnemonic": "AND", "operands": "reg, imm", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OF SF ZF PF CF", "notes": "AND immediate"},
    {"mnemonic": "OR", "operands": "reg, reg", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Logical OR, single cycle"},
    {"mnemonic": "OR", "operands": "reg, imm", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OF SF ZF PF CF", "notes": "OR immediate"},
    {"mnemonic": "XOR", "operands": "reg, reg", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Logical XOR, single cycle"},
    {"mnemonic": "XOR", "operands": "reg, imm", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OF SF ZF PF CF", "notes": "XOR immediate"},
    {"mnemonic": "NOT", "operands": "reg", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "One's complement"},
    {"mnemonic": "TEST", "operands": "reg, reg", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Test (AND without store)"},
    {"mnemonic": "TEST", "operands": "reg, imm", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "OF SF ZF PF CF", "notes": "Test immediate"},
    {"mnemonic": "SHL", "operands": "reg, 1", "bytes": 2, "cycles": 3, "category": "bit", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Shift left by 1"},
    {"mnemonic": "SHL", "operands": "reg, CL", "bytes": 2, "cycles": 3, "category": "bit", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Shift left by CL"},
    {"mnemonic": "SHL", "operands": "reg, imm8", "bytes": 3, "cycles": 2, "category": "bit", "addressing_mode": "immediate", "flags_affected": "OF SF ZF PF CF", "notes": "Shift left by immediate"},
    {"mnemonic": "SHR", "operands": "reg, 1", "bytes": 2, "cycles": 3, "category": "bit", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Shift right logical"},
    {"mnemonic": "SHR", "operands": "reg, imm8", "bytes": 3, "cycles": 2, "category": "bit", "addressing_mode": "immediate", "flags_affected": "OF SF ZF PF CF", "notes": "Shift right by immediate"},
    {"mnemonic": "SAR", "operands": "reg, 1", "bytes": 2, "cycles": 3, "category": "bit", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Shift right arithmetic"},
    {"mnemonic": "SAR", "operands": "reg, imm8", "bytes": 3, "cycles": 2, "category": "bit", "addressing_mode": "immediate", "flags_affected": "OF SF ZF PF CF", "notes": "Arithmetic shift right by immediate"},
    {"mnemonic": "SHLD", "operands": "reg, reg, imm8", "bytes": 4, "cycles": 2, "category": "bit", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Double precision shift left"},
    {"mnemonic": "SHRD", "operands": "reg, reg, imm8", "bytes": 4, "cycles": 2, "category": "bit", "addressing_mode": "register", "flags_affected": "OF SF ZF PF CF", "notes": "Double precision shift right"},
    {"mnemonic": "ROL", "operands": "reg, 1", "bytes": 2, "cycles": 3, "category": "bit", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Rotate left"},
    {"mnemonic": "ROR", "operands": "reg, 1", "bytes": 2, "cycles": 3, "category": "bit", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Rotate right"},
    {"mnemonic": "RCL", "operands": "reg, 1", "bytes": 2, "cycles": 3, "category": "bit", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Rotate left through carry"},
    {"mnemonic": "RCR", "operands": "reg, 1", "bytes": 2, "cycles": 3, "category": "bit", "addressing_mode": "register", "flags_affected": "OF CF", "notes": "Rotate right through carry"},
    {"mnemonic": "BT", "operands": "reg, reg", "bytes": 3, "cycles": 3, "category": "bit", "addressing_mode": "register", "flags_affected": "CF", "notes": "Bit test"},
    {"mnemonic": "BTS", "operands": "reg, reg", "bytes": 3, "cycles": 6, "category": "bit", "addressing_mode": "register", "flags_affected": "CF", "notes": "Bit test and set"},
    {"mnemonic": "BTR", "operands": "reg, reg", "bytes": 3, "cycles": 6, "category": "bit", "addressing_mode": "register", "flags_affected": "CF", "notes": "Bit test and reset"},
    {"mnemonic": "BTC", "operands": "reg, reg", "bytes": 3, "cycles": 6, "category": "bit", "addressing_mode": "register", "flags_affected": "CF", "notes": "Bit test and complement"},
    {"mnemonic": "BSF", "operands": "reg, reg", "bytes": 3, "cycles": 7, "cycles_note": "6-42", "category": "bit", "addressing_mode": "register", "flags_affected": "ZF", "notes": "Bit scan forward"},
    {"mnemonic": "BSR", "operands": "reg, reg", "bytes": 3, "cycles": 7, "cycles_note": "6-103", "category": "bit", "addressing_mode": "register", "flags_affected": "ZF", "notes": "Bit scan reverse"},
    {"mnemonic": "SETcc", "operands": "reg8", "bytes": 3, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Set byte on condition (single cycle)"},
    {"mnemonic": "MOVS", "operands": "byte/dword", "bytes": 1, "cycles": 7, "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Move string element"},
    {"mnemonic": "REP MOVS", "operands": "dword", "bytes": 2, "cycles": 3, "cycles_note": "12+3n (dword aligned)", "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Fast dword move with burst transfers"},
    {"mnemonic": "CMPS", "operands": "byte/dword", "bytes": 1, "cycles": 8, "category": "string", "addressing_mode": "implied", "flags_affected": "OF SF ZF AF PF CF", "notes": "Compare string"},
    {"mnemonic": "SCAS", "operands": "byte/dword", "bytes": 1, "cycles": 6, "category": "string", "addressing_mode": "implied", "flags_affected": "OF SF ZF AF PF CF", "notes": "Scan string"},
    {"mnemonic": "LODS", "operands": "byte/dword", "bytes": 1, "cycles": 5, "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Load string"},
    {"mnemonic": "STOS", "operands": "byte/dword", "bytes": 1, "cycles": 4, "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Store string"},
    {"mnemonic": "REP STOS", "operands": "dword", "bytes": 2, "cycles": 4, "cycles_note": "7+4n", "category": "string", "addressing_mode": "implied", "flags_affected": "none", "notes": "Repeat store"},
    {"mnemonic": "JMP", "operands": "short", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump short"},
    {"mnemonic": "JMP", "operands": "near", "bytes": 5, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Jump near"},
    {"mnemonic": "JMP", "operands": "reg32", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Jump indirect register"},
    {"mnemonic": "JMP", "operands": "mem32", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "memory", "flags_affected": "none", "notes": "Jump indirect memory"},
    {"mnemonic": "Jcc", "operands": "short", "bytes": 2, "cycles": 3, "cycles_note": "3 taken / 1 not taken", "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Conditional jump"},
    {"mnemonic": "CALL", "operands": "near", "bytes": 5, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Call near"},
    {"mnemonic": "CALL", "operands": "reg32", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Call indirect register"},
    {"mnemonic": "CALL", "operands": "far", "bytes": 7, "cycles": 18, "cycles_note": "18 real / 20 protected", "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Call far"},
    {"mnemonic": "RET", "operands": "(near)", "bytes": 1, "cycles": 5, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return near"},
    {"mnemonic": "RET", "operands": "(far)", "bytes": 1, "cycles": 13, "cycles_note": "13 real / 18 protected", "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return far"},
    {"mnemonic": "LOOP", "operands": "short", "bytes": 2, "cycles": 7, "cycles_note": "7 taken / 6 not taken", "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Loop"},
    {"mnemonic": "INT", "operands": "imm8", "bytes": 2, "cycles": 26, "cycles_note": "26 real / 44 protected", "category": "control", "addressing_mode": "immediate", "flags_affected": "IF TF", "notes": "Software interrupt"},
    {"mnemonic": "IRET", "operands": "", "bytes": 1, "cycles": 15, "cycles_note": "15 real / 36 protected", "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Interrupt return"},
    {"mnemonic": "NOP", "operands": "", "bytes": 1, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation, single cycle"},
    {"mnemonic": "HLT", "operands": "", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt"},
    {"mnemonic": "CLC", "operands": "", "bytes": 1, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "CF", "notes": "Clear carry"},
    {"mnemonic": "STC", "operands": "", "bytes": 1, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "CF", "notes": "Set carry"},
    {"mnemonic": "CMC", "operands": "", "bytes": 1, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "CF", "notes": "Complement carry"},
    {"mnemonic": "CLD", "operands": "", "bytes": 1, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "DF", "notes": "Clear direction"},
    {"mnemonic": "STD", "operands": "", "bytes": 1, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "DF", "notes": "Set direction"},
    {"mnemonic": "CLI", "operands": "", "bytes": 1, "cycles": 5, "category": "special", "addressing_mode": "implied", "flags_affected": "IF", "notes": "Clear interrupt flag"},
    {"mnemonic": "STI", "operands": "", "bytes": 1, "cycles": 5, "category": "special", "addressing_mode": "implied", "flags_affected": "IF", "notes": "Set interrupt flag"},
    {"mnemonic": "INVD", "operands": "", "bytes": 2, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Invalidate cache (486 new)"},
    {"mnemonic": "WBINVD", "operands": "", "bytes": 2, "cycles": 5, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Write back and invalidate cache (486 new)"},
    {"mnemonic": "INVLPG", "operands": "mem", "bytes": 3, "cycles": 12, "category": "protection", "addressing_mode": "memory", "flags_affected": "none", "notes": "Invalidate TLB entry (486 new)"},
    {"mnemonic": "FLD", "operands": "mem32/64/80", "bytes": 2, "cycles": 3, "category": "float", "addressing_mode": "memory", "flags_affected": "none", "notes": "Load floating point (on-chip FPU)"},
    {"mnemonic": "FST", "operands": "mem32/64", "bytes": 2, "cycles": 3, "category": "float", "addressing_mode": "memory", "flags_affected": "none", "notes": "Store floating point"},
    {"mnemonic": "FADD", "operands": "ST, ST(i)", "bytes": 2, "cycles": 8, "cycles_note": "8-20", "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "FP add (on-chip FPU)"},
    {"mnemonic": "FSUB", "operands": "ST, ST(i)", "bytes": 2, "cycles": 8, "cycles_note": "8-20", "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "FP subtract"},
    {"mnemonic": "FMUL", "operands": "ST, ST(i)", "bytes": 2, "cycles": 16, "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "FP multiply"},
    {"mnemonic": "FDIV", "operands": "ST, ST(i)", "bytes": 2, "cycles": 73, "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "FP divide"},
    {"mnemonic": "FSQRT", "operands": "", "bytes": 2, "cycles": 83, "cycles_note": "83-87", "category": "float", "addressing_mode": "implied", "flags_affected": "none", "notes": "FP square root"},
    {"mnemonic": "FCOM", "operands": "ST(i)", "bytes": 2, "cycles": 4, "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "FP compare"},
    {"mnemonic": "FABS", "operands": "", "bytes": 2, "cycles": 3, "category": "float", "addressing_mode": "implied", "flags_affected": "none", "notes": "FP absolute value"},
    {"mnemonic": "FCHS", "operands": "", "bytes": 2, "cycles": 3, "category": "float", "addressing_mode": "implied", "flags_affected": "none", "notes": "FP change sign"},
    {"mnemonic": "FSIN", "operands": "", "bytes": 2, "cycles": 257, "cycles_note": "193-279", "category": "float", "addressing_mode": "implied", "flags_affected": "none", "notes": "FP sine"},
    {"mnemonic": "FCOS", "operands": "", "bytes": 2, "cycles": 257, "cycles_note": "193-279", "category": "float", "addressing_mode": "implied", "flags_affected": "none", "notes": "FP cosine"}
  ]
}
