Info: Generated by version: 19.2 build 57
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/bram.qsys --block-symbol-file --output-directory=/home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/bram --family="Arria 10" --part=10AX115N2F40E2LG
Progress: Loading bram_ip_test/bram.qsys
Progress: Reading input file
Progress: Adding VexRiscvAxi4_0 [altera_generic_component 1.0]
Progress: Parameterizing module VexRiscvAxi4_0
Progress: Adding clock_in [altera_generic_component 1.0]
Progress: Parameterizing module clock_in
Progress: Adding master_0 [altera_generic_component 1.0]
Progress: Parameterizing module master_0
Progress: Adding onchip_memory [altera_generic_component 1.0]
Progress: Parameterizing module onchip_memory
Progress: Adding onchip_memory2 [altera_generic_component 1.0]
Progress: Parameterizing module onchip_memory2
Progress: Adding ram_1port_0 [altera_generic_component 1.0]
Progress: Parameterizing module ram_1port_0
Progress: Adding reset_in [altera_generic_component 1.0]
Progress: Parameterizing module reset_in
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: bram.VexRiscvAxi4_0: Warnings found in IP parameterization.
Warning: bram.VexRiscvAxi4_0: VexRiscvAxi4_0.softwareInterrupt must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: bram.VexRiscvAxi4_0: VexRiscvAxi4_0.jtag must be exported, or connected to a matching conduit as it has unconnected inputs.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/bram.qsys --synthesis=VERILOG --output-directory=/home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/bram --family="Arria 10" --part=10AX115N2F40E2LG
Progress: Loading bram_ip_test/bram.qsys
Progress: Reading input file
Progress: Adding VexRiscvAxi4_0 [altera_generic_component 1.0]
Progress: Parameterizing module VexRiscvAxi4_0
Progress: Adding clock_in [altera_generic_component 1.0]
Progress: Parameterizing module clock_in
Progress: Adding master_0 [altera_generic_component 1.0]
Progress: Parameterizing module master_0
Progress: Adding onchip_memory [altera_generic_component 1.0]
Progress: Parameterizing module onchip_memory
Progress: Adding onchip_memory2 [altera_generic_component 1.0]
Progress: Parameterizing module onchip_memory2
Progress: Adding ram_1port_0 [altera_generic_component 1.0]
Progress: Parameterizing module ram_1port_0
Progress: Adding reset_in [altera_generic_component 1.0]
Progress: Parameterizing module reset_in
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: bram.VexRiscvAxi4_0: Warnings found in IP parameterization.
Warning: bram.VexRiscvAxi4_0: VexRiscvAxi4_0.softwareInterrupt must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: bram.VexRiscvAxi4_0: VexRiscvAxi4_0.jtag must be exported, or connected to a matching conduit as it has unconnected inputs.
Info: bram: "Transforming system: bram"
Info: bram: "Naming system components in system: bram"
Info: bram: "Processing generation queue"
Info: bram: "Generating: bram"
Info: bram: "Generating: bram_VexRiscvAxi4_0"
Info: bram: "Generating: bram_clock_in"
Info: bram: "Generating: bram_master_0"
Info: bram: "Generating: bram_onchip_memory2_0"
Info: bram: "Generating: bram_reset_in"
Info: bram: "Generating: bram_altera_mm_interconnect_191_gm3s52a"
Info: bram: "Generating: bram_altera_irq_mapper_191_u6o76qa"
Info: bram: "Generating: altera_reset_controller"
Info: bram: "Generating: bram_altera_merlin_axi_translator_191_fz5443y"
Info: bram: "Generating: bram_altera_merlin_master_translator_191_g7h47bq"
Info: bram: "Generating: bram_altera_merlin_slave_translator_191_x56fcki"
Info: bram: "Generating: bram_altera_merlin_axi_master_ni_191_vbkraky"
Info: bram: "Generating: bram_altera_merlin_master_agent_191_mpbm6tq"
Info: bram: "Generating: bram_altera_merlin_slave_agent_191_ncfkfri"
Info: bram: "Generating: bram_altera_avalon_sc_fifo_191_e5eqkcq"
Info: bram: "Generating: bram_altera_merlin_router_191_ozwfnza"
Info: bram: "Generating: bram_altera_merlin_router_191_ob7ymby"
Info: bram: "Generating: bram_altera_merlin_burst_adapter_191_2h5uf5i"
Info: bram: "Generating: bram_altera_merlin_demultiplexer_191_ply4cda"
Info: bram: "Generating: bram_altera_merlin_multiplexer_191_bvvxa3q"
Info: bram: "Generating: bram_altera_merlin_demultiplexer_191_myfhcmi"
Info: bram: "Generating: bram_altera_merlin_multiplexer_191_ccgdhaq"
Info: bram: Done "bram" with 23 modules, 33 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
