-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
-- Date        : Tue May 13 14:01:09 2025
-- Host        : 5CD322B2FW running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_Pooling_0_0_sim_netlist.vhdl
-- Design      : design_1_Pooling_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_CTRL_s_axi is
  port (
    ap_start : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CTRL_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CTRL_RVALID : out STD_LOGIC;
    in_image : out STD_LOGIC_VECTOR ( 63 downto 0 );
    max_pool_image : out STD_LOGIC_VECTOR ( 62 downto 0 );
    min_pool_image : out STD_LOGIC_VECTOR ( 62 downto 0 );
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_ap_ready_reg_0 : in STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_CTRL_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_CTRL_s_axi is
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_0 : STD_LOGIC;
  signal auto_restart_status_reg_n_0 : STD_LOGIC;
  signal \^in_image\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_ready_i_1_n_0 : STD_LOGIC;
  signal int_ap_start1 : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_0\ : STD_LOGIC;
  signal int_in_image : STD_LOGIC;
  signal int_in_image15_out : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr8_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal int_max_pool_image : STD_LOGIC;
  signal int_max_pool_image19_out : STD_LOGIC;
  signal \int_max_pool_image_reg_n_0_[0]\ : STD_LOGIC;
  signal int_min_pool_image : STD_LOGIC;
  signal int_min_pool_image23_out : STD_LOGIC;
  signal \int_min_pool_image_reg_n_0_[0]\ : STD_LOGIC;
  signal int_task_ap_done : STD_LOGIC;
  signal int_task_ap_done0 : STD_LOGIC;
  signal int_task_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_task_ap_done_i_3_n_0 : STD_LOGIC;
  signal int_task_ap_done_i_4_n_0 : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal \^max_pool_image\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \^min_pool_image\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \or\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or0_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or1_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or2_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or3_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or4_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal p_26_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_7_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_8_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal rdata_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[0]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[10]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[10]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[11]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[11]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[12]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[12]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[13]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[13]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[14]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[15]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[16]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[16]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[17]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[17]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[18]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[18]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[19]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[19]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[1]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[20]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[20]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[21]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[21]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[22]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[22]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[23]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[23]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[24]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[24]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[25]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[25]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[26]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[26]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[27]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[27]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[28]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[28]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[29]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[29]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[2]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[30]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[30]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[3]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[4]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[5]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[6]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[7]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[8]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[8]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[9]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[9]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[9]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[9]_i_5_n_0\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^s_axi_ctrl_bvalid\ : STD_LOGIC;
  signal \^s_axi_ctrl_rvalid\ : STD_LOGIC;
  signal task_ap_done : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair4";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "rddata:100,rdidle:010,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "rddata:100,rdidle:010,iSTATE:001";
  attribute SOFT_HLUTNM of \FSM_onehot_wstate[3]_i_1\ : label is "soft_lutpair3";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_ier[1]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \int_in_image[0]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_in_image[10]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_in_image[11]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_in_image[12]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_in_image[13]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_in_image[14]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_in_image[15]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_in_image[16]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_in_image[17]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_in_image[18]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_in_image[19]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_in_image[1]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_in_image[20]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_in_image[21]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_in_image[22]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_in_image[23]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_in_image[24]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_in_image[25]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_in_image[26]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_in_image[27]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_in_image[28]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_in_image[29]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_in_image[2]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_in_image[30]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_in_image[31]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_in_image[32]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_in_image[33]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_in_image[34]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_in_image[35]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_in_image[36]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_in_image[37]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_in_image[38]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_in_image[39]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_in_image[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_in_image[40]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_in_image[41]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_in_image[42]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_in_image[43]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_in_image[44]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_in_image[45]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_in_image[46]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_in_image[47]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_in_image[48]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_in_image[49]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_in_image[4]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_in_image[50]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_in_image[51]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_in_image[52]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_in_image[53]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_in_image[54]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_in_image[55]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_in_image[56]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_in_image[57]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_in_image[58]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_in_image[59]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_in_image[5]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_in_image[60]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_in_image[61]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_in_image[62]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_in_image[63]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_in_image[6]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_in_image[7]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_in_image[8]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_in_image[9]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_max_pool_image[0]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_max_pool_image[10]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_max_pool_image[11]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_max_pool_image[12]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_max_pool_image[13]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_max_pool_image[14]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_max_pool_image[15]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_max_pool_image[16]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_max_pool_image[17]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_max_pool_image[18]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_max_pool_image[19]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_max_pool_image[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_max_pool_image[20]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_max_pool_image[21]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_max_pool_image[22]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_max_pool_image[23]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_max_pool_image[24]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_max_pool_image[25]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_max_pool_image[26]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_max_pool_image[27]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_max_pool_image[28]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_max_pool_image[29]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_max_pool_image[2]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_max_pool_image[30]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_max_pool_image[31]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_max_pool_image[32]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_max_pool_image[33]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_max_pool_image[34]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_max_pool_image[35]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_max_pool_image[36]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_max_pool_image[37]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_max_pool_image[38]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_max_pool_image[39]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_max_pool_image[3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_max_pool_image[40]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_max_pool_image[41]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_max_pool_image[42]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_max_pool_image[43]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_max_pool_image[44]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_max_pool_image[45]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_max_pool_image[46]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_max_pool_image[47]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_max_pool_image[48]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_max_pool_image[49]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_max_pool_image[4]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_max_pool_image[50]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_max_pool_image[51]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_max_pool_image[52]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_max_pool_image[53]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_max_pool_image[54]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_max_pool_image[55]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_max_pool_image[56]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_max_pool_image[57]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_max_pool_image[58]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_max_pool_image[59]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_max_pool_image[5]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_max_pool_image[60]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_max_pool_image[61]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_max_pool_image[62]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_max_pool_image[63]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_max_pool_image[6]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_max_pool_image[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_max_pool_image[8]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_max_pool_image[9]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_min_pool_image[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_min_pool_image[10]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_min_pool_image[11]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_min_pool_image[12]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_min_pool_image[13]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_min_pool_image[14]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_min_pool_image[15]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_min_pool_image[16]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_min_pool_image[17]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_min_pool_image[18]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_min_pool_image[19]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_min_pool_image[1]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_min_pool_image[20]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_min_pool_image[21]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_min_pool_image[22]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_min_pool_image[23]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_min_pool_image[24]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_min_pool_image[25]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_min_pool_image[26]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_min_pool_image[27]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_min_pool_image[28]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_min_pool_image[29]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_min_pool_image[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_min_pool_image[30]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_min_pool_image[31]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_min_pool_image[33]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_min_pool_image[34]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_min_pool_image[35]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_min_pool_image[36]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_min_pool_image[37]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_min_pool_image[38]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_min_pool_image[39]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_min_pool_image[3]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_min_pool_image[40]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_min_pool_image[41]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_min_pool_image[42]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_min_pool_image[43]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_min_pool_image[44]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_min_pool_image[45]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_min_pool_image[46]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_min_pool_image[47]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_min_pool_image[48]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_min_pool_image[49]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_min_pool_image[4]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_min_pool_image[50]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_min_pool_image[51]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_min_pool_image[52]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_min_pool_image[53]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_min_pool_image[54]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_min_pool_image[55]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_min_pool_image[56]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_min_pool_image[57]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_min_pool_image[58]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_min_pool_image[59]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_min_pool_image[5]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_min_pool_image[60]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_min_pool_image[61]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_min_pool_image[62]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_min_pool_image[63]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_min_pool_image[6]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_min_pool_image[7]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_min_pool_image[8]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_min_pool_image[9]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of int_task_ap_done_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of int_task_ap_done_i_3 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of int_task_ap_done_i_4 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rdata_data[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rdata_data[1]_i_3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \rdata_data[1]_i_4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rdata_data[9]_i_4\ : label is "soft_lutpair101";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  ap_start <= \^ap_start\;
  in_image(63 downto 0) <= \^in_image\(63 downto 0);
  interrupt <= \^interrupt\;
  max_pool_image(62 downto 0) <= \^max_pool_image\(62 downto 0);
  min_pool_image(62 downto 0) <= \^min_pool_image\(62 downto 0);
  s_axi_CTRL_BVALID <= \^s_axi_ctrl_bvalid\;
  s_axi_CTRL_RVALID <= \^s_axi_ctrl_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F727"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CTRL_ARVALID,
      I2 => \^s_axi_ctrl_rvalid\,
      I3 => s_axi_CTRL_RREADY,
      O => rnext(1)
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_CTRL_RREADY,
      I1 => \^s_axi_ctrl_rvalid\,
      I2 => s_axi_CTRL_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      O => rnext(2)
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => reset
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => \^s_axi_ctrl_rvalid\,
      R => reset
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0C1D1D"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CTRL_AWVALID,
      I3 => s_axi_CTRL_BREADY,
      I4 => \^s_axi_ctrl_bvalid\,
      O => \FSM_onehot_wstate[1]_i_1_n_0\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_CTRL_AWVALID,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_CTRL_BREADY,
      I1 => \^s_axi_ctrl_bvalid\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[3]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => reset
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => reset
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_0\,
      Q => \^s_axi_ctrl_bvalid\,
      R => reset
    );
auto_restart_status_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => p_8_in(7),
      I1 => \^ap_start\,
      I2 => Q(0),
      I3 => auto_restart_status_reg_n_0,
      O => auto_restart_status_i_1_n_0
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_0,
      Q => auto_restart_status_reg_n_0,
      R => reset
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_8_in(2),
      R => reset
    );
int_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => p_8_in(7),
      I1 => int_ap_ready_reg_0,
      I2 => int_task_ap_done0,
      I3 => int_ap_ready,
      O => int_ap_ready_i_1_n_0
    );
int_ap_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_CTRL_ARVALID,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => int_task_ap_done_i_3_n_0,
      O => int_task_ap_done0
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_0,
      Q => int_ap_ready,
      R => reset
    );
int_ap_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBF888"
    )
        port map (
      I0 => p_8_in(7),
      I1 => int_ap_ready_reg_0,
      I2 => s_axi_CTRL_WDATA(0),
      I3 => int_ap_start1,
      I4 => \^ap_start\,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => p_26_in,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => s_axi_CTRL_WSTRB(0),
      O => int_ap_start1
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^ap_start\,
      R => reset
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => p_26_in,
      I4 => \int_ier[1]_i_2_n_0\,
      I5 => p_8_in(7),
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => p_8_in(7),
      R => reset
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => p_26_in,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \int_ier[1]_i_2_n_0\,
      I5 => p_7_in(0),
      O => int_gie_i_1_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => p_7_in(0),
      R => reset
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => p_26_in,
      I5 => p_6_in(0),
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => p_26_in,
      I5 => p_6_in(1),
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(0),
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[4]\,
      O => \int_ier[1]_i_2_n_0\
    );
\int_ier[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      O => p_26_in
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => p_6_in(0),
      R => reset
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => p_6_in(1),
      R => reset
    );
\int_in_image[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(0),
      O => or4_out(0)
    );
\int_in_image[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(10),
      O => or4_out(10)
    );
\int_in_image[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(11),
      O => or4_out(11)
    );
\int_in_image[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(12),
      O => or4_out(12)
    );
\int_in_image[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(13),
      O => or4_out(13)
    );
\int_in_image[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(14),
      O => or4_out(14)
    );
\int_in_image[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(15),
      O => or4_out(15)
    );
\int_in_image[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(16),
      O => or4_out(16)
    );
\int_in_image[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(17),
      O => or4_out(17)
    );
\int_in_image[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(18),
      O => or4_out(18)
    );
\int_in_image[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(19),
      O => or4_out(19)
    );
\int_in_image[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(1),
      O => or4_out(1)
    );
\int_in_image[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(20),
      O => or4_out(20)
    );
\int_in_image[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(21),
      O => or4_out(21)
    );
\int_in_image[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(22),
      O => or4_out(22)
    );
\int_in_image[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(23),
      O => or4_out(23)
    );
\int_in_image[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(24),
      O => or4_out(24)
    );
\int_in_image[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(25),
      O => or4_out(25)
    );
\int_in_image[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(26),
      O => or4_out(26)
    );
\int_in_image[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(27),
      O => or4_out(27)
    );
\int_in_image[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(28),
      O => or4_out(28)
    );
\int_in_image[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(29),
      O => or4_out(29)
    );
\int_in_image[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(2),
      O => or4_out(2)
    );
\int_in_image[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(30),
      O => or4_out(30)
    );
\int_in_image[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => s_axi_CTRL_WVALID,
      O => int_in_image15_out
    );
\int_in_image[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(31),
      O => or4_out(31)
    );
\int_in_image[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(32),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(0),
      O => or3_out(0)
    );
\int_in_image[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(33),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(1),
      O => or3_out(1)
    );
\int_in_image[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(34),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(2),
      O => or3_out(2)
    );
\int_in_image[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(35),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(3),
      O => or3_out(3)
    );
\int_in_image[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(36),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(4),
      O => or3_out(4)
    );
\int_in_image[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(37),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(5),
      O => or3_out(5)
    );
\int_in_image[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(38),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(6),
      O => or3_out(6)
    );
\int_in_image[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(39),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(7),
      O => or3_out(7)
    );
\int_in_image[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(3),
      O => or4_out(3)
    );
\int_in_image[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(40),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(8),
      O => or3_out(8)
    );
\int_in_image[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(41),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(9),
      O => or3_out(9)
    );
\int_in_image[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(42),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(10),
      O => or3_out(10)
    );
\int_in_image[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(43),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(11),
      O => or3_out(11)
    );
\int_in_image[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(44),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(12),
      O => or3_out(12)
    );
\int_in_image[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(45),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(13),
      O => or3_out(13)
    );
\int_in_image[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(46),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(14),
      O => or3_out(14)
    );
\int_in_image[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(47),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(15),
      O => or3_out(15)
    );
\int_in_image[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(48),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(16),
      O => or3_out(16)
    );
\int_in_image[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(49),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(17),
      O => or3_out(17)
    );
\int_in_image[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(4),
      O => or4_out(4)
    );
\int_in_image[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(50),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(18),
      O => or3_out(18)
    );
\int_in_image[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(51),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(19),
      O => or3_out(19)
    );
\int_in_image[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(52),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(20),
      O => or3_out(20)
    );
\int_in_image[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(53),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(21),
      O => or3_out(21)
    );
\int_in_image[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(54),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(22),
      O => or3_out(22)
    );
\int_in_image[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(55),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(23),
      O => or3_out(23)
    );
\int_in_image[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(56),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(24),
      O => or3_out(24)
    );
\int_in_image[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(57),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(25),
      O => or3_out(25)
    );
\int_in_image[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(58),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(26),
      O => or3_out(26)
    );
\int_in_image[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(59),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(27),
      O => or3_out(27)
    );
\int_in_image[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(5),
      O => or4_out(5)
    );
\int_in_image[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(60),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(28),
      O => or3_out(28)
    );
\int_in_image[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(61),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(29),
      O => or3_out(29)
    );
\int_in_image[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(62),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(30),
      O => or3_out(30)
    );
\int_in_image[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => s_axi_CTRL_WVALID,
      O => int_in_image
    );
\int_in_image[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(63),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(31),
      O => or3_out(31)
    );
\int_in_image[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(6),
      O => or4_out(6)
    );
\int_in_image[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(7),
      O => or4_out(7)
    );
\int_in_image[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(8),
      O => or4_out(8)
    );
\int_in_image[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^in_image\(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(9),
      O => or4_out(9)
    );
\int_in_image_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(0),
      Q => \^in_image\(0),
      R => reset
    );
\int_in_image_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(10),
      Q => \^in_image\(10),
      R => reset
    );
\int_in_image_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(11),
      Q => \^in_image\(11),
      R => reset
    );
\int_in_image_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(12),
      Q => \^in_image\(12),
      R => reset
    );
\int_in_image_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(13),
      Q => \^in_image\(13),
      R => reset
    );
\int_in_image_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(14),
      Q => \^in_image\(14),
      R => reset
    );
\int_in_image_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(15),
      Q => \^in_image\(15),
      R => reset
    );
\int_in_image_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(16),
      Q => \^in_image\(16),
      R => reset
    );
\int_in_image_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(17),
      Q => \^in_image\(17),
      R => reset
    );
\int_in_image_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(18),
      Q => \^in_image\(18),
      R => reset
    );
\int_in_image_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(19),
      Q => \^in_image\(19),
      R => reset
    );
\int_in_image_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(1),
      Q => \^in_image\(1),
      R => reset
    );
\int_in_image_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(20),
      Q => \^in_image\(20),
      R => reset
    );
\int_in_image_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(21),
      Q => \^in_image\(21),
      R => reset
    );
\int_in_image_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(22),
      Q => \^in_image\(22),
      R => reset
    );
\int_in_image_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(23),
      Q => \^in_image\(23),
      R => reset
    );
\int_in_image_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(24),
      Q => \^in_image\(24),
      R => reset
    );
\int_in_image_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(25),
      Q => \^in_image\(25),
      R => reset
    );
\int_in_image_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(26),
      Q => \^in_image\(26),
      R => reset
    );
\int_in_image_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(27),
      Q => \^in_image\(27),
      R => reset
    );
\int_in_image_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(28),
      Q => \^in_image\(28),
      R => reset
    );
\int_in_image_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(29),
      Q => \^in_image\(29),
      R => reset
    );
\int_in_image_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(2),
      Q => \^in_image\(2),
      R => reset
    );
\int_in_image_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(30),
      Q => \^in_image\(30),
      R => reset
    );
\int_in_image_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(31),
      Q => \^in_image\(31),
      R => reset
    );
\int_in_image_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(0),
      Q => \^in_image\(32),
      R => reset
    );
\int_in_image_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(1),
      Q => \^in_image\(33),
      R => reset
    );
\int_in_image_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(2),
      Q => \^in_image\(34),
      R => reset
    );
\int_in_image_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(3),
      Q => \^in_image\(35),
      R => reset
    );
\int_in_image_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(4),
      Q => \^in_image\(36),
      R => reset
    );
\int_in_image_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(5),
      Q => \^in_image\(37),
      R => reset
    );
\int_in_image_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(6),
      Q => \^in_image\(38),
      R => reset
    );
\int_in_image_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(7),
      Q => \^in_image\(39),
      R => reset
    );
\int_in_image_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(3),
      Q => \^in_image\(3),
      R => reset
    );
\int_in_image_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(8),
      Q => \^in_image\(40),
      R => reset
    );
\int_in_image_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(9),
      Q => \^in_image\(41),
      R => reset
    );
\int_in_image_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(10),
      Q => \^in_image\(42),
      R => reset
    );
\int_in_image_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(11),
      Q => \^in_image\(43),
      R => reset
    );
\int_in_image_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(12),
      Q => \^in_image\(44),
      R => reset
    );
\int_in_image_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(13),
      Q => \^in_image\(45),
      R => reset
    );
\int_in_image_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(14),
      Q => \^in_image\(46),
      R => reset
    );
\int_in_image_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(15),
      Q => \^in_image\(47),
      R => reset
    );
\int_in_image_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(16),
      Q => \^in_image\(48),
      R => reset
    );
\int_in_image_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(17),
      Q => \^in_image\(49),
      R => reset
    );
\int_in_image_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(4),
      Q => \^in_image\(4),
      R => reset
    );
\int_in_image_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(18),
      Q => \^in_image\(50),
      R => reset
    );
\int_in_image_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(19),
      Q => \^in_image\(51),
      R => reset
    );
\int_in_image_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(20),
      Q => \^in_image\(52),
      R => reset
    );
\int_in_image_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(21),
      Q => \^in_image\(53),
      R => reset
    );
\int_in_image_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(22),
      Q => \^in_image\(54),
      R => reset
    );
\int_in_image_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(23),
      Q => \^in_image\(55),
      R => reset
    );
\int_in_image_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(24),
      Q => \^in_image\(56),
      R => reset
    );
\int_in_image_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(25),
      Q => \^in_image\(57),
      R => reset
    );
\int_in_image_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(26),
      Q => \^in_image\(58),
      R => reset
    );
\int_in_image_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(27),
      Q => \^in_image\(59),
      R => reset
    );
\int_in_image_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(5),
      Q => \^in_image\(5),
      R => reset
    );
\int_in_image_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(28),
      Q => \^in_image\(60),
      R => reset
    );
\int_in_image_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(29),
      Q => \^in_image\(61),
      R => reset
    );
\int_in_image_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(30),
      Q => \^in_image\(62),
      R => reset
    );
\int_in_image_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image,
      D => or3_out(31),
      Q => \^in_image\(63),
      R => reset
    );
\int_in_image_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(6),
      Q => \^in_image\(6),
      R => reset
    );
\int_in_image_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(7),
      Q => \^in_image\(7),
      R => reset
    );
\int_in_image_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(8),
      Q => \^in_image\(8),
      R => reset
    );
\int_in_image_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_in_image15_out,
      D => or4_out(9),
      Q => \^in_image\(9),
      R => reset
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => p_7_in(0),
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => reset
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_isr8_out,
      I2 => int_ap_ready_reg_0,
      I3 => p_6_in(0),
      I4 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => p_26_in,
      O => int_isr8_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => int_isr8_out,
      I2 => p_6_in(1),
      I3 => int_ap_ready_reg_0,
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => reset
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => p_1_in,
      R => reset
    );
\int_max_pool_image[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_max_pool_image_reg_n_0_[0]\,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(0),
      O => or2_out(0)
    );
\int_max_pool_image[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(10),
      O => or2_out(10)
    );
\int_max_pool_image[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(11),
      O => or2_out(11)
    );
\int_max_pool_image[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(12),
      O => or2_out(12)
    );
\int_max_pool_image[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(13),
      O => or2_out(13)
    );
\int_max_pool_image[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(14),
      O => or2_out(14)
    );
\int_max_pool_image[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(15),
      O => or2_out(15)
    );
\int_max_pool_image[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(15),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(16),
      O => or2_out(16)
    );
\int_max_pool_image[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(17),
      O => or2_out(17)
    );
\int_max_pool_image[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(18),
      O => or2_out(18)
    );
\int_max_pool_image[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(19),
      O => or2_out(19)
    );
\int_max_pool_image[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(1),
      O => or2_out(1)
    );
\int_max_pool_image[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(20),
      O => or2_out(20)
    );
\int_max_pool_image[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(21),
      O => or2_out(21)
    );
\int_max_pool_image[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(22),
      O => or2_out(22)
    );
\int_max_pool_image[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(23),
      O => or2_out(23)
    );
\int_max_pool_image[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(23),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(24),
      O => or2_out(24)
    );
\int_max_pool_image[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(25),
      O => or2_out(25)
    );
\int_max_pool_image[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(26),
      O => or2_out(26)
    );
\int_max_pool_image[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(27),
      O => or2_out(27)
    );
\int_max_pool_image[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(28),
      O => or2_out(28)
    );
\int_max_pool_image[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(29),
      O => or2_out(29)
    );
\int_max_pool_image[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(2),
      O => or2_out(2)
    );
\int_max_pool_image[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(30),
      O => or2_out(30)
    );
\int_max_pool_image[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => s_axi_CTRL_WVALID,
      I5 => \^fsm_onehot_wstate_reg[2]_0\,
      O => int_max_pool_image19_out
    );
\int_max_pool_image[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(31),
      O => or2_out(31)
    );
\int_max_pool_image[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(31),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(0),
      O => or1_out(0)
    );
\int_max_pool_image[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(32),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(1),
      O => or1_out(1)
    );
\int_max_pool_image[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(33),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(2),
      O => or1_out(2)
    );
\int_max_pool_image[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(34),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(3),
      O => or1_out(3)
    );
\int_max_pool_image[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(35),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(4),
      O => or1_out(4)
    );
\int_max_pool_image[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(36),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(5),
      O => or1_out(5)
    );
\int_max_pool_image[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(37),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(6),
      O => or1_out(6)
    );
\int_max_pool_image[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(38),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(7),
      O => or1_out(7)
    );
\int_max_pool_image[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(3),
      O => or2_out(3)
    );
\int_max_pool_image[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(39),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(8),
      O => or1_out(8)
    );
\int_max_pool_image[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(40),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(9),
      O => or1_out(9)
    );
\int_max_pool_image[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(41),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(10),
      O => or1_out(10)
    );
\int_max_pool_image[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(42),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(11),
      O => or1_out(11)
    );
\int_max_pool_image[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(43),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(12),
      O => or1_out(12)
    );
\int_max_pool_image[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(44),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(13),
      O => or1_out(13)
    );
\int_max_pool_image[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(45),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(14),
      O => or1_out(14)
    );
\int_max_pool_image[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(46),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(15),
      O => or1_out(15)
    );
\int_max_pool_image[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(47),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(16),
      O => or1_out(16)
    );
\int_max_pool_image[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(48),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(17),
      O => or1_out(17)
    );
\int_max_pool_image[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(4),
      O => or2_out(4)
    );
\int_max_pool_image[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(49),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(18),
      O => or1_out(18)
    );
\int_max_pool_image[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(50),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(19),
      O => or1_out(19)
    );
\int_max_pool_image[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(51),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(20),
      O => or1_out(20)
    );
\int_max_pool_image[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(52),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(21),
      O => or1_out(21)
    );
\int_max_pool_image[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(53),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(22),
      O => or1_out(22)
    );
\int_max_pool_image[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(54),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(23),
      O => or1_out(23)
    );
\int_max_pool_image[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(55),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(24),
      O => or1_out(24)
    );
\int_max_pool_image[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(56),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(25),
      O => or1_out(25)
    );
\int_max_pool_image[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(57),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(26),
      O => or1_out(26)
    );
\int_max_pool_image[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(58),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(27),
      O => or1_out(27)
    );
\int_max_pool_image[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(5),
      O => or2_out(5)
    );
\int_max_pool_image[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(59),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(28),
      O => or1_out(28)
    );
\int_max_pool_image[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(60),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(29),
      O => or1_out(29)
    );
\int_max_pool_image[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(61),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(30),
      O => or1_out(30)
    );
\int_max_pool_image[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => s_axi_CTRL_WVALID,
      O => int_max_pool_image
    );
\int_max_pool_image[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(62),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(31),
      O => or1_out(31)
    );
\int_max_pool_image[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(6),
      O => or2_out(6)
    );
\int_max_pool_image[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(7),
      O => or2_out(7)
    );
\int_max_pool_image[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(7),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(8),
      O => or2_out(8)
    );
\int_max_pool_image[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^max_pool_image\(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(9),
      O => or2_out(9)
    );
\int_max_pool_image_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(0),
      Q => \int_max_pool_image_reg_n_0_[0]\,
      R => reset
    );
\int_max_pool_image_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(10),
      Q => \^max_pool_image\(9),
      R => reset
    );
\int_max_pool_image_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(11),
      Q => \^max_pool_image\(10),
      R => reset
    );
\int_max_pool_image_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(12),
      Q => \^max_pool_image\(11),
      R => reset
    );
\int_max_pool_image_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(13),
      Q => \^max_pool_image\(12),
      R => reset
    );
\int_max_pool_image_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(14),
      Q => \^max_pool_image\(13),
      R => reset
    );
\int_max_pool_image_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(15),
      Q => \^max_pool_image\(14),
      R => reset
    );
\int_max_pool_image_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(16),
      Q => \^max_pool_image\(15),
      R => reset
    );
\int_max_pool_image_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(17),
      Q => \^max_pool_image\(16),
      R => reset
    );
\int_max_pool_image_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(18),
      Q => \^max_pool_image\(17),
      R => reset
    );
\int_max_pool_image_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(19),
      Q => \^max_pool_image\(18),
      R => reset
    );
\int_max_pool_image_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(1),
      Q => \^max_pool_image\(0),
      R => reset
    );
\int_max_pool_image_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(20),
      Q => \^max_pool_image\(19),
      R => reset
    );
\int_max_pool_image_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(21),
      Q => \^max_pool_image\(20),
      R => reset
    );
\int_max_pool_image_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(22),
      Q => \^max_pool_image\(21),
      R => reset
    );
\int_max_pool_image_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(23),
      Q => \^max_pool_image\(22),
      R => reset
    );
\int_max_pool_image_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(24),
      Q => \^max_pool_image\(23),
      R => reset
    );
\int_max_pool_image_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(25),
      Q => \^max_pool_image\(24),
      R => reset
    );
\int_max_pool_image_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(26),
      Q => \^max_pool_image\(25),
      R => reset
    );
\int_max_pool_image_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(27),
      Q => \^max_pool_image\(26),
      R => reset
    );
\int_max_pool_image_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(28),
      Q => \^max_pool_image\(27),
      R => reset
    );
\int_max_pool_image_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(29),
      Q => \^max_pool_image\(28),
      R => reset
    );
\int_max_pool_image_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(2),
      Q => \^max_pool_image\(1),
      R => reset
    );
\int_max_pool_image_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(30),
      Q => \^max_pool_image\(29),
      R => reset
    );
\int_max_pool_image_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(31),
      Q => \^max_pool_image\(30),
      R => reset
    );
\int_max_pool_image_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(0),
      Q => \^max_pool_image\(31),
      R => reset
    );
\int_max_pool_image_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(1),
      Q => \^max_pool_image\(32),
      R => reset
    );
\int_max_pool_image_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(2),
      Q => \^max_pool_image\(33),
      R => reset
    );
\int_max_pool_image_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(3),
      Q => \^max_pool_image\(34),
      R => reset
    );
\int_max_pool_image_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(4),
      Q => \^max_pool_image\(35),
      R => reset
    );
\int_max_pool_image_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(5),
      Q => \^max_pool_image\(36),
      R => reset
    );
\int_max_pool_image_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(6),
      Q => \^max_pool_image\(37),
      R => reset
    );
\int_max_pool_image_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(7),
      Q => \^max_pool_image\(38),
      R => reset
    );
\int_max_pool_image_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(3),
      Q => \^max_pool_image\(2),
      R => reset
    );
\int_max_pool_image_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(8),
      Q => \^max_pool_image\(39),
      R => reset
    );
\int_max_pool_image_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(9),
      Q => \^max_pool_image\(40),
      R => reset
    );
\int_max_pool_image_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(10),
      Q => \^max_pool_image\(41),
      R => reset
    );
\int_max_pool_image_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(11),
      Q => \^max_pool_image\(42),
      R => reset
    );
\int_max_pool_image_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(12),
      Q => \^max_pool_image\(43),
      R => reset
    );
\int_max_pool_image_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(13),
      Q => \^max_pool_image\(44),
      R => reset
    );
\int_max_pool_image_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(14),
      Q => \^max_pool_image\(45),
      R => reset
    );
\int_max_pool_image_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(15),
      Q => \^max_pool_image\(46),
      R => reset
    );
\int_max_pool_image_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(16),
      Q => \^max_pool_image\(47),
      R => reset
    );
\int_max_pool_image_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(17),
      Q => \^max_pool_image\(48),
      R => reset
    );
\int_max_pool_image_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(4),
      Q => \^max_pool_image\(3),
      R => reset
    );
\int_max_pool_image_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(18),
      Q => \^max_pool_image\(49),
      R => reset
    );
\int_max_pool_image_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(19),
      Q => \^max_pool_image\(50),
      R => reset
    );
\int_max_pool_image_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(20),
      Q => \^max_pool_image\(51),
      R => reset
    );
\int_max_pool_image_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(21),
      Q => \^max_pool_image\(52),
      R => reset
    );
\int_max_pool_image_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(22),
      Q => \^max_pool_image\(53),
      R => reset
    );
\int_max_pool_image_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(23),
      Q => \^max_pool_image\(54),
      R => reset
    );
\int_max_pool_image_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(24),
      Q => \^max_pool_image\(55),
      R => reset
    );
\int_max_pool_image_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(25),
      Q => \^max_pool_image\(56),
      R => reset
    );
\int_max_pool_image_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(26),
      Q => \^max_pool_image\(57),
      R => reset
    );
\int_max_pool_image_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(27),
      Q => \^max_pool_image\(58),
      R => reset
    );
\int_max_pool_image_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(5),
      Q => \^max_pool_image\(4),
      R => reset
    );
\int_max_pool_image_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(28),
      Q => \^max_pool_image\(59),
      R => reset
    );
\int_max_pool_image_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(29),
      Q => \^max_pool_image\(60),
      R => reset
    );
\int_max_pool_image_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(30),
      Q => \^max_pool_image\(61),
      R => reset
    );
\int_max_pool_image_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image,
      D => or1_out(31),
      Q => \^max_pool_image\(62),
      R => reset
    );
\int_max_pool_image_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(6),
      Q => \^max_pool_image\(5),
      R => reset
    );
\int_max_pool_image_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(7),
      Q => \^max_pool_image\(6),
      R => reset
    );
\int_max_pool_image_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(8),
      Q => \^max_pool_image\(7),
      R => reset
    );
\int_max_pool_image_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_max_pool_image19_out,
      D => or2_out(9),
      Q => \^max_pool_image\(8),
      R => reset
    );
\int_min_pool_image[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_min_pool_image_reg_n_0_[0]\,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(0),
      O => or0_out(0)
    );
\int_min_pool_image[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(10),
      O => or0_out(10)
    );
\int_min_pool_image[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(11),
      O => or0_out(11)
    );
\int_min_pool_image[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(12),
      O => or0_out(12)
    );
\int_min_pool_image[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(13),
      O => or0_out(13)
    );
\int_min_pool_image[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(14),
      O => or0_out(14)
    );
\int_min_pool_image[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(15),
      O => or0_out(15)
    );
\int_min_pool_image[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(15),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(16),
      O => or0_out(16)
    );
\int_min_pool_image[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(17),
      O => or0_out(17)
    );
\int_min_pool_image[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(18),
      O => or0_out(18)
    );
\int_min_pool_image[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(19),
      O => or0_out(19)
    );
\int_min_pool_image[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(1),
      O => or0_out(1)
    );
\int_min_pool_image[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(20),
      O => or0_out(20)
    );
\int_min_pool_image[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(21),
      O => or0_out(21)
    );
\int_min_pool_image[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(22),
      O => or0_out(22)
    );
\int_min_pool_image[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(23),
      O => or0_out(23)
    );
\int_min_pool_image[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(23),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(24),
      O => or0_out(24)
    );
\int_min_pool_image[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(25),
      O => or0_out(25)
    );
\int_min_pool_image[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(26),
      O => or0_out(26)
    );
\int_min_pool_image[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(27),
      O => or0_out(27)
    );
\int_min_pool_image[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(28),
      O => or0_out(28)
    );
\int_min_pool_image[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(29),
      O => or0_out(29)
    );
\int_min_pool_image[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(2),
      O => or0_out(2)
    );
\int_min_pool_image[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(30),
      O => or0_out(30)
    );
\int_min_pool_image[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => s_axi_CTRL_WVALID,
      I5 => \^fsm_onehot_wstate_reg[2]_0\,
      O => int_min_pool_image23_out
    );
\int_min_pool_image[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(31),
      O => or0_out(31)
    );
\int_min_pool_image[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(31),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(0),
      O => \or\(0)
    );
\int_min_pool_image[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(32),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(1),
      O => \or\(1)
    );
\int_min_pool_image[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(33),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(2),
      O => \or\(2)
    );
\int_min_pool_image[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(34),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(3),
      O => \or\(3)
    );
\int_min_pool_image[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(35),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(4),
      O => \or\(4)
    );
\int_min_pool_image[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(36),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(5),
      O => \or\(5)
    );
\int_min_pool_image[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(37),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(6),
      O => \or\(6)
    );
\int_min_pool_image[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(38),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(7),
      O => \or\(7)
    );
\int_min_pool_image[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(3),
      O => or0_out(3)
    );
\int_min_pool_image[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(39),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(8),
      O => \or\(8)
    );
\int_min_pool_image[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(40),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(9),
      O => \or\(9)
    );
\int_min_pool_image[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(41),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(10),
      O => \or\(10)
    );
\int_min_pool_image[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(42),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(11),
      O => \or\(11)
    );
\int_min_pool_image[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(43),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(12),
      O => \or\(12)
    );
\int_min_pool_image[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(44),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(13),
      O => \or\(13)
    );
\int_min_pool_image[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(45),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(14),
      O => \or\(14)
    );
\int_min_pool_image[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(46),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(15),
      O => \or\(15)
    );
\int_min_pool_image[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(47),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(16),
      O => \or\(16)
    );
\int_min_pool_image[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(48),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(17),
      O => \or\(17)
    );
\int_min_pool_image[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(4),
      O => or0_out(4)
    );
\int_min_pool_image[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(49),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(18),
      O => \or\(18)
    );
\int_min_pool_image[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(50),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(19),
      O => \or\(19)
    );
\int_min_pool_image[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(51),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(20),
      O => \or\(20)
    );
\int_min_pool_image[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(52),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(21),
      O => \or\(21)
    );
\int_min_pool_image[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(53),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(22),
      O => \or\(22)
    );
\int_min_pool_image[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(54),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => s_axi_CTRL_WDATA(23),
      O => \or\(23)
    );
\int_min_pool_image[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(55),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(24),
      O => \or\(24)
    );
\int_min_pool_image[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(56),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(25),
      O => \or\(25)
    );
\int_min_pool_image[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(57),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(26),
      O => \or\(26)
    );
\int_min_pool_image[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(58),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(27),
      O => \or\(27)
    );
\int_min_pool_image[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(5),
      O => or0_out(5)
    );
\int_min_pool_image[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(59),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(28),
      O => \or\(28)
    );
\int_min_pool_image[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(60),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(29),
      O => \or\(29)
    );
\int_min_pool_image[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(61),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(30),
      O => \or\(30)
    );
\int_min_pool_image[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => s_axi_CTRL_WVALID,
      I5 => \^fsm_onehot_wstate_reg[2]_0\,
      O => int_min_pool_image
    );
\int_min_pool_image[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(62),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => s_axi_CTRL_WDATA(31),
      O => \or\(31)
    );
\int_min_pool_image[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(6),
      O => or0_out(6)
    );
\int_min_pool_image[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(7),
      O => or0_out(7)
    );
\int_min_pool_image[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(7),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(8),
      O => or0_out(8)
    );
\int_min_pool_image[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^min_pool_image\(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(9),
      O => or0_out(9)
    );
\int_min_pool_image_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(0),
      Q => \int_min_pool_image_reg_n_0_[0]\,
      R => reset
    );
\int_min_pool_image_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(10),
      Q => \^min_pool_image\(9),
      R => reset
    );
\int_min_pool_image_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(11),
      Q => \^min_pool_image\(10),
      R => reset
    );
\int_min_pool_image_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(12),
      Q => \^min_pool_image\(11),
      R => reset
    );
\int_min_pool_image_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(13),
      Q => \^min_pool_image\(12),
      R => reset
    );
\int_min_pool_image_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(14),
      Q => \^min_pool_image\(13),
      R => reset
    );
\int_min_pool_image_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(15),
      Q => \^min_pool_image\(14),
      R => reset
    );
\int_min_pool_image_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(16),
      Q => \^min_pool_image\(15),
      R => reset
    );
\int_min_pool_image_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(17),
      Q => \^min_pool_image\(16),
      R => reset
    );
\int_min_pool_image_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(18),
      Q => \^min_pool_image\(17),
      R => reset
    );
\int_min_pool_image_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(19),
      Q => \^min_pool_image\(18),
      R => reset
    );
\int_min_pool_image_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(1),
      Q => \^min_pool_image\(0),
      R => reset
    );
\int_min_pool_image_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(20),
      Q => \^min_pool_image\(19),
      R => reset
    );
\int_min_pool_image_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(21),
      Q => \^min_pool_image\(20),
      R => reset
    );
\int_min_pool_image_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(22),
      Q => \^min_pool_image\(21),
      R => reset
    );
\int_min_pool_image_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(23),
      Q => \^min_pool_image\(22),
      R => reset
    );
\int_min_pool_image_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(24),
      Q => \^min_pool_image\(23),
      R => reset
    );
\int_min_pool_image_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(25),
      Q => \^min_pool_image\(24),
      R => reset
    );
\int_min_pool_image_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(26),
      Q => \^min_pool_image\(25),
      R => reset
    );
\int_min_pool_image_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(27),
      Q => \^min_pool_image\(26),
      R => reset
    );
\int_min_pool_image_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(28),
      Q => \^min_pool_image\(27),
      R => reset
    );
\int_min_pool_image_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(29),
      Q => \^min_pool_image\(28),
      R => reset
    );
\int_min_pool_image_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(2),
      Q => \^min_pool_image\(1),
      R => reset
    );
\int_min_pool_image_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(30),
      Q => \^min_pool_image\(29),
      R => reset
    );
\int_min_pool_image_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(31),
      Q => \^min_pool_image\(30),
      R => reset
    );
\int_min_pool_image_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(0),
      Q => \^min_pool_image\(31),
      R => reset
    );
\int_min_pool_image_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(1),
      Q => \^min_pool_image\(32),
      R => reset
    );
\int_min_pool_image_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(2),
      Q => \^min_pool_image\(33),
      R => reset
    );
\int_min_pool_image_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(3),
      Q => \^min_pool_image\(34),
      R => reset
    );
\int_min_pool_image_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(4),
      Q => \^min_pool_image\(35),
      R => reset
    );
\int_min_pool_image_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(5),
      Q => \^min_pool_image\(36),
      R => reset
    );
\int_min_pool_image_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(6),
      Q => \^min_pool_image\(37),
      R => reset
    );
\int_min_pool_image_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(7),
      Q => \^min_pool_image\(38),
      R => reset
    );
\int_min_pool_image_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(3),
      Q => \^min_pool_image\(2),
      R => reset
    );
\int_min_pool_image_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(8),
      Q => \^min_pool_image\(39),
      R => reset
    );
\int_min_pool_image_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(9),
      Q => \^min_pool_image\(40),
      R => reset
    );
\int_min_pool_image_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(10),
      Q => \^min_pool_image\(41),
      R => reset
    );
\int_min_pool_image_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(11),
      Q => \^min_pool_image\(42),
      R => reset
    );
\int_min_pool_image_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(12),
      Q => \^min_pool_image\(43),
      R => reset
    );
\int_min_pool_image_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(13),
      Q => \^min_pool_image\(44),
      R => reset
    );
\int_min_pool_image_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(14),
      Q => \^min_pool_image\(45),
      R => reset
    );
\int_min_pool_image_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(15),
      Q => \^min_pool_image\(46),
      R => reset
    );
\int_min_pool_image_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(16),
      Q => \^min_pool_image\(47),
      R => reset
    );
\int_min_pool_image_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(17),
      Q => \^min_pool_image\(48),
      R => reset
    );
\int_min_pool_image_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(4),
      Q => \^min_pool_image\(3),
      R => reset
    );
\int_min_pool_image_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(18),
      Q => \^min_pool_image\(49),
      R => reset
    );
\int_min_pool_image_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(19),
      Q => \^min_pool_image\(50),
      R => reset
    );
\int_min_pool_image_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(20),
      Q => \^min_pool_image\(51),
      R => reset
    );
\int_min_pool_image_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(21),
      Q => \^min_pool_image\(52),
      R => reset
    );
\int_min_pool_image_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(22),
      Q => \^min_pool_image\(53),
      R => reset
    );
\int_min_pool_image_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(23),
      Q => \^min_pool_image\(54),
      R => reset
    );
\int_min_pool_image_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(24),
      Q => \^min_pool_image\(55),
      R => reset
    );
\int_min_pool_image_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(25),
      Q => \^min_pool_image\(56),
      R => reset
    );
\int_min_pool_image_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(26),
      Q => \^min_pool_image\(57),
      R => reset
    );
\int_min_pool_image_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(27),
      Q => \^min_pool_image\(58),
      R => reset
    );
\int_min_pool_image_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(5),
      Q => \^min_pool_image\(4),
      R => reset
    );
\int_min_pool_image_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(28),
      Q => \^min_pool_image\(59),
      R => reset
    );
\int_min_pool_image_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(29),
      Q => \^min_pool_image\(60),
      R => reset
    );
\int_min_pool_image_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(30),
      Q => \^min_pool_image\(61),
      R => reset
    );
\int_min_pool_image_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image,
      D => \or\(31),
      Q => \^min_pool_image\(62),
      R => reset
    );
\int_min_pool_image_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(6),
      Q => \^min_pool_image\(5),
      R => reset
    );
\int_min_pool_image_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(7),
      Q => \^min_pool_image\(6),
      R => reset
    );
\int_min_pool_image_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(8),
      Q => \^min_pool_image\(7),
      R => reset
    );
\int_min_pool_image_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_min_pool_image23_out,
      D => or0_out(9),
      Q => \^min_pool_image\(8),
      R => reset
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFAAAAAAAA"
    )
        port map (
      I0 => task_ap_done,
      I1 => int_task_ap_done_i_3_n_0,
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => ar_hs,
      I4 => int_task_ap_done_i_4_n_0,
      I5 => int_task_ap_done,
      O => int_task_ap_done_i_1_n_0
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^ap_start\,
      I1 => Q(0),
      I2 => p_8_in(2),
      I3 => auto_restart_status_reg_n_0,
      I4 => int_ap_ready_reg_0,
      O => task_ap_done
    );
int_task_ap_done_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(0),
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(2),
      O => int_task_ap_done_i_3_n_0
    );
int_task_ap_done_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      O => int_task_ap_done_i_4_n_0
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_0,
      Q => int_task_ap_done,
      R => reset
    );
\rdata_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[0]_i_2_n_0\,
      I1 => \rdata_data[0]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(0)
    );
\rdata_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF05040004"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(3),
      I1 => p_7_in(0),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => \^in_image\(32),
      I5 => \rdata_data[0]_i_4_n_0\,
      O => \rdata_data[0]_i_2_n_0\
    );
\rdata_data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAEEAAAAAAAA"
    )
        port map (
      I0 => \rdata_data[0]_i_5_n_0\,
      I1 => p_6_in(0),
      I2 => \int_min_pool_image_reg_n_0_[0]\,
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[0]_i_3_n_0\
    );
\rdata_data[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7351624000000000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^min_pool_image\(31),
      I3 => \int_max_pool_image_reg_n_0_[0]\,
      I4 => \int_isr_reg_n_0_[0]\,
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[0]_i_4_n_0\
    );
\rdata_data[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000073516240"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^max_pool_image\(31),
      I3 => \^in_image\(0),
      I4 => \^ap_start\,
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[0]_i_5_n_0\
    );
\rdata_data[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[10]_i_2_n_0\,
      I1 => \rdata_data[10]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(10)
    );
\rdata_data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(42),
      I1 => \^max_pool_image\(9),
      I2 => \^min_pool_image\(41),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[10]_i_2_n_0\
    );
\rdata_data[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^in_image\(10),
      I1 => \^max_pool_image\(41),
      I2 => \^min_pool_image\(9),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[10]_i_3_n_0\
    );
\rdata_data[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[11]_i_2_n_0\,
      I1 => \rdata_data[11]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(11)
    );
\rdata_data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(43),
      I1 => \^max_pool_image\(10),
      I2 => \^min_pool_image\(42),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[11]_i_2_n_0\
    );
\rdata_data[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^in_image\(11),
      I1 => \^max_pool_image\(42),
      I2 => \^min_pool_image\(10),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[11]_i_3_n_0\
    );
\rdata_data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[12]_i_2_n_0\,
      I1 => \rdata_data[12]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(12)
    );
\rdata_data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(44),
      I1 => \^max_pool_image\(11),
      I2 => \^min_pool_image\(43),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[12]_i_2_n_0\
    );
\rdata_data[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^in_image\(12),
      I1 => \^max_pool_image\(43),
      I2 => \^min_pool_image\(11),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[12]_i_3_n_0\
    );
\rdata_data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[13]_i_2_n_0\,
      I1 => \rdata_data[13]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(13)
    );
\rdata_data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(45),
      I1 => \^max_pool_image\(12),
      I2 => \^min_pool_image\(44),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[13]_i_2_n_0\
    );
\rdata_data[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^in_image\(13),
      I1 => \^max_pool_image\(44),
      I2 => \^min_pool_image\(12),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[13]_i_3_n_0\
    );
\rdata_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[14]_i_2_n_0\,
      I1 => \rdata_data[14]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(14)
    );
\rdata_data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(46),
      I1 => \^max_pool_image\(13),
      I2 => \^min_pool_image\(45),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[14]_i_2_n_0\
    );
\rdata_data[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^in_image\(14),
      I1 => \^max_pool_image\(45),
      I2 => \^min_pool_image\(13),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[14]_i_3_n_0\
    );
\rdata_data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[15]_i_2_n_0\,
      I1 => \rdata_data[15]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(15)
    );
\rdata_data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(47),
      I1 => \^max_pool_image\(14),
      I2 => \^min_pool_image\(46),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[15]_i_2_n_0\
    );
\rdata_data[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^in_image\(15),
      I1 => \^max_pool_image\(46),
      I2 => \^min_pool_image\(14),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[15]_i_3_n_0\
    );
\rdata_data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[16]_i_2_n_0\,
      I1 => \rdata_data[16]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(16)
    );
\rdata_data[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(48),
      I1 => \^max_pool_image\(15),
      I2 => \^min_pool_image\(47),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[16]_i_2_n_0\
    );
\rdata_data[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^in_image\(16),
      I1 => \^max_pool_image\(47),
      I2 => \^min_pool_image\(15),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[16]_i_3_n_0\
    );
\rdata_data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[17]_i_2_n_0\,
      I1 => \rdata_data[17]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(17)
    );
\rdata_data[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(49),
      I1 => \^max_pool_image\(16),
      I2 => \^min_pool_image\(48),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[17]_i_2_n_0\
    );
\rdata_data[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^in_image\(17),
      I1 => \^max_pool_image\(48),
      I2 => \^min_pool_image\(16),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[17]_i_3_n_0\
    );
\rdata_data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[18]_i_2_n_0\,
      I1 => \rdata_data[18]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(18)
    );
\rdata_data[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(50),
      I1 => \^max_pool_image\(17),
      I2 => \^min_pool_image\(49),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[18]_i_2_n_0\
    );
\rdata_data[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^in_image\(18),
      I1 => \^max_pool_image\(49),
      I2 => \^min_pool_image\(17),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[18]_i_3_n_0\
    );
\rdata_data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[19]_i_2_n_0\,
      I1 => \rdata_data[19]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(19)
    );
\rdata_data[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(51),
      I1 => \^max_pool_image\(18),
      I2 => \^min_pool_image\(50),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[19]_i_2_n_0\
    );
\rdata_data[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^in_image\(19),
      I1 => \^max_pool_image\(50),
      I2 => \^min_pool_image\(18),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[19]_i_3_n_0\
    );
\rdata_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC0AAAAC0C0AAAA"
    )
        port map (
      I0 => \rdata_data[1]_i_2_n_0\,
      I1 => \^in_image\(33),
      I2 => \rdata_data[1]_i_3_n_0\,
      I3 => \rdata_data[1]_i_4_n_0\,
      I4 => s_axi_CTRL_ARADDR(2),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[1]_i_1_n_0\
    );
\rdata_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAEEAAAAAAAA"
    )
        port map (
      I0 => \rdata_data[1]_i_5_n_0\,
      I1 => p_6_in(1),
      I2 => \^min_pool_image\(0),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[1]_i_2_n_0\
    );
\rdata_data[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[1]_i_3_n_0\
    );
\rdata_data[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => p_1_in,
      I1 => \^max_pool_image\(0),
      I2 => \^min_pool_image\(32),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      O => \rdata_data[1]_i_4_n_0\
    );
\rdata_data[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000073516240"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \^max_pool_image\(32),
      I3 => \^in_image\(1),
      I4 => int_task_ap_done,
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[1]_i_5_n_0\
    );
\rdata_data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[20]_i_2_n_0\,
      I1 => \rdata_data[20]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(20)
    );
\rdata_data[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(52),
      I1 => \^max_pool_image\(19),
      I2 => \^min_pool_image\(51),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[20]_i_2_n_0\
    );
\rdata_data[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^in_image\(20),
      I1 => \^max_pool_image\(51),
      I2 => \^min_pool_image\(19),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[20]_i_3_n_0\
    );
\rdata_data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[21]_i_2_n_0\,
      I1 => \rdata_data[21]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(21)
    );
\rdata_data[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(53),
      I1 => \^max_pool_image\(20),
      I2 => \^min_pool_image\(52),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[21]_i_2_n_0\
    );
\rdata_data[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^in_image\(21),
      I1 => \^max_pool_image\(52),
      I2 => \^min_pool_image\(20),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[21]_i_3_n_0\
    );
\rdata_data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[22]_i_2_n_0\,
      I1 => \rdata_data[22]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(22)
    );
\rdata_data[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(54),
      I1 => \^max_pool_image\(21),
      I2 => \^min_pool_image\(53),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[22]_i_2_n_0\
    );
\rdata_data[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^in_image\(22),
      I1 => \^max_pool_image\(53),
      I2 => \^min_pool_image\(21),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[22]_i_3_n_0\
    );
\rdata_data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[23]_i_2_n_0\,
      I1 => \rdata_data[23]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(23)
    );
\rdata_data[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(55),
      I1 => \^max_pool_image\(22),
      I2 => \^min_pool_image\(54),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[23]_i_2_n_0\
    );
\rdata_data[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^in_image\(23),
      I1 => \^max_pool_image\(54),
      I2 => \^min_pool_image\(22),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[23]_i_3_n_0\
    );
\rdata_data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[24]_i_2_n_0\,
      I1 => \rdata_data[24]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(24)
    );
\rdata_data[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(56),
      I1 => \^max_pool_image\(23),
      I2 => \^min_pool_image\(55),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[24]_i_2_n_0\
    );
\rdata_data[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^in_image\(24),
      I1 => \^max_pool_image\(55),
      I2 => \^min_pool_image\(23),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[24]_i_3_n_0\
    );
\rdata_data[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[25]_i_2_n_0\,
      I1 => \rdata_data[25]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(25)
    );
\rdata_data[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(57),
      I1 => \^max_pool_image\(24),
      I2 => \^min_pool_image\(56),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[25]_i_2_n_0\
    );
\rdata_data[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^in_image\(25),
      I1 => \^max_pool_image\(56),
      I2 => \^min_pool_image\(24),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[25]_i_3_n_0\
    );
\rdata_data[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[26]_i_2_n_0\,
      I1 => \rdata_data[26]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(26)
    );
\rdata_data[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(58),
      I1 => \^max_pool_image\(25),
      I2 => \^min_pool_image\(57),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[26]_i_2_n_0\
    );
\rdata_data[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^in_image\(26),
      I1 => \^max_pool_image\(57),
      I2 => \^min_pool_image\(25),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[26]_i_3_n_0\
    );
\rdata_data[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[27]_i_2_n_0\,
      I1 => \rdata_data[27]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(27)
    );
\rdata_data[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(59),
      I1 => \^max_pool_image\(26),
      I2 => \^min_pool_image\(58),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[27]_i_2_n_0\
    );
\rdata_data[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^in_image\(27),
      I1 => \^max_pool_image\(58),
      I2 => \^min_pool_image\(26),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[27]_i_3_n_0\
    );
\rdata_data[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[28]_i_2_n_0\,
      I1 => \rdata_data[28]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(28)
    );
\rdata_data[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(60),
      I1 => \^max_pool_image\(27),
      I2 => \^min_pool_image\(59),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[28]_i_2_n_0\
    );
\rdata_data[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^in_image\(28),
      I1 => \^max_pool_image\(59),
      I2 => \^min_pool_image\(27),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[28]_i_3_n_0\
    );
\rdata_data[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[29]_i_2_n_0\,
      I1 => \rdata_data[29]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(29)
    );
\rdata_data[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(61),
      I1 => \^max_pool_image\(28),
      I2 => \^min_pool_image\(60),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[29]_i_2_n_0\
    );
\rdata_data[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^in_image\(29),
      I1 => \^max_pool_image\(60),
      I2 => \^min_pool_image\(28),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[29]_i_3_n_0\
    );
\rdata_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4440000F444"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(3),
      I1 => \rdata_data[2]_i_2_n_0\,
      I2 => \rdata_data[9]_i_4_n_0\,
      I3 => \^min_pool_image\(1),
      I4 => s_axi_CTRL_ARADDR(2),
      I5 => \rdata_data[2]_i_3_n_0\,
      O => \rdata_data[2]_i_1_n_0\
    );
\rdata_data[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => p_8_in(2),
      I1 => \^in_image\(2),
      I2 => \^max_pool_image\(33),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      O => \rdata_data[2]_i_2_n_0\
    );
\rdata_data[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(34),
      I1 => \^max_pool_image\(1),
      I2 => \^min_pool_image\(33),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[2]_i_3_n_0\
    );
\rdata_data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[30]_i_2_n_0\,
      I1 => \rdata_data[30]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(30)
    );
\rdata_data[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(62),
      I1 => \^max_pool_image\(29),
      I2 => \^min_pool_image\(61),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[30]_i_2_n_0\
    );
\rdata_data[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^in_image\(30),
      I1 => \^max_pool_image\(61),
      I2 => \^min_pool_image\(29),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[30]_i_3_n_0\
    );
\rdata_data[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata_data[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[31]_i_3_n_0\,
      I1 => \rdata_data[31]_i_4_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(31)
    );
\rdata_data[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(63),
      I1 => \^max_pool_image\(30),
      I2 => \^min_pool_image\(62),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[31]_i_3_n_0\
    );
\rdata_data[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^in_image\(31),
      I1 => \^max_pool_image\(62),
      I2 => \^min_pool_image\(30),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[31]_i_4_n_0\
    );
\rdata_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4440000F444"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(3),
      I1 => \rdata_data[3]_i_2_n_0\,
      I2 => \rdata_data[9]_i_4_n_0\,
      I3 => \^min_pool_image\(2),
      I4 => s_axi_CTRL_ARADDR(2),
      I5 => \rdata_data[3]_i_3_n_0\,
      O => \rdata_data[3]_i_1_n_0\
    );
\rdata_data[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => int_ap_ready,
      I1 => \^in_image\(3),
      I2 => \^max_pool_image\(34),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      O => \rdata_data[3]_i_2_n_0\
    );
\rdata_data[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(35),
      I1 => \^max_pool_image\(2),
      I2 => \^min_pool_image\(34),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[3]_i_3_n_0\
    );
\rdata_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[4]_i_2_n_0\,
      I1 => \rdata_data[4]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(4)
    );
\rdata_data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(36),
      I1 => \^max_pool_image\(3),
      I2 => \^min_pool_image\(35),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[4]_i_2_n_0\
    );
\rdata_data[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^in_image\(4),
      I1 => \^max_pool_image\(35),
      I2 => \^min_pool_image\(3),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[4]_i_3_n_0\
    );
\rdata_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[5]_i_2_n_0\,
      I1 => \rdata_data[5]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(5)
    );
\rdata_data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(37),
      I1 => \^max_pool_image\(4),
      I2 => \^min_pool_image\(36),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[5]_i_2_n_0\
    );
\rdata_data[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^in_image\(5),
      I1 => \^max_pool_image\(36),
      I2 => \^min_pool_image\(4),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[5]_i_3_n_0\
    );
\rdata_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[6]_i_2_n_0\,
      I1 => \rdata_data[6]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(6)
    );
\rdata_data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(38),
      I1 => \^max_pool_image\(5),
      I2 => \^min_pool_image\(37),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[6]_i_2_n_0\
    );
\rdata_data[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^in_image\(6),
      I1 => \^max_pool_image\(37),
      I2 => \^min_pool_image\(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[6]_i_3_n_0\
    );
\rdata_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4440000F444"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(3),
      I1 => \rdata_data[7]_i_2_n_0\,
      I2 => \rdata_data[9]_i_4_n_0\,
      I3 => \^min_pool_image\(6),
      I4 => s_axi_CTRL_ARADDR(2),
      I5 => \rdata_data[7]_i_3_n_0\,
      O => \rdata_data[7]_i_1_n_0\
    );
\rdata_data[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => p_8_in(7),
      I1 => \^in_image\(7),
      I2 => \^max_pool_image\(38),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      O => \rdata_data[7]_i_2_n_0\
    );
\rdata_data[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(39),
      I1 => \^max_pool_image\(6),
      I2 => \^min_pool_image\(38),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[7]_i_3_n_0\
    );
\rdata_data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A000C"
    )
        port map (
      I0 => \rdata_data[8]_i_2_n_0\,
      I1 => \rdata_data[8]_i_3_n_0\,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(2),
      O => rdata_data(8)
    );
\rdata_data[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(40),
      I1 => \^max_pool_image\(7),
      I2 => \^min_pool_image\(39),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[8]_i_2_n_0\
    );
\rdata_data[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CCAA00"
    )
        port map (
      I0 => \^in_image\(8),
      I1 => \^max_pool_image\(39),
      I2 => \^min_pool_image\(7),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[8]_i_3_n_0\
    );
\rdata_data[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CTRL_ARVALID,
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      O => \rdata_data[9]_i_1_n_0\
    );
\rdata_data[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4440000F444"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(3),
      I1 => \rdata_data[9]_i_3_n_0\,
      I2 => \rdata_data[9]_i_4_n_0\,
      I3 => \^min_pool_image\(8),
      I4 => s_axi_CTRL_ARADDR(2),
      I5 => \rdata_data[9]_i_5_n_0\,
      O => \rdata_data[9]_i_2_n_0\
    );
\rdata_data[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \^interrupt\,
      I1 => \^in_image\(9),
      I2 => \^max_pool_image\(40),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      O => \rdata_data[9]_i_3_n_0\
    );
\rdata_data[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[9]_i_4_n_0\
    );
\rdata_data[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0CC000000AA00"
    )
        port map (
      I0 => \^in_image\(41),
      I1 => \^max_pool_image\(8),
      I2 => \^min_pool_image\(40),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata_data[9]_i_5_n_0\
    );
\rdata_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(0),
      Q => s_axi_CTRL_RDATA(0),
      R => '0'
    );
\rdata_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(10),
      Q => s_axi_CTRL_RDATA(10),
      R => '0'
    );
\rdata_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(11),
      Q => s_axi_CTRL_RDATA(11),
      R => '0'
    );
\rdata_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(12),
      Q => s_axi_CTRL_RDATA(12),
      R => '0'
    );
\rdata_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(13),
      Q => s_axi_CTRL_RDATA(13),
      R => '0'
    );
\rdata_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(14),
      Q => s_axi_CTRL_RDATA(14),
      R => '0'
    );
\rdata_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(15),
      Q => s_axi_CTRL_RDATA(15),
      R => '0'
    );
\rdata_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(16),
      Q => s_axi_CTRL_RDATA(16),
      R => '0'
    );
\rdata_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(17),
      Q => s_axi_CTRL_RDATA(17),
      R => '0'
    );
\rdata_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(18),
      Q => s_axi_CTRL_RDATA(18),
      R => '0'
    );
\rdata_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(19),
      Q => s_axi_CTRL_RDATA(19),
      R => '0'
    );
\rdata_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[1]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(1),
      R => \rdata_data[9]_i_1_n_0\
    );
\rdata_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(20),
      Q => s_axi_CTRL_RDATA(20),
      R => '0'
    );
\rdata_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(21),
      Q => s_axi_CTRL_RDATA(21),
      R => '0'
    );
\rdata_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(22),
      Q => s_axi_CTRL_RDATA(22),
      R => '0'
    );
\rdata_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(23),
      Q => s_axi_CTRL_RDATA(23),
      R => '0'
    );
\rdata_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(24),
      Q => s_axi_CTRL_RDATA(24),
      R => '0'
    );
\rdata_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(25),
      Q => s_axi_CTRL_RDATA(25),
      R => '0'
    );
\rdata_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(26),
      Q => s_axi_CTRL_RDATA(26),
      R => '0'
    );
\rdata_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(27),
      Q => s_axi_CTRL_RDATA(27),
      R => '0'
    );
\rdata_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(28),
      Q => s_axi_CTRL_RDATA(28),
      R => '0'
    );
\rdata_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(29),
      Q => s_axi_CTRL_RDATA(29),
      R => '0'
    );
\rdata_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[2]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(2),
      R => \rdata_data[9]_i_1_n_0\
    );
\rdata_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(30),
      Q => s_axi_CTRL_RDATA(30),
      R => '0'
    );
\rdata_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(31),
      Q => s_axi_CTRL_RDATA(31),
      R => '0'
    );
\rdata_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[3]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(3),
      R => \rdata_data[9]_i_1_n_0\
    );
\rdata_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(4),
      Q => s_axi_CTRL_RDATA(4),
      R => '0'
    );
\rdata_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(5),
      Q => s_axi_CTRL_RDATA(5),
      R => '0'
    );
\rdata_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(6),
      Q => s_axi_CTRL_RDATA(6),
      R => '0'
    );
\rdata_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[7]_i_1_n_0\,
      Q => s_axi_CTRL_RDATA(7),
      R => \rdata_data[9]_i_1_n_0\
    );
\rdata_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata_data(8),
      Q => s_axi_CTRL_RDATA(8),
      R => '0'
    );
\rdata_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_data[9]_i_2_n_0\,
      Q => s_axi_CTRL_RDATA(9),
      R => \rdata_data[9]_i_1_n_0\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(0),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(1),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(2),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(3),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_flow_control_loop_pipe_sequential_init is
  port (
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    indvar_flatten20_fu_92 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_0_in : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln76_1_fu_171_p2 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_cache_reg_0 : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    ap_loop_init_int_reg_2 : out STD_LOGIC;
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_init_int_reg_3 : in STD_LOGIC;
    \row_fu_88_reg[0]\ : in STD_LOGIC;
    gmem2_WREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    \row_fu_88_reg[0]_0\ : in STD_LOGIC;
    gmem2_BVALID : in STD_LOGIC;
    \indvar_flatten20_fu_92_reg[0]\ : in STD_LOGIC;
    \icmp_ln76_reg_411_reg[0]\ : in STD_LOGIC;
    \indvar_flatten20_fu_92_reg[0]_0\ : in STD_LOGIC;
    \indvar_flatten20_fu_92_reg[0]_1\ : in STD_LOGIC;
    \select_ln76_1_reg_425_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \icmp_ln77_reg_420_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \indvar_flatten20_fu_92_reg[0]_2\ : in STD_LOGIC;
    \indvar_flatten20_fu_92_reg[4]\ : in STD_LOGIC;
    \indvar_flatten20_fu_92_reg[4]_0\ : in STD_LOGIC;
    \indvar_flatten20_fu_92_reg[4]_1\ : in STD_LOGIC;
    \indvar_flatten20_fu_92_reg[4]_2\ : in STD_LOGIC;
    \indvar_flatten20_fu_92_reg[8]\ : in STD_LOGIC;
    \indvar_flatten20_fu_92_reg[8]_0\ : in STD_LOGIC;
    \indvar_flatten20_fu_92_reg[8]_1\ : in STD_LOGIC;
    \indvar_flatten20_fu_92_reg[8]_2\ : in STD_LOGIC;
    \indvar_flatten20_fu_92_reg[11]\ : in STD_LOGIC;
    \indvar_flatten20_fu_92_reg[11]_0\ : in STD_LOGIC;
    \indvar_flatten20_fu_92_reg[11]_1\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_start : in STD_LOGIC;
    indvar_flatten20_fu_9211_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_flow_control_loop_pipe_sequential_init is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__2_n_0\ : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0_reg_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_0\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_sig_allocacmp_indvar_flatten20_load : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \col_fu_84[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \indvar_flatten20_fu_92_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \indvar_flatten20_fu_92_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \indvar_flatten20_fu_92_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten20_fu_92_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten20_fu_92_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten20_fu_92_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten20_fu_92_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten20_fu_92_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten20_fu_92_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten20_fu_92_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal \select_ln76_1_reg_425[5]_i_2_n_0\ : STD_LOGIC;
  signal \NLW_indvar_flatten20_fu_92_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_indvar_flatten20_fu_92_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \col_fu_84[5]_i_4__0\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \col_load_reg_415[0]_i_1__0\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \col_load_reg_415[5]_i_1__0\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \icmp_ln76_reg_411[0]_i_1\ : label is "soft_lutpair425";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \indvar_flatten20_fu_92_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten20_fu_92_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten20_fu_92_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \select_ln76_1_reg_425[0]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \select_ln76_1_reg_425[1]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \select_ln76_1_reg_425[2]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \select_ln76_1_reg_425[3]_i_1\ : label is "soft_lutpair421";
begin
  ap_enable_reg_pp0_iter0_reg_reg <= \^ap_enable_reg_pp0_iter0_reg_reg\;
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
  ap_loop_init_int_reg_0(0) <= \^ap_loop_init_int_reg_0\(0);
  p_0_in <= \^p_0_in\;
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200F200FFFFF200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => \icmp_ln76_reg_411_reg[0]\,
      I2 => ap_done_reg1,
      I3 => \ap_CS_fsm_reg[0]\(2),
      I4 => \ap_CS_fsm_reg[0]\(0),
      I5 => ap_start,
      O => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_ap_start_reg_reg(0)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => \icmp_ln76_reg_411_reg[0]\,
      I2 => ap_done_cache,
      I3 => \ap_CS_fsm_reg[0]\(2),
      I4 => \ap_CS_fsm_reg[0]\(1),
      O => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_ap_start_reg_reg(1)
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => \indvar_flatten20_fu_92_reg[0]_0\,
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => Q(0),
      I3 => \indvar_flatten20_fu_92_reg[0]_1\,
      I4 => \icmp_ln76_reg_411_reg[0]\,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__2_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__2_n_0\,
      Q => ap_done_cache,
      R => reset
    );
\ap_enable_reg_pp0_iter0_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => \icmp_ln76_reg_411_reg[0]\,
      I2 => Q(0),
      O => \^ap_enable_reg_pp0_iter0_reg_reg\
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => \^ap_enable_reg_pp0_iter1_reg\,
      I3 => \^ap_enable_reg_pp0_iter0_reg_reg\,
      I4 => ap_loop_init_int_reg_3,
      I5 => ap_done_reg1,
      O => \ap_loop_init_int_i_1__2_n_0\
    );
\ap_loop_init_int_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0000000D000"
    )
        port map (
      I0 => \row_fu_88_reg[0]\,
      I1 => gmem2_WREADY,
      I2 => Q(0),
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      I4 => \row_fu_88_reg[0]_0\,
      I5 => gmem2_BVALID,
      O => ap_done_reg1
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\col_fu_84[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B0BB"
    )
        port map (
      I0 => gmem2_BVALID,
      I1 => \row_fu_88_reg[0]_0\,
      I2 => gmem2_WREADY,
      I3 => \row_fu_88_reg[0]\,
      I4 => \col_fu_84[5]_i_4__0_n_0\,
      O => SR(0)
    );
\col_fu_84[5]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \icmp_ln76_reg_411_reg[0]\,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \col_fu_84[5]_i_4__0_n_0\
    );
\col_load_reg_415[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln76_reg_411_reg[0]\,
      I3 => \icmp_ln77_reg_420_reg[0]\(0),
      O => \^ap_loop_init_int_reg_0\(0)
    );
\col_load_reg_415[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => indvar_flatten20_fu_9211_out,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => \icmp_ln76_reg_411_reg[0]\,
      O => ap_loop_init_int_reg_1
    );
\icmp_ln76_reg_411[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln76_reg_411_reg[0]\,
      I3 => \indvar_flatten20_fu_92_reg[0]\,
      O => ap_loop_init_int_reg_2
    );
\icmp_ln77_reg_420[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \icmp_ln77_reg_420_reg[0]\(1),
      I1 => \icmp_ln77_reg_420_reg[0]\(2),
      I2 => \icmp_ln77_reg_420_reg[0]\(3),
      I3 => \icmp_ln77_reg_420_reg[0]\(4),
      I4 => \icmp_ln77_reg_420_reg[0]\(5),
      I5 => \^ap_loop_init_int_reg_0\(0),
      O => \^p_0_in\
    );
\indvar_flatten20_fu_92[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \indvar_flatten20_fu_92_reg[0]_2\,
      I1 => ap_loop_init_int,
      O => add_ln76_1_fu_171_p2(0)
    );
\indvar_flatten20_fu_92[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080000000000000"
    )
        port map (
      I0 => \indvar_flatten20_fu_92_reg[0]\,
      I1 => \icmp_ln76_reg_411_reg[0]\,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      I4 => \indvar_flatten20_fu_92_reg[0]_0\,
      I5 => \indvar_flatten20_fu_92_reg[0]_1\,
      O => indvar_flatten20_fu_92
    );
\indvar_flatten20_fu_92[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln76_reg_411_reg[0]\,
      I3 => \indvar_flatten20_fu_92_reg[11]_1\,
      O => ap_sig_allocacmp_indvar_flatten20_load(11)
    );
\indvar_flatten20_fu_92[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln76_reg_411_reg[0]\,
      I3 => \indvar_flatten20_fu_92_reg[11]_0\,
      O => ap_sig_allocacmp_indvar_flatten20_load(10)
    );
\indvar_flatten20_fu_92[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln76_reg_411_reg[0]\,
      I3 => \indvar_flatten20_fu_92_reg[11]\,
      O => ap_sig_allocacmp_indvar_flatten20_load(9)
    );
\indvar_flatten20_fu_92[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln76_reg_411_reg[0]\,
      I3 => \indvar_flatten20_fu_92_reg[0]_2\,
      O => ap_sig_allocacmp_indvar_flatten20_load(0)
    );
\indvar_flatten20_fu_92[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln76_reg_411_reg[0]\,
      I3 => \indvar_flatten20_fu_92_reg[4]_2\,
      O => ap_sig_allocacmp_indvar_flatten20_load(4)
    );
\indvar_flatten20_fu_92[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln76_reg_411_reg[0]\,
      I3 => \indvar_flatten20_fu_92_reg[4]_1\,
      O => ap_sig_allocacmp_indvar_flatten20_load(3)
    );
\indvar_flatten20_fu_92[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln76_reg_411_reg[0]\,
      I3 => \indvar_flatten20_fu_92_reg[4]_0\,
      O => ap_sig_allocacmp_indvar_flatten20_load(2)
    );
\indvar_flatten20_fu_92[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln76_reg_411_reg[0]\,
      I3 => \indvar_flatten20_fu_92_reg[4]\,
      O => ap_sig_allocacmp_indvar_flatten20_load(1)
    );
\indvar_flatten20_fu_92[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln76_reg_411_reg[0]\,
      I3 => \indvar_flatten20_fu_92_reg[8]_2\,
      O => ap_sig_allocacmp_indvar_flatten20_load(8)
    );
\indvar_flatten20_fu_92[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln76_reg_411_reg[0]\,
      I3 => \indvar_flatten20_fu_92_reg[8]_1\,
      O => ap_sig_allocacmp_indvar_flatten20_load(7)
    );
\indvar_flatten20_fu_92[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln76_reg_411_reg[0]\,
      I3 => \indvar_flatten20_fu_92_reg[8]_0\,
      O => ap_sig_allocacmp_indvar_flatten20_load(6)
    );
\indvar_flatten20_fu_92[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln76_reg_411_reg[0]\,
      I3 => \indvar_flatten20_fu_92_reg[8]\,
      O => ap_sig_allocacmp_indvar_flatten20_load(5)
    );
\indvar_flatten20_fu_92_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten20_fu_92_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_indvar_flatten20_fu_92_reg[11]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \indvar_flatten20_fu_92_reg[11]_i_2_n_2\,
      CO(0) => \indvar_flatten20_fu_92_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_indvar_flatten20_fu_92_reg[11]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln76_1_fu_171_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_indvar_flatten20_load(11 downto 9)
    );
\indvar_flatten20_fu_92_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten20_fu_92_reg[4]_i_1_n_0\,
      CO(2) => \indvar_flatten20_fu_92_reg[4]_i_1_n_1\,
      CO(1) => \indvar_flatten20_fu_92_reg[4]_i_1_n_2\,
      CO(0) => \indvar_flatten20_fu_92_reg[4]_i_1_n_3\,
      CYINIT => ap_sig_allocacmp_indvar_flatten20_load(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln76_1_fu_171_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_indvar_flatten20_load(4 downto 1)
    );
\indvar_flatten20_fu_92_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten20_fu_92_reg[4]_i_1_n_0\,
      CO(3) => \indvar_flatten20_fu_92_reg[8]_i_1_n_0\,
      CO(2) => \indvar_flatten20_fu_92_reg[8]_i_1_n_1\,
      CO(1) => \indvar_flatten20_fu_92_reg[8]_i_1_n_2\,
      CO(0) => \indvar_flatten20_fu_92_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln76_1_fu_171_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_indvar_flatten20_load(8 downto 5)
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => \icmp_ln76_reg_411_reg[0]\,
      I2 => ap_done_reg1,
      I3 => \ap_CS_fsm_reg[0]\(2),
      O => ap_done_cache_reg_0
    );
\ram_reg_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \row_fu_88_reg[0]\,
      I1 => gmem2_WREADY,
      I2 => Q(1),
      O => \^ap_enable_reg_pp0_iter1_reg\
    );
\select_ln76_1_reg_425[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => \select_ln76_1_reg_425_reg[5]\(0),
      I1 => \icmp_ln76_reg_411_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => \^p_0_in\,
      O => D(0)
    );
\select_ln76_1_reg_425[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88787878"
    )
        port map (
      I0 => \select_ln76_1_reg_425_reg[5]\(0),
      I1 => \^p_0_in\,
      I2 => \select_ln76_1_reg_425_reg[5]\(1),
      I3 => \icmp_ln76_reg_411_reg[0]\,
      I4 => ap_loop_init_int,
      O => D(1)
    );
\select_ln76_1_reg_425[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A666"
    )
        port map (
      I0 => \select_ln76_1_reg_425[5]_i_2_n_0\,
      I1 => \select_ln76_1_reg_425_reg[5]\(2),
      I2 => \icmp_ln76_reg_411_reg[0]\,
      I3 => ap_loop_init_int,
      O => D(2)
    );
\select_ln76_1_reg_425[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88787878"
    )
        port map (
      I0 => \select_ln76_1_reg_425_reg[5]\(2),
      I1 => \select_ln76_1_reg_425[5]_i_2_n_0\,
      I2 => \select_ln76_1_reg_425_reg[5]\(3),
      I3 => \icmp_ln76_reg_411_reg[0]\,
      I4 => ap_loop_init_int,
      O => D(3)
    );
\select_ln76_1_reg_425[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F808080"
    )
        port map (
      I0 => \select_ln76_1_reg_425[5]_i_2_n_0\,
      I1 => \select_ln76_1_reg_425_reg[5]\(2),
      I2 => \select_ln76_1_reg_425_reg[5]\(3),
      I3 => \select_ln76_1_reg_425_reg[5]\(4),
      I4 => \col_fu_84[5]_i_4__0_n_0\,
      O => D(4)
    );
\select_ln76_1_reg_425[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800080008000"
    )
        port map (
      I0 => \select_ln76_1_reg_425[5]_i_2_n_0\,
      I1 => \select_ln76_1_reg_425_reg[5]\(4),
      I2 => \select_ln76_1_reg_425_reg[5]\(3),
      I3 => \select_ln76_1_reg_425_reg[5]\(2),
      I4 => \select_ln76_1_reg_425_reg[5]\(5),
      I5 => \col_fu_84[5]_i_4__0_n_0\,
      O => D(5)
    );
\select_ln76_1_reg_425[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \select_ln76_1_reg_425_reg[5]\(0),
      I1 => \^p_0_in\,
      I2 => \select_ln76_1_reg_425_reg[5]\(1),
      O => \select_ln76_1_reg_425[5]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_flow_control_loop_pipe_sequential_init_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_ap_start_reg_reg : out STD_LOGIC;
    add_ln61_1_fu_155_p2 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln62_reg_383_reg[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0_reg_reg : out STD_LOGIC;
    indvar_flatten13_fu_80 : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \indvar_flatten13_fu_80_reg[0]\ : in STD_LOGIC;
    ap_done_cache : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    ap_done_reg1 : in STD_LOGIC;
    gmem_RVALID : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_loop_init_int_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln62_reg_383_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln62_reg_383_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln62_reg_383_reg[0]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \icmp_ln61_reg_374_reg[0]\ : in STD_LOGIC;
    gmem_ARREADY : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter3_reg : in STD_LOGIC;
    \icmp_ln61_reg_374_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \indvar_flatten13_fu_80_reg[0]_0\ : in STD_LOGIC;
    \indvar_flatten13_fu_80_reg[4]\ : in STD_LOGIC;
    \indvar_flatten13_fu_80_reg[4]_0\ : in STD_LOGIC;
    \indvar_flatten13_fu_80_reg[4]_1\ : in STD_LOGIC;
    \indvar_flatten13_fu_80_reg[4]_2\ : in STD_LOGIC;
    \indvar_flatten13_fu_80_reg[8]\ : in STD_LOGIC;
    \indvar_flatten13_fu_80_reg[8]_0\ : in STD_LOGIC;
    \indvar_flatten13_fu_80_reg[8]_1\ : in STD_LOGIC;
    \indvar_flatten13_fu_80_reg[8]_2\ : in STD_LOGIC;
    \indvar_flatten13_fu_80_reg[11]\ : in STD_LOGIC;
    \indvar_flatten13_fu_80_reg[11]_0\ : in STD_LOGIC;
    \indvar_flatten13_fu_80_reg[11]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_flow_control_loop_pipe_sequential_init_1 : entity is "Pooling_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_flow_control_loop_pipe_sequential_init_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_flow_control_loop_pipe_sequential_init_1 is
  signal \ap_CS_fsm[4]_i_2_n_0\ : STD_LOGIC;
  signal ap_done_cache_0 : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_0\ : STD_LOGIC;
  signal ap_done_reg1_0 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0_reg_reg\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_0\ : STD_LOGIC;
  signal ap_sig_allocacmp_indvar_flatten13_load : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \icmp_ln61_reg_374[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln62_reg_383[0]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten13_fu_80_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \indvar_flatten13_fu_80_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \indvar_flatten13_fu_80_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten13_fu_80_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten13_fu_80_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten13_fu_80_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten13_fu_80_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten13_fu_80_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten13_fu_80_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten13_fu_80_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_indvar_flatten13_fu_80_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_indvar_flatten13_fu_80_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \col2_fu_72[6]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \col2_load_reg_378[6]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \icmp_ln61_reg_374[0]_i_2\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \indvar_flatten13_fu_80[0]_i_1\ : label is "soft_lutpair383";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \indvar_flatten13_fu_80_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten13_fu_80_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten13_fu_80_reg[8]_i_1\ : label is 35;
begin
  ap_enable_reg_pp0_iter0_reg_reg <= \^ap_enable_reg_pp0_iter0_reg_reg\;
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm[4]_i_2_n_0\,
      I2 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2_n_0\,
      I1 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0D0DFFFF0DFF"
    )
        port map (
      I0 => ap_done_cache_0,
      I1 => \indvar_flatten13_fu_80_reg[0]\,
      I2 => ap_done_reg1_0,
      I3 => ap_done_cache,
      I4 => \ap_CS_fsm_reg[3]\,
      I5 => ap_done_reg1,
      O => \ap_CS_fsm[4]_i_2_n_0\
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF555555CF000000"
    )
        port map (
      I0 => \indvar_flatten13_fu_80_reg[0]\,
      I1 => gmem_RVALID,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => ap_loop_init_int_reg_0(0),
      I4 => ap_loop_exit_ready_pp0_iter3_reg,
      I5 => ap_done_cache_0,
      O => \ap_done_cache_i_1__1_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_0\,
      Q => ap_done_cache_0,
      R => reset
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBFBFBFBFBFB"
    )
        port map (
      I0 => ap_done_reg1_0,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln61_reg_374_reg[0]\,
      I4 => gmem_ARREADY,
      I5 => \^ap_enable_reg_pp0_iter0_reg_reg\,
      O => \ap_loop_init_int_i_1__1_n_0\
    );
\ap_loop_init_int_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter3_reg,
      I1 => ap_loop_init_int_reg_0(0),
      I2 => ap_enable_reg_pp0_iter3,
      I3 => gmem_RVALID,
      O => ap_done_reg1_0
    );
\ap_loop_init_int_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2E200000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_loop_init_int_reg_0(0),
      I2 => \indvar_flatten13_fu_80_reg[0]\,
      I3 => gmem_RVALID,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ap_loop_init_int_reg_0(1),
      O => \^ap_enable_reg_pp0_iter0_reg_reg\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\col2_fu_72[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
        port map (
      I0 => gmem_RVALID,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_loop_init_int_reg_0(0),
      I3 => ap_loop_init_int,
      I4 => \indvar_flatten13_fu_80_reg[0]\,
      O => SR(0)
    );
\col2_load_reg_378[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880000"
    )
        port map (
      I0 => \indvar_flatten13_fu_80_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => gmem_RVALID,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => ap_loop_init_int_reg_0(0),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_ap_start_reg_reg
    );
\icmp_ln61_reg_374[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1FFF1F10100010"
    )
        port map (
      I0 => \icmp_ln61_reg_374[0]_i_2_n_0\,
      I1 => \icmp_ln61_reg_374_reg[0]_0\,
      I2 => ap_loop_init_int_reg_0(0),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => gmem_RVALID,
      I5 => \icmp_ln61_reg_374_reg[0]\,
      O => \ap_CS_fsm_reg[0]\
    );
\icmp_ln61_reg_374[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int_reg_0(0),
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten13_fu_80_reg[0]\,
      O => \icmp_ln61_reg_374[0]_i_2_n_0\
    );
\icmp_ln62_reg_383[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEA2A2A2A2A2A2A2"
    )
        port map (
      I0 => \icmp_ln62_reg_383_reg[0]_0\,
      I1 => ap_loop_init_int_reg_0(0),
      I2 => \icmp_ln62_reg_383_reg[0]_1\,
      I3 => \icmp_ln62_reg_383_reg[0]_2\(0),
      I4 => \icmp_ln62_reg_383_reg[0]_2\(1),
      I5 => \icmp_ln62_reg_383[0]_i_3_n_0\,
      O => \icmp_ln62_reg_383_reg[0]\
    );
\icmp_ln62_reg_383[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000000000000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \indvar_flatten13_fu_80_reg[0]\,
      I2 => \icmp_ln62_reg_383_reg[0]_2\(4),
      I3 => \icmp_ln62_reg_383_reg[0]_2\(2),
      I4 => \icmp_ln62_reg_383_reg[0]_2\(5),
      I5 => \icmp_ln62_reg_383_reg[0]_2\(3),
      O => \icmp_ln62_reg_383[0]_i_3_n_0\
    );
\indvar_flatten13_fu_80[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \indvar_flatten13_fu_80_reg[0]_0\,
      O => add_ln61_1_fu_155_p2(0)
    );
\indvar_flatten13_fu_80[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000B000B0000000"
    )
        port map (
      I0 => gmem_RVALID,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_loop_init_int_reg_0(0),
      I3 => \indvar_flatten13_fu_80_reg[0]\,
      I4 => \icmp_ln61_reg_374_reg[0]_0\,
      I5 => ap_loop_init_int,
      O => indvar_flatten13_fu_80
    );
\indvar_flatten13_fu_80[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \indvar_flatten13_fu_80_reg[11]_1\,
      I1 => \indvar_flatten13_fu_80_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => ap_loop_init_int_reg_0(0),
      O => ap_sig_allocacmp_indvar_flatten13_load(11)
    );
\indvar_flatten13_fu_80[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \indvar_flatten13_fu_80_reg[11]_0\,
      I1 => \indvar_flatten13_fu_80_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => ap_loop_init_int_reg_0(0),
      O => ap_sig_allocacmp_indvar_flatten13_load(10)
    );
\indvar_flatten13_fu_80[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \indvar_flatten13_fu_80_reg[11]\,
      I1 => \indvar_flatten13_fu_80_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => ap_loop_init_int_reg_0(0),
      O => ap_sig_allocacmp_indvar_flatten13_load(9)
    );
\indvar_flatten13_fu_80[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \indvar_flatten13_fu_80_reg[0]_0\,
      I1 => \indvar_flatten13_fu_80_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => ap_loop_init_int_reg_0(0),
      O => ap_sig_allocacmp_indvar_flatten13_load(0)
    );
\indvar_flatten13_fu_80[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \indvar_flatten13_fu_80_reg[4]_2\,
      I1 => \indvar_flatten13_fu_80_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => ap_loop_init_int_reg_0(0),
      O => ap_sig_allocacmp_indvar_flatten13_load(4)
    );
\indvar_flatten13_fu_80[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \indvar_flatten13_fu_80_reg[4]_1\,
      I1 => \indvar_flatten13_fu_80_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => ap_loop_init_int_reg_0(0),
      O => ap_sig_allocacmp_indvar_flatten13_load(3)
    );
\indvar_flatten13_fu_80[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \indvar_flatten13_fu_80_reg[4]_0\,
      I1 => \indvar_flatten13_fu_80_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => ap_loop_init_int_reg_0(0),
      O => ap_sig_allocacmp_indvar_flatten13_load(2)
    );
\indvar_flatten13_fu_80[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \indvar_flatten13_fu_80_reg[4]\,
      I1 => \indvar_flatten13_fu_80_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => ap_loop_init_int_reg_0(0),
      O => ap_sig_allocacmp_indvar_flatten13_load(1)
    );
\indvar_flatten13_fu_80[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \indvar_flatten13_fu_80_reg[8]_2\,
      I1 => \indvar_flatten13_fu_80_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => ap_loop_init_int_reg_0(0),
      O => ap_sig_allocacmp_indvar_flatten13_load(8)
    );
\indvar_flatten13_fu_80[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \indvar_flatten13_fu_80_reg[8]_1\,
      I1 => \indvar_flatten13_fu_80_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => ap_loop_init_int_reg_0(0),
      O => ap_sig_allocacmp_indvar_flatten13_load(7)
    );
\indvar_flatten13_fu_80[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \indvar_flatten13_fu_80_reg[8]_0\,
      I1 => \indvar_flatten13_fu_80_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => ap_loop_init_int_reg_0(0),
      O => ap_sig_allocacmp_indvar_flatten13_load(6)
    );
\indvar_flatten13_fu_80[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \indvar_flatten13_fu_80_reg[8]\,
      I1 => \indvar_flatten13_fu_80_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => ap_loop_init_int_reg_0(0),
      O => ap_sig_allocacmp_indvar_flatten13_load(5)
    );
\indvar_flatten13_fu_80_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten13_fu_80_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_indvar_flatten13_fu_80_reg[11]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \indvar_flatten13_fu_80_reg[11]_i_2_n_2\,
      CO(0) => \indvar_flatten13_fu_80_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_indvar_flatten13_fu_80_reg[11]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln61_1_fu_155_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_indvar_flatten13_load(11 downto 9)
    );
\indvar_flatten13_fu_80_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten13_fu_80_reg[4]_i_1_n_0\,
      CO(2) => \indvar_flatten13_fu_80_reg[4]_i_1_n_1\,
      CO(1) => \indvar_flatten13_fu_80_reg[4]_i_1_n_2\,
      CO(0) => \indvar_flatten13_fu_80_reg[4]_i_1_n_3\,
      CYINIT => ap_sig_allocacmp_indvar_flatten13_load(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln61_1_fu_155_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_indvar_flatten13_load(4 downto 1)
    );
\indvar_flatten13_fu_80_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten13_fu_80_reg[4]_i_1_n_0\,
      CO(3) => \indvar_flatten13_fu_80_reg[8]_i_1_n_0\,
      CO(2) => \indvar_flatten13_fu_80_reg[8]_i_1_n_1\,
      CO(1) => \indvar_flatten13_fu_80_reg[8]_i_1_n_2\,
      CO(0) => \indvar_flatten13_fu_80_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln61_1_fu_155_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_indvar_flatten13_load(8 downto 5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_flow_control_loop_pipe_sequential_init_2 is
  port (
    ap_done_cache : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_reg : out STD_LOGIC;
    ap_done_reg1 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    indvar_flatten6_fu_92 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_0_in : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln50_1_fu_171_p2 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    ap_loop_init_int_reg_2 : out STD_LOGIC;
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_init_int_reg_3 : in STD_LOGIC;
    \row_fu_88_reg[0]\ : in STD_LOGIC;
    gmem1_WREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    \row_fu_88_reg[0]_0\ : in STD_LOGIC;
    gmem1_BVALID : in STD_LOGIC;
    \indvar_flatten6_fu_92_reg[0]\ : in STD_LOGIC;
    \icmp_ln50_reg_411_reg[0]\ : in STD_LOGIC;
    \indvar_flatten6_fu_92_reg[0]_0\ : in STD_LOGIC;
    \indvar_flatten6_fu_92_reg[0]_1\ : in STD_LOGIC;
    \select_ln50_1_reg_425_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \icmp_ln51_reg_420_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \indvar_flatten6_fu_92_reg[0]_2\ : in STD_LOGIC;
    \indvar_flatten6_fu_92_reg[4]\ : in STD_LOGIC;
    \indvar_flatten6_fu_92_reg[4]_0\ : in STD_LOGIC;
    \indvar_flatten6_fu_92_reg[4]_1\ : in STD_LOGIC;
    \indvar_flatten6_fu_92_reg[4]_2\ : in STD_LOGIC;
    \indvar_flatten6_fu_92_reg[8]\ : in STD_LOGIC;
    \indvar_flatten6_fu_92_reg[8]_0\ : in STD_LOGIC;
    \indvar_flatten6_fu_92_reg[8]_1\ : in STD_LOGIC;
    \indvar_flatten6_fu_92_reg[8]_2\ : in STD_LOGIC;
    \indvar_flatten6_fu_92_reg[11]\ : in STD_LOGIC;
    \indvar_flatten6_fu_92_reg[11]_0\ : in STD_LOGIC;
    \indvar_flatten6_fu_92_reg[11]_1\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    indvar_flatten6_fu_9211_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_flow_control_loop_pipe_sequential_init_2 : entity is "Pooling_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_flow_control_loop_pipe_sequential_init_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_flow_control_loop_pipe_sequential_init_2 is
  signal \^ap_done_cache\ : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_0\ : STD_LOGIC;
  signal \^ap_done_reg1\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0_reg_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_0\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_sig_allocacmp_indvar_flatten6_load : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \col_fu_84[5]_i_4_n_0\ : STD_LOGIC;
  signal \indvar_flatten6_fu_92_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \indvar_flatten6_fu_92_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \indvar_flatten6_fu_92_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten6_fu_92_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten6_fu_92_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten6_fu_92_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten6_fu_92_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten6_fu_92_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten6_fu_92_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten6_fu_92_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal \select_ln50_1_reg_425[5]_i_2_n_0\ : STD_LOGIC;
  signal \NLW_indvar_flatten6_fu_92_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_indvar_flatten6_fu_92_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \col_fu_84[5]_i_4\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \col_load_reg_415[0]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \col_load_reg_415[5]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \icmp_ln50_reg_411[0]_i_1\ : label is "soft_lutpair374";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \indvar_flatten6_fu_92_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten6_fu_92_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten6_fu_92_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \select_ln50_1_reg_425[0]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \select_ln50_1_reg_425[1]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \select_ln50_1_reg_425[2]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \select_ln50_1_reg_425[3]_i_1\ : label is "soft_lutpair371";
begin
  ap_done_cache <= \^ap_done_cache\;
  ap_done_reg1 <= \^ap_done_reg1\;
  ap_enable_reg_pp0_iter0_reg_reg <= \^ap_enable_reg_pp0_iter0_reg_reg\;
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
  ap_loop_init_int_reg_0(0) <= \^ap_loop_init_int_reg_0\(0);
  p_0_in <= \^p_0_in\;
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => \indvar_flatten6_fu_92_reg[0]_0\,
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => Q(0),
      I3 => \indvar_flatten6_fu_92_reg[0]_1\,
      I4 => \icmp_ln50_reg_411_reg[0]\,
      I5 => \^ap_done_cache\,
      O => \ap_done_cache_i_1__0_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_0\,
      Q => \^ap_done_cache\,
      R => reset
    );
\ap_enable_reg_pp0_iter0_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => \icmp_ln50_reg_411_reg[0]\,
      I2 => Q(0),
      O => \^ap_enable_reg_pp0_iter0_reg_reg\
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => \^ap_enable_reg_pp0_iter1_reg\,
      I3 => \^ap_enable_reg_pp0_iter0_reg_reg\,
      I4 => ap_loop_init_int_reg_3,
      I5 => \^ap_done_reg1\,
      O => \ap_loop_init_int_i_1__0_n_0\
    );
\ap_loop_init_int_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0000000D000"
    )
        port map (
      I0 => \row_fu_88_reg[0]\,
      I1 => gmem1_WREADY,
      I2 => Q(0),
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      I4 => \row_fu_88_reg[0]_0\,
      I5 => gmem1_BVALID,
      O => \^ap_done_reg1\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\col_fu_84[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B0BB"
    )
        port map (
      I0 => gmem1_BVALID,
      I1 => \row_fu_88_reg[0]_0\,
      I2 => gmem1_WREADY,
      I3 => \row_fu_88_reg[0]\,
      I4 => \col_fu_84[5]_i_4_n_0\,
      O => SR(0)
    );
\col_fu_84[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \icmp_ln50_reg_411_reg[0]\,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      O => \col_fu_84[5]_i_4_n_0\
    );
\col_load_reg_415[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln50_reg_411_reg[0]\,
      I3 => \icmp_ln51_reg_420_reg[0]\(0),
      O => \^ap_loop_init_int_reg_0\(0)
    );
\col_load_reg_415[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => indvar_flatten6_fu_9211_out,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => \icmp_ln50_reg_411_reg[0]\,
      O => ap_loop_init_int_reg_1
    );
\icmp_ln50_reg_411[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln50_reg_411_reg[0]\,
      I3 => \indvar_flatten6_fu_92_reg[0]\,
      O => ap_loop_init_int_reg_2
    );
\icmp_ln51_reg_420[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \icmp_ln51_reg_420_reg[0]\(1),
      I1 => \icmp_ln51_reg_420_reg[0]\(2),
      I2 => \icmp_ln51_reg_420_reg[0]\(3),
      I3 => \icmp_ln51_reg_420_reg[0]\(4),
      I4 => \icmp_ln51_reg_420_reg[0]\(5),
      I5 => \^ap_loop_init_int_reg_0\(0),
      O => \^p_0_in\
    );
\indvar_flatten6_fu_92[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \indvar_flatten6_fu_92_reg[0]_2\,
      I1 => ap_loop_init_int,
      O => add_ln50_1_fu_171_p2(0)
    );
\indvar_flatten6_fu_92[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080000000000000"
    )
        port map (
      I0 => \indvar_flatten6_fu_92_reg[0]\,
      I1 => \icmp_ln50_reg_411_reg[0]\,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      I4 => \indvar_flatten6_fu_92_reg[0]_0\,
      I5 => \indvar_flatten6_fu_92_reg[0]_1\,
      O => indvar_flatten6_fu_92
    );
\indvar_flatten6_fu_92[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln50_reg_411_reg[0]\,
      I3 => \indvar_flatten6_fu_92_reg[11]_1\,
      O => ap_sig_allocacmp_indvar_flatten6_load(11)
    );
\indvar_flatten6_fu_92[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln50_reg_411_reg[0]\,
      I3 => \indvar_flatten6_fu_92_reg[11]_0\,
      O => ap_sig_allocacmp_indvar_flatten6_load(10)
    );
\indvar_flatten6_fu_92[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln50_reg_411_reg[0]\,
      I3 => \indvar_flatten6_fu_92_reg[11]\,
      O => ap_sig_allocacmp_indvar_flatten6_load(9)
    );
\indvar_flatten6_fu_92[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln50_reg_411_reg[0]\,
      I3 => \indvar_flatten6_fu_92_reg[0]_2\,
      O => ap_sig_allocacmp_indvar_flatten6_load(0)
    );
\indvar_flatten6_fu_92[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln50_reg_411_reg[0]\,
      I3 => \indvar_flatten6_fu_92_reg[4]_2\,
      O => ap_sig_allocacmp_indvar_flatten6_load(4)
    );
\indvar_flatten6_fu_92[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln50_reg_411_reg[0]\,
      I3 => \indvar_flatten6_fu_92_reg[4]_1\,
      O => ap_sig_allocacmp_indvar_flatten6_load(3)
    );
\indvar_flatten6_fu_92[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln50_reg_411_reg[0]\,
      I3 => \indvar_flatten6_fu_92_reg[4]_0\,
      O => ap_sig_allocacmp_indvar_flatten6_load(2)
    );
\indvar_flatten6_fu_92[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln50_reg_411_reg[0]\,
      I3 => \indvar_flatten6_fu_92_reg[4]\,
      O => ap_sig_allocacmp_indvar_flatten6_load(1)
    );
\indvar_flatten6_fu_92[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln50_reg_411_reg[0]\,
      I3 => \indvar_flatten6_fu_92_reg[8]_2\,
      O => ap_sig_allocacmp_indvar_flatten6_load(8)
    );
\indvar_flatten6_fu_92[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln50_reg_411_reg[0]\,
      I3 => \indvar_flatten6_fu_92_reg[8]_1\,
      O => ap_sig_allocacmp_indvar_flatten6_load(7)
    );
\indvar_flatten6_fu_92[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln50_reg_411_reg[0]\,
      I3 => \indvar_flatten6_fu_92_reg[8]_0\,
      O => ap_sig_allocacmp_indvar_flatten6_load(6)
    );
\indvar_flatten6_fu_92[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln50_reg_411_reg[0]\,
      I3 => \indvar_flatten6_fu_92_reg[8]\,
      O => ap_sig_allocacmp_indvar_flatten6_load(5)
    );
\indvar_flatten6_fu_92_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten6_fu_92_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_indvar_flatten6_fu_92_reg[11]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \indvar_flatten6_fu_92_reg[11]_i_2_n_2\,
      CO(0) => \indvar_flatten6_fu_92_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_indvar_flatten6_fu_92_reg[11]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln50_1_fu_171_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_indvar_flatten6_load(11 downto 9)
    );
\indvar_flatten6_fu_92_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten6_fu_92_reg[4]_i_1_n_0\,
      CO(2) => \indvar_flatten6_fu_92_reg[4]_i_1_n_1\,
      CO(1) => \indvar_flatten6_fu_92_reg[4]_i_1_n_2\,
      CO(0) => \indvar_flatten6_fu_92_reg[4]_i_1_n_3\,
      CYINIT => ap_sig_allocacmp_indvar_flatten6_load(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln50_1_fu_171_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_indvar_flatten6_load(4 downto 1)
    );
\indvar_flatten6_fu_92_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten6_fu_92_reg[4]_i_1_n_0\,
      CO(3) => \indvar_flatten6_fu_92_reg[8]_i_1_n_0\,
      CO(2) => \indvar_flatten6_fu_92_reg[8]_i_1_n_1\,
      CO(1) => \indvar_flatten6_fu_92_reg[8]_i_1_n_2\,
      CO(0) => \indvar_flatten6_fu_92_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln50_1_fu_171_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_indvar_flatten6_load(8 downto 5)
    );
ram_reg_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \row_fu_88_reg[0]\,
      I1 => gmem1_WREADY,
      I2 => Q(1),
      O => \^ap_enable_reg_pp0_iter1_reg\
    );
\select_ln50_1_reg_425[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => \select_ln50_1_reg_425_reg[5]\(0),
      I1 => \icmp_ln50_reg_411_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => \^p_0_in\,
      O => D(0)
    );
\select_ln50_1_reg_425[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88787878"
    )
        port map (
      I0 => \select_ln50_1_reg_425_reg[5]\(0),
      I1 => \^p_0_in\,
      I2 => \select_ln50_1_reg_425_reg[5]\(1),
      I3 => \icmp_ln50_reg_411_reg[0]\,
      I4 => ap_loop_init_int,
      O => D(1)
    );
\select_ln50_1_reg_425[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A666"
    )
        port map (
      I0 => \select_ln50_1_reg_425[5]_i_2_n_0\,
      I1 => \select_ln50_1_reg_425_reg[5]\(2),
      I2 => \icmp_ln50_reg_411_reg[0]\,
      I3 => ap_loop_init_int,
      O => D(2)
    );
\select_ln50_1_reg_425[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88787878"
    )
        port map (
      I0 => \select_ln50_1_reg_425_reg[5]\(2),
      I1 => \select_ln50_1_reg_425[5]_i_2_n_0\,
      I2 => \select_ln50_1_reg_425_reg[5]\(3),
      I3 => \icmp_ln50_reg_411_reg[0]\,
      I4 => ap_loop_init_int,
      O => D(3)
    );
\select_ln50_1_reg_425[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F808080"
    )
        port map (
      I0 => \select_ln50_1_reg_425[5]_i_2_n_0\,
      I1 => \select_ln50_1_reg_425_reg[5]\(2),
      I2 => \select_ln50_1_reg_425_reg[5]\(3),
      I3 => \select_ln50_1_reg_425_reg[5]\(4),
      I4 => \col_fu_84[5]_i_4_n_0\,
      O => D(4)
    );
\select_ln50_1_reg_425[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800080008000"
    )
        port map (
      I0 => \select_ln50_1_reg_425[5]_i_2_n_0\,
      I1 => \select_ln50_1_reg_425_reg[5]\(4),
      I2 => \select_ln50_1_reg_425_reg[5]\(3),
      I3 => \select_ln50_1_reg_425_reg[5]\(2),
      I4 => \select_ln50_1_reg_425_reg[5]\(5),
      I5 => \col_fu_84[5]_i_4_n_0\,
      O => D(5)
    );
\select_ln50_1_reg_425[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \select_ln50_1_reg_425_reg[5]\(0),
      I1 => \^p_0_in\,
      I2 => \select_ln50_1_reg_425_reg[5]\(1),
      O => \select_ln50_1_reg_425[5]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_flow_control_loop_pipe_sequential_init_3 is
  port (
    indvar_flatten_fu_80 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_ap_start_reg_reg : out STD_LOGIC;
    add_ln35_1_fu_155_p2 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \indvar_flatten_fu_80_reg[0]\ : in STD_LOGIC;
    \icmp_ln36_reg_383_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gmem_RVALID : in STD_LOGIC;
    \col_load_reg_378_reg[1]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    gmem_ARREADY : in STD_LOGIC;
    ap_loop_init_int_reg_1 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter3_reg : in STD_LOGIC;
    \icmp_ln36_reg_383_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln36_reg_383_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln36_reg_383_reg[0]_2\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    \indvar_flatten_fu_80_reg[0]_0\ : in STD_LOGIC;
    \indvar_flatten_fu_80_reg[4]\ : in STD_LOGIC;
    \indvar_flatten_fu_80_reg[4]_0\ : in STD_LOGIC;
    \indvar_flatten_fu_80_reg[4]_1\ : in STD_LOGIC;
    \indvar_flatten_fu_80_reg[4]_2\ : in STD_LOGIC;
    \indvar_flatten_fu_80_reg[8]\ : in STD_LOGIC;
    \indvar_flatten_fu_80_reg[8]_0\ : in STD_LOGIC;
    \indvar_flatten_fu_80_reg[8]_1\ : in STD_LOGIC;
    \indvar_flatten_fu_80_reg[8]_2\ : in STD_LOGIC;
    \indvar_flatten_fu_80_reg[11]\ : in STD_LOGIC;
    \indvar_flatten_fu_80_reg[11]_0\ : in STD_LOGIC;
    \indvar_flatten_fu_80_reg[11]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_start : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_flow_control_loop_pipe_sequential_init_3 : entity is "Pooling_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_flow_control_loop_pipe_sequential_init_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_flow_control_loop_pipe_sequential_init_3 is
  signal \^ap_cs_fsm_reg[3]\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_0 : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_0 : STD_LOGIC;
  signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \indvar_flatten_fu_80_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \indvar_flatten_fu_80_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \indvar_flatten_fu_80_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_fu_80_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_fu_80_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_fu_80_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_fu_80_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_fu_80_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_fu_80_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_fu_80_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_indvar_flatten_fu_80_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_indvar_flatten_fu_80_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \col_fu_72[6]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \col_load_reg_378[6]_i_1\ : label is "soft_lutpair341";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_80_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_80_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten_fu_80_reg[8]_i_1\ : label is 35;
begin
  \ap_CS_fsm_reg[3]\ <= \^ap_cs_fsm_reg[3]\;
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F888F8888888F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]\(0),
      I1 => ap_start,
      I2 => \ap_CS_fsm_reg[2]\(1),
      I3 => ap_done_reg1,
      I4 => ap_done_cache,
      I5 => \icmp_ln36_reg_383_reg[0]\,
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008000AAAA8000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]\(1),
      I1 => ap_loop_exit_ready_pp0_iter3_reg,
      I2 => Q(0),
      I3 => \icmp_ln36_reg_383_reg[0]_2\,
      I4 => ap_done_cache,
      I5 => \icmp_ln36_reg_383_reg[0]\,
      O => D(1)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000FFFFD000D000"
    )
        port map (
      I0 => \col_load_reg_378_reg[1]\,
      I1 => gmem_RVALID,
      I2 => Q(0),
      I3 => ap_loop_exit_ready_pp0_iter3_reg,
      I4 => \icmp_ln36_reg_383_reg[0]\,
      I5 => ap_done_cache,
      O => ap_done_cache_i_1_n_0
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_0,
      Q => ap_done_cache,
      R => reset
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD5D5D5DD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => \^ap_cs_fsm_reg[3]\,
      I3 => gmem_ARREADY,
      I4 => ap_loop_init_int_reg_1,
      I5 => ap_done_reg1,
      O => ap_loop_init_int_i_1_n_0
    );
ap_loop_init_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"757575FFFFFF75FF"
    )
        port map (
      I0 => Q(1),
      I1 => gmem_RVALID,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => Q(0),
      I5 => \icmp_ln36_reg_383_reg[0]\,
      O => \^ap_cs_fsm_reg[3]\
    );
ap_loop_init_int_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter3_reg,
      I1 => Q(0),
      I2 => gmem_RVALID,
      I3 => \col_load_reg_378_reg[1]\,
      O => ap_done_reg1
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_0,
      Q => ap_loop_init_int,
      R => '0'
    );
\col_fu_72[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => \col_load_reg_378_reg[1]\,
      I1 => gmem_RVALID,
      I2 => ap_loop_init_int,
      I3 => Q(0),
      I4 => \icmp_ln36_reg_383_reg[0]\,
      O => SR(0)
    );
\col_load_reg_378[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008080"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \icmp_ln36_reg_383_reg[0]\,
      I2 => Q(0),
      I3 => gmem_RVALID,
      I4 => \col_load_reg_378_reg[1]\,
      O => ap_loop_init_int_reg_0
    );
\icmp_ln36_reg_383[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2AFF00FF00FF00"
    )
        port map (
      I0 => \icmp_ln36_reg_383_reg[0]_0\,
      I1 => \icmp_ln36_reg_383_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln36_reg_383_reg[0]_1\,
      I4 => \icmp_ln36_reg_383_reg[0]_2\,
      I5 => Q(0),
      O => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_ap_start_reg_reg
    );
\indvar_flatten_fu_80[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \indvar_flatten_fu_80_reg[0]_0\,
      I1 => ap_loop_init_int,
      O => add_ln35_1_fu_155_p2(0)
    );
\indvar_flatten_fu_80[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0800000C080C080"
    )
        port map (
      I0 => \indvar_flatten_fu_80_reg[0]\,
      I1 => \icmp_ln36_reg_383_reg[0]\,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      I4 => gmem_RVALID,
      I5 => \col_load_reg_378_reg[1]\,
      O => indvar_flatten_fu_80
    );
\indvar_flatten_fu_80[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln36_reg_383_reg[0]\,
      I3 => \indvar_flatten_fu_80_reg[11]_1\,
      O => ap_sig_allocacmp_indvar_flatten_load(11)
    );
\indvar_flatten_fu_80[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln36_reg_383_reg[0]\,
      I3 => \indvar_flatten_fu_80_reg[11]_0\,
      O => ap_sig_allocacmp_indvar_flatten_load(10)
    );
\indvar_flatten_fu_80[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln36_reg_383_reg[0]\,
      I3 => \indvar_flatten_fu_80_reg[11]\,
      O => ap_sig_allocacmp_indvar_flatten_load(9)
    );
\indvar_flatten_fu_80[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln36_reg_383_reg[0]\,
      I3 => \indvar_flatten_fu_80_reg[0]_0\,
      O => ap_sig_allocacmp_indvar_flatten_load(0)
    );
\indvar_flatten_fu_80[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln36_reg_383_reg[0]\,
      I3 => \indvar_flatten_fu_80_reg[4]_2\,
      O => ap_sig_allocacmp_indvar_flatten_load(4)
    );
\indvar_flatten_fu_80[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln36_reg_383_reg[0]\,
      I3 => \indvar_flatten_fu_80_reg[4]_1\,
      O => ap_sig_allocacmp_indvar_flatten_load(3)
    );
\indvar_flatten_fu_80[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln36_reg_383_reg[0]\,
      I3 => \indvar_flatten_fu_80_reg[4]_0\,
      O => ap_sig_allocacmp_indvar_flatten_load(2)
    );
\indvar_flatten_fu_80[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln36_reg_383_reg[0]\,
      I3 => \indvar_flatten_fu_80_reg[4]\,
      O => ap_sig_allocacmp_indvar_flatten_load(1)
    );
\indvar_flatten_fu_80[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln36_reg_383_reg[0]\,
      I3 => \indvar_flatten_fu_80_reg[8]_2\,
      O => ap_sig_allocacmp_indvar_flatten_load(8)
    );
\indvar_flatten_fu_80[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln36_reg_383_reg[0]\,
      I3 => \indvar_flatten_fu_80_reg[8]_1\,
      O => ap_sig_allocacmp_indvar_flatten_load(7)
    );
\indvar_flatten_fu_80[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln36_reg_383_reg[0]\,
      I3 => \indvar_flatten_fu_80_reg[8]_0\,
      O => ap_sig_allocacmp_indvar_flatten_load(6)
    );
\indvar_flatten_fu_80[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => \icmp_ln36_reg_383_reg[0]\,
      I3 => \indvar_flatten_fu_80_reg[8]\,
      O => ap_sig_allocacmp_indvar_flatten_load(5)
    );
\indvar_flatten_fu_80_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_80_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_indvar_flatten_fu_80_reg[11]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \indvar_flatten_fu_80_reg[11]_i_2_n_2\,
      CO(0) => \indvar_flatten_fu_80_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_indvar_flatten_fu_80_reg[11]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln35_1_fu_155_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_indvar_flatten_load(11 downto 9)
    );
\indvar_flatten_fu_80_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten_fu_80_reg[4]_i_1_n_0\,
      CO(2) => \indvar_flatten_fu_80_reg[4]_i_1_n_1\,
      CO(1) => \indvar_flatten_fu_80_reg[4]_i_1_n_2\,
      CO(0) => \indvar_flatten_fu_80_reg[4]_i_1_n_3\,
      CYINIT => ap_sig_allocacmp_indvar_flatten_load(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln35_1_fu_155_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_indvar_flatten_load(4 downto 1)
    );
\indvar_flatten_fu_80_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_fu_80_reg[4]_i_1_n_0\,
      CO(3) => \indvar_flatten_fu_80_reg[8]_i_1_n_0\,
      CO(2) => \indvar_flatten_fu_80_reg[8]_i_1_n_1\,
      CO(1) => \indvar_flatten_fu_80_reg[8]_i_1_n_2\,
      CO(0) => \indvar_flatten_fu_80_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln35_1_fu_155_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_indvar_flatten_load(8 downto 5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized12\ is
  port (
    ursp_ready : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    dout_vld_reg_1 : out STD_LOGIC;
    re : out STD_LOGIC;
    ce0 : out STD_LOGIC;
    reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    last_resp : in STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrsp_type : in STD_LOGIC;
    wrsp_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_BREADY : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized12\ : entity is "Pooling_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized12\ is
  signal \dout_vld_i_1__4_n_0\ : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_1__5_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_1__11_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[2]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[2]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal ram_reg_i_16_n_0 : STD_LOGIC;
  signal \^re\ : STD_LOGIC;
  signal \^ursp_ready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__4\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.empty_n_i_1__5\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__12\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[1]_i_1__18\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_3\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \indvar_flatten6_fu_92[11]_i_4\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of ram_reg_i_16 : label is "soft_lutpair184";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  re <= \^re\;
  ursp_ready <= \^ursp_ready\;
\dout_vld_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEEAEEE"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => \^dout_vld_reg_0\,
      I2 => Q(1),
      I3 => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_BREADY,
      I4 => Q(0),
      O => \dout_vld_i_1__4_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__4_n_0\,
      Q => \^dout_vld_reg_0\,
      R => reset
    );
\fifo_depth_gt1_gen.empty_n_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr[2]_i_4_n_0\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.empty_n_i_1__5_n_0\
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \fifo_depth_gt1_gen.empty_n_i_1__5_n_0\,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => reset
    );
\fifo_depth_gt1_gen.full_n_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr[2]_i_4_n_0\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      O => \fifo_depth_gt1_gen.full_n_i_1__11_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \fifo_depth_gt1_gen.full_n_i_1__11_n_0\,
      Q => \^ursp_ready\,
      S => reset
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__12_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr[2]_i_4_n_0\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__18_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr[2]_i_4_n_0\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.mOutPtr[2]_i_2_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5D50000"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => Q(0),
      I2 => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_BREADY,
      I3 => Q(1),
      I4 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      O => \^re\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAFFFFFFFFFFFF"
    )
        port map (
      I0 => \^re\,
      I1 => last_resp,
      I2 => \fifo_depth_gt1_gen.full_n_reg_0\(0),
      I3 => wrsp_type,
      I4 => wrsp_valid,
      I5 => \^ursp_ready\,
      O => \fifo_depth_gt1_gen.mOutPtr[2]_i_4_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__12_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__18_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \fifo_depth_gt1_gen.mOutPtr[2]_i_2_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      R => reset
    );
\indvar_flatten6_fu_92[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => ap_enable_reg_pp0_iter3,
      O => dout_vld_reg_1
    );
ram_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => ram_reg_i_16_n_0,
      I1 => ram_reg,
      I2 => ram_reg_0(0),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => Q(1),
      I5 => WEA(0),
      O => ce0
    );
ram_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => ap_enable_reg_pp0_iter2,
      O => ram_reg_i_16_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_mem is
  port (
    we : out STD_LOGIC;
    raddr : out STD_LOGIC_VECTOR ( 4 downto 0 );
    re : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 17 downto 0 );
    mem_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_WVALID : in STD_LOGIC;
    \fifo_mem_gen.raddr\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mem_reg_1 : in STD_LOGIC;
    wdata_valid : in STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    mem_reg_2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    mem_reg_3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_mem;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_mem is
  signal \mem_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \^raddr\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal raddr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^re\ : STD_LOGIC;
  signal \^we\ : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-4 {cell *THIS*} {string 5}} {SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 558;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "U0/gmem1_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 992;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 17;
begin
  raddr(4 downto 0) <= \^raddr\(4 downto 0);
  re <= \^re\;
  we <= \^we\;
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8 downto 4) => mem_reg_3(4 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8 downto 4) => raddr_reg(4 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 0) => dout(15 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => dout(17 downto 16),
      ENARDEN => \^we\,
      ENBWREN => \mem_reg_i_2__0_n_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => reset,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
mem_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A080"
    )
        port map (
      I0 => mem_reg_0,
      I1 => Q(1),
      I2 => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_WVALID,
      I3 => Q(0),
      O => \^we\
    );
mem_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B300"
    )
        port map (
      I0 => mem_reg_1,
      I1 => wdata_valid,
      I2 => \bus_wide_gen.ready_for_data__0\,
      I3 => mem_reg_2,
      O => \^re\
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^re\,
      I1 => ap_rst_n,
      O => \mem_reg_i_2__0_n_0\
    );
\raddr_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF7FFF0000"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(3),
      I1 => \fifo_mem_gen.raddr\(4),
      I2 => \fifo_mem_gen.raddr\(2),
      I3 => \fifo_mem_gen.raddr\(1),
      I4 => \^re\,
      I5 => \fifo_mem_gen.raddr\(0),
      O => \^raddr\(0)
    );
\raddr_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555FFFFAAAA0000"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(0),
      I1 => \fifo_mem_gen.raddr\(2),
      I2 => \fifo_mem_gen.raddr\(4),
      I3 => \fifo_mem_gen.raddr\(3),
      I4 => \^re\,
      I5 => \fifo_mem_gen.raddr\(1),
      O => \^raddr\(1)
    );
\raddr_reg[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3777FFFF88880000"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(0),
      I1 => \fifo_mem_gen.raddr\(1),
      I2 => \fifo_mem_gen.raddr\(4),
      I3 => \fifo_mem_gen.raddr\(3),
      I4 => \^re\,
      I5 => \fifo_mem_gen.raddr\(2),
      O => \^raddr\(2)
    );
\raddr_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F7FFFFF80800000"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(0),
      I1 => \fifo_mem_gen.raddr\(1),
      I2 => \fifo_mem_gen.raddr\(2),
      I3 => \fifo_mem_gen.raddr\(4),
      I4 => \^re\,
      I5 => \fifo_mem_gen.raddr\(3),
      O => \^raddr\(3)
    );
\raddr_reg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFFFFF80000000"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(0),
      I1 => \fifo_mem_gen.raddr\(1),
      I2 => \fifo_mem_gen.raddr\(2),
      I3 => \fifo_mem_gen.raddr\(3),
      I4 => \^re\,
      I5 => \fifo_mem_gen.raddr\(4),
      O => \^raddr\(4)
    );
\raddr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr\(0),
      Q => raddr_reg(0),
      R => '0'
    );
\raddr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr\(1),
      Q => raddr_reg(1),
      R => '0'
    );
\raddr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr\(2),
      Q => raddr_reg(2),
      R => '0'
    );
\raddr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr\(3),
      Q => raddr_reg(3),
      R => '0'
    );
\raddr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr\(4),
      Q => raddr_reg(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice is
  port (
    m_axi_gmem1_RREADY : out STD_LOGIC;
    m_axi_gmem1_RVALID : in STD_LOGIC;
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice is
  signal \FSM_sequential_state[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \^m_axi_gmem1_rready\ : STD_LOGIC;
  signal \next_st__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \s_ready_t_i_1__3_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__7\ : label is "soft_lutpair102";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "zero:00,two:01,one:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "zero:00,two:01,one:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__3\ : label is "soft_lutpair102";
begin
  m_axi_gmem1_RREADY <= \^m_axi_gmem1_rready\;
\FSM_sequential_state[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0038"
    )
        port map (
      I0 => \^m_axi_gmem1_rready\,
      I1 => m_axi_gmem1_RVALID,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => \FSM_sequential_state[1]_i_1__7_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(0),
      Q => \state__0\(0),
      R => reset
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1__7_n_0\,
      Q => \state__0\(1),
      R => reset
    );
\__3/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => m_axi_gmem1_RVALID,
      O => \next_st__0\(0)
    );
\s_ready_t_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC4F"
    )
        port map (
      I0 => m_axi_gmem1_RVALID,
      I1 => \^m_axi_gmem1_rready\,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => \s_ready_t_i_1__3_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__3_n_0\,
      Q => \^m_axi_gmem1_rready\,
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice__parameterized1\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_16_in : out STD_LOGIC;
    \single_sect__18\ : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 51 downto 0 );
    \data_p1_reg[63]_0\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \state_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : out STD_LOGIC;
    \state_reg[0]_3\ : out STD_LOGIC;
    \data_p1_reg[81]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[81]_1\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \data_p1_reg[81]_2\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_ready_t_reg_1 : in STD_LOGIC;
    if_full_n : in STD_LOGIC;
    req_handling_reg : in STD_LOGIC;
    \sect_total_buf_reg[0]\ : in STD_LOGIC;
    \sect_total_buf_reg[0]_0\ : in STD_LOGIC;
    \could_multi_bursts.len_buf_reg[0]\ : in STD_LOGIC;
    ost_resp_ready : in STD_LOGIC;
    if_full_n_0 : in STD_LOGIC;
    AWREADY_Dummy_1 : in STD_LOGIC;
    \could_multi_bursts.len_buf_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    D : in STD_LOGIC_VECTOR ( 64 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[20]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[24]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[28]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[32]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[36]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[40]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[44]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[48]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[51]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    last_sect_reg : in STD_LOGIC;
    \data_p2_reg[81]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice__parameterized1\ : entity is "Pooling_gmem1_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice__parameterized1\ is
  signal \beat_len[2]_i_2_n_0\ : STD_LOGIC;
  signal \beat_len_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \beat_len_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \beat_len_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \beat_len_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \beat_len_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_reg[9]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_reg[9]_i_1__0_n_3\ : STD_LOGIC;
  signal \^could_multi_bursts.sect_handling_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[62]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[63]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[65]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[81]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \^data_p1_reg[63]_0\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \data_p1_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[65]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[81]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal \end_from_4k[2]_i_2_n_0\ : STD_LOGIC;
  signal \end_from_4k[2]_i_3_n_0\ : STD_LOGIC;
  signal \end_from_4k[2]_i_4_n_0\ : STD_LOGIC;
  signal \end_from_4k[2]_i_5_n_0\ : STD_LOGIC;
  signal \end_from_4k[6]_i_2_n_0\ : STD_LOGIC;
  signal \end_from_4k[6]_i_3_n_0\ : STD_LOGIC;
  signal \end_from_4k[6]_i_4_n_0\ : STD_LOGIC;
  signal \end_from_4k[6]_i_5_n_0\ : STD_LOGIC;
  signal \end_from_4k[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \end_from_4k[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \end_from_4k[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \end_from_4k_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \end_from_4k_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \end_from_4k_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \end_from_4k_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \end_from_4k_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \end_from_4k_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \end_from_4k_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \end_from_4k_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \end_from_4k_reg[9]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_from_4k_reg[9]_i_1__0_n_3\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal m_ready : STD_LOGIC;
  signal \next_st__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_16_in\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal req_valid : STD_LOGIC;
  signal \s_ready_t_i_1__4_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_6_n_0\ : STD_LOGIC;
  signal \sect_total[0]_i_10_n_0\ : STD_LOGIC;
  signal \sect_total[0]_i_11_n_0\ : STD_LOGIC;
  signal \sect_total[0]_i_12_n_0\ : STD_LOGIC;
  signal \sect_total[0]_i_13_n_0\ : STD_LOGIC;
  signal \sect_total[0]_i_14_n_0\ : STD_LOGIC;
  signal \sect_total[0]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total[0]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total[0]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total[0]_i_7_n_0\ : STD_LOGIC;
  signal \sect_total[0]_i_8_n_0\ : STD_LOGIC;
  signal \sect_total[0]_i_9_n_0\ : STD_LOGIC;
  signal \sect_total_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sect_total_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sect_total_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sect_total_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \sect_total_reg[0]_i_6_n_1\ : STD_LOGIC;
  signal \sect_total_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \sect_total_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \sect_total_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \^single_sect__18\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_beat_len_reg[9]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_beat_len_reg[9]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_end_from_4k_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_from_4k_reg[9]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_end_from_4k_reg[9]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_sect_total_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_total_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_total_reg[19]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "zero:00,two:01,one:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "zero:00,two:01,one:10";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \beat_len_reg[2]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \beat_len_reg[6]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \beat_len_reg[9]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k_reg[2]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k_reg[6]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k_reg[9]_i_1__0\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sect_cnt[50]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_2__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sect_total[19]_i_1__0\ : label is "soft_lutpair114";
  attribute ADDER_THRESHOLD of \sect_total_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[0]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[0]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[19]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[8]_i_1\ : label is 35;
begin
  \could_multi_bursts.sect_handling_reg\(0) <= \^could_multi_bursts.sect_handling_reg\(0);
  \data_p1_reg[63]_0\(61 downto 0) <= \^data_p1_reg[63]_0\(61 downto 0);
  p_16_in <= \^p_16_in\;
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
  \single_sect__18\ <= \^single_sect__18\;
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A200FF0000"
    )
        port map (
      I0 => s_ready_t_reg_1,
      I1 => \^s_ready_t_reg_0\,
      I2 => if_full_n,
      I3 => m_ready,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \next_st__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D02FFF008080"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => if_full_n,
      I2 => s_ready_t_reg_1,
      I3 => m_ready,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \next_st__0\(1)
    );
\FSM_sequential_state[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => \^p_16_in\,
      I1 => \^single_sect__18\,
      I2 => req_handling_reg,
      I3 => \sect_total_buf_reg[0]\,
      O => m_ready
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(0),
      Q => \state__0\(0),
      R => reset
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(1),
      Q => \state__0\(1),
      R => reset
    );
\beat_len[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \data_p1_reg_n_0_[1]\,
      O => \beat_len[2]_i_2_n_0\
    );
\beat_len_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_reg[2]_i_1_n_0\,
      CO(2) => \beat_len_reg[2]_i_1_n_1\,
      CO(1) => \beat_len_reg[2]_i_1_n_2\,
      CO(0) => \beat_len_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_1_in(1),
      O(3 downto 1) => \data_p1_reg[81]_2\(2 downto 0),
      O(0) => \NLW_beat_len_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => \beat_len[2]_i_2_n_0\
    );
\beat_len_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_reg[2]_i_1_n_0\,
      CO(3) => \beat_len_reg[6]_i_1_n_0\,
      CO(2) => \beat_len_reg[6]_i_1_n_1\,
      CO(1) => \beat_len_reg[6]_i_1_n_2\,
      CO(0) => \beat_len_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_2\(6 downto 3),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\beat_len_reg[9]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_reg[6]_i_1_n_0\,
      CO(3 downto 2) => \NLW_beat_len_reg[9]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \beat_len_reg[9]_i_1__0_n_2\,
      CO(0) => \beat_len_reg[9]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_beat_len_reg[9]_i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \data_p1_reg[81]_2\(9 downto 7),
      S(3) => '0',
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\could_multi_bursts.addr_step[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008080"
    )
        port map (
      I0 => \could_multi_bursts.len_buf_reg[0]\,
      I1 => ost_resp_ready,
      I2 => if_full_n_0,
      I3 => AWREADY_Dummy_1,
      I4 => \could_multi_bursts.len_buf_reg[0]_0\,
      O => \^could_multi_bursts.sect_handling_reg\(0)
    );
\data_p1[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(9),
      O => \data_p1[10]_i_1__2_n_0\
    );
\data_p1[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(10),
      O => \data_p1[11]_i_1__2_n_0\
    );
\data_p1[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(11),
      O => \data_p1[12]_i_1__2_n_0\
    );
\data_p1[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(12),
      O => \data_p1[13]_i_1__2_n_0\
    );
\data_p1[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(13),
      O => \data_p1[14]_i_1__2_n_0\
    );
\data_p1[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(14),
      O => \data_p1[15]_i_1__2_n_0\
    );
\data_p1[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(15),
      O => \data_p1[16]_i_1__2_n_0\
    );
\data_p1[17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(16),
      O => \data_p1[17]_i_1__2_n_0\
    );
\data_p1[18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(17),
      O => \data_p1[18]_i_1__2_n_0\
    );
\data_p1[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(18),
      O => \data_p1[19]_i_1__2_n_0\
    );
\data_p1[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(0),
      O => \data_p1[1]_i_1__2_n_0\
    );
\data_p1[20]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(19),
      O => \data_p1[20]_i_1__2_n_0\
    );
\data_p1[21]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(20),
      O => \data_p1[21]_i_1__2_n_0\
    );
\data_p1[22]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(21),
      O => \data_p1[22]_i_1__2_n_0\
    );
\data_p1[23]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(22),
      O => \data_p1[23]_i_1__2_n_0\
    );
\data_p1[24]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[24]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(23),
      O => \data_p1[24]_i_1__2_n_0\
    );
\data_p1[25]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[25]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(24),
      O => \data_p1[25]_i_1__2_n_0\
    );
\data_p1[26]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[26]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(25),
      O => \data_p1[26]_i_1__2_n_0\
    );
\data_p1[27]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[27]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(26),
      O => \data_p1[27]_i_1__2_n_0\
    );
\data_p1[28]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[28]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(27),
      O => \data_p1[28]_i_1__2_n_0\
    );
\data_p1[29]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[29]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(28),
      O => \data_p1[29]_i_1__2_n_0\
    );
\data_p1[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(1),
      O => \data_p1[2]_i_1__2_n_0\
    );
\data_p1[30]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[30]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(29),
      O => \data_p1[30]_i_1__2_n_0\
    );
\data_p1[31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[31]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(30),
      O => \data_p1[31]_i_1__2_n_0\
    );
\data_p1[32]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[32]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(31),
      O => \data_p1[32]_i_1__2_n_0\
    );
\data_p1[33]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[33]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(32),
      O => \data_p1[33]_i_1__0_n_0\
    );
\data_p1[34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[34]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(33),
      O => \data_p1[34]_i_1__0_n_0\
    );
\data_p1[35]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[35]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(34),
      O => \data_p1[35]_i_1__0_n_0\
    );
\data_p1[36]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[36]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(35),
      O => \data_p1[36]_i_1__0_n_0\
    );
\data_p1[37]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[37]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(36),
      O => \data_p1[37]_i_1__0_n_0\
    );
\data_p1[38]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[38]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(37),
      O => \data_p1[38]_i_1__0_n_0\
    );
\data_p1[39]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[39]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(38),
      O => \data_p1[39]_i_1__0_n_0\
    );
\data_p1[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(2),
      O => \data_p1[3]_i_1__2_n_0\
    );
\data_p1[40]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[40]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(39),
      O => \data_p1[40]_i_1__0_n_0\
    );
\data_p1[41]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[41]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(40),
      O => \data_p1[41]_i_1__0_n_0\
    );
\data_p1[42]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[42]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(41),
      O => \data_p1[42]_i_1__0_n_0\
    );
\data_p1[43]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[43]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(42),
      O => \data_p1[43]_i_1__0_n_0\
    );
\data_p1[44]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[44]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(43),
      O => \data_p1[44]_i_1__0_n_0\
    );
\data_p1[45]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[45]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(44),
      O => \data_p1[45]_i_1__0_n_0\
    );
\data_p1[46]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[46]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(45),
      O => \data_p1[46]_i_1__0_n_0\
    );
\data_p1[47]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[47]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(46),
      O => \data_p1[47]_i_1__0_n_0\
    );
\data_p1[48]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[48]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(47),
      O => \data_p1[48]_i_1__0_n_0\
    );
\data_p1[49]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[49]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(48),
      O => \data_p1[49]_i_1__0_n_0\
    );
\data_p1[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(3),
      O => \data_p1[4]_i_1__2_n_0\
    );
\data_p1[50]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[50]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(49),
      O => \data_p1[50]_i_1__0_n_0\
    );
\data_p1[51]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[51]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(50),
      O => \data_p1[51]_i_1__0_n_0\
    );
\data_p1[52]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[52]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(51),
      O => \data_p1[52]_i_1__0_n_0\
    );
\data_p1[53]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[53]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(52),
      O => \data_p1[53]_i_1__0_n_0\
    );
\data_p1[54]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[54]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(53),
      O => \data_p1[54]_i_1__0_n_0\
    );
\data_p1[55]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[55]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(54),
      O => \data_p1[55]_i_1__0_n_0\
    );
\data_p1[56]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[56]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(55),
      O => \data_p1[56]_i_1__0_n_0\
    );
\data_p1[57]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[57]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(56),
      O => \data_p1[57]_i_1__0_n_0\
    );
\data_p1[58]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[58]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(57),
      O => \data_p1[58]_i_1__0_n_0\
    );
\data_p1[59]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[59]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(58),
      O => \data_p1[59]_i_1__0_n_0\
    );
\data_p1[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(4),
      O => \data_p1[5]_i_1__2_n_0\
    );
\data_p1[60]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[60]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(59),
      O => \data_p1[60]_i_1__0_n_0\
    );
\data_p1[61]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[61]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(60),
      O => \data_p1[61]_i_1__0_n_0\
    );
\data_p1[62]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[62]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(61),
      O => \data_p1[62]_i_1__0_n_0\
    );
\data_p1[63]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[63]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(62),
      O => \data_p1[63]_i_1__0_n_0\
    );
\data_p1[65]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[65]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(63),
      O => \data_p1[65]_i_1_n_0\
    );
\data_p1[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(5),
      O => \data_p1[6]_i_1__2_n_0\
    );
\data_p1[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(6),
      O => \data_p1[7]_i_1__2_n_0\
    );
\data_p1[81]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008808AAAACC0C"
    )
        port map (
      I0 => m_ready,
      I1 => s_ready_t_reg_1,
      I2 => \^s_ready_t_reg_0\,
      I3 => if_full_n,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => load_p1
    );
\data_p1[81]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[81]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(64),
      O => \data_p1[81]_i_2__0_n_0\
    );
\data_p1[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(7),
      O => \data_p1[8]_i_1__2_n_0\
    );
\data_p1[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(8),
      O => \data_p1[9]_i_1__2_n_0\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(17),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__2_n_0\,
      Q => \data_p1_reg_n_0_[1]\,
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(61),
      R => '0'
    );
\data_p1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[65]_i_1_n_0\,
      Q => p_1_in(1),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(4),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(5),
      R => '0'
    );
\data_p1_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[81]_i_2__0_n_0\,
      Q => p_1_in(17),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(6),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(7),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(9),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(10),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(11),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(12),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(13),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(14),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(15),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(16),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(17),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(18),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(0),
      Q => \data_p2_reg_n_0_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(19),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(20),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(21),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(22),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(23),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(24),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(25),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(26),
      Q => \data_p2_reg_n_0_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(27),
      Q => \data_p2_reg_n_0_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(28),
      Q => \data_p2_reg_n_0_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(1),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(29),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(30),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(31),
      Q => \data_p2_reg_n_0_[32]\,
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(32),
      Q => \data_p2_reg_n_0_[33]\,
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(33),
      Q => \data_p2_reg_n_0_[34]\,
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(34),
      Q => \data_p2_reg_n_0_[35]\,
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(35),
      Q => \data_p2_reg_n_0_[36]\,
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(36),
      Q => \data_p2_reg_n_0_[37]\,
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(37),
      Q => \data_p2_reg_n_0_[38]\,
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(38),
      Q => \data_p2_reg_n_0_[39]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(2),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(39),
      Q => \data_p2_reg_n_0_[40]\,
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(40),
      Q => \data_p2_reg_n_0_[41]\,
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(41),
      Q => \data_p2_reg_n_0_[42]\,
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(42),
      Q => \data_p2_reg_n_0_[43]\,
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(43),
      Q => \data_p2_reg_n_0_[44]\,
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(44),
      Q => \data_p2_reg_n_0_[45]\,
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(45),
      Q => \data_p2_reg_n_0_[46]\,
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(46),
      Q => \data_p2_reg_n_0_[47]\,
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(47),
      Q => \data_p2_reg_n_0_[48]\,
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(48),
      Q => \data_p2_reg_n_0_[49]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(3),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(49),
      Q => \data_p2_reg_n_0_[50]\,
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(50),
      Q => \data_p2_reg_n_0_[51]\,
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(51),
      Q => \data_p2_reg_n_0_[52]\,
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(52),
      Q => \data_p2_reg_n_0_[53]\,
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(53),
      Q => \data_p2_reg_n_0_[54]\,
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(54),
      Q => \data_p2_reg_n_0_[55]\,
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(55),
      Q => \data_p2_reg_n_0_[56]\,
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(56),
      Q => \data_p2_reg_n_0_[57]\,
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(57),
      Q => \data_p2_reg_n_0_[58]\,
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(58),
      Q => \data_p2_reg_n_0_[59]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(4),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(59),
      Q => \data_p2_reg_n_0_[60]\,
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(60),
      Q => \data_p2_reg_n_0_[61]\,
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(61),
      Q => \data_p2_reg_n_0_[62]\,
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(62),
      Q => \data_p2_reg_n_0_[63]\,
      R => '0'
    );
\data_p2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(63),
      Q => \data_p2_reg_n_0_[65]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(5),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(6),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(64),
      Q => \data_p2_reg_n_0_[81]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(7),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(8),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\end_from_4k[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(2),
      O => \end_from_4k[2]_i_2_n_0\
    );
\end_from_4k[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(1),
      O => \end_from_4k[2]_i_3_n_0\
    );
\end_from_4k[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(0),
      O => \end_from_4k[2]_i_4_n_0\
    );
\end_from_4k[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \data_p1_reg_n_0_[1]\,
      O => \end_from_4k[2]_i_5_n_0\
    );
\end_from_4k[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(6),
      O => \end_from_4k[6]_i_2_n_0\
    );
\end_from_4k[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(5),
      O => \end_from_4k[6]_i_3_n_0\
    );
\end_from_4k[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(4),
      O => \end_from_4k[6]_i_4_n_0\
    );
\end_from_4k[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(3),
      O => \end_from_4k[6]_i_5_n_0\
    );
\end_from_4k[9]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(9),
      O => \end_from_4k[9]_i_2__0_n_0\
    );
\end_from_4k[9]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(8),
      O => \end_from_4k[9]_i_3__0_n_0\
    );
\end_from_4k[9]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(7),
      O => \end_from_4k[9]_i_4__0_n_0\
    );
\end_from_4k_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \end_from_4k_reg[2]_i_1_n_0\,
      CO(2) => \end_from_4k_reg[2]_i_1_n_1\,
      CO(1) => \end_from_4k_reg[2]_i_1_n_2\,
      CO(0) => \end_from_4k_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in(17),
      DI(2) => p_1_in(17),
      DI(1) => p_1_in(17),
      DI(0) => p_1_in(1),
      O(3 downto 1) => \data_p1_reg[81]_1\(2 downto 0),
      O(0) => \NLW_end_from_4k_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \end_from_4k[2]_i_2_n_0\,
      S(2) => \end_from_4k[2]_i_3_n_0\,
      S(1) => \end_from_4k[2]_i_4_n_0\,
      S(0) => \end_from_4k[2]_i_5_n_0\
    );
\end_from_4k_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_from_4k_reg[2]_i_1_n_0\,
      CO(3) => \end_from_4k_reg[6]_i_1_n_0\,
      CO(2) => \end_from_4k_reg[6]_i_1_n_1\,
      CO(1) => \end_from_4k_reg[6]_i_1_n_2\,
      CO(0) => \end_from_4k_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in(17),
      DI(2) => p_1_in(17),
      DI(1) => p_1_in(17),
      DI(0) => p_1_in(17),
      O(3 downto 0) => \data_p1_reg[81]_1\(6 downto 3),
      S(3) => \end_from_4k[6]_i_2_n_0\,
      S(2) => \end_from_4k[6]_i_3_n_0\,
      S(1) => \end_from_4k[6]_i_4_n_0\,
      S(0) => \end_from_4k[6]_i_5_n_0\
    );
\end_from_4k_reg[9]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_from_4k_reg[6]_i_1_n_0\,
      CO(3 downto 2) => \NLW_end_from_4k_reg[9]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \end_from_4k_reg[9]_i_1__0_n_2\,
      CO(0) => \end_from_4k_reg[9]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_1_in(17),
      DI(0) => p_1_in(17),
      O(3) => \NLW_end_from_4k_reg[9]_i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \data_p1_reg[81]_1\(9 downto 7),
      S(3) => '0',
      S(2) => \end_from_4k[9]_i_2__0_n_0\,
      S(1) => \end_from_4k[9]_i_3__0_n_0\,
      S(0) => \end_from_4k[9]_i_4__0_n_0\
    );
\last_sect_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => ap_rst_n,
      I3 => last_sect_reg,
      O => \state_reg[0]_3\
    );
\req_handling_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCFFF88888888"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^p_16_in\,
      I3 => req_handling_reg,
      I4 => \^single_sect__18\,
      I5 => \sect_total_buf_reg[0]\,
      O => \state_reg[0]_2\
    );
\s_ready_t_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCFFCCCC4CFFFF"
    )
        port map (
      I0 => s_ready_t_reg_1,
      I1 => \^s_ready_t_reg_0\,
      I2 => if_full_n,
      I3 => m_ready,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \s_ready_t_i_1__4_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__4_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => reset
    );
\sect_cnt[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80F7"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(10),
      I3 => \sect_cnt_reg[0]\(0),
      O => \state_reg[0]_0\(0)
    );
\sect_cnt[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(20),
      I3 => \sect_cnt_reg[12]\(1),
      O => \state_reg[0]_0\(10)
    );
\sect_cnt[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(21),
      I3 => \sect_cnt_reg[12]\(2),
      O => \state_reg[0]_0\(11)
    );
\sect_cnt[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(22),
      I3 => \sect_cnt_reg[12]\(3),
      O => \state_reg[0]_0\(12)
    );
\sect_cnt[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(23),
      I3 => \sect_cnt_reg[16]\(0),
      O => \state_reg[0]_0\(13)
    );
\sect_cnt[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(24),
      I3 => \sect_cnt_reg[16]\(1),
      O => \state_reg[0]_0\(14)
    );
\sect_cnt[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(25),
      I3 => \sect_cnt_reg[16]\(2),
      O => \state_reg[0]_0\(15)
    );
\sect_cnt[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(26),
      I3 => \sect_cnt_reg[16]\(3),
      O => \state_reg[0]_0\(16)
    );
\sect_cnt[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(27),
      I3 => \sect_cnt_reg[20]\(0),
      O => \state_reg[0]_0\(17)
    );
\sect_cnt[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(28),
      I3 => \sect_cnt_reg[20]\(1),
      O => \state_reg[0]_0\(18)
    );
\sect_cnt[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(29),
      I3 => \sect_cnt_reg[20]\(2),
      O => \state_reg[0]_0\(19)
    );
\sect_cnt[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(11),
      I3 => O(0),
      O => \state_reg[0]_0\(1)
    );
\sect_cnt[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(30),
      I3 => \sect_cnt_reg[20]\(3),
      O => \state_reg[0]_0\(20)
    );
\sect_cnt[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(31),
      I3 => \sect_cnt_reg[24]\(0),
      O => \state_reg[0]_0\(21)
    );
\sect_cnt[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(32),
      I3 => \sect_cnt_reg[24]\(1),
      O => \state_reg[0]_0\(22)
    );
\sect_cnt[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(33),
      I3 => \sect_cnt_reg[24]\(2),
      O => \state_reg[0]_0\(23)
    );
\sect_cnt[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(34),
      I3 => \sect_cnt_reg[24]\(3),
      O => \state_reg[0]_0\(24)
    );
\sect_cnt[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(35),
      I3 => \sect_cnt_reg[28]\(0),
      O => \state_reg[0]_0\(25)
    );
\sect_cnt[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(36),
      I3 => \sect_cnt_reg[28]\(1),
      O => \state_reg[0]_0\(26)
    );
\sect_cnt[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(37),
      I3 => \sect_cnt_reg[28]\(2),
      O => \state_reg[0]_0\(27)
    );
\sect_cnt[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(38),
      I3 => \sect_cnt_reg[28]\(3),
      O => \state_reg[0]_0\(28)
    );
\sect_cnt[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(39),
      I3 => \sect_cnt_reg[32]\(0),
      O => \state_reg[0]_0\(29)
    );
\sect_cnt[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(12),
      I3 => O(1),
      O => \state_reg[0]_0\(2)
    );
\sect_cnt[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(40),
      I3 => \sect_cnt_reg[32]\(1),
      O => \state_reg[0]_0\(30)
    );
\sect_cnt[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(41),
      I3 => \sect_cnt_reg[32]\(2),
      O => \state_reg[0]_0\(31)
    );
\sect_cnt[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(42),
      I3 => \sect_cnt_reg[32]\(3),
      O => \state_reg[0]_0\(32)
    );
\sect_cnt[33]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(43),
      I3 => \sect_cnt_reg[36]\(0),
      O => \state_reg[0]_0\(33)
    );
\sect_cnt[34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(44),
      I3 => \sect_cnt_reg[36]\(1),
      O => \state_reg[0]_0\(34)
    );
\sect_cnt[35]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(45),
      I3 => \sect_cnt_reg[36]\(2),
      O => \state_reg[0]_0\(35)
    );
\sect_cnt[36]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(46),
      I3 => \sect_cnt_reg[36]\(3),
      O => \state_reg[0]_0\(36)
    );
\sect_cnt[37]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(47),
      I3 => \sect_cnt_reg[40]\(0),
      O => \state_reg[0]_0\(37)
    );
\sect_cnt[38]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(48),
      I3 => \sect_cnt_reg[40]\(1),
      O => \state_reg[0]_0\(38)
    );
\sect_cnt[39]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(49),
      I3 => \sect_cnt_reg[40]\(2),
      O => \state_reg[0]_0\(39)
    );
\sect_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(13),
      I3 => O(2),
      O => \state_reg[0]_0\(3)
    );
\sect_cnt[40]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(50),
      I3 => \sect_cnt_reg[40]\(3),
      O => \state_reg[0]_0\(40)
    );
\sect_cnt[41]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(51),
      I3 => \sect_cnt_reg[44]\(0),
      O => \state_reg[0]_0\(41)
    );
\sect_cnt[42]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(52),
      I3 => \sect_cnt_reg[44]\(1),
      O => \state_reg[0]_0\(42)
    );
\sect_cnt[43]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(53),
      I3 => \sect_cnt_reg[44]\(2),
      O => \state_reg[0]_0\(43)
    );
\sect_cnt[44]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(54),
      I3 => \sect_cnt_reg[44]\(3),
      O => \state_reg[0]_0\(44)
    );
\sect_cnt[45]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(55),
      I3 => \sect_cnt_reg[48]\(0),
      O => \state_reg[0]_0\(45)
    );
\sect_cnt[46]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(56),
      I3 => \sect_cnt_reg[48]\(1),
      O => \state_reg[0]_0\(46)
    );
\sect_cnt[47]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(57),
      I3 => \sect_cnt_reg[48]\(2),
      O => \state_reg[0]_0\(47)
    );
\sect_cnt[48]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(58),
      I3 => \sect_cnt_reg[48]\(3),
      O => \state_reg[0]_0\(48)
    );
\sect_cnt[49]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(59),
      I3 => \sect_cnt_reg[51]\(0),
      O => \state_reg[0]_0\(49)
    );
\sect_cnt[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(14),
      I3 => O(3),
      O => \state_reg[0]_0\(4)
    );
\sect_cnt[50]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(60),
      I3 => \sect_cnt_reg[51]\(1),
      O => \state_reg[0]_0\(50)
    );
\sect_cnt[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^p_16_in\,
      O => \state_reg[0]_1\(0)
    );
\sect_cnt[51]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(61),
      I3 => \sect_cnt_reg[51]\(2),
      O => \state_reg[0]_0\(51)
    );
\sect_cnt[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(15),
      I3 => \sect_cnt_reg[8]\(0),
      O => \state_reg[0]_0\(5)
    );
\sect_cnt[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(16),
      I3 => \sect_cnt_reg[8]\(1),
      O => \state_reg[0]_0\(6)
    );
\sect_cnt[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(17),
      I3 => \sect_cnt_reg[8]\(2),
      O => \state_reg[0]_0\(7)
    );
\sect_cnt[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(18),
      I3 => \sect_cnt_reg[8]\(3),
      O => \state_reg[0]_0\(8)
    );
\sect_cnt[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(19),
      I3 => \sect_cnt_reg[12]\(0),
      O => \state_reg[0]_0\(9)
    );
\sect_len_buf[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\(0),
      I1 => \sect_total_buf_reg[0]_0\,
      I2 => \could_multi_bursts.len_buf_reg[0]\,
      I3 => \sect_total_buf_reg[0]\,
      O => \^p_16_in\
    );
\sect_len_buf[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \sect_len_buf[3]_i_4__0_n_0\,
      I5 => \sect_len_buf[3]_i_5__0_n_0\,
      O => \^single_sect__18\
    );
\sect_len_buf[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => Q(9),
      I5 => Q(8),
      O => \sect_len_buf[3]_i_4__0_n_0\
    );
\sect_len_buf[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \sect_len_buf[3]_i_6_n_0\,
      I1 => Q(12),
      I2 => Q(13),
      I3 => Q(10),
      I4 => Q(11),
      O => \sect_len_buf[3]_i_5__0_n_0\
    );
\sect_len_buf[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      I2 => Q(16),
      I3 => Q(17),
      I4 => Q(19),
      I5 => Q(18),
      O => \sect_len_buf[3]_i_6_n_0\
    );
\sect_total[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(3),
      O => \sect_total[0]_i_10_n_0\
    );
\sect_total[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(2),
      O => \sect_total[0]_i_11_n_0\
    );
\sect_total[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(1),
      O => \sect_total[0]_i_12_n_0\
    );
\sect_total[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(0),
      O => \sect_total[0]_i_13_n_0\
    );
\sect_total[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \data_p1_reg_n_0_[1]\,
      O => \sect_total[0]_i_14_n_0\
    );
\sect_total[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(9),
      O => \sect_total[0]_i_3_n_0\
    );
\sect_total[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(8),
      O => \sect_total[0]_i_4_n_0\
    );
\sect_total[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(7),
      O => \sect_total[0]_i_5_n_0\
    );
\sect_total[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(6),
      O => \sect_total[0]_i_7_n_0\
    );
\sect_total[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(5),
      O => \sect_total[0]_i_8_n_0\
    );
\sect_total[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(4),
      O => \sect_total[0]_i_9_n_0\
    );
\sect_total[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      O => E(0)
    );
\sect_total_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[0]_i_2_n_0\,
      CO(3) => \sect_total_reg[0]_i_1_n_0\,
      CO(2) => \sect_total_reg[0]_i_1_n_1\,
      CO(1) => \sect_total_reg[0]_i_1_n_2\,
      CO(0) => \sect_total_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_1_in(17),
      DI(1) => p_1_in(17),
      DI(0) => p_1_in(17),
      O(3) => \data_p1_reg[81]_0\(0),
      O(2 downto 0) => \NLW_sect_total_reg[0]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => p_1_in(17),
      S(2) => \sect_total[0]_i_3_n_0\,
      S(1) => \sect_total[0]_i_4_n_0\,
      S(0) => \sect_total[0]_i_5_n_0\
    );
\sect_total_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[0]_i_6_n_0\,
      CO(3) => \sect_total_reg[0]_i_2_n_0\,
      CO(2) => \sect_total_reg[0]_i_2_n_1\,
      CO(1) => \sect_total_reg[0]_i_2_n_2\,
      CO(0) => \sect_total_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in(17),
      DI(2) => p_1_in(17),
      DI(1) => p_1_in(17),
      DI(0) => p_1_in(17),
      O(3 downto 0) => \NLW_sect_total_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \sect_total[0]_i_7_n_0\,
      S(2) => \sect_total[0]_i_8_n_0\,
      S(1) => \sect_total[0]_i_9_n_0\,
      S(0) => \sect_total[0]_i_10_n_0\
    );
\sect_total_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_total_reg[0]_i_6_n_0\,
      CO(2) => \sect_total_reg[0]_i_6_n_1\,
      CO(1) => \sect_total_reg[0]_i_6_n_2\,
      CO(0) => \sect_total_reg[0]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in(17),
      DI(2) => p_1_in(17),
      DI(1) => p_1_in(17),
      DI(0) => p_1_in(1),
      O(3 downto 0) => \NLW_sect_total_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \sect_total[0]_i_11_n_0\,
      S(2) => \sect_total[0]_i_12_n_0\,
      S(1) => \sect_total[0]_i_13_n_0\,
      S(0) => \sect_total[0]_i_14_n_0\
    );
\sect_total_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[8]_i_1_n_0\,
      CO(3) => \sect_total_reg[12]_i_1_n_0\,
      CO(2) => \sect_total_reg[12]_i_1_n_1\,
      CO(1) => \sect_total_reg[12]_i_1_n_2\,
      CO(0) => \sect_total_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(12 downto 9),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\sect_total_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[12]_i_1_n_0\,
      CO(3) => \sect_total_reg[16]_i_1_n_0\,
      CO(2) => \sect_total_reg[16]_i_1_n_1\,
      CO(1) => \sect_total_reg[16]_i_1_n_2\,
      CO(0) => \sect_total_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(16 downto 13),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\sect_total_reg[19]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[16]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_total_reg[19]_i_2__0_n_2\,
      CO(0) => \sect_total_reg[19]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_total_reg[19]_i_2__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \data_p1_reg[81]_0\(19 downto 17),
      S(3) => '0',
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\sect_total_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[0]_i_1_n_0\,
      CO(3) => \sect_total_reg[4]_i_1_n_0\,
      CO(2) => \sect_total_reg[4]_i_1_n_1\,
      CO(1) => \sect_total_reg[4]_i_1_n_2\,
      CO(0) => \sect_total_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(4 downto 1),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\sect_total_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[4]_i_1_n_0\,
      CO(3) => \sect_total_reg[8]_i_1_n_0\,
      CO(2) => \sect_total_reg[8]_i_1_n_1\,
      CO(1) => \sect_total_reg[8]_i_1_n_2\,
      CO(0) => \sect_total_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(8 downto 5),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F777F7A0000000"
    )
        port map (
      I0 => state(1),
      I1 => m_ready,
      I2 => s_ready_t_reg_1,
      I3 => \^s_ready_t_reg_0\,
      I4 => if_full_n,
      I5 => req_valid,
      O => \state[0]_i_1__1_n_0\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF77F75555"
    )
        port map (
      I0 => req_valid,
      I1 => s_ready_t_reg_1,
      I2 => \^s_ready_t_reg_0\,
      I3 => if_full_n,
      I4 => state(1),
      I5 => m_ready,
      O => \state[1]_i_1__2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_0\,
      Q => req_valid,
      R => reset
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__2_n_0\,
      Q => state(1),
      S => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice__parameterized4\ is
  port (
    \aggressive_gen.rs_req_ready\ : out STD_LOGIC;
    \aggressive_gen.last_cnt_reg[4]\ : out STD_LOGIC;
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    \data_p1_reg[67]_0\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 65 downto 0 );
    \aggressive_gen.req_en\ : in STD_LOGIC;
    if_empty_n_0 : in STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice__parameterized4\ : entity is "Pooling_gmem1_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice__parameterized4\ is
  signal \^aggressive_gen.rs_req_ready\ : STD_LOGIC;
  signal \data_p1[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[62]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[63]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[64]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[65]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[66]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[67]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[64]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[65]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[66]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[67]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \^m_axi_gmem1_awvalid\ : STD_LOGIC;
  signal \next_st__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__9_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "zero:00,two:01,one:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "zero:00,two:01,one:10";
begin
  \aggressive_gen.rs_req_ready\ <= \^aggressive_gen.rs_req_ready\;
  m_axi_gmem1_AWVALID <= \^m_axi_gmem1_awvalid\;
\FSM_sequential_state[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080F00"
    )
        port map (
      I0 => \aggressive_gen.req_en\,
      I1 => if_empty_n_0,
      I2 => m_axi_gmem1_AWREADY,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next_st__0\(0)
    );
\FSM_sequential_state[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008877FF008080"
    )
        port map (
      I0 => \aggressive_gen.req_en\,
      I1 => if_empty_n_0,
      I2 => \^aggressive_gen.rs_req_ready\,
      I3 => m_axi_gmem1_AWREADY,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \next_st__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(0),
      Q => \state__0\(0),
      R => reset
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(1),
      Q => \state__0\(1),
      R => reset
    );
\data_p1[10]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(8),
      O => \data_p1[10]_i_1__3_n_0\
    );
\data_p1[11]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(9),
      O => \data_p1[11]_i_1__3_n_0\
    );
\data_p1[12]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(10),
      O => \data_p1[12]_i_1__3_n_0\
    );
\data_p1[13]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(11),
      O => \data_p1[13]_i_1__3_n_0\
    );
\data_p1[14]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(12),
      O => \data_p1[14]_i_1__3_n_0\
    );
\data_p1[15]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(13),
      O => \data_p1[15]_i_1__3_n_0\
    );
\data_p1[16]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(14),
      O => \data_p1[16]_i_1__3_n_0\
    );
\data_p1[17]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(15),
      O => \data_p1[17]_i_1__3_n_0\
    );
\data_p1[18]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(16),
      O => \data_p1[18]_i_1__3_n_0\
    );
\data_p1[19]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(17),
      O => \data_p1[19]_i_1__3_n_0\
    );
\data_p1[20]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(18),
      O => \data_p1[20]_i_1__3_n_0\
    );
\data_p1[21]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(19),
      O => \data_p1[21]_i_1__3_n_0\
    );
\data_p1[22]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(20),
      O => \data_p1[22]_i_1__3_n_0\
    );
\data_p1[23]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(21),
      O => \data_p1[23]_i_1__3_n_0\
    );
\data_p1[24]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[24]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(22),
      O => \data_p1[24]_i_1__3_n_0\
    );
\data_p1[25]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[25]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(23),
      O => \data_p1[25]_i_1__3_n_0\
    );
\data_p1[26]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[26]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(24),
      O => \data_p1[26]_i_1__3_n_0\
    );
\data_p1[27]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[27]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(25),
      O => \data_p1[27]_i_1__3_n_0\
    );
\data_p1[28]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[28]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(26),
      O => \data_p1[28]_i_1__3_n_0\
    );
\data_p1[29]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[29]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(27),
      O => \data_p1[29]_i_1__3_n_0\
    );
\data_p1[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(0),
      O => \data_p1[2]_i_1__3_n_0\
    );
\data_p1[30]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[30]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(28),
      O => \data_p1[30]_i_1__3_n_0\
    );
\data_p1[31]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[31]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(29),
      O => \data_p1[31]_i_1__3_n_0\
    );
\data_p1[32]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[32]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(30),
      O => \data_p1[32]_i_1__3_n_0\
    );
\data_p1[33]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[33]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(31),
      O => \data_p1[33]_i_1__1_n_0\
    );
\data_p1[34]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[34]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(32),
      O => \data_p1[34]_i_1__1_n_0\
    );
\data_p1[35]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[35]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(33),
      O => \data_p1[35]_i_1__1_n_0\
    );
\data_p1[36]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[36]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(34),
      O => \data_p1[36]_i_1__1_n_0\
    );
\data_p1[37]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[37]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(35),
      O => \data_p1[37]_i_1__1_n_0\
    );
\data_p1[38]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[38]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(36),
      O => \data_p1[38]_i_1__1_n_0\
    );
\data_p1[39]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[39]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(37),
      O => \data_p1[39]_i_1__1_n_0\
    );
\data_p1[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(1),
      O => \data_p1[3]_i_1__3_n_0\
    );
\data_p1[40]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[40]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(38),
      O => \data_p1[40]_i_1__1_n_0\
    );
\data_p1[41]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[41]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(39),
      O => \data_p1[41]_i_1__1_n_0\
    );
\data_p1[42]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[42]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(40),
      O => \data_p1[42]_i_1__1_n_0\
    );
\data_p1[43]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[43]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(41),
      O => \data_p1[43]_i_1__1_n_0\
    );
\data_p1[44]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[44]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(42),
      O => \data_p1[44]_i_1__1_n_0\
    );
\data_p1[45]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[45]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(43),
      O => \data_p1[45]_i_1__1_n_0\
    );
\data_p1[46]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[46]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(44),
      O => \data_p1[46]_i_1__1_n_0\
    );
\data_p1[47]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[47]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(45),
      O => \data_p1[47]_i_1__1_n_0\
    );
\data_p1[48]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[48]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(46),
      O => \data_p1[48]_i_1__1_n_0\
    );
\data_p1[49]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[49]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(47),
      O => \data_p1[49]_i_1__1_n_0\
    );
\data_p1[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(2),
      O => \data_p1[4]_i_1__3_n_0\
    );
\data_p1[50]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[50]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(48),
      O => \data_p1[50]_i_1__1_n_0\
    );
\data_p1[51]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[51]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(49),
      O => \data_p1[51]_i_1__1_n_0\
    );
\data_p1[52]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[52]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(50),
      O => \data_p1[52]_i_1__1_n_0\
    );
\data_p1[53]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[53]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(51),
      O => \data_p1[53]_i_1__1_n_0\
    );
\data_p1[54]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[54]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(52),
      O => \data_p1[54]_i_1__1_n_0\
    );
\data_p1[55]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[55]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(53),
      O => \data_p1[55]_i_1__1_n_0\
    );
\data_p1[56]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[56]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(54),
      O => \data_p1[56]_i_1__1_n_0\
    );
\data_p1[57]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[57]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(55),
      O => \data_p1[57]_i_1__1_n_0\
    );
\data_p1[58]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[58]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(56),
      O => \data_p1[58]_i_1__1_n_0\
    );
\data_p1[59]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[59]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(57),
      O => \data_p1[59]_i_1__1_n_0\
    );
\data_p1[5]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(3),
      O => \data_p1[5]_i_1__3_n_0\
    );
\data_p1[60]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[60]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(58),
      O => \data_p1[60]_i_1__1_n_0\
    );
\data_p1[61]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[61]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(59),
      O => \data_p1[61]_i_1__1_n_0\
    );
\data_p1[62]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[62]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(60),
      O => \data_p1[62]_i_1__1_n_0\
    );
\data_p1[63]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F80008"
    )
        port map (
      I0 => \aggressive_gen.req_en\,
      I1 => if_empty_n_0,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => m_axi_gmem1_AWREADY,
      O => load_p1
    );
\data_p1[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[63]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(61),
      O => \data_p1[63]_i_2_n_0\
    );
\data_p1[64]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[64]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(62),
      O => \data_p1[64]_i_1__0_n_0\
    );
\data_p1[65]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[65]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(63),
      O => \data_p1[65]_i_1__0_n_0\
    );
\data_p1[66]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[66]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(64),
      O => \data_p1[66]_i_1_n_0\
    );
\data_p1[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[67]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(65),
      O => \data_p1[67]_i_1_n_0\
    );
\data_p1[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(4),
      O => \data_p1[6]_i_1__3_n_0\
    );
\data_p1[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(5),
      O => \data_p1[7]_i_1__3_n_0\
    );
\data_p1[8]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(6),
      O => \data_p1[8]_i_1__3_n_0\
    );
\data_p1[9]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(7),
      O => \data_p1[9]_i_1__3_n_0\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(17),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_2_n_0\,
      Q => \data_p1_reg[67]_0\(61),
      R => '0'
    );
\data_p1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[64]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(62),
      R => '0'
    );
\data_p1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[65]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(63),
      R => '0'
    );
\data_p1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[66]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(64),
      R => '0'
    );
\data_p1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[67]_i_1_n_0\,
      Q => \data_p1_reg[67]_0\(65),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(4),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(5),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(6),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(7),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \data_p2_reg_n_0_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \data_p2_reg_n_0_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \data_p2_reg_n_0_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \data_p2_reg_n_0_[32]\,
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \data_p2_reg_n_0_[33]\,
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \data_p2_reg_n_0_[34]\,
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(33),
      Q => \data_p2_reg_n_0_[35]\,
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(34),
      Q => \data_p2_reg_n_0_[36]\,
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(35),
      Q => \data_p2_reg_n_0_[37]\,
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(36),
      Q => \data_p2_reg_n_0_[38]\,
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(37),
      Q => \data_p2_reg_n_0_[39]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(38),
      Q => \data_p2_reg_n_0_[40]\,
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(39),
      Q => \data_p2_reg_n_0_[41]\,
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(40),
      Q => \data_p2_reg_n_0_[42]\,
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(41),
      Q => \data_p2_reg_n_0_[43]\,
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(42),
      Q => \data_p2_reg_n_0_[44]\,
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(43),
      Q => \data_p2_reg_n_0_[45]\,
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(44),
      Q => \data_p2_reg_n_0_[46]\,
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(45),
      Q => \data_p2_reg_n_0_[47]\,
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(46),
      Q => \data_p2_reg_n_0_[48]\,
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(47),
      Q => \data_p2_reg_n_0_[49]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(48),
      Q => \data_p2_reg_n_0_[50]\,
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(49),
      Q => \data_p2_reg_n_0_[51]\,
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(50),
      Q => \data_p2_reg_n_0_[52]\,
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(51),
      Q => \data_p2_reg_n_0_[53]\,
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(52),
      Q => \data_p2_reg_n_0_[54]\,
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(53),
      Q => \data_p2_reg_n_0_[55]\,
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(54),
      Q => \data_p2_reg_n_0_[56]\,
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(55),
      Q => \data_p2_reg_n_0_[57]\,
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(56),
      Q => \data_p2_reg_n_0_[58]\,
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(57),
      Q => \data_p2_reg_n_0_[59]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(58),
      Q => \data_p2_reg_n_0_[60]\,
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(59),
      Q => \data_p2_reg_n_0_[61]\,
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(60),
      Q => \data_p2_reg_n_0_[62]\,
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(61),
      Q => \data_p2_reg_n_0_[63]\,
      R => '0'
    );
\data_p2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(62),
      Q => \data_p2_reg_n_0_[64]\,
      R => '0'
    );
\data_p2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(63),
      Q => \data_p2_reg_n_0_[65]\,
      R => '0'
    );
\data_p2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(64),
      Q => \data_p2_reg_n_0_[66]\,
      R => '0'
    );
\data_p2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(65),
      Q => \data_p2_reg_n_0_[67]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\s_ready_t_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFF0F700FFFF"
    )
        port map (
      I0 => \aggressive_gen.req_en\,
      I1 => if_empty_n_0,
      I2 => m_axi_gmem1_AWREADY,
      I3 => \^aggressive_gen.rs_req_ready\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \s_ready_t_i_1__9_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__9_n_0\,
      Q => \^aggressive_gen.rs_req_ready\,
      R => reset
    );
\state[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8FFFFF80008000"
    )
        port map (
      I0 => \aggressive_gen.req_en\,
      I1 => if_empty_n_0,
      I2 => state(1),
      I3 => \^aggressive_gen.rs_req_ready\,
      I4 => m_axi_gmem1_AWREADY,
      I5 => \^m_axi_gmem1_awvalid\,
      O => \state[0]_i_1__6_n_0\
    );
\state[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \aggressive_gen.last_cnt_reg[4]\
    );
\state[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7F0F"
    )
        port map (
      I0 => \aggressive_gen.req_en\,
      I1 => if_empty_n_0,
      I2 => \^m_axi_gmem1_awvalid\,
      I3 => state(1),
      I4 => m_axi_gmem1_AWREADY,
      O => \state[1]_i_1__6_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__6_n_0\,
      Q => \^m_axi_gmem1_awvalid\,
      R => reset
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__6_n_0\,
      Q => state(1),
      S => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice__parameterized6\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    m_axi_gmem1_BVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice__parameterized6\ : entity is "Pooling_gmem1_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice__parameterized6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next_st__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__5_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__3\ : label is "soft_lutpair113";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "zero:00,two:01,one:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "zero:00,two:01,one:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__5\ : label is "soft_lutpair113";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => m_axi_gmem1_BVALID,
      I1 => p_2_in,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next_st__0\(0)
    );
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C3CCA0"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => p_2_in,
      I2 => m_axi_gmem1_BVALID,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next_st__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(0),
      Q => \state__0\(0),
      R => reset
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(1),
      Q => \state__0\(1),
      R => reset
    );
\s_ready_t_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAA2FF"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => m_axi_gmem1_BVALID,
      I2 => p_2_in,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__5_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__5_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => reset
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => state(1),
      I1 => \^s_ready_t_reg_0\,
      I2 => p_2_in,
      I3 => m_axi_gmem1_BVALID,
      I4 => \^q\(0),
      O => \state[0]_i_1__2_n_0\
    );
\state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => p_2_in,
      I3 => m_axi_gmem1_BVALID,
      O => \state[1]_i_1__3_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => reset
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__3_n_0\,
      Q => state(1),
      S => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \fifo_depth_gt1_gen.full_n_reg\ : out STD_LOGIC;
    wrsp_ready : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[65]_0\ : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    tmp_valid_reg_0 : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[65]_1\ : in STD_LOGIC;
    we : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 62 downto 0 );
    raddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    reset : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][10]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][11]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][12]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][13]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][14]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][15]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][16]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][17]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][18]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][19]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][1]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][20]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][21]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][22]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][23]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][24]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][25]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][26]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][27]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][28]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][29]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][2]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][30]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][31]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][32]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][33]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][34]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][35]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][36]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][37]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][38]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][39]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][3]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][40]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][41]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][42]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][43]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][44]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][45]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][46]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][47]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][48]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][49]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][4]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][50]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][51]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][52]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][53]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][54]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][55]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][56]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][57]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][58]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][59]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][5]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][60]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][61]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][62]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][65]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][6]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][7]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][8]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][9]_srl3_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][0]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][0]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][0]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][10]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][10]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][10]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][11]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][11]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][11]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][12]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][12]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][12]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][13]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][13]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][13]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][14]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][14]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][14]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][15]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][15]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][15]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][16]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][16]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][16]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][17]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][17]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][17]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][18]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][18]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][18]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][19]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][19]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][19]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][1]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][1]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][1]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][20]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][20]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][20]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][21]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][21]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][21]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][22]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][22]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][22]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][23]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][23]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][23]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][24]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][24]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][24]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][25]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][25]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][25]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][26]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][26]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][26]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][27]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][27]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][27]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][28]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][28]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][28]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][29]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][29]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][29]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][2]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][2]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][2]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][30]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][30]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][30]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][31]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][31]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][31]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][32]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][32]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][32]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][33]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][33]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][33]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][34]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][34]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][34]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][35]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][35]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][35]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][36]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][36]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][36]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][37]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][37]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][37]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][38]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][38]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][38]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][39]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][39]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][39]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][3]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][3]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][3]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][40]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][40]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][40]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][41]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][41]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][41]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][42]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][42]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][42]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][43]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][43]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][43]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][44]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][44]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][44]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][45]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][45]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][45]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][46]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][46]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][46]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][47]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][47]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][47]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][48]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][48]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][48]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][49]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][49]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][49]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][4]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][4]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][4]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][50]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][50]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][50]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][51]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][51]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][51]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][52]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][52]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][52]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][53]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][53]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][53]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][54]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][54]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][54]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][55]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][55]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][55]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][56]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][56]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][56]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][57]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][57]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][57]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][58]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][58]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][58]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][59]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][59]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][59]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][5]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][5]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][5]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][60]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][60]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][60]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][61]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][61]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][61]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][62]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][62]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][62]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][65]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][65]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][65]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][6]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][6]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][6]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][7]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][7]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][7]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][8]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][8]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][8]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][9]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][9]_srl3\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][9]_srl3 ";
begin
  E(0) <= \^e\(0);
  Q(63 downto 0) <= \^q\(63 downto 0);
\fifo_depth_gt1_gen.dout[65]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB3B3B3B00000000"
    )
        port map (
      I0 => wrsp_ready,
      I1 => \fifo_depth_gt1_gen.dout_reg[65]_0\,
      I2 => tmp_valid_reg,
      I3 => tmp_valid_reg_0,
      I4 => AWREADY_Dummy,
      I5 => \fifo_depth_gt1_gen.dout_reg[65]_1\,
      O => \^e\(0)
    );
\fifo_depth_gt1_gen.dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_n_0\,
      Q => \^q\(0),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][10]_srl3_n_0\,
      Q => \^q\(10),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][11]_srl3_n_0\,
      Q => \^q\(11),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][12]_srl3_n_0\,
      Q => \^q\(12),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][13]_srl3_n_0\,
      Q => \^q\(13),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][14]_srl3_n_0\,
      Q => \^q\(14),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][15]_srl3_n_0\,
      Q => \^q\(15),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][16]_srl3_n_0\,
      Q => \^q\(16),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][17]_srl3_n_0\,
      Q => \^q\(17),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][18]_srl3_n_0\,
      Q => \^q\(18),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][19]_srl3_n_0\,
      Q => \^q\(19),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][1]_srl3_n_0\,
      Q => \^q\(1),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][20]_srl3_n_0\,
      Q => \^q\(20),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][21]_srl3_n_0\,
      Q => \^q\(21),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][22]_srl3_n_0\,
      Q => \^q\(22),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][23]_srl3_n_0\,
      Q => \^q\(23),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][24]_srl3_n_0\,
      Q => \^q\(24),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][25]_srl3_n_0\,
      Q => \^q\(25),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][26]_srl3_n_0\,
      Q => \^q\(26),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][27]_srl3_n_0\,
      Q => \^q\(27),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][28]_srl3_n_0\,
      Q => \^q\(28),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][29]_srl3_n_0\,
      Q => \^q\(29),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][2]_srl3_n_0\,
      Q => \^q\(2),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][30]_srl3_n_0\,
      Q => \^q\(30),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][31]_srl3_n_0\,
      Q => \^q\(31),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][32]_srl3_n_0\,
      Q => \^q\(32),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][33]_srl3_n_0\,
      Q => \^q\(33),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][34]_srl3_n_0\,
      Q => \^q\(34),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][35]_srl3_n_0\,
      Q => \^q\(35),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][36]_srl3_n_0\,
      Q => \^q\(36),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][37]_srl3_n_0\,
      Q => \^q\(37),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][38]_srl3_n_0\,
      Q => \^q\(38),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][39]_srl3_n_0\,
      Q => \^q\(39),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][3]_srl3_n_0\,
      Q => \^q\(3),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][40]_srl3_n_0\,
      Q => \^q\(40),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][41]_srl3_n_0\,
      Q => \^q\(41),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][42]_srl3_n_0\,
      Q => \^q\(42),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][43]_srl3_n_0\,
      Q => \^q\(43),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][44]_srl3_n_0\,
      Q => \^q\(44),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][45]_srl3_n_0\,
      Q => \^q\(45),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][46]_srl3_n_0\,
      Q => \^q\(46),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][47]_srl3_n_0\,
      Q => \^q\(47),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][48]_srl3_n_0\,
      Q => \^q\(48),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][49]_srl3_n_0\,
      Q => \^q\(49),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][4]_srl3_n_0\,
      Q => \^q\(4),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][50]_srl3_n_0\,
      Q => \^q\(50),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][51]_srl3_n_0\,
      Q => \^q\(51),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][52]_srl3_n_0\,
      Q => \^q\(52),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][53]_srl3_n_0\,
      Q => \^q\(53),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][54]_srl3_n_0\,
      Q => \^q\(54),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][55]_srl3_n_0\,
      Q => \^q\(55),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][56]_srl3_n_0\,
      Q => \^q\(56),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][57]_srl3_n_0\,
      Q => \^q\(57),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][58]_srl3_n_0\,
      Q => \^q\(58),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][59]_srl3_n_0\,
      Q => \^q\(59),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][5]_srl3_n_0\,
      Q => \^q\(5),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][60]_srl3_n_0\,
      Q => \^q\(60),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][61]_srl3_n_0\,
      Q => \^q\(61),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][62]_srl3_n_0\,
      Q => \^q\(62),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][65]_srl3_n_0\,
      Q => \^q\(63),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][6]_srl3_n_0\,
      Q => \^q\(6),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][7]_srl3_n_0\,
      Q => \^q\(7),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][8]_srl3_n_0\,
      Q => \^q\(8),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][9]_srl3_n_0\,
      Q => \^q\(9),
      R => reset
    );
\fifo_depth_gt1_gen.mem_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(0),
      Q => \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(10),
      Q => \fifo_depth_gt1_gen.mem_reg[2][10]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(11),
      Q => \fifo_depth_gt1_gen.mem_reg[2][11]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(12),
      Q => \fifo_depth_gt1_gen.mem_reg[2][12]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(13),
      Q => \fifo_depth_gt1_gen.mem_reg[2][13]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(14),
      Q => \fifo_depth_gt1_gen.mem_reg[2][14]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(15),
      Q => \fifo_depth_gt1_gen.mem_reg[2][15]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][16]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(16),
      Q => \fifo_depth_gt1_gen.mem_reg[2][16]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][17]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(17),
      Q => \fifo_depth_gt1_gen.mem_reg[2][17]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][18]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(18),
      Q => \fifo_depth_gt1_gen.mem_reg[2][18]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][19]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(19),
      Q => \fifo_depth_gt1_gen.mem_reg[2][19]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(1),
      Q => \fifo_depth_gt1_gen.mem_reg[2][1]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][20]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(20),
      Q => \fifo_depth_gt1_gen.mem_reg[2][20]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][21]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(21),
      Q => \fifo_depth_gt1_gen.mem_reg[2][21]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][22]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(22),
      Q => \fifo_depth_gt1_gen.mem_reg[2][22]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][23]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(23),
      Q => \fifo_depth_gt1_gen.mem_reg[2][23]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][24]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(24),
      Q => \fifo_depth_gt1_gen.mem_reg[2][24]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][25]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(25),
      Q => \fifo_depth_gt1_gen.mem_reg[2][25]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][26]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(26),
      Q => \fifo_depth_gt1_gen.mem_reg[2][26]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][27]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(27),
      Q => \fifo_depth_gt1_gen.mem_reg[2][27]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][28]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(28),
      Q => \fifo_depth_gt1_gen.mem_reg[2][28]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][29]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(29),
      Q => \fifo_depth_gt1_gen.mem_reg[2][29]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(2),
      Q => \fifo_depth_gt1_gen.mem_reg[2][2]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][30]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(30),
      Q => \fifo_depth_gt1_gen.mem_reg[2][30]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][31]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(31),
      Q => \fifo_depth_gt1_gen.mem_reg[2][31]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][32]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(32),
      Q => \fifo_depth_gt1_gen.mem_reg[2][32]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][33]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(33),
      Q => \fifo_depth_gt1_gen.mem_reg[2][33]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][34]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(34),
      Q => \fifo_depth_gt1_gen.mem_reg[2][34]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][35]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(35),
      Q => \fifo_depth_gt1_gen.mem_reg[2][35]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][36]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(36),
      Q => \fifo_depth_gt1_gen.mem_reg[2][36]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][37]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(37),
      Q => \fifo_depth_gt1_gen.mem_reg[2][37]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][38]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(38),
      Q => \fifo_depth_gt1_gen.mem_reg[2][38]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][39]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(39),
      Q => \fifo_depth_gt1_gen.mem_reg[2][39]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(3),
      Q => \fifo_depth_gt1_gen.mem_reg[2][3]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][40]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(40),
      Q => \fifo_depth_gt1_gen.mem_reg[2][40]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][41]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(41),
      Q => \fifo_depth_gt1_gen.mem_reg[2][41]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][42]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(42),
      Q => \fifo_depth_gt1_gen.mem_reg[2][42]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][43]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(43),
      Q => \fifo_depth_gt1_gen.mem_reg[2][43]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][44]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(44),
      Q => \fifo_depth_gt1_gen.mem_reg[2][44]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][45]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(45),
      Q => \fifo_depth_gt1_gen.mem_reg[2][45]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][46]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(46),
      Q => \fifo_depth_gt1_gen.mem_reg[2][46]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][47]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(47),
      Q => \fifo_depth_gt1_gen.mem_reg[2][47]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][48]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(48),
      Q => \fifo_depth_gt1_gen.mem_reg[2][48]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][49]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(49),
      Q => \fifo_depth_gt1_gen.mem_reg[2][49]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(4),
      Q => \fifo_depth_gt1_gen.mem_reg[2][4]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][50]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(50),
      Q => \fifo_depth_gt1_gen.mem_reg[2][50]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][51]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(51),
      Q => \fifo_depth_gt1_gen.mem_reg[2][51]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][52]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(52),
      Q => \fifo_depth_gt1_gen.mem_reg[2][52]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][53]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(53),
      Q => \fifo_depth_gt1_gen.mem_reg[2][53]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][54]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(54),
      Q => \fifo_depth_gt1_gen.mem_reg[2][54]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][55]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(55),
      Q => \fifo_depth_gt1_gen.mem_reg[2][55]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][56]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(56),
      Q => \fifo_depth_gt1_gen.mem_reg[2][56]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][57]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(57),
      Q => \fifo_depth_gt1_gen.mem_reg[2][57]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][58]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(58),
      Q => \fifo_depth_gt1_gen.mem_reg[2][58]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][59]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(59),
      Q => \fifo_depth_gt1_gen.mem_reg[2][59]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(5),
      Q => \fifo_depth_gt1_gen.mem_reg[2][5]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][60]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(60),
      Q => \fifo_depth_gt1_gen.mem_reg[2][60]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][61]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(61),
      Q => \fifo_depth_gt1_gen.mem_reg[2][61]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][62]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(62),
      Q => \fifo_depth_gt1_gen.mem_reg[2][62]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][65]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => '1',
      Q => \fifo_depth_gt1_gen.mem_reg[2][65]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(6),
      Q => \fifo_depth_gt1_gen.mem_reg[2][6]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(7),
      Q => \fifo_depth_gt1_gen.mem_reg[2][7]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(8),
      Q => \fifo_depth_gt1_gen.mem_reg[2][8]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we,
      CLK => ap_clk,
      D => \in\(9),
      Q => \fifo_depth_gt1_gen.mem_reg[2][9]_srl3_n_0\
    );
\tmp_len[17]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(63),
      O => D(0)
    );
\tmp_valid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8F8F800F0F0F0"
    )
        port map (
      I0 => wrsp_ready,
      I1 => \fifo_depth_gt1_gen.dout_reg[65]_0\,
      I2 => tmp_valid_reg,
      I3 => tmp_valid_reg_0,
      I4 => AWREADY_Dummy,
      I5 => \^q\(63),
      O => \fifo_depth_gt1_gen.full_n_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized11\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n0 : out STD_LOGIC;
    \fifo_depth_gt1_gen.empty_n_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.empty_n_reg_0\ : out STD_LOGIC;
    WVALID_Dummy_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.mOutPtr_reg[0]\ : in STD_LOGIC;
    ost_resp_ready : in STD_LOGIC;
    \fifo_srl_gen.raddr_reg[0]\ : in STD_LOGIC;
    AWREADY_Dummy_1 : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    ost_ctrl_valid : in STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg\ : in STD_LOGIC;
    \fifo_srl_gen.raddr1__2\ : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC;
    dout_vld_reg_1 : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[3]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    WLAST_Dummy_reg : in STD_LOGIC;
    WLAST_Dummy_reg_0 : in STD_LOGIC;
    WLAST_Dummy_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    sel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fifo_depth_gt1_gen.dout_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized11\ : entity is "Pooling_gmem1_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized11\ is
  signal \^dout_vld_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fifo_depth_gt1_gen.dout[3]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.dout_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.dout_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.dout_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.dout_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal if_read6_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of WLAST_Dummy_i_1 : label is "soft_lutpair103";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][1]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][1]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 ";
  attribute SOFT_HLUTNM of \len_cnt[7]_i_1\ : label is "soft_lutpair103";
begin
  dout_vld_reg(0) <= \^dout_vld_reg\(0);
WLAST_Dummy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => if_read6_out,
      I1 => WLAST_Dummy_reg,
      I2 => WLAST_Dummy_reg_0,
      I3 => WLAST_Dummy_reg_1,
      O => WVALID_Dummy_reg
    );
\dout_vld_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => dout_vld_reg_0,
      I1 => dout_vld_reg_1,
      I2 => if_read6_out,
      O => \fifo_depth_gt1_gen.empty_n_reg_0\
    );
\fifo_depth_gt1_gen.dout[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => dout_vld_reg_1,
      I1 => if_read6_out,
      I2 => dout_vld_reg_0,
      O => \^dout_vld_reg\(0)
    );
\fifo_depth_gt1_gen.dout[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000082"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[3]_0\,
      I1 => Q(2),
      I2 => \fifo_depth_gt1_gen.dout_reg_n_0_[2]\,
      I3 => Q(1),
      I4 => \fifo_depth_gt1_gen.dout_reg_n_0_[1]\,
      I5 => \fifo_depth_gt1_gen.dout[3]_i_4_n_0\,
      O => if_read6_out
    );
\fifo_depth_gt1_gen.dout[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \fifo_depth_gt1_gen.dout_reg_n_0_[0]\,
      I3 => Q(0),
      I4 => Q(4),
      I5 => Q(5),
      O => \fifo_depth_gt1_gen.dout[3]_i_4_n_0\
    );
\fifo_depth_gt1_gen.dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^dout_vld_reg\(0),
      D => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg_n_0_[0]\,
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^dout_vld_reg\(0),
      D => \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg_n_0_[1]\,
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^dout_vld_reg\(0),
      D => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg_n_0_[2]\,
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^dout_vld_reg\(0),
      D => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg_n_0_[3]\,
      R => reset
    );
\fifo_depth_gt1_gen.full_n_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => \fifo_srl_gen.raddr_reg[0]\,
      I2 => \^dout_vld_reg\(0),
      I3 => \fifo_depth_gt1_gen.full_n_reg\,
      O => full_n0
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA6AAA6AAA"
    )
        port map (
      I0 => \^dout_vld_reg\(0),
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg[0]\,
      I2 => ost_resp_ready,
      I3 => \fifo_srl_gen.raddr_reg[0]\,
      I4 => AWREADY_Dummy_1,
      I5 => AWVALID_Dummy,
      O => E(0)
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[3]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[3]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[3]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[3]_1\(3),
      CE => sel,
      CLK => ap_clk,
      D => \in\(0),
      Q => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[3]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[3]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[3]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[3]_1\(3),
      CE => sel,
      CLK => ap_clk,
      D => \in\(1),
      Q => \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[3]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[3]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[3]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[3]_1\(3),
      CE => sel,
      CLK => ap_clk,
      D => \in\(2),
      Q => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[3]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[3]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[3]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[3]_1\(3),
      CE => sel,
      CLK => ap_clk,
      D => \in\(3),
      Q => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\
    );
\fifo_srl_gen.raddr[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AAAC000"
    )
        port map (
      I0 => \fifo_srl_gen.raddr1__2\,
      I1 => dout_vld_reg_0,
      I2 => ost_ctrl_valid,
      I3 => \fifo_srl_gen.raddr_reg[0]\,
      I4 => \^dout_vld_reg\(0),
      O => \fifo_depth_gt1_gen.empty_n_reg\(0)
    );
\len_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => if_read6_out,
      I1 => ap_rst_n,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized13\ is
  port (
    re : out STD_LOGIC;
    we : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[67]_0\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    \aggressive_gen.req_en\ : in STD_LOGIC;
    \aggressive_gen.rs_req_ready\ : in STD_LOGIC;
    if_empty_n_0 : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[2]_0\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[67]_1\ : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 65 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized13\ : entity is "Pooling_gmem1_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized13\ is
  signal \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\ : STD_LOGIC;
  signal \^re\ : STD_LOGIC;
  signal \^we\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][10]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][10]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][10]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][11]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][11]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][11]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][12]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][12]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][12]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][13]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][13]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][13]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][14]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][14]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][14]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][15]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][15]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][15]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][16]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][16]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][16]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][17]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][17]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][18]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][18]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][18]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][19]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][19]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][19]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][20]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][20]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][20]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][21]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][21]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][21]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][22]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][22]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][22]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][23]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][23]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][23]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][24]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][24]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][24]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][25]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][25]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][26]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][26]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][26]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][27]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][27]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][27]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][28]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][28]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][28]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][29]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][29]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][29]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][30]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][30]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][30]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][31]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][31]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][31]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][32]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][32]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][32]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][33]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][33]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][33]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][34]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][34]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][34]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][35]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][35]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][35]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][36]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][36]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][36]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][37]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][37]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][37]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][38]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][38]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][38]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][39]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][39]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][39]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][40]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][40]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][40]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][41]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][41]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][41]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][42]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][42]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][42]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][43]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][43]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][43]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][44]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][44]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][44]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][45]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][45]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][45]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][46]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][46]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][46]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][47]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][47]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][47]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][48]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][48]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][48]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][49]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][49]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][49]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][4]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][4]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][50]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][50]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][50]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][51]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][51]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][51]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][52]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][52]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][52]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][53]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][53]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][53]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][54]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][54]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][54]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][55]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][55]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][55]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][56]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][56]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][56]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][57]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][57]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][57]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][58]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][58]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][58]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][59]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][59]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][59]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][5]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][5]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][60]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][60]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][60]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][61]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][61]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][61]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][62]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][62]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][62]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][63]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][63]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][63]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][64]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][64]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][64]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][65]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][65]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][65]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][66]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][66]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][66]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][67]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][67]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][67]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][6]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][6]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][7]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][7]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][8]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][8]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][8]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][9]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][9]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][9]_srl15 ";
begin
  re <= \^re\;
  we <= \^we\;
\fifo_depth_gt1_gen.dout[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \aggressive_gen.req_en\,
      I1 => \aggressive_gen.rs_req_ready\,
      I2 => if_empty_n_0,
      I3 => \fifo_depth_gt1_gen.dout_reg[2]_0\,
      O => \^re\
    );
\fifo_depth_gt1_gen.dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(8),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(9),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(10),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(11),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(12),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(13),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(14),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(15),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(16),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(17),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(18),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(19),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(20),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(21),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(22),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(23),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(24),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(25),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(26),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(27),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(0),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(28),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(29),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(30),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(31),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(32),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(33),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(34),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(35),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(36),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(37),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(1),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(38),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(39),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(40),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(41),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(42),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(43),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(44),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(45),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(46),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(47),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(2),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(48),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(49),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(50),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(51),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(52),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(53),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(54),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(55),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(56),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(57),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(3),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(58),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(59),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(60),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(61),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(62),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(63),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(64),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(65),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(4),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(5),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(6),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(7),
      R => reset
    );
\fifo_depth_gt1_gen.mem_reg[14][10]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][11]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][12]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][13]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][14]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][15]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][16]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][17]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][18]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(16),
      Q => \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][19]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(17),
      Q => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][20]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(18),
      Q => \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][21]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(19),
      Q => \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][22]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(20),
      Q => \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][23]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(21),
      Q => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][24]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(22),
      Q => \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][25]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(23),
      Q => \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][26]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(24),
      Q => \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][27]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(25),
      Q => \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][28]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(26),
      Q => \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][29]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(27),
      Q => \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[67]_1\,
      I1 => AWVALID_Dummy,
      O => \^we\
    );
\fifo_depth_gt1_gen.mem_reg[14][30]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(28),
      Q => \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][31]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(29),
      Q => \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][32]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(30),
      Q => \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][33]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(31),
      Q => \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][34]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(32),
      Q => \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][35]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(33),
      Q => \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][36]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(34),
      Q => \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][37]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(35),
      Q => \fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][38]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(36),
      Q => \fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][39]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(37),
      Q => \fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][40]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(38),
      Q => \fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][41]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(39),
      Q => \fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][42]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(40),
      Q => \fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][43]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(41),
      Q => \fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][44]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(42),
      Q => \fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][45]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(43),
      Q => \fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][46]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(44),
      Q => \fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][47]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(45),
      Q => \fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][48]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(46),
      Q => \fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][49]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(47),
      Q => \fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][4]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][50]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(48),
      Q => \fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][51]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(49),
      Q => \fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][52]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(50),
      Q => \fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][53]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(51),
      Q => \fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][54]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(52),
      Q => \fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][55]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(53),
      Q => \fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][56]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(54),
      Q => \fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][57]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(55),
      Q => \fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][58]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(56),
      Q => \fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][59]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(57),
      Q => \fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][5]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][60]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(58),
      Q => \fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][61]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(59),
      Q => \fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][62]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(60),
      Q => \fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][63]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(61),
      Q => \fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][64]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(62),
      Q => \fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][65]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(63),
      Q => \fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][66]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(64),
      Q => \fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][67]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(65),
      Q => \fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][6]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][7]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][8]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][9]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized15\ is
  port (
    \len_cnt_reg[7]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \aggressive_gen.req_en\ : out STD_LOGIC;
    re : out STD_LOGIC;
    \aggressive_gen.data_en\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[36]_0\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    dout_vld_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \aggressive_gen.last_cnt_reg[1]\ : in STD_LOGIC;
    \aggressive_gen.last_cnt_reg[1]_0\ : in STD_LOGIC;
    if_empty_n : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    \aggressive_gen.last_cnt_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \aggressive_gen.flying_req_reg\ : in STD_LOGIC;
    \aggressive_gen.flying_req_reg_0\ : in STD_LOGIC;
    \aggressive_gen.fifo_valid\ : in STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    if_empty_n_0 : in STD_LOGIC;
    \aggressive_gen.rs_req_ready\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[36]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized15\ : entity is "Pooling_gmem1_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized15\ is
  signal \^aggressive_gen.data_en\ : STD_LOGIC;
  signal \aggressive_gen.last_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \^aggressive_gen.req_en\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.dout_reg[36]_0\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\ : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal \^re\ : STD_LOGIC;
  signal \^we\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \aggressive_gen.flying_req_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \aggressive_gen.last_cnt[3]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \aggressive_gen.last_cnt[4]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \data_p2[67]_i_1\ : label is "soft_lutpair156";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][10]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][10]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][10]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][11]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][11]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][11]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][12]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][12]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][12]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][13]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][13]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][13]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][14]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][14]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][14]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][15]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][15]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][15]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][16]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][16]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][16]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][17]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][17]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][18]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][18]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][18]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][19]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][19]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][19]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][1]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][1]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][20]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][20]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][20]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][21]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][21]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][21]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][22]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][22]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][22]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][23]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][23]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][23]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][24]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][24]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][24]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][25]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][25]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][26]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][26]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][26]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][27]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][27]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][27]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][28]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][28]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][28]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][29]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][29]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][29]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][30]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][30]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][30]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][31]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][31]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][31]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][32]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][32]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][32]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][33]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][33]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][33]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][34]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][34]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][34]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][35]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][35]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][35]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][36]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][36]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][36]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][4]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][4]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][5]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][5]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][6]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][6]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][7]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][7]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][8]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][8]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][8]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][9]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][9]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][9]_srl15 ";
begin
  \aggressive_gen.data_en\ <= \^aggressive_gen.data_en\;
  \aggressive_gen.req_en\ <= \^aggressive_gen.req_en\;
  \fifo_depth_gt1_gen.dout_reg[36]_0\(36 downto 0) <= \^fifo_depth_gt1_gen.dout_reg[36]_0\(36 downto 0);
  re <= \^re\;
  we <= \^we\;
\aggressive_gen.flying_req_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^aggressive_gen.req_en\,
      I1 => if_empty_n_0,
      I2 => \aggressive_gen.rs_req_ready\,
      I3 => p_8_in,
      I4 => \aggressive_gen.flying_req_reg\,
      O => dout_vld_reg_0
    );
\aggressive_gen.last_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA65555555"
    )
        port map (
      I0 => \aggressive_gen.last_cnt_reg[4]\(0),
      I1 => p_8_in,
      I2 => \aggressive_gen.last_cnt_reg[1]_0\,
      I3 => \aggressive_gen.last_cnt_reg[1]\,
      I4 => \in\(36),
      I5 => \aggressive_gen.last_cnt_reg[4]\(1),
      O => D(0)
    );
\aggressive_gen.last_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FF0800F7"
    )
        port map (
      I0 => \in\(36),
      I1 => \^we\,
      I2 => p_8_in,
      I3 => \aggressive_gen.last_cnt_reg[4]\(0),
      I4 => \aggressive_gen.last_cnt_reg[4]\(2),
      I5 => \aggressive_gen.last_cnt_reg[4]\(1),
      O => D(1)
    );
\aggressive_gen.last_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \aggressive_gen.last_cnt_reg[4]\(1),
      I1 => \aggressive_gen.last_cnt[4]_i_4_n_0\,
      I2 => \aggressive_gen.last_cnt_reg[4]\(3),
      I3 => \aggressive_gen.last_cnt_reg[4]\(2),
      O => D(2)
    );
\aggressive_gen.last_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_8_in,
      I1 => \aggressive_gen.last_cnt_reg[1]_0\,
      I2 => \aggressive_gen.last_cnt_reg[1]\,
      I3 => \in\(36),
      O => E(0)
    );
\aggressive_gen.last_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \aggressive_gen.last_cnt_reg[4]\(1),
      I1 => \aggressive_gen.last_cnt[4]_i_4_n_0\,
      I2 => \aggressive_gen.last_cnt_reg[4]\(2),
      I3 => \aggressive_gen.last_cnt_reg[4]\(4),
      I4 => \aggressive_gen.last_cnt_reg[4]\(3),
      O => D(3)
    );
\aggressive_gen.last_cnt[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \aggressive_gen.fifo_valid\,
      I1 => \^fifo_depth_gt1_gen.dout_reg[36]_0\(36),
      I2 => \^aggressive_gen.data_en\,
      I3 => \aggressive_gen.flying_req_reg\,
      I4 => m_axi_gmem1_WREADY,
      O => p_8_in
    );
\aggressive_gen.last_cnt[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000BAAAAAAA"
    )
        port map (
      I0 => \aggressive_gen.last_cnt_reg[4]\(0),
      I1 => p_8_in,
      I2 => \aggressive_gen.last_cnt_reg[1]_0\,
      I3 => \aggressive_gen.last_cnt_reg[1]\,
      I4 => \in\(36),
      I5 => \aggressive_gen.last_cnt_reg[4]\(1),
      O => \aggressive_gen.last_cnt[4]_i_4_n_0\
    );
\data_p2[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^aggressive_gen.req_en\,
      I1 => if_empty_n_0,
      I2 => \aggressive_gen.rs_req_ready\,
      O => dout_vld_reg(0)
    );
\fifo_depth_gt1_gen.dout[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5550000"
    )
        port map (
      I0 => \aggressive_gen.fifo_valid\,
      I1 => m_axi_gmem1_WREADY,
      I2 => \aggressive_gen.flying_req_reg\,
      I3 => \^aggressive_gen.data_en\,
      I4 => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      O => \^re\
    );
\fifo_depth_gt1_gen.dout[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \aggressive_gen.last_cnt_reg[1]\,
      I3 => \aggressive_gen.last_cnt_reg[1]_0\,
      I4 => if_empty_n,
      I5 => WVALID_Dummy,
      O => \len_cnt_reg[7]\
    );
\fifo_depth_gt1_gen.dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(0),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(10),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(11),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(12),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(13),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(14),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(15),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(16),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(17),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(18),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(19),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(1),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(20),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(21),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(22),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(23),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(24),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(25),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(26),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(27),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(28),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(29),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(2),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(30),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(31),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(32),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(33),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(34),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(35),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(36),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(3),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(4),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(5),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(6),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(7),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(8),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(9),
      R => reset
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \aggressive_gen.last_cnt_reg[1]\,
      I1 => \aggressive_gen.last_cnt_reg[1]_0\,
      O => \^we\
    );
\fifo_depth_gt1_gen.mem_reg[14][10]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][11]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][12]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][13]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][14]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][15]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][16]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(16),
      Q => \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][17]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(17),
      Q => \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][18]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(18),
      Q => \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][19]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(19),
      Q => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][20]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(20),
      Q => \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][21]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(21),
      Q => \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][22]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(22),
      Q => \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][23]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(23),
      Q => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][24]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(24),
      Q => \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][25]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(25),
      Q => \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][26]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(26),
      Q => \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][27]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(27),
      Q => \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][28]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(28),
      Q => \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][29]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(29),
      Q => \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][30]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(30),
      Q => \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][31]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(31),
      Q => \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][32]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(32),
      Q => \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][33]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(33),
      Q => \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][34]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(34),
      Q => \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][35]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(35),
      Q => \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][36]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(36),
      Q => \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][4]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][5]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][6]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][7]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][8]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][9]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\
    );
m_axi_gmem1_WVALID_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \aggressive_gen.last_cnt_reg[4]\(2),
      I1 => \aggressive_gen.last_cnt_reg[4]\(1),
      I2 => \aggressive_gen.last_cnt_reg[4]\(0),
      I3 => \aggressive_gen.last_cnt_reg[4]\(3),
      I4 => \aggressive_gen.last_cnt_reg[4]\(4),
      O => \^aggressive_gen.data_en\
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB3BBB0"
    )
        port map (
      I0 => p_8_in,
      I1 => \aggressive_gen.flying_req_reg\,
      I2 => \aggressive_gen.last_cnt_reg[4]\(2),
      I3 => \aggressive_gen.last_cnt_reg[4]\(1),
      I4 => \aggressive_gen.last_cnt_reg[4]\(0),
      I5 => \aggressive_gen.flying_req_reg_0\,
      O => \^aggressive_gen.req_en\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized3\ is
  port (
    we : out STD_LOGIC;
    re : out STD_LOGIC;
    \bus_wide_gen.offset_valid_reg\ : out STD_LOGIC;
    p_37_in : out STD_LOGIC;
    we_0 : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AWREADY_Dummy : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_0\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_1\ : in STD_LOGIC;
    if_empty_n_0 : in STD_LOGIC;
    wrsp_ready : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_2\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_3\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_4\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_5\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_6\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_7\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.pad_oh_reg_reg[1]\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.dout_reg[29]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \fifo_depth_gt1_gen.dout_reg[31]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized3\ : entity is "Pooling_gmem1_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized3\ is
  signal ARG : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__2_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__2_n_1\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__2_n_2\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__2_n_3\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1_n_1\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1_n_2\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1_n_3\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1_n_1\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1_n_2\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1_n_3\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1_n_1\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1_n_2\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1_n_3\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1_n_1\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1_n_2\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1_n_3\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1_n_2\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1_n_3\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__0_n_1\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__0_n_2\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__0_n_3\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1_n_1\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1_n_2\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1_n_3\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\ : STD_LOGIC;
  signal if_din : STD_LOGIC_VECTOR ( 30 to 30 );
  signal \^re\ : STD_LOGIC;
  signal \^we_0\ : STD_LOGIC;
  signal \NLW_fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt_buf[0]_i_8\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \bus_wide_gen.pad_oh_reg[1]_i_2\ : label is "soft_lutpair171";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__2\ : label is 35;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][10]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][10]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][10]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][11]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][11]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][11]_srl15 ";
  attribute ADDER_THRESHOLD of \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1\ : label is 35;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][12]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][12]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][12]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][13]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][13]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][13]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][14]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][14]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][14]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][15]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][15]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][15]_srl15 ";
  attribute ADDER_THRESHOLD of \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1\ : label is 35;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][16]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][16]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][16]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][17]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][17]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][18]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][18]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][18]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][19]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][19]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][19]_srl15 ";
  attribute ADDER_THRESHOLD of \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1\ : label is 35;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][1]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][1]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][20]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][20]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][20]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][21]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][21]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][21]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][22]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][22]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][22]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][23]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][23]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][23]_srl15 ";
  attribute ADDER_THRESHOLD of \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1\ : label is 35;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][24]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][24]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][24]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][25]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][25]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][26]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][26]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][26]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][27]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][27]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][27]_srl15 ";
  attribute ADDER_THRESHOLD of \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1\ : label is 35;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][28]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][28]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][28]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][29]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][29]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][29]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][30]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][30]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][30]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][31]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][31]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][31]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 ";
  attribute ADDER_THRESHOLD of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__0\ : label is 35;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][4]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][4]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][5]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][5]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][6]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][6]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][7]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][7]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 ";
  attribute ADDER_THRESHOLD of \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1\ : label is 35;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][8]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][8]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][8]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][9]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][9]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][9]_srl15 ";
begin
  re <= \^re\;
  we_0 <= \^we_0\;
\bus_wide_gen.len_cnt_buf[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57FF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      I1 => \fifo_depth_gt1_gen.dout_reg[0]_4\,
      I2 => \fifo_depth_gt1_gen.dout_reg[0]_3\,
      I3 => Q(0),
      O => \bus_wide_gen.offset_valid_reg\
    );
\bus_wide_gen.pad_oh_reg[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      I1 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      O => p_37_in
    );
\fifo_depth_gt1_gen.dout[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD55FFFF00000000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[0]_2\,
      I1 => \fifo_depth_gt1_gen.dout_reg[0]_3\,
      I2 => \fifo_depth_gt1_gen.dout_reg[0]_4\,
      I3 => \fifo_depth_gt1_gen.dout_reg[0]_5\,
      I4 => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      I5 => \fifo_depth_gt1_gen.dout_reg[0]_7\,
      O => \^re\
    );
\fifo_depth_gt1_gen.dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(0),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(10),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(11),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(12),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(13),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(14),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(15),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(16),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(17),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(18),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(19),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(1),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(20),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(21),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(22),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(23),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(24),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(25),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(26),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(27),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(28),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(29),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(2),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(30),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(31),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(3),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(4),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(5),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(6),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(7),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(8),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(9),
      R => reset
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(2),
      Q => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F000000"
    )
        port map (
      I0 => AWREADY_Dummy,
      I1 => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      I2 => \fifo_depth_gt1_gen.dout_reg[0]_1\,
      I3 => if_empty_n_0,
      I4 => wrsp_ready,
      O => we
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      I1 => \fifo_depth_gt1_gen.dout_reg[0]_1\,
      I2 => AWREADY_Dummy,
      O => \^we_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__2_n_0\,
      CO(2) => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__2_n_1\,
      CO(1) => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__2_n_2\,
      CO(0) => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \fifo_depth_gt1_gen.dout_reg[29]_0\(0),
      O(3 downto 1) => ARG(4 downto 2),
      O(0) => \NLW_fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__2_O_UNCONNECTED\(0),
      S(3) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(2) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(1) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(0) => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[29]_0\(0),
      I1 => \fifo_depth_gt1_gen.dout_reg[31]_1\(0),
      O => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][10]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(12),
      Q => \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][11]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(13),
      Q => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1_n_0\,
      CO(3) => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1_n_0\,
      CO(2) => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1_n_1\,
      CO(1) => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1_n_2\,
      CO(0) => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG(16 downto 13),
      S(3) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(2) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(1) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(0) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1)
    );
\fifo_depth_gt1_gen.mem_reg[14][12]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(14),
      Q => \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][13]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(15),
      Q => \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][14]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(16),
      Q => \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][15]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(17),
      Q => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1_n_0\,
      CO(3) => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1_n_0\,
      CO(2) => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1_n_1\,
      CO(1) => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1_n_2\,
      CO(0) => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG(20 downto 17),
      S(3) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(2) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(1) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(0) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1)
    );
\fifo_depth_gt1_gen.mem_reg[14][16]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(18),
      Q => \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][17]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(19),
      Q => \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][18]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(20),
      Q => \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][19]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(21),
      Q => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1_n_0\,
      CO(3) => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1_n_0\,
      CO(2) => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1_n_1\,
      CO(1) => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1_n_2\,
      CO(0) => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG(24 downto 21),
      S(3) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(2) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(1) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(0) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1)
    );
\fifo_depth_gt1_gen.mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(3),
      Q => \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][20]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(22),
      Q => \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][21]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(23),
      Q => \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][22]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(24),
      Q => \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][23]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(25),
      Q => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1_n_0\,
      CO(3) => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1_n_0\,
      CO(2) => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1_n_1\,
      CO(1) => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1_n_2\,
      CO(0) => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG(28 downto 25),
      S(3) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(2) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(1) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(0) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1)
    );
\fifo_depth_gt1_gen.mem_reg[14][24]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(26),
      Q => \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][25]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(27),
      Q => \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][26]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(28),
      Q => \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][27]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(29),
      Q => \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1_n_0\,
      CO(3 downto 2) => \NLW_fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1_n_2\,
      CO(0) => \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => ARG(31 downto 29),
      S(3) => '0',
      S(2) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(1) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(0) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1)
    );
\fifo_depth_gt1_gen.mem_reg[14][28]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(30),
      Q => \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][29]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(31),
      Q => \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(4),
      Q => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][30]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => if_din(30),
      Q => \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[31]_1\(0),
      I1 => \fifo_depth_gt1_gen.dout_reg[29]_0\(0),
      O => if_din(30)
    );
\fifo_depth_gt1_gen.mem_reg[14][31]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[31]_1\(0),
      Q => \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(5),
      Q => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__2_n_0\,
      CO(3) => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__0_n_0\,
      CO(2) => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__0_n_1\,
      CO(1) => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__0_n_2\,
      CO(0) => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG(8 downto 5),
      S(3) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(2) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(1) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(0) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1)
    );
\fifo_depth_gt1_gen.mem_reg[14][4]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(6),
      Q => \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][5]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(7),
      Q => \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][6]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(8),
      Q => \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][7]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(9),
      Q => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__0_n_0\,
      CO(3) => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1_n_0\,
      CO(2) => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1_n_1\,
      CO(1) => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1_n_2\,
      CO(0) => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG(12 downto 9),
      S(3) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(2) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(1) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(0) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1)
    );
\fifo_depth_gt1_gen.mem_reg[14][8]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(10),
      Q => \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][9]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(11),
      Q => \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized5\ is
  port (
    \fifo_depth_gt1_gen.dout_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.full_n_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \fifo_srl_gen.raddr_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \fifo_depth_gt1_gen.empty_n_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : out STD_LOGIC;
    \fifo_depth_gt1_gen.empty_n_reg_0\ : out STD_LOGIC;
    we : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.dout_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    last_resp : in STD_LOGIC;
    \fifo_depth_gt1_gen.empty_n_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.dout_reg[0]_2\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.empty_n_reg_2\ : in STD_LOGIC;
    re : in STD_LOGIC;
    \fifo_srl_gen.raddr_reg[0]\ : in STD_LOGIC;
    if_empty_n_0 : in STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[0]\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    \fifo_srl_gen.raddr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.empty_n_reg_3\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dout_vld_reg : in STD_LOGIC;
    \fifo_srl_gen.raddr1__1\ : in STD_LOGIC;
    need_wrsp : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized5\ : entity is "Pooling_gmem1_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized5\ is
  signal \^fifo_depth_gt1_gen.dout_reg[0]_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2__2_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \pop__1\ : STD_LOGIC;
  signal re_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_1__7\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[3]_i_1__5\ : label is "soft_lutpair178";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem1_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 ";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[1]_i_1__1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[2]_i_1__1\ : label is "soft_lutpair179";
begin
  \fifo_depth_gt1_gen.dout_reg[0]_0\ <= \^fifo_depth_gt1_gen.dout_reg[0]_0\;
\dout_vld_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEEEAEEEAEEEAE"
    )
        port map (
      I0 => dout_vld_reg,
      I1 => \fifo_depth_gt1_gen.dout_reg[0]_2\,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_2\,
      I3 => \^fifo_depth_gt1_gen.dout_reg[0]_0\,
      I4 => \fifo_depth_gt1_gen.empty_n_reg_1\(0),
      I5 => last_resp,
      O => \fifo_depth_gt1_gen.empty_n_reg_0\
    );
\fifo_depth_gt1_gen.dout[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F00FFFF00000000"
    )
        port map (
      I0 => last_resp,
      I1 => \fifo_depth_gt1_gen.empty_n_reg_1\(0),
      I2 => \^fifo_depth_gt1_gen.dout_reg[0]_0\,
      I3 => \fifo_depth_gt1_gen.empty_n_reg_2\,
      I4 => \fifo_depth_gt1_gen.dout_reg[0]_2\,
      I5 => dout_vld_reg,
      O => re_0
    );
\fifo_depth_gt1_gen.dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => re_0,
      D => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[0]_0\,
      R => reset
    );
\fifo_depth_gt1_gen.empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6AAA6AAA6AAA6A"
    )
        port map (
      I0 => re_0,
      I1 => \fifo_srl_gen.raddr_reg[0]\,
      I2 => if_empty_n_0,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg[0]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      I5 => AWREADY_Dummy,
      O => \fifo_depth_gt1_gen.full_n_reg\(0)
    );
\fifo_depth_gt1_gen.empty_n_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_3\(1),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_3\(0),
      I2 => \fifo_depth_gt1_gen.empty_n_reg_3\(3),
      I3 => \fifo_depth_gt1_gen.empty_n_reg_3\(2),
      I4 => \pop__1\,
      I5 => \fifo_depth_gt1_gen.empty_n_reg_3\(4),
      O => \fifo_depth_gt1_gen.mOutPtr_reg[1]\
    );
\fifo_depth_gt1_gen.empty_n_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088080808"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg[0]\,
      I1 => if_empty_n_0,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      I4 => AWREADY_Dummy,
      I5 => re_0,
      O => \pop__1\
    );
\fifo_depth_gt1_gen.full_n_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg[0]_0\(0),
      I1 => \fifo_srl_gen.raddr_reg[0]\,
      I2 => re_0,
      I3 => \fifo_depth_gt1_gen.full_n_i_2__2_n_0\,
      O => \fifo_depth_gt1_gen.full_n_reg_0\
    );
\fifo_depth_gt1_gen.full_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_3\(1),
      I1 => \pop__1\,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_3\(3),
      I3 => \fifo_depth_gt1_gen.empty_n_reg_3\(2),
      I4 => \fifo_depth_gt1_gen.empty_n_reg_3\(4),
      I5 => \fifo_depth_gt1_gen.empty_n_reg_3\(0),
      O => \fifo_depth_gt1_gen.full_n_i_2__2_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \pop__1\,
      I1 => \fifo_depth_gt1_gen.empty_n_reg_3\(1),
      I2 => \fifo_depth_gt1_gen.empty_n_reg_3\(0),
      O => D(0)
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70FFFFFF8F000000"
    )
        port map (
      I0 => last_resp,
      I1 => \fifo_depth_gt1_gen.empty_n_reg_1\(0),
      I2 => \^fifo_depth_gt1_gen.dout_reg[0]_0\,
      I3 => \fifo_depth_gt1_gen.dout_reg[0]_2\,
      I4 => \fifo_depth_gt1_gen.empty_n_reg_2\,
      I5 => re,
      O => E(0)
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_3\(0),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_3\(1),
      I2 => \pop__1\,
      I3 => \fifo_depth_gt1_gen.empty_n_reg_3\(2),
      O => D(1)
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_3\(1),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_3\(0),
      I2 => \fifo_depth_gt1_gen.empty_n_reg_3\(2),
      I3 => \pop__1\,
      I4 => \fifo_depth_gt1_gen.empty_n_reg_3\(3),
      O => D(2)
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_3\(3),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_3\(1),
      I2 => \fifo_depth_gt1_gen.empty_n_reg_3\(0),
      I3 => \fifo_depth_gt1_gen.empty_n_reg_3\(2),
      I4 => \pop__1\,
      I5 => \fifo_depth_gt1_gen.empty_n_reg_3\(4),
      O => D(3)
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[0]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[0]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[0]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[0]_1\(3),
      CE => we,
      CLK => ap_clk,
      D => Q(0),
      Q => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[0]_1\(0),
      I1 => dout_vld_reg,
      I2 => \pop__1\,
      I3 => \fifo_depth_gt1_gen.dout_reg[0]_1\(1),
      O => \fifo_srl_gen.raddr_reg[1]\(0)
    );
\fifo_srl_gen.raddr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80F807"
    )
        port map (
      I0 => \pop__1\,
      I1 => dout_vld_reg,
      I2 => \fifo_depth_gt1_gen.dout_reg[0]_1\(0),
      I3 => \fifo_depth_gt1_gen.dout_reg[0]_1\(2),
      I4 => \fifo_depth_gt1_gen.dout_reg[0]_1\(1),
      O => \fifo_srl_gen.raddr_reg[1]\(1)
    );
\fifo_srl_gen.raddr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AAAC000"
    )
        port map (
      I0 => \fifo_srl_gen.raddr1__1\,
      I1 => dout_vld_reg,
      I2 => \fifo_srl_gen.raddr_reg[0]_0\(0),
      I3 => \fifo_srl_gen.raddr_reg[0]\,
      I4 => re_0,
      O => \fifo_depth_gt1_gen.empty_n_reg\(0)
    );
\fifo_srl_gen.raddr[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[0]_1\(1),
      I1 => \pop__1\,
      I2 => dout_vld_reg,
      I3 => \fifo_depth_gt1_gen.dout_reg[0]_1\(0),
      I4 => \fifo_depth_gt1_gen.dout_reg[0]_1\(3),
      I5 => \fifo_depth_gt1_gen.dout_reg[0]_1\(2),
      O => \fifo_srl_gen.raddr_reg[1]\(2)
    );
s_ready_t_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.dout_reg[0]_0\,
      I1 => \fifo_depth_gt1_gen.empty_n_reg_2\,
      I2 => last_resp,
      I3 => need_wrsp,
      O => p_2_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized5_9\ is
  port (
    last_resp : out STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.empty_n_reg\ : out STD_LOGIC;
    sel : in STD_LOGIC;
    ost_ctrl_info : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    ost_ctrl_valid : in STD_LOGIC;
    \fifo_srl_gen.raddr_reg[0]\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg_0\ : in STD_LOGIC;
    \fifo_srl_gen.raddr1__5\ : in STD_LOGIC;
    dout_vld_reg : in STD_LOGIC;
    wrsp_type : in STD_LOGIC;
    ursp_ready : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized5_9\ : entity is "Pooling_gmem1_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized5_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized5_9\ is
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \^last_resp\ : STD_LOGIC;
  signal re : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem1_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 ";
begin
  last_resp <= \^last_resp\;
\dout_vld_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEEEAEEEAEEEAE"
    )
        port map (
      I0 => dout_vld_reg,
      I1 => dout_vld_reg_1,
      I2 => dout_vld_reg_0(0),
      I3 => \^last_resp\,
      I4 => ursp_ready,
      I5 => wrsp_type,
      O => \fifo_depth_gt1_gen.empty_n_reg\
    );
\fifo_depth_gt1_gen.dout[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F00FFFF00000000"
    )
        port map (
      I0 => wrsp_type,
      I1 => ursp_ready,
      I2 => \^last_resp\,
      I3 => dout_vld_reg_0(0),
      I4 => dout_vld_reg_1,
      I5 => dout_vld_reg,
      O => re
    );
\fifo_depth_gt1_gen.dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => re,
      D => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\,
      Q => \^last_resp\,
      R => reset
    );
\fifo_depth_gt1_gen.full_n_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => \fifo_srl_gen.raddr_reg[0]\,
      I2 => re,
      I3 => \fifo_depth_gt1_gen.full_n_reg_0\,
      O => \fifo_depth_gt1_gen.full_n_reg\
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sel,
      CLK => ap_clk,
      D => ost_ctrl_info,
      Q => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\
    );
\fifo_srl_gen.raddr[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AAAC000"
    )
        port map (
      I0 => \fifo_srl_gen.raddr1__5\,
      I1 => dout_vld_reg,
      I2 => ost_ctrl_valid,
      I3 => \fifo_srl_gen.raddr_reg[0]\,
      I4 => re,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized12\ is
  port (
    ursp_ready : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    dout_vld_reg_1 : out STD_LOGIC;
    re : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    last_resp : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrsp_type : in STD_LOGIC;
    wrsp_valid : in STD_LOGIC;
    gmem2_BREADY : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized12\ : entity is "Pooling_gmem2_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized12\ is
  signal \dout_vld_i_1__13_n_0\ : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_1__14_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_1__20_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__21_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \ram_reg_i_16__0_n_0\ : STD_LOGIC;
  signal \^re\ : STD_LOGIC;
  signal \^ursp_ready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__13\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.empty_n_i_1__14\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__21\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[1]_i_1__20\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_2__1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_3__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \indvar_flatten20_fu_92[11]_i_4\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \ram_reg_i_16__0\ : label is "soft_lutpair267";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  re <= \^re\;
  ursp_ready <= \^ursp_ready\;
\dout_vld_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => \^dout_vld_reg_0\,
      I2 => gmem2_BREADY,
      O => \dout_vld_i_1__13_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__13_n_0\,
      Q => \^dout_vld_reg_0\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.empty_n_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr[2]_i_4__0_n_0\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.empty_n_i_1__14_n_0\
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \fifo_depth_gt1_gen.empty_n_i_1__14_n_0\,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.full_n_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr[2]_i_4__0_n_0\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      O => \fifo_depth_gt1_gen.full_n_i_1__20_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \fifo_depth_gt1_gen.full_n_i_1__20_n_0\,
      Q => \^ursp_ready\,
      S => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__21_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr[2]_i_4__0_n_0\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__20_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr[2]_i_4__0_n_0\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.mOutPtr[2]_i_2__1_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => gmem2_BREADY,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      O => \^re\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAFFFFFFFFFFFF"
    )
        port map (
      I0 => \^re\,
      I1 => last_resp,
      I2 => Q(0),
      I3 => wrsp_type,
      I4 => wrsp_valid,
      I5 => \^ursp_ready\,
      O => \fifo_depth_gt1_gen.mOutPtr[2]_i_4__0_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__21_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__20_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \fifo_depth_gt1_gen.mOutPtr[2]_i_2__1_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\indvar_flatten20_fu_92[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => ap_enable_reg_pp0_iter3,
      O => dout_vld_reg_1
    );
\mem_reg_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ram_reg_1(1),
      I1 => ram_reg_1(0),
      O => \ap_CS_fsm_reg[5]\
    );
\ram_reg_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => ap_enable_reg_pp0_iter2,
      O => \ram_reg_i_16__0_n_0\
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \ram_reg_i_16__0_n_0\,
      I1 => ram_reg,
      I2 => ram_reg_0(0),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ram_reg_1(1),
      I5 => WEA(0),
      O => \ap_CS_fsm_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_mem is
  port (
    raddr : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \bus_wide_gen.offset_valid_reg\ : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \fifo_mem_gen.raddr\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \raddr_reg_reg[0]_0\ : in STD_LOGIC;
    wdata_valid : in STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    \raddr_reg_reg[0]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    we : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_mem;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_mem is
  signal \^bus_wide_gen.offset_valid_reg\ : STD_LOGIC;
  signal \mem_reg_i_2__1_n_0\ : STD_LOGIC;
  signal \^raddr\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal raddr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-4 {cell *THIS*} {string 5}} {SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 558;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "U0/gmem2_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 992;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 17;
begin
  \bus_wide_gen.offset_valid_reg\ <= \^bus_wide_gen.offset_valid_reg\;
  raddr(4 downto 0) <= \^raddr\(4 downto 0);
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8 downto 4) => Q(4 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8 downto 4) => raddr_reg(4 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => din(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 0) => dout(15 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => dout(17 downto 16),
      ENARDEN => we,
      ENBWREN => \mem_reg_i_2__1_n_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => SR(0),
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
\mem_reg_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B300"
    )
        port map (
      I0 => \raddr_reg_reg[0]_0\,
      I1 => wdata_valid,
      I2 => \bus_wide_gen.ready_for_data__0\,
      I3 => \raddr_reg_reg[0]_1\,
      O => \^bus_wide_gen.offset_valid_reg\
    );
\mem_reg_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^bus_wide_gen.offset_valid_reg\,
      I1 => ap_rst_n,
      O => \mem_reg_i_2__1_n_0\
    );
\raddr_reg[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF7FFF0000"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(3),
      I1 => \fifo_mem_gen.raddr\(4),
      I2 => \fifo_mem_gen.raddr\(2),
      I3 => \fifo_mem_gen.raddr\(1),
      I4 => \^bus_wide_gen.offset_valid_reg\,
      I5 => \fifo_mem_gen.raddr\(0),
      O => \^raddr\(0)
    );
\raddr_reg[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555FFFFAAAA0000"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(0),
      I1 => \fifo_mem_gen.raddr\(2),
      I2 => \fifo_mem_gen.raddr\(4),
      I3 => \fifo_mem_gen.raddr\(3),
      I4 => \^bus_wide_gen.offset_valid_reg\,
      I5 => \fifo_mem_gen.raddr\(1),
      O => \^raddr\(1)
    );
\raddr_reg[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3777FFFF88880000"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(0),
      I1 => \fifo_mem_gen.raddr\(1),
      I2 => \fifo_mem_gen.raddr\(4),
      I3 => \fifo_mem_gen.raddr\(3),
      I4 => \^bus_wide_gen.offset_valid_reg\,
      I5 => \fifo_mem_gen.raddr\(2),
      O => \^raddr\(2)
    );
\raddr_reg[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F7FFFFF80800000"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(0),
      I1 => \fifo_mem_gen.raddr\(1),
      I2 => \fifo_mem_gen.raddr\(2),
      I3 => \fifo_mem_gen.raddr\(4),
      I4 => \^bus_wide_gen.offset_valid_reg\,
      I5 => \fifo_mem_gen.raddr\(3),
      O => \^raddr\(3)
    );
\raddr_reg[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFFFFF80000000"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(0),
      I1 => \fifo_mem_gen.raddr\(1),
      I2 => \fifo_mem_gen.raddr\(2),
      I3 => \fifo_mem_gen.raddr\(3),
      I4 => \^bus_wide_gen.offset_valid_reg\,
      I5 => \fifo_mem_gen.raddr\(4),
      O => \^raddr\(4)
    );
\raddr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr\(0),
      Q => raddr_reg(0),
      R => '0'
    );
\raddr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr\(1),
      Q => raddr_reg(1),
      R => '0'
    );
\raddr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr\(2),
      Q => raddr_reg(2),
      R => '0'
    );
\raddr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr\(3),
      Q => raddr_reg(3),
      R => '0'
    );
\raddr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr\(4),
      Q => raddr_reg(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice is
  port (
    m_axi_gmem2_RREADY : out STD_LOGIC;
    m_axi_gmem2_RVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice is
  signal \FSM_sequential_state[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \^m_axi_gmem2_rready\ : STD_LOGIC;
  signal \next_st__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \s_ready_t_i_1__6_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__8\ : label is "soft_lutpair185";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "zero:00,two:01,one:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "zero:00,two:01,one:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__6\ : label is "soft_lutpair185";
begin
  m_axi_gmem2_RREADY <= \^m_axi_gmem2_rready\;
\FSM_sequential_state[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0038"
    )
        port map (
      I0 => \^m_axi_gmem2_rready\,
      I1 => m_axi_gmem2_RVALID,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => \FSM_sequential_state[1]_i_1__8_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1__8_n_0\,
      Q => \state__0\(1),
      R => SR(0)
    );
\__3/i___0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => m_axi_gmem2_RVALID,
      O => \next_st__0\(0)
    );
\s_ready_t_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC4F"
    )
        port map (
      I0 => m_axi_gmem2_RVALID,
      I1 => \^m_axi_gmem2_rready\,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => \s_ready_t_i_1__6_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__6_n_0\,
      Q => \^m_axi_gmem2_rready\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice__parameterized1\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_16_in : out STD_LOGIC;
    \single_sect__18\ : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 51 downto 0 );
    \data_p1_reg[63]_0\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \state_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : out STD_LOGIC;
    \state_reg[0]_3\ : out STD_LOGIC;
    \data_p1_reg[81]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[81]_1\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \data_p1_reg[81]_2\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    s_ready_t_reg_1 : in STD_LOGIC;
    if_full_n : in STD_LOGIC;
    req_handling_reg : in STD_LOGIC;
    \sect_total_buf_reg[0]\ : in STD_LOGIC;
    \sect_total_buf_reg[0]_0\ : in STD_LOGIC;
    \could_multi_bursts.len_buf_reg[0]\ : in STD_LOGIC;
    ost_resp_ready : in STD_LOGIC;
    if_full_n_0 : in STD_LOGIC;
    AWREADY_Dummy_1 : in STD_LOGIC;
    \could_multi_bursts.len_buf_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    D : in STD_LOGIC_VECTOR ( 64 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[12]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[20]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[24]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[28]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[32]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[36]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[40]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[44]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[48]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_cnt_reg[51]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    last_sect_reg : in STD_LOGIC;
    \data_p2_reg[81]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice__parameterized1\ : entity is "Pooling_gmem2_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice__parameterized1\ is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \beat_len[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \beat_len_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \beat_len_reg[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \beat_len_reg[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_reg[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \beat_len_reg[6]_i_1__0_n_1\ : STD_LOGIC;
  signal \beat_len_reg[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_reg[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_reg[9]_i_1__1_n_2\ : STD_LOGIC;
  signal \beat_len_reg[9]_i_1__1_n_3\ : STD_LOGIC;
  signal \^could_multi_bursts.sect_handling_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[62]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[63]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[65]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[81]_i_2__1_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__4_n_0\ : STD_LOGIC;
  signal \^data_p1_reg[63]_0\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \data_p1_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[65]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[81]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal \end_from_4k[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \end_from_4k[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \end_from_4k[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \end_from_4k[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \end_from_4k[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \end_from_4k[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \end_from_4k[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \end_from_4k[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \end_from_4k[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \end_from_4k[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \end_from_4k[9]_i_4__1_n_0\ : STD_LOGIC;
  signal \end_from_4k_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_from_4k_reg[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_from_4k_reg[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_from_4k_reg[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_from_4k_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \end_from_4k_reg[6]_i_1__0_n_1\ : STD_LOGIC;
  signal \end_from_4k_reg[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \end_from_4k_reg[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_from_4k_reg[9]_i_1__1_n_2\ : STD_LOGIC;
  signal \end_from_4k_reg[9]_i_1__1_n_3\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal m_ready : STD_LOGIC;
  signal \next_st__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_16_in\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal req_valid : STD_LOGIC;
  signal \s_ready_t_i_1__7_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \sect_total[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \sect_total[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \sect_total[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \sect_total[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \sect_total[0]_i_14__0_n_0\ : STD_LOGIC;
  signal \sect_total[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_total[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \sect_total[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \sect_total[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[0]_i_6__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[0]_i_6__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[0]_i_6__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2__1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2__1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \^single_sect__18\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_reg[2]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_beat_len_reg[9]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_beat_len_reg[9]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_end_from_4k_reg[2]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_from_4k_reg[9]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_end_from_4k_reg[9]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_reg[0]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_sect_total_reg[0]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_total_reg[0]_i_6__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_total_reg[19]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_total_reg[19]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "zero:00,two:01,one:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "zero:00,two:01,one:10";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \beat_len_reg[2]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \beat_len_reg[6]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \beat_len_reg[9]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k_reg[2]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k_reg[6]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k_reg[9]_i_1__1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sect_cnt[50]_i_1__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_1__1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_2__1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sect_total[19]_i_1__1\ : label is "soft_lutpair197";
  attribute ADDER_THRESHOLD of \sect_total_reg[0]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[0]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[0]_i_6__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[12]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[16]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[19]_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[4]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[8]_i_1__0\ : label is 35;
begin
  SR(0) <= \^sr\(0);
  \could_multi_bursts.sect_handling_reg\(0) <= \^could_multi_bursts.sect_handling_reg\(0);
  \data_p1_reg[63]_0\(61 downto 0) <= \^data_p1_reg[63]_0\(61 downto 0);
  p_16_in <= \^p_16_in\;
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
  \single_sect__18\ <= \^single_sect__18\;
\FSM_sequential_state[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A200FF0000"
    )
        port map (
      I0 => s_ready_t_reg_1,
      I1 => \^s_ready_t_reg_0\,
      I2 => if_full_n,
      I3 => m_ready,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \next_st__0\(0)
    );
\FSM_sequential_state[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D02FFF008080"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => if_full_n,
      I2 => s_ready_t_reg_1,
      I3 => m_ready,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \next_st__0\(1)
    );
\FSM_sequential_state[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => \^p_16_in\,
      I1 => \^single_sect__18\,
      I2 => req_handling_reg,
      I3 => \sect_total_buf_reg[0]\,
      O => m_ready
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(0),
      Q => \state__0\(0),
      R => \^sr\(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(1),
      Q => \state__0\(1),
      R => \^sr\(0)
    );
\beat_len[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \data_p1_reg_n_0_[1]\,
      O => \beat_len[2]_i_2__0_n_0\
    );
\beat_len_reg[2]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_reg[2]_i_1__0_n_0\,
      CO(2) => \beat_len_reg[2]_i_1__0_n_1\,
      CO(1) => \beat_len_reg[2]_i_1__0_n_2\,
      CO(0) => \beat_len_reg[2]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_1_in(1),
      O(3 downto 1) => \data_p1_reg[81]_2\(2 downto 0),
      O(0) => \NLW_beat_len_reg[2]_i_1__0_O_UNCONNECTED\(0),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => \beat_len[2]_i_2__0_n_0\
    );
\beat_len_reg[6]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_reg[2]_i_1__0_n_0\,
      CO(3) => \beat_len_reg[6]_i_1__0_n_0\,
      CO(2) => \beat_len_reg[6]_i_1__0_n_1\,
      CO(1) => \beat_len_reg[6]_i_1__0_n_2\,
      CO(0) => \beat_len_reg[6]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_2\(6 downto 3),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\beat_len_reg[9]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_reg[6]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_beat_len_reg[9]_i_1__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \beat_len_reg[9]_i_1__1_n_2\,
      CO(0) => \beat_len_reg[9]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_beat_len_reg[9]_i_1__1_O_UNCONNECTED\(3),
      O(2 downto 0) => \data_p1_reg[81]_2\(9 downto 7),
      S(3) => '0',
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\could_multi_bursts.addr_step[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008080"
    )
        port map (
      I0 => \could_multi_bursts.len_buf_reg[0]\,
      I1 => ost_resp_ready,
      I2 => if_full_n_0,
      I3 => AWREADY_Dummy_1,
      I4 => \could_multi_bursts.len_buf_reg[0]_0\,
      O => \^could_multi_bursts.sect_handling_reg\(0)
    );
\could_multi_bursts.burst_valid_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\data_p1[10]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(9),
      O => \data_p1[10]_i_1__4_n_0\
    );
\data_p1[11]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(10),
      O => \data_p1[11]_i_1__4_n_0\
    );
\data_p1[12]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(11),
      O => \data_p1[12]_i_1__4_n_0\
    );
\data_p1[13]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(12),
      O => \data_p1[13]_i_1__4_n_0\
    );
\data_p1[14]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(13),
      O => \data_p1[14]_i_1__4_n_0\
    );
\data_p1[15]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(14),
      O => \data_p1[15]_i_1__4_n_0\
    );
\data_p1[16]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(15),
      O => \data_p1[16]_i_1__4_n_0\
    );
\data_p1[17]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(16),
      O => \data_p1[17]_i_1__4_n_0\
    );
\data_p1[18]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(17),
      O => \data_p1[18]_i_1__4_n_0\
    );
\data_p1[19]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(18),
      O => \data_p1[19]_i_1__4_n_0\
    );
\data_p1[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(0),
      O => \data_p1[1]_i_1__3_n_0\
    );
\data_p1[20]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(19),
      O => \data_p1[20]_i_1__4_n_0\
    );
\data_p1[21]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(20),
      O => \data_p1[21]_i_1__4_n_0\
    );
\data_p1[22]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(21),
      O => \data_p1[22]_i_1__4_n_0\
    );
\data_p1[23]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(22),
      O => \data_p1[23]_i_1__4_n_0\
    );
\data_p1[24]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[24]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(23),
      O => \data_p1[24]_i_1__4_n_0\
    );
\data_p1[25]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[25]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(24),
      O => \data_p1[25]_i_1__4_n_0\
    );
\data_p1[26]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[26]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(25),
      O => \data_p1[26]_i_1__4_n_0\
    );
\data_p1[27]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[27]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(26),
      O => \data_p1[27]_i_1__4_n_0\
    );
\data_p1[28]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[28]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(27),
      O => \data_p1[28]_i_1__4_n_0\
    );
\data_p1[29]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[29]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(28),
      O => \data_p1[29]_i_1__4_n_0\
    );
\data_p1[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(1),
      O => \data_p1[2]_i_1__4_n_0\
    );
\data_p1[30]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[30]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(29),
      O => \data_p1[30]_i_1__4_n_0\
    );
\data_p1[31]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[31]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(30),
      O => \data_p1[31]_i_1__4_n_0\
    );
\data_p1[32]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[32]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(31),
      O => \data_p1[32]_i_1__4_n_0\
    );
\data_p1[33]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[33]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(32),
      O => \data_p1[33]_i_1__2_n_0\
    );
\data_p1[34]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[34]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(33),
      O => \data_p1[34]_i_1__2_n_0\
    );
\data_p1[35]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[35]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(34),
      O => \data_p1[35]_i_1__2_n_0\
    );
\data_p1[36]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[36]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(35),
      O => \data_p1[36]_i_1__2_n_0\
    );
\data_p1[37]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[37]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(36),
      O => \data_p1[37]_i_1__2_n_0\
    );
\data_p1[38]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[38]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(37),
      O => \data_p1[38]_i_1__2_n_0\
    );
\data_p1[39]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[39]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(38),
      O => \data_p1[39]_i_1__2_n_0\
    );
\data_p1[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(2),
      O => \data_p1[3]_i_1__4_n_0\
    );
\data_p1[40]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[40]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(39),
      O => \data_p1[40]_i_1__2_n_0\
    );
\data_p1[41]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[41]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(40),
      O => \data_p1[41]_i_1__2_n_0\
    );
\data_p1[42]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[42]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(41),
      O => \data_p1[42]_i_1__2_n_0\
    );
\data_p1[43]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[43]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(42),
      O => \data_p1[43]_i_1__2_n_0\
    );
\data_p1[44]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[44]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(43),
      O => \data_p1[44]_i_1__2_n_0\
    );
\data_p1[45]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[45]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(44),
      O => \data_p1[45]_i_1__2_n_0\
    );
\data_p1[46]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[46]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(45),
      O => \data_p1[46]_i_1__2_n_0\
    );
\data_p1[47]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[47]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(46),
      O => \data_p1[47]_i_1__2_n_0\
    );
\data_p1[48]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[48]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(47),
      O => \data_p1[48]_i_1__2_n_0\
    );
\data_p1[49]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[49]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(48),
      O => \data_p1[49]_i_1__2_n_0\
    );
\data_p1[4]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(3),
      O => \data_p1[4]_i_1__4_n_0\
    );
\data_p1[50]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[50]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(49),
      O => \data_p1[50]_i_1__2_n_0\
    );
\data_p1[51]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[51]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(50),
      O => \data_p1[51]_i_1__2_n_0\
    );
\data_p1[52]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[52]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(51),
      O => \data_p1[52]_i_1__2_n_0\
    );
\data_p1[53]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[53]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(52),
      O => \data_p1[53]_i_1__2_n_0\
    );
\data_p1[54]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[54]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(53),
      O => \data_p1[54]_i_1__2_n_0\
    );
\data_p1[55]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[55]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(54),
      O => \data_p1[55]_i_1__2_n_0\
    );
\data_p1[56]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[56]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(55),
      O => \data_p1[56]_i_1__2_n_0\
    );
\data_p1[57]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[57]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(56),
      O => \data_p1[57]_i_1__2_n_0\
    );
\data_p1[58]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[58]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(57),
      O => \data_p1[58]_i_1__2_n_0\
    );
\data_p1[59]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[59]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(58),
      O => \data_p1[59]_i_1__2_n_0\
    );
\data_p1[5]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(4),
      O => \data_p1[5]_i_1__4_n_0\
    );
\data_p1[60]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[60]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(59),
      O => \data_p1[60]_i_1__2_n_0\
    );
\data_p1[61]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[61]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(60),
      O => \data_p1[61]_i_1__2_n_0\
    );
\data_p1[62]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[62]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(61),
      O => \data_p1[62]_i_1__2_n_0\
    );
\data_p1[63]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[63]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(62),
      O => \data_p1[63]_i_1__1_n_0\
    );
\data_p1[65]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[65]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(63),
      O => \data_p1[65]_i_1__1_n_0\
    );
\data_p1[6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(5),
      O => \data_p1[6]_i_1__4_n_0\
    );
\data_p1[7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(6),
      O => \data_p1[7]_i_1__4_n_0\
    );
\data_p1[81]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008808AAAACC0C"
    )
        port map (
      I0 => m_ready,
      I1 => s_ready_t_reg_1,
      I2 => \^s_ready_t_reg_0\,
      I3 => if_full_n,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => load_p1
    );
\data_p1[81]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[81]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(64),
      O => \data_p1[81]_i_2__1_n_0\
    );
\data_p1[8]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(7),
      O => \data_p1[8]_i_1__4_n_0\
    );
\data_p1[9]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(8),
      O => \data_p1[9]_i_1__4_n_0\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(17),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__3_n_0\,
      Q => \data_p1_reg_n_0_[1]\,
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1__2_n_0\,
      Q => \^data_p1_reg[63]_0\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_1__1_n_0\,
      Q => \^data_p1_reg[63]_0\(61),
      R => '0'
    );
\data_p1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[65]_i_1__1_n_0\,
      Q => p_1_in(1),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(4),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(5),
      R => '0'
    );
\data_p1_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[81]_i_2__1_n_0\,
      Q => p_1_in(17),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(6),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__4_n_0\,
      Q => \^data_p1_reg[63]_0\(7),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(9),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(10),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(11),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(12),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(13),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(14),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(15),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(16),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(17),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(18),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(0),
      Q => \data_p2_reg_n_0_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(19),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(20),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(21),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(22),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(23),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(24),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(25),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(26),
      Q => \data_p2_reg_n_0_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(27),
      Q => \data_p2_reg_n_0_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(28),
      Q => \data_p2_reg_n_0_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(1),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(29),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(30),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(31),
      Q => \data_p2_reg_n_0_[32]\,
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(32),
      Q => \data_p2_reg_n_0_[33]\,
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(33),
      Q => \data_p2_reg_n_0_[34]\,
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(34),
      Q => \data_p2_reg_n_0_[35]\,
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(35),
      Q => \data_p2_reg_n_0_[36]\,
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(36),
      Q => \data_p2_reg_n_0_[37]\,
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(37),
      Q => \data_p2_reg_n_0_[38]\,
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(38),
      Q => \data_p2_reg_n_0_[39]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(2),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(39),
      Q => \data_p2_reg_n_0_[40]\,
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(40),
      Q => \data_p2_reg_n_0_[41]\,
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(41),
      Q => \data_p2_reg_n_0_[42]\,
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(42),
      Q => \data_p2_reg_n_0_[43]\,
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(43),
      Q => \data_p2_reg_n_0_[44]\,
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(44),
      Q => \data_p2_reg_n_0_[45]\,
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(45),
      Q => \data_p2_reg_n_0_[46]\,
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(46),
      Q => \data_p2_reg_n_0_[47]\,
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(47),
      Q => \data_p2_reg_n_0_[48]\,
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(48),
      Q => \data_p2_reg_n_0_[49]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(3),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(49),
      Q => \data_p2_reg_n_0_[50]\,
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(50),
      Q => \data_p2_reg_n_0_[51]\,
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(51),
      Q => \data_p2_reg_n_0_[52]\,
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(52),
      Q => \data_p2_reg_n_0_[53]\,
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(53),
      Q => \data_p2_reg_n_0_[54]\,
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(54),
      Q => \data_p2_reg_n_0_[55]\,
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(55),
      Q => \data_p2_reg_n_0_[56]\,
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(56),
      Q => \data_p2_reg_n_0_[57]\,
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(57),
      Q => \data_p2_reg_n_0_[58]\,
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(58),
      Q => \data_p2_reg_n_0_[59]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(4),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(59),
      Q => \data_p2_reg_n_0_[60]\,
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(60),
      Q => \data_p2_reg_n_0_[61]\,
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(61),
      Q => \data_p2_reg_n_0_[62]\,
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(62),
      Q => \data_p2_reg_n_0_[63]\,
      R => '0'
    );
\data_p2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(63),
      Q => \data_p2_reg_n_0_[65]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(5),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(6),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(64),
      Q => \data_p2_reg_n_0_[81]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(7),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(8),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\end_from_4k[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(2),
      O => \end_from_4k[2]_i_2__0_n_0\
    );
\end_from_4k[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(1),
      O => \end_from_4k[2]_i_3__0_n_0\
    );
\end_from_4k[2]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(0),
      O => \end_from_4k[2]_i_4__0_n_0\
    );
\end_from_4k[2]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \data_p1_reg_n_0_[1]\,
      O => \end_from_4k[2]_i_5__0_n_0\
    );
\end_from_4k[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(6),
      O => \end_from_4k[6]_i_2__0_n_0\
    );
\end_from_4k[6]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(5),
      O => \end_from_4k[6]_i_3__0_n_0\
    );
\end_from_4k[6]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(4),
      O => \end_from_4k[6]_i_4__0_n_0\
    );
\end_from_4k[6]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(3),
      O => \end_from_4k[6]_i_5__0_n_0\
    );
\end_from_4k[9]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(9),
      O => \end_from_4k[9]_i_2__1_n_0\
    );
\end_from_4k[9]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(8),
      O => \end_from_4k[9]_i_3__1_n_0\
    );
\end_from_4k[9]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(7),
      O => \end_from_4k[9]_i_4__1_n_0\
    );
\end_from_4k_reg[2]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \end_from_4k_reg[2]_i_1__0_n_0\,
      CO(2) => \end_from_4k_reg[2]_i_1__0_n_1\,
      CO(1) => \end_from_4k_reg[2]_i_1__0_n_2\,
      CO(0) => \end_from_4k_reg[2]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in(17),
      DI(2) => p_1_in(17),
      DI(1) => p_1_in(17),
      DI(0) => p_1_in(1),
      O(3 downto 1) => \data_p1_reg[81]_1\(2 downto 0),
      O(0) => \NLW_end_from_4k_reg[2]_i_1__0_O_UNCONNECTED\(0),
      S(3) => \end_from_4k[2]_i_2__0_n_0\,
      S(2) => \end_from_4k[2]_i_3__0_n_0\,
      S(1) => \end_from_4k[2]_i_4__0_n_0\,
      S(0) => \end_from_4k[2]_i_5__0_n_0\
    );
\end_from_4k_reg[6]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_from_4k_reg[2]_i_1__0_n_0\,
      CO(3) => \end_from_4k_reg[6]_i_1__0_n_0\,
      CO(2) => \end_from_4k_reg[6]_i_1__0_n_1\,
      CO(1) => \end_from_4k_reg[6]_i_1__0_n_2\,
      CO(0) => \end_from_4k_reg[6]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in(17),
      DI(2) => p_1_in(17),
      DI(1) => p_1_in(17),
      DI(0) => p_1_in(17),
      O(3 downto 0) => \data_p1_reg[81]_1\(6 downto 3),
      S(3) => \end_from_4k[6]_i_2__0_n_0\,
      S(2) => \end_from_4k[6]_i_3__0_n_0\,
      S(1) => \end_from_4k[6]_i_4__0_n_0\,
      S(0) => \end_from_4k[6]_i_5__0_n_0\
    );
\end_from_4k_reg[9]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_from_4k_reg[6]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_end_from_4k_reg[9]_i_1__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \end_from_4k_reg[9]_i_1__1_n_2\,
      CO(0) => \end_from_4k_reg[9]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_1_in(17),
      DI(0) => p_1_in(17),
      O(3) => \NLW_end_from_4k_reg[9]_i_1__1_O_UNCONNECTED\(3),
      O(2 downto 0) => \data_p1_reg[81]_1\(9 downto 7),
      S(3) => '0',
      S(2) => \end_from_4k[9]_i_2__1_n_0\,
      S(1) => \end_from_4k[9]_i_3__1_n_0\,
      S(0) => \end_from_4k[9]_i_4__1_n_0\
    );
\last_sect_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => ap_rst_n,
      I3 => last_sect_reg,
      O => \state_reg[0]_3\
    );
\req_handling_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCFFF88888888"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^p_16_in\,
      I3 => req_handling_reg,
      I4 => \^single_sect__18\,
      I5 => \sect_total_buf_reg[0]\,
      O => \state_reg[0]_2\
    );
\s_ready_t_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCFFCCCC4CFFFF"
    )
        port map (
      I0 => s_ready_t_reg_1,
      I1 => \^s_ready_t_reg_0\,
      I2 => if_full_n,
      I3 => m_ready,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \s_ready_t_i_1__7_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__7_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => \^sr\(0)
    );
\sect_cnt[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80F7"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(10),
      I3 => \sect_cnt_reg[0]\(0),
      O => \state_reg[0]_0\(0)
    );
\sect_cnt[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(20),
      I3 => \sect_cnt_reg[12]\(1),
      O => \state_reg[0]_0\(10)
    );
\sect_cnt[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(21),
      I3 => \sect_cnt_reg[12]\(2),
      O => \state_reg[0]_0\(11)
    );
\sect_cnt[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(22),
      I3 => \sect_cnt_reg[12]\(3),
      O => \state_reg[0]_0\(12)
    );
\sect_cnt[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(23),
      I3 => \sect_cnt_reg[16]\(0),
      O => \state_reg[0]_0\(13)
    );
\sect_cnt[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(24),
      I3 => \sect_cnt_reg[16]\(1),
      O => \state_reg[0]_0\(14)
    );
\sect_cnt[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(25),
      I3 => \sect_cnt_reg[16]\(2),
      O => \state_reg[0]_0\(15)
    );
\sect_cnt[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(26),
      I3 => \sect_cnt_reg[16]\(3),
      O => \state_reg[0]_0\(16)
    );
\sect_cnt[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(27),
      I3 => \sect_cnt_reg[20]\(0),
      O => \state_reg[0]_0\(17)
    );
\sect_cnt[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(28),
      I3 => \sect_cnt_reg[20]\(1),
      O => \state_reg[0]_0\(18)
    );
\sect_cnt[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(29),
      I3 => \sect_cnt_reg[20]\(2),
      O => \state_reg[0]_0\(19)
    );
\sect_cnt[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(11),
      I3 => O(0),
      O => \state_reg[0]_0\(1)
    );
\sect_cnt[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(30),
      I3 => \sect_cnt_reg[20]\(3),
      O => \state_reg[0]_0\(20)
    );
\sect_cnt[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(31),
      I3 => \sect_cnt_reg[24]\(0),
      O => \state_reg[0]_0\(21)
    );
\sect_cnt[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(32),
      I3 => \sect_cnt_reg[24]\(1),
      O => \state_reg[0]_0\(22)
    );
\sect_cnt[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(33),
      I3 => \sect_cnt_reg[24]\(2),
      O => \state_reg[0]_0\(23)
    );
\sect_cnt[24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(34),
      I3 => \sect_cnt_reg[24]\(3),
      O => \state_reg[0]_0\(24)
    );
\sect_cnt[25]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(35),
      I3 => \sect_cnt_reg[28]\(0),
      O => \state_reg[0]_0\(25)
    );
\sect_cnt[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(36),
      I3 => \sect_cnt_reg[28]\(1),
      O => \state_reg[0]_0\(26)
    );
\sect_cnt[27]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(37),
      I3 => \sect_cnt_reg[28]\(2),
      O => \state_reg[0]_0\(27)
    );
\sect_cnt[28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(38),
      I3 => \sect_cnt_reg[28]\(3),
      O => \state_reg[0]_0\(28)
    );
\sect_cnt[29]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(39),
      I3 => \sect_cnt_reg[32]\(0),
      O => \state_reg[0]_0\(29)
    );
\sect_cnt[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(12),
      I3 => O(1),
      O => \state_reg[0]_0\(2)
    );
\sect_cnt[30]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(40),
      I3 => \sect_cnt_reg[32]\(1),
      O => \state_reg[0]_0\(30)
    );
\sect_cnt[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(41),
      I3 => \sect_cnt_reg[32]\(2),
      O => \state_reg[0]_0\(31)
    );
\sect_cnt[32]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(42),
      I3 => \sect_cnt_reg[32]\(3),
      O => \state_reg[0]_0\(32)
    );
\sect_cnt[33]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(43),
      I3 => \sect_cnt_reg[36]\(0),
      O => \state_reg[0]_0\(33)
    );
\sect_cnt[34]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(44),
      I3 => \sect_cnt_reg[36]\(1),
      O => \state_reg[0]_0\(34)
    );
\sect_cnt[35]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(45),
      I3 => \sect_cnt_reg[36]\(2),
      O => \state_reg[0]_0\(35)
    );
\sect_cnt[36]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(46),
      I3 => \sect_cnt_reg[36]\(3),
      O => \state_reg[0]_0\(36)
    );
\sect_cnt[37]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(47),
      I3 => \sect_cnt_reg[40]\(0),
      O => \state_reg[0]_0\(37)
    );
\sect_cnt[38]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(48),
      I3 => \sect_cnt_reg[40]\(1),
      O => \state_reg[0]_0\(38)
    );
\sect_cnt[39]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(49),
      I3 => \sect_cnt_reg[40]\(2),
      O => \state_reg[0]_0\(39)
    );
\sect_cnt[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(13),
      I3 => O(2),
      O => \state_reg[0]_0\(3)
    );
\sect_cnt[40]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(50),
      I3 => \sect_cnt_reg[40]\(3),
      O => \state_reg[0]_0\(40)
    );
\sect_cnt[41]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(51),
      I3 => \sect_cnt_reg[44]\(0),
      O => \state_reg[0]_0\(41)
    );
\sect_cnt[42]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(52),
      I3 => \sect_cnt_reg[44]\(1),
      O => \state_reg[0]_0\(42)
    );
\sect_cnt[43]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(53),
      I3 => \sect_cnt_reg[44]\(2),
      O => \state_reg[0]_0\(43)
    );
\sect_cnt[44]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(54),
      I3 => \sect_cnt_reg[44]\(3),
      O => \state_reg[0]_0\(44)
    );
\sect_cnt[45]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(55),
      I3 => \sect_cnt_reg[48]\(0),
      O => \state_reg[0]_0\(45)
    );
\sect_cnt[46]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(56),
      I3 => \sect_cnt_reg[48]\(1),
      O => \state_reg[0]_0\(46)
    );
\sect_cnt[47]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(57),
      I3 => \sect_cnt_reg[48]\(2),
      O => \state_reg[0]_0\(47)
    );
\sect_cnt[48]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(58),
      I3 => \sect_cnt_reg[48]\(3),
      O => \state_reg[0]_0\(48)
    );
\sect_cnt[49]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(59),
      I3 => \sect_cnt_reg[51]\(0),
      O => \state_reg[0]_0\(49)
    );
\sect_cnt[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(14),
      I3 => O(3),
      O => \state_reg[0]_0\(4)
    );
\sect_cnt[50]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(60),
      I3 => \sect_cnt_reg[51]\(1),
      O => \state_reg[0]_0\(50)
    );
\sect_cnt[51]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^p_16_in\,
      O => \state_reg[0]_1\(0)
    );
\sect_cnt[51]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(61),
      I3 => \sect_cnt_reg[51]\(2),
      O => \state_reg[0]_0\(51)
    );
\sect_cnt[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(15),
      I3 => \sect_cnt_reg[8]\(0),
      O => \state_reg[0]_0\(5)
    );
\sect_cnt[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(16),
      I3 => \sect_cnt_reg[8]\(1),
      O => \state_reg[0]_0\(6)
    );
\sect_cnt[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(17),
      I3 => \sect_cnt_reg[8]\(2),
      O => \state_reg[0]_0\(7)
    );
\sect_cnt[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(18),
      I3 => \sect_cnt_reg[8]\(3),
      O => \state_reg[0]_0\(8)
    );
\sect_cnt[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(19),
      I3 => \sect_cnt_reg[12]\(0),
      O => \state_reg[0]_0\(9)
    );
\sect_len_buf[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg\(0),
      I1 => \sect_total_buf_reg[0]_0\,
      I2 => \could_multi_bursts.len_buf_reg[0]\,
      I3 => \sect_total_buf_reg[0]\,
      O => \^p_16_in\
    );
\sect_len_buf[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \sect_len_buf[3]_i_4__1_n_0\,
      I5 => \sect_len_buf[3]_i_5__1_n_0\,
      O => \^single_sect__18\
    );
\sect_len_buf[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => Q(9),
      I5 => Q(8),
      O => \sect_len_buf[3]_i_4__1_n_0\
    );
\sect_len_buf[3]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \sect_len_buf[3]_i_6__0_n_0\,
      I1 => Q(12),
      I2 => Q(13),
      I3 => Q(10),
      I4 => Q(11),
      O => \sect_len_buf[3]_i_5__1_n_0\
    );
\sect_len_buf[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      I2 => Q(16),
      I3 => Q(17),
      I4 => Q(19),
      I5 => Q(18),
      O => \sect_len_buf[3]_i_6__0_n_0\
    );
\sect_total[0]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(3),
      O => \sect_total[0]_i_10__0_n_0\
    );
\sect_total[0]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(2),
      O => \sect_total[0]_i_11__0_n_0\
    );
\sect_total[0]_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(1),
      O => \sect_total[0]_i_12__0_n_0\
    );
\sect_total[0]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(0),
      O => \sect_total[0]_i_13__0_n_0\
    );
\sect_total[0]_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \data_p1_reg_n_0_[1]\,
      O => \sect_total[0]_i_14__0_n_0\
    );
\sect_total[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(9),
      O => \sect_total[0]_i_3__0_n_0\
    );
\sect_total[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(8),
      O => \sect_total[0]_i_4__0_n_0\
    );
\sect_total[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(7),
      O => \sect_total[0]_i_5__0_n_0\
    );
\sect_total[0]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(6),
      O => \sect_total[0]_i_7__0_n_0\
    );
\sect_total[0]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(5),
      O => \sect_total[0]_i_8__0_n_0\
    );
\sect_total[0]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(4),
      O => \sect_total[0]_i_9__0_n_0\
    );
\sect_total[19]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      O => E(0)
    );
\sect_total_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[0]_i_2__0_n_0\,
      CO(3) => \sect_total_reg[0]_i_1__0_n_0\,
      CO(2) => \sect_total_reg[0]_i_1__0_n_1\,
      CO(1) => \sect_total_reg[0]_i_1__0_n_2\,
      CO(0) => \sect_total_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_1_in(17),
      DI(1) => p_1_in(17),
      DI(0) => p_1_in(17),
      O(3) => \data_p1_reg[81]_0\(0),
      O(2 downto 0) => \NLW_sect_total_reg[0]_i_1__0_O_UNCONNECTED\(2 downto 0),
      S(3) => p_1_in(17),
      S(2) => \sect_total[0]_i_3__0_n_0\,
      S(1) => \sect_total[0]_i_4__0_n_0\,
      S(0) => \sect_total[0]_i_5__0_n_0\
    );
\sect_total_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[0]_i_6__0_n_0\,
      CO(3) => \sect_total_reg[0]_i_2__0_n_0\,
      CO(2) => \sect_total_reg[0]_i_2__0_n_1\,
      CO(1) => \sect_total_reg[0]_i_2__0_n_2\,
      CO(0) => \sect_total_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in(17),
      DI(2) => p_1_in(17),
      DI(1) => p_1_in(17),
      DI(0) => p_1_in(17),
      O(3 downto 0) => \NLW_sect_total_reg[0]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \sect_total[0]_i_7__0_n_0\,
      S(2) => \sect_total[0]_i_8__0_n_0\,
      S(1) => \sect_total[0]_i_9__0_n_0\,
      S(0) => \sect_total[0]_i_10__0_n_0\
    );
\sect_total_reg[0]_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_total_reg[0]_i_6__0_n_0\,
      CO(2) => \sect_total_reg[0]_i_6__0_n_1\,
      CO(1) => \sect_total_reg[0]_i_6__0_n_2\,
      CO(0) => \sect_total_reg[0]_i_6__0_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in(17),
      DI(2) => p_1_in(17),
      DI(1) => p_1_in(17),
      DI(0) => p_1_in(1),
      O(3 downto 0) => \NLW_sect_total_reg[0]_i_6__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \sect_total[0]_i_11__0_n_0\,
      S(2) => \sect_total[0]_i_12__0_n_0\,
      S(1) => \sect_total[0]_i_13__0_n_0\,
      S(0) => \sect_total[0]_i_14__0_n_0\
    );
\sect_total_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[8]_i_1__0_n_0\,
      CO(3) => \sect_total_reg[12]_i_1__0_n_0\,
      CO(2) => \sect_total_reg[12]_i_1__0_n_1\,
      CO(1) => \sect_total_reg[12]_i_1__0_n_2\,
      CO(0) => \sect_total_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(12 downto 9),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\sect_total_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[12]_i_1__0_n_0\,
      CO(3) => \sect_total_reg[16]_i_1__0_n_0\,
      CO(2) => \sect_total_reg[16]_i_1__0_n_1\,
      CO(1) => \sect_total_reg[16]_i_1__0_n_2\,
      CO(0) => \sect_total_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(16 downto 13),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\sect_total_reg[19]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[16]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_sect_total_reg[19]_i_2__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_total_reg[19]_i_2__1_n_2\,
      CO(0) => \sect_total_reg[19]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_total_reg[19]_i_2__1_O_UNCONNECTED\(3),
      O(2 downto 0) => \data_p1_reg[81]_0\(19 downto 17),
      S(3) => '0',
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\sect_total_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[0]_i_1__0_n_0\,
      CO(3) => \sect_total_reg[4]_i_1__0_n_0\,
      CO(2) => \sect_total_reg[4]_i_1__0_n_1\,
      CO(1) => \sect_total_reg[4]_i_1__0_n_2\,
      CO(0) => \sect_total_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(4 downto 1),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\sect_total_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[4]_i_1__0_n_0\,
      CO(3) => \sect_total_reg[8]_i_1__0_n_0\,
      CO(2) => \sect_total_reg[8]_i_1__0_n_1\,
      CO(1) => \sect_total_reg[8]_i_1__0_n_2\,
      CO(0) => \sect_total_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(8 downto 5),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\state[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F777F7A0000000"
    )
        port map (
      I0 => state(1),
      I1 => m_ready,
      I2 => s_ready_t_reg_1,
      I3 => \^s_ready_t_reg_0\,
      I4 => if_full_n,
      I5 => req_valid,
      O => \state[0]_i_1__3_n_0\
    );
\state[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF77F75555"
    )
        port map (
      I0 => req_valid,
      I1 => s_ready_t_reg_1,
      I2 => \^s_ready_t_reg_0\,
      I3 => if_full_n,
      I4 => state(1),
      I5 => m_ready,
      O => \state[1]_i_1__4_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__3_n_0\,
      Q => req_valid,
      R => \^sr\(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__4_n_0\,
      Q => state(1),
      S => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice__parameterized4\ is
  port (
    \aggressive_gen.rs_req_ready\ : out STD_LOGIC;
    \aggressive_gen.last_cnt_reg[4]\ : out STD_LOGIC;
    m_axi_gmem2_AWVALID : out STD_LOGIC;
    \data_p1_reg[67]_0\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 65 downto 0 );
    \aggressive_gen.req_en\ : in STD_LOGIC;
    if_empty_n_0 : in STD_LOGIC;
    m_axi_gmem2_AWREADY : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice__parameterized4\ : entity is "Pooling_gmem2_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice__parameterized4\ is
  signal \^aggressive_gen.rs_req_ready\ : STD_LOGIC;
  signal \data_p1[10]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[62]_i_1__3_n_0\ : STD_LOGIC;
  signal \data_p1[63]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_p1[64]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[65]_i_1__2_n_0\ : STD_LOGIC;
  signal \data_p1[66]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[67]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__5_n_0\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[64]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[65]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[66]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[67]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \^m_axi_gmem2_awvalid\ : STD_LOGIC;
  signal \next_st__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__10_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "zero:00,two:01,one:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "zero:00,two:01,one:10";
begin
  \aggressive_gen.rs_req_ready\ <= \^aggressive_gen.rs_req_ready\;
  m_axi_gmem2_AWVALID <= \^m_axi_gmem2_awvalid\;
\FSM_sequential_state[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080F00"
    )
        port map (
      I0 => \aggressive_gen.req_en\,
      I1 => if_empty_n_0,
      I2 => m_axi_gmem2_AWREADY,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next_st__0\(0)
    );
\FSM_sequential_state[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008877FF008080"
    )
        port map (
      I0 => \aggressive_gen.req_en\,
      I1 => if_empty_n_0,
      I2 => \^aggressive_gen.rs_req_ready\,
      I3 => m_axi_gmem2_AWREADY,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \next_st__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p1[10]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(8),
      O => \data_p1[10]_i_1__5_n_0\
    );
\data_p1[11]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(9),
      O => \data_p1[11]_i_1__5_n_0\
    );
\data_p1[12]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(10),
      O => \data_p1[12]_i_1__5_n_0\
    );
\data_p1[13]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(11),
      O => \data_p1[13]_i_1__5_n_0\
    );
\data_p1[14]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(12),
      O => \data_p1[14]_i_1__5_n_0\
    );
\data_p1[15]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(13),
      O => \data_p1[15]_i_1__5_n_0\
    );
\data_p1[16]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(14),
      O => \data_p1[16]_i_1__5_n_0\
    );
\data_p1[17]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(15),
      O => \data_p1[17]_i_1__5_n_0\
    );
\data_p1[18]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(16),
      O => \data_p1[18]_i_1__5_n_0\
    );
\data_p1[19]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(17),
      O => \data_p1[19]_i_1__5_n_0\
    );
\data_p1[20]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(18),
      O => \data_p1[20]_i_1__5_n_0\
    );
\data_p1[21]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(19),
      O => \data_p1[21]_i_1__5_n_0\
    );
\data_p1[22]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(20),
      O => \data_p1[22]_i_1__5_n_0\
    );
\data_p1[23]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(21),
      O => \data_p1[23]_i_1__5_n_0\
    );
\data_p1[24]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[24]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(22),
      O => \data_p1[24]_i_1__5_n_0\
    );
\data_p1[25]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[25]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(23),
      O => \data_p1[25]_i_1__5_n_0\
    );
\data_p1[26]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[26]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(24),
      O => \data_p1[26]_i_1__5_n_0\
    );
\data_p1[27]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[27]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(25),
      O => \data_p1[27]_i_1__5_n_0\
    );
\data_p1[28]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[28]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(26),
      O => \data_p1[28]_i_1__5_n_0\
    );
\data_p1[29]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[29]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(27),
      O => \data_p1[29]_i_1__5_n_0\
    );
\data_p1[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(0),
      O => \data_p1[2]_i_1__5_n_0\
    );
\data_p1[30]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[30]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(28),
      O => \data_p1[30]_i_1__5_n_0\
    );
\data_p1[31]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[31]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(29),
      O => \data_p1[31]_i_1__5_n_0\
    );
\data_p1[32]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[32]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(30),
      O => \data_p1[32]_i_1__5_n_0\
    );
\data_p1[33]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[33]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(31),
      O => \data_p1[33]_i_1__3_n_0\
    );
\data_p1[34]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[34]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(32),
      O => \data_p1[34]_i_1__3_n_0\
    );
\data_p1[35]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[35]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(33),
      O => \data_p1[35]_i_1__3_n_0\
    );
\data_p1[36]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[36]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(34),
      O => \data_p1[36]_i_1__3_n_0\
    );
\data_p1[37]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[37]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(35),
      O => \data_p1[37]_i_1__3_n_0\
    );
\data_p1[38]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[38]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(36),
      O => \data_p1[38]_i_1__3_n_0\
    );
\data_p1[39]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[39]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(37),
      O => \data_p1[39]_i_1__3_n_0\
    );
\data_p1[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(1),
      O => \data_p1[3]_i_1__5_n_0\
    );
\data_p1[40]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[40]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(38),
      O => \data_p1[40]_i_1__3_n_0\
    );
\data_p1[41]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[41]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(39),
      O => \data_p1[41]_i_1__3_n_0\
    );
\data_p1[42]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[42]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(40),
      O => \data_p1[42]_i_1__3_n_0\
    );
\data_p1[43]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[43]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(41),
      O => \data_p1[43]_i_1__3_n_0\
    );
\data_p1[44]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[44]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(42),
      O => \data_p1[44]_i_1__3_n_0\
    );
\data_p1[45]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[45]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(43),
      O => \data_p1[45]_i_1__3_n_0\
    );
\data_p1[46]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[46]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(44),
      O => \data_p1[46]_i_1__3_n_0\
    );
\data_p1[47]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[47]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(45),
      O => \data_p1[47]_i_1__3_n_0\
    );
\data_p1[48]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[48]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(46),
      O => \data_p1[48]_i_1__3_n_0\
    );
\data_p1[49]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[49]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(47),
      O => \data_p1[49]_i_1__3_n_0\
    );
\data_p1[4]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(2),
      O => \data_p1[4]_i_1__5_n_0\
    );
\data_p1[50]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[50]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(48),
      O => \data_p1[50]_i_1__3_n_0\
    );
\data_p1[51]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[51]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(49),
      O => \data_p1[51]_i_1__3_n_0\
    );
\data_p1[52]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[52]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(50),
      O => \data_p1[52]_i_1__3_n_0\
    );
\data_p1[53]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[53]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(51),
      O => \data_p1[53]_i_1__3_n_0\
    );
\data_p1[54]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[54]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(52),
      O => \data_p1[54]_i_1__3_n_0\
    );
\data_p1[55]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[55]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(53),
      O => \data_p1[55]_i_1__3_n_0\
    );
\data_p1[56]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[56]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(54),
      O => \data_p1[56]_i_1__3_n_0\
    );
\data_p1[57]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[57]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(55),
      O => \data_p1[57]_i_1__3_n_0\
    );
\data_p1[58]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[58]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(56),
      O => \data_p1[58]_i_1__3_n_0\
    );
\data_p1[59]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[59]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(57),
      O => \data_p1[59]_i_1__3_n_0\
    );
\data_p1[5]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(3),
      O => \data_p1[5]_i_1__5_n_0\
    );
\data_p1[60]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[60]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(58),
      O => \data_p1[60]_i_1__3_n_0\
    );
\data_p1[61]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[61]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(59),
      O => \data_p1[61]_i_1__3_n_0\
    );
\data_p1[62]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[62]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(60),
      O => \data_p1[62]_i_1__3_n_0\
    );
\data_p1[63]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F80008"
    )
        port map (
      I0 => \aggressive_gen.req_en\,
      I1 => if_empty_n_0,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => m_axi_gmem2_AWREADY,
      O => load_p1
    );
\data_p1[63]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[63]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(61),
      O => \data_p1[63]_i_2__0_n_0\
    );
\data_p1[64]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[64]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(62),
      O => \data_p1[64]_i_1__1_n_0\
    );
\data_p1[65]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[65]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(63),
      O => \data_p1[65]_i_1__2_n_0\
    );
\data_p1[66]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[66]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(64),
      O => \data_p1[66]_i_1__0_n_0\
    );
\data_p1[67]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[67]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(65),
      O => \data_p1[67]_i_1__0_n_0\
    );
\data_p1[6]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(4),
      O => \data_p1[6]_i_1__5_n_0\
    );
\data_p1[7]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(5),
      O => \data_p1[7]_i_1__5_n_0\
    );
\data_p1[8]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(6),
      O => \data_p1[8]_i_1__5_n_0\
    );
\data_p1[9]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(7),
      O => \data_p1[9]_i_1__5_n_0\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(17),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1__3_n_0\,
      Q => \data_p1_reg[67]_0\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_2__0_n_0\,
      Q => \data_p1_reg[67]_0\(61),
      R => '0'
    );
\data_p1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[64]_i_1__1_n_0\,
      Q => \data_p1_reg[67]_0\(62),
      R => '0'
    );
\data_p1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[65]_i_1__2_n_0\,
      Q => \data_p1_reg[67]_0\(63),
      R => '0'
    );
\data_p1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[66]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(64),
      R => '0'
    );
\data_p1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[67]_i_1__0_n_0\,
      Q => \data_p1_reg[67]_0\(65),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(4),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(5),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(6),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__5_n_0\,
      Q => \data_p1_reg[67]_0\(7),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \data_p2_reg_n_0_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \data_p2_reg_n_0_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \data_p2_reg_n_0_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \data_p2_reg_n_0_[32]\,
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \data_p2_reg_n_0_[33]\,
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \data_p2_reg_n_0_[34]\,
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(33),
      Q => \data_p2_reg_n_0_[35]\,
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(34),
      Q => \data_p2_reg_n_0_[36]\,
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(35),
      Q => \data_p2_reg_n_0_[37]\,
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(36),
      Q => \data_p2_reg_n_0_[38]\,
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(37),
      Q => \data_p2_reg_n_0_[39]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(38),
      Q => \data_p2_reg_n_0_[40]\,
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(39),
      Q => \data_p2_reg_n_0_[41]\,
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(40),
      Q => \data_p2_reg_n_0_[42]\,
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(41),
      Q => \data_p2_reg_n_0_[43]\,
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(42),
      Q => \data_p2_reg_n_0_[44]\,
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(43),
      Q => \data_p2_reg_n_0_[45]\,
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(44),
      Q => \data_p2_reg_n_0_[46]\,
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(45),
      Q => \data_p2_reg_n_0_[47]\,
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(46),
      Q => \data_p2_reg_n_0_[48]\,
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(47),
      Q => \data_p2_reg_n_0_[49]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(48),
      Q => \data_p2_reg_n_0_[50]\,
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(49),
      Q => \data_p2_reg_n_0_[51]\,
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(50),
      Q => \data_p2_reg_n_0_[52]\,
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(51),
      Q => \data_p2_reg_n_0_[53]\,
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(52),
      Q => \data_p2_reg_n_0_[54]\,
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(53),
      Q => \data_p2_reg_n_0_[55]\,
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(54),
      Q => \data_p2_reg_n_0_[56]\,
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(55),
      Q => \data_p2_reg_n_0_[57]\,
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(56),
      Q => \data_p2_reg_n_0_[58]\,
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(57),
      Q => \data_p2_reg_n_0_[59]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(58),
      Q => \data_p2_reg_n_0_[60]\,
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(59),
      Q => \data_p2_reg_n_0_[61]\,
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(60),
      Q => \data_p2_reg_n_0_[62]\,
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(61),
      Q => \data_p2_reg_n_0_[63]\,
      R => '0'
    );
\data_p2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(62),
      Q => \data_p2_reg_n_0_[64]\,
      R => '0'
    );
\data_p2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(63),
      Q => \data_p2_reg_n_0_[65]\,
      R => '0'
    );
\data_p2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(64),
      Q => \data_p2_reg_n_0_[66]\,
      R => '0'
    );
\data_p2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(65),
      Q => \data_p2_reg_n_0_[67]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\s_ready_t_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFF0F700FFFF"
    )
        port map (
      I0 => \aggressive_gen.req_en\,
      I1 => if_empty_n_0,
      I2 => m_axi_gmem2_AWREADY,
      I3 => \^aggressive_gen.rs_req_ready\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \s_ready_t_i_1__10_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__10_n_0\,
      Q => \^aggressive_gen.rs_req_ready\,
      R => SR(0)
    );
\state[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8FFFFF80008000"
    )
        port map (
      I0 => \aggressive_gen.req_en\,
      I1 => if_empty_n_0,
      I2 => state(1),
      I3 => \^aggressive_gen.rs_req_ready\,
      I4 => m_axi_gmem2_AWREADY,
      I5 => \^m_axi_gmem2_awvalid\,
      O => \state[0]_i_1__7_n_0\
    );
\state[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \aggressive_gen.last_cnt_reg[4]\
    );
\state[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7F0F"
    )
        port map (
      I0 => \aggressive_gen.req_en\,
      I1 => if_empty_n_0,
      I2 => \^m_axi_gmem2_awvalid\,
      I3 => state(1),
      I4 => m_axi_gmem2_AWREADY,
      O => \state[1]_i_1__7_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__7_n_0\,
      Q => \^m_axi_gmem2_awvalid\,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__7_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice__parameterized6\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    m_axi_gmem2_BVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice__parameterized6\ : entity is "Pooling_gmem2_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice__parameterized6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next_st__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__8_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__5\ : label is "soft_lutpair196";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "zero:00,two:01,one:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "zero:00,two:01,one:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__8\ : label is "soft_lutpair196";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => m_axi_gmem2_BVALID,
      I1 => p_2_in,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next_st__0\(0)
    );
\FSM_sequential_state[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C3CCA0"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => p_2_in,
      I2 => m_axi_gmem2_BVALID,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next_st__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\s_ready_t_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAA2FF"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => m_axi_gmem2_BVALID,
      I2 => p_2_in,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__8_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__8_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => state(1),
      I1 => \^s_ready_t_reg_0\,
      I2 => p_2_in,
      I3 => m_axi_gmem2_BVALID,
      I4 => \^q\(0),
      O => \state[0]_i_1__4_n_0\
    );
\state[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => p_2_in,
      I3 => m_axi_gmem2_BVALID,
      O => \state[1]_i_1__5_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__4_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__5_n_0\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \fifo_depth_gt1_gen.full_n_reg\ : out STD_LOGIC;
    wrsp_ready : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[65]_0\ : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    tmp_valid_reg_0 : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[65]_1\ : in STD_LOGIC;
    we_1 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 62 downto 0 );
    raddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][10]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][11]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][12]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][13]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][14]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][15]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][16]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][17]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][18]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][19]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][1]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][20]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][21]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][22]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][23]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][24]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][25]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][26]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][27]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][28]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][29]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][2]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][30]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][31]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][32]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][33]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][34]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][35]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][36]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][37]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][38]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][39]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][3]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][40]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][41]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][42]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][43]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][44]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][45]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][46]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][47]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][48]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][49]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][4]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][50]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][51]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][52]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][53]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][54]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][55]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][56]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][57]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][58]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][59]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][5]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][60]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][61]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][62]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][65]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][6]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][7]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][8]_srl3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[2][9]_srl3_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][0]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][0]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][0]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][10]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][10]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][10]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][11]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][11]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][11]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][12]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][12]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][12]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][13]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][13]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][13]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][14]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][14]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][14]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][15]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][15]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][15]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][16]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][16]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][16]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][17]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][17]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][17]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][18]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][18]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][18]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][19]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][19]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][19]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][1]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][1]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][1]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][20]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][20]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][20]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][21]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][21]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][21]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][22]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][22]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][22]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][23]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][23]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][23]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][24]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][24]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][24]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][25]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][25]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][25]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][26]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][26]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][26]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][27]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][27]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][27]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][28]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][28]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][28]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][29]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][29]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][29]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][2]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][2]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][2]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][30]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][30]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][30]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][31]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][31]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][31]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][32]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][32]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][32]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][33]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][33]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][33]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][34]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][34]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][34]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][35]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][35]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][35]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][36]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][36]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][36]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][37]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][37]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][37]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][38]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][38]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][38]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][39]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][39]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][39]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][3]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][3]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][3]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][40]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][40]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][40]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][41]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][41]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][41]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][42]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][42]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][42]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][43]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][43]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][43]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][44]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][44]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][44]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][45]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][45]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][45]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][46]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][46]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][46]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][47]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][47]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][47]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][48]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][48]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][48]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][49]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][49]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][49]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][4]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][4]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][4]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][50]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][50]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][50]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][51]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][51]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][51]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][52]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][52]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][52]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][53]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][53]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][53]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][54]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][54]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][54]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][55]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][55]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][55]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][56]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][56]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][56]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][57]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][57]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][57]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][58]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][58]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][58]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][59]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][59]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][59]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][5]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][5]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][5]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][60]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][60]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][60]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][61]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][61]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][61]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][62]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][62]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][62]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][65]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][65]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][65]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][6]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][6]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][6]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][7]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][7]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][7]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][8]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][8]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][8]_srl3 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[2][9]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[2][9]_srl3\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][9]_srl3 ";
begin
  E(0) <= \^e\(0);
  Q(63 downto 0) <= \^q\(63 downto 0);
\fifo_depth_gt1_gen.dout[65]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB3B3B3B00000000"
    )
        port map (
      I0 => wrsp_ready,
      I1 => \fifo_depth_gt1_gen.dout_reg[65]_0\,
      I2 => tmp_valid_reg,
      I3 => tmp_valid_reg_0,
      I4 => AWREADY_Dummy,
      I5 => \fifo_depth_gt1_gen.dout_reg[65]_1\,
      O => \^e\(0)
    );
\fifo_depth_gt1_gen.dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][10]_srl3_n_0\,
      Q => \^q\(10),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][11]_srl3_n_0\,
      Q => \^q\(11),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][12]_srl3_n_0\,
      Q => \^q\(12),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][13]_srl3_n_0\,
      Q => \^q\(13),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][14]_srl3_n_0\,
      Q => \^q\(14),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][15]_srl3_n_0\,
      Q => \^q\(15),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][16]_srl3_n_0\,
      Q => \^q\(16),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][17]_srl3_n_0\,
      Q => \^q\(17),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][18]_srl3_n_0\,
      Q => \^q\(18),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][19]_srl3_n_0\,
      Q => \^q\(19),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][1]_srl3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][20]_srl3_n_0\,
      Q => \^q\(20),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][21]_srl3_n_0\,
      Q => \^q\(21),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][22]_srl3_n_0\,
      Q => \^q\(22),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][23]_srl3_n_0\,
      Q => \^q\(23),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][24]_srl3_n_0\,
      Q => \^q\(24),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][25]_srl3_n_0\,
      Q => \^q\(25),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][26]_srl3_n_0\,
      Q => \^q\(26),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][27]_srl3_n_0\,
      Q => \^q\(27),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][28]_srl3_n_0\,
      Q => \^q\(28),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][29]_srl3_n_0\,
      Q => \^q\(29),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][2]_srl3_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][30]_srl3_n_0\,
      Q => \^q\(30),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][31]_srl3_n_0\,
      Q => \^q\(31),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][32]_srl3_n_0\,
      Q => \^q\(32),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][33]_srl3_n_0\,
      Q => \^q\(33),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][34]_srl3_n_0\,
      Q => \^q\(34),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][35]_srl3_n_0\,
      Q => \^q\(35),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][36]_srl3_n_0\,
      Q => \^q\(36),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][37]_srl3_n_0\,
      Q => \^q\(37),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][38]_srl3_n_0\,
      Q => \^q\(38),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][39]_srl3_n_0\,
      Q => \^q\(39),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][3]_srl3_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][40]_srl3_n_0\,
      Q => \^q\(40),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][41]_srl3_n_0\,
      Q => \^q\(41),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][42]_srl3_n_0\,
      Q => \^q\(42),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][43]_srl3_n_0\,
      Q => \^q\(43),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][44]_srl3_n_0\,
      Q => \^q\(44),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][45]_srl3_n_0\,
      Q => \^q\(45),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][46]_srl3_n_0\,
      Q => \^q\(46),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][47]_srl3_n_0\,
      Q => \^q\(47),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][48]_srl3_n_0\,
      Q => \^q\(48),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][49]_srl3_n_0\,
      Q => \^q\(49),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][4]_srl3_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][50]_srl3_n_0\,
      Q => \^q\(50),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][51]_srl3_n_0\,
      Q => \^q\(51),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][52]_srl3_n_0\,
      Q => \^q\(52),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][53]_srl3_n_0\,
      Q => \^q\(53),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][54]_srl3_n_0\,
      Q => \^q\(54),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][55]_srl3_n_0\,
      Q => \^q\(55),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][56]_srl3_n_0\,
      Q => \^q\(56),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][57]_srl3_n_0\,
      Q => \^q\(57),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][58]_srl3_n_0\,
      Q => \^q\(58),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][59]_srl3_n_0\,
      Q => \^q\(59),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][5]_srl3_n_0\,
      Q => \^q\(5),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][60]_srl3_n_0\,
      Q => \^q\(60),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][61]_srl3_n_0\,
      Q => \^q\(61),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][62]_srl3_n_0\,
      Q => \^q\(62),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][65]_srl3_n_0\,
      Q => \^q\(63),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][6]_srl3_n_0\,
      Q => \^q\(6),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][7]_srl3_n_0\,
      Q => \^q\(7),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][8]_srl3_n_0\,
      Q => \^q\(8),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_depth_gt1_gen.mem_reg[2][9]_srl3_n_0\,
      Q => \^q\(9),
      R => SR(0)
    );
\fifo_depth_gt1_gen.mem_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(0),
      Q => \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(10),
      Q => \fifo_depth_gt1_gen.mem_reg[2][10]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(11),
      Q => \fifo_depth_gt1_gen.mem_reg[2][11]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(12),
      Q => \fifo_depth_gt1_gen.mem_reg[2][12]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(13),
      Q => \fifo_depth_gt1_gen.mem_reg[2][13]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(14),
      Q => \fifo_depth_gt1_gen.mem_reg[2][14]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(15),
      Q => \fifo_depth_gt1_gen.mem_reg[2][15]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][16]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(16),
      Q => \fifo_depth_gt1_gen.mem_reg[2][16]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][17]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(17),
      Q => \fifo_depth_gt1_gen.mem_reg[2][17]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][18]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(18),
      Q => \fifo_depth_gt1_gen.mem_reg[2][18]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][19]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(19),
      Q => \fifo_depth_gt1_gen.mem_reg[2][19]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(1),
      Q => \fifo_depth_gt1_gen.mem_reg[2][1]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][20]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(20),
      Q => \fifo_depth_gt1_gen.mem_reg[2][20]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][21]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(21),
      Q => \fifo_depth_gt1_gen.mem_reg[2][21]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][22]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(22),
      Q => \fifo_depth_gt1_gen.mem_reg[2][22]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][23]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(23),
      Q => \fifo_depth_gt1_gen.mem_reg[2][23]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][24]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(24),
      Q => \fifo_depth_gt1_gen.mem_reg[2][24]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][25]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(25),
      Q => \fifo_depth_gt1_gen.mem_reg[2][25]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][26]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(26),
      Q => \fifo_depth_gt1_gen.mem_reg[2][26]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][27]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(27),
      Q => \fifo_depth_gt1_gen.mem_reg[2][27]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][28]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(28),
      Q => \fifo_depth_gt1_gen.mem_reg[2][28]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][29]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(29),
      Q => \fifo_depth_gt1_gen.mem_reg[2][29]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(2),
      Q => \fifo_depth_gt1_gen.mem_reg[2][2]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][30]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(30),
      Q => \fifo_depth_gt1_gen.mem_reg[2][30]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][31]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(31),
      Q => \fifo_depth_gt1_gen.mem_reg[2][31]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][32]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(32),
      Q => \fifo_depth_gt1_gen.mem_reg[2][32]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][33]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(33),
      Q => \fifo_depth_gt1_gen.mem_reg[2][33]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][34]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(34),
      Q => \fifo_depth_gt1_gen.mem_reg[2][34]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][35]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(35),
      Q => \fifo_depth_gt1_gen.mem_reg[2][35]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][36]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(36),
      Q => \fifo_depth_gt1_gen.mem_reg[2][36]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][37]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(37),
      Q => \fifo_depth_gt1_gen.mem_reg[2][37]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][38]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(38),
      Q => \fifo_depth_gt1_gen.mem_reg[2][38]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][39]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(39),
      Q => \fifo_depth_gt1_gen.mem_reg[2][39]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(3),
      Q => \fifo_depth_gt1_gen.mem_reg[2][3]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][40]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(40),
      Q => \fifo_depth_gt1_gen.mem_reg[2][40]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][41]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(41),
      Q => \fifo_depth_gt1_gen.mem_reg[2][41]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][42]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(42),
      Q => \fifo_depth_gt1_gen.mem_reg[2][42]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][43]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(43),
      Q => \fifo_depth_gt1_gen.mem_reg[2][43]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][44]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(44),
      Q => \fifo_depth_gt1_gen.mem_reg[2][44]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][45]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(45),
      Q => \fifo_depth_gt1_gen.mem_reg[2][45]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][46]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(46),
      Q => \fifo_depth_gt1_gen.mem_reg[2][46]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][47]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(47),
      Q => \fifo_depth_gt1_gen.mem_reg[2][47]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][48]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(48),
      Q => \fifo_depth_gt1_gen.mem_reg[2][48]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][49]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(49),
      Q => \fifo_depth_gt1_gen.mem_reg[2][49]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(4),
      Q => \fifo_depth_gt1_gen.mem_reg[2][4]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][50]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(50),
      Q => \fifo_depth_gt1_gen.mem_reg[2][50]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][51]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(51),
      Q => \fifo_depth_gt1_gen.mem_reg[2][51]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][52]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(52),
      Q => \fifo_depth_gt1_gen.mem_reg[2][52]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][53]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(53),
      Q => \fifo_depth_gt1_gen.mem_reg[2][53]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][54]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(54),
      Q => \fifo_depth_gt1_gen.mem_reg[2][54]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][55]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(55),
      Q => \fifo_depth_gt1_gen.mem_reg[2][55]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][56]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(56),
      Q => \fifo_depth_gt1_gen.mem_reg[2][56]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][57]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(57),
      Q => \fifo_depth_gt1_gen.mem_reg[2][57]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][58]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(58),
      Q => \fifo_depth_gt1_gen.mem_reg[2][58]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][59]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(59),
      Q => \fifo_depth_gt1_gen.mem_reg[2][59]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(5),
      Q => \fifo_depth_gt1_gen.mem_reg[2][5]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][60]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(60),
      Q => \fifo_depth_gt1_gen.mem_reg[2][60]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][61]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(61),
      Q => \fifo_depth_gt1_gen.mem_reg[2][61]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][62]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(62),
      Q => \fifo_depth_gt1_gen.mem_reg[2][62]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][65]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => '1',
      Q => \fifo_depth_gt1_gen.mem_reg[2][65]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(6),
      Q => \fifo_depth_gt1_gen.mem_reg[2][6]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(7),
      Q => \fifo_depth_gt1_gen.mem_reg[2][7]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(8),
      Q => \fifo_depth_gt1_gen.mem_reg[2][8]_srl3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => '0',
      A3 => '0',
      CE => we_1,
      CLK => ap_clk,
      D => \in\(9),
      Q => \fifo_depth_gt1_gen.mem_reg[2][9]_srl3_n_0\
    );
\tmp_len[17]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(63),
      O => D(0)
    );
\tmp_valid_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8F8F800F0F0F0"
    )
        port map (
      I0 => wrsp_ready,
      I1 => \fifo_depth_gt1_gen.dout_reg[65]_0\,
      I2 => tmp_valid_reg,
      I3 => tmp_valid_reg_0,
      I4 => AWREADY_Dummy,
      I5 => \^q\(63),
      O => \fifo_depth_gt1_gen.full_n_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized11\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n0 : out STD_LOGIC;
    \fifo_depth_gt1_gen.empty_n_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.empty_n_reg_0\ : out STD_LOGIC;
    WVALID_Dummy_reg : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.mOutPtr_reg[0]\ : in STD_LOGIC;
    ost_resp_ready : in STD_LOGIC;
    \fifo_srl_gen.raddr_reg[0]\ : in STD_LOGIC;
    AWREADY_Dummy_1 : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    ost_ctrl_valid : in STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg\ : in STD_LOGIC;
    \fifo_srl_gen.raddr1__2\ : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC;
    dout_vld_reg_1 : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[3]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    WLAST_Dummy_reg : in STD_LOGIC;
    WLAST_Dummy_reg_0 : in STD_LOGIC;
    WLAST_Dummy_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    sel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fifo_depth_gt1_gen.dout_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized11\ : entity is "Pooling_gmem2_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized11\ is
  signal \^dout_vld_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fifo_depth_gt1_gen.dout[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.dout_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.dout_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.dout_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.dout_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal if_read6_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \WLAST_Dummy_i_1__0\ : label is "soft_lutpair186";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][1]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][1]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 ";
  attribute SOFT_HLUTNM of \len_cnt[7]_i_1__0\ : label is "soft_lutpair186";
begin
  dout_vld_reg(0) <= \^dout_vld_reg\(0);
\WLAST_Dummy_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => if_read6_out,
      I1 => WLAST_Dummy_reg,
      I2 => WLAST_Dummy_reg_0,
      I3 => WLAST_Dummy_reg_1,
      O => WVALID_Dummy_reg
    );
\dout_vld_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => dout_vld_reg_0,
      I1 => dout_vld_reg_1,
      I2 => if_read6_out,
      O => \fifo_depth_gt1_gen.empty_n_reg_0\
    );
\fifo_depth_gt1_gen.dout[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => dout_vld_reg_1,
      I1 => if_read6_out,
      I2 => dout_vld_reg_0,
      O => \^dout_vld_reg\(0)
    );
\fifo_depth_gt1_gen.dout[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000082"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[3]_0\,
      I1 => Q(2),
      I2 => \fifo_depth_gt1_gen.dout_reg_n_0_[2]\,
      I3 => Q(1),
      I4 => \fifo_depth_gt1_gen.dout_reg_n_0_[1]\,
      I5 => \fifo_depth_gt1_gen.dout[3]_i_4__0_n_0\,
      O => if_read6_out
    );
\fifo_depth_gt1_gen.dout[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \fifo_depth_gt1_gen.dout_reg_n_0_[0]\,
      I3 => Q(0),
      I4 => Q(4),
      I5 => Q(5),
      O => \fifo_depth_gt1_gen.dout[3]_i_4__0_n_0\
    );
\fifo_depth_gt1_gen.dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^dout_vld_reg\(0),
      D => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg_n_0_[0]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^dout_vld_reg\(0),
      D => \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg_n_0_[1]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^dout_vld_reg\(0),
      D => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg_n_0_[2]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^dout_vld_reg\(0),
      D => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg_n_0_[3]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.full_n_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => \fifo_srl_gen.raddr_reg[0]\,
      I2 => \^dout_vld_reg\(0),
      I3 => \fifo_depth_gt1_gen.full_n_reg\,
      O => full_n0
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA6AAA6AAA"
    )
        port map (
      I0 => \^dout_vld_reg\(0),
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg[0]\,
      I2 => ost_resp_ready,
      I3 => \fifo_srl_gen.raddr_reg[0]\,
      I4 => AWREADY_Dummy_1,
      I5 => AWVALID_Dummy,
      O => E(0)
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[3]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[3]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[3]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[3]_1\(3),
      CE => sel,
      CLK => ap_clk,
      D => \in\(0),
      Q => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[3]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[3]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[3]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[3]_1\(3),
      CE => sel,
      CLK => ap_clk,
      D => \in\(1),
      Q => \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[3]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[3]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[3]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[3]_1\(3),
      CE => sel,
      CLK => ap_clk,
      D => \in\(2),
      Q => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[3]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[3]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[3]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[3]_1\(3),
      CE => sel,
      CLK => ap_clk,
      D => \in\(3),
      Q => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\
    );
\fifo_srl_gen.raddr[3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AAAC000"
    )
        port map (
      I0 => \fifo_srl_gen.raddr1__2\,
      I1 => dout_vld_reg_0,
      I2 => ost_ctrl_valid,
      I3 => \fifo_srl_gen.raddr_reg[0]\,
      I4 => \^dout_vld_reg\(0),
      O => \fifo_depth_gt1_gen.empty_n_reg\(0)
    );
\len_cnt[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => if_read6_out,
      I1 => ap_rst_n,
      O => ap_rst_n_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized13\ is
  port (
    re : out STD_LOGIC;
    we : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[67]_0\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    \aggressive_gen.req_en\ : in STD_LOGIC;
    \aggressive_gen.rs_req_ready\ : in STD_LOGIC;
    if_empty_n_0 : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[2]_0\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[67]_1\ : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 65 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized13\ : entity is "Pooling_gmem2_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized13\ is
  signal \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\ : STD_LOGIC;
  signal \^re\ : STD_LOGIC;
  signal \^we\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][10]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][10]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][10]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][11]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][11]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][11]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][12]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][12]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][12]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][13]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][13]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][13]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][14]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][14]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][14]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][15]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][15]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][15]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][16]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][16]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][16]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][17]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][17]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][18]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][18]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][18]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][19]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][19]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][19]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][20]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][20]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][20]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][21]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][21]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][21]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][22]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][22]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][22]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][23]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][23]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][23]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][24]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][24]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][24]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][25]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][25]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][26]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][26]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][26]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][27]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][27]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][27]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][28]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][28]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][28]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][29]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][29]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][29]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][30]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][30]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][30]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][31]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][31]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][31]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][32]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][32]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][32]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][33]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][33]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][33]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][34]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][34]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][34]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][35]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][35]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][35]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][36]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][36]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][36]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][37]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][37]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][37]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][38]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][38]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][38]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][39]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][39]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][39]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][40]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][40]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][40]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][41]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][41]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][41]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][42]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][42]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][42]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][43]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][43]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][43]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][44]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][44]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][44]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][45]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][45]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][45]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][46]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][46]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][46]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][47]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][47]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][47]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][48]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][48]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][48]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][49]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][49]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][49]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][4]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][4]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][50]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][50]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][50]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][51]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][51]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][51]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][52]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][52]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][52]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][53]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][53]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][53]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][54]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][54]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][54]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][55]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][55]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][55]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][56]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][56]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][56]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][57]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][57]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][57]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][58]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][58]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][58]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][59]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][59]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][59]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][5]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][5]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][60]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][60]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][60]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][61]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][61]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][61]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][62]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][62]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][62]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][63]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][63]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][63]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][64]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][64]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][64]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][65]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][65]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][65]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][66]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][66]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][66]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][67]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][67]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][67]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][6]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][6]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][7]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][7]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][8]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][8]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][8]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][9]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][9]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][9]_srl15 ";
begin
  re <= \^re\;
  we <= \^we\;
\fifo_depth_gt1_gen.dout[67]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \aggressive_gen.req_en\,
      I1 => \aggressive_gen.rs_req_ready\,
      I2 => if_empty_n_0,
      I3 => \fifo_depth_gt1_gen.dout_reg[2]_0\,
      O => \^re\
    );
\fifo_depth_gt1_gen.dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(8),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(9),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(10),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(11),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(12),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(13),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(14),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(15),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(16),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(17),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(18),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(19),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(20),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(21),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(22),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(23),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(24),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(25),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(26),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(27),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(0),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(28),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(29),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(30),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(31),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(32),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(33),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(34),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(35),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(36),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(37),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(1),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(38),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(39),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(40),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(41),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(42),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(43),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(44),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(45),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(46),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(47),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(2),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(48),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(49),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(50),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(51),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(52),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(53),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(54),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(55),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(56),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(57),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(3),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(58),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(59),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(60),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(61),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(62),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(63),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(64),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(65),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(4),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(5),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(6),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[67]_0\(7),
      R => SR(0)
    );
\fifo_depth_gt1_gen.mem_reg[14][10]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][11]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][12]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][13]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][14]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][15]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][16]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][17]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][18]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(16),
      Q => \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][19]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(17),
      Q => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][20]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(18),
      Q => \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][21]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(19),
      Q => \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][22]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(20),
      Q => \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][23]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(21),
      Q => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][24]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(22),
      Q => \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][25]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(23),
      Q => \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][26]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(24),
      Q => \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][27]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(25),
      Q => \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][28]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(26),
      Q => \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][29]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(27),
      Q => \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[67]_1\,
      I1 => AWVALID_Dummy,
      O => \^we\
    );
\fifo_depth_gt1_gen.mem_reg[14][30]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(28),
      Q => \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][31]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(29),
      Q => \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][32]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(30),
      Q => \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][33]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(31),
      Q => \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][34]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(32),
      Q => \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][35]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(33),
      Q => \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][36]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(34),
      Q => \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][37]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(35),
      Q => \fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][38]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(36),
      Q => \fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][39]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(37),
      Q => \fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][40]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(38),
      Q => \fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][41]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(39),
      Q => \fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][42]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(40),
      Q => \fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][43]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(41),
      Q => \fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][44]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(42),
      Q => \fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][45]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(43),
      Q => \fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][46]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(44),
      Q => \fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][47]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(45),
      Q => \fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][48]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(46),
      Q => \fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][49]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(47),
      Q => \fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][4]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][50]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(48),
      Q => \fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][51]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(49),
      Q => \fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][52]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(50),
      Q => \fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][53]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(51),
      Q => \fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][54]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(52),
      Q => \fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][55]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(53),
      Q => \fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][56]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(54),
      Q => \fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][57]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(55),
      Q => \fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][58]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(56),
      Q => \fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][59]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(57),
      Q => \fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][5]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][60]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(58),
      Q => \fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][61]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(59),
      Q => \fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][62]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(60),
      Q => \fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][63]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(61),
      Q => \fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][64]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(62),
      Q => \fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][65]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(63),
      Q => \fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][66]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(64),
      Q => \fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][67]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(65),
      Q => \fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][6]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][7]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][8]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][9]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized15\ is
  port (
    \len_cnt_reg[7]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \aggressive_gen.req_en\ : out STD_LOGIC;
    re : out STD_LOGIC;
    \aggressive_gen.data_en\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[36]_0\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    dout_vld_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \aggressive_gen.last_cnt_reg[1]\ : in STD_LOGIC;
    \aggressive_gen.last_cnt_reg[1]_0\ : in STD_LOGIC;
    if_empty_n : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    \aggressive_gen.last_cnt_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \aggressive_gen.flying_req_reg\ : in STD_LOGIC;
    \aggressive_gen.flying_req_reg_0\ : in STD_LOGIC;
    \aggressive_gen.fifo_valid\ : in STD_LOGIC;
    m_axi_gmem2_WREADY : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    if_empty_n_0 : in STD_LOGIC;
    \aggressive_gen.rs_req_ready\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[36]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized15\ : entity is "Pooling_gmem2_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized15\ is
  signal \^aggressive_gen.data_en\ : STD_LOGIC;
  signal \aggressive_gen.last_cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \^aggressive_gen.req_en\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.dout_reg[36]_0\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\ : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal \^re\ : STD_LOGIC;
  signal \^we\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \aggressive_gen.flying_req_i_1__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \aggressive_gen.last_cnt[3]_i_1__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \aggressive_gen.last_cnt[4]_i_2__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \data_p2[67]_i_1__0\ : label is "soft_lutpair239";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][10]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][10]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][10]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][11]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][11]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][11]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][12]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][12]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][12]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][13]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][13]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][13]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][14]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][14]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][14]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][15]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][15]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][15]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][16]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][16]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][16]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][17]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][17]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][18]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][18]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][18]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][19]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][19]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][19]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][1]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][1]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][20]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][20]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][20]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][21]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][21]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][21]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][22]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][22]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][22]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][23]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][23]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][23]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][24]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][24]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][24]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][25]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][25]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][26]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][26]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][26]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][27]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][27]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][27]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][28]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][28]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][28]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][29]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][29]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][29]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][30]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][30]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][30]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][31]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][31]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][31]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][32]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][32]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][32]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][33]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][33]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][33]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][34]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][34]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][34]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][35]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][35]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][35]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][36]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][36]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][36]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][4]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][4]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][5]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][5]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][6]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][6]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][7]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][7]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][8]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][8]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][8]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][9]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][9]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][9]_srl15 ";
begin
  \aggressive_gen.data_en\ <= \^aggressive_gen.data_en\;
  \aggressive_gen.req_en\ <= \^aggressive_gen.req_en\;
  \fifo_depth_gt1_gen.dout_reg[36]_0\(36 downto 0) <= \^fifo_depth_gt1_gen.dout_reg[36]_0\(36 downto 0);
  re <= \^re\;
  we <= \^we\;
\aggressive_gen.flying_req_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^aggressive_gen.req_en\,
      I1 => if_empty_n_0,
      I2 => \aggressive_gen.rs_req_ready\,
      I3 => p_8_in,
      I4 => \aggressive_gen.flying_req_reg\,
      O => dout_vld_reg_0
    );
\aggressive_gen.last_cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA65555555"
    )
        port map (
      I0 => \aggressive_gen.last_cnt_reg[4]\(0),
      I1 => p_8_in,
      I2 => \aggressive_gen.last_cnt_reg[1]_0\,
      I3 => \aggressive_gen.last_cnt_reg[1]\,
      I4 => \in\(36),
      I5 => \aggressive_gen.last_cnt_reg[4]\(1),
      O => D(0)
    );
\aggressive_gen.last_cnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FF0800F7"
    )
        port map (
      I0 => \in\(36),
      I1 => \^we\,
      I2 => p_8_in,
      I3 => \aggressive_gen.last_cnt_reg[4]\(0),
      I4 => \aggressive_gen.last_cnt_reg[4]\(2),
      I5 => \aggressive_gen.last_cnt_reg[4]\(1),
      O => D(1)
    );
\aggressive_gen.last_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \aggressive_gen.last_cnt_reg[4]\(1),
      I1 => \aggressive_gen.last_cnt[4]_i_4__0_n_0\,
      I2 => \aggressive_gen.last_cnt_reg[4]\(3),
      I3 => \aggressive_gen.last_cnt_reg[4]\(2),
      O => D(2)
    );
\aggressive_gen.last_cnt[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_8_in,
      I1 => \aggressive_gen.last_cnt_reg[1]_0\,
      I2 => \aggressive_gen.last_cnt_reg[1]\,
      I3 => \in\(36),
      O => E(0)
    );
\aggressive_gen.last_cnt[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \aggressive_gen.last_cnt_reg[4]\(1),
      I1 => \aggressive_gen.last_cnt[4]_i_4__0_n_0\,
      I2 => \aggressive_gen.last_cnt_reg[4]\(2),
      I3 => \aggressive_gen.last_cnt_reg[4]\(4),
      I4 => \aggressive_gen.last_cnt_reg[4]\(3),
      O => D(3)
    );
\aggressive_gen.last_cnt[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \aggressive_gen.fifo_valid\,
      I1 => \^fifo_depth_gt1_gen.dout_reg[36]_0\(36),
      I2 => \^aggressive_gen.data_en\,
      I3 => \aggressive_gen.flying_req_reg\,
      I4 => m_axi_gmem2_WREADY,
      O => p_8_in
    );
\aggressive_gen.last_cnt[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000BAAAAAAA"
    )
        port map (
      I0 => \aggressive_gen.last_cnt_reg[4]\(0),
      I1 => p_8_in,
      I2 => \aggressive_gen.last_cnt_reg[1]_0\,
      I3 => \aggressive_gen.last_cnt_reg[1]\,
      I4 => \in\(36),
      I5 => \aggressive_gen.last_cnt_reg[4]\(1),
      O => \aggressive_gen.last_cnt[4]_i_4__0_n_0\
    );
\data_p2[67]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^aggressive_gen.req_en\,
      I1 => if_empty_n_0,
      I2 => \aggressive_gen.rs_req_ready\,
      O => dout_vld_reg(0)
    );
\fifo_depth_gt1_gen.dout[31]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5550000"
    )
        port map (
      I0 => \aggressive_gen.fifo_valid\,
      I1 => m_axi_gmem2_WREADY,
      I2 => \aggressive_gen.flying_req_reg\,
      I3 => \^aggressive_gen.data_en\,
      I4 => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      O => \^re\
    );
\fifo_depth_gt1_gen.dout[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \aggressive_gen.last_cnt_reg[1]\,
      I3 => \aggressive_gen.last_cnt_reg[1]_0\,
      I4 => if_empty_n,
      I5 => WVALID_Dummy,
      O => \len_cnt_reg[7]\
    );
\fifo_depth_gt1_gen.dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(0),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(10),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(11),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(12),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(13),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(14),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(15),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(16),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(17),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(18),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(19),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(1),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(20),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(21),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(22),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(23),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(24),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(25),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(26),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(27),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(28),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(29),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(2),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(30),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(31),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(32),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(33),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(34),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(35),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(36),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(3),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(4),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(5),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(6),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(7),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(8),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[36]_0\(9),
      R => SR(0)
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \aggressive_gen.last_cnt_reg[1]\,
      I1 => \aggressive_gen.last_cnt_reg[1]_0\,
      O => \^we\
    );
\fifo_depth_gt1_gen.mem_reg[14][10]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][11]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][12]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][13]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][14]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][15]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][16]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(16),
      Q => \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][17]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(17),
      Q => \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][18]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(18),
      Q => \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][19]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(19),
      Q => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][20]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(20),
      Q => \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][21]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(21),
      Q => \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][22]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(22),
      Q => \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][23]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(23),
      Q => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][24]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(24),
      Q => \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][25]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(25),
      Q => \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][26]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(26),
      Q => \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][27]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(27),
      Q => \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][28]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(28),
      Q => \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][29]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(29),
      Q => \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][30]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(30),
      Q => \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][31]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(31),
      Q => \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][32]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(32),
      Q => \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][33]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(33),
      Q => \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][34]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(34),
      Q => \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][35]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(35),
      Q => \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][36]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(36),
      Q => \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][4]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][5]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][6]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][7]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][8]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][9]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[36]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[36]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[36]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[36]_1\(3),
      CE => \^we\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\
    );
m_axi_gmem2_WVALID_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \aggressive_gen.last_cnt_reg[4]\(2),
      I1 => \aggressive_gen.last_cnt_reg[4]\(1),
      I2 => \aggressive_gen.last_cnt_reg[4]\(0),
      I3 => \aggressive_gen.last_cnt_reg[4]\(3),
      I4 => \aggressive_gen.last_cnt_reg[4]\(4),
      O => \^aggressive_gen.data_en\
    );
\state[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB3BBB0"
    )
        port map (
      I0 => p_8_in,
      I1 => \aggressive_gen.flying_req_reg\,
      I2 => \aggressive_gen.last_cnt_reg[4]\(2),
      I3 => \aggressive_gen.last_cnt_reg[4]\(1),
      I4 => \aggressive_gen.last_cnt_reg[4]\(0),
      I5 => \aggressive_gen.flying_req_reg_0\,
      O => \^aggressive_gen.req_en\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized3\ is
  port (
    we : out STD_LOGIC;
    re : out STD_LOGIC;
    \bus_wide_gen.offset_valid_reg\ : out STD_LOGIC;
    p_37_in : out STD_LOGIC;
    we_0 : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AWREADY_Dummy : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_0\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_1\ : in STD_LOGIC;
    if_empty_n_0 : in STD_LOGIC;
    wrsp_ready : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_2\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_3\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_4\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_5\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_6\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_7\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.pad_oh_reg_reg[1]\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.dout_reg[29]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \fifo_depth_gt1_gen.dout_reg[31]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized3\ : entity is "Pooling_gmem2_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized3\ is
  signal ARG : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__4_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__4_n_1\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__4_n_2\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__4_n_3\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1__0_n_1\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1__0_n_2\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1__0_n_3\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1__0_n_1\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1__0_n_2\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1__0_n_3\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1__0_n_1\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1__0_n_2\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1__0_n_3\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1__0_n_1\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1__0_n_2\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1__0_n_3\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1__0_n_2\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1__0_n_3\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__2_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__2_n_1\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__2_n_2\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__2_n_3\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1__0_n_1\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1__0_n_2\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1__0_n_3\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\ : STD_LOGIC;
  signal if_din : STD_LOGIC_VECTOR ( 30 to 30 );
  signal \^re\ : STD_LOGIC;
  signal \^we_0\ : STD_LOGIC;
  signal \NLW_fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt_buf[0]_i_8__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \bus_wide_gen.pad_oh_reg[1]_i_2__0\ : label is "soft_lutpair254";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__4\ : label is 35;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][10]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][10]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][10]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][11]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][11]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][11]_srl15 ";
  attribute ADDER_THRESHOLD of \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1__0\ : label is 35;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][12]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][12]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][12]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][13]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][13]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][13]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][14]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][14]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][14]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][15]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][15]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][15]_srl15 ";
  attribute ADDER_THRESHOLD of \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1__0\ : label is 35;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][16]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][16]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][16]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][17]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][17]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][18]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][18]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][18]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][19]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][19]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][19]_srl15 ";
  attribute ADDER_THRESHOLD of \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1__0\ : label is 35;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][1]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][1]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][20]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][20]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][20]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][21]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][21]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][21]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][22]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][22]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][22]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][23]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][23]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][23]_srl15 ";
  attribute ADDER_THRESHOLD of \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1__0\ : label is 35;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][24]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][24]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][24]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][25]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][25]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][26]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][26]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][26]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][27]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][27]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][27]_srl15 ";
  attribute ADDER_THRESHOLD of \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1__0\ : label is 35;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][28]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][28]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][28]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][29]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][29]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][29]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][30]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][30]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][30]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][31]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][31]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][31]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 ";
  attribute ADDER_THRESHOLD of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__2\ : label is 35;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][4]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][4]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][5]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][5]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][6]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][6]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][7]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][7]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 ";
  attribute ADDER_THRESHOLD of \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1__0\ : label is 35;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][8]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][8]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][8]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][9]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][9]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][9]_srl15 ";
begin
  re <= \^re\;
  we_0 <= \^we_0\;
\bus_wide_gen.len_cnt_buf[0]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57FF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      I1 => \fifo_depth_gt1_gen.dout_reg[0]_4\,
      I2 => \fifo_depth_gt1_gen.dout_reg[0]_3\,
      I3 => Q(0),
      O => \bus_wide_gen.offset_valid_reg\
    );
\bus_wide_gen.pad_oh_reg[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      I1 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      O => p_37_in
    );
\fifo_depth_gt1_gen.dout[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD55FFFF00000000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[0]_2\,
      I1 => \fifo_depth_gt1_gen.dout_reg[0]_3\,
      I2 => \fifo_depth_gt1_gen.dout_reg[0]_4\,
      I3 => \fifo_depth_gt1_gen.dout_reg[0]_5\,
      I4 => \fifo_depth_gt1_gen.dout_reg[0]_6\,
      I5 => \fifo_depth_gt1_gen.dout_reg[0]_7\,
      O => \^re\
    );
\fifo_depth_gt1_gen.dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(0),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(10),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(11),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(12),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(13),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(14),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(15),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(16),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(17),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(18),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(19),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(1),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(20),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(21),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(22),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(23),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(24),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(25),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(26),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(27),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(28),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(29),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(2),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(30),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(31),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(3),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(4),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(5),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(6),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(7),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(8),
      R => SR(0)
    );
\fifo_depth_gt1_gen.dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg[31]_0\(9),
      R => SR(0)
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(2),
      Q => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F000000"
    )
        port map (
      I0 => AWREADY_Dummy,
      I1 => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      I2 => \fifo_depth_gt1_gen.dout_reg[0]_1\,
      I3 => if_empty_n_0,
      I4 => wrsp_ready,
      O => we
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      I1 => \fifo_depth_gt1_gen.dout_reg[0]_1\,
      I2 => AWREADY_Dummy,
      O => \^we_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__4_n_0\,
      CO(2) => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__4_n_1\,
      CO(1) => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__4_n_2\,
      CO(0) => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \fifo_depth_gt1_gen.dout_reg[29]_0\(0),
      O(3 downto 1) => ARG(4 downto 2),
      O(0) => \NLW_fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__4_O_UNCONNECTED\(0),
      S(3) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(2) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(1) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(0) => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[29]_0\(0),
      I1 => \fifo_depth_gt1_gen.dout_reg[31]_1\(0),
      O => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3__0_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][10]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(12),
      Q => \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][11]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(13),
      Q => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1__0_n_0\,
      CO(3) => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1__0_n_0\,
      CO(2) => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1__0_n_1\,
      CO(1) => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1__0_n_2\,
      CO(0) => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG(16 downto 13),
      S(3) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(2) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(1) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(0) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1)
    );
\fifo_depth_gt1_gen.mem_reg[14][12]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(14),
      Q => \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][13]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(15),
      Q => \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][14]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(16),
      Q => \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][15]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(17),
      Q => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_i_1__0_n_0\,
      CO(3) => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1__0_n_0\,
      CO(2) => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1__0_n_1\,
      CO(1) => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1__0_n_2\,
      CO(0) => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG(20 downto 17),
      S(3) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(2) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(1) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(0) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1)
    );
\fifo_depth_gt1_gen.mem_reg[14][16]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(18),
      Q => \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][17]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(19),
      Q => \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][18]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(20),
      Q => \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][19]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(21),
      Q => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_i_1__0_n_0\,
      CO(3) => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1__0_n_0\,
      CO(2) => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1__0_n_1\,
      CO(1) => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1__0_n_2\,
      CO(0) => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG(24 downto 21),
      S(3) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(2) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(1) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(0) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1)
    );
\fifo_depth_gt1_gen.mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(3),
      Q => \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][20]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(22),
      Q => \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][21]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(23),
      Q => \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][22]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(24),
      Q => \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][23]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(25),
      Q => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_i_1__0_n_0\,
      CO(3) => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1__0_n_0\,
      CO(2) => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1__0_n_1\,
      CO(1) => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1__0_n_2\,
      CO(0) => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG(28 downto 25),
      S(3) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(2) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(1) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(0) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1)
    );
\fifo_depth_gt1_gen.mem_reg[14][24]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(26),
      Q => \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][25]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(27),
      Q => \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][26]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(28),
      Q => \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][27]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(29),
      Q => \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1__0_n_2\,
      CO(0) => \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_fifo_depth_gt1_gen.mem_reg[14][27]_srl15_i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => ARG(31 downto 29),
      S(3) => '0',
      S(2) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(1) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(0) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1)
    );
\fifo_depth_gt1_gen.mem_reg[14][28]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(30),
      Q => \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][29]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(31),
      Q => \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(4),
      Q => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][30]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => if_din(30),
      Q => \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[31]_1\(0),
      I1 => \fifo_depth_gt1_gen.dout_reg[29]_0\(0),
      O => if_din(30)
    );
\fifo_depth_gt1_gen.mem_reg[14][31]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[31]_1\(0),
      Q => \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(5),
      Q => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__4_n_0\,
      CO(3) => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__2_n_0\,
      CO(2) => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__2_n_1\,
      CO(1) => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__2_n_2\,
      CO(0) => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG(8 downto 5),
      S(3) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(2) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(1) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(0) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1)
    );
\fifo_depth_gt1_gen.mem_reg[14][4]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(6),
      Q => \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][5]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(7),
      Q => \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][6]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(8),
      Q => \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][7]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(9),
      Q => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__2_n_0\,
      CO(3) => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1__0_n_0\,
      CO(2) => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1__0_n_1\,
      CO(1) => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1__0_n_2\,
      CO(0) => \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => ARG(12 downto 9),
      S(3) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(2) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(1) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1),
      S(0) => \fifo_depth_gt1_gen.dout_reg[29]_0\(1)
    );
\fifo_depth_gt1_gen.mem_reg[14][8]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(10),
      Q => \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][9]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[31]_2\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[31]_2\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[31]_2\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[31]_2\(3),
      CE => \^we_0\,
      CLK => ap_clk,
      D => ARG(11),
      Q => \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized5\ is
  port (
    \fifo_depth_gt1_gen.dout_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.full_n_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \fifo_srl_gen.raddr_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \fifo_depth_gt1_gen.empty_n_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : out STD_LOGIC;
    \fifo_depth_gt1_gen.empty_n_reg_0\ : out STD_LOGIC;
    we : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.dout_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    last_resp : in STD_LOGIC;
    \fifo_depth_gt1_gen.empty_n_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.dout_reg[0]_2\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.empty_n_reg_2\ : in STD_LOGIC;
    re : in STD_LOGIC;
    \fifo_srl_gen.raddr_reg[0]\ : in STD_LOGIC;
    if_empty_n_0 : in STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[0]\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    \fifo_srl_gen.raddr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.empty_n_reg_3\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dout_vld_reg : in STD_LOGIC;
    \fifo_srl_gen.raddr1__1\ : in STD_LOGIC;
    need_wrsp : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized5\ : entity is "Pooling_gmem2_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized5\ is
  signal \^fifo_depth_gt1_gen.dout_reg[0]_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2__9_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \pop__1\ : STD_LOGIC;
  signal re_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_1__16\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[3]_i_1__12\ : label is "soft_lutpair261";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem2_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 ";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[1]_i_1__7\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[2]_i_1__7\ : label is "soft_lutpair262";
begin
  \fifo_depth_gt1_gen.dout_reg[0]_0\ <= \^fifo_depth_gt1_gen.dout_reg[0]_0\;
\dout_vld_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEEEAEEEAEEEAE"
    )
        port map (
      I0 => dout_vld_reg,
      I1 => \fifo_depth_gt1_gen.dout_reg[0]_2\,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_2\,
      I3 => \^fifo_depth_gt1_gen.dout_reg[0]_0\,
      I4 => \fifo_depth_gt1_gen.empty_n_reg_1\(0),
      I5 => last_resp,
      O => \fifo_depth_gt1_gen.empty_n_reg_0\
    );
\fifo_depth_gt1_gen.dout[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F00FFFF00000000"
    )
        port map (
      I0 => last_resp,
      I1 => \fifo_depth_gt1_gen.empty_n_reg_1\(0),
      I2 => \^fifo_depth_gt1_gen.dout_reg[0]_0\,
      I3 => \fifo_depth_gt1_gen.empty_n_reg_2\,
      I4 => \fifo_depth_gt1_gen.dout_reg[0]_2\,
      I5 => dout_vld_reg,
      O => re_0
    );
\fifo_depth_gt1_gen.dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => re_0,
      D => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[0]_0\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.empty_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6AAA6AAA6AAA6A"
    )
        port map (
      I0 => re_0,
      I1 => \fifo_srl_gen.raddr_reg[0]\,
      I2 => if_empty_n_0,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg[0]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      I5 => AWREADY_Dummy,
      O => \fifo_depth_gt1_gen.full_n_reg\(0)
    );
\fifo_depth_gt1_gen.empty_n_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_3\(1),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_3\(0),
      I2 => \fifo_depth_gt1_gen.empty_n_reg_3\(3),
      I3 => \fifo_depth_gt1_gen.empty_n_reg_3\(2),
      I4 => \pop__1\,
      I5 => \fifo_depth_gt1_gen.empty_n_reg_3\(4),
      O => \fifo_depth_gt1_gen.mOutPtr_reg[1]\
    );
\fifo_depth_gt1_gen.empty_n_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088080808"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg[0]\,
      I1 => if_empty_n_0,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      I4 => AWREADY_Dummy,
      I5 => re_0,
      O => \pop__1\
    );
\fifo_depth_gt1_gen.full_n_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg[0]_0\(0),
      I1 => \fifo_srl_gen.raddr_reg[0]\,
      I2 => re_0,
      I3 => \fifo_depth_gt1_gen.full_n_i_2__9_n_0\,
      O => \fifo_depth_gt1_gen.full_n_reg_0\
    );
\fifo_depth_gt1_gen.full_n_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_3\(1),
      I1 => \pop__1\,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_3\(3),
      I3 => \fifo_depth_gt1_gen.empty_n_reg_3\(2),
      I4 => \fifo_depth_gt1_gen.empty_n_reg_3\(4),
      I5 => \fifo_depth_gt1_gen.empty_n_reg_3\(0),
      O => \fifo_depth_gt1_gen.full_n_i_2__9_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \pop__1\,
      I1 => \fifo_depth_gt1_gen.empty_n_reg_3\(1),
      I2 => \fifo_depth_gt1_gen.empty_n_reg_3\(0),
      O => D(0)
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70FFFFFF8F000000"
    )
        port map (
      I0 => last_resp,
      I1 => \fifo_depth_gt1_gen.empty_n_reg_1\(0),
      I2 => \^fifo_depth_gt1_gen.dout_reg[0]_0\,
      I3 => \fifo_depth_gt1_gen.dout_reg[0]_2\,
      I4 => \fifo_depth_gt1_gen.empty_n_reg_2\,
      I5 => re,
      O => E(0)
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_3\(0),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_3\(1),
      I2 => \pop__1\,
      I3 => \fifo_depth_gt1_gen.empty_n_reg_3\(2),
      O => D(1)
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_3\(1),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_3\(0),
      I2 => \fifo_depth_gt1_gen.empty_n_reg_3\(2),
      I3 => \pop__1\,
      I4 => \fifo_depth_gt1_gen.empty_n_reg_3\(3),
      O => D(2)
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_3\(3),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_3\(1),
      I2 => \fifo_depth_gt1_gen.empty_n_reg_3\(0),
      I3 => \fifo_depth_gt1_gen.empty_n_reg_3\(2),
      I4 => \pop__1\,
      I5 => \fifo_depth_gt1_gen.empty_n_reg_3\(4),
      O => D(3)
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[0]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[0]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[0]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[0]_1\(3),
      CE => we,
      CLK => ap_clk,
      D => Q(0),
      Q => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[0]_1\(0),
      I1 => dout_vld_reg,
      I2 => \pop__1\,
      I3 => \fifo_depth_gt1_gen.dout_reg[0]_1\(1),
      O => \fifo_srl_gen.raddr_reg[1]\(0)
    );
\fifo_srl_gen.raddr[2]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80F807"
    )
        port map (
      I0 => \pop__1\,
      I1 => dout_vld_reg,
      I2 => \fifo_depth_gt1_gen.dout_reg[0]_1\(0),
      I3 => \fifo_depth_gt1_gen.dout_reg[0]_1\(2),
      I4 => \fifo_depth_gt1_gen.dout_reg[0]_1\(1),
      O => \fifo_srl_gen.raddr_reg[1]\(1)
    );
\fifo_srl_gen.raddr[3]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AAAC000"
    )
        port map (
      I0 => \fifo_srl_gen.raddr1__1\,
      I1 => dout_vld_reg,
      I2 => \fifo_srl_gen.raddr_reg[0]_0\(0),
      I3 => \fifo_srl_gen.raddr_reg[0]\,
      I4 => re_0,
      O => \fifo_depth_gt1_gen.empty_n_reg\(0)
    );
\fifo_srl_gen.raddr[3]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[0]_1\(1),
      I1 => \pop__1\,
      I2 => dout_vld_reg,
      I3 => \fifo_depth_gt1_gen.dout_reg[0]_1\(0),
      I4 => \fifo_depth_gt1_gen.dout_reg[0]_1\(3),
      I5 => \fifo_depth_gt1_gen.dout_reg[0]_1\(2),
      O => \fifo_srl_gen.raddr_reg[1]\(2)
    );
\s_ready_t_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.dout_reg[0]_0\,
      I1 => \fifo_depth_gt1_gen.empty_n_reg_2\,
      I2 => last_resp,
      I3 => need_wrsp,
      O => p_2_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized5_7\ is
  port (
    last_resp : out STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.empty_n_reg\ : out STD_LOGIC;
    sel : in STD_LOGIC;
    ost_ctrl_info : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ost_ctrl_valid : in STD_LOGIC;
    \fifo_srl_gen.raddr_reg[0]\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg_0\ : in STD_LOGIC;
    \fifo_srl_gen.raddr1__5\ : in STD_LOGIC;
    dout_vld_reg : in STD_LOGIC;
    wrsp_type : in STD_LOGIC;
    ursp_ready : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized5_7\ : entity is "Pooling_gmem2_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized5_7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized5_7\ is
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \^last_resp\ : STD_LOGIC;
  signal re : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem2_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 ";
begin
  last_resp <= \^last_resp\;
\dout_vld_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEEEAEEEAEEEAE"
    )
        port map (
      I0 => dout_vld_reg,
      I1 => dout_vld_reg_1,
      I2 => dout_vld_reg_0(0),
      I3 => \^last_resp\,
      I4 => ursp_ready,
      I5 => wrsp_type,
      O => \fifo_depth_gt1_gen.empty_n_reg\
    );
\fifo_depth_gt1_gen.dout[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F00FFFF00000000"
    )
        port map (
      I0 => wrsp_type,
      I1 => ursp_ready,
      I2 => \^last_resp\,
      I3 => dout_vld_reg_0(0),
      I4 => dout_vld_reg_1,
      I5 => dout_vld_reg,
      O => re
    );
\fifo_depth_gt1_gen.dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => re,
      D => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\,
      Q => \^last_resp\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.full_n_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => \fifo_srl_gen.raddr_reg[0]\,
      I2 => re,
      I3 => \fifo_depth_gt1_gen.full_n_reg_0\,
      O => \fifo_depth_gt1_gen.full_n_reg\
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sel,
      CLK => ap_clk,
      D => ost_ctrl_info,
      Q => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\
    );
\fifo_srl_gen.raddr[3]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AAAC000"
    )
        port map (
      I0 => \fifo_srl_gen.raddr1__5\,
      I1 => dout_vld_reg,
      I2 => ost_ctrl_valid,
      I3 => \fifo_srl_gen.raddr_reg[0]\,
      I4 => re,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized14_4\ is
  port (
    ost_ctrl_ready : out STD_LOGIC;
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    RBURST_READY_Dummy : in STD_LOGIC;
    ost_ctrl_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized14_4\ : entity is "Pooling_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized14_4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized14_4\ is
  signal \dout_vld_i_1__2_n_0\ : STD_LOGIC;
  signal dout_vld_reg_n_0 : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_1__3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal full_n0 : STD_LOGIC;
  signal \^ost_ctrl_ready\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal sel0 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \sel0__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.empty_n_i_3__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[1]_i_1__2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_1__3\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[3]_i_1__3\ : label is "soft_lutpair271";
begin
  ost_ctrl_ready <= \^ost_ctrl_ready\;
\dout_vld_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => dout_vld_reg_n_0,
      I2 => RBURST_READY_Dummy,
      O => \dout_vld_i_1__2_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__2_n_0\,
      Q => dout_vld_reg_n_0,
      R => reset
    );
\fifo_depth_gt1_gen.empty_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FB0B0B0"
    )
        port map (
      I0 => RBURST_READY_Dummy,
      I1 => dout_vld_reg_n_0,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => \^ost_ctrl_ready\,
      I4 => ost_ctrl_valid,
      O => \fifo_depth_gt1_gen.empty_n_i_1__3_n_0\
    );
\fifo_depth_gt1_gen.empty_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \sel0__0\(1),
      I1 => \sel0__0\(0),
      I2 => \sel0__0\(3),
      I3 => \sel0__0\(2),
      I4 => sel0(5),
      I5 => \sel0__0\(4),
      O => empty_n
    );
\fifo_depth_gt1_gen.empty_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08088808"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => \^ost_ctrl_ready\,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => dout_vld_reg_n_0,
      I4 => RBURST_READY_Dummy,
      O => sel0(5)
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__3_n_0\,
      D => empty_n,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => reset
    );
\fifo_depth_gt1_gen.full_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \sel0__0\(0),
      I1 => \sel0__0\(4),
      I2 => \sel0__0\(2),
      I3 => \sel0__0\(3),
      I4 => \fifo_depth_gt1_gen.full_n_i_2_n_0\,
      O => full_n0
    );
\fifo_depth_gt1_gen.full_n_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF55FFFFFFFFFFFF"
    )
        port map (
      I0 => \sel0__0\(1),
      I1 => RBURST_READY_Dummy,
      I2 => dout_vld_reg_n_0,
      I3 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I4 => \^ost_ctrl_ready\,
      I5 => ost_ctrl_valid,
      O => \fifo_depth_gt1_gen.full_n_i_2_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__3_n_0\,
      D => full_n0,
      Q => \^ost_ctrl_ready\,
      S => reset
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(0),
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__0_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sel0(5),
      I1 => \sel0__0\(1),
      I2 => \sel0__0\(0),
      O => \p_0_in__1\(1)
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \sel0__0\(0),
      I1 => \sel0__0\(1),
      I2 => sel0(5),
      I3 => \sel0__0\(2),
      O => \p_0_in__1\(2)
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \sel0__0\(1),
      I1 => \sel0__0\(0),
      I2 => \sel0__0\(2),
      I3 => sel0(5),
      I4 => \sel0__0\(3),
      O => \p_0_in__1\(3)
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \sel0__0\(3),
      I1 => \sel0__0\(1),
      I2 => \sel0__0\(0),
      I3 => \sel0__0\(2),
      I4 => sel0(5),
      I5 => \sel0__0\(4),
      O => \p_0_in__1\(4)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__3_n_0\,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__0_n_0\,
      Q => \sel0__0\(0),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__3_n_0\,
      D => \p_0_in__1\(1),
      Q => \sel0__0\(1),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__3_n_0\,
      D => \p_0_in__1\(2),
      Q => \sel0__0\(2),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__3_n_0\,
      D => \p_0_in__1\(3),
      Q => \sel0__0\(3),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__3_n_0\,
      D => \p_0_in__1\(4),
      Q => \sel0__0\(4),
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_mem is
  port (
    raddr : out STD_LOGIC_VECTOR ( 7 downto 0 );
    re : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_for_outstanding : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 32 downto 0 );
    mem_reg_0 : in STD_LOGIC;
    next_beat : in STD_LOGIC;
    ready_for_outstanding_reg : in STD_LOGIC;
    \fifo_mem_gen.raddr\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_1 : in STD_LOGIC;
    mem_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_mem;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_mem is
  signal \^webwe\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal beat_pack : STD_LOGIC_VECTOR ( 33 to 33 );
  signal \mem_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \^raddr\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal raddr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \raddr_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \raddr_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \raddr_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \raddr_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \raddr_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \^re\ : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8670;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "U0/gmem_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 33;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \raddr_reg[0]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \raddr_reg[4]_i_2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \raddr_reg[5]_i_2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \raddr_reg[7]_i_2\ : label is "soft_lutpair318";
begin
  WEBWE(0) <= \^webwe\(0);
  raddr(7 downto 0) <= \^raddr\(7 downto 0);
  re <= \^re\;
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => raddr_reg(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => Q(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => din(15 downto 0),
      DIBDI(15 downto 0) => din(31 downto 16),
      DIPADIP(1 downto 0) => din(33 downto 32),
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => dout(15 downto 0),
      DOBDO(15 downto 0) => dout(31 downto 16),
      DOPADOP(1) => beat_pack(33),
      DOPADOP(0) => dout(32),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \mem_reg_i_1__1_n_0\,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => reset,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \^webwe\(0),
      WEBWE(2) => \^webwe\(0),
      WEBWE(1) => \^webwe\(0),
      WEBWE(0) => \^webwe\(0)
    );
\mem_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AFF"
    )
        port map (
      I0 => mem_reg_0,
      I1 => next_beat,
      I2 => ready_for_outstanding_reg,
      I3 => ap_rst_n,
      O => \mem_reg_i_1__1_n_0\
    );
\mem_reg_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_2(0),
      O => \^webwe\(0)
    );
\raddr_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"750075FF"
    )
        port map (
      I0 => mem_reg_0,
      I1 => next_beat,
      I2 => ready_for_outstanding_reg,
      I3 => \fifo_mem_gen.raddr\(0),
      I4 => \raddr_reg[7]_i_3_n_0\,
      O => \^raddr\(0)
    );
\raddr_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F00FF2FFF0000"
    )
        port map (
      I0 => ready_for_outstanding_reg,
      I1 => next_beat,
      I2 => mem_reg_0,
      I3 => \raddr_reg[7]_i_3_n_0\,
      I4 => \fifo_mem_gen.raddr\(1),
      I5 => \fifo_mem_gen.raddr\(0),
      O => \^raddr\(1)
    );
\raddr_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"53707070"
    )
        port map (
      I0 => \^re\,
      I1 => \raddr_reg[7]_i_3_n_0\,
      I2 => \fifo_mem_gen.raddr\(2),
      I3 => \fifo_mem_gen.raddr\(0),
      I4 => \fifo_mem_gen.raddr\(1),
      O => \^raddr\(2)
    );
\raddr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5370707070707070"
    )
        port map (
      I0 => \^re\,
      I1 => \raddr_reg[7]_i_3_n_0\,
      I2 => \fifo_mem_gen.raddr\(3),
      I3 => \fifo_mem_gen.raddr\(1),
      I4 => \fifo_mem_gen.raddr\(0),
      I5 => \fifo_mem_gen.raddr\(2),
      O => \^raddr\(3)
    );
\raddr_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F00FF2FFF0000"
    )
        port map (
      I0 => ready_for_outstanding_reg,
      I1 => next_beat,
      I2 => mem_reg_0,
      I3 => \raddr_reg[7]_i_3_n_0\,
      I4 => \fifo_mem_gen.raddr\(4),
      I5 => \raddr_reg[4]_i_2_n_0\,
      O => \^raddr\(4)
    );
\raddr_reg[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(3),
      I1 => \fifo_mem_gen.raddr\(1),
      I2 => \fifo_mem_gen.raddr\(0),
      I3 => \fifo_mem_gen.raddr\(2),
      O => \raddr_reg[4]_i_2_n_0\
    );
\raddr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F00FF2FFF0000"
    )
        port map (
      I0 => ready_for_outstanding_reg,
      I1 => next_beat,
      I2 => mem_reg_0,
      I3 => \raddr_reg[7]_i_3_n_0\,
      I4 => \fifo_mem_gen.raddr\(5),
      I5 => \raddr_reg[5]_i_2_n_0\,
      O => \^raddr\(5)
    );
\raddr_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(4),
      I1 => \fifo_mem_gen.raddr\(2),
      I2 => \fifo_mem_gen.raddr\(0),
      I3 => \fifo_mem_gen.raddr\(1),
      I4 => \fifo_mem_gen.raddr\(3),
      O => \raddr_reg[5]_i_2_n_0\
    );
\raddr_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F00FF2FFF0000"
    )
        port map (
      I0 => ready_for_outstanding_reg,
      I1 => next_beat,
      I2 => mem_reg_0,
      I3 => \raddr_reg[7]_i_3_n_0\,
      I4 => \fifo_mem_gen.raddr\(6),
      I5 => \raddr_reg[7]_i_4_n_0\,
      O => \^raddr\(6)
    );
\raddr_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57773000"
    )
        port map (
      I0 => \^re\,
      I1 => \raddr_reg[7]_i_3_n_0\,
      I2 => \raddr_reg[7]_i_4_n_0\,
      I3 => \fifo_mem_gen.raddr\(6),
      I4 => \fifo_mem_gen.raddr\(7),
      O => \^raddr\(7)
    );
\raddr_reg[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => ready_for_outstanding_reg,
      I1 => next_beat,
      I2 => mem_reg_0,
      O => \^re\
    );
\raddr_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04000000FFFFFFFF"
    )
        port map (
      I0 => \raddr_reg[7]_i_5_n_0\,
      I1 => \fifo_mem_gen.raddr\(1),
      I2 => \fifo_mem_gen.raddr\(0),
      I3 => \fifo_mem_gen.raddr\(2),
      I4 => \fifo_mem_gen.raddr\(3),
      I5 => \^re\,
      O => \raddr_reg[7]_i_3_n_0\
    );
\raddr_reg[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(5),
      I1 => \fifo_mem_gen.raddr\(3),
      I2 => \fifo_mem_gen.raddr\(1),
      I3 => \fifo_mem_gen.raddr\(0),
      I4 => \fifo_mem_gen.raddr\(2),
      I5 => \fifo_mem_gen.raddr\(4),
      O => \raddr_reg[7]_i_4_n_0\
    );
\raddr_reg[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \fifo_mem_gen.raddr\(4),
      I1 => \fifo_mem_gen.raddr\(5),
      I2 => \fifo_mem_gen.raddr\(7),
      I3 => \fifo_mem_gen.raddr\(6),
      O => \raddr_reg[7]_i_5_n_0\
    );
\raddr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr\(0),
      Q => raddr_reg(0),
      R => '0'
    );
\raddr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr\(1),
      Q => raddr_reg(1),
      R => '0'
    );
\raddr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr\(2),
      Q => raddr_reg(2),
      R => '0'
    );
\raddr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr\(3),
      Q => raddr_reg(3),
      R => '0'
    );
\raddr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr\(4),
      Q => raddr_reg(4),
      R => '0'
    );
\raddr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr\(5),
      Q => raddr_reg(5),
      R => '0'
    );
\raddr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr\(6),
      Q => raddr_reg(6),
      R => '0'
    );
\raddr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^raddr\(7),
      Q => raddr_reg(7),
      R => '0'
    );
ready_for_outstanding_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => next_beat,
      I1 => ready_for_outstanding_reg,
      I2 => beat_pack(33),
      O => ready_for_outstanding
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice is
  port (
    next_beat : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    \data_p1_reg[32]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p_10_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[32]_1\ : out STD_LOGIC;
    \bus_wide_gen.data_valid_reg\ : out STD_LOGIC;
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_19_in : in STD_LOGIC;
    beat_valid : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \bus_wide_gen.first_beat_reg\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.offset_valid\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \bus_wide_gen.data_buf_reg[23]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]_0\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]_1\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_RREADY : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]_3\ : in STD_LOGIC;
    \data_p2_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \bus_wide_gen.data_buf_reg[31]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]_4\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]_5\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[22]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[21]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[20]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[19]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[18]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[17]\ : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[16]\ : in STD_LOGIC;
    \data_p2_reg[32]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SHIFT_RIGHT0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.data_buf1__0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[10]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[10]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[11]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[11]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[12]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[12]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[13]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[13]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[14]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[14]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[7]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[8]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[8]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[9]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[9]_i_3_n_0\ : STD_LOGIC;
  signal \data_p1[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_0\ : STD_LOGIC;
  signal \^data_p1_reg[32]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \data_p1_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[9]\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal load_p1 : STD_LOGIC;
  signal \^next_beat\ : STD_LOGIC;
  signal \next_st__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_10_in\ : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal \s_ready_t_i_1__0_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair331";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "zero:00,two:01,one:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "zero:00,two:01,one:10";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[10]_i_2\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[11]_i_2\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[12]_i_2\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[13]_i_2\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[14]_i_2\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[15]_i_2\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[15]_i_3\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_3\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_6\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[7]_i_2\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[8]_i_2\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[9]_i_2\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair333";
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  \data_p1_reg[32]_0\(8 downto 0) <= \^data_p1_reg[32]_0\(8 downto 0);
  next_beat <= \^next_beat\;
  p_10_in <= \^p_10_in\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => beat_valid,
      I1 => p_19_in,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next_st__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C3CCA0"
    )
        port map (
      I0 => \^next_beat\,
      I1 => p_19_in,
      I2 => beat_valid,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next_st__0\(1)
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^data_p1_reg[32]_0\(8),
      I1 => \bus_wide_gen.offset_valid\,
      I2 => \^q\(0),
      O => \data_p1_reg[32]_1\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(0),
      Q => \state__0\(0),
      R => reset
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(1),
      Q => \state__0\(1),
      R => reset
    );
\bus_wide_gen.data_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \^p_10_in\,
      I1 => \bus_wide_gen.data_buf_reg[15]\(0),
      I2 => \bus_wide_gen.data_buf[7]_i_2_n_0\,
      I3 => \data_p1_reg_n_0_[0]\,
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => SHIFT_RIGHT0_in(0),
      O => D(0)
    );
\bus_wide_gen.data_buf[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \data_p1_reg_n_0_[0]\,
      I1 => \data_p1_reg_n_0_[16]\,
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^data_p1_reg[32]_0\(0),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \data_p1_reg_n_0_[8]\,
      O => SHIFT_RIGHT0_in(0)
    );
\bus_wide_gen.data_buf[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40C84040"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[8]\(0),
      I1 => \bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf[10]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[8]\(1),
      I4 => \data_p1_reg_n_0_[18]\,
      I5 => \bus_wide_gen.data_buf[10]_i_3_n_0\,
      O => D(10)
    );
\bus_wide_gen.data_buf[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[32]_0\(2),
      I1 => \bus_wide_gen.data_buf_reg[8]\(1),
      I2 => \data_p1_reg_n_0_[10]\,
      O => \bus_wide_gen.data_buf[10]_i_2_n_0\
    );
\bus_wide_gen.data_buf[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFF2AAA0000"
    )
        port map (
      I0 => \data_p1_reg_n_0_[10]\,
      I1 => \bus_wide_gen.offset_valid\,
      I2 => \^q\(0),
      I3 => \bus_wide_gen.first_beat_reg\,
      I4 => \^p_10_in\,
      I5 => \bus_wide_gen.data_buf_reg[15]\(10),
      O => \bus_wide_gen.data_buf[10]_i_3_n_0\
    );
\bus_wide_gen.data_buf[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40C84040"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[8]\(0),
      I1 => \bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf[11]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[8]\(1),
      I4 => \data_p1_reg_n_0_[19]\,
      I5 => \bus_wide_gen.data_buf[11]_i_3_n_0\,
      O => D(11)
    );
\bus_wide_gen.data_buf[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[32]_0\(3),
      I1 => \bus_wide_gen.data_buf_reg[8]\(1),
      I2 => \data_p1_reg_n_0_[11]\,
      O => \bus_wide_gen.data_buf[11]_i_2_n_0\
    );
\bus_wide_gen.data_buf[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFF2AAA0000"
    )
        port map (
      I0 => \data_p1_reg_n_0_[11]\,
      I1 => \bus_wide_gen.offset_valid\,
      I2 => \^q\(0),
      I3 => \bus_wide_gen.first_beat_reg\,
      I4 => \^p_10_in\,
      I5 => \bus_wide_gen.data_buf_reg[15]\(11),
      O => \bus_wide_gen.data_buf[11]_i_3_n_0\
    );
\bus_wide_gen.data_buf[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40C84040"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[8]\(0),
      I1 => \bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf[12]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[8]\(1),
      I4 => \data_p1_reg_n_0_[20]\,
      I5 => \bus_wide_gen.data_buf[12]_i_3_n_0\,
      O => D(12)
    );
\bus_wide_gen.data_buf[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[32]_0\(4),
      I1 => \bus_wide_gen.data_buf_reg[8]\(1),
      I2 => \data_p1_reg_n_0_[12]\,
      O => \bus_wide_gen.data_buf[12]_i_2_n_0\
    );
\bus_wide_gen.data_buf[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFF2AAA0000"
    )
        port map (
      I0 => \data_p1_reg_n_0_[12]\,
      I1 => \bus_wide_gen.offset_valid\,
      I2 => \^q\(0),
      I3 => \bus_wide_gen.first_beat_reg\,
      I4 => \^p_10_in\,
      I5 => \bus_wide_gen.data_buf_reg[15]\(12),
      O => \bus_wide_gen.data_buf[12]_i_3_n_0\
    );
\bus_wide_gen.data_buf[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40C84040"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[8]\(0),
      I1 => \bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf[13]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[8]\(1),
      I4 => \data_p1_reg_n_0_[21]\,
      I5 => \bus_wide_gen.data_buf[13]_i_3_n_0\,
      O => D(13)
    );
\bus_wide_gen.data_buf[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[32]_0\(5),
      I1 => \bus_wide_gen.data_buf_reg[8]\(1),
      I2 => \data_p1_reg_n_0_[13]\,
      O => \bus_wide_gen.data_buf[13]_i_2_n_0\
    );
\bus_wide_gen.data_buf[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFF2AAA0000"
    )
        port map (
      I0 => \data_p1_reg_n_0_[13]\,
      I1 => \bus_wide_gen.offset_valid\,
      I2 => \^q\(0),
      I3 => \bus_wide_gen.first_beat_reg\,
      I4 => \^p_10_in\,
      I5 => \bus_wide_gen.data_buf_reg[15]\(13),
      O => \bus_wide_gen.data_buf[13]_i_3_n_0\
    );
\bus_wide_gen.data_buf[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40C84040"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[8]\(0),
      I1 => \bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf[14]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[8]\(1),
      I4 => \data_p1_reg_n_0_[22]\,
      I5 => \bus_wide_gen.data_buf[14]_i_3_n_0\,
      O => D(14)
    );
\bus_wide_gen.data_buf[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[32]_0\(6),
      I1 => \bus_wide_gen.data_buf_reg[8]\(1),
      I2 => \data_p1_reg_n_0_[14]\,
      O => \bus_wide_gen.data_buf[14]_i_2_n_0\
    );
\bus_wide_gen.data_buf[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFF2AAA0000"
    )
        port map (
      I0 => \data_p1_reg_n_0_[14]\,
      I1 => \bus_wide_gen.offset_valid\,
      I2 => \^q\(0),
      I3 => \bus_wide_gen.first_beat_reg\,
      I4 => \^p_10_in\,
      I5 => \bus_wide_gen.data_buf_reg[15]\(14),
      O => \bus_wide_gen.data_buf[14]_i_3_n_0\
    );
\bus_wide_gen.data_buf[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40C84040"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[8]\(0),
      I1 => \bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf[15]_i_3_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[8]\(1),
      I4 => \data_p1_reg_n_0_[23]\,
      I5 => \bus_wide_gen.data_buf[15]_i_4_n_0\,
      O => D(15)
    );
\bus_wide_gen.data_buf[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \bus_wide_gen.first_beat_reg\,
      I1 => \^q\(0),
      I2 => \bus_wide_gen.offset_valid\,
      I3 => \^p_10_in\,
      O => \bus_wide_gen.data_buf1__0\
    );
\bus_wide_gen.data_buf[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[32]_0\(7),
      I1 => \bus_wide_gen.data_buf_reg[8]\(1),
      I2 => \data_p1_reg_n_0_[15]\,
      O => \bus_wide_gen.data_buf[15]_i_3_n_0\
    );
\bus_wide_gen.data_buf[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFF2AAA0000"
    )
        port map (
      I0 => \data_p1_reg_n_0_[15]\,
      I1 => \bus_wide_gen.offset_valid\,
      I2 => \^q\(0),
      I3 => \bus_wide_gen.first_beat_reg\,
      I4 => \^p_10_in\,
      I5 => \bus_wide_gen.data_buf_reg[15]\(15),
      O => \bus_wide_gen.data_buf[15]_i_4_n_0\
    );
\bus_wide_gen.data_buf[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \^p_10_in\,
      I1 => \bus_wide_gen.data_buf_reg[16]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\,
      I3 => \data_p1_reg_n_0_[16]\,
      I4 => \^data_p1_reg[32]_0\(0),
      I5 => \bus_wide_gen.data_buf_reg[23]_5\,
      O => D(16)
    );
\bus_wide_gen.data_buf[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \^p_10_in\,
      I1 => \bus_wide_gen.data_buf_reg[17]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\,
      I3 => \data_p1_reg_n_0_[17]\,
      I4 => \^data_p1_reg[32]_0\(1),
      I5 => \bus_wide_gen.data_buf_reg[23]_5\,
      O => D(17)
    );
\bus_wide_gen.data_buf[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \^p_10_in\,
      I1 => \bus_wide_gen.data_buf_reg[18]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\,
      I3 => \data_p1_reg_n_0_[18]\,
      I4 => \^data_p1_reg[32]_0\(2),
      I5 => \bus_wide_gen.data_buf_reg[23]_5\,
      O => D(18)
    );
\bus_wide_gen.data_buf[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \^p_10_in\,
      I1 => \bus_wide_gen.data_buf_reg[19]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\,
      I3 => \data_p1_reg_n_0_[19]\,
      I4 => \^data_p1_reg[32]_0\(3),
      I5 => \bus_wide_gen.data_buf_reg[23]_5\,
      O => D(19)
    );
\bus_wide_gen.data_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \^p_10_in\,
      I1 => \bus_wide_gen.data_buf_reg[15]\(1),
      I2 => \bus_wide_gen.data_buf[7]_i_2_n_0\,
      I3 => \data_p1_reg_n_0_[1]\,
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => SHIFT_RIGHT0_in(1),
      O => D(1)
    );
\bus_wide_gen.data_buf[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \data_p1_reg_n_0_[1]\,
      I1 => \data_p1_reg_n_0_[17]\,
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^data_p1_reg[32]_0\(1),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \data_p1_reg_n_0_[9]\,
      O => SHIFT_RIGHT0_in(1)
    );
\bus_wide_gen.data_buf[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \^p_10_in\,
      I1 => \bus_wide_gen.data_buf_reg[20]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\,
      I3 => \data_p1_reg_n_0_[20]\,
      I4 => \^data_p1_reg[32]_0\(4),
      I5 => \bus_wide_gen.data_buf_reg[23]_5\,
      O => D(20)
    );
\bus_wide_gen.data_buf[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \^p_10_in\,
      I1 => \bus_wide_gen.data_buf_reg[21]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\,
      I3 => \data_p1_reg_n_0_[21]\,
      I4 => \^data_p1_reg[32]_0\(5),
      I5 => \bus_wide_gen.data_buf_reg[23]_5\,
      O => D(21)
    );
\bus_wide_gen.data_buf[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \^p_10_in\,
      I1 => \bus_wide_gen.data_buf_reg[22]\,
      I2 => \bus_wide_gen.data_buf_reg[31]\,
      I3 => \data_p1_reg_n_0_[22]\,
      I4 => \^data_p1_reg[32]_0\(6),
      I5 => \bus_wide_gen.data_buf_reg[23]_5\,
      O => D(22)
    );
\bus_wide_gen.data_buf[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA22AA2AAA22A222"
    )
        port map (
      I0 => p_16_in,
      I1 => \bus_wide_gen.data_buf_reg[23]_1\,
      I2 => \bus_wide_gen.data_buf_reg[23]_2\(0),
      I3 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_RREADY,
      I4 => \bus_wide_gen.data_buf_reg[23]_2\(1),
      I5 => \bus_wide_gen.data_buf_reg[23]_3\,
      O => \^e\(0)
    );
\bus_wide_gen.data_buf[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \^p_10_in\,
      I1 => \bus_wide_gen.data_buf_reg[23]_4\,
      I2 => \bus_wide_gen.data_buf_reg[31]\,
      I3 => \data_p1_reg_n_0_[23]\,
      I4 => \^data_p1_reg[32]_0\(7),
      I5 => \bus_wide_gen.data_buf_reg[23]_5\,
      O => D(23)
    );
\bus_wide_gen.data_buf[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \bus_wide_gen.offset_valid\,
      O => p_16_in
    );
\bus_wide_gen.data_buf[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[23]\,
      I1 => \bus_wide_gen.data_buf_reg[23]_0\,
      I2 => \^e\(0),
      O => \^p_10_in\
    );
\bus_wide_gen.data_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \^p_10_in\,
      I1 => \bus_wide_gen.data_buf_reg[15]\(2),
      I2 => \bus_wide_gen.data_buf[7]_i_2_n_0\,
      I3 => \data_p1_reg_n_0_[2]\,
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => SHIFT_RIGHT0_in(2),
      O => D(2)
    );
\bus_wide_gen.data_buf[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \data_p1_reg_n_0_[2]\,
      I1 => \data_p1_reg_n_0_[18]\,
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^data_p1_reg[32]_0\(2),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \data_p1_reg_n_0_[10]\,
      O => SHIFT_RIGHT0_in(2)
    );
\bus_wide_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^e\(0),
      I1 => \bus_wide_gen.data_buf_reg[31]\,
      O => \bus_wide_gen.data_valid_reg\
    );
\bus_wide_gen.data_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \^p_10_in\,
      I1 => \bus_wide_gen.data_buf_reg[15]\(3),
      I2 => \bus_wide_gen.data_buf[7]_i_2_n_0\,
      I3 => \data_p1_reg_n_0_[3]\,
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => SHIFT_RIGHT0_in(3),
      O => D(3)
    );
\bus_wide_gen.data_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \data_p1_reg_n_0_[3]\,
      I1 => \data_p1_reg_n_0_[19]\,
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^data_p1_reg[32]_0\(3),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \data_p1_reg_n_0_[11]\,
      O => SHIFT_RIGHT0_in(3)
    );
\bus_wide_gen.data_buf[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \^p_10_in\,
      I1 => \bus_wide_gen.data_buf_reg[15]\(4),
      I2 => \bus_wide_gen.data_buf[7]_i_2_n_0\,
      I3 => \data_p1_reg_n_0_[4]\,
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => SHIFT_RIGHT0_in(4),
      O => D(4)
    );
\bus_wide_gen.data_buf[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \data_p1_reg_n_0_[4]\,
      I1 => \data_p1_reg_n_0_[20]\,
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^data_p1_reg[32]_0\(4),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \data_p1_reg_n_0_[12]\,
      O => SHIFT_RIGHT0_in(4)
    );
\bus_wide_gen.data_buf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \^p_10_in\,
      I1 => \bus_wide_gen.data_buf_reg[15]\(5),
      I2 => \bus_wide_gen.data_buf[7]_i_2_n_0\,
      I3 => \data_p1_reg_n_0_[5]\,
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => SHIFT_RIGHT0_in(5),
      O => D(5)
    );
\bus_wide_gen.data_buf[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \data_p1_reg_n_0_[5]\,
      I1 => \data_p1_reg_n_0_[21]\,
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^data_p1_reg[32]_0\(5),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \data_p1_reg_n_0_[13]\,
      O => SHIFT_RIGHT0_in(5)
    );
\bus_wide_gen.data_buf[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \^p_10_in\,
      I1 => \bus_wide_gen.data_buf_reg[15]\(6),
      I2 => \bus_wide_gen.data_buf[7]_i_2_n_0\,
      I3 => \data_p1_reg_n_0_[6]\,
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => SHIFT_RIGHT0_in(6),
      O => D(6)
    );
\bus_wide_gen.data_buf[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \data_p1_reg_n_0_[6]\,
      I1 => \data_p1_reg_n_0_[22]\,
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^data_p1_reg[32]_0\(6),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \data_p1_reg_n_0_[14]\,
      O => SHIFT_RIGHT0_in(6)
    );
\bus_wide_gen.data_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \^p_10_in\,
      I1 => \bus_wide_gen.data_buf_reg[15]\(7),
      I2 => \bus_wide_gen.data_buf[7]_i_2_n_0\,
      I3 => \data_p1_reg_n_0_[7]\,
      I4 => \bus_wide_gen.data_buf1__0\,
      I5 => SHIFT_RIGHT0_in(7),
      O => D(7)
    );
\bus_wide_gen.data_buf[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \^p_10_in\,
      I1 => \bus_wide_gen.offset_valid\,
      I2 => \^q\(0),
      I3 => \bus_wide_gen.first_beat_reg\,
      O => \bus_wide_gen.data_buf[7]_i_2_n_0\
    );
\bus_wide_gen.data_buf[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CFAFAFC0C0A0A"
    )
        port map (
      I0 => \data_p1_reg_n_0_[7]\,
      I1 => \data_p1_reg_n_0_[23]\,
      I2 => \bus_wide_gen.data_buf_reg[8]\(0),
      I3 => \^data_p1_reg[32]_0\(7),
      I4 => \bus_wide_gen.data_buf_reg[8]\(1),
      I5 => \data_p1_reg_n_0_[15]\,
      O => SHIFT_RIGHT0_in(7)
    );
\bus_wide_gen.data_buf[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40C84040"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[8]\(0),
      I1 => \bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf[8]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[8]\(1),
      I4 => \data_p1_reg_n_0_[16]\,
      I5 => \bus_wide_gen.data_buf[8]_i_3_n_0\,
      O => D(8)
    );
\bus_wide_gen.data_buf[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[32]_0\(0),
      I1 => \bus_wide_gen.data_buf_reg[8]\(1),
      I2 => \data_p1_reg_n_0_[8]\,
      O => \bus_wide_gen.data_buf[8]_i_2_n_0\
    );
\bus_wide_gen.data_buf[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFF2AAA0000"
    )
        port map (
      I0 => \data_p1_reg_n_0_[8]\,
      I1 => \bus_wide_gen.offset_valid\,
      I2 => \^q\(0),
      I3 => \bus_wide_gen.first_beat_reg\,
      I4 => \^p_10_in\,
      I5 => \bus_wide_gen.data_buf_reg[15]\(8),
      O => \bus_wide_gen.data_buf[8]_i_3_n_0\
    );
\bus_wide_gen.data_buf[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40C84040"
    )
        port map (
      I0 => \bus_wide_gen.data_buf_reg[8]\(0),
      I1 => \bus_wide_gen.data_buf1__0\,
      I2 => \bus_wide_gen.data_buf[9]_i_2_n_0\,
      I3 => \bus_wide_gen.data_buf_reg[8]\(1),
      I4 => \data_p1_reg_n_0_[17]\,
      I5 => \bus_wide_gen.data_buf[9]_i_3_n_0\,
      O => D(9)
    );
\bus_wide_gen.data_buf[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[32]_0\(1),
      I1 => \bus_wide_gen.data_buf_reg[8]\(1),
      I2 => \data_p1_reg_n_0_[9]\,
      O => \bus_wide_gen.data_buf[9]_i_2_n_0\
    );
\bus_wide_gen.data_buf[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAFFFF2AAA0000"
    )
        port map (
      I0 => \data_p1_reg_n_0_[9]\,
      I1 => \bus_wide_gen.offset_valid\,
      I2 => \^q\(0),
      I3 => \bus_wide_gen.first_beat_reg\,
      I4 => \^p_10_in\,
      I5 => \bus_wide_gen.data_buf_reg[15]\(9),
      O => \bus_wide_gen.data_buf[9]_i_3_n_0\
    );
\bus_wide_gen.first_beat_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5D5FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^q\(0),
      I2 => \^data_p1_reg[32]_0\(8),
      I3 => \bus_wide_gen.first_beat_reg\,
      I4 => p_19_in,
      O => ap_rst_n_0
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(0),
      O => \data_p1[0]_i_1_n_0\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(10),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(10),
      O => \data_p1[10]_i_1_n_0\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(11),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(11),
      O => \data_p1[11]_i_1_n_0\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(12),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(12),
      O => \data_p1[12]_i_1_n_0\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(13),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(13),
      O => \data_p1[13]_i_1_n_0\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(14),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(14),
      O => \data_p1[14]_i_1_n_0\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(15),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(15),
      O => \data_p1[15]_i_1_n_0\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(16),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(16),
      O => \data_p1[16]_i_1_n_0\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(17),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(17),
      O => \data_p1[17]_i_1_n_0\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(18),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(18),
      O => \data_p1[18]_i_1_n_0\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(19),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(19),
      O => \data_p1[19]_i_1_n_0\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(1),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(1),
      O => \data_p1[1]_i_1_n_0\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(20),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(20),
      O => \data_p1[20]_i_1_n_0\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(21),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(21),
      O => \data_p1[21]_i_1_n_0\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(22),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(22),
      O => \data_p1[22]_i_1_n_0\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(23),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(23),
      O => \data_p1[23]_i_1_n_0\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(24),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(24),
      O => \data_p1[24]_i_1_n_0\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(25),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(25),
      O => \data_p1[25]_i_1_n_0\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(26),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(26),
      O => \data_p1[26]_i_1_n_0\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(27),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(27),
      O => \data_p1[27]_i_1_n_0\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(28),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(28),
      O => \data_p1[28]_i_1_n_0\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(29),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(29),
      O => \data_p1[29]_i_1_n_0\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(2),
      O => \data_p1[2]_i_1_n_0\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(30),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(30),
      O => \data_p1[30]_i_1_n_0\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(31),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(31),
      O => \data_p1[31]_i_1_n_0\
    );
\data_p1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B08"
    )
        port map (
      I0 => p_19_in,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => beat_valid,
      O => load_p1
    );
\data_p1[32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(32),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(32),
      O => \data_p1[32]_i_2_n_0\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(3),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(3),
      O => \data_p1[3]_i_1_n_0\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(4),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(4),
      O => \data_p1[4]_i_1_n_0\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(5),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(5),
      O => \data_p1[5]_i_1_n_0\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(6),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(6),
      O => \data_p1[6]_i_1_n_0\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(7),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(7),
      O => \data_p1[7]_i_1_n_0\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(8),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(8),
      O => \data_p1[8]_i_1_n_0\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(9),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(9),
      O => \data_p1[9]_i_1_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[0]\,
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[10]\,
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[11]\,
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[12]\,
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[13]\,
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[14]\,
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[15]\,
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[16]\,
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[17]\,
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[18]\,
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[19]\,
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[1]\,
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[20]\,
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[21]\,
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[22]\,
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[23]\,
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_0\,
      Q => \^data_p1_reg[32]_0\(0),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_0\,
      Q => \^data_p1_reg[32]_0\(1),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_0\,
      Q => \^data_p1_reg[32]_0\(2),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_0\,
      Q => \^data_p1_reg[32]_0\(3),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_0\,
      Q => \^data_p1_reg[32]_0\(4),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_0\,
      Q => \^data_p1_reg[32]_0\(5),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[2]\,
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_0\,
      Q => \^data_p1_reg[32]_0\(6),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1_n_0\,
      Q => \^data_p1_reg[32]_0\(7),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_2_n_0\,
      Q => \^data_p1_reg[32]_0\(8),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[3]\,
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[4]\,
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[5]\,
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[6]\,
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[7]\,
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[8]\,
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_0\,
      Q => \data_p1_reg_n_0_[9]\,
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(30),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(31),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(32),
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[32]_1\(0),
      D => \data_p2_reg[32]_0\(9),
      Q => data_p2(9),
      R => '0'
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAA2FF"
    )
        port map (
      I0 => \^next_beat\,
      I1 => beat_valid,
      I2 => p_19_in,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__0_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_0\,
      Q => \^next_beat\,
      R => reset
    );
\state[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFC000"
    )
        port map (
      I0 => p_19_in,
      I1 => beat_valid,
      I2 => state(1),
      I3 => \^next_beat\,
      I4 => \^q\(0),
      O => \state[0]_i_1__5_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => p_19_in,
      I3 => beat_valid,
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__5_n_0\,
      Q => \^q\(0),
      R => reset
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      S => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice_5 is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    re : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    RREADY_Dummy : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_0\ : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice_5 : entity is "Pooling_gmem_m_axi_reg_slice";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice_5 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_2__0_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \^data_p1_reg[32]_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \data_p2_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_0_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next_st__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__2_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__1\ : label is "soft_lutpair316";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "zero:00,two:01,one:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "zero:00,two:01,one:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__2\ : label is "soft_lutpair316";
begin
  Q(0) <= \^q\(0);
  \data_p1_reg[32]_0\(32 downto 0) <= \^data_p1_reg[32]_0\(32 downto 0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => RREADY_Dummy,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next_st__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E02300C"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => RREADY_Dummy,
      I4 => m_axi_gmem_RVALID,
      O => \next_st__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(0),
      Q => \state__0\(0),
      R => reset
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(1),
      Q => \state__0\(1),
      R => reset
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(0),
      O => \data_p1[0]_i_1__1_n_0\
    );
\data_p1[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(10),
      O => \data_p1[10]_i_1__1_n_0\
    );
\data_p1[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(11),
      O => \data_p1[11]_i_1__1_n_0\
    );
\data_p1[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(12),
      O => \data_p1[12]_i_1__1_n_0\
    );
\data_p1[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(13),
      O => \data_p1[13]_i_1__1_n_0\
    );
\data_p1[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(14),
      O => \data_p1[14]_i_1__1_n_0\
    );
\data_p1[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(15),
      O => \data_p1[15]_i_1__1_n_0\
    );
\data_p1[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(16),
      O => \data_p1[16]_i_1__1_n_0\
    );
\data_p1[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(17),
      O => \data_p1[17]_i_1__1_n_0\
    );
\data_p1[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(18),
      O => \data_p1[18]_i_1__1_n_0\
    );
\data_p1[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(19),
      O => \data_p1[19]_i_1__1_n_0\
    );
\data_p1[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(1),
      O => \data_p1[1]_i_1__1_n_0\
    );
\data_p1[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(20),
      O => \data_p1[20]_i_1__1_n_0\
    );
\data_p1[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(21),
      O => \data_p1[21]_i_1__1_n_0\
    );
\data_p1[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(22),
      O => \data_p1[22]_i_1__1_n_0\
    );
\data_p1[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(23),
      O => \data_p1[23]_i_1__1_n_0\
    );
\data_p1[24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[24]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(24),
      O => \data_p1[24]_i_1__1_n_0\
    );
\data_p1[25]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[25]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(25),
      O => \data_p1[25]_i_1__1_n_0\
    );
\data_p1[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[26]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(26),
      O => \data_p1[26]_i_1__1_n_0\
    );
\data_p1[27]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[27]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(27),
      O => \data_p1[27]_i_1__1_n_0\
    );
\data_p1[28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[28]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(28),
      O => \data_p1[28]_i_1__1_n_0\
    );
\data_p1[29]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[29]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(29),
      O => \data_p1[29]_i_1__1_n_0\
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(2),
      O => \data_p1[2]_i_1__1_n_0\
    );
\data_p1[30]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[30]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(30),
      O => \data_p1[30]_i_1__1_n_0\
    );
\data_p1[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[31]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(31),
      O => \data_p1[31]_i_1__1_n_0\
    );
\data_p1[32]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08CA"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => RREADY_Dummy,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[32]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[32]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(32),
      O => \data_p1[32]_i_2__0_n_0\
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(3),
      O => \data_p1[3]_i_1__1_n_0\
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(4),
      O => \data_p1[4]_i_1__1_n_0\
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(5),
      O => \data_p1[5]_i_1__1_n_0\
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(6),
      O => \data_p1[6]_i_1__1_n_0\
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(7),
      O => \data_p1[7]_i_1__1_n_0\
    );
\data_p1[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(8),
      O => \data_p1[8]_i_1__1_n_0\
    );
\data_p1[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_0_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(9),
      O => \data_p1[9]_i_1__1_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(31),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_2__0_n_0\,
      Q => \^data_p1_reg[32]_0\(32),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__1_n_0\,
      Q => \^data_p1_reg[32]_0\(9),
      R => '0'
    );
\data_p2[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => \^s_ready_t_reg_0\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(0),
      Q => \data_p2_reg_n_0_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(10),
      Q => \data_p2_reg_n_0_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(11),
      Q => \data_p2_reg_n_0_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(12),
      Q => \data_p2_reg_n_0_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(13),
      Q => \data_p2_reg_n_0_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(14),
      Q => \data_p2_reg_n_0_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(15),
      Q => \data_p2_reg_n_0_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(16),
      Q => \data_p2_reg_n_0_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(17),
      Q => \data_p2_reg_n_0_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(18),
      Q => \data_p2_reg_n_0_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(19),
      Q => \data_p2_reg_n_0_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(1),
      Q => \data_p2_reg_n_0_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(20),
      Q => \data_p2_reg_n_0_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(21),
      Q => \data_p2_reg_n_0_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(22),
      Q => \data_p2_reg_n_0_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(23),
      Q => \data_p2_reg_n_0_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(24),
      Q => \data_p2_reg_n_0_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(25),
      Q => \data_p2_reg_n_0_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(26),
      Q => \data_p2_reg_n_0_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(27),
      Q => \data_p2_reg_n_0_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(28),
      Q => \data_p2_reg_n_0_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(29),
      Q => \data_p2_reg_n_0_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(2),
      Q => \data_p2_reg_n_0_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(30),
      Q => \data_p2_reg_n_0_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(31),
      Q => \data_p2_reg_n_0_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(32),
      Q => \data_p2_reg_n_0_[32]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(3),
      Q => \data_p2_reg_n_0_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(4),
      Q => \data_p2_reg_n_0_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(5),
      Q => \data_p2_reg_n_0_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(6),
      Q => \data_p2_reg_n_0_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(7),
      Q => \data_p2_reg_n_0_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(8),
      Q => \data_p2_reg_n_0_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(9),
      Q => \data_p2_reg_n_0_[9]\,
      R => '0'
    );
\fifo_depth_gt1_gen.dout[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => RREADY_Dummy,
      I1 => \^q\(0),
      I2 => \^data_p1_reg[32]_0\(32),
      I3 => \fifo_depth_gt1_gen.dout_reg[0]\,
      I4 => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      O => re
    );
\s_ready_t_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => RREADY_Dummy,
      I2 => \^s_ready_t_reg_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__2_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__2_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => reset
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => state(1),
      I1 => \^s_ready_t_reg_0\,
      I2 => RREADY_Dummy,
      I3 => m_axi_gmem_RVALID,
      I4 => \^q\(0),
      O => \state[0]_i_1__0_n_0\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => RREADY_Dummy,
      I3 => m_axi_gmem_RVALID,
      O => \state[1]_i_1__1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => reset
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_0\,
      Q => state(1),
      S => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice__parameterized1\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_16_in : out STD_LOGIC;
    \single_sect__18\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 51 downto 0 );
    \data_p1_reg[63]_0\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \state_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]_2\ : out STD_LOGIC;
    \state_reg[0]_3\ : out STD_LOGIC;
    \data_p1_reg[81]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[81]_1\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \data_p1_reg[81]_2\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_ready_t_reg_1 : in STD_LOGIC;
    if_full_n : in STD_LOGIC;
    req_handling_reg : in STD_LOGIC;
    \sect_total_buf_reg[19]\ : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC;
    \sect_total_buf_reg[19]_0\ : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    \sect_total_buf_reg[19]_1\ : in STD_LOGIC;
    \sect_total_buf_reg[19]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    D : in STD_LOGIC_VECTOR ( 65 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    plusOp : in STD_LOGIC_VECTOR ( 50 downto 0 );
    ap_rst_n : in STD_LOGIC;
    last_sect_reg : in STD_LOGIC;
    \data_p2_reg[81]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice__parameterized1\ : entity is "Pooling_gmem_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice__parameterized1\ is
  signal \beat_len[1]_i_2_n_0\ : STD_LOGIC;
  signal \beat_len[1]_i_3_n_0\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \beat_len_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[33]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[34]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[35]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[36]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[37]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[38]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[39]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[40]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[41]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[42]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[43]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[44]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[45]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[46]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[47]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[48]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[49]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[50]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[51]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[52]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[53]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[54]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[55]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[56]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[57]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[58]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[59]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[60]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[61]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[62]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[63]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[64]_i_1_n_0\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[81]_i_2_n_0\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \^data_p1_reg[63]_0\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \data_p1_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_p1_reg_n_0_[1]\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 81 downto 0 );
  signal \end_from_4k[1]_i_2_n_0\ : STD_LOGIC;
  signal \end_from_4k[1]_i_3_n_0\ : STD_LOGIC;
  signal \end_from_4k[1]_i_4_n_0\ : STD_LOGIC;
  signal \end_from_4k[1]_i_5_n_0\ : STD_LOGIC;
  signal \end_from_4k[5]_i_2_n_0\ : STD_LOGIC;
  signal \end_from_4k[5]_i_3_n_0\ : STD_LOGIC;
  signal \end_from_4k[5]_i_4_n_0\ : STD_LOGIC;
  signal \end_from_4k[5]_i_5_n_0\ : STD_LOGIC;
  signal \end_from_4k[9]_i_2_n_0\ : STD_LOGIC;
  signal \end_from_4k[9]_i_3_n_0\ : STD_LOGIC;
  signal \end_from_4k[9]_i_4_n_0\ : STD_LOGIC;
  signal \end_from_4k[9]_i_5_n_0\ : STD_LOGIC;
  signal \end_from_4k_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \end_from_4k_reg[1]_i_1_n_1\ : STD_LOGIC;
  signal \end_from_4k_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \end_from_4k_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \end_from_4k_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \end_from_4k_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \end_from_4k_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \end_from_4k_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \end_from_4k_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \end_from_4k_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \end_from_4k_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal m_ready : STD_LOGIC;
  signal \next_st__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_16_in\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal req_valid : STD_LOGIC;
  signal \s_ready_t_i_1__1_n_0\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_3_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_4_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_10_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_11_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_12_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_13_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_14_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_15_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_16_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_6_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_7_n_0\ : STD_LOGIC;
  signal \sect_total[3]_i_9_n_0\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \sect_total_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8_n_1\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8_n_2\ : STD_LOGIC;
  signal \sect_total_reg[3]_i_8_n_3\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \^single_sect__18\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_end_from_4k_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_end_from_4k_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_total_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_total_reg[3]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "zero:00,two:01,one:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "zero:00,two:01,one:10";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \beat_len_reg[1]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \beat_len_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \beat_len_reg[9]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k_reg[1]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_from_4k_reg[9]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sect_cnt[50]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \sect_total[19]_i_1\ : label is "soft_lutpair274";
  attribute ADDER_THRESHOLD of \sect_total_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[19]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[3]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_total_reg[7]_i_1\ : label is 35;
begin
  \data_p1_reg[63]_0\(61 downto 0) <= \^data_p1_reg[63]_0\(61 downto 0);
  p_16_in <= \^p_16_in\;
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
  \single_sect__18\ <= \^single_sect__18\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C400FF0000"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => s_ready_t_reg_1,
      I2 => if_full_n,
      I3 => m_ready,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \next_st__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A565AAAAC000"
    )
        port map (
      I0 => m_ready,
      I1 => \^s_ready_t_reg_0\,
      I2 => s_ready_t_reg_1,
      I3 => if_full_n,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \next_st__0\(1)
    );
\FSM_sequential_state[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => \^p_16_in\,
      I1 => \^single_sect__18\,
      I2 => req_handling_reg,
      I3 => \sect_total_buf_reg[19]\,
      O => m_ready
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(0),
      Q => \state__0\(0),
      R => reset
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(1),
      Q => \state__0\(1),
      R => reset
    );
\beat_len[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \data_p1_reg_n_0_[1]\,
      O => \beat_len[1]_i_2_n_0\
    );
\beat_len[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \data_p1_reg_n_0_[0]\,
      O => \beat_len[1]_i_3_n_0\
    );
\beat_len_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_reg[1]_i_1_n_0\,
      CO(2) => \beat_len_reg[1]_i_1_n_1\,
      CO(1) => \beat_len_reg[1]_i_1_n_2\,
      CO(0) => \beat_len_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_1_in(17),
      DI(0) => p_1_in(0),
      O(3 downto 2) => \data_p1_reg[81]_2\(1 downto 0),
      O(1 downto 0) => \NLW_beat_len_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => \beat_len[1]_i_2_n_0\,
      S(0) => \beat_len[1]_i_3_n_0\
    );
\beat_len_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_reg[1]_i_1_n_0\,
      CO(3) => \beat_len_reg[5]_i_1_n_0\,
      CO(2) => \beat_len_reg[5]_i_1_n_1\,
      CO(1) => \beat_len_reg[5]_i_1_n_2\,
      CO(0) => \beat_len_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_2\(5 downto 2),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\beat_len_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_reg[5]_i_1_n_0\,
      CO(3) => \NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \beat_len_reg[9]_i_1_n_1\,
      CO(1) => \beat_len_reg[9]_i_1_n_2\,
      CO(0) => \beat_len_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_2\(9 downto 6),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(0),
      O => \data_p1[0]_i_1__0_n_0\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(10),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(10),
      O => \data_p1[10]_i_1__0_n_0\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(11),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(11),
      O => \data_p1[11]_i_1__0_n_0\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(12),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(12),
      O => \data_p1[12]_i_1__0_n_0\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(13),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(13),
      O => \data_p1[13]_i_1__0_n_0\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(14),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(14),
      O => \data_p1[14]_i_1__0_n_0\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(15),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(15),
      O => \data_p1[15]_i_1__0_n_0\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(16),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(16),
      O => \data_p1[16]_i_1__0_n_0\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(17),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(17),
      O => \data_p1[17]_i_1__0_n_0\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(18),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(18),
      O => \data_p1[18]_i_1__0_n_0\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(19),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(19),
      O => \data_p1[19]_i_1__0_n_0\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(1),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(1),
      O => \data_p1[1]_i_1__0_n_0\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(20),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(20),
      O => \data_p1[20]_i_1__0_n_0\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(21),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(21),
      O => \data_p1[21]_i_1__0_n_0\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(22),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(22),
      O => \data_p1[22]_i_1__0_n_0\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(23),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(23),
      O => \data_p1[23]_i_1__0_n_0\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(24),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(24),
      O => \data_p1[24]_i_1__0_n_0\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(25),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(25),
      O => \data_p1[25]_i_1__0_n_0\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(26),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(26),
      O => \data_p1[26]_i_1__0_n_0\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(27),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(27),
      O => \data_p1[27]_i_1__0_n_0\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(28),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(28),
      O => \data_p1[28]_i_1__0_n_0\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(29),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(29),
      O => \data_p1[29]_i_1__0_n_0\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(2),
      O => \data_p1[2]_i_1__0_n_0\
    );
\data_p1[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(30),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(30),
      O => \data_p1[30]_i_1__0_n_0\
    );
\data_p1[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(31),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(31),
      O => \data_p1[31]_i_1__0_n_0\
    );
\data_p1[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(32),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(32),
      O => \data_p1[32]_i_1__0_n_0\
    );
\data_p1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(33),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(33),
      O => \data_p1[33]_i_1_n_0\
    );
\data_p1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(34),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(34),
      O => \data_p1[34]_i_1_n_0\
    );
\data_p1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(35),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(35),
      O => \data_p1[35]_i_1_n_0\
    );
\data_p1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(36),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(36),
      O => \data_p1[36]_i_1_n_0\
    );
\data_p1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(37),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(37),
      O => \data_p1[37]_i_1_n_0\
    );
\data_p1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(38),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(38),
      O => \data_p1[38]_i_1_n_0\
    );
\data_p1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(39),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(39),
      O => \data_p1[39]_i_1_n_0\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(3),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(3),
      O => \data_p1[3]_i_1__0_n_0\
    );
\data_p1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(40),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(40),
      O => \data_p1[40]_i_1_n_0\
    );
\data_p1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(41),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(41),
      O => \data_p1[41]_i_1_n_0\
    );
\data_p1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(42),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(42),
      O => \data_p1[42]_i_1_n_0\
    );
\data_p1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(43),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(43),
      O => \data_p1[43]_i_1_n_0\
    );
\data_p1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(44),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(44),
      O => \data_p1[44]_i_1_n_0\
    );
\data_p1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(45),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(45),
      O => \data_p1[45]_i_1_n_0\
    );
\data_p1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(46),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(46),
      O => \data_p1[46]_i_1_n_0\
    );
\data_p1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(47),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(47),
      O => \data_p1[47]_i_1_n_0\
    );
\data_p1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(48),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(48),
      O => \data_p1[48]_i_1_n_0\
    );
\data_p1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(49),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(49),
      O => \data_p1[49]_i_1_n_0\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(4),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(4),
      O => \data_p1[4]_i_1__0_n_0\
    );
\data_p1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(50),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(50),
      O => \data_p1[50]_i_1_n_0\
    );
\data_p1[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(51),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(51),
      O => \data_p1[51]_i_1_n_0\
    );
\data_p1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(52),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(52),
      O => \data_p1[52]_i_1_n_0\
    );
\data_p1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(53),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(53),
      O => \data_p1[53]_i_1_n_0\
    );
\data_p1[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(54),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(54),
      O => \data_p1[54]_i_1_n_0\
    );
\data_p1[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(55),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(55),
      O => \data_p1[55]_i_1_n_0\
    );
\data_p1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(56),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(56),
      O => \data_p1[56]_i_1_n_0\
    );
\data_p1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(57),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(57),
      O => \data_p1[57]_i_1_n_0\
    );
\data_p1[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(58),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(58),
      O => \data_p1[58]_i_1_n_0\
    );
\data_p1[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(59),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(59),
      O => \data_p1[59]_i_1_n_0\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(5),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(5),
      O => \data_p1[5]_i_1__0_n_0\
    );
\data_p1[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(60),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(60),
      O => \data_p1[60]_i_1_n_0\
    );
\data_p1[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(61),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(61),
      O => \data_p1[61]_i_1_n_0\
    );
\data_p1[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(62),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(62),
      O => \data_p1[62]_i_1_n_0\
    );
\data_p1[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(63),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(63),
      O => \data_p1[63]_i_1_n_0\
    );
\data_p1[64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(64),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(64),
      O => \data_p1[64]_i_1_n_0\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(6),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(6),
      O => \data_p1[6]_i_1__0_n_0\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(7),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(7),
      O => \data_p1[7]_i_1__0_n_0\
    );
\data_p1[81]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A020AAAAF030"
    )
        port map (
      I0 => m_ready,
      I1 => \^s_ready_t_reg_0\,
      I2 => s_ready_t_reg_1,
      I3 => if_full_n,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => load_p1
    );
\data_p1[81]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(81),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(65),
      O => \data_p1[81]_i_2_n_0\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(8),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(8),
      O => \data_p1[8]_i_1__0_n_0\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(9),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(9),
      O => \data_p1[9]_i_1__0_n_0\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_0\,
      Q => \data_p1_reg_n_0_[0]\,
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(17),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_0\,
      Q => \data_p1_reg_n_0_[1]\,
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_1_n_0\,
      Q => \^data_p1_reg[63]_0\(61),
      R => '0'
    );
\data_p1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[64]_i_1_n_0\,
      Q => p_1_in(0),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(4),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(5),
      R => '0'
    );
\data_p1_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[81]_i_2_n_0\,
      Q => p_1_in(17),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(6),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_0\,
      Q => \^data_p1_reg[63]_0\(7),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(30),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(31),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(32),
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(33),
      Q => data_p2(33),
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(34),
      Q => data_p2(34),
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(35),
      Q => data_p2(35),
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(36),
      Q => data_p2(36),
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(37),
      Q => data_p2(37),
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(38),
      Q => data_p2(38),
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(39),
      Q => data_p2(39),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(40),
      Q => data_p2(40),
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(41),
      Q => data_p2(41),
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(42),
      Q => data_p2(42),
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(43),
      Q => data_p2(43),
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(44),
      Q => data_p2(44),
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(45),
      Q => data_p2(45),
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(46),
      Q => data_p2(46),
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(47),
      Q => data_p2(47),
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(48),
      Q => data_p2(48),
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(49),
      Q => data_p2(49),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(50),
      Q => data_p2(50),
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(51),
      Q => data_p2(51),
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(52),
      Q => data_p2(52),
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(53),
      Q => data_p2(53),
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(54),
      Q => data_p2(54),
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(55),
      Q => data_p2(55),
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(56),
      Q => data_p2(56),
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(57),
      Q => data_p2(57),
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(58),
      Q => data_p2(58),
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(59),
      Q => data_p2(59),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(60),
      Q => data_p2(60),
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(61),
      Q => data_p2(61),
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(62),
      Q => data_p2(62),
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(63),
      Q => data_p2(63),
      R => '0'
    );
\data_p2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(64),
      Q => data_p2(64),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(65),
      Q => data_p2(81),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[81]_0\(0),
      D => D(9),
      Q => data_p2(9),
      R => '0'
    );
\end_from_4k[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(1),
      O => \end_from_4k[1]_i_2_n_0\
    );
\end_from_4k[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(0),
      O => \end_from_4k[1]_i_3_n_0\
    );
\end_from_4k[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \data_p1_reg_n_0_[1]\,
      O => \end_from_4k[1]_i_4_n_0\
    );
\end_from_4k[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \data_p1_reg_n_0_[0]\,
      O => \end_from_4k[1]_i_5_n_0\
    );
\end_from_4k[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(5),
      O => \end_from_4k[5]_i_2_n_0\
    );
\end_from_4k[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(4),
      O => \end_from_4k[5]_i_3_n_0\
    );
\end_from_4k[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(3),
      O => \end_from_4k[5]_i_4_n_0\
    );
\end_from_4k[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(2),
      O => \end_from_4k[5]_i_5_n_0\
    );
\end_from_4k[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(9),
      O => \end_from_4k[9]_i_2_n_0\
    );
\end_from_4k[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(8),
      O => \end_from_4k[9]_i_3_n_0\
    );
\end_from_4k[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(7),
      O => \end_from_4k[9]_i_4_n_0\
    );
\end_from_4k[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(6),
      O => \end_from_4k[9]_i_5_n_0\
    );
\end_from_4k_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \end_from_4k_reg[1]_i_1_n_0\,
      CO(2) => \end_from_4k_reg[1]_i_1_n_1\,
      CO(1) => \end_from_4k_reg[1]_i_1_n_2\,
      CO(0) => \end_from_4k_reg[1]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in(17),
      DI(2) => p_1_in(17),
      DI(1) => p_1_in(17),
      DI(0) => p_1_in(0),
      O(3 downto 2) => \data_p1_reg[81]_1\(1 downto 0),
      O(1 downto 0) => \NLW_end_from_4k_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \end_from_4k[1]_i_2_n_0\,
      S(2) => \end_from_4k[1]_i_3_n_0\,
      S(1) => \end_from_4k[1]_i_4_n_0\,
      S(0) => \end_from_4k[1]_i_5_n_0\
    );
\end_from_4k_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_from_4k_reg[1]_i_1_n_0\,
      CO(3) => \end_from_4k_reg[5]_i_1_n_0\,
      CO(2) => \end_from_4k_reg[5]_i_1_n_1\,
      CO(1) => \end_from_4k_reg[5]_i_1_n_2\,
      CO(0) => \end_from_4k_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in(17),
      DI(2) => p_1_in(17),
      DI(1) => p_1_in(17),
      DI(0) => p_1_in(17),
      O(3 downto 0) => \data_p1_reg[81]_1\(5 downto 2),
      S(3) => \end_from_4k[5]_i_2_n_0\,
      S(2) => \end_from_4k[5]_i_3_n_0\,
      S(1) => \end_from_4k[5]_i_4_n_0\,
      S(0) => \end_from_4k[5]_i_5_n_0\
    );
\end_from_4k_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_from_4k_reg[5]_i_1_n_0\,
      CO(3) => \NLW_end_from_4k_reg[9]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \end_from_4k_reg[9]_i_1_n_1\,
      CO(1) => \end_from_4k_reg[9]_i_1_n_2\,
      CO(0) => \end_from_4k_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_1_in(17),
      DI(1) => p_1_in(17),
      DI(0) => p_1_in(17),
      O(3 downto 0) => \data_p1_reg[81]_1\(9 downto 6),
      S(3) => \end_from_4k[9]_i_2_n_0\,
      S(2) => \end_from_4k[9]_i_3_n_0\,
      S(1) => \end_from_4k[9]_i_4_n_0\,
      S(0) => \end_from_4k[9]_i_5_n_0\
    );
last_sect_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => ap_rst_n,
      I3 => last_sect_reg,
      O => \state_reg[0]_3\
    );
req_handling_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCFFF88888888"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^p_16_in\,
      I3 => req_handling_reg,
      I4 => \^single_sect__18\,
      I5 => \sect_total_buf_reg[19]\,
      O => \state_reg[0]_2\
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFAAAA2AFFFF"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => s_ready_t_reg_1,
      I2 => if_full_n,
      I3 => m_ready,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \s_ready_t_i_1__1_n_0\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__1_n_0\,
      Q => \^s_ready_t_reg_0\,
      R => reset
    );
\sect_addr_buf[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200FFFF00000000"
    )
        port map (
      I0 => ost_ctrl_ready,
      I1 => \sect_total_buf_reg[19]_0\,
      I2 => m_axi_gmem_ARREADY,
      I3 => \sect_total_buf_reg[19]_1\,
      I4 => \sect_total_buf_reg[19]_2\,
      I5 => \sect_total_buf_reg[19]\,
      O => \^p_16_in\
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80F7"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(10),
      I3 => \sect_cnt_reg[0]\(0),
      O => \state_reg[0]_0\(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(20),
      I3 => plusOp(9),
      O => \state_reg[0]_0\(10)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(21),
      I3 => plusOp(10),
      O => \state_reg[0]_0\(11)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(22),
      I3 => plusOp(11),
      O => \state_reg[0]_0\(12)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(23),
      I3 => plusOp(12),
      O => \state_reg[0]_0\(13)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(24),
      I3 => plusOp(13),
      O => \state_reg[0]_0\(14)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(25),
      I3 => plusOp(14),
      O => \state_reg[0]_0\(15)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(26),
      I3 => plusOp(15),
      O => \state_reg[0]_0\(16)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(27),
      I3 => plusOp(16),
      O => \state_reg[0]_0\(17)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(28),
      I3 => plusOp(17),
      O => \state_reg[0]_0\(18)
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(29),
      I3 => plusOp(18),
      O => \state_reg[0]_0\(19)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(11),
      I3 => plusOp(0),
      O => \state_reg[0]_0\(1)
    );
\sect_cnt[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(30),
      I3 => plusOp(19),
      O => \state_reg[0]_0\(20)
    );
\sect_cnt[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(31),
      I3 => plusOp(20),
      O => \state_reg[0]_0\(21)
    );
\sect_cnt[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(32),
      I3 => plusOp(21),
      O => \state_reg[0]_0\(22)
    );
\sect_cnt[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(33),
      I3 => plusOp(22),
      O => \state_reg[0]_0\(23)
    );
\sect_cnt[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(34),
      I3 => plusOp(23),
      O => \state_reg[0]_0\(24)
    );
\sect_cnt[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(35),
      I3 => plusOp(24),
      O => \state_reg[0]_0\(25)
    );
\sect_cnt[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(36),
      I3 => plusOp(25),
      O => \state_reg[0]_0\(26)
    );
\sect_cnt[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(37),
      I3 => plusOp(26),
      O => \state_reg[0]_0\(27)
    );
\sect_cnt[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(38),
      I3 => plusOp(27),
      O => \state_reg[0]_0\(28)
    );
\sect_cnt[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(39),
      I3 => plusOp(28),
      O => \state_reg[0]_0\(29)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(12),
      I3 => plusOp(1),
      O => \state_reg[0]_0\(2)
    );
\sect_cnt[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(40),
      I3 => plusOp(29),
      O => \state_reg[0]_0\(30)
    );
\sect_cnt[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(41),
      I3 => plusOp(30),
      O => \state_reg[0]_0\(31)
    );
\sect_cnt[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(42),
      I3 => plusOp(31),
      O => \state_reg[0]_0\(32)
    );
\sect_cnt[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(43),
      I3 => plusOp(32),
      O => \state_reg[0]_0\(33)
    );
\sect_cnt[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(44),
      I3 => plusOp(33),
      O => \state_reg[0]_0\(34)
    );
\sect_cnt[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(45),
      I3 => plusOp(34),
      O => \state_reg[0]_0\(35)
    );
\sect_cnt[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(46),
      I3 => plusOp(35),
      O => \state_reg[0]_0\(36)
    );
\sect_cnt[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(47),
      I3 => plusOp(36),
      O => \state_reg[0]_0\(37)
    );
\sect_cnt[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(48),
      I3 => plusOp(37),
      O => \state_reg[0]_0\(38)
    );
\sect_cnt[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(49),
      I3 => plusOp(38),
      O => \state_reg[0]_0\(39)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(13),
      I3 => plusOp(2),
      O => \state_reg[0]_0\(3)
    );
\sect_cnt[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(50),
      I3 => plusOp(39),
      O => \state_reg[0]_0\(40)
    );
\sect_cnt[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(51),
      I3 => plusOp(40),
      O => \state_reg[0]_0\(41)
    );
\sect_cnt[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(52),
      I3 => plusOp(41),
      O => \state_reg[0]_0\(42)
    );
\sect_cnt[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(53),
      I3 => plusOp(42),
      O => \state_reg[0]_0\(43)
    );
\sect_cnt[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(54),
      I3 => plusOp(43),
      O => \state_reg[0]_0\(44)
    );
\sect_cnt[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(55),
      I3 => plusOp(44),
      O => \state_reg[0]_0\(45)
    );
\sect_cnt[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(56),
      I3 => plusOp(45),
      O => \state_reg[0]_0\(46)
    );
\sect_cnt[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(57),
      I3 => plusOp(46),
      O => \state_reg[0]_0\(47)
    );
\sect_cnt[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(58),
      I3 => plusOp(47),
      O => \state_reg[0]_0\(48)
    );
\sect_cnt[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(59),
      I3 => plusOp(48),
      O => \state_reg[0]_0\(49)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(14),
      I3 => plusOp(3),
      O => \state_reg[0]_0\(4)
    );
\sect_cnt[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(60),
      I3 => plusOp(49),
      O => \state_reg[0]_0\(50)
    );
\sect_cnt[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^p_16_in\,
      O => \state_reg[0]_1\(0)
    );
\sect_cnt[51]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(61),
      I3 => plusOp(50),
      O => \state_reg[0]_0\(51)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(15),
      I3 => plusOp(4),
      O => \state_reg[0]_0\(5)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(16),
      I3 => plusOp(5),
      O => \state_reg[0]_0\(6)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(17),
      I3 => plusOp(6),
      O => \state_reg[0]_0\(7)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(18),
      I3 => plusOp(7),
      O => \state_reg[0]_0\(8)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      I2 => \^data_p1_reg[63]_0\(19),
      I3 => plusOp(8),
      O => \state_reg[0]_0\(9)
    );
\sect_len_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \sect_len_buf[3]_i_3_n_0\,
      I5 => \sect_len_buf[3]_i_4_n_0\,
      O => \^single_sect__18\
    );
\sect_len_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => Q(9),
      I5 => Q(8),
      O => \sect_len_buf[3]_i_3_n_0\
    );
\sect_len_buf[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \sect_len_buf[3]_i_5_n_0\,
      I1 => Q(12),
      I2 => Q(13),
      I3 => Q(10),
      I4 => Q(11),
      O => \sect_len_buf[3]_i_4_n_0\
    );
\sect_len_buf[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(14),
      I1 => Q(15),
      I2 => Q(16),
      I3 => Q(17),
      I4 => Q(19),
      I5 => Q(18),
      O => \sect_len_buf[3]_i_5_n_0\
    );
\sect_total[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_ready,
      I1 => req_valid,
      O => E(0)
    );
\sect_total[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(4),
      O => \sect_total[3]_i_10_n_0\
    );
\sect_total[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(3),
      O => \sect_total[3]_i_11_n_0\
    );
\sect_total[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(2),
      O => \sect_total[3]_i_12_n_0\
    );
\sect_total[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(1),
      O => \sect_total[3]_i_13_n_0\
    );
\sect_total[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(0),
      O => \sect_total[3]_i_14_n_0\
    );
\sect_total[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \data_p1_reg_n_0_[1]\,
      O => \sect_total[3]_i_15_n_0\
    );
\sect_total[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \data_p1_reg_n_0_[0]\,
      O => \sect_total[3]_i_16_n_0\
    );
\sect_total[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(9),
      O => \sect_total[3]_i_4_n_0\
    );
\sect_total[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(8),
      O => \sect_total[3]_i_5_n_0\
    );
\sect_total[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(7),
      O => \sect_total[3]_i_6_n_0\
    );
\sect_total[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(6),
      O => \sect_total[3]_i_7_n_0\
    );
\sect_total[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in(17),
      I1 => \^data_p1_reg[63]_0\(5),
      O => \sect_total[3]_i_9_n_0\
    );
\sect_total_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[7]_i_1_n_0\,
      CO(3) => \sect_total_reg[11]_i_1_n_0\,
      CO(2) => \sect_total_reg[11]_i_1_n_1\,
      CO(1) => \sect_total_reg[11]_i_1_n_2\,
      CO(0) => \sect_total_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(11 downto 8),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\sect_total_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[11]_i_1_n_0\,
      CO(3) => \sect_total_reg[15]_i_1_n_0\,
      CO(2) => \sect_total_reg[15]_i_1_n_1\,
      CO(1) => \sect_total_reg[15]_i_1_n_2\,
      CO(0) => \sect_total_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(15 downto 12),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\sect_total_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[15]_i_1_n_0\,
      CO(3) => \NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \sect_total_reg[19]_i_2_n_1\,
      CO(1) => \sect_total_reg[19]_i_2_n_2\,
      CO(0) => \sect_total_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(19 downto 16),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\sect_total_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_2_n_0\,
      CO(3) => \sect_total_reg[3]_i_1_n_0\,
      CO(2) => \sect_total_reg[3]_i_1_n_1\,
      CO(1) => \sect_total_reg[3]_i_1_n_2\,
      CO(0) => \sect_total_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(3 downto 0),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\sect_total_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_3_n_0\,
      CO(3) => \sect_total_reg[3]_i_2_n_0\,
      CO(2) => \sect_total_reg[3]_i_2_n_1\,
      CO(1) => \sect_total_reg[3]_i_2_n_2\,
      CO(0) => \sect_total_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in(17),
      DI(2) => p_1_in(17),
      DI(1) => p_1_in(17),
      DI(0) => p_1_in(17),
      O(3 downto 0) => \NLW_sect_total_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \sect_total[3]_i_4_n_0\,
      S(2) => \sect_total[3]_i_5_n_0\,
      S(1) => \sect_total[3]_i_6_n_0\,
      S(0) => \sect_total[3]_i_7_n_0\
    );
\sect_total_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_8_n_0\,
      CO(3) => \sect_total_reg[3]_i_3_n_0\,
      CO(2) => \sect_total_reg[3]_i_3_n_1\,
      CO(1) => \sect_total_reg[3]_i_3_n_2\,
      CO(0) => \sect_total_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in(17),
      DI(2) => p_1_in(17),
      DI(1) => p_1_in(17),
      DI(0) => p_1_in(17),
      O(3 downto 0) => \NLW_sect_total_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \sect_total[3]_i_9_n_0\,
      S(2) => \sect_total[3]_i_10_n_0\,
      S(1) => \sect_total[3]_i_11_n_0\,
      S(0) => \sect_total[3]_i_12_n_0\
    );
\sect_total_reg[3]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_total_reg[3]_i_8_n_0\,
      CO(2) => \sect_total_reg[3]_i_8_n_1\,
      CO(1) => \sect_total_reg[3]_i_8_n_2\,
      CO(0) => \sect_total_reg[3]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => p_1_in(17),
      DI(2) => p_1_in(17),
      DI(1) => p_1_in(17),
      DI(0) => p_1_in(0),
      O(3 downto 0) => \NLW_sect_total_reg[3]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \sect_total[3]_i_13_n_0\,
      S(2) => \sect_total[3]_i_14_n_0\,
      S(1) => \sect_total[3]_i_15_n_0\,
      S(0) => \sect_total[3]_i_16_n_0\
    );
\sect_total_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_reg[3]_i_1_n_0\,
      CO(3) => \sect_total_reg[7]_i_1_n_0\,
      CO(2) => \sect_total_reg[7]_i_1_n_1\,
      CO(1) => \sect_total_reg[7]_i_1_n_2\,
      CO(0) => \sect_total_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[81]_0\(7 downto 4),
      S(3) => p_1_in(17),
      S(2) => p_1_in(17),
      S(1) => p_1_in(17),
      S(0) => p_1_in(17)
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF777F77A0000000"
    )
        port map (
      I0 => state(1),
      I1 => m_ready,
      I2 => \^s_ready_t_reg_0\,
      I3 => s_ready_t_reg_1,
      I4 => if_full_n,
      I5 => req_valid,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5FDFDFDF5F5FDFD"
    )
        port map (
      I0 => req_valid,
      I1 => state(1),
      I2 => m_ready,
      I3 => if_full_n,
      I4 => s_ready_t_reg_1,
      I5 => \^s_ready_t_reg_0\,
      O => \state[1]_i_1__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => req_valid,
      R => reset
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_0\,
      Q => state(1),
      S => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice__parameterized6\ is
  port (
    m_axi_gmem_BREADY : out STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice__parameterized6\ : entity is "Pooling_gmem_m_axi_reg_slice";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice__parameterized6\ is
  signal \FSM_sequential_state[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \^m_axi_gmem_bready\ : STD_LOGIC;
  signal \next_st__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_ready_t_i_1_n_0 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__6\ : label is "soft_lutpair317";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "zero:00,two:01,one:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "zero:00,two:01,one:10";
  attribute SOFT_HLUTNM of s_ready_t_i_1 : label is "soft_lutpair317";
begin
  m_axi_gmem_BREADY <= \^m_axi_gmem_bready\;
\FSM_sequential_state[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0038"
    )
        port map (
      I0 => \^m_axi_gmem_bready\,
      I1 => m_axi_gmem_BVALID,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => \FSM_sequential_state[1]_i_1__6_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next_st__0\(0),
      Q => \state__0\(0),
      R => reset
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1__6_n_0\,
      Q => \state__0\(1),
      R => reset
    );
\__3/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => m_axi_gmem_BVALID,
      O => \next_st__0\(0)
    );
s_ready_t_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC4F"
    )
        port map (
      I0 => m_axi_gmem_BVALID,
      I1 => \^m_axi_gmem_bready\,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => s_ready_t_i_1_n_0
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_0,
      Q => \^m_axi_gmem_bready\,
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_srl is
  port (
    re : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.dout_reg[65]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ARREADY_Dummy : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    tmp_valid_reg_0 : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_0\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_1\ : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    raddr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    reset : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_srl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_srl is
  signal \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][10]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][11]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][12]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][13]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][14]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][15]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][16]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][17]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][18]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][19]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][1]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][20]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][21]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][22]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][23]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][24]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][25]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][26]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][28]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][29]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][2]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][30]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][31]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][32]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][33]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][34]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][35]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][36]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][37]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][38]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][39]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][3]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][40]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][41]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][42]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][43]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][44]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][45]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][46]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][47]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][48]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][49]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][4]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][50]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][51]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][52]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][53]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][54]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][55]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][56]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][57]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][58]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][59]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][5]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][60]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][61]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][62]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][63]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][65]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][6]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][7]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][8]_srl6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[5][9]_srl6_n_0\ : STD_LOGIC;
  signal \^re\ : STD_LOGIC;
  signal rreq_pack : STD_LOGIC_VECTOR ( 65 to 65 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][0]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][0]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][0]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][10]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][10]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][10]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][11]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][11]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][11]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][12]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][12]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][12]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][13]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][13]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][13]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][14]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][14]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][14]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][15]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][15]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][15]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][16]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][16]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][16]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][17]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][17]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][17]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][18]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][18]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][18]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][19]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][19]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][19]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][1]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][1]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][1]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][20]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][20]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][20]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][21]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][21]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][21]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][22]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][22]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][22]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][23]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][23]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][23]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][24]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][24]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][24]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][25]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][25]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][25]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][26]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][26]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][26]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][27]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][27]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][27]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][28]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][28]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][28]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][29]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][29]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][29]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][2]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][2]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][2]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][30]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][30]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][30]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][31]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][31]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][31]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][32]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][32]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][32]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][33]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][33]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][33]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][34]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][34]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][34]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][35]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][35]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][35]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][36]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][36]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][36]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][37]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][37]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][37]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][38]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][38]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][38]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][39]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][39]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][39]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][3]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][3]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][3]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][40]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][40]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][40]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][41]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][41]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][41]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][42]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][42]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][42]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][43]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][43]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][43]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][44]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][44]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][44]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][45]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][45]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][45]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][46]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][46]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][46]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][47]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][47]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][47]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][48]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][48]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][48]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][49]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][49]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][49]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][4]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][4]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][4]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][50]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][50]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][50]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][51]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][51]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][51]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][52]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][52]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][52]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][53]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][53]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][53]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][54]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][54]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][54]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][55]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][55]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][55]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][56]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][56]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][56]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][57]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][57]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][57]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][58]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][58]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][58]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][59]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][59]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][59]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][5]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][5]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][5]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][60]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][60]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][60]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][61]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][61]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][61]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][62]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][62]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][62]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][63]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][63]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][63]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][65]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][65]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][65]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][6]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][6]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][6]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][7]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][7]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][7]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][8]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][8]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][8]_srl6 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[5][9]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[5][9]_srl6\ : label is "U0/\gmem_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][9]_srl6 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_len[17]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of tmp_valid_i_1 : label is "soft_lutpair339";
begin
  re <= \^re\;
\fifo_depth_gt1_gen.dout[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF0000"
    )
        port map (
      I0 => ARREADY_Dummy,
      I1 => tmp_valid_reg,
      I2 => tmp_valid_reg_0,
      I3 => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      I4 => \fifo_depth_gt1_gen.dout_reg[0]_1\,
      O => \^re\
    );
\fifo_depth_gt1_gen.dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_n_0\,
      Q => Q(0),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][10]_srl6_n_0\,
      Q => Q(10),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][11]_srl6_n_0\,
      Q => Q(11),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][12]_srl6_n_0\,
      Q => Q(12),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][13]_srl6_n_0\,
      Q => Q(13),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][14]_srl6_n_0\,
      Q => Q(14),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][15]_srl6_n_0\,
      Q => Q(15),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][16]_srl6_n_0\,
      Q => Q(16),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][17]_srl6_n_0\,
      Q => Q(17),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][18]_srl6_n_0\,
      Q => Q(18),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][19]_srl6_n_0\,
      Q => Q(19),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][1]_srl6_n_0\,
      Q => Q(1),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][20]_srl6_n_0\,
      Q => Q(20),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][21]_srl6_n_0\,
      Q => Q(21),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][22]_srl6_n_0\,
      Q => Q(22),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][23]_srl6_n_0\,
      Q => Q(23),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][24]_srl6_n_0\,
      Q => Q(24),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][25]_srl6_n_0\,
      Q => Q(25),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][26]_srl6_n_0\,
      Q => Q(26),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_n_0\,
      Q => Q(27),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][28]_srl6_n_0\,
      Q => Q(28),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][29]_srl6_n_0\,
      Q => Q(29),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][2]_srl6_n_0\,
      Q => Q(2),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][30]_srl6_n_0\,
      Q => Q(30),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][31]_srl6_n_0\,
      Q => Q(31),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][32]_srl6_n_0\,
      Q => Q(32),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][33]_srl6_n_0\,
      Q => Q(33),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][34]_srl6_n_0\,
      Q => Q(34),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][35]_srl6_n_0\,
      Q => Q(35),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][36]_srl6_n_0\,
      Q => Q(36),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][37]_srl6_n_0\,
      Q => Q(37),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][38]_srl6_n_0\,
      Q => Q(38),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][39]_srl6_n_0\,
      Q => Q(39),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][3]_srl6_n_0\,
      Q => Q(3),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][40]_srl6_n_0\,
      Q => Q(40),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][41]_srl6_n_0\,
      Q => Q(41),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][42]_srl6_n_0\,
      Q => Q(42),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][43]_srl6_n_0\,
      Q => Q(43),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][44]_srl6_n_0\,
      Q => Q(44),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][45]_srl6_n_0\,
      Q => Q(45),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][46]_srl6_n_0\,
      Q => Q(46),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][47]_srl6_n_0\,
      Q => Q(47),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][48]_srl6_n_0\,
      Q => Q(48),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][49]_srl6_n_0\,
      Q => Q(49),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][4]_srl6_n_0\,
      Q => Q(4),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][50]_srl6_n_0\,
      Q => Q(50),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][51]_srl6_n_0\,
      Q => Q(51),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][52]_srl6_n_0\,
      Q => Q(52),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][53]_srl6_n_0\,
      Q => Q(53),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][54]_srl6_n_0\,
      Q => Q(54),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][55]_srl6_n_0\,
      Q => Q(55),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][56]_srl6_n_0\,
      Q => Q(56),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][57]_srl6_n_0\,
      Q => Q(57),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][58]_srl6_n_0\,
      Q => Q(58),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][59]_srl6_n_0\,
      Q => Q(59),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][5]_srl6_n_0\,
      Q => Q(5),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][60]_srl6_n_0\,
      Q => Q(60),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][61]_srl6_n_0\,
      Q => Q(61),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][62]_srl6_n_0\,
      Q => Q(62),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][63]_srl6_n_0\,
      Q => Q(63),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][65]_srl6_n_0\,
      Q => rreq_pack(65),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][6]_srl6_n_0\,
      Q => Q(6),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][7]_srl6_n_0\,
      Q => Q(7),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][8]_srl6_n_0\,
      Q => Q(8),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^re\,
      D => \fifo_depth_gt1_gen.mem_reg[5][9]_srl6_n_0\,
      Q => Q(9),
      R => reset
    );
\fifo_depth_gt1_gen.mem_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(0),
      Q => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(10),
      Q => \fifo_depth_gt1_gen.mem_reg[5][10]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(11),
      Q => \fifo_depth_gt1_gen.mem_reg[5][11]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(12),
      Q => \fifo_depth_gt1_gen.mem_reg[5][12]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(13),
      Q => \fifo_depth_gt1_gen.mem_reg[5][13]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][14]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(14),
      Q => \fifo_depth_gt1_gen.mem_reg[5][14]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][15]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(15),
      Q => \fifo_depth_gt1_gen.mem_reg[5][15]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][16]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(16),
      Q => \fifo_depth_gt1_gen.mem_reg[5][16]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(17),
      Q => \fifo_depth_gt1_gen.mem_reg[5][17]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(18),
      Q => \fifo_depth_gt1_gen.mem_reg[5][18]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][19]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(19),
      Q => \fifo_depth_gt1_gen.mem_reg[5][19]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(1),
      Q => \fifo_depth_gt1_gen.mem_reg[5][1]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][20]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(20),
      Q => \fifo_depth_gt1_gen.mem_reg[5][20]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][21]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(21),
      Q => \fifo_depth_gt1_gen.mem_reg[5][21]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][22]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(22),
      Q => \fifo_depth_gt1_gen.mem_reg[5][22]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][23]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(23),
      Q => \fifo_depth_gt1_gen.mem_reg[5][23]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][24]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(24),
      Q => \fifo_depth_gt1_gen.mem_reg[5][24]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][25]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(25),
      Q => \fifo_depth_gt1_gen.mem_reg[5][25]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][26]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(26),
      Q => \fifo_depth_gt1_gen.mem_reg[5][26]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][27]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(27),
      Q => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][28]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(28),
      Q => \fifo_depth_gt1_gen.mem_reg[5][28]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][29]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(29),
      Q => \fifo_depth_gt1_gen.mem_reg[5][29]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(2),
      Q => \fifo_depth_gt1_gen.mem_reg[5][2]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][30]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(30),
      Q => \fifo_depth_gt1_gen.mem_reg[5][30]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][31]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(31),
      Q => \fifo_depth_gt1_gen.mem_reg[5][31]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][32]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(32),
      Q => \fifo_depth_gt1_gen.mem_reg[5][32]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][33]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(33),
      Q => \fifo_depth_gt1_gen.mem_reg[5][33]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][34]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(34),
      Q => \fifo_depth_gt1_gen.mem_reg[5][34]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][35]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(35),
      Q => \fifo_depth_gt1_gen.mem_reg[5][35]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][36]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(36),
      Q => \fifo_depth_gt1_gen.mem_reg[5][36]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][37]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(37),
      Q => \fifo_depth_gt1_gen.mem_reg[5][37]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][38]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(38),
      Q => \fifo_depth_gt1_gen.mem_reg[5][38]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][39]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(39),
      Q => \fifo_depth_gt1_gen.mem_reg[5][39]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(3),
      Q => \fifo_depth_gt1_gen.mem_reg[5][3]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][40]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(40),
      Q => \fifo_depth_gt1_gen.mem_reg[5][40]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][41]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(41),
      Q => \fifo_depth_gt1_gen.mem_reg[5][41]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][42]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(42),
      Q => \fifo_depth_gt1_gen.mem_reg[5][42]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][43]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(43),
      Q => \fifo_depth_gt1_gen.mem_reg[5][43]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][44]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(44),
      Q => \fifo_depth_gt1_gen.mem_reg[5][44]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][45]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(45),
      Q => \fifo_depth_gt1_gen.mem_reg[5][45]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][46]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(46),
      Q => \fifo_depth_gt1_gen.mem_reg[5][46]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][47]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(47),
      Q => \fifo_depth_gt1_gen.mem_reg[5][47]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][48]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(48),
      Q => \fifo_depth_gt1_gen.mem_reg[5][48]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][49]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(49),
      Q => \fifo_depth_gt1_gen.mem_reg[5][49]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(4),
      Q => \fifo_depth_gt1_gen.mem_reg[5][4]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][50]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(50),
      Q => \fifo_depth_gt1_gen.mem_reg[5][50]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][51]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(51),
      Q => \fifo_depth_gt1_gen.mem_reg[5][51]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][52]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(52),
      Q => \fifo_depth_gt1_gen.mem_reg[5][52]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][53]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(53),
      Q => \fifo_depth_gt1_gen.mem_reg[5][53]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][54]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(54),
      Q => \fifo_depth_gt1_gen.mem_reg[5][54]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][55]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(55),
      Q => \fifo_depth_gt1_gen.mem_reg[5][55]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][56]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(56),
      Q => \fifo_depth_gt1_gen.mem_reg[5][56]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][57]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(57),
      Q => \fifo_depth_gt1_gen.mem_reg[5][57]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][58]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(58),
      Q => \fifo_depth_gt1_gen.mem_reg[5][58]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][59]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(59),
      Q => \fifo_depth_gt1_gen.mem_reg[5][59]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(5),
      Q => \fifo_depth_gt1_gen.mem_reg[5][5]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][60]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(60),
      Q => \fifo_depth_gt1_gen.mem_reg[5][60]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][61]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(61),
      Q => \fifo_depth_gt1_gen.mem_reg[5][61]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][62]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(62),
      Q => \fifo_depth_gt1_gen.mem_reg[5][62]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][63]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(63),
      Q => \fifo_depth_gt1_gen.mem_reg[5][63]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][65]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => '1',
      Q => \fifo_depth_gt1_gen.mem_reg[5][65]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(6),
      Q => \fifo_depth_gt1_gen.mem_reg[5][6]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(7),
      Q => \fifo_depth_gt1_gen.mem_reg[5][7]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(8),
      Q => \fifo_depth_gt1_gen.mem_reg[5][8]_srl6_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => raddr(0),
      A1 => raddr(1),
      A2 => raddr(2),
      A3 => '0',
      CE => we_0,
      CLK => ap_clk,
      D => \in\(9),
      Q => \fifo_depth_gt1_gen.mem_reg[5][9]_srl6_n_0\
    );
\tmp_len[17]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rreq_pack(65),
      O => D(0)
    );
tmp_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFAA3F00"
    )
        port map (
      I0 => rreq_pack(65),
      I1 => ARREADY_Dummy,
      I2 => tmp_valid_reg,
      I3 => tmp_valid_reg_0,
      I4 => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      O => \fifo_depth_gt1_gen.dout_reg[65]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_srl__parameterized1\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.mOutPtr_reg[1]\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \fifo_srl_gen.raddr_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \fifo_depth_gt1_gen.empty_n_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.dout_reg[0]_0\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[2]_0\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \fifo_depth_gt1_gen.dout_reg[2]_1\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.empty_n_reg_0\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[0]\ : in STD_LOGIC;
    ARREADY_Dummy : in STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \fifo_depth_gt1_gen.full_n_reg\ : in STD_LOGIC;
    dout_vld_reg : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fifo_srl_gen.raddr1__0\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.dout_reg[3]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.dout_reg[3]_4\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.dout_reg[3]_5\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_1\ : in STD_LOGIC;
    p_10_in : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_2\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[3]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \fifo_depth_gt1_gen.dout_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_srl__parameterized1\ : entity is "Pooling_gmem_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_srl__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_srl__parameterized1\ is
  signal \bus_wide_gen.end_offset\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus_wide_gen.split_cnt__5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^fifo_depth_gt1_gen.dout_reg[0]_0\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.dout_reg[3]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \fifo_depth_gt1_gen.dout_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.dout_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\ : STD_LOGIC;
  signal \pop__1\ : STD_LOGIC;
  signal re : STD_LOGIC;
  signal we : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_1__0\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[3]_i_1__0\ : label is "soft_lutpair325";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 ";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__0\ : label is "soft_lutpair327";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][1]_srl15\ : label is "U0/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][1]_srl15\ : label is "U0/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_i_1\ : label is "soft_lutpair327";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15\ : label is "U0/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15\ : label is "U0/\gmem_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 ";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[1]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[2]_i_1\ : label is "soft_lutpair326";
begin
  \fifo_depth_gt1_gen.dout_reg[0]_0\ <= \^fifo_depth_gt1_gen.dout_reg[0]_0\;
  \fifo_depth_gt1_gen.dout_reg[3]_0\(1 downto 0) <= \^fifo_depth_gt1_gen.dout_reg[3]_0\(1 downto 0);
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0008200A0000082"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]_0\(0),
      I1 => \fifo_depth_gt1_gen.dout_reg_n_0_[0]\,
      I2 => \bus_wide_gen.split_cnt__5\(0),
      I3 => \bus_wide_gen.split_cnt__5\(1),
      I4 => \fifo_depth_gt1_gen.dout_reg[3]_5\,
      I5 => \fifo_depth_gt1_gen.dout_reg_n_0_[1]\,
      O => \^fifo_depth_gt1_gen.dout_reg[0]_0\
    );
\bus_wide_gen.data_buf[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFF00000000"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.dout_reg[3]_0\(0),
      I1 => \^fifo_depth_gt1_gen.dout_reg[3]_0\(1),
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]_1\,
      I3 => \fifo_depth_gt1_gen.dout_reg[3]_3\(0),
      I4 => \fifo_depth_gt1_gen.dout_reg[3]_4\,
      I5 => p_10_in,
      O => \fifo_depth_gt1_gen.dout_reg[2]_0\
    );
\bus_wide_gen.data_buf[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.dout_reg[3]_0\(0),
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_1\,
      I2 => \fifo_depth_gt1_gen.dout_reg[3]_3\(0),
      I3 => \fifo_depth_gt1_gen.dout_reg[3]_4\,
      I4 => p_10_in,
      I5 => \^fifo_depth_gt1_gen.dout_reg[3]_0\(1),
      O => \fifo_depth_gt1_gen.dout_reg[2]_1\
    );
\bus_wide_gen.split_cnt_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E00"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_0\(0),
      I2 => \bus_wide_gen.split_cnt__5\(0),
      I3 => ap_rst_n,
      I4 => \^fifo_depth_gt1_gen.dout_reg[0]_0\,
      O => \bus_wide_gen.split_cnt_buf_reg[0]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EE20000"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]_2\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_0\(0),
      I2 => \bus_wide_gen.split_cnt__5\(1),
      I3 => \bus_wide_gen.split_cnt__5\(0),
      I4 => ap_rst_n,
      I5 => \^fifo_depth_gt1_gen.dout_reg[0]_0\,
      O => \bus_wide_gen.split_cnt_buf_reg[1]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20FF00FF00FF00"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.dout_reg[3]_0\(1),
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]_1\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[1]_2\,
      I4 => \fifo_depth_gt1_gen.dout_reg[3]_4\,
      I5 => \fifo_depth_gt1_gen.dout_reg[3]_3\(0),
      O => \bus_wide_gen.split_cnt__5\(1)
    );
\bus_wide_gen.split_cnt_buf[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCECCCCCCCCCCCCC"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.dout_reg[3]_0\(0),
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]_1\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[1]_2\,
      I4 => \fifo_depth_gt1_gen.dout_reg[3]_4\,
      I5 => \fifo_depth_gt1_gen.dout_reg[3]_3\(0),
      O => \bus_wide_gen.split_cnt__5\(0)
    );
dout_vld_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEEEEE"
    )
        port map (
      I0 => dout_vld_reg,
      I1 => \fifo_depth_gt1_gen.dout_reg[3]_4\,
      I2 => \^fifo_depth_gt1_gen.dout_reg[0]_0\,
      I3 => \fifo_depth_gt1_gen.dout_reg[3]_2\(0),
      I4 => \fifo_depth_gt1_gen.dout_reg[3]_3\(0),
      O => \fifo_depth_gt1_gen.empty_n_reg_0\
    );
\fifo_depth_gt1_gen.dout[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5550000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[3]_4\,
      I1 => \fifo_depth_gt1_gen.dout_reg[3]_3\(0),
      I2 => \fifo_depth_gt1_gen.dout_reg[3]_2\(0),
      I3 => \^fifo_depth_gt1_gen.dout_reg[0]_0\,
      I4 => dout_vld_reg,
      O => re
    );
\fifo_depth_gt1_gen.dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => re,
      D => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg_n_0_[0]\,
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => re,
      D => \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\,
      Q => \fifo_depth_gt1_gen.dout_reg_n_0_[1]\,
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => re,
      D => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[3]_0\(0),
      R => reset
    );
\fifo_depth_gt1_gen.dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => re,
      D => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\,
      Q => \^fifo_depth_gt1_gen.dout_reg[3]_0\(1),
      R => reset
    );
\fifo_depth_gt1_gen.empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \pop__1\,
      I5 => Q(4),
      O => \fifo_depth_gt1_gen.mOutPtr_reg[1]_0\
    );
\fifo_depth_gt1_gen.full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666646666666"
    )
        port map (
      I0 => we,
      I1 => re,
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(2),
      I5 => \fifo_depth_gt1_gen.full_n_reg\,
      O => \fifo_depth_gt1_gen.mOutPtr_reg[1]\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF40004000BFFF"
    )
        port map (
      I0 => re,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      I2 => ARREADY_Dummy,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg[0]\,
      I4 => Q(1),
      I5 => Q(0),
      O => D(0)
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \pop__1\,
      I3 => Q(2),
      O => D(1)
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \pop__1\,
      I4 => Q(3),
      O => D(2)
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => re,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg[0]\,
      I2 => ARREADY_Dummy,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      O => E(0)
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \pop__1\,
      I5 => Q(4),
      O => D(3)
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA22222222"
    )
        port map (
      I0 => we,
      I1 => dout_vld_reg,
      I2 => \^fifo_depth_gt1_gen.dout_reg[0]_0\,
      I3 => \fifo_depth_gt1_gen.dout_reg[3]_2\(0),
      I4 => \fifo_depth_gt1_gen.dout_reg[3]_3\(0),
      I5 => \fifo_depth_gt1_gen.dout_reg[3]_4\,
      O => \pop__1\
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[3]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[3]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[3]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[3]_1\(3),
      CE => we,
      CLK => ap_clk,
      D => \bus_wide_gen.end_offset\(0),
      Q => \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      I1 => ARREADY_Dummy,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg[0]\,
      O => we
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[3]_6\(0),
      I1 => \fifo_depth_gt1_gen.dout_reg[1]_0\(0),
      O => \bus_wide_gen.end_offset\(0)
    );
\fifo_depth_gt1_gen.mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[3]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[3]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[3]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[3]_1\(3),
      CE => we,
      CLK => ap_clk,
      D => \bus_wide_gen.end_offset\(1),
      Q => \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[3]_6\(0),
      I1 => \fifo_depth_gt1_gen.dout_reg[1]_0\(0),
      I2 => \fifo_depth_gt1_gen.dout_reg[1]_0\(1),
      I3 => \fifo_depth_gt1_gen.dout_reg[3]_6\(1),
      O => \bus_wide_gen.end_offset\(1)
    );
\fifo_depth_gt1_gen.mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[3]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[3]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[3]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[3]_1\(3),
      CE => we,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[3]_6\(0),
      Q => \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \fifo_depth_gt1_gen.dout_reg[3]_1\(0),
      A1 => \fifo_depth_gt1_gen.dout_reg[3]_1\(1),
      A2 => \fifo_depth_gt1_gen.dout_reg[3]_1\(2),
      A3 => \fifo_depth_gt1_gen.dout_reg[3]_1\(3),
      CE => we,
      CLK => ap_clk,
      D => \fifo_depth_gt1_gen.dout_reg[3]_6\(1),
      Q => \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[3]_1\(0),
      I1 => dout_vld_reg,
      I2 => \pop__1\,
      I3 => \fifo_depth_gt1_gen.dout_reg[3]_1\(1),
      O => \fifo_srl_gen.raddr_reg[1]\(0)
    );
\fifo_srl_gen.raddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80F807"
    )
        port map (
      I0 => \pop__1\,
      I1 => dout_vld_reg,
      I2 => \fifo_depth_gt1_gen.dout_reg[3]_1\(0),
      I3 => \fifo_depth_gt1_gen.dout_reg[3]_1\(2),
      I4 => \fifo_depth_gt1_gen.dout_reg[3]_1\(1),
      O => \fifo_srl_gen.raddr_reg[1]\(1)
    );
\fifo_srl_gen.raddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAAAAC0000000"
    )
        port map (
      I0 => \fifo_srl_gen.raddr1__0\,
      I1 => dout_vld_reg,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg[0]\,
      I3 => ARREADY_Dummy,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      I5 => re,
      O => \fifo_depth_gt1_gen.empty_n_reg\(0)
    );
\fifo_srl_gen.raddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[3]_1\(1),
      I1 => \pop__1\,
      I2 => dout_vld_reg,
      I3 => \fifo_depth_gt1_gen.dout_reg[3]_1\(0),
      I4 => \fifo_depth_gt1_gen.dout_reg[3]_1\(3),
      I5 => \fifo_depth_gt1_gen.dout_reg[3]_1\(2),
      O => \fifo_srl_gen.raddr_reg[1]\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_srl__parameterized9\ is
  port (
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    re : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_srl__parameterized9\ : entity is "Pooling_gmem_m_axi_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_srl__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_srl__parameterized9\ is
  signal if_dout : STD_LOGIC;
begin
\fifo_depth_gt1_gen.dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => re,
      D => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      Q => if_dout,
      R => reset
    );
mem_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg(0),
      I1 => mem_reg_0,
      I2 => if_dout,
      O => din(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_max_pool_image_temp_RAM_AUTO_1R1W is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter10 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_max_pool_image_temp_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_max_pool_image_temp_RAM_AUTO_1R1W is
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 31752;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "U0/max_pool_image_temp_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => ram_reg_0(7 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(31 downto 8),
      DOADO(7 downto 0) => D(7 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ce0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => ap_enable_reg_pp0_iter10,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_max_pool_image_temp_RAM_AUTO_1R1W_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter10 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    min_pool_image_temp_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_max_pool_image_temp_RAM_AUTO_1R1W_0 : entity is "Pooling_max_pool_image_temp_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_max_pool_image_temp_RAM_AUTO_1R1W_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_max_pool_image_temp_RAM_AUTO_1R1W_0 is
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 31752;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "U0/min_pool_image_temp_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => min_pool_image_temp_d0(7 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(31 downto 8),
      DOADO(7 downto 0) => D(7 downto 0),
      DOBDO(31 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_0,
      ENBWREN => '0',
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => ap_enable_reg_pp0_iter10,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 is
  port (
    \gmem_addr_reg_417_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp0_iter3 : out STD_LOGIC;
    grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \bus_wide_gen.ready_for_data__0\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_start_reg : out STD_LOGIC;
    \add_ln45_reg_458_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \max_val_reg_453_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    gmem_RVALID : in STD_LOGIC;
    \icmp_ln36_reg_383_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln36_reg_383_reg[0]_1\ : in STD_LOGIC;
    gmem_ARREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \bus_wide_gen.data_valid_reg\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_RREADY : in STD_LOGIC;
    grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR : in STD_LOGIC_VECTOR ( 36 downto 0 );
    ap_start : in STD_LOGIC;
    \gmem_addr_read_1_reg_435_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2 is
  signal add_ln35_1_fu_155_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln36_fu_275_p2 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal add_ln37_1_fu_258_p2 : STD_LOGIC_VECTOR ( 63 downto 7 );
  signal add_ln37_2_fu_211_p2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal add_ln37_2_reg_406 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal add_ln37_2_reg_4060 : STD_LOGIC;
  signal \add_ln37_2_reg_406[3]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln37_2_reg_406[3]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln37_2_reg_406[3]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln37_2_reg_406[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln37_2_reg_406[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln37_2_reg_406[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[51]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[51]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[55]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[55]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[55]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[59]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[59]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[59]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[59]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[63]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[63]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[63]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln37_2_reg_406_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal add_ln37_fu_253_p2 : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal add_ln45_fu_338_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln45_reg_458[11]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln45_reg_458[11]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln45_reg_458[11]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln45_reg_458[11]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln45_reg_458[3]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln45_reg_458[3]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln45_reg_458[3]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln45_reg_458[3]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln45_reg_458[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln45_reg_458[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln45_reg_458[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln45_reg_458[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln45_reg_458_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln45_reg_458_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln45_reg_458_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln45_reg_458_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln45_reg_458_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln45_reg_458_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln45_reg_458_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln45_reg_458_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln45_reg_458_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln45_reg_458_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln45_reg_458_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm18_out : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_0 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter3\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_i_1_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
  signal ap_ready : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_9_n_0\ : STD_LOGIC;
  signal col_fu_72 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal col_fu_720 : STD_LOGIC;
  signal col_fu_72011_out : STD_LOGIC;
  signal col_load_reg_378 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_2 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal gmem_addr_1_reg_423 : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal gmem_addr_1_reg_4230 : STD_LOGIC;
  signal \gmem_addr_1_reg_423[13]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423[13]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423[13]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423[13]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423[9]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423[9]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423[9]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[33]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[33]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[33]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[37]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[37]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[37]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[41]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[41]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[41]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[41]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[45]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[45]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[45]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[45]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[49]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[49]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[49]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[49]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[53]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[53]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[53]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[53]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[57]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[57]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[57]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[57]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[61]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[61]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[61]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[61]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[63]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal gmem_addr_read_1_reg_435 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmem_addr_read_1_reg_4350 : STD_LOGIC;
  signal gmem_addr_read_reg_429 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmem_addr_read_reg_4290 : STD_LOGIC;
  signal gmem_addr_reg_417 : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal \gmem_addr_reg_417[13]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417[13]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417[13]_i_4_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417[13]_i_5_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417[9]_i_2_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417[9]_i_3_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[33]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[33]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[33]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[37]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[37]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[37]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[41]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[41]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[41]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[41]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[45]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[45]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[45]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[45]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[49]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[49]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[49]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[49]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[53]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[53]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[53]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[53]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[57]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[57]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[57]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[57]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[61]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[61]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[61]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[61]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[63]_i_2_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_RREADY : STD_LOGIC;
  signal \icmp_ln35_reg_374[0]_i_1_n_0\ : STD_LOGIC;
  signal icmp_ln35_reg_374_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln35_reg_374_pp0_iter1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal icmp_ln35_reg_374_pp0_iter2_reg : STD_LOGIC;
  signal \icmp_ln35_reg_374_pp0_iter2_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln35_reg_374_reg_n_0_[0]\ : STD_LOGIC;
  signal \icmp_ln36_reg_383[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln36_reg_383_reg_n_0_[0]\ : STD_LOGIC;
  signal indvar_flatten_fu_80 : STD_LOGIC;
  signal indvar_flatten_fu_8012_out : STD_LOGIC;
  signal \indvar_flatten_fu_80[11]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_fu_80[11]_i_7_n_0\ : STD_LOGIC;
  signal \indvar_flatten_fu_80[11]_i_8_n_0\ : STD_LOGIC;
  signal \indvar_flatten_fu_80_reg_n_0_[0]\ : STD_LOGIC;
  signal \indvar_flatten_fu_80_reg_n_0_[10]\ : STD_LOGIC;
  signal \indvar_flatten_fu_80_reg_n_0_[11]\ : STD_LOGIC;
  signal \indvar_flatten_fu_80_reg_n_0_[1]\ : STD_LOGIC;
  signal \indvar_flatten_fu_80_reg_n_0_[2]\ : STD_LOGIC;
  signal \indvar_flatten_fu_80_reg_n_0_[3]\ : STD_LOGIC;
  signal \indvar_flatten_fu_80_reg_n_0_[4]\ : STD_LOGIC;
  signal \indvar_flatten_fu_80_reg_n_0_[5]\ : STD_LOGIC;
  signal \indvar_flatten_fu_80_reg_n_0_[6]\ : STD_LOGIC;
  signal \indvar_flatten_fu_80_reg_n_0_[7]\ : STD_LOGIC;
  signal \indvar_flatten_fu_80_reg_n_0_[8]\ : STD_LOGIC;
  signal \indvar_flatten_fu_80_reg_n_0_[9]\ : STD_LOGIC;
  signal \lshr_ln_reg_412_pp0_iter2_reg_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_412_pp0_iter2_reg_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_412_pp0_iter2_reg_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_412_pp0_iter2_reg_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_412_pp0_iter2_reg_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \lshr_ln_reg_412_pp0_iter2_reg_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal lshr_ln_reg_412_pp0_iter3_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal max_val_fu_328_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \max_val_reg_453[7]_i_10_n_0\ : STD_LOGIC;
  signal \max_val_reg_453[7]_i_3_n_0\ : STD_LOGIC;
  signal \max_val_reg_453[7]_i_4_n_0\ : STD_LOGIC;
  signal \max_val_reg_453[7]_i_5_n_0\ : STD_LOGIC;
  signal \max_val_reg_453[7]_i_6_n_0\ : STD_LOGIC;
  signal \max_val_reg_453[7]_i_7_n_0\ : STD_LOGIC;
  signal \max_val_reg_453[7]_i_8_n_0\ : STD_LOGIC;
  signal \max_val_reg_453[7]_i_9_n_0\ : STD_LOGIC;
  signal \max_val_reg_453_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \max_val_reg_453_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \max_val_reg_453_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \max_val_reg_453_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_shl_fu_310_p3 : STD_LOGIC_VECTOR ( 11 downto 6 );
  signal reg_127 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_1270 : STD_LOGIC;
  signal row_fu_760 : STD_LOGIC;
  signal row_fu_76_reg : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \select_ln35_1_reg_394[6]_i_2_n_0\ : STD_LOGIC;
  signal select_ln35_reg_389 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \select_ln35_reg_389[1]_i_1_n_0\ : STD_LOGIC;
  signal select_ln40_fu_289_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln40_reg_441 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \select_ln40_reg_441[7]_i_10_n_0\ : STD_LOGIC;
  signal \select_ln40_reg_441[7]_i_3_n_0\ : STD_LOGIC;
  signal \select_ln40_reg_441[7]_i_4_n_0\ : STD_LOGIC;
  signal \select_ln40_reg_441[7]_i_5_n_0\ : STD_LOGIC;
  signal \select_ln40_reg_441[7]_i_6_n_0\ : STD_LOGIC;
  signal \select_ln40_reg_441[7]_i_7_n_0\ : STD_LOGIC;
  signal \select_ln40_reg_441[7]_i_8_n_0\ : STD_LOGIC;
  signal \select_ln40_reg_441[7]_i_9_n_0\ : STD_LOGIC;
  signal \select_ln40_reg_441_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \select_ln40_reg_441_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln40_reg_441_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln40_reg_441_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal select_ln41_fu_300_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln41_reg_447 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \select_ln41_reg_447[7]_i_10_n_0\ : STD_LOGIC;
  signal \select_ln41_reg_447[7]_i_3_n_0\ : STD_LOGIC;
  signal \select_ln41_reg_447[7]_i_4_n_0\ : STD_LOGIC;
  signal \select_ln41_reg_447[7]_i_5_n_0\ : STD_LOGIC;
  signal \select_ln41_reg_447[7]_i_6_n_0\ : STD_LOGIC;
  signal \select_ln41_reg_447[7]_i_7_n_0\ : STD_LOGIC;
  signal \select_ln41_reg_447[7]_i_8_n_0\ : STD_LOGIC;
  signal \select_ln41_reg_447[7]_i_9_n_0\ : STD_LOGIC;
  signal \select_ln41_reg_447_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \select_ln41_reg_447_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln41_reg_447_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln41_reg_447_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal tmp_1_fu_231_p3 : STD_LOGIC_VECTOR ( 13 downto 8 );
  signal \tmp_reg_399_pp0_iter2_reg_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_reg_399_pp0_iter2_reg_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_reg_399_pp0_iter2_reg_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_reg_399_pp0_iter2_reg_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_reg_399_pp0_iter2_reg_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_reg_399_pp0_iter2_reg_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal \NLW_add_ln37_2_reg_406_reg[63]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln45_reg_458_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmem_addr_1_reg_423_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmem_addr_1_reg_423_reg[63]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmem_addr_1_reg_423_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gmem_addr_reg_417_reg[63]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmem_addr_reg_417_reg[63]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_max_val_reg_453_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln40_reg_441_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln41_reg_447_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln37_2_reg_406_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln37_2_reg_406_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln37_2_reg_406_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln37_2_reg_406_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln37_2_reg_406_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln37_2_reg_406_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln37_2_reg_406_reg[35]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln37_2_reg_406_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln37_2_reg_406_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln37_2_reg_406_reg[43]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln37_2_reg_406_reg[47]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln37_2_reg_406_reg[51]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln37_2_reg_406_reg[55]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln37_2_reg_406_reg[59]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln37_2_reg_406_reg[63]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln37_2_reg_406_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln45_reg_458_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln45_reg_458_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln45_reg_458_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair342";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_reg_i_1 : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter2_i_1 : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter3_i_1 : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_2 : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_9\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \col_fu_72[2]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \col_fu_72[3]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \col_fu_72[4]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \col_fu_72[5]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][10]_srl6_i_2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][11]_srl6_i_2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][12]_srl6_i_2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][13]_srl6_i_2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][14]_srl6_i_2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][15]_srl6_i_2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][16]_srl6_i_2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][17]_srl6_i_2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][18]_srl6_i_2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][19]_srl6_i_2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][20]_srl6_i_2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][21]_srl6_i_2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][22]_srl6_i_2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][23]_srl6_i_2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][24]_srl6_i_2\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][25]_srl6_i_2\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][7]_srl6_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][8]_srl6_i_2\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][9]_srl6_i_2\ : label is "soft_lutpair348";
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[13]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[21]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[25]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[29]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[33]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[37]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[41]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[45]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[49]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[53]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[57]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[61]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[9]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[13]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[21]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[25]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[29]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[33]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[37]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[41]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[45]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[49]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[53]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[57]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[61]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[63]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[9]_i_1\ : label is 35;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \lshr_ln_reg_412_pp0_iter2_reg_reg[0]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92/lshr_ln_reg_412_pp0_iter2_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \lshr_ln_reg_412_pp0_iter2_reg_reg[0]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92/lshr_ln_reg_412_pp0_iter2_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \lshr_ln_reg_412_pp0_iter2_reg_reg[1]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92/lshr_ln_reg_412_pp0_iter2_reg_reg ";
  attribute srl_name of \lshr_ln_reg_412_pp0_iter2_reg_reg[1]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92/lshr_ln_reg_412_pp0_iter2_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \lshr_ln_reg_412_pp0_iter2_reg_reg[2]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92/lshr_ln_reg_412_pp0_iter2_reg_reg ";
  attribute srl_name of \lshr_ln_reg_412_pp0_iter2_reg_reg[2]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92/lshr_ln_reg_412_pp0_iter2_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \lshr_ln_reg_412_pp0_iter2_reg_reg[3]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92/lshr_ln_reg_412_pp0_iter2_reg_reg ";
  attribute srl_name of \lshr_ln_reg_412_pp0_iter2_reg_reg[3]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92/lshr_ln_reg_412_pp0_iter2_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \lshr_ln_reg_412_pp0_iter2_reg_reg[4]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92/lshr_ln_reg_412_pp0_iter2_reg_reg ";
  attribute srl_name of \lshr_ln_reg_412_pp0_iter2_reg_reg[4]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92/lshr_ln_reg_412_pp0_iter2_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \lshr_ln_reg_412_pp0_iter2_reg_reg[5]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92/lshr_ln_reg_412_pp0_iter2_reg_reg ";
  attribute srl_name of \lshr_ln_reg_412_pp0_iter2_reg_reg[5]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92/lshr_ln_reg_412_pp0_iter2_reg_reg[5]_srl2 ";
  attribute SOFT_HLUTNM of \max_val_reg_453[0]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \max_val_reg_453[1]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \max_val_reg_453[2]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \max_val_reg_453[3]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \max_val_reg_453[4]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \max_val_reg_453[5]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \max_val_reg_453[6]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \max_val_reg_453[7]_i_1\ : label is "soft_lutpair368";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \max_val_reg_453_reg[7]_i_2\ : label is 11;
  attribute SOFT_HLUTNM of \select_ln35_1_reg_394[2]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \select_ln35_1_reg_394[3]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \select_ln35_1_reg_394[4]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \select_ln35_1_reg_394[6]_i_2\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \select_ln40_reg_441[0]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \select_ln40_reg_441[1]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \select_ln40_reg_441[2]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \select_ln40_reg_441[3]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \select_ln40_reg_441[4]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \select_ln40_reg_441[5]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \select_ln40_reg_441[6]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \select_ln40_reg_441[7]_i_1\ : label is "soft_lutpair360";
  attribute COMPARATOR_THRESHOLD of \select_ln40_reg_441_reg[7]_i_2\ : label is 11;
  attribute SOFT_HLUTNM of \select_ln41_reg_447[0]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \select_ln41_reg_447[1]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \select_ln41_reg_447[2]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \select_ln41_reg_447[3]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \select_ln41_reg_447[4]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \select_ln41_reg_447[5]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \select_ln41_reg_447[6]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \select_ln41_reg_447[7]_i_1\ : label is "soft_lutpair364";
  attribute COMPARATOR_THRESHOLD of \select_ln41_reg_447_reg[7]_i_2\ : label is 11;
  attribute srl_bus_name of \tmp_reg_399_pp0_iter2_reg_reg[0]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92/tmp_reg_399_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_reg_399_pp0_iter2_reg_reg[0]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92/tmp_reg_399_pp0_iter2_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \tmp_reg_399_pp0_iter2_reg_reg[1]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92/tmp_reg_399_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_reg_399_pp0_iter2_reg_reg[1]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92/tmp_reg_399_pp0_iter2_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \tmp_reg_399_pp0_iter2_reg_reg[2]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92/tmp_reg_399_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_reg_399_pp0_iter2_reg_reg[2]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92/tmp_reg_399_pp0_iter2_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \tmp_reg_399_pp0_iter2_reg_reg[3]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92/tmp_reg_399_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_reg_399_pp0_iter2_reg_reg[3]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92/tmp_reg_399_pp0_iter2_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \tmp_reg_399_pp0_iter2_reg_reg[4]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92/tmp_reg_399_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_reg_399_pp0_iter2_reg_reg[4]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92/tmp_reg_399_pp0_iter2_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \tmp_reg_399_pp0_iter2_reg_reg[5]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92/tmp_reg_399_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_reg_399_pp0_iter2_reg_reg[5]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92/tmp_reg_399_pp0_iter2_reg_reg[5]_srl2 ";
begin
  ap_enable_reg_pp0_iter3 <= \^ap_enable_reg_pp0_iter3\;
\add_ln37_2_reg_406[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \icmp_ln36_reg_383_reg_n_0_[0]\,
      I1 => col_load_reg_378(3),
      I2 => Q(3),
      O => \add_ln37_2_reg_406[3]_i_2_n_0\
    );
\add_ln37_2_reg_406[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \icmp_ln36_reg_383_reg_n_0_[0]\,
      I1 => col_load_reg_378(2),
      I2 => Q(2),
      O => \add_ln37_2_reg_406[3]_i_3_n_0\
    );
\add_ln37_2_reg_406[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \icmp_ln36_reg_383_reg_n_0_[0]\,
      I1 => col_load_reg_378(1),
      I2 => Q(1),
      O => \add_ln37_2_reg_406[3]_i_4_n_0\
    );
\add_ln37_2_reg_406[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD0D0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => gmem_ARREADY,
      I2 => \^ap_enable_reg_pp0_iter3\,
      I3 => gmem_RVALID,
      I4 => ap_CS_fsm_pp0_stage1,
      O => add_ln37_2_reg_4060
    );
\add_ln37_2_reg_406[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \icmp_ln36_reg_383_reg_n_0_[0]\,
      I1 => col_load_reg_378(6),
      I2 => Q(6),
      O => \add_ln37_2_reg_406[7]_i_2_n_0\
    );
\add_ln37_2_reg_406[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \icmp_ln36_reg_383_reg_n_0_[0]\,
      I1 => col_load_reg_378(5),
      I2 => Q(5),
      O => \add_ln37_2_reg_406[7]_i_3_n_0\
    );
\add_ln37_2_reg_406[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \icmp_ln36_reg_383_reg_n_0_[0]\,
      I1 => col_load_reg_378(4),
      I2 => Q(4),
      O => \add_ln37_2_reg_406[7]_i_4_n_0\
    );
\add_ln37_2_reg_406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(0),
      Q => add_ln37_2_reg_406(0),
      R => '0'
    );
\add_ln37_2_reg_406_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(10),
      Q => add_ln37_2_reg_406(10),
      R => '0'
    );
\add_ln37_2_reg_406_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(11),
      Q => add_ln37_2_reg_406(11),
      R => '0'
    );
\add_ln37_2_reg_406_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln37_2_reg_406_reg[7]_i_1_n_0\,
      CO(3) => \add_ln37_2_reg_406_reg[11]_i_1_n_0\,
      CO(2) => \add_ln37_2_reg_406_reg[11]_i_1_n_1\,
      CO(1) => \add_ln37_2_reg_406_reg[11]_i_1_n_2\,
      CO(0) => \add_ln37_2_reg_406_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_2_fu_211_p2(11 downto 8),
      S(3 downto 0) => Q(11 downto 8)
    );
\add_ln37_2_reg_406_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(12),
      Q => add_ln37_2_reg_406(12),
      R => '0'
    );
\add_ln37_2_reg_406_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(13),
      Q => add_ln37_2_reg_406(13),
      R => '0'
    );
\add_ln37_2_reg_406_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(14),
      Q => add_ln37_2_reg_406(14),
      R => '0'
    );
\add_ln37_2_reg_406_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(15),
      Q => add_ln37_2_reg_406(15),
      R => '0'
    );
\add_ln37_2_reg_406_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln37_2_reg_406_reg[11]_i_1_n_0\,
      CO(3) => \add_ln37_2_reg_406_reg[15]_i_1_n_0\,
      CO(2) => \add_ln37_2_reg_406_reg[15]_i_1_n_1\,
      CO(1) => \add_ln37_2_reg_406_reg[15]_i_1_n_2\,
      CO(0) => \add_ln37_2_reg_406_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_2_fu_211_p2(15 downto 12),
      S(3 downto 0) => Q(15 downto 12)
    );
\add_ln37_2_reg_406_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(16),
      Q => add_ln37_2_reg_406(16),
      R => '0'
    );
\add_ln37_2_reg_406_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(17),
      Q => add_ln37_2_reg_406(17),
      R => '0'
    );
\add_ln37_2_reg_406_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(18),
      Q => add_ln37_2_reg_406(18),
      R => '0'
    );
\add_ln37_2_reg_406_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(19),
      Q => add_ln37_2_reg_406(19),
      R => '0'
    );
\add_ln37_2_reg_406_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln37_2_reg_406_reg[15]_i_1_n_0\,
      CO(3) => \add_ln37_2_reg_406_reg[19]_i_1_n_0\,
      CO(2) => \add_ln37_2_reg_406_reg[19]_i_1_n_1\,
      CO(1) => \add_ln37_2_reg_406_reg[19]_i_1_n_2\,
      CO(0) => \add_ln37_2_reg_406_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_2_fu_211_p2(19 downto 16),
      S(3 downto 0) => Q(19 downto 16)
    );
\add_ln37_2_reg_406_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(1),
      Q => add_ln37_2_reg_406(1),
      R => '0'
    );
\add_ln37_2_reg_406_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(20),
      Q => add_ln37_2_reg_406(20),
      R => '0'
    );
\add_ln37_2_reg_406_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(21),
      Q => add_ln37_2_reg_406(21),
      R => '0'
    );
\add_ln37_2_reg_406_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(22),
      Q => add_ln37_2_reg_406(22),
      R => '0'
    );
\add_ln37_2_reg_406_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(23),
      Q => add_ln37_2_reg_406(23),
      R => '0'
    );
\add_ln37_2_reg_406_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln37_2_reg_406_reg[19]_i_1_n_0\,
      CO(3) => \add_ln37_2_reg_406_reg[23]_i_1_n_0\,
      CO(2) => \add_ln37_2_reg_406_reg[23]_i_1_n_1\,
      CO(1) => \add_ln37_2_reg_406_reg[23]_i_1_n_2\,
      CO(0) => \add_ln37_2_reg_406_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_2_fu_211_p2(23 downto 20),
      S(3 downto 0) => Q(23 downto 20)
    );
\add_ln37_2_reg_406_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(24),
      Q => add_ln37_2_reg_406(24),
      R => '0'
    );
\add_ln37_2_reg_406_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(25),
      Q => add_ln37_2_reg_406(25),
      R => '0'
    );
\add_ln37_2_reg_406_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(26),
      Q => add_ln37_2_reg_406(26),
      R => '0'
    );
\add_ln37_2_reg_406_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(27),
      Q => add_ln37_2_reg_406(27),
      R => '0'
    );
\add_ln37_2_reg_406_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln37_2_reg_406_reg[23]_i_1_n_0\,
      CO(3) => \add_ln37_2_reg_406_reg[27]_i_1_n_0\,
      CO(2) => \add_ln37_2_reg_406_reg[27]_i_1_n_1\,
      CO(1) => \add_ln37_2_reg_406_reg[27]_i_1_n_2\,
      CO(0) => \add_ln37_2_reg_406_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_2_fu_211_p2(27 downto 24),
      S(3 downto 0) => Q(27 downto 24)
    );
\add_ln37_2_reg_406_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(28),
      Q => add_ln37_2_reg_406(28),
      R => '0'
    );
\add_ln37_2_reg_406_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(29),
      Q => add_ln37_2_reg_406(29),
      R => '0'
    );
\add_ln37_2_reg_406_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(2),
      Q => add_ln37_2_reg_406(2),
      R => '0'
    );
\add_ln37_2_reg_406_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(30),
      Q => add_ln37_2_reg_406(30),
      R => '0'
    );
\add_ln37_2_reg_406_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(31),
      Q => add_ln37_2_reg_406(31),
      R => '0'
    );
\add_ln37_2_reg_406_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln37_2_reg_406_reg[27]_i_1_n_0\,
      CO(3) => \add_ln37_2_reg_406_reg[31]_i_1_n_0\,
      CO(2) => \add_ln37_2_reg_406_reg[31]_i_1_n_1\,
      CO(1) => \add_ln37_2_reg_406_reg[31]_i_1_n_2\,
      CO(0) => \add_ln37_2_reg_406_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_2_fu_211_p2(31 downto 28),
      S(3 downto 0) => Q(31 downto 28)
    );
\add_ln37_2_reg_406_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(32),
      Q => add_ln37_2_reg_406(32),
      R => '0'
    );
\add_ln37_2_reg_406_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(33),
      Q => add_ln37_2_reg_406(33),
      R => '0'
    );
\add_ln37_2_reg_406_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(34),
      Q => add_ln37_2_reg_406(34),
      R => '0'
    );
\add_ln37_2_reg_406_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(35),
      Q => add_ln37_2_reg_406(35),
      R => '0'
    );
\add_ln37_2_reg_406_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln37_2_reg_406_reg[31]_i_1_n_0\,
      CO(3) => \add_ln37_2_reg_406_reg[35]_i_1_n_0\,
      CO(2) => \add_ln37_2_reg_406_reg[35]_i_1_n_1\,
      CO(1) => \add_ln37_2_reg_406_reg[35]_i_1_n_2\,
      CO(0) => \add_ln37_2_reg_406_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_2_fu_211_p2(35 downto 32),
      S(3 downto 0) => Q(35 downto 32)
    );
\add_ln37_2_reg_406_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(36),
      Q => add_ln37_2_reg_406(36),
      R => '0'
    );
\add_ln37_2_reg_406_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(37),
      Q => add_ln37_2_reg_406(37),
      R => '0'
    );
\add_ln37_2_reg_406_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(38),
      Q => add_ln37_2_reg_406(38),
      R => '0'
    );
\add_ln37_2_reg_406_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(39),
      Q => add_ln37_2_reg_406(39),
      R => '0'
    );
\add_ln37_2_reg_406_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln37_2_reg_406_reg[35]_i_1_n_0\,
      CO(3) => \add_ln37_2_reg_406_reg[39]_i_1_n_0\,
      CO(2) => \add_ln37_2_reg_406_reg[39]_i_1_n_1\,
      CO(1) => \add_ln37_2_reg_406_reg[39]_i_1_n_2\,
      CO(0) => \add_ln37_2_reg_406_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_2_fu_211_p2(39 downto 36),
      S(3 downto 0) => Q(39 downto 36)
    );
\add_ln37_2_reg_406_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(3),
      Q => add_ln37_2_reg_406(3),
      R => '0'
    );
\add_ln37_2_reg_406_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln37_2_reg_406_reg[3]_i_1_n_0\,
      CO(2) => \add_ln37_2_reg_406_reg[3]_i_1_n_1\,
      CO(1) => \add_ln37_2_reg_406_reg[3]_i_1_n_2\,
      CO(0) => \add_ln37_2_reg_406_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => add_ln37_2_fu_211_p2(3 downto 0),
      S(3) => \add_ln37_2_reg_406[3]_i_2_n_0\,
      S(2) => \add_ln37_2_reg_406[3]_i_3_n_0\,
      S(1) => \add_ln37_2_reg_406[3]_i_4_n_0\,
      S(0) => Q(0)
    );
\add_ln37_2_reg_406_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(40),
      Q => add_ln37_2_reg_406(40),
      R => '0'
    );
\add_ln37_2_reg_406_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(41),
      Q => add_ln37_2_reg_406(41),
      R => '0'
    );
\add_ln37_2_reg_406_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(42),
      Q => add_ln37_2_reg_406(42),
      R => '0'
    );
\add_ln37_2_reg_406_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(43),
      Q => add_ln37_2_reg_406(43),
      R => '0'
    );
\add_ln37_2_reg_406_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln37_2_reg_406_reg[39]_i_1_n_0\,
      CO(3) => \add_ln37_2_reg_406_reg[43]_i_1_n_0\,
      CO(2) => \add_ln37_2_reg_406_reg[43]_i_1_n_1\,
      CO(1) => \add_ln37_2_reg_406_reg[43]_i_1_n_2\,
      CO(0) => \add_ln37_2_reg_406_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_2_fu_211_p2(43 downto 40),
      S(3 downto 0) => Q(43 downto 40)
    );
\add_ln37_2_reg_406_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(44),
      Q => add_ln37_2_reg_406(44),
      R => '0'
    );
\add_ln37_2_reg_406_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(45),
      Q => add_ln37_2_reg_406(45),
      R => '0'
    );
\add_ln37_2_reg_406_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(46),
      Q => add_ln37_2_reg_406(46),
      R => '0'
    );
\add_ln37_2_reg_406_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(47),
      Q => add_ln37_2_reg_406(47),
      R => '0'
    );
\add_ln37_2_reg_406_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln37_2_reg_406_reg[43]_i_1_n_0\,
      CO(3) => \add_ln37_2_reg_406_reg[47]_i_1_n_0\,
      CO(2) => \add_ln37_2_reg_406_reg[47]_i_1_n_1\,
      CO(1) => \add_ln37_2_reg_406_reg[47]_i_1_n_2\,
      CO(0) => \add_ln37_2_reg_406_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_2_fu_211_p2(47 downto 44),
      S(3 downto 0) => Q(47 downto 44)
    );
\add_ln37_2_reg_406_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(48),
      Q => add_ln37_2_reg_406(48),
      R => '0'
    );
\add_ln37_2_reg_406_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(49),
      Q => add_ln37_2_reg_406(49),
      R => '0'
    );
\add_ln37_2_reg_406_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(4),
      Q => add_ln37_2_reg_406(4),
      R => '0'
    );
\add_ln37_2_reg_406_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(50),
      Q => add_ln37_2_reg_406(50),
      R => '0'
    );
\add_ln37_2_reg_406_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(51),
      Q => add_ln37_2_reg_406(51),
      R => '0'
    );
\add_ln37_2_reg_406_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln37_2_reg_406_reg[47]_i_1_n_0\,
      CO(3) => \add_ln37_2_reg_406_reg[51]_i_1_n_0\,
      CO(2) => \add_ln37_2_reg_406_reg[51]_i_1_n_1\,
      CO(1) => \add_ln37_2_reg_406_reg[51]_i_1_n_2\,
      CO(0) => \add_ln37_2_reg_406_reg[51]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_2_fu_211_p2(51 downto 48),
      S(3 downto 0) => Q(51 downto 48)
    );
\add_ln37_2_reg_406_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(52),
      Q => add_ln37_2_reg_406(52),
      R => '0'
    );
\add_ln37_2_reg_406_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(53),
      Q => add_ln37_2_reg_406(53),
      R => '0'
    );
\add_ln37_2_reg_406_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(54),
      Q => add_ln37_2_reg_406(54),
      R => '0'
    );
\add_ln37_2_reg_406_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(55),
      Q => add_ln37_2_reg_406(55),
      R => '0'
    );
\add_ln37_2_reg_406_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln37_2_reg_406_reg[51]_i_1_n_0\,
      CO(3) => \add_ln37_2_reg_406_reg[55]_i_1_n_0\,
      CO(2) => \add_ln37_2_reg_406_reg[55]_i_1_n_1\,
      CO(1) => \add_ln37_2_reg_406_reg[55]_i_1_n_2\,
      CO(0) => \add_ln37_2_reg_406_reg[55]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_2_fu_211_p2(55 downto 52),
      S(3 downto 0) => Q(55 downto 52)
    );
\add_ln37_2_reg_406_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(56),
      Q => add_ln37_2_reg_406(56),
      R => '0'
    );
\add_ln37_2_reg_406_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(57),
      Q => add_ln37_2_reg_406(57),
      R => '0'
    );
\add_ln37_2_reg_406_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(58),
      Q => add_ln37_2_reg_406(58),
      R => '0'
    );
\add_ln37_2_reg_406_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(59),
      Q => add_ln37_2_reg_406(59),
      R => '0'
    );
\add_ln37_2_reg_406_reg[59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln37_2_reg_406_reg[55]_i_1_n_0\,
      CO(3) => \add_ln37_2_reg_406_reg[59]_i_1_n_0\,
      CO(2) => \add_ln37_2_reg_406_reg[59]_i_1_n_1\,
      CO(1) => \add_ln37_2_reg_406_reg[59]_i_1_n_2\,
      CO(0) => \add_ln37_2_reg_406_reg[59]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_2_fu_211_p2(59 downto 56),
      S(3 downto 0) => Q(59 downto 56)
    );
\add_ln37_2_reg_406_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(5),
      Q => add_ln37_2_reg_406(5),
      R => '0'
    );
\add_ln37_2_reg_406_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(60),
      Q => add_ln37_2_reg_406(60),
      R => '0'
    );
\add_ln37_2_reg_406_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(61),
      Q => add_ln37_2_reg_406(61),
      R => '0'
    );
\add_ln37_2_reg_406_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(62),
      Q => add_ln37_2_reg_406(62),
      R => '0'
    );
\add_ln37_2_reg_406_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(63),
      Q => add_ln37_2_reg_406(63),
      R => '0'
    );
\add_ln37_2_reg_406_reg[63]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln37_2_reg_406_reg[59]_i_1_n_0\,
      CO(3) => \NLW_add_ln37_2_reg_406_reg[63]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln37_2_reg_406_reg[63]_i_2_n_1\,
      CO(1) => \add_ln37_2_reg_406_reg[63]_i_2_n_2\,
      CO(0) => \add_ln37_2_reg_406_reg[63]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_2_fu_211_p2(63 downto 60),
      S(3 downto 0) => Q(63 downto 60)
    );
\add_ln37_2_reg_406_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(6),
      Q => add_ln37_2_reg_406(6),
      R => '0'
    );
\add_ln37_2_reg_406_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(7),
      Q => add_ln37_2_reg_406(7),
      R => '0'
    );
\add_ln37_2_reg_406_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln37_2_reg_406_reg[3]_i_1_n_0\,
      CO(3) => \add_ln37_2_reg_406_reg[7]_i_1_n_0\,
      CO(2) => \add_ln37_2_reg_406_reg[7]_i_1_n_1\,
      CO(1) => \add_ln37_2_reg_406_reg[7]_i_1_n_2\,
      CO(0) => \add_ln37_2_reg_406_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(6 downto 4),
      O(3 downto 0) => add_ln37_2_fu_211_p2(7 downto 4),
      S(3) => Q(7),
      S(2) => \add_ln37_2_reg_406[7]_i_2_n_0\,
      S(1) => \add_ln37_2_reg_406[7]_i_3_n_0\,
      S(0) => \add_ln37_2_reg_406[7]_i_4_n_0\
    );
\add_ln37_2_reg_406_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(8),
      Q => add_ln37_2_reg_406(8),
      R => '0'
    );
\add_ln37_2_reg_406_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => add_ln37_2_fu_211_p2(9),
      Q => add_ln37_2_reg_406(9),
      R => '0'
    );
\add_ln45_reg_458[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD000000FD00FD00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => gmem_ARREADY,
      I2 => \icmp_ln35_reg_374_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => gmem_RVALID,
      I5 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter10
    );
\add_ln45_reg_458[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_310_p3(11),
      O => \add_ln45_reg_458[11]_i_3_n_0\
    );
\add_ln45_reg_458[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_310_p3(10),
      O => \add_ln45_reg_458[11]_i_4_n_0\
    );
\add_ln45_reg_458[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_310_p3(9),
      O => \add_ln45_reg_458[11]_i_5_n_0\
    );
\add_ln45_reg_458[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_310_p3(8),
      O => \add_ln45_reg_458[11]_i_6_n_0\
    );
\add_ln45_reg_458[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => lshr_ln_reg_412_pp0_iter3_reg(3),
      I1 => p_shl_fu_310_p3(9),
      O => \add_ln45_reg_458[3]_i_2_n_0\
    );
\add_ln45_reg_458[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => lshr_ln_reg_412_pp0_iter3_reg(2),
      I1 => p_shl_fu_310_p3(8),
      O => \add_ln45_reg_458[3]_i_3_n_0\
    );
\add_ln45_reg_458[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => lshr_ln_reg_412_pp0_iter3_reg(1),
      I1 => p_shl_fu_310_p3(7),
      O => \add_ln45_reg_458[3]_i_4_n_0\
    );
\add_ln45_reg_458[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => lshr_ln_reg_412_pp0_iter3_reg(0),
      I1 => p_shl_fu_310_p3(6),
      O => \add_ln45_reg_458[3]_i_5_n_0\
    );
\add_ln45_reg_458[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_310_p3(7),
      O => \add_ln45_reg_458[7]_i_2_n_0\
    );
\add_ln45_reg_458[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_310_p3(6),
      O => \add_ln45_reg_458[7]_i_3_n_0\
    );
\add_ln45_reg_458[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => lshr_ln_reg_412_pp0_iter3_reg(5),
      I1 => p_shl_fu_310_p3(11),
      O => \add_ln45_reg_458[7]_i_4_n_0\
    );
\add_ln45_reg_458[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => lshr_ln_reg_412_pp0_iter3_reg(4),
      I1 => p_shl_fu_310_p3(10),
      O => \add_ln45_reg_458[7]_i_5_n_0\
    );
\add_ln45_reg_458_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => add_ln45_fu_338_p2(0),
      Q => \add_ln45_reg_458_reg[11]_0\(0),
      R => '0'
    );
\add_ln45_reg_458_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => add_ln45_fu_338_p2(10),
      Q => \add_ln45_reg_458_reg[11]_0\(10),
      R => '0'
    );
\add_ln45_reg_458_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => add_ln45_fu_338_p2(11),
      Q => \add_ln45_reg_458_reg[11]_0\(11),
      R => '0'
    );
\add_ln45_reg_458_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln45_reg_458_reg[7]_i_1_n_0\,
      CO(3) => \NLW_add_ln45_reg_458_reg[11]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln45_reg_458_reg[11]_i_2_n_1\,
      CO(1) => \add_ln45_reg_458_reg[11]_i_2_n_2\,
      CO(0) => \add_ln45_reg_458_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_shl_fu_310_p3(10 downto 8),
      O(3 downto 0) => add_ln45_fu_338_p2(11 downto 8),
      S(3) => \add_ln45_reg_458[11]_i_3_n_0\,
      S(2) => \add_ln45_reg_458[11]_i_4_n_0\,
      S(1) => \add_ln45_reg_458[11]_i_5_n_0\,
      S(0) => \add_ln45_reg_458[11]_i_6_n_0\
    );
\add_ln45_reg_458_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => add_ln45_fu_338_p2(1),
      Q => \add_ln45_reg_458_reg[11]_0\(1),
      R => '0'
    );
\add_ln45_reg_458_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => add_ln45_fu_338_p2(2),
      Q => \add_ln45_reg_458_reg[11]_0\(2),
      R => '0'
    );
\add_ln45_reg_458_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => add_ln45_fu_338_p2(3),
      Q => \add_ln45_reg_458_reg[11]_0\(3),
      R => '0'
    );
\add_ln45_reg_458_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln45_reg_458_reg[3]_i_1_n_0\,
      CO(2) => \add_ln45_reg_458_reg[3]_i_1_n_1\,
      CO(1) => \add_ln45_reg_458_reg[3]_i_1_n_2\,
      CO(0) => \add_ln45_reg_458_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => lshr_ln_reg_412_pp0_iter3_reg(3 downto 0),
      O(3 downto 0) => add_ln45_fu_338_p2(3 downto 0),
      S(3) => \add_ln45_reg_458[3]_i_2_n_0\,
      S(2) => \add_ln45_reg_458[3]_i_3_n_0\,
      S(1) => \add_ln45_reg_458[3]_i_4_n_0\,
      S(0) => \add_ln45_reg_458[3]_i_5_n_0\
    );
\add_ln45_reg_458_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => add_ln45_fu_338_p2(4),
      Q => \add_ln45_reg_458_reg[11]_0\(4),
      R => '0'
    );
\add_ln45_reg_458_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => add_ln45_fu_338_p2(5),
      Q => \add_ln45_reg_458_reg[11]_0\(5),
      R => '0'
    );
\add_ln45_reg_458_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => add_ln45_fu_338_p2(6),
      Q => \add_ln45_reg_458_reg[11]_0\(6),
      R => '0'
    );
\add_ln45_reg_458_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => add_ln45_fu_338_p2(7),
      Q => \add_ln45_reg_458_reg[11]_0\(7),
      R => '0'
    );
\add_ln45_reg_458_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln45_reg_458_reg[3]_i_1_n_0\,
      CO(3) => \add_ln45_reg_458_reg[7]_i_1_n_0\,
      CO(2) => \add_ln45_reg_458_reg[7]_i_1_n_1\,
      CO(1) => \add_ln45_reg_458_reg[7]_i_1_n_2\,
      CO(0) => \add_ln45_reg_458_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => p_shl_fu_310_p3(7 downto 6),
      DI(1 downto 0) => lshr_ln_reg_412_pp0_iter3_reg(5 downto 4),
      O(3 downto 0) => add_ln45_fu_338_p2(7 downto 4),
      S(3) => \add_ln45_reg_458[7]_i_2_n_0\,
      S(2) => \add_ln45_reg_458[7]_i_3_n_0\,
      S(1) => \add_ln45_reg_458[7]_i_4_n_0\,
      S(0) => \add_ln45_reg_458[7]_i_5_n_0\
    );
\add_ln45_reg_458_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => add_ln45_fu_338_p2(8),
      Q => \add_ln45_reg_458_reg[11]_0\(8),
      R => '0'
    );
\add_ln45_reg_458_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => add_ln45_fu_338_p2(9),
      Q => \add_ln45_reg_458_reg[11]_0\(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF40"
    )
        port map (
      I0 => gmem_RVALID,
      I1 => \^ap_enable_reg_pp0_iter3\,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \ap_CS_fsm[0]_i_2_n_0\,
      I4 => ap_enable_reg_pp0_iter10,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404000400000004"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_3_n_0\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => \icmp_ln36_reg_383_reg[0]_1\,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => \^ap_enable_reg_pp0_iter3\,
      I5 => icmp_ln35_reg_374_pp0_iter2_reg,
      O => \ap_CS_fsm[0]_i_2_n_0\
    );
\ap_CS_fsm[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_enable_reg_pp0_iter1,
      O => \ap_CS_fsm[0]_i_3_n_0\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAEEAAEEAAEAAA"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_0\,
      I1 => \icmp_ln36_reg_383_reg[0]_0\,
      I2 => \icmp_ln36_reg_383_reg[0]_1\,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_enable_reg_pp0_iter2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4444F444"
    )
        port map (
      I0 => icmp_ln35_reg_374_pp0_iter2_reg,
      I1 => gmem_addr_read_1_reg_4350,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => gmem_ARREADY,
      I5 => \ap_CS_fsm[1]_i_4_n_0\,
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444F000"
    )
        port map (
      I0 => gmem_RVALID,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => \^ap_enable_reg_pp0_iter3\,
      O => \ap_CS_fsm[1]_i_4_n_0\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACC0A00CACCCACC"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem_RVALID,
      I3 => \^ap_enable_reg_pp0_iter3\,
      I4 => gmem_ARREADY,
      I5 => ap_enable_reg_pp0_iter1,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3D0FFD0D0D0FFD0"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3\,
      I1 => gmem_RVALID,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => \ap_CS_fsm[3]_i_2_n_0\,
      I5 => ap_enable_reg_pp0_iter2,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFFFEF"
    )
        port map (
      I0 => \icmp_ln35_reg_374_reg_n_0_[0]\,
      I1 => gmem_ARREADY,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => \icmp_ln36_reg_383_reg[0]_1\,
      O => \ap_CS_fsm[3]_i_2_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => reset
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => reset
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage2,
      R => reset
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage3,
      R => reset
    );
ap_enable_reg_pp0_iter0_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \icmp_ln36_reg_383_reg[0]_1\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => ap_enable_reg_pp0_iter0
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => reset
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A8000008A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter10,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln35_reg_374_reg_n_0_[0]\,
      I5 => flow_control_loop_pipe_sequential_init_U_n_2,
      O => ap_enable_reg_pp0_iter1_i_1_n_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_0,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter10,
      I2 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter2_i_1_n_0
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_0,
      Q => ap_enable_reg_pp0_iter2,
      R => reset
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_enable_reg_pp0_iter10,
      I2 => \^ap_enable_reg_pp0_iter3\,
      O => ap_enable_reg_pp0_iter3_i_1_n_0
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_0,
      Q => \^ap_enable_reg_pp0_iter3\,
      R => reset
    );
ap_enable_reg_pp0_iter4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800A800A820A820"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter10,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => \^ap_enable_reg_pp0_iter3\,
      I4 => gmem_RVALID,
      I5 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_enable_reg_pp0_iter4_i_1_n_0
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter4_i_1_n_0,
      Q => ap_enable_reg_pp0_iter4,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln35_reg_374_pp0_iter2_reg,
      I3 => \icmp_ln36_reg_383_reg[0]_1\,
      I4 => gmem_addr_read_1_reg_4350,
      O => ap_NS_fsm18_out
    );
ap_loop_exit_ready_pp0_iter1_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A00"
    )
        port map (
      I0 => \icmp_ln35_reg_374_reg_n_0_[0]\,
      I1 => gmem_RVALID,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_enable_reg_pp0_iter0,
      O => ap_ready
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => ap_NS_fsm18_out
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => ap_loop_exit_ready_pp0_iter1_reg,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => ap_NS_fsm18_out
    );
ap_loop_exit_ready_pp0_iter3_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => ap_loop_exit_ready_pp0_iter2_reg,
      Q => ap_loop_exit_ready_pp0_iter3_reg,
      R => ap_NS_fsm18_out
    );
\bus_wide_gen.data_buf[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE0EEE0EEE0"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(1),
      I1 => \fifo_depth_gt1_gen.dout_reg[27]\(0),
      I2 => gmem_addr_read_1_reg_4350,
      I3 => reg_1270,
      I4 => \ap_CS_fsm[3]_i_2_n_0\,
      I5 => \bus_wide_gen.data_buf[23]_i_9_n_0\,
      O => \ap_CS_fsm_reg[1]_1\
    );
\bus_wide_gen.data_buf[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => gmem_RVALID,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter2,
      O => \bus_wide_gen.data_buf[23]_i_9_n_0\
    );
\bus_wide_gen.data_valid_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00F808FFFFFFFF"
    )
        port map (
      I0 => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_RREADY,
      I1 => \bus_wide_gen.data_valid_reg\,
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_RREADY,
      I4 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I5 => gmem_RVALID,
      O => \bus_wide_gen.ready_for_data__0\
    );
\bus_wide_gen.data_valid_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => gmem_RVALID,
      I3 => \ap_CS_fsm[3]_i_2_n_0\,
      I4 => reg_1270,
      I5 => gmem_addr_read_1_reg_4350,
      O => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_RREADY
    );
\col_fu_72[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => select_ln35_reg_389(1),
      O => add_ln36_fu_275_p2(1)
    );
\col_fu_72[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln35_reg_389(1),
      I1 => select_ln35_reg_389(2),
      O => add_ln36_fu_275_p2(2)
    );
\col_fu_72[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => select_ln35_reg_389(1),
      I1 => select_ln35_reg_389(2),
      I2 => select_ln35_reg_389(3),
      O => add_ln36_fu_275_p2(3)
    );
\col_fu_72[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => select_ln35_reg_389(2),
      I1 => select_ln35_reg_389(1),
      I2 => select_ln35_reg_389(3),
      I3 => select_ln35_reg_389(4),
      O => add_ln36_fu_275_p2(4)
    );
\col_fu_72[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => select_ln35_reg_389(3),
      I1 => select_ln35_reg_389(1),
      I2 => select_ln35_reg_389(2),
      I3 => select_ln35_reg_389(4),
      I4 => select_ln35_reg_389(5),
      O => add_ln36_fu_275_p2(5)
    );
\col_fu_72[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040004000000000"
    )
        port map (
      I0 => \icmp_ln35_reg_374_reg_n_0_[0]\,
      I1 => gmem_ARREADY,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => gmem_RVALID,
      I5 => ap_CS_fsm_pp0_stage3,
      O => col_fu_72011_out
    );
\col_fu_72[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => select_ln35_reg_389(4),
      I1 => select_ln35_reg_389(2),
      I2 => select_ln35_reg_389(1),
      I3 => select_ln35_reg_389(3),
      I4 => select_ln35_reg_389(5),
      I5 => select_ln35_reg_389(6),
      O => add_ln36_fu_275_p2(6)
    );
\col_fu_72_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => col_fu_72011_out,
      D => add_ln36_fu_275_p2(1),
      Q => col_fu_72(1),
      R => col_fu_720
    );
\col_fu_72_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => col_fu_72011_out,
      D => add_ln36_fu_275_p2(2),
      Q => col_fu_72(2),
      R => col_fu_720
    );
\col_fu_72_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => col_fu_72011_out,
      D => add_ln36_fu_275_p2(3),
      Q => col_fu_72(3),
      R => col_fu_720
    );
\col_fu_72_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => col_fu_72011_out,
      D => add_ln36_fu_275_p2(4),
      Q => col_fu_72(4),
      R => col_fu_720
    );
\col_fu_72_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => col_fu_72011_out,
      D => add_ln36_fu_275_p2(5),
      Q => col_fu_72(5),
      R => col_fu_720
    );
\col_fu_72_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => col_fu_72011_out,
      D => add_ln36_fu_275_p2(6),
      Q => col_fu_72(6),
      R => col_fu_720
    );
\col_load_reg_378[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => gmem_RVALID,
      I2 => \^ap_enable_reg_pp0_iter3\,
      O => indvar_flatten_fu_8012_out
    );
\col_load_reg_378_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_8012_out,
      D => col_fu_72(1),
      Q => col_load_reg_378(1),
      R => flow_control_loop_pipe_sequential_init_U_n_18
    );
\col_load_reg_378_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_8012_out,
      D => col_fu_72(2),
      Q => col_load_reg_378(2),
      R => flow_control_loop_pipe_sequential_init_U_n_18
    );
\col_load_reg_378_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_8012_out,
      D => col_fu_72(3),
      Q => col_load_reg_378(3),
      R => flow_control_loop_pipe_sequential_init_U_n_18
    );
\col_load_reg_378_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_8012_out,
      D => col_fu_72(4),
      Q => col_load_reg_378(4),
      R => flow_control_loop_pipe_sequential_init_U_n_18
    );
\col_load_reg_378_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_8012_out,
      D => col_fu_72(5),
      Q => col_load_reg_378(5),
      R => flow_control_loop_pipe_sequential_init_U_n_18
    );
\col_load_reg_378_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_8012_out,
      D => col_fu_72(6),
      Q => col_load_reg_378(6),
      R => flow_control_loop_pipe_sequential_init_U_n_18
    );
\fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE0E"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(1),
      I1 => \fifo_depth_gt1_gen.dout_reg[27]\(0),
      I2 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I3 => col_fu_72011_out,
      O => \ap_CS_fsm_reg[1]_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][10]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_reg_417(10),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I2 => gmem_addr_1_reg_423(10),
      O => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(4)
    );
\fifo_depth_gt1_gen.mem_reg[5][11]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_reg_417(11),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I2 => gmem_addr_1_reg_423(11),
      O => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(5)
    );
\fifo_depth_gt1_gen.mem_reg[5][12]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_reg_417(12),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I2 => gmem_addr_1_reg_423(12),
      O => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(6)
    );
\fifo_depth_gt1_gen.mem_reg[5][13]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_reg_417(13),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I2 => gmem_addr_1_reg_423(13),
      O => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(7)
    );
\fifo_depth_gt1_gen.mem_reg[5][14]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_reg_417(14),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I2 => gmem_addr_1_reg_423(14),
      O => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(8)
    );
\fifo_depth_gt1_gen.mem_reg[5][15]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_reg_417(15),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I2 => gmem_addr_1_reg_423(15),
      O => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(9)
    );
\fifo_depth_gt1_gen.mem_reg[5][16]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_reg_417(16),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I2 => gmem_addr_1_reg_423(16),
      O => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(10)
    );
\fifo_depth_gt1_gen.mem_reg[5][17]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_reg_417(17),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I2 => gmem_addr_1_reg_423(17),
      O => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(11)
    );
\fifo_depth_gt1_gen.mem_reg[5][18]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_reg_417(18),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I2 => gmem_addr_1_reg_423(18),
      O => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(12)
    );
\fifo_depth_gt1_gen.mem_reg[5][19]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_reg_417(19),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I2 => gmem_addr_1_reg_423(19),
      O => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(13)
    );
\fifo_depth_gt1_gen.mem_reg[5][20]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_reg_417(20),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I2 => gmem_addr_1_reg_423(20),
      O => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(14)
    );
\fifo_depth_gt1_gen.mem_reg[5][21]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_reg_417(21),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I2 => gmem_addr_1_reg_423(21),
      O => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(15)
    );
\fifo_depth_gt1_gen.mem_reg[5][22]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_reg_417(22),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I2 => gmem_addr_1_reg_423(22),
      O => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(16)
    );
\fifo_depth_gt1_gen.mem_reg[5][23]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_reg_417(23),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I2 => gmem_addr_1_reg_423(23),
      O => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(17)
    );
\fifo_depth_gt1_gen.mem_reg[5][24]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_reg_417(24),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I2 => gmem_addr_1_reg_423(24),
      O => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(18)
    );
\fifo_depth_gt1_gen.mem_reg[5][25]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_reg_417(25),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I2 => gmem_addr_1_reg_423(25),
      O => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(19)
    );
\fifo_depth_gt1_gen.mem_reg[5][26]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_reg_417(26),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I2 => gmem_addr_1_reg_423(26),
      O => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(20)
    );
\fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(0),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(27),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(27),
      O => \in\(0)
    );
\fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DFFFFFF"
    )
        port map (
      I0 => gmem_ARREADY,
      I1 => \^ap_enable_reg_pp0_iter3\,
      I2 => gmem_RVALID,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_enable_reg_pp0_iter1,
      O => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][28]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(1),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(28),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(28),
      O => \in\(1)
    );
\fifo_depth_gt1_gen.mem_reg[5][29]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(2),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(29),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(29),
      O => \in\(2)
    );
\fifo_depth_gt1_gen.mem_reg[5][30]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(3),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(30),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(30),
      O => \in\(3)
    );
\fifo_depth_gt1_gen.mem_reg[5][31]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(4),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(31),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(31),
      O => \in\(4)
    );
\fifo_depth_gt1_gen.mem_reg[5][32]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(5),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(32),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(32),
      O => \in\(5)
    );
\fifo_depth_gt1_gen.mem_reg[5][33]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(6),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(33),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(33),
      O => \in\(6)
    );
\fifo_depth_gt1_gen.mem_reg[5][34]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(7),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(34),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(34),
      O => \in\(7)
    );
\fifo_depth_gt1_gen.mem_reg[5][35]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(8),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(35),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(35),
      O => \in\(8)
    );
\fifo_depth_gt1_gen.mem_reg[5][36]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(9),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(36),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(36),
      O => \in\(9)
    );
\fifo_depth_gt1_gen.mem_reg[5][37]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(10),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(37),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(37),
      O => \in\(10)
    );
\fifo_depth_gt1_gen.mem_reg[5][38]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(11),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(38),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(38),
      O => \in\(11)
    );
\fifo_depth_gt1_gen.mem_reg[5][39]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(12),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(39),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(39),
      O => \in\(12)
    );
\fifo_depth_gt1_gen.mem_reg[5][40]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(13),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(40),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(40),
      O => \in\(13)
    );
\fifo_depth_gt1_gen.mem_reg[5][41]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(14),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(41),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(41),
      O => \in\(14)
    );
\fifo_depth_gt1_gen.mem_reg[5][42]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(15),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(42),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(42),
      O => \in\(15)
    );
\fifo_depth_gt1_gen.mem_reg[5][43]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(16),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(43),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(43),
      O => \in\(16)
    );
\fifo_depth_gt1_gen.mem_reg[5][44]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(17),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(44),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(44),
      O => \in\(17)
    );
\fifo_depth_gt1_gen.mem_reg[5][45]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(18),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(45),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(45),
      O => \in\(18)
    );
\fifo_depth_gt1_gen.mem_reg[5][46]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(19),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(46),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(46),
      O => \in\(19)
    );
\fifo_depth_gt1_gen.mem_reg[5][47]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(20),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(47),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(47),
      O => \in\(20)
    );
\fifo_depth_gt1_gen.mem_reg[5][48]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(21),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(48),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(48),
      O => \in\(21)
    );
\fifo_depth_gt1_gen.mem_reg[5][49]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(22),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(49),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(49),
      O => \in\(22)
    );
\fifo_depth_gt1_gen.mem_reg[5][50]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(23),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(50),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(50),
      O => \in\(23)
    );
\fifo_depth_gt1_gen.mem_reg[5][51]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(24),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(51),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(51),
      O => \in\(24)
    );
\fifo_depth_gt1_gen.mem_reg[5][52]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(25),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(52),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(52),
      O => \in\(25)
    );
\fifo_depth_gt1_gen.mem_reg[5][53]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(26),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(53),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(53),
      O => \in\(26)
    );
\fifo_depth_gt1_gen.mem_reg[5][54]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(27),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(54),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(54),
      O => \in\(27)
    );
\fifo_depth_gt1_gen.mem_reg[5][55]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(28),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(55),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(55),
      O => \in\(28)
    );
\fifo_depth_gt1_gen.mem_reg[5][56]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(29),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(56),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(56),
      O => \in\(29)
    );
\fifo_depth_gt1_gen.mem_reg[5][57]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(30),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(57),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(57),
      O => \in\(30)
    );
\fifo_depth_gt1_gen.mem_reg[5][58]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(31),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(58),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(58),
      O => \in\(31)
    );
\fifo_depth_gt1_gen.mem_reg[5][59]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(32),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(59),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(59),
      O => \in\(32)
    );
\fifo_depth_gt1_gen.mem_reg[5][60]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(33),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(60),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(60),
      O => \in\(33)
    );
\fifo_depth_gt1_gen.mem_reg[5][61]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(34),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(61),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(61),
      O => \in\(34)
    );
\fifo_depth_gt1_gen.mem_reg[5][62]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(35),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(62),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(62),
      O => \in\(35)
    );
\fifo_depth_gt1_gen.mem_reg[5][63]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(2),
      I1 => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(36),
      I2 => \fifo_depth_gt1_gen.dout_reg[27]\(3),
      I3 => gmem_addr_reg_417(63),
      I4 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I5 => gmem_addr_1_reg_423(63),
      O => \in\(36)
    );
\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_reg_417(6),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I2 => gmem_addr_1_reg_423(6),
      O => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(0)
    );
\fifo_depth_gt1_gen.mem_reg[5][7]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_reg_417(7),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I2 => gmem_addr_1_reg_423(7),
      O => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(1)
    );
\fifo_depth_gt1_gen.mem_reg[5][8]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_reg_417(8),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I2 => gmem_addr_1_reg_423(8),
      O => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(2)
    );
\fifo_depth_gt1_gen.mem_reg[5][9]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_reg_417(9),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_3_n_0\,
      I2 => gmem_addr_1_reg_423(9),
      O => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(3)
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_flow_control_loop_pipe_sequential_init_3
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1) => ap_CS_fsm_pp0_stage3,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => col_fu_720,
      add_ln35_1_fu_155_p2(11 downto 0) => add_ln35_1_fu_155_p2(11 downto 0),
      \ap_CS_fsm_reg[2]\(1 downto 0) => \fifo_depth_gt1_gen.dout_reg[27]\(1 downto 0),
      \ap_CS_fsm_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_2,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_loop_exit_ready_pp0_iter3_reg => ap_loop_exit_ready_pp0_iter3_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_18,
      ap_loop_init_int_reg_1 => \icmp_ln35_reg_374_reg_n_0_[0]\,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      \col_load_reg_378_reg[1]\ => \^ap_enable_reg_pp0_iter3\,
      gmem_ARREADY => gmem_ARREADY,
      gmem_RVALID => gmem_RVALID,
      grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_3,
      \icmp_ln36_reg_383_reg[0]\ => \icmp_ln36_reg_383_reg[0]_1\,
      \icmp_ln36_reg_383_reg[0]_0\ => \icmp_ln36_reg_383[0]_i_2_n_0\,
      \icmp_ln36_reg_383_reg[0]_1\ => \icmp_ln36_reg_383_reg_n_0_[0]\,
      \icmp_ln36_reg_383_reg[0]_2\ => \icmp_ln36_reg_383_reg[0]_0\,
      indvar_flatten_fu_80 => indvar_flatten_fu_80,
      \indvar_flatten_fu_80_reg[0]\ => \indvar_flatten_fu_80[11]_i_3_n_0\,
      \indvar_flatten_fu_80_reg[0]_0\ => \indvar_flatten_fu_80_reg_n_0_[0]\,
      \indvar_flatten_fu_80_reg[11]\ => \indvar_flatten_fu_80_reg_n_0_[9]\,
      \indvar_flatten_fu_80_reg[11]_0\ => \indvar_flatten_fu_80_reg_n_0_[10]\,
      \indvar_flatten_fu_80_reg[11]_1\ => \indvar_flatten_fu_80_reg_n_0_[11]\,
      \indvar_flatten_fu_80_reg[4]\ => \indvar_flatten_fu_80_reg_n_0_[1]\,
      \indvar_flatten_fu_80_reg[4]_0\ => \indvar_flatten_fu_80_reg_n_0_[2]\,
      \indvar_flatten_fu_80_reg[4]_1\ => \indvar_flatten_fu_80_reg_n_0_[3]\,
      \indvar_flatten_fu_80_reg[4]_2\ => \indvar_flatten_fu_80_reg_n_0_[4]\,
      \indvar_flatten_fu_80_reg[8]\ => \indvar_flatten_fu_80_reg_n_0_[5]\,
      \indvar_flatten_fu_80_reg[8]_0\ => \indvar_flatten_fu_80_reg_n_0_[6]\,
      \indvar_flatten_fu_80_reg[8]_1\ => \indvar_flatten_fu_80_reg_n_0_[7]\,
      \indvar_flatten_fu_80_reg[8]_2\ => \indvar_flatten_fu_80_reg_n_0_[8]\,
      reset => reset
    );
\gmem_addr_1_reg_423[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln37_2_reg_406(13),
      I1 => tmp_1_fu_231_p3(13),
      O => \gmem_addr_1_reg_423[13]_i_2_n_0\
    );
\gmem_addr_1_reg_423[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln37_2_reg_406(12),
      I1 => tmp_1_fu_231_p3(12),
      O => \gmem_addr_1_reg_423[13]_i_3_n_0\
    );
\gmem_addr_1_reg_423[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln37_2_reg_406(11),
      I1 => tmp_1_fu_231_p3(11),
      O => \gmem_addr_1_reg_423[13]_i_4_n_0\
    );
\gmem_addr_1_reg_423[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln37_2_reg_406(10),
      I1 => tmp_1_fu_231_p3(10),
      O => \gmem_addr_1_reg_423[13]_i_5_n_0\
    );
\gmem_addr_1_reg_423[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln37_2_reg_406(9),
      I1 => tmp_1_fu_231_p3(9),
      O => \gmem_addr_1_reg_423[9]_i_2_n_0\
    );
\gmem_addr_1_reg_423[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln37_2_reg_406(8),
      I1 => tmp_1_fu_231_p3(8),
      O => \gmem_addr_1_reg_423[9]_i_3_n_0\
    );
\gmem_addr_1_reg_423[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln37_2_reg_406(7),
      O => \gmem_addr_1_reg_423[9]_i_4_n_0\
    );
\gmem_addr_1_reg_423_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(10),
      Q => gmem_addr_1_reg_423(10),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(11),
      Q => gmem_addr_1_reg_423(11),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(12),
      Q => gmem_addr_1_reg_423(12),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(13),
      Q => gmem_addr_1_reg_423(13),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[9]_i_1_n_0\,
      CO(3) => \gmem_addr_1_reg_423_reg[13]_i_1_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[13]_i_1_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[13]_i_1_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln37_2_reg_406(13 downto 10),
      O(3 downto 0) => add_ln37_fu_253_p2(13 downto 10),
      S(3) => \gmem_addr_1_reg_423[13]_i_2_n_0\,
      S(2) => \gmem_addr_1_reg_423[13]_i_3_n_0\,
      S(1) => \gmem_addr_1_reg_423[13]_i_4_n_0\,
      S(0) => \gmem_addr_1_reg_423[13]_i_5_n_0\
    );
\gmem_addr_1_reg_423_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(14),
      Q => gmem_addr_1_reg_423(14),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(15),
      Q => gmem_addr_1_reg_423(15),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(16),
      Q => gmem_addr_1_reg_423(16),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(17),
      Q => gmem_addr_1_reg_423(17),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[13]_i_1_n_0\,
      CO(3) => \gmem_addr_1_reg_423_reg[17]_i_1_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[17]_i_1_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[17]_i_1_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_fu_253_p2(17 downto 14),
      S(3 downto 0) => add_ln37_2_reg_406(17 downto 14)
    );
\gmem_addr_1_reg_423_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(18),
      Q => gmem_addr_1_reg_423(18),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(19),
      Q => gmem_addr_1_reg_423(19),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(20),
      Q => gmem_addr_1_reg_423(20),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(21),
      Q => gmem_addr_1_reg_423(21),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[17]_i_1_n_0\,
      CO(3) => \gmem_addr_1_reg_423_reg[21]_i_1_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[21]_i_1_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[21]_i_1_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_fu_253_p2(21 downto 18),
      S(3 downto 0) => add_ln37_2_reg_406(21 downto 18)
    );
\gmem_addr_1_reg_423_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(22),
      Q => gmem_addr_1_reg_423(22),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(23),
      Q => gmem_addr_1_reg_423(23),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(24),
      Q => gmem_addr_1_reg_423(24),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(25),
      Q => gmem_addr_1_reg_423(25),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[21]_i_1_n_0\,
      CO(3) => \gmem_addr_1_reg_423_reg[25]_i_1_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[25]_i_1_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[25]_i_1_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_fu_253_p2(25 downto 22),
      S(3 downto 0) => add_ln37_2_reg_406(25 downto 22)
    );
\gmem_addr_1_reg_423_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(26),
      Q => gmem_addr_1_reg_423(26),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(27),
      Q => gmem_addr_1_reg_423(27),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(28),
      Q => gmem_addr_1_reg_423(28),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(29),
      Q => gmem_addr_1_reg_423(29),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[25]_i_1_n_0\,
      CO(3) => \gmem_addr_1_reg_423_reg[29]_i_1_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[29]_i_1_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[29]_i_1_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_fu_253_p2(29 downto 26),
      S(3 downto 0) => add_ln37_2_reg_406(29 downto 26)
    );
\gmem_addr_1_reg_423_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(30),
      Q => gmem_addr_1_reg_423(30),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(31),
      Q => gmem_addr_1_reg_423(31),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(32),
      Q => gmem_addr_1_reg_423(32),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(33),
      Q => gmem_addr_1_reg_423(33),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[33]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[29]_i_1_n_0\,
      CO(3) => \gmem_addr_1_reg_423_reg[33]_i_1_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[33]_i_1_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[33]_i_1_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[33]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_fu_253_p2(33 downto 30),
      S(3 downto 0) => add_ln37_2_reg_406(33 downto 30)
    );
\gmem_addr_1_reg_423_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(34),
      Q => gmem_addr_1_reg_423(34),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(35),
      Q => gmem_addr_1_reg_423(35),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(36),
      Q => gmem_addr_1_reg_423(36),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(37),
      Q => gmem_addr_1_reg_423(37),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[37]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[33]_i_1_n_0\,
      CO(3) => \gmem_addr_1_reg_423_reg[37]_i_1_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[37]_i_1_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[37]_i_1_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[37]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_fu_253_p2(37 downto 34),
      S(3 downto 0) => add_ln37_2_reg_406(37 downto 34)
    );
\gmem_addr_1_reg_423_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(38),
      Q => gmem_addr_1_reg_423(38),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(39),
      Q => gmem_addr_1_reg_423(39),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(40),
      Q => gmem_addr_1_reg_423(40),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(41),
      Q => gmem_addr_1_reg_423(41),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[41]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[37]_i_1_n_0\,
      CO(3) => \gmem_addr_1_reg_423_reg[41]_i_1_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[41]_i_1_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[41]_i_1_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[41]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_fu_253_p2(41 downto 38),
      S(3 downto 0) => add_ln37_2_reg_406(41 downto 38)
    );
\gmem_addr_1_reg_423_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(42),
      Q => gmem_addr_1_reg_423(42),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(43),
      Q => gmem_addr_1_reg_423(43),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(44),
      Q => gmem_addr_1_reg_423(44),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(45),
      Q => gmem_addr_1_reg_423(45),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[45]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[41]_i_1_n_0\,
      CO(3) => \gmem_addr_1_reg_423_reg[45]_i_1_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[45]_i_1_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[45]_i_1_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[45]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_fu_253_p2(45 downto 42),
      S(3 downto 0) => add_ln37_2_reg_406(45 downto 42)
    );
\gmem_addr_1_reg_423_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(46),
      Q => gmem_addr_1_reg_423(46),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(47),
      Q => gmem_addr_1_reg_423(47),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(48),
      Q => gmem_addr_1_reg_423(48),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(49),
      Q => gmem_addr_1_reg_423(49),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[49]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[45]_i_1_n_0\,
      CO(3) => \gmem_addr_1_reg_423_reg[49]_i_1_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[49]_i_1_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[49]_i_1_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[49]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_fu_253_p2(49 downto 46),
      S(3 downto 0) => add_ln37_2_reg_406(49 downto 46)
    );
\gmem_addr_1_reg_423_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(50),
      Q => gmem_addr_1_reg_423(50),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(51),
      Q => gmem_addr_1_reg_423(51),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(52),
      Q => gmem_addr_1_reg_423(52),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(53),
      Q => gmem_addr_1_reg_423(53),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[53]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[49]_i_1_n_0\,
      CO(3) => \gmem_addr_1_reg_423_reg[53]_i_1_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[53]_i_1_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[53]_i_1_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[53]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_fu_253_p2(53 downto 50),
      S(3 downto 0) => add_ln37_2_reg_406(53 downto 50)
    );
\gmem_addr_1_reg_423_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(54),
      Q => gmem_addr_1_reg_423(54),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(55),
      Q => gmem_addr_1_reg_423(55),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(56),
      Q => gmem_addr_1_reg_423(56),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(57),
      Q => gmem_addr_1_reg_423(57),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[57]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[53]_i_1_n_0\,
      CO(3) => \gmem_addr_1_reg_423_reg[57]_i_1_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[57]_i_1_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[57]_i_1_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[57]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_fu_253_p2(57 downto 54),
      S(3 downto 0) => add_ln37_2_reg_406(57 downto 54)
    );
\gmem_addr_1_reg_423_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(58),
      Q => gmem_addr_1_reg_423(58),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(59),
      Q => gmem_addr_1_reg_423(59),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(60),
      Q => gmem_addr_1_reg_423(60),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(61),
      Q => gmem_addr_1_reg_423(61),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[57]_i_1_n_0\,
      CO(3) => \gmem_addr_1_reg_423_reg[61]_i_1_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[61]_i_1_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[61]_i_1_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[61]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_fu_253_p2(61 downto 58),
      S(3 downto 0) => add_ln37_2_reg_406(61 downto 58)
    );
\gmem_addr_1_reg_423_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(62),
      Q => gmem_addr_1_reg_423(62),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(63),
      Q => gmem_addr_1_reg_423(63),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[61]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gmem_addr_1_reg_423_reg[63]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gmem_addr_1_reg_423_reg[63]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_gmem_addr_1_reg_423_reg[63]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln37_fu_253_p2(63 downto 62),
      S(3 downto 2) => B"00",
      S(1 downto 0) => add_ln37_2_reg_406(63 downto 62)
    );
\gmem_addr_1_reg_423_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(6),
      Q => gmem_addr_1_reg_423(6),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(7),
      Q => gmem_addr_1_reg_423(7),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(8),
      Q => gmem_addr_1_reg_423(8),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_fu_253_p2(9),
      Q => gmem_addr_1_reg_423(9),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem_addr_1_reg_423_reg[9]_i_1_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[9]_i_1_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[9]_i_1_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => add_ln37_2_reg_406(9 downto 7),
      DI(0) => '0',
      O(3 downto 1) => add_ln37_fu_253_p2(9 downto 7),
      O(0) => \NLW_gmem_addr_1_reg_423_reg[9]_i_1_O_UNCONNECTED\(0),
      S(3) => \gmem_addr_1_reg_423[9]_i_2_n_0\,
      S(2) => \gmem_addr_1_reg_423[9]_i_3_n_0\,
      S(1) => \gmem_addr_1_reg_423[9]_i_4_n_0\,
      S(0) => add_ln37_2_reg_406(6)
    );
\gmem_addr_read_1_reg_435[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => gmem_RVALID,
      I1 => \^ap_enable_reg_pp0_iter3\,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => gmem_addr_read_1_reg_4350
    );
\gmem_addr_read_1_reg_435_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_1_reg_4350,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(0),
      Q => gmem_addr_read_1_reg_435(0),
      R => '0'
    );
\gmem_addr_read_1_reg_435_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_1_reg_4350,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(1),
      Q => gmem_addr_read_1_reg_435(1),
      R => '0'
    );
\gmem_addr_read_1_reg_435_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_1_reg_4350,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(2),
      Q => gmem_addr_read_1_reg_435(2),
      R => '0'
    );
\gmem_addr_read_1_reg_435_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_1_reg_4350,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(3),
      Q => gmem_addr_read_1_reg_435(3),
      R => '0'
    );
\gmem_addr_read_1_reg_435_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_1_reg_4350,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(4),
      Q => gmem_addr_read_1_reg_435(4),
      R => '0'
    );
\gmem_addr_read_1_reg_435_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_1_reg_4350,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(5),
      Q => gmem_addr_read_1_reg_435(5),
      R => '0'
    );
\gmem_addr_read_1_reg_435_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_1_reg_4350,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(6),
      Q => gmem_addr_read_1_reg_435(6),
      R => '0'
    );
\gmem_addr_read_1_reg_435_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_1_reg_4350,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(7),
      Q => gmem_addr_read_1_reg_435(7),
      R => '0'
    );
\gmem_addr_read_reg_429[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080800080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => gmem_RVALID,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => gmem_ARREADY,
      I5 => \icmp_ln35_reg_374_reg_n_0_[0]\,
      O => gmem_addr_read_reg_4290
    );
\gmem_addr_read_reg_429_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_reg_4290,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(0),
      Q => gmem_addr_read_reg_429(0),
      R => '0'
    );
\gmem_addr_read_reg_429_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_reg_4290,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(1),
      Q => gmem_addr_read_reg_429(1),
      R => '0'
    );
\gmem_addr_read_reg_429_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_reg_4290,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(2),
      Q => gmem_addr_read_reg_429(2),
      R => '0'
    );
\gmem_addr_read_reg_429_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_reg_4290,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(3),
      Q => gmem_addr_read_reg_429(3),
      R => '0'
    );
\gmem_addr_read_reg_429_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_reg_4290,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(4),
      Q => gmem_addr_read_reg_429(4),
      R => '0'
    );
\gmem_addr_read_reg_429_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_reg_4290,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(5),
      Q => gmem_addr_read_reg_429(5),
      R => '0'
    );
\gmem_addr_read_reg_429_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_reg_4290,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(6),
      Q => gmem_addr_read_reg_429(6),
      R => '0'
    );
\gmem_addr_read_reg_429_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_reg_4290,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(7),
      Q => gmem_addr_read_reg_429(7),
      R => '0'
    );
\gmem_addr_reg_417[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln37_2_reg_406(13),
      I1 => tmp_1_fu_231_p3(13),
      O => \gmem_addr_reg_417[13]_i_2_n_0\
    );
\gmem_addr_reg_417[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln37_2_reg_406(12),
      I1 => tmp_1_fu_231_p3(12),
      O => \gmem_addr_reg_417[13]_i_3_n_0\
    );
\gmem_addr_reg_417[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln37_2_reg_406(11),
      I1 => tmp_1_fu_231_p3(11),
      O => \gmem_addr_reg_417[13]_i_4_n_0\
    );
\gmem_addr_reg_417[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln37_2_reg_406(10),
      I1 => tmp_1_fu_231_p3(10),
      O => \gmem_addr_reg_417[13]_i_5_n_0\
    );
\gmem_addr_reg_417[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3\,
      I1 => gmem_RVALID,
      I2 => ap_CS_fsm_pp0_stage2,
      O => gmem_addr_1_reg_4230
    );
\gmem_addr_reg_417[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln37_2_reg_406(9),
      I1 => tmp_1_fu_231_p3(9),
      O => \gmem_addr_reg_417[9]_i_2_n_0\
    );
\gmem_addr_reg_417[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln37_2_reg_406(8),
      I1 => tmp_1_fu_231_p3(8),
      O => \gmem_addr_reg_417[9]_i_3_n_0\
    );
\gmem_addr_reg_417_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_2_reg_406(0),
      Q => \gmem_addr_reg_417_reg[5]_0\(0),
      R => '0'
    );
\gmem_addr_reg_417_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(10),
      Q => gmem_addr_reg_417(10),
      R => '0'
    );
\gmem_addr_reg_417_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(11),
      Q => gmem_addr_reg_417(11),
      R => '0'
    );
\gmem_addr_reg_417_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(12),
      Q => gmem_addr_reg_417(12),
      R => '0'
    );
\gmem_addr_reg_417_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(13),
      Q => gmem_addr_reg_417(13),
      R => '0'
    );
\gmem_addr_reg_417_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[9]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_417_reg[13]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[13]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[13]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln37_2_reg_406(13 downto 10),
      O(3 downto 0) => add_ln37_1_fu_258_p2(13 downto 10),
      S(3) => \gmem_addr_reg_417[13]_i_2_n_0\,
      S(2) => \gmem_addr_reg_417[13]_i_3_n_0\,
      S(1) => \gmem_addr_reg_417[13]_i_4_n_0\,
      S(0) => \gmem_addr_reg_417[13]_i_5_n_0\
    );
\gmem_addr_reg_417_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(14),
      Q => gmem_addr_reg_417(14),
      R => '0'
    );
\gmem_addr_reg_417_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(15),
      Q => gmem_addr_reg_417(15),
      R => '0'
    );
\gmem_addr_reg_417_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(16),
      Q => gmem_addr_reg_417(16),
      R => '0'
    );
\gmem_addr_reg_417_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(17),
      Q => gmem_addr_reg_417(17),
      R => '0'
    );
\gmem_addr_reg_417_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[13]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_417_reg[17]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[17]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[17]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_1_fu_258_p2(17 downto 14),
      S(3 downto 0) => add_ln37_2_reg_406(17 downto 14)
    );
\gmem_addr_reg_417_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(18),
      Q => gmem_addr_reg_417(18),
      R => '0'
    );
\gmem_addr_reg_417_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(19),
      Q => gmem_addr_reg_417(19),
      R => '0'
    );
\gmem_addr_reg_417_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_2_reg_406(1),
      Q => \gmem_addr_reg_417_reg[5]_0\(1),
      R => '0'
    );
\gmem_addr_reg_417_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(20),
      Q => gmem_addr_reg_417(20),
      R => '0'
    );
\gmem_addr_reg_417_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(21),
      Q => gmem_addr_reg_417(21),
      R => '0'
    );
\gmem_addr_reg_417_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[17]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_417_reg[21]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[21]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[21]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_1_fu_258_p2(21 downto 18),
      S(3 downto 0) => add_ln37_2_reg_406(21 downto 18)
    );
\gmem_addr_reg_417_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(22),
      Q => gmem_addr_reg_417(22),
      R => '0'
    );
\gmem_addr_reg_417_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(23),
      Q => gmem_addr_reg_417(23),
      R => '0'
    );
\gmem_addr_reg_417_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(24),
      Q => gmem_addr_reg_417(24),
      R => '0'
    );
\gmem_addr_reg_417_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(25),
      Q => gmem_addr_reg_417(25),
      R => '0'
    );
\gmem_addr_reg_417_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[21]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_417_reg[25]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[25]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[25]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_1_fu_258_p2(25 downto 22),
      S(3 downto 0) => add_ln37_2_reg_406(25 downto 22)
    );
\gmem_addr_reg_417_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(26),
      Q => gmem_addr_reg_417(26),
      R => '0'
    );
\gmem_addr_reg_417_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(27),
      Q => gmem_addr_reg_417(27),
      R => '0'
    );
\gmem_addr_reg_417_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(28),
      Q => gmem_addr_reg_417(28),
      R => '0'
    );
\gmem_addr_reg_417_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(29),
      Q => gmem_addr_reg_417(29),
      R => '0'
    );
\gmem_addr_reg_417_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[25]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_417_reg[29]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[29]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[29]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_1_fu_258_p2(29 downto 26),
      S(3 downto 0) => add_ln37_2_reg_406(29 downto 26)
    );
\gmem_addr_reg_417_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_2_reg_406(2),
      Q => \gmem_addr_reg_417_reg[5]_0\(2),
      R => '0'
    );
\gmem_addr_reg_417_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(30),
      Q => gmem_addr_reg_417(30),
      R => '0'
    );
\gmem_addr_reg_417_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(31),
      Q => gmem_addr_reg_417(31),
      R => '0'
    );
\gmem_addr_reg_417_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(32),
      Q => gmem_addr_reg_417(32),
      R => '0'
    );
\gmem_addr_reg_417_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(33),
      Q => gmem_addr_reg_417(33),
      R => '0'
    );
\gmem_addr_reg_417_reg[33]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[29]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_417_reg[33]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[33]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[33]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[33]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_1_fu_258_p2(33 downto 30),
      S(3 downto 0) => add_ln37_2_reg_406(33 downto 30)
    );
\gmem_addr_reg_417_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(34),
      Q => gmem_addr_reg_417(34),
      R => '0'
    );
\gmem_addr_reg_417_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(35),
      Q => gmem_addr_reg_417(35),
      R => '0'
    );
\gmem_addr_reg_417_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(36),
      Q => gmem_addr_reg_417(36),
      R => '0'
    );
\gmem_addr_reg_417_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(37),
      Q => gmem_addr_reg_417(37),
      R => '0'
    );
\gmem_addr_reg_417_reg[37]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[33]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_417_reg[37]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[37]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[37]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[37]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_1_fu_258_p2(37 downto 34),
      S(3 downto 0) => add_ln37_2_reg_406(37 downto 34)
    );
\gmem_addr_reg_417_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(38),
      Q => gmem_addr_reg_417(38),
      R => '0'
    );
\gmem_addr_reg_417_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(39),
      Q => gmem_addr_reg_417(39),
      R => '0'
    );
\gmem_addr_reg_417_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_2_reg_406(3),
      Q => \gmem_addr_reg_417_reg[5]_0\(3),
      R => '0'
    );
\gmem_addr_reg_417_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(40),
      Q => gmem_addr_reg_417(40),
      R => '0'
    );
\gmem_addr_reg_417_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(41),
      Q => gmem_addr_reg_417(41),
      R => '0'
    );
\gmem_addr_reg_417_reg[41]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[37]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_417_reg[41]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[41]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[41]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[41]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_1_fu_258_p2(41 downto 38),
      S(3 downto 0) => add_ln37_2_reg_406(41 downto 38)
    );
\gmem_addr_reg_417_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(42),
      Q => gmem_addr_reg_417(42),
      R => '0'
    );
\gmem_addr_reg_417_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(43),
      Q => gmem_addr_reg_417(43),
      R => '0'
    );
\gmem_addr_reg_417_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(44),
      Q => gmem_addr_reg_417(44),
      R => '0'
    );
\gmem_addr_reg_417_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(45),
      Q => gmem_addr_reg_417(45),
      R => '0'
    );
\gmem_addr_reg_417_reg[45]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[41]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_417_reg[45]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[45]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[45]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[45]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_1_fu_258_p2(45 downto 42),
      S(3 downto 0) => add_ln37_2_reg_406(45 downto 42)
    );
\gmem_addr_reg_417_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(46),
      Q => gmem_addr_reg_417(46),
      R => '0'
    );
\gmem_addr_reg_417_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(47),
      Q => gmem_addr_reg_417(47),
      R => '0'
    );
\gmem_addr_reg_417_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(48),
      Q => gmem_addr_reg_417(48),
      R => '0'
    );
\gmem_addr_reg_417_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(49),
      Q => gmem_addr_reg_417(49),
      R => '0'
    );
\gmem_addr_reg_417_reg[49]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[45]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_417_reg[49]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[49]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[49]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[49]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_1_fu_258_p2(49 downto 46),
      S(3 downto 0) => add_ln37_2_reg_406(49 downto 46)
    );
\gmem_addr_reg_417_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_2_reg_406(4),
      Q => \gmem_addr_reg_417_reg[5]_0\(4),
      R => '0'
    );
\gmem_addr_reg_417_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(50),
      Q => gmem_addr_reg_417(50),
      R => '0'
    );
\gmem_addr_reg_417_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(51),
      Q => gmem_addr_reg_417(51),
      R => '0'
    );
\gmem_addr_reg_417_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(52),
      Q => gmem_addr_reg_417(52),
      R => '0'
    );
\gmem_addr_reg_417_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(53),
      Q => gmem_addr_reg_417(53),
      R => '0'
    );
\gmem_addr_reg_417_reg[53]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[49]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_417_reg[53]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[53]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[53]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[53]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_1_fu_258_p2(53 downto 50),
      S(3 downto 0) => add_ln37_2_reg_406(53 downto 50)
    );
\gmem_addr_reg_417_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(54),
      Q => gmem_addr_reg_417(54),
      R => '0'
    );
\gmem_addr_reg_417_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(55),
      Q => gmem_addr_reg_417(55),
      R => '0'
    );
\gmem_addr_reg_417_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(56),
      Q => gmem_addr_reg_417(56),
      R => '0'
    );
\gmem_addr_reg_417_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(57),
      Q => gmem_addr_reg_417(57),
      R => '0'
    );
\gmem_addr_reg_417_reg[57]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[53]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_417_reg[57]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[57]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[57]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[57]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_1_fu_258_p2(57 downto 54),
      S(3 downto 0) => add_ln37_2_reg_406(57 downto 54)
    );
\gmem_addr_reg_417_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(58),
      Q => gmem_addr_reg_417(58),
      R => '0'
    );
\gmem_addr_reg_417_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(59),
      Q => gmem_addr_reg_417(59),
      R => '0'
    );
\gmem_addr_reg_417_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_2_reg_406(5),
      Q => \gmem_addr_reg_417_reg[5]_0\(5),
      R => '0'
    );
\gmem_addr_reg_417_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(60),
      Q => gmem_addr_reg_417(60),
      R => '0'
    );
\gmem_addr_reg_417_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(61),
      Q => gmem_addr_reg_417(61),
      R => '0'
    );
\gmem_addr_reg_417_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[57]_i_1_n_0\,
      CO(3) => \gmem_addr_reg_417_reg[61]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[61]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[61]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[61]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln37_1_fu_258_p2(61 downto 58),
      S(3 downto 0) => add_ln37_2_reg_406(61 downto 58)
    );
\gmem_addr_reg_417_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(62),
      Q => gmem_addr_reg_417(62),
      R => '0'
    );
\gmem_addr_reg_417_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(63),
      Q => gmem_addr_reg_417(63),
      R => '0'
    );
\gmem_addr_reg_417_reg[63]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[61]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gmem_addr_reg_417_reg[63]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gmem_addr_reg_417_reg[63]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_gmem_addr_reg_417_reg[63]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln37_1_fu_258_p2(63 downto 62),
      S(3 downto 2) => B"00",
      S(1 downto 0) => add_ln37_2_reg_406(63 downto 62)
    );
\gmem_addr_reg_417_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_2_reg_406(6),
      Q => gmem_addr_reg_417(6),
      R => '0'
    );
\gmem_addr_reg_417_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(7),
      Q => gmem_addr_reg_417(7),
      R => '0'
    );
\gmem_addr_reg_417_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(8),
      Q => gmem_addr_reg_417(8),
      R => '0'
    );
\gmem_addr_reg_417_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln37_1_fu_258_p2(9),
      Q => gmem_addr_reg_417(9),
      R => '0'
    );
\gmem_addr_reg_417_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem_addr_reg_417_reg[9]_i_1_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[9]_i_1_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[9]_i_1_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => add_ln37_2_reg_406(9 downto 7),
      DI(0) => '0',
      O(3 downto 1) => add_ln37_1_fu_258_p2(9 downto 7),
      O(0) => add_ln37_fu_253_p2(6),
      S(3) => \gmem_addr_reg_417[9]_i_2_n_0\,
      S(2) => \gmem_addr_reg_417[9]_i_3_n_0\,
      S(1 downto 0) => add_ln37_2_reg_406(7 downto 6)
    );
grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8F8888"
    )
        port map (
      I0 => ap_start,
      I1 => \fifo_depth_gt1_gen.dout_reg[27]\(0),
      I2 => \icmp_ln35_reg_374_reg_n_0_[0]\,
      I3 => flow_control_loop_pipe_sequential_init_U_n_2,
      I4 => \icmp_ln36_reg_383_reg[0]_1\,
      O => int_ap_start_reg
    );
\icmp_ln35_reg_374[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \indvar_flatten_fu_80[11]_i_3_n_0\,
      O => \icmp_ln35_reg_374[0]_i_1_n_0\
    );
\icmp_ln35_reg_374_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => \icmp_ln35_reg_374_reg_n_0_[0]\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => gmem_RVALID,
      I3 => \^ap_enable_reg_pp0_iter3\,
      I4 => icmp_ln35_reg_374_pp0_iter1_reg,
      O => \icmp_ln35_reg_374_pp0_iter1_reg[0]_i_1_n_0\
    );
\icmp_ln35_reg_374_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln35_reg_374_pp0_iter1_reg[0]_i_1_n_0\,
      Q => icmp_ln35_reg_374_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln35_reg_374_pp0_iter2_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => icmp_ln35_reg_374_pp0_iter1_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => gmem_RVALID,
      I3 => \^ap_enable_reg_pp0_iter3\,
      I4 => icmp_ln35_reg_374_pp0_iter2_reg,
      O => \icmp_ln35_reg_374_pp0_iter2_reg[0]_i_1_n_0\
    );
\icmp_ln35_reg_374_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln35_reg_374_pp0_iter2_reg[0]_i_1_n_0\,
      Q => icmp_ln35_reg_374_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln35_reg_374_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_fu_8012_out,
      D => \icmp_ln35_reg_374[0]_i_1_n_0\,
      Q => \icmp_ln35_reg_374_reg_n_0_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_18
    );
\icmp_ln36_reg_383[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => col_fu_72(3),
      I1 => col_fu_72(4),
      I2 => col_fu_72(1),
      I3 => col_fu_72(2),
      I4 => col_fu_72(6),
      I5 => col_fu_72(5),
      O => \icmp_ln36_reg_383[0]_i_2_n_0\
    );
\icmp_ln36_reg_383_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => \icmp_ln36_reg_383_reg_n_0_[0]\,
      R => '0'
    );
\indvar_flatten_fu_80[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \indvar_flatten_fu_80[11]_i_7_n_0\,
      I1 => \indvar_flatten_fu_80_reg_n_0_[5]\,
      I2 => \indvar_flatten_fu_80_reg_n_0_[4]\,
      I3 => \indvar_flatten_fu_80_reg_n_0_[7]\,
      I4 => \indvar_flatten_fu_80_reg_n_0_[6]\,
      I5 => \indvar_flatten_fu_80[11]_i_8_n_0\,
      O => \indvar_flatten_fu_80[11]_i_3_n_0\
    );
\indvar_flatten_fu_80[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \indvar_flatten_fu_80_reg_n_0_[9]\,
      I1 => \indvar_flatten_fu_80_reg_n_0_[8]\,
      I2 => \indvar_flatten_fu_80_reg_n_0_[11]\,
      I3 => \indvar_flatten_fu_80_reg_n_0_[10]\,
      O => \indvar_flatten_fu_80[11]_i_7_n_0\
    );
\indvar_flatten_fu_80[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \indvar_flatten_fu_80_reg_n_0_[0]\,
      I1 => \indvar_flatten_fu_80_reg_n_0_[1]\,
      I2 => \indvar_flatten_fu_80_reg_n_0_[3]\,
      I3 => \indvar_flatten_fu_80_reg_n_0_[2]\,
      O => \indvar_flatten_fu_80[11]_i_8_n_0\
    );
\indvar_flatten_fu_80_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_80,
      D => add_ln35_1_fu_155_p2(0),
      Q => \indvar_flatten_fu_80_reg_n_0_[0]\,
      R => '0'
    );
\indvar_flatten_fu_80_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_80,
      D => add_ln35_1_fu_155_p2(10),
      Q => \indvar_flatten_fu_80_reg_n_0_[10]\,
      R => '0'
    );
\indvar_flatten_fu_80_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_80,
      D => add_ln35_1_fu_155_p2(11),
      Q => \indvar_flatten_fu_80_reg_n_0_[11]\,
      R => '0'
    );
\indvar_flatten_fu_80_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_80,
      D => add_ln35_1_fu_155_p2(1),
      Q => \indvar_flatten_fu_80_reg_n_0_[1]\,
      R => '0'
    );
\indvar_flatten_fu_80_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_80,
      D => add_ln35_1_fu_155_p2(2),
      Q => \indvar_flatten_fu_80_reg_n_0_[2]\,
      R => '0'
    );
\indvar_flatten_fu_80_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_80,
      D => add_ln35_1_fu_155_p2(3),
      Q => \indvar_flatten_fu_80_reg_n_0_[3]\,
      R => '0'
    );
\indvar_flatten_fu_80_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_80,
      D => add_ln35_1_fu_155_p2(4),
      Q => \indvar_flatten_fu_80_reg_n_0_[4]\,
      R => '0'
    );
\indvar_flatten_fu_80_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_80,
      D => add_ln35_1_fu_155_p2(5),
      Q => \indvar_flatten_fu_80_reg_n_0_[5]\,
      R => '0'
    );
\indvar_flatten_fu_80_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_80,
      D => add_ln35_1_fu_155_p2(6),
      Q => \indvar_flatten_fu_80_reg_n_0_[6]\,
      R => '0'
    );
\indvar_flatten_fu_80_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_80,
      D => add_ln35_1_fu_155_p2(7),
      Q => \indvar_flatten_fu_80_reg_n_0_[7]\,
      R => '0'
    );
\indvar_flatten_fu_80_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_80,
      D => add_ln35_1_fu_155_p2(8),
      Q => \indvar_flatten_fu_80_reg_n_0_[8]\,
      R => '0'
    );
\indvar_flatten_fu_80_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_80,
      D => add_ln35_1_fu_155_p2(9),
      Q => \indvar_flatten_fu_80_reg_n_0_[9]\,
      R => '0'
    );
\lshr_ln_reg_412_pp0_iter2_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => add_ln37_2_reg_4060,
      CLK => ap_clk,
      D => select_ln35_reg_389(1),
      Q => \lshr_ln_reg_412_pp0_iter2_reg_reg[0]_srl2_n_0\
    );
\lshr_ln_reg_412_pp0_iter2_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => add_ln37_2_reg_4060,
      CLK => ap_clk,
      D => select_ln35_reg_389(2),
      Q => \lshr_ln_reg_412_pp0_iter2_reg_reg[1]_srl2_n_0\
    );
\lshr_ln_reg_412_pp0_iter2_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => add_ln37_2_reg_4060,
      CLK => ap_clk,
      D => select_ln35_reg_389(3),
      Q => \lshr_ln_reg_412_pp0_iter2_reg_reg[2]_srl2_n_0\
    );
\lshr_ln_reg_412_pp0_iter2_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => add_ln37_2_reg_4060,
      CLK => ap_clk,
      D => select_ln35_reg_389(4),
      Q => \lshr_ln_reg_412_pp0_iter2_reg_reg[3]_srl2_n_0\
    );
\lshr_ln_reg_412_pp0_iter2_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => add_ln37_2_reg_4060,
      CLK => ap_clk,
      D => select_ln35_reg_389(5),
      Q => \lshr_ln_reg_412_pp0_iter2_reg_reg[4]_srl2_n_0\
    );
\lshr_ln_reg_412_pp0_iter2_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => add_ln37_2_reg_4060,
      CLK => ap_clk,
      D => select_ln35_reg_389(6),
      Q => \lshr_ln_reg_412_pp0_iter2_reg_reg[5]_srl2_n_0\
    );
\lshr_ln_reg_412_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => \lshr_ln_reg_412_pp0_iter2_reg_reg[0]_srl2_n_0\,
      Q => lshr_ln_reg_412_pp0_iter3_reg(0),
      R => '0'
    );
\lshr_ln_reg_412_pp0_iter3_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => \lshr_ln_reg_412_pp0_iter2_reg_reg[1]_srl2_n_0\,
      Q => lshr_ln_reg_412_pp0_iter3_reg(1),
      R => '0'
    );
\lshr_ln_reg_412_pp0_iter3_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => \lshr_ln_reg_412_pp0_iter2_reg_reg[2]_srl2_n_0\,
      Q => lshr_ln_reg_412_pp0_iter3_reg(2),
      R => '0'
    );
\lshr_ln_reg_412_pp0_iter3_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => \lshr_ln_reg_412_pp0_iter2_reg_reg[3]_srl2_n_0\,
      Q => lshr_ln_reg_412_pp0_iter3_reg(3),
      R => '0'
    );
\lshr_ln_reg_412_pp0_iter3_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => \lshr_ln_reg_412_pp0_iter2_reg_reg[4]_srl2_n_0\,
      Q => lshr_ln_reg_412_pp0_iter3_reg(4),
      R => '0'
    );
\lshr_ln_reg_412_pp0_iter3_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => \lshr_ln_reg_412_pp0_iter2_reg_reg[5]_srl2_n_0\,
      Q => lshr_ln_reg_412_pp0_iter3_reg(5),
      R => '0'
    );
\max_val_reg_453[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(0),
      I1 => select_ln41_reg_447(0),
      I2 => \max_val_reg_453_reg[7]_i_2_n_0\,
      O => max_val_fu_328_p3(0)
    );
\max_val_reg_453[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(1),
      I1 => select_ln41_reg_447(1),
      I2 => \max_val_reg_453_reg[7]_i_2_n_0\,
      O => max_val_fu_328_p3(1)
    );
\max_val_reg_453[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(2),
      I1 => select_ln41_reg_447(2),
      I2 => \max_val_reg_453_reg[7]_i_2_n_0\,
      O => max_val_fu_328_p3(2)
    );
\max_val_reg_453[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(3),
      I1 => select_ln41_reg_447(3),
      I2 => \max_val_reg_453_reg[7]_i_2_n_0\,
      O => max_val_fu_328_p3(3)
    );
\max_val_reg_453[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(4),
      I1 => select_ln41_reg_447(4),
      I2 => \max_val_reg_453_reg[7]_i_2_n_0\,
      O => max_val_fu_328_p3(4)
    );
\max_val_reg_453[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(5),
      I1 => select_ln41_reg_447(5),
      I2 => \max_val_reg_453_reg[7]_i_2_n_0\,
      O => max_val_fu_328_p3(5)
    );
\max_val_reg_453[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(6),
      I1 => select_ln41_reg_447(6),
      I2 => \max_val_reg_453_reg[7]_i_2_n_0\,
      O => max_val_fu_328_p3(6)
    );
\max_val_reg_453[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(7),
      I1 => select_ln41_reg_447(7),
      I2 => \max_val_reg_453_reg[7]_i_2_n_0\,
      O => max_val_fu_328_p3(7)
    );
\max_val_reg_453[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => reg_127(0),
      I1 => select_ln41_reg_447(0),
      I2 => reg_127(1),
      I3 => select_ln41_reg_447(1),
      O => \max_val_reg_453[7]_i_10_n_0\
    );
\max_val_reg_453[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => reg_127(6),
      I1 => select_ln41_reg_447(6),
      I2 => select_ln41_reg_447(7),
      I3 => reg_127(7),
      O => \max_val_reg_453[7]_i_3_n_0\
    );
\max_val_reg_453[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => reg_127(4),
      I1 => select_ln41_reg_447(4),
      I2 => select_ln41_reg_447(5),
      I3 => reg_127(5),
      O => \max_val_reg_453[7]_i_4_n_0\
    );
\max_val_reg_453[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => reg_127(2),
      I1 => select_ln41_reg_447(2),
      I2 => select_ln41_reg_447(3),
      I3 => reg_127(3),
      O => \max_val_reg_453[7]_i_5_n_0\
    );
\max_val_reg_453[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => reg_127(0),
      I1 => select_ln41_reg_447(0),
      I2 => select_ln41_reg_447(1),
      I3 => reg_127(1),
      O => \max_val_reg_453[7]_i_6_n_0\
    );
\max_val_reg_453[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => reg_127(6),
      I1 => select_ln41_reg_447(6),
      I2 => reg_127(7),
      I3 => select_ln41_reg_447(7),
      O => \max_val_reg_453[7]_i_7_n_0\
    );
\max_val_reg_453[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => reg_127(4),
      I1 => select_ln41_reg_447(4),
      I2 => reg_127(5),
      I3 => select_ln41_reg_447(5),
      O => \max_val_reg_453[7]_i_8_n_0\
    );
\max_val_reg_453[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => reg_127(2),
      I1 => select_ln41_reg_447(2),
      I2 => reg_127(3),
      I3 => select_ln41_reg_447(3),
      O => \max_val_reg_453[7]_i_9_n_0\
    );
\max_val_reg_453_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => max_val_fu_328_p3(0),
      Q => \max_val_reg_453_reg[7]_0\(0),
      R => '0'
    );
\max_val_reg_453_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => max_val_fu_328_p3(1),
      Q => \max_val_reg_453_reg[7]_0\(1),
      R => '0'
    );
\max_val_reg_453_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => max_val_fu_328_p3(2),
      Q => \max_val_reg_453_reg[7]_0\(2),
      R => '0'
    );
\max_val_reg_453_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => max_val_fu_328_p3(3),
      Q => \max_val_reg_453_reg[7]_0\(3),
      R => '0'
    );
\max_val_reg_453_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => max_val_fu_328_p3(4),
      Q => \max_val_reg_453_reg[7]_0\(4),
      R => '0'
    );
\max_val_reg_453_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => max_val_fu_328_p3(5),
      Q => \max_val_reg_453_reg[7]_0\(5),
      R => '0'
    );
\max_val_reg_453_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => max_val_fu_328_p3(6),
      Q => \max_val_reg_453_reg[7]_0\(6),
      R => '0'
    );
\max_val_reg_453_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => max_val_fu_328_p3(7),
      Q => \max_val_reg_453_reg[7]_0\(7),
      R => '0'
    );
\max_val_reg_453_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \max_val_reg_453_reg[7]_i_2_n_0\,
      CO(2) => \max_val_reg_453_reg[7]_i_2_n_1\,
      CO(1) => \max_val_reg_453_reg[7]_i_2_n_2\,
      CO(0) => \max_val_reg_453_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \max_val_reg_453[7]_i_3_n_0\,
      DI(2) => \max_val_reg_453[7]_i_4_n_0\,
      DI(1) => \max_val_reg_453[7]_i_5_n_0\,
      DI(0) => \max_val_reg_453[7]_i_6_n_0\,
      O(3 downto 0) => \NLW_max_val_reg_453_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \max_val_reg_453[7]_i_7_n_0\,
      S(2) => \max_val_reg_453[7]_i_8_n_0\,
      S(1) => \max_val_reg_453[7]_i_9_n_0\,
      S(0) => \max_val_reg_453[7]_i_10_n_0\
    );
\ram_reg_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[27]\(1),
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \^ap_enable_reg_pp0_iter3\,
      I3 => gmem_RVALID,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => WEA(0)
    );
\reg_127[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAA000000000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => gmem_ARREADY,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => gmem_RVALID,
      I5 => \^ap_enable_reg_pp0_iter3\,
      O => reg_1270
    );
\reg_127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1270,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(0),
      Q => reg_127(0),
      R => '0'
    );
\reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1270,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(1),
      Q => reg_127(1),
      R => '0'
    );
\reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1270,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(2),
      Q => reg_127(2),
      R => '0'
    );
\reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1270,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(3),
      Q => reg_127(3),
      R => '0'
    );
\reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1270,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(4),
      Q => reg_127(4),
      R => '0'
    );
\reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1270,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(5),
      Q => reg_127(5),
      R => '0'
    );
\reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1270,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(6),
      Q => reg_127(6),
      R => '0'
    );
\reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1270,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(7),
      Q => reg_127(7),
      R => '0'
    );
\row_fu_76[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45400000"
    )
        port map (
      I0 => \icmp_ln35_reg_374_reg_n_0_[0]\,
      I1 => \icmp_ln36_reg_383_reg[0]_1\,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => add_ln37_2_reg_4060,
      O => row_fu_760
    );
\row_fu_76_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => row_fu_760,
      D => p_0_in(0),
      Q => row_fu_76_reg(1),
      R => col_fu_720
    );
\row_fu_76_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => row_fu_760,
      D => p_0_in(1),
      Q => row_fu_76_reg(2),
      R => col_fu_720
    );
\row_fu_76_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => row_fu_760,
      D => p_0_in(2),
      Q => row_fu_76_reg(3),
      R => col_fu_720
    );
\row_fu_76_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => row_fu_760,
      D => p_0_in(3),
      Q => row_fu_76_reg(4),
      R => col_fu_720
    );
\row_fu_76_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => row_fu_760,
      D => p_0_in(4),
      Q => row_fu_76_reg(5),
      R => col_fu_720
    );
\row_fu_76_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => row_fu_760,
      D => p_0_in(5),
      Q => row_fu_76_reg(6),
      R => col_fu_720
    );
\select_ln35_1_reg_394[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => row_fu_76_reg(1),
      I1 => \icmp_ln36_reg_383_reg_n_0_[0]\,
      O => p_0_in(0)
    );
\select_ln35_1_reg_394[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \icmp_ln36_reg_383_reg_n_0_[0]\,
      I1 => row_fu_76_reg(1),
      I2 => row_fu_76_reg(2),
      O => p_0_in(1)
    );
\select_ln35_1_reg_394[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => row_fu_76_reg(2),
      I1 => row_fu_76_reg(1),
      I2 => \icmp_ln36_reg_383_reg_n_0_[0]\,
      I3 => row_fu_76_reg(3),
      O => p_0_in(2)
    );
\select_ln35_1_reg_394[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => row_fu_76_reg(3),
      I1 => \icmp_ln36_reg_383_reg_n_0_[0]\,
      I2 => row_fu_76_reg(1),
      I3 => row_fu_76_reg(2),
      I4 => row_fu_76_reg(4),
      O => p_0_in(3)
    );
\select_ln35_1_reg_394[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => row_fu_76_reg(4),
      I1 => row_fu_76_reg(2),
      I2 => row_fu_76_reg(1),
      I3 => \icmp_ln36_reg_383_reg_n_0_[0]\,
      I4 => row_fu_76_reg(3),
      I5 => row_fu_76_reg(5),
      O => p_0_in(4)
    );
\select_ln35_1_reg_394[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => row_fu_76_reg(5),
      I1 => \select_ln35_1_reg_394[6]_i_2_n_0\,
      I2 => row_fu_76_reg(6),
      O => p_0_in(5)
    );
\select_ln35_1_reg_394[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => row_fu_76_reg(3),
      I1 => \icmp_ln36_reg_383_reg_n_0_[0]\,
      I2 => row_fu_76_reg(1),
      I3 => row_fu_76_reg(2),
      I4 => row_fu_76_reg(4),
      O => \select_ln35_1_reg_394[6]_i_2_n_0\
    );
\select_ln35_1_reg_394_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => p_0_in(0),
      Q => tmp_1_fu_231_p3(8),
      R => '0'
    );
\select_ln35_1_reg_394_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => p_0_in(1),
      Q => tmp_1_fu_231_p3(9),
      R => '0'
    );
\select_ln35_1_reg_394_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => p_0_in(2),
      Q => tmp_1_fu_231_p3(10),
      R => '0'
    );
\select_ln35_1_reg_394_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => p_0_in(3),
      Q => tmp_1_fu_231_p3(11),
      R => '0'
    );
\select_ln35_1_reg_394_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => p_0_in(4),
      Q => tmp_1_fu_231_p3(12),
      R => '0'
    );
\select_ln35_1_reg_394_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => p_0_in(5),
      Q => tmp_1_fu_231_p3(13),
      R => '0'
    );
\select_ln35_reg_389[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088000080888088"
    )
        port map (
      I0 => \icmp_ln36_reg_383_reg_n_0_[0]\,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem_RVALID,
      I3 => \^ap_enable_reg_pp0_iter3\,
      I4 => gmem_ARREADY,
      I5 => ap_enable_reg_pp0_iter1,
      O => \select_ln35_reg_389[1]_i_1_n_0\
    );
\select_ln35_reg_389_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => col_load_reg_378(1),
      Q => select_ln35_reg_389(1),
      R => \select_ln35_reg_389[1]_i_1_n_0\
    );
\select_ln35_reg_389_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => col_load_reg_378(2),
      Q => select_ln35_reg_389(2),
      R => \select_ln35_reg_389[1]_i_1_n_0\
    );
\select_ln35_reg_389_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => col_load_reg_378(3),
      Q => select_ln35_reg_389(3),
      R => \select_ln35_reg_389[1]_i_1_n_0\
    );
\select_ln35_reg_389_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => col_load_reg_378(4),
      Q => select_ln35_reg_389(4),
      R => \select_ln35_reg_389[1]_i_1_n_0\
    );
\select_ln35_reg_389_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => col_load_reg_378(5),
      Q => select_ln35_reg_389(5),
      R => \select_ln35_reg_389[1]_i_1_n_0\
    );
\select_ln35_reg_389_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => col_load_reg_378(6),
      Q => select_ln35_reg_389(6),
      R => \select_ln35_reg_389[1]_i_1_n_0\
    );
\select_ln40_reg_441[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gmem_addr_read_1_reg_435(0),
      I1 => gmem_addr_read_reg_429(0),
      I2 => \select_ln40_reg_441_reg[7]_i_2_n_0\,
      O => select_ln40_fu_289_p3(0)
    );
\select_ln40_reg_441[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gmem_addr_read_1_reg_435(1),
      I1 => gmem_addr_read_reg_429(1),
      I2 => \select_ln40_reg_441_reg[7]_i_2_n_0\,
      O => select_ln40_fu_289_p3(1)
    );
\select_ln40_reg_441[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gmem_addr_read_1_reg_435(2),
      I1 => gmem_addr_read_reg_429(2),
      I2 => \select_ln40_reg_441_reg[7]_i_2_n_0\,
      O => select_ln40_fu_289_p3(2)
    );
\select_ln40_reg_441[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gmem_addr_read_1_reg_435(3),
      I1 => gmem_addr_read_reg_429(3),
      I2 => \select_ln40_reg_441_reg[7]_i_2_n_0\,
      O => select_ln40_fu_289_p3(3)
    );
\select_ln40_reg_441[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gmem_addr_read_1_reg_435(4),
      I1 => gmem_addr_read_reg_429(4),
      I2 => \select_ln40_reg_441_reg[7]_i_2_n_0\,
      O => select_ln40_fu_289_p3(4)
    );
\select_ln40_reg_441[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gmem_addr_read_1_reg_435(5),
      I1 => gmem_addr_read_reg_429(5),
      I2 => \select_ln40_reg_441_reg[7]_i_2_n_0\,
      O => select_ln40_fu_289_p3(5)
    );
\select_ln40_reg_441[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gmem_addr_read_1_reg_435(6),
      I1 => gmem_addr_read_reg_429(6),
      I2 => \select_ln40_reg_441_reg[7]_i_2_n_0\,
      O => select_ln40_fu_289_p3(6)
    );
\select_ln40_reg_441[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gmem_addr_read_1_reg_435(7),
      I1 => gmem_addr_read_reg_429(7),
      I2 => \select_ln40_reg_441_reg[7]_i_2_n_0\,
      O => select_ln40_fu_289_p3(7)
    );
\select_ln40_reg_441[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gmem_addr_read_1_reg_435(0),
      I1 => gmem_addr_read_reg_429(0),
      I2 => gmem_addr_read_1_reg_435(1),
      I3 => gmem_addr_read_reg_429(1),
      O => \select_ln40_reg_441[7]_i_10_n_0\
    );
\select_ln40_reg_441[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gmem_addr_read_1_reg_435(6),
      I1 => gmem_addr_read_reg_429(6),
      I2 => gmem_addr_read_reg_429(7),
      I3 => gmem_addr_read_1_reg_435(7),
      O => \select_ln40_reg_441[7]_i_3_n_0\
    );
\select_ln40_reg_441[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gmem_addr_read_1_reg_435(4),
      I1 => gmem_addr_read_reg_429(4),
      I2 => gmem_addr_read_reg_429(5),
      I3 => gmem_addr_read_1_reg_435(5),
      O => \select_ln40_reg_441[7]_i_4_n_0\
    );
\select_ln40_reg_441[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gmem_addr_read_1_reg_435(2),
      I1 => gmem_addr_read_reg_429(2),
      I2 => gmem_addr_read_reg_429(3),
      I3 => gmem_addr_read_1_reg_435(3),
      O => \select_ln40_reg_441[7]_i_5_n_0\
    );
\select_ln40_reg_441[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gmem_addr_read_1_reg_435(0),
      I1 => gmem_addr_read_reg_429(0),
      I2 => gmem_addr_read_reg_429(1),
      I3 => gmem_addr_read_1_reg_435(1),
      O => \select_ln40_reg_441[7]_i_6_n_0\
    );
\select_ln40_reg_441[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gmem_addr_read_1_reg_435(6),
      I1 => gmem_addr_read_reg_429(6),
      I2 => gmem_addr_read_1_reg_435(7),
      I3 => gmem_addr_read_reg_429(7),
      O => \select_ln40_reg_441[7]_i_7_n_0\
    );
\select_ln40_reg_441[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gmem_addr_read_1_reg_435(4),
      I1 => gmem_addr_read_reg_429(4),
      I2 => gmem_addr_read_1_reg_435(5),
      I3 => gmem_addr_read_reg_429(5),
      O => \select_ln40_reg_441[7]_i_8_n_0\
    );
\select_ln40_reg_441[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gmem_addr_read_1_reg_435(2),
      I1 => gmem_addr_read_reg_429(2),
      I2 => gmem_addr_read_1_reg_435(3),
      I3 => gmem_addr_read_reg_429(3),
      O => \select_ln40_reg_441[7]_i_9_n_0\
    );
\select_ln40_reg_441_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => select_ln40_fu_289_p3(0),
      Q => select_ln40_reg_441(0),
      R => '0'
    );
\select_ln40_reg_441_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => select_ln40_fu_289_p3(1),
      Q => select_ln40_reg_441(1),
      R => '0'
    );
\select_ln40_reg_441_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => select_ln40_fu_289_p3(2),
      Q => select_ln40_reg_441(2),
      R => '0'
    );
\select_ln40_reg_441_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => select_ln40_fu_289_p3(3),
      Q => select_ln40_reg_441(3),
      R => '0'
    );
\select_ln40_reg_441_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => select_ln40_fu_289_p3(4),
      Q => select_ln40_reg_441(4),
      R => '0'
    );
\select_ln40_reg_441_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => select_ln40_fu_289_p3(5),
      Q => select_ln40_reg_441(5),
      R => '0'
    );
\select_ln40_reg_441_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => select_ln40_fu_289_p3(6),
      Q => select_ln40_reg_441(6),
      R => '0'
    );
\select_ln40_reg_441_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => select_ln40_fu_289_p3(7),
      Q => select_ln40_reg_441(7),
      R => '0'
    );
\select_ln40_reg_441_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln40_reg_441_reg[7]_i_2_n_0\,
      CO(2) => \select_ln40_reg_441_reg[7]_i_2_n_1\,
      CO(1) => \select_ln40_reg_441_reg[7]_i_2_n_2\,
      CO(0) => \select_ln40_reg_441_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \select_ln40_reg_441[7]_i_3_n_0\,
      DI(2) => \select_ln40_reg_441[7]_i_4_n_0\,
      DI(1) => \select_ln40_reg_441[7]_i_5_n_0\,
      DI(0) => \select_ln40_reg_441[7]_i_6_n_0\,
      O(3 downto 0) => \NLW_select_ln40_reg_441_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln40_reg_441[7]_i_7_n_0\,
      S(2) => \select_ln40_reg_441[7]_i_8_n_0\,
      S(1) => \select_ln40_reg_441[7]_i_9_n_0\,
      S(0) => \select_ln40_reg_441[7]_i_10_n_0\
    );
\select_ln41_reg_447[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(0),
      I1 => select_ln40_reg_441(0),
      I2 => \select_ln41_reg_447_reg[7]_i_2_n_0\,
      O => select_ln41_fu_300_p3(0)
    );
\select_ln41_reg_447[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(1),
      I1 => select_ln40_reg_441(1),
      I2 => \select_ln41_reg_447_reg[7]_i_2_n_0\,
      O => select_ln41_fu_300_p3(1)
    );
\select_ln41_reg_447[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(2),
      I1 => select_ln40_reg_441(2),
      I2 => \select_ln41_reg_447_reg[7]_i_2_n_0\,
      O => select_ln41_fu_300_p3(2)
    );
\select_ln41_reg_447[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(3),
      I1 => select_ln40_reg_441(3),
      I2 => \select_ln41_reg_447_reg[7]_i_2_n_0\,
      O => select_ln41_fu_300_p3(3)
    );
\select_ln41_reg_447[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(4),
      I1 => select_ln40_reg_441(4),
      I2 => \select_ln41_reg_447_reg[7]_i_2_n_0\,
      O => select_ln41_fu_300_p3(4)
    );
\select_ln41_reg_447[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(5),
      I1 => select_ln40_reg_441(5),
      I2 => \select_ln41_reg_447_reg[7]_i_2_n_0\,
      O => select_ln41_fu_300_p3(5)
    );
\select_ln41_reg_447[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(6),
      I1 => select_ln40_reg_441(6),
      I2 => \select_ln41_reg_447_reg[7]_i_2_n_0\,
      O => select_ln41_fu_300_p3(6)
    );
\select_ln41_reg_447[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(7),
      I1 => select_ln40_reg_441(7),
      I2 => \select_ln41_reg_447_reg[7]_i_2_n_0\,
      O => select_ln41_fu_300_p3(7)
    );
\select_ln41_reg_447[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => reg_127(0),
      I1 => select_ln40_reg_441(0),
      I2 => reg_127(1),
      I3 => select_ln40_reg_441(1),
      O => \select_ln41_reg_447[7]_i_10_n_0\
    );
\select_ln41_reg_447[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => reg_127(6),
      I1 => select_ln40_reg_441(6),
      I2 => select_ln40_reg_441(7),
      I3 => reg_127(7),
      O => \select_ln41_reg_447[7]_i_3_n_0\
    );
\select_ln41_reg_447[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => reg_127(4),
      I1 => select_ln40_reg_441(4),
      I2 => select_ln40_reg_441(5),
      I3 => reg_127(5),
      O => \select_ln41_reg_447[7]_i_4_n_0\
    );
\select_ln41_reg_447[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => reg_127(2),
      I1 => select_ln40_reg_441(2),
      I2 => select_ln40_reg_441(3),
      I3 => reg_127(3),
      O => \select_ln41_reg_447[7]_i_5_n_0\
    );
\select_ln41_reg_447[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => reg_127(0),
      I1 => select_ln40_reg_441(0),
      I2 => select_ln40_reg_441(1),
      I3 => reg_127(1),
      O => \select_ln41_reg_447[7]_i_6_n_0\
    );
\select_ln41_reg_447[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => reg_127(6),
      I1 => select_ln40_reg_441(6),
      I2 => reg_127(7),
      I3 => select_ln40_reg_441(7),
      O => \select_ln41_reg_447[7]_i_7_n_0\
    );
\select_ln41_reg_447[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => reg_127(4),
      I1 => select_ln40_reg_441(4),
      I2 => reg_127(5),
      I3 => select_ln40_reg_441(5),
      O => \select_ln41_reg_447[7]_i_8_n_0\
    );
\select_ln41_reg_447[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => reg_127(2),
      I1 => select_ln40_reg_441(2),
      I2 => reg_127(3),
      I3 => select_ln40_reg_441(3),
      O => \select_ln41_reg_447[7]_i_9_n_0\
    );
\select_ln41_reg_447_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => select_ln41_fu_300_p3(0),
      Q => select_ln41_reg_447(0),
      R => '0'
    );
\select_ln41_reg_447_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => select_ln41_fu_300_p3(1),
      Q => select_ln41_reg_447(1),
      R => '0'
    );
\select_ln41_reg_447_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => select_ln41_fu_300_p3(2),
      Q => select_ln41_reg_447(2),
      R => '0'
    );
\select_ln41_reg_447_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => select_ln41_fu_300_p3(3),
      Q => select_ln41_reg_447(3),
      R => '0'
    );
\select_ln41_reg_447_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => select_ln41_fu_300_p3(4),
      Q => select_ln41_reg_447(4),
      R => '0'
    );
\select_ln41_reg_447_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => select_ln41_fu_300_p3(5),
      Q => select_ln41_reg_447(5),
      R => '0'
    );
\select_ln41_reg_447_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => select_ln41_fu_300_p3(6),
      Q => select_ln41_reg_447(6),
      R => '0'
    );
\select_ln41_reg_447_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => select_ln41_fu_300_p3(7),
      Q => select_ln41_reg_447(7),
      R => '0'
    );
\select_ln41_reg_447_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln41_reg_447_reg[7]_i_2_n_0\,
      CO(2) => \select_ln41_reg_447_reg[7]_i_2_n_1\,
      CO(1) => \select_ln41_reg_447_reg[7]_i_2_n_2\,
      CO(0) => \select_ln41_reg_447_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \select_ln41_reg_447[7]_i_3_n_0\,
      DI(2) => \select_ln41_reg_447[7]_i_4_n_0\,
      DI(1) => \select_ln41_reg_447[7]_i_5_n_0\,
      DI(0) => \select_ln41_reg_447[7]_i_6_n_0\,
      O(3 downto 0) => \NLW_select_ln41_reg_447_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln41_reg_447[7]_i_7_n_0\,
      S(2) => \select_ln41_reg_447[7]_i_8_n_0\,
      S(1) => \select_ln41_reg_447[7]_i_9_n_0\,
      S(0) => \select_ln41_reg_447[7]_i_10_n_0\
    );
\tmp_reg_399_pp0_iter2_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => add_ln37_2_reg_4060,
      CLK => ap_clk,
      D => tmp_1_fu_231_p3(8),
      Q => \tmp_reg_399_pp0_iter2_reg_reg[0]_srl2_n_0\
    );
\tmp_reg_399_pp0_iter2_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => add_ln37_2_reg_4060,
      CLK => ap_clk,
      D => tmp_1_fu_231_p3(9),
      Q => \tmp_reg_399_pp0_iter2_reg_reg[1]_srl2_n_0\
    );
\tmp_reg_399_pp0_iter2_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => add_ln37_2_reg_4060,
      CLK => ap_clk,
      D => tmp_1_fu_231_p3(10),
      Q => \tmp_reg_399_pp0_iter2_reg_reg[2]_srl2_n_0\
    );
\tmp_reg_399_pp0_iter2_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => add_ln37_2_reg_4060,
      CLK => ap_clk,
      D => tmp_1_fu_231_p3(11),
      Q => \tmp_reg_399_pp0_iter2_reg_reg[3]_srl2_n_0\
    );
\tmp_reg_399_pp0_iter2_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => add_ln37_2_reg_4060,
      CLK => ap_clk,
      D => tmp_1_fu_231_p3(12),
      Q => \tmp_reg_399_pp0_iter2_reg_reg[4]_srl2_n_0\
    );
\tmp_reg_399_pp0_iter2_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => add_ln37_2_reg_4060,
      CLK => ap_clk,
      D => tmp_1_fu_231_p3(13),
      Q => \tmp_reg_399_pp0_iter2_reg_reg[5]_srl2_n_0\
    );
\tmp_reg_399_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => \tmp_reg_399_pp0_iter2_reg_reg[0]_srl2_n_0\,
      Q => p_shl_fu_310_p3(6),
      R => '0'
    );
\tmp_reg_399_pp0_iter3_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => \tmp_reg_399_pp0_iter2_reg_reg[1]_srl2_n_0\,
      Q => p_shl_fu_310_p3(7),
      R => '0'
    );
\tmp_reg_399_pp0_iter3_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => \tmp_reg_399_pp0_iter2_reg_reg[2]_srl2_n_0\,
      Q => p_shl_fu_310_p3(8),
      R => '0'
    );
\tmp_reg_399_pp0_iter3_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => \tmp_reg_399_pp0_iter2_reg_reg[3]_srl2_n_0\,
      Q => p_shl_fu_310_p3(9),
      R => '0'
    );
\tmp_reg_399_pp0_iter3_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => \tmp_reg_399_pp0_iter2_reg_reg[4]_srl2_n_0\,
      Q => p_shl_fu_310_p3(10),
      R => '0'
    );
\tmp_reg_399_pp0_iter3_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln37_2_reg_4060,
      D => \tmp_reg_399_pp0_iter2_reg_reg[5]_srl2_n_0\,
      Q => p_shl_fu_310_p3(11),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4 is
  port (
    ap_enable_reg_pp0_iter0 : out STD_LOGIC;
    \icmp_ln50_reg_411_reg[0]_0\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 62 downto 0 );
    ap_done_cache : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter2 : out STD_LOGIC;
    ap_enable_reg_pp0_iter3 : out STD_LOGIC;
    ap_enable_reg_pp0_iter10 : out STD_LOGIC;
    grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_WVALID : out STD_LOGIC;
    ap_done_reg1 : out STD_LOGIC;
    grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_BREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    din : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln50_reg_411_reg[0]_1\ : out STD_LOGIC;
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    gmem1_BVALID : in STD_LOGIC;
    ap_loop_init_int_reg : in STD_LOGIC;
    \indvar_flatten6_fu_92_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln50_reg_411_reg[0]_2\ : in STD_LOGIC;
    gmem1_AWREADY : in STD_LOGIC;
    gmem1_WREADY : in STD_LOGIC;
    \indvar_flatten6_fu_92_reg[0]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    re : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln53_2_reg_446_reg[63]_0\ : in STD_LOGIC_VECTOR ( 62 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln50_1_fu_171_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln51_fu_371_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal add_ln53_1_fu_326_p2 : STD_LOGIC_VECTOR ( 63 downto 3 );
  signal add_ln53_2_fu_252_p2 : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal add_ln53_2_reg_446 : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal add_ln53_2_reg_4460 : STD_LOGIC;
  signal \add_ln53_2_reg_446[4]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln53_2_reg_446[4]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln53_2_reg_446[4]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln53_2_reg_446[8]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln53_2_reg_446[8]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln53_2_reg_446[8]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[52]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[52]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[52]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[60]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[60]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[60]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[60]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[63]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[63]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln53_2_reg_446_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal add_ln53_3_fu_234_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln53_3_reg_441[11]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln53_3_reg_441[11]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln53_3_reg_441[11]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln53_3_reg_441[11]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln53_3_reg_441[3]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln53_3_reg_441[3]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln53_3_reg_441[3]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln53_3_reg_441[3]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln53_3_reg_441[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln53_3_reg_441[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln53_3_reg_441[7]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln53_3_reg_441[7]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln53_3_reg_441_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln53_3_reg_441_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln53_3_reg_441_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln53_3_reg_441_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln53_3_reg_441_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln53_3_reg_441_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln53_3_reg_441_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln53_3_reg_441_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln53_3_reg_441_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln53_3_reg_441_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln53_3_reg_441_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal add_ln53_fu_321_p2 : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \ap_CS_fsm[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__0_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm16_out : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter10\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_2_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_3_n_0 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter3\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter3_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_2_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal \ap_loop_exit_ready_pp0_iter1_reg_i_1__0_n_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0 : STD_LOGIC;
  signal ap_sig_allocacmp_col_load : STD_LOGIC_VECTOR ( 0 to 0 );
  signal col_fu_84 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal col_fu_840 : STD_LOGIC;
  signal col_fu_84015_out : STD_LOGIC;
  signal col_load_reg_415 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal empty_47_fu_307_p20_out : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal empty_fu_279_p21_out : STD_LOGIC_VECTOR ( 14 downto 7 );
  signal \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_2_n_0\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal gmem1_addr_1_reg_463 : STD_LOGIC_VECTOR ( 62 downto 1 );
  signal gmem1_addr_1_reg_4630 : STD_LOGIC;
  signal \gmem1_addr_1_reg_463[13]_i_10_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463[13]_i_2_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463[13]_i_3_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463[13]_i_4_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463[13]_i_5_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463[13]_i_7_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463[13]_i_8_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463[13]_i_9_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463[5]_i_2_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463[5]_i_3_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463[5]_i_4_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463[5]_i_5_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463[9]_i_10_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463[9]_i_2_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463[9]_i_3_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463[9]_i_4_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463[9]_i_5_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463[9]_i_7_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463[9]_i_8_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463[9]_i_9_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[13]_i_6_n_1\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[13]_i_6_n_2\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[13]_i_6_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[33]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[33]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[33]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[37]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[37]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[37]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[41]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[41]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[41]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[41]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[45]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[45]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[45]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[45]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[49]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[49]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[49]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[49]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[53]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[53]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[53]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[53]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[57]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[57]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[57]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[57]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[61]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[61]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[61]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[61]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[9]_i_6_n_1\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[9]_i_6_n_2\ : STD_LOGIC;
  signal \gmem1_addr_1_reg_463_reg[9]_i_6_n_3\ : STD_LOGIC;
  signal gmem1_addr_reg_457 : STD_LOGIC_VECTOR ( 62 downto 1 );
  signal \gmem1_addr_reg_457[13]_i_10_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457[13]_i_11_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457[13]_i_12_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457[13]_i_2_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457[13]_i_3_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457[13]_i_4_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457[13]_i_5_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457[13]_i_8_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457[13]_i_9_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457[5]_i_2_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457[5]_i_3_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457[5]_i_4_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457[5]_i_5_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457[5]_i_7_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457[5]_i_8_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457[5]_i_9_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457[9]_i_10_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457[9]_i_2_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457[9]_i_3_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457[9]_i_4_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457[9]_i_5_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457[9]_i_7_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457[9]_i_8_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457[9]_i_9_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[13]_i_7_n_1\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[13]_i_7_n_2\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[13]_i_7_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[33]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[33]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[33]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[37]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[37]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[37]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[41]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[41]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[41]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[41]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[45]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[45]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[45]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[45]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[49]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[49]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[49]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[49]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[53]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[53]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[53]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[53]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[57]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[57]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[57]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[57]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[5]_i_6_n_1\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[5]_i_6_n_2\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[5]_i_6_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[61]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[61]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[61]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[61]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[9]_i_6_n_1\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[9]_i_6_n_2\ : STD_LOGIC;
  signal \gmem1_addr_reg_457_reg[9]_i_6_n_3\ : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_max_pool_image_temp_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal icmp_ln50_reg_411_pp0_iter1_reg : STD_LOGIC;
  signal \^icmp_ln50_reg_411_reg[0]_0\ : STD_LOGIC;
  signal icmp_ln51_reg_420 : STD_LOGIC;
  signal indvar_flatten6_fu_92 : STD_LOGIC;
  signal indvar_flatten6_fu_9211_out : STD_LOGIC;
  signal \indvar_flatten6_fu_92[11]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten6_fu_92[11]_i_8_n_0\ : STD_LOGIC;
  signal \indvar_flatten6_fu_92[11]_i_9_n_0\ : STD_LOGIC;
  signal \indvar_flatten6_fu_92_reg_n_0_[0]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_92_reg_n_0_[10]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_92_reg_n_0_[11]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_92_reg_n_0_[1]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_92_reg_n_0_[2]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_92_reg_n_0_[3]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_92_reg_n_0_[4]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_92_reg_n_0_[5]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_92_reg_n_0_[6]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_92_reg_n_0_[7]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_92_reg_n_0_[8]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_92_reg_n_0_[9]\ : STD_LOGIC;
  signal mem_reg_i_13_n_0 : STD_LOGIC;
  signal mem_reg_i_14_n_0 : STD_LOGIC;
  signal mem_reg_i_15_n_0 : STD_LOGIC;
  signal mem_reg_i_16_n_0 : STD_LOGIC;
  signal mem_reg_i_17_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_shl_fu_289_p3 : STD_LOGIC_VECTOR ( 14 downto 9 );
  signal row_fu_88 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal row_fu_880 : STD_LOGIC;
  signal select_ln50_1_fu_195_p3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal select_ln50_fu_208_p3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal select_ln50_reg_436 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \select_ln50_reg_436[5]_i_1_n_0\ : STD_LOGIC;
  signal \^we\ : STD_LOGIC;
  signal zext_ln55_reg_474 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln53_2_reg_446_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln53_2_reg_446_reg[63]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln53_3_reg_441_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmem1_addr_1_reg_463_reg[13]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmem1_addr_1_reg_463_reg[62]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmem1_addr_1_reg_463_reg[62]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmem1_addr_reg_457_reg[13]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmem1_addr_reg_457_reg[13]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmem1_addr_reg_457_reg[5]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gmem1_addr_reg_457_reg[62]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmem1_addr_reg_457_reg[62]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln53_2_reg_446_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln53_2_reg_446_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln53_2_reg_446_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln53_2_reg_446_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln53_2_reg_446_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln53_2_reg_446_reg[32]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln53_2_reg_446_reg[36]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln53_2_reg_446_reg[40]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln53_2_reg_446_reg[44]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln53_2_reg_446_reg[48]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln53_2_reg_446_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln53_2_reg_446_reg[52]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln53_2_reg_446_reg[56]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln53_2_reg_446_reg[60]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln53_2_reg_446_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln53_2_reg_446_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln53_3_reg_441_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln53_3_reg_441_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln53_3_reg_441_reg[7]_i_1\ : label is 35;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_2 : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__0\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter3_i_2 : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \col_fu_84[1]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \col_fu_84[2]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \col_fu_84[3]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \col_fu_84[4]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_2\ : label is "soft_lutpair378";
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_463_reg[13]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_463_reg[13]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_463_reg[17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_463_reg[21]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_463_reg[25]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_463_reg[29]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_463_reg[33]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_463_reg[37]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_463_reg[41]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_463_reg[45]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_463_reg[49]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_463_reg[53]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_463_reg[57]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_463_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_463_reg[61]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_463_reg[62]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_463_reg[9]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_1_reg_463_reg[9]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_457_reg[13]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_457_reg[13]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_457_reg[13]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_457_reg[17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_457_reg[21]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_457_reg[25]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_457_reg[29]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_457_reg[33]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_457_reg[37]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_457_reg[41]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_457_reg[45]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_457_reg[49]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_457_reg[53]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_457_reg[57]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_457_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_457_reg[5]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_457_reg[61]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_457_reg[62]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_457_reg[9]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem1_addr_reg_457_reg[9]_i_6\ : label is 35;
  attribute SOFT_HLUTNM of mem_reg_i_14 : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of mem_reg_i_15 : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of mem_reg_i_16 : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of mem_reg_i_17 : label is "soft_lutpair376";
begin
  Q(0) <= \^q\(0);
  ap_enable_reg_pp0_iter0 <= \^ap_enable_reg_pp0_iter0\;
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  ap_enable_reg_pp0_iter10 <= \^ap_enable_reg_pp0_iter10\;
  ap_enable_reg_pp0_iter2 <= \^ap_enable_reg_pp0_iter2\;
  ap_enable_reg_pp0_iter3 <= \^ap_enable_reg_pp0_iter3\;
  \icmp_ln50_reg_411_reg[0]_0\ <= \^icmp_ln50_reg_411_reg[0]_0\;
  we <= \^we\;
\add_ln53_2_reg_446[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln51_reg_420,
      I1 => col_load_reg_415(2),
      I2 => \add_ln53_2_reg_446_reg[63]_0\(3),
      O => \add_ln53_2_reg_446[4]_i_2_n_0\
    );
\add_ln53_2_reg_446[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln51_reg_420,
      I1 => col_load_reg_415(1),
      I2 => \add_ln53_2_reg_446_reg[63]_0\(2),
      O => \add_ln53_2_reg_446[4]_i_3_n_0\
    );
\add_ln53_2_reg_446[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln51_reg_420,
      I1 => col_load_reg_415(0),
      I2 => \add_ln53_2_reg_446_reg[63]_0\(1),
      O => \add_ln53_2_reg_446[4]_i_4_n_0\
    );
\add_ln53_2_reg_446[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln51_reg_420,
      I1 => col_load_reg_415(5),
      I2 => \add_ln53_2_reg_446_reg[63]_0\(6),
      O => \add_ln53_2_reg_446[8]_i_2_n_0\
    );
\add_ln53_2_reg_446[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln51_reg_420,
      I1 => col_load_reg_415(4),
      I2 => \add_ln53_2_reg_446_reg[63]_0\(5),
      O => \add_ln53_2_reg_446[8]_i_3_n_0\
    );
\add_ln53_2_reg_446[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln51_reg_420,
      I1 => col_load_reg_415(3),
      I2 => \add_ln53_2_reg_446_reg[63]_0\(4),
      O => \add_ln53_2_reg_446[8]_i_4_n_0\
    );
\add_ln53_2_reg_446_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(10),
      Q => add_ln53_2_reg_446(10),
      R => '0'
    );
\add_ln53_2_reg_446_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(11),
      Q => add_ln53_2_reg_446(11),
      R => '0'
    );
\add_ln53_2_reg_446_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(12),
      Q => add_ln53_2_reg_446(12),
      R => '0'
    );
\add_ln53_2_reg_446_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln53_2_reg_446_reg[8]_i_1_n_0\,
      CO(3) => \add_ln53_2_reg_446_reg[12]_i_1_n_0\,
      CO(2) => \add_ln53_2_reg_446_reg[12]_i_1_n_1\,
      CO(1) => \add_ln53_2_reg_446_reg[12]_i_1_n_2\,
      CO(0) => \add_ln53_2_reg_446_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_2_fu_252_p2(12 downto 9),
      S(3 downto 0) => \add_ln53_2_reg_446_reg[63]_0\(11 downto 8)
    );
\add_ln53_2_reg_446_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(13),
      Q => add_ln53_2_reg_446(13),
      R => '0'
    );
\add_ln53_2_reg_446_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(14),
      Q => add_ln53_2_reg_446(14),
      R => '0'
    );
\add_ln53_2_reg_446_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(15),
      Q => add_ln53_2_reg_446(15),
      R => '0'
    );
\add_ln53_2_reg_446_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(16),
      Q => add_ln53_2_reg_446(16),
      R => '0'
    );
\add_ln53_2_reg_446_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln53_2_reg_446_reg[12]_i_1_n_0\,
      CO(3) => \add_ln53_2_reg_446_reg[16]_i_1_n_0\,
      CO(2) => \add_ln53_2_reg_446_reg[16]_i_1_n_1\,
      CO(1) => \add_ln53_2_reg_446_reg[16]_i_1_n_2\,
      CO(0) => \add_ln53_2_reg_446_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_2_fu_252_p2(16 downto 13),
      S(3 downto 0) => \add_ln53_2_reg_446_reg[63]_0\(15 downto 12)
    );
\add_ln53_2_reg_446_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(17),
      Q => add_ln53_2_reg_446(17),
      R => '0'
    );
\add_ln53_2_reg_446_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(18),
      Q => add_ln53_2_reg_446(18),
      R => '0'
    );
\add_ln53_2_reg_446_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(19),
      Q => add_ln53_2_reg_446(19),
      R => '0'
    );
\add_ln53_2_reg_446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(1),
      Q => add_ln53_2_reg_446(1),
      R => '0'
    );
\add_ln53_2_reg_446_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(20),
      Q => add_ln53_2_reg_446(20),
      R => '0'
    );
\add_ln53_2_reg_446_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln53_2_reg_446_reg[16]_i_1_n_0\,
      CO(3) => \add_ln53_2_reg_446_reg[20]_i_1_n_0\,
      CO(2) => \add_ln53_2_reg_446_reg[20]_i_1_n_1\,
      CO(1) => \add_ln53_2_reg_446_reg[20]_i_1_n_2\,
      CO(0) => \add_ln53_2_reg_446_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_2_fu_252_p2(20 downto 17),
      S(3 downto 0) => \add_ln53_2_reg_446_reg[63]_0\(19 downto 16)
    );
\add_ln53_2_reg_446_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(21),
      Q => add_ln53_2_reg_446(21),
      R => '0'
    );
\add_ln53_2_reg_446_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(22),
      Q => add_ln53_2_reg_446(22),
      R => '0'
    );
\add_ln53_2_reg_446_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(23),
      Q => add_ln53_2_reg_446(23),
      R => '0'
    );
\add_ln53_2_reg_446_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(24),
      Q => add_ln53_2_reg_446(24),
      R => '0'
    );
\add_ln53_2_reg_446_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln53_2_reg_446_reg[20]_i_1_n_0\,
      CO(3) => \add_ln53_2_reg_446_reg[24]_i_1_n_0\,
      CO(2) => \add_ln53_2_reg_446_reg[24]_i_1_n_1\,
      CO(1) => \add_ln53_2_reg_446_reg[24]_i_1_n_2\,
      CO(0) => \add_ln53_2_reg_446_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_2_fu_252_p2(24 downto 21),
      S(3 downto 0) => \add_ln53_2_reg_446_reg[63]_0\(23 downto 20)
    );
\add_ln53_2_reg_446_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(25),
      Q => add_ln53_2_reg_446(25),
      R => '0'
    );
\add_ln53_2_reg_446_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(26),
      Q => add_ln53_2_reg_446(26),
      R => '0'
    );
\add_ln53_2_reg_446_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(27),
      Q => add_ln53_2_reg_446(27),
      R => '0'
    );
\add_ln53_2_reg_446_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(28),
      Q => add_ln53_2_reg_446(28),
      R => '0'
    );
\add_ln53_2_reg_446_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln53_2_reg_446_reg[24]_i_1_n_0\,
      CO(3) => \add_ln53_2_reg_446_reg[28]_i_1_n_0\,
      CO(2) => \add_ln53_2_reg_446_reg[28]_i_1_n_1\,
      CO(1) => \add_ln53_2_reg_446_reg[28]_i_1_n_2\,
      CO(0) => \add_ln53_2_reg_446_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_2_fu_252_p2(28 downto 25),
      S(3 downto 0) => \add_ln53_2_reg_446_reg[63]_0\(27 downto 24)
    );
\add_ln53_2_reg_446_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(29),
      Q => add_ln53_2_reg_446(29),
      R => '0'
    );
\add_ln53_2_reg_446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(2),
      Q => add_ln53_2_reg_446(2),
      R => '0'
    );
\add_ln53_2_reg_446_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(30),
      Q => add_ln53_2_reg_446(30),
      R => '0'
    );
\add_ln53_2_reg_446_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(31),
      Q => add_ln53_2_reg_446(31),
      R => '0'
    );
\add_ln53_2_reg_446_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(32),
      Q => add_ln53_2_reg_446(32),
      R => '0'
    );
\add_ln53_2_reg_446_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln53_2_reg_446_reg[28]_i_1_n_0\,
      CO(3) => \add_ln53_2_reg_446_reg[32]_i_1_n_0\,
      CO(2) => \add_ln53_2_reg_446_reg[32]_i_1_n_1\,
      CO(1) => \add_ln53_2_reg_446_reg[32]_i_1_n_2\,
      CO(0) => \add_ln53_2_reg_446_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_2_fu_252_p2(32 downto 29),
      S(3 downto 0) => \add_ln53_2_reg_446_reg[63]_0\(31 downto 28)
    );
\add_ln53_2_reg_446_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(33),
      Q => add_ln53_2_reg_446(33),
      R => '0'
    );
\add_ln53_2_reg_446_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(34),
      Q => add_ln53_2_reg_446(34),
      R => '0'
    );
\add_ln53_2_reg_446_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(35),
      Q => add_ln53_2_reg_446(35),
      R => '0'
    );
\add_ln53_2_reg_446_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(36),
      Q => add_ln53_2_reg_446(36),
      R => '0'
    );
\add_ln53_2_reg_446_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln53_2_reg_446_reg[32]_i_1_n_0\,
      CO(3) => \add_ln53_2_reg_446_reg[36]_i_1_n_0\,
      CO(2) => \add_ln53_2_reg_446_reg[36]_i_1_n_1\,
      CO(1) => \add_ln53_2_reg_446_reg[36]_i_1_n_2\,
      CO(0) => \add_ln53_2_reg_446_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_2_fu_252_p2(36 downto 33),
      S(3 downto 0) => \add_ln53_2_reg_446_reg[63]_0\(35 downto 32)
    );
\add_ln53_2_reg_446_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(37),
      Q => add_ln53_2_reg_446(37),
      R => '0'
    );
\add_ln53_2_reg_446_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(38),
      Q => add_ln53_2_reg_446(38),
      R => '0'
    );
\add_ln53_2_reg_446_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(39),
      Q => add_ln53_2_reg_446(39),
      R => '0'
    );
\add_ln53_2_reg_446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(3),
      Q => add_ln53_2_reg_446(3),
      R => '0'
    );
\add_ln53_2_reg_446_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(40),
      Q => add_ln53_2_reg_446(40),
      R => '0'
    );
\add_ln53_2_reg_446_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln53_2_reg_446_reg[36]_i_1_n_0\,
      CO(3) => \add_ln53_2_reg_446_reg[40]_i_1_n_0\,
      CO(2) => \add_ln53_2_reg_446_reg[40]_i_1_n_1\,
      CO(1) => \add_ln53_2_reg_446_reg[40]_i_1_n_2\,
      CO(0) => \add_ln53_2_reg_446_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_2_fu_252_p2(40 downto 37),
      S(3 downto 0) => \add_ln53_2_reg_446_reg[63]_0\(39 downto 36)
    );
\add_ln53_2_reg_446_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(41),
      Q => add_ln53_2_reg_446(41),
      R => '0'
    );
\add_ln53_2_reg_446_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(42),
      Q => add_ln53_2_reg_446(42),
      R => '0'
    );
\add_ln53_2_reg_446_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(43),
      Q => add_ln53_2_reg_446(43),
      R => '0'
    );
\add_ln53_2_reg_446_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(44),
      Q => add_ln53_2_reg_446(44),
      R => '0'
    );
\add_ln53_2_reg_446_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln53_2_reg_446_reg[40]_i_1_n_0\,
      CO(3) => \add_ln53_2_reg_446_reg[44]_i_1_n_0\,
      CO(2) => \add_ln53_2_reg_446_reg[44]_i_1_n_1\,
      CO(1) => \add_ln53_2_reg_446_reg[44]_i_1_n_2\,
      CO(0) => \add_ln53_2_reg_446_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_2_fu_252_p2(44 downto 41),
      S(3 downto 0) => \add_ln53_2_reg_446_reg[63]_0\(43 downto 40)
    );
\add_ln53_2_reg_446_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(45),
      Q => add_ln53_2_reg_446(45),
      R => '0'
    );
\add_ln53_2_reg_446_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(46),
      Q => add_ln53_2_reg_446(46),
      R => '0'
    );
\add_ln53_2_reg_446_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(47),
      Q => add_ln53_2_reg_446(47),
      R => '0'
    );
\add_ln53_2_reg_446_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(48),
      Q => add_ln53_2_reg_446(48),
      R => '0'
    );
\add_ln53_2_reg_446_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln53_2_reg_446_reg[44]_i_1_n_0\,
      CO(3) => \add_ln53_2_reg_446_reg[48]_i_1_n_0\,
      CO(2) => \add_ln53_2_reg_446_reg[48]_i_1_n_1\,
      CO(1) => \add_ln53_2_reg_446_reg[48]_i_1_n_2\,
      CO(0) => \add_ln53_2_reg_446_reg[48]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_2_fu_252_p2(48 downto 45),
      S(3 downto 0) => \add_ln53_2_reg_446_reg[63]_0\(47 downto 44)
    );
\add_ln53_2_reg_446_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(49),
      Q => add_ln53_2_reg_446(49),
      R => '0'
    );
\add_ln53_2_reg_446_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(4),
      Q => add_ln53_2_reg_446(4),
      R => '0'
    );
\add_ln53_2_reg_446_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln53_2_reg_446_reg[4]_i_1_n_0\,
      CO(2) => \add_ln53_2_reg_446_reg[4]_i_1_n_1\,
      CO(1) => \add_ln53_2_reg_446_reg[4]_i_1_n_2\,
      CO(0) => \add_ln53_2_reg_446_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \add_ln53_2_reg_446_reg[63]_0\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => add_ln53_2_fu_252_p2(4 downto 1),
      S(3) => \add_ln53_2_reg_446[4]_i_2_n_0\,
      S(2) => \add_ln53_2_reg_446[4]_i_3_n_0\,
      S(1) => \add_ln53_2_reg_446[4]_i_4_n_0\,
      S(0) => \add_ln53_2_reg_446_reg[63]_0\(0)
    );
\add_ln53_2_reg_446_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(50),
      Q => add_ln53_2_reg_446(50),
      R => '0'
    );
\add_ln53_2_reg_446_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(51),
      Q => add_ln53_2_reg_446(51),
      R => '0'
    );
\add_ln53_2_reg_446_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(52),
      Q => add_ln53_2_reg_446(52),
      R => '0'
    );
\add_ln53_2_reg_446_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln53_2_reg_446_reg[48]_i_1_n_0\,
      CO(3) => \add_ln53_2_reg_446_reg[52]_i_1_n_0\,
      CO(2) => \add_ln53_2_reg_446_reg[52]_i_1_n_1\,
      CO(1) => \add_ln53_2_reg_446_reg[52]_i_1_n_2\,
      CO(0) => \add_ln53_2_reg_446_reg[52]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_2_fu_252_p2(52 downto 49),
      S(3 downto 0) => \add_ln53_2_reg_446_reg[63]_0\(51 downto 48)
    );
\add_ln53_2_reg_446_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(53),
      Q => add_ln53_2_reg_446(53),
      R => '0'
    );
\add_ln53_2_reg_446_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(54),
      Q => add_ln53_2_reg_446(54),
      R => '0'
    );
\add_ln53_2_reg_446_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(55),
      Q => add_ln53_2_reg_446(55),
      R => '0'
    );
\add_ln53_2_reg_446_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(56),
      Q => add_ln53_2_reg_446(56),
      R => '0'
    );
\add_ln53_2_reg_446_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln53_2_reg_446_reg[52]_i_1_n_0\,
      CO(3) => \add_ln53_2_reg_446_reg[56]_i_1_n_0\,
      CO(2) => \add_ln53_2_reg_446_reg[56]_i_1_n_1\,
      CO(1) => \add_ln53_2_reg_446_reg[56]_i_1_n_2\,
      CO(0) => \add_ln53_2_reg_446_reg[56]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_2_fu_252_p2(56 downto 53),
      S(3 downto 0) => \add_ln53_2_reg_446_reg[63]_0\(55 downto 52)
    );
\add_ln53_2_reg_446_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(57),
      Q => add_ln53_2_reg_446(57),
      R => '0'
    );
\add_ln53_2_reg_446_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(58),
      Q => add_ln53_2_reg_446(58),
      R => '0'
    );
\add_ln53_2_reg_446_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(59),
      Q => add_ln53_2_reg_446(59),
      R => '0'
    );
\add_ln53_2_reg_446_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(5),
      Q => add_ln53_2_reg_446(5),
      R => '0'
    );
\add_ln53_2_reg_446_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(60),
      Q => add_ln53_2_reg_446(60),
      R => '0'
    );
\add_ln53_2_reg_446_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln53_2_reg_446_reg[56]_i_1_n_0\,
      CO(3) => \add_ln53_2_reg_446_reg[60]_i_1_n_0\,
      CO(2) => \add_ln53_2_reg_446_reg[60]_i_1_n_1\,
      CO(1) => \add_ln53_2_reg_446_reg[60]_i_1_n_2\,
      CO(0) => \add_ln53_2_reg_446_reg[60]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_2_fu_252_p2(60 downto 57),
      S(3 downto 0) => \add_ln53_2_reg_446_reg[63]_0\(59 downto 56)
    );
\add_ln53_2_reg_446_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(61),
      Q => add_ln53_2_reg_446(61),
      R => '0'
    );
\add_ln53_2_reg_446_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(62),
      Q => add_ln53_2_reg_446(62),
      R => '0'
    );
\add_ln53_2_reg_446_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(63),
      Q => add_ln53_2_reg_446(63),
      R => '0'
    );
\add_ln53_2_reg_446_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln53_2_reg_446_reg[60]_i_1_n_0\,
      CO(3 downto 2) => \NLW_add_ln53_2_reg_446_reg[63]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln53_2_reg_446_reg[63]_i_1_n_2\,
      CO(0) => \add_ln53_2_reg_446_reg[63]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln53_2_reg_446_reg[63]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln53_2_fu_252_p2(63 downto 61),
      S(3) => '0',
      S(2 downto 0) => \add_ln53_2_reg_446_reg[63]_0\(62 downto 60)
    );
\add_ln53_2_reg_446_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(6),
      Q => add_ln53_2_reg_446(6),
      R => '0'
    );
\add_ln53_2_reg_446_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(7),
      Q => add_ln53_2_reg_446(7),
      R => '0'
    );
\add_ln53_2_reg_446_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(8),
      Q => add_ln53_2_reg_446(8),
      R => '0'
    );
\add_ln53_2_reg_446_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln53_2_reg_446_reg[4]_i_1_n_0\,
      CO(3) => \add_ln53_2_reg_446_reg[8]_i_1_n_0\,
      CO(2) => \add_ln53_2_reg_446_reg[8]_i_1_n_1\,
      CO(1) => \add_ln53_2_reg_446_reg[8]_i_1_n_2\,
      CO(0) => \add_ln53_2_reg_446_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \add_ln53_2_reg_446_reg[63]_0\(6 downto 4),
      O(3 downto 0) => add_ln53_2_fu_252_p2(8 downto 5),
      S(3) => \add_ln53_2_reg_446_reg[63]_0\(7),
      S(2) => \add_ln53_2_reg_446[8]_i_2_n_0\,
      S(1) => \add_ln53_2_reg_446[8]_i_3_n_0\,
      S(0) => \add_ln53_2_reg_446[8]_i_4_n_0\
    );
\add_ln53_2_reg_446_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_2_fu_252_p2(9),
      Q => add_ln53_2_reg_446(9),
      R => '0'
    );
\add_ln53_3_reg_441[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(14),
      O => \add_ln53_3_reg_441[11]_i_2_n_0\
    );
\add_ln53_3_reg_441[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(13),
      O => \add_ln53_3_reg_441[11]_i_3_n_0\
    );
\add_ln53_3_reg_441[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(12),
      O => \add_ln53_3_reg_441[11]_i_4_n_0\
    );
\add_ln53_3_reg_441[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(11),
      O => \add_ln53_3_reg_441[11]_i_5_n_0\
    );
\add_ln53_3_reg_441[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => col_load_reg_415(3),
      I1 => icmp_ln51_reg_420,
      O => select_ln50_fu_208_p3(3)
    );
\add_ln53_3_reg_441[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => col_load_reg_415(2),
      I1 => icmp_ln51_reg_420,
      O => select_ln50_fu_208_p3(2)
    );
\add_ln53_3_reg_441[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => col_load_reg_415(1),
      I1 => icmp_ln51_reg_420,
      O => select_ln50_fu_208_p3(1)
    );
\add_ln53_3_reg_441[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => col_load_reg_415(0),
      I1 => icmp_ln51_reg_420,
      O => select_ln50_fu_208_p3(0)
    );
\add_ln53_3_reg_441[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => icmp_ln51_reg_420,
      I1 => col_load_reg_415(3),
      I2 => p_shl_fu_289_p3(12),
      O => \add_ln53_3_reg_441[3]_i_6_n_0\
    );
\add_ln53_3_reg_441[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => icmp_ln51_reg_420,
      I1 => col_load_reg_415(2),
      I2 => p_shl_fu_289_p3(11),
      O => \add_ln53_3_reg_441[3]_i_7_n_0\
    );
\add_ln53_3_reg_441[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => icmp_ln51_reg_420,
      I1 => col_load_reg_415(1),
      I2 => p_shl_fu_289_p3(10),
      O => \add_ln53_3_reg_441[3]_i_8_n_0\
    );
\add_ln53_3_reg_441[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => icmp_ln51_reg_420,
      I1 => col_load_reg_415(0),
      I2 => p_shl_fu_289_p3(9),
      O => \add_ln53_3_reg_441[3]_i_9_n_0\
    );
\add_ln53_3_reg_441[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => col_load_reg_415(5),
      I1 => icmp_ln51_reg_420,
      O => select_ln50_fu_208_p3(5)
    );
\add_ln53_3_reg_441[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => col_load_reg_415(4),
      I1 => icmp_ln51_reg_420,
      O => select_ln50_fu_208_p3(4)
    );
\add_ln53_3_reg_441[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(10),
      O => \add_ln53_3_reg_441[7]_i_4_n_0\
    );
\add_ln53_3_reg_441[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(9),
      O => \add_ln53_3_reg_441[7]_i_5_n_0\
    );
\add_ln53_3_reg_441[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => icmp_ln51_reg_420,
      I1 => col_load_reg_415(5),
      I2 => p_shl_fu_289_p3(14),
      O => \add_ln53_3_reg_441[7]_i_6_n_0\
    );
\add_ln53_3_reg_441[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => icmp_ln51_reg_420,
      I1 => col_load_reg_415(4),
      I2 => p_shl_fu_289_p3(13),
      O => \add_ln53_3_reg_441[7]_i_7_n_0\
    );
\add_ln53_3_reg_441_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_3_fu_234_p2(0),
      Q => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_max_pool_image_temp_address0(0),
      R => '0'
    );
\add_ln53_3_reg_441_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_3_fu_234_p2(10),
      Q => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_max_pool_image_temp_address0(10),
      R => '0'
    );
\add_ln53_3_reg_441_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_3_fu_234_p2(11),
      Q => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_max_pool_image_temp_address0(11),
      R => '0'
    );
\add_ln53_3_reg_441_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln53_3_reg_441_reg[7]_i_1_n_0\,
      CO(3) => \NLW_add_ln53_3_reg_441_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln53_3_reg_441_reg[11]_i_1_n_1\,
      CO(1) => \add_ln53_3_reg_441_reg[11]_i_1_n_2\,
      CO(0) => \add_ln53_3_reg_441_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_shl_fu_289_p3(13 downto 11),
      O(3 downto 0) => add_ln53_3_fu_234_p2(11 downto 8),
      S(3) => \add_ln53_3_reg_441[11]_i_2_n_0\,
      S(2) => \add_ln53_3_reg_441[11]_i_3_n_0\,
      S(1) => \add_ln53_3_reg_441[11]_i_4_n_0\,
      S(0) => \add_ln53_3_reg_441[11]_i_5_n_0\
    );
\add_ln53_3_reg_441_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_3_fu_234_p2(1),
      Q => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_max_pool_image_temp_address0(1),
      R => '0'
    );
\add_ln53_3_reg_441_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_3_fu_234_p2(2),
      Q => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_max_pool_image_temp_address0(2),
      R => '0'
    );
\add_ln53_3_reg_441_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_3_fu_234_p2(3),
      Q => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_max_pool_image_temp_address0(3),
      R => '0'
    );
\add_ln53_3_reg_441_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln53_3_reg_441_reg[3]_i_1_n_0\,
      CO(2) => \add_ln53_3_reg_441_reg[3]_i_1_n_1\,
      CO(1) => \add_ln53_3_reg_441_reg[3]_i_1_n_2\,
      CO(0) => \add_ln53_3_reg_441_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => select_ln50_fu_208_p3(3 downto 0),
      O(3 downto 0) => add_ln53_3_fu_234_p2(3 downto 0),
      S(3) => \add_ln53_3_reg_441[3]_i_6_n_0\,
      S(2) => \add_ln53_3_reg_441[3]_i_7_n_0\,
      S(1) => \add_ln53_3_reg_441[3]_i_8_n_0\,
      S(0) => \add_ln53_3_reg_441[3]_i_9_n_0\
    );
\add_ln53_3_reg_441_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_3_fu_234_p2(4),
      Q => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_max_pool_image_temp_address0(4),
      R => '0'
    );
\add_ln53_3_reg_441_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_3_fu_234_p2(5),
      Q => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_max_pool_image_temp_address0(5),
      R => '0'
    );
\add_ln53_3_reg_441_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_3_fu_234_p2(6),
      Q => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_max_pool_image_temp_address0(6),
      R => '0'
    );
\add_ln53_3_reg_441_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_3_fu_234_p2(7),
      Q => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_max_pool_image_temp_address0(7),
      R => '0'
    );
\add_ln53_3_reg_441_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln53_3_reg_441_reg[3]_i_1_n_0\,
      CO(3) => \add_ln53_3_reg_441_reg[7]_i_1_n_0\,
      CO(2) => \add_ln53_3_reg_441_reg[7]_i_1_n_1\,
      CO(1) => \add_ln53_3_reg_441_reg[7]_i_1_n_2\,
      CO(0) => \add_ln53_3_reg_441_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => p_shl_fu_289_p3(10 downto 9),
      DI(1 downto 0) => select_ln50_fu_208_p3(5 downto 4),
      O(3 downto 0) => add_ln53_3_fu_234_p2(7 downto 4),
      S(3) => \add_ln53_3_reg_441[7]_i_4_n_0\,
      S(2) => \add_ln53_3_reg_441[7]_i_5_n_0\,
      S(1) => \add_ln53_3_reg_441[7]_i_6_n_0\,
      S(0) => \add_ln53_3_reg_441[7]_i_7_n_0\
    );
\add_ln53_3_reg_441_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_3_fu_234_p2(8),
      Q => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_max_pool_image_temp_address0(8),
      R => '0'
    );
\add_ln53_3_reg_441_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => add_ln53_3_fu_234_p2(9),
      Q => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_max_pool_image_temp_address0(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFCCCCFFCCFFCC"
    )
        port map (
      I0 => ap_loop_init_int_reg,
      I1 => \ap_CS_fsm[0]_i_3__0_n_0\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => \indvar_flatten6_fu_92_reg[0]_0\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4040F040"
    )
        port map (
      I0 => \icmp_ln50_reg_411_reg[0]_2\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \^ap_enable_reg_pp0_iter3\,
      I4 => gmem1_BVALID,
      I5 => \ap_CS_fsm[0]_i_4_n_0\,
      O => \ap_CS_fsm[0]_i_3__0_n_0\
    );
\ap_CS_fsm[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404000400000004"
    )
        port map (
      I0 => \icmp_ln50_reg_411_reg[0]_2\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => \^ap_enable_reg_pp0_iter3\,
      I4 => \^ap_enable_reg_pp0_iter2\,
      I5 => icmp_ln50_reg_411_pp0_iter1_reg,
      O => \ap_CS_fsm[0]_i_4_n_0\
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF40C0"
    )
        port map (
      I0 => gmem1_AWREADY,
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => gmem1_WREADY,
      I4 => \ap_CS_fsm[1]_i_2__0_n_0\,
      I5 => \ap_CS_fsm[1]_i_3__0_n_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008C8800000000"
    )
        port map (
      I0 => \icmp_ln50_reg_411_reg[0]_2\,
      I1 => \indvar_flatten6_fu_92_reg[0]_1\,
      I2 => icmp_ln50_reg_411_pp0_iter1_reg,
      I3 => \^ap_enable_reg_pp0_iter2\,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \ap_CS_fsm[1]_i_2__0_n_0\
    );
\ap_CS_fsm[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808000808C800080"
    )
        port map (
      I0 => gmem1_WREADY,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => \^ap_enable_reg_pp0_iter3\,
      I4 => gmem1_BVALID,
      I5 => \^ap_enable_reg_pp0_iter2\,
      O => \ap_CS_fsm[1]_i_3__0_n_0\
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0808AA08"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^ap_enable_reg_pp0_iter2\,
      I2 => gmem1_BVALID,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => gmem1_WREADY,
      I5 => add_ln53_2_reg_4460,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCCDDCCDDCCFDCC"
    )
        port map (
      I0 => \indvar_flatten6_fu_92_reg[0]_0\,
      I1 => gmem1_addr_1_reg_4630,
      I2 => \^ap_enable_reg_pp0_iter0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => \^icmp_ln50_reg_411_reg[0]_0\,
      I5 => gmem1_AWREADY,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => reset
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => reset
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(0),
      R => reset
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage3,
      R => reset
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_enable_reg_pp0_iter0\,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => reset
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A8000008A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_enable_reg_pp0_iter0\,
      I2 => \^ap_enable_reg_pp0_iter10\,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => ap_enable_reg_pp0_iter1_i_2_n_0,
      I5 => ap_enable_reg_pp0_iter1_i_3_n_0,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \icmp_ln50_reg_411_reg[0]_2\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => ap_enable_reg_pp0_iter1_i_2_n_0
    );
ap_enable_reg_pp0_iter1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"75FF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => gmem1_WREADY,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => \^icmp_ln50_reg_411_reg[0]_0\,
      O => ap_enable_reg_pp0_iter1_i_3_n_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_0\,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => \^ap_enable_reg_pp0_iter10\,
      I2 => \^ap_enable_reg_pp0_iter2\,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_0\,
      Q => \^ap_enable_reg_pp0_iter2\,
      R => reset
    );
\ap_enable_reg_pp0_iter3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A008A8A80808080"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_enable_reg_pp0_iter2\,
      I2 => \^ap_enable_reg_pp0_iter10\,
      I3 => ap_enable_reg_pp0_iter3_i_2_n_0,
      I4 => gmem1_BVALID,
      I5 => \^ap_enable_reg_pp0_iter3\,
      O => \ap_enable_reg_pp0_iter3_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter3_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => gmem1_WREADY,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_enable_reg_pp0_iter3_i_2_n_0
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter3_i_1__0_n_0\,
      Q => \^ap_enable_reg_pp0_iter3\,
      R => '0'
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E222222"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => \^ap_enable_reg_pp0_iter10\,
      I2 => flow_control_loop_pipe_sequential_init_U_n_1,
      I3 => \^icmp_ln50_reg_411_reg[0]_0\,
      I4 => \^ap_enable_reg_pp0_iter0\,
      I5 => ap_NS_fsm16_out,
      O => \ap_loop_exit_ready_pp0_iter1_reg_i_1__0_n_0\
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \indvar_flatten6_fu_92_reg[0]_1\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => icmp_ln50_reg_411_pp0_iter1_reg,
      I4 => \^ap_enable_reg_pp0_iter2\,
      I5 => \icmp_ln50_reg_411_reg[0]_2\,
      O => ap_NS_fsm16_out
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_exit_ready_pp0_iter1_reg_i_1__0_n_0\,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => \^ap_enable_reg_pp0_iter10\,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_NS_fsm16_out,
      O => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
\col_fu_84[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => select_ln50_reg_436(0),
      O => add_ln51_fu_371_p2(0)
    );
\col_fu_84[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln50_reg_436(0),
      I1 => select_ln50_reg_436(1),
      O => add_ln51_fu_371_p2(1)
    );
\col_fu_84[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => select_ln50_reg_436(0),
      I1 => select_ln50_reg_436(1),
      I2 => select_ln50_reg_436(2),
      O => add_ln51_fu_371_p2(2)
    );
\col_fu_84[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => select_ln50_reg_436(1),
      I1 => select_ln50_reg_436(0),
      I2 => select_ln50_reg_436(2),
      I3 => select_ln50_reg_436(3),
      O => add_ln51_fu_371_p2(3)
    );
\col_fu_84[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => select_ln50_reg_436(2),
      I1 => select_ln50_reg_436(0),
      I2 => select_ln50_reg_436(1),
      I3 => select_ln50_reg_436(3),
      I4 => select_ln50_reg_436(4),
      O => add_ln51_fu_371_p2(4)
    );
\col_fu_84[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000008000800"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter0\,
      I1 => gmem1_AWREADY,
      I2 => \^icmp_ln50_reg_411_reg[0]_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => gmem1_WREADY,
      I5 => \^ap_enable_reg_pp0_iter1\,
      O => col_fu_84015_out
    );
\col_fu_84[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => select_ln50_reg_436(3),
      I1 => select_ln50_reg_436(1),
      I2 => select_ln50_reg_436(0),
      I3 => select_ln50_reg_436(2),
      I4 => select_ln50_reg_436(4),
      I5 => select_ln50_reg_436(5),
      O => add_ln51_fu_371_p2(5)
    );
\col_fu_84_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => col_fu_84015_out,
      D => add_ln51_fu_371_p2(0),
      Q => col_fu_84(0),
      R => col_fu_840
    );
\col_fu_84_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => col_fu_84015_out,
      D => add_ln51_fu_371_p2(1),
      Q => col_fu_84(1),
      R => col_fu_840
    );
\col_fu_84_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => col_fu_84015_out,
      D => add_ln51_fu_371_p2(2),
      Q => col_fu_84(2),
      R => col_fu_840
    );
\col_fu_84_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => col_fu_84015_out,
      D => add_ln51_fu_371_p2(3),
      Q => col_fu_84(3),
      R => col_fu_840
    );
\col_fu_84_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => col_fu_84015_out,
      D => add_ln51_fu_371_p2(4),
      Q => col_fu_84(4),
      R => col_fu_840
    );
\col_fu_84_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => col_fu_84015_out,
      D => add_ln51_fu_371_p2(5),
      Q => col_fu_84(5),
      R => col_fu_840
    );
\col_load_reg_415_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_9211_out,
      D => ap_sig_allocacmp_col_load(0),
      Q => col_load_reg_415(0),
      R => '0'
    );
\col_load_reg_415_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_9211_out,
      D => col_fu_84(1),
      Q => col_load_reg_415(1),
      R => flow_control_loop_pipe_sequential_init_U_n_26
    );
\col_load_reg_415_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_9211_out,
      D => col_fu_84(2),
      Q => col_load_reg_415(2),
      R => flow_control_loop_pipe_sequential_init_U_n_26
    );
\col_load_reg_415_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_9211_out,
      D => col_fu_84(3),
      Q => col_load_reg_415(3),
      R => flow_control_loop_pipe_sequential_init_U_n_26
    );
\col_load_reg_415_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_9211_out,
      D => col_fu_84(4),
      Q => col_load_reg_415(4),
      R => flow_control_loop_pipe_sequential_init_U_n_26
    );
\col_load_reg_415_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_9211_out,
      D => col_fu_84(5),
      Q => col_load_reg_415(5),
      R => flow_control_loop_pipe_sequential_init_U_n_26
    );
dout_vld_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F080000080800000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^ap_enable_reg_pp0_iter2\,
      I2 => \indvar_flatten6_fu_92_reg[0]_0\,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => gmem1_BVALID,
      I5 => \^ap_enable_reg_pp0_iter3\,
      O => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_BREADY
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^we\,
      I1 => re,
      O => E(0)
    );
\fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0AA8088"
    )
        port map (
      I0 => gmem1_AWREADY,
      I1 => ram_reg(1),
      I2 => col_fu_84015_out,
      I3 => \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_2_n_0\,
      I4 => ram_reg(0),
      O => \^we\
    );
\fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => gmem1_AWREADY,
      I2 => gmem1_WREADY,
      I3 => \^ap_enable_reg_pp0_iter1\,
      O => \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_2_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][10]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(10),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(10),
      O => \in\(10)
    );
\fifo_depth_gt1_gen.mem_reg[2][11]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(11),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(11),
      O => \in\(11)
    );
\fifo_depth_gt1_gen.mem_reg[2][12]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(12),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(12),
      O => \in\(12)
    );
\fifo_depth_gt1_gen.mem_reg[2][13]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(13),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(13),
      O => \in\(13)
    );
\fifo_depth_gt1_gen.mem_reg[2][14]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(14),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(14),
      O => \in\(14)
    );
\fifo_depth_gt1_gen.mem_reg[2][15]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(15),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(15),
      O => \in\(15)
    );
\fifo_depth_gt1_gen.mem_reg[2][16]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(16),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(16),
      O => \in\(16)
    );
\fifo_depth_gt1_gen.mem_reg[2][17]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(17),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(17),
      O => \in\(17)
    );
\fifo_depth_gt1_gen.mem_reg[2][18]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(18),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(18),
      O => \in\(18)
    );
\fifo_depth_gt1_gen.mem_reg[2][19]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(19),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(19),
      O => \in\(19)
    );
\fifo_depth_gt1_gen.mem_reg[2][1]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(1),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(1),
      O => \in\(1)
    );
\fifo_depth_gt1_gen.mem_reg[2][20]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(20),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(20),
      O => \in\(20)
    );
\fifo_depth_gt1_gen.mem_reg[2][21]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(21),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(21),
      O => \in\(21)
    );
\fifo_depth_gt1_gen.mem_reg[2][22]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(22),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(22),
      O => \in\(22)
    );
\fifo_depth_gt1_gen.mem_reg[2][23]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(23),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(23),
      O => \in\(23)
    );
\fifo_depth_gt1_gen.mem_reg[2][24]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(24),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(24),
      O => \in\(24)
    );
\fifo_depth_gt1_gen.mem_reg[2][25]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(25),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(25),
      O => \in\(25)
    );
\fifo_depth_gt1_gen.mem_reg[2][26]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(26),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(26),
      O => \in\(26)
    );
\fifo_depth_gt1_gen.mem_reg[2][27]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(27),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(27),
      O => \in\(27)
    );
\fifo_depth_gt1_gen.mem_reg[2][28]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(28),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(28),
      O => \in\(28)
    );
\fifo_depth_gt1_gen.mem_reg[2][29]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(29),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(29),
      O => \in\(29)
    );
\fifo_depth_gt1_gen.mem_reg[2][2]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(2),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(2),
      O => \in\(2)
    );
\fifo_depth_gt1_gen.mem_reg[2][30]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(30),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(30),
      O => \in\(30)
    );
\fifo_depth_gt1_gen.mem_reg[2][31]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(31),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(31),
      O => \in\(31)
    );
\fifo_depth_gt1_gen.mem_reg[2][32]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(32),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(32),
      O => \in\(32)
    );
\fifo_depth_gt1_gen.mem_reg[2][33]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(33),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(33),
      O => \in\(33)
    );
\fifo_depth_gt1_gen.mem_reg[2][34]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(34),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(34),
      O => \in\(34)
    );
\fifo_depth_gt1_gen.mem_reg[2][35]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(35),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(35),
      O => \in\(35)
    );
\fifo_depth_gt1_gen.mem_reg[2][36]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(36),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(36),
      O => \in\(36)
    );
\fifo_depth_gt1_gen.mem_reg[2][37]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(37),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(37),
      O => \in\(37)
    );
\fifo_depth_gt1_gen.mem_reg[2][38]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(38),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(38),
      O => \in\(38)
    );
\fifo_depth_gt1_gen.mem_reg[2][39]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(39),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(39),
      O => \in\(39)
    );
\fifo_depth_gt1_gen.mem_reg[2][3]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(3),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(3),
      O => \in\(3)
    );
\fifo_depth_gt1_gen.mem_reg[2][40]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(40),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(40),
      O => \in\(40)
    );
\fifo_depth_gt1_gen.mem_reg[2][41]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(41),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(41),
      O => \in\(41)
    );
\fifo_depth_gt1_gen.mem_reg[2][42]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(42),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(42),
      O => \in\(42)
    );
\fifo_depth_gt1_gen.mem_reg[2][43]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(43),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(43),
      O => \in\(43)
    );
\fifo_depth_gt1_gen.mem_reg[2][44]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(44),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(44),
      O => \in\(44)
    );
\fifo_depth_gt1_gen.mem_reg[2][45]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(45),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(45),
      O => \in\(45)
    );
\fifo_depth_gt1_gen.mem_reg[2][46]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(46),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(46),
      O => \in\(46)
    );
\fifo_depth_gt1_gen.mem_reg[2][47]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(47),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(47),
      O => \in\(47)
    );
\fifo_depth_gt1_gen.mem_reg[2][48]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(48),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(48),
      O => \in\(48)
    );
\fifo_depth_gt1_gen.mem_reg[2][49]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(49),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(49),
      O => \in\(49)
    );
\fifo_depth_gt1_gen.mem_reg[2][4]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(4),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(4),
      O => \in\(4)
    );
\fifo_depth_gt1_gen.mem_reg[2][50]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(50),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(50),
      O => \in\(50)
    );
\fifo_depth_gt1_gen.mem_reg[2][51]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(51),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(51),
      O => \in\(51)
    );
\fifo_depth_gt1_gen.mem_reg[2][52]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(52),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(52),
      O => \in\(52)
    );
\fifo_depth_gt1_gen.mem_reg[2][53]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(53),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(53),
      O => \in\(53)
    );
\fifo_depth_gt1_gen.mem_reg[2][54]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(54),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(54),
      O => \in\(54)
    );
\fifo_depth_gt1_gen.mem_reg[2][55]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(55),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(55),
      O => \in\(55)
    );
\fifo_depth_gt1_gen.mem_reg[2][56]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(56),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(56),
      O => \in\(56)
    );
\fifo_depth_gt1_gen.mem_reg[2][57]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(57),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(57),
      O => \in\(57)
    );
\fifo_depth_gt1_gen.mem_reg[2][58]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(58),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(58),
      O => \in\(58)
    );
\fifo_depth_gt1_gen.mem_reg[2][59]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(59),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(59),
      O => \in\(59)
    );
\fifo_depth_gt1_gen.mem_reg[2][5]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(5),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(5),
      O => \in\(5)
    );
\fifo_depth_gt1_gen.mem_reg[2][60]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(60),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(60),
      O => \in\(60)
    );
\fifo_depth_gt1_gen.mem_reg[2][61]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(61),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(61),
      O => \in\(61)
    );
\fifo_depth_gt1_gen.mem_reg[2][62]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(62),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(62),
      O => \in\(62)
    );
\fifo_depth_gt1_gen.mem_reg[2][6]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(6),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(6),
      O => \in\(6)
    );
\fifo_depth_gt1_gen.mem_reg[2][7]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(7),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(7),
      O => \in\(7)
    );
\fifo_depth_gt1_gen.mem_reg[2][8]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(8),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(8),
      O => \in\(8)
    );
\fifo_depth_gt1_gen.mem_reg[2][9]_srl3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem1_addr_reg_457(9),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem1_AWREADY,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem1_addr_1_reg_463(9),
      O => \in\(9)
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_flow_control_loop_pipe_sequential_init_2
     port map (
      D(5 downto 0) => select_ln50_1_fu_195_p3(5 downto 0),
      Q(1) => ap_CS_fsm_pp0_stage3,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => col_fu_840,
      add_ln50_1_fu_171_p2(11 downto 0) => add_ln50_1_fu_171_p2(11 downto 0),
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_reg1 => ap_done_reg1,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_reg => \^ap_enable_reg_pp0_iter0\,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_1,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_loop_init_int_reg_0(0) => ap_sig_allocacmp_col_load(0),
      ap_loop_init_int_reg_1 => flow_control_loop_pipe_sequential_init_U_n_26,
      ap_loop_init_int_reg_2 => flow_control_loop_pipe_sequential_init_U_n_27,
      ap_loop_init_int_reg_3 => ap_loop_init_int_reg,
      ap_rst_n => ap_rst_n,
      gmem1_BVALID => gmem1_BVALID,
      gmem1_WREADY => gmem1_WREADY,
      \icmp_ln50_reg_411_reg[0]\ => \icmp_ln50_reg_411_reg[0]_2\,
      \icmp_ln51_reg_420_reg[0]\(5 downto 0) => col_fu_84(5 downto 0),
      indvar_flatten6_fu_92 => indvar_flatten6_fu_92,
      indvar_flatten6_fu_9211_out => indvar_flatten6_fu_9211_out,
      \indvar_flatten6_fu_92_reg[0]\ => \indvar_flatten6_fu_92[11]_i_3_n_0\,
      \indvar_flatten6_fu_92_reg[0]_0\ => \indvar_flatten6_fu_92_reg[0]_1\,
      \indvar_flatten6_fu_92_reg[0]_1\ => \indvar_flatten6_fu_92_reg[0]_0\,
      \indvar_flatten6_fu_92_reg[0]_2\ => \indvar_flatten6_fu_92_reg_n_0_[0]\,
      \indvar_flatten6_fu_92_reg[11]\ => \indvar_flatten6_fu_92_reg_n_0_[9]\,
      \indvar_flatten6_fu_92_reg[11]_0\ => \indvar_flatten6_fu_92_reg_n_0_[10]\,
      \indvar_flatten6_fu_92_reg[11]_1\ => \indvar_flatten6_fu_92_reg_n_0_[11]\,
      \indvar_flatten6_fu_92_reg[4]\ => \indvar_flatten6_fu_92_reg_n_0_[1]\,
      \indvar_flatten6_fu_92_reg[4]_0\ => \indvar_flatten6_fu_92_reg_n_0_[2]\,
      \indvar_flatten6_fu_92_reg[4]_1\ => \indvar_flatten6_fu_92_reg_n_0_[3]\,
      \indvar_flatten6_fu_92_reg[4]_2\ => \indvar_flatten6_fu_92_reg_n_0_[4]\,
      \indvar_flatten6_fu_92_reg[8]\ => \indvar_flatten6_fu_92_reg_n_0_[5]\,
      \indvar_flatten6_fu_92_reg[8]_0\ => \indvar_flatten6_fu_92_reg_n_0_[6]\,
      \indvar_flatten6_fu_92_reg[8]_1\ => \indvar_flatten6_fu_92_reg_n_0_[7]\,
      \indvar_flatten6_fu_92_reg[8]_2\ => \indvar_flatten6_fu_92_reg_n_0_[8]\,
      p_0_in => p_0_in,
      reset => reset,
      \row_fu_88_reg[0]\ => \^ap_enable_reg_pp0_iter1\,
      \row_fu_88_reg[0]_0\ => \^ap_enable_reg_pp0_iter3\,
      \select_ln50_1_reg_425_reg[5]\(5 downto 0) => row_fu_88(5 downto 0)
    );
\gmem1_addr_1_reg_463[13]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(11),
      O => \gmem1_addr_1_reg_463[13]_i_10_n_0\
    );
\gmem1_addr_1_reg_463[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln53_2_reg_446(14),
      I1 => empty_fu_279_p21_out(14),
      O => \gmem1_addr_1_reg_463[13]_i_2_n_0\
    );
\gmem1_addr_1_reg_463[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln53_2_reg_446(13),
      I1 => empty_fu_279_p21_out(13),
      O => \gmem1_addr_1_reg_463[13]_i_3_n_0\
    );
\gmem1_addr_1_reg_463[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln53_2_reg_446(12),
      I1 => empty_fu_279_p21_out(12),
      O => \gmem1_addr_1_reg_463[13]_i_4_n_0\
    );
\gmem1_addr_1_reg_463[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln53_2_reg_446(11),
      I1 => empty_fu_279_p21_out(11),
      O => \gmem1_addr_1_reg_463[13]_i_5_n_0\
    );
\gmem1_addr_1_reg_463[13]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(14),
      O => \gmem1_addr_1_reg_463[13]_i_7_n_0\
    );
\gmem1_addr_1_reg_463[13]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(13),
      O => \gmem1_addr_1_reg_463[13]_i_8_n_0\
    );
\gmem1_addr_1_reg_463[13]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(12),
      O => \gmem1_addr_1_reg_463[13]_i_9_n_0\
    );
\gmem1_addr_1_reg_463[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln53_2_reg_446(2),
      O => add_ln53_fu_321_p2(2)
    );
\gmem1_addr_1_reg_463[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln53_2_reg_446(6),
      I1 => p_shl_fu_289_p3(12),
      O => \gmem1_addr_1_reg_463[5]_i_2_n_0\
    );
\gmem1_addr_1_reg_463[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln53_2_reg_446(5),
      I1 => p_shl_fu_289_p3(11),
      O => \gmem1_addr_1_reg_463[5]_i_3_n_0\
    );
\gmem1_addr_1_reg_463[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln53_2_reg_446(4),
      I1 => p_shl_fu_289_p3(10),
      O => \gmem1_addr_1_reg_463[5]_i_4_n_0\
    );
\gmem1_addr_1_reg_463[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln53_2_reg_446(3),
      I1 => p_shl_fu_289_p3(9),
      O => \gmem1_addr_1_reg_463[5]_i_5_n_0\
    );
\gmem1_addr_1_reg_463[9]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(13),
      O => \gmem1_addr_1_reg_463[9]_i_10_n_0\
    );
\gmem1_addr_1_reg_463[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln53_2_reg_446(10),
      I1 => empty_fu_279_p21_out(10),
      O => \gmem1_addr_1_reg_463[9]_i_2_n_0\
    );
\gmem1_addr_1_reg_463[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln53_2_reg_446(9),
      I1 => empty_fu_279_p21_out(9),
      O => \gmem1_addr_1_reg_463[9]_i_3_n_0\
    );
\gmem1_addr_1_reg_463[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln53_2_reg_446(8),
      I1 => empty_fu_279_p21_out(8),
      O => \gmem1_addr_1_reg_463[9]_i_4_n_0\
    );
\gmem1_addr_1_reg_463[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln53_2_reg_446(7),
      I1 => empty_fu_279_p21_out(7),
      O => \gmem1_addr_1_reg_463[9]_i_5_n_0\
    );
\gmem1_addr_1_reg_463[9]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(14),
      O => \gmem1_addr_1_reg_463[9]_i_7_n_0\
    );
\gmem1_addr_1_reg_463[9]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(10),
      O => \gmem1_addr_1_reg_463[9]_i_8_n_0\
    );
\gmem1_addr_1_reg_463[9]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(9),
      O => \gmem1_addr_1_reg_463[9]_i_9_n_0\
    );
\gmem1_addr_1_reg_463_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(11),
      Q => gmem1_addr_1_reg_463(10),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(12),
      Q => gmem1_addr_1_reg_463(11),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(13),
      Q => gmem1_addr_1_reg_463(12),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(14),
      Q => gmem1_addr_1_reg_463(13),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_463_reg[9]_i_1_n_0\,
      CO(3) => \gmem1_addr_1_reg_463_reg[13]_i_1_n_0\,
      CO(2) => \gmem1_addr_1_reg_463_reg[13]_i_1_n_1\,
      CO(1) => \gmem1_addr_1_reg_463_reg[13]_i_1_n_2\,
      CO(0) => \gmem1_addr_1_reg_463_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln53_2_reg_446(14 downto 11),
      O(3 downto 0) => add_ln53_fu_321_p2(14 downto 11),
      S(3) => \gmem1_addr_1_reg_463[13]_i_2_n_0\,
      S(2) => \gmem1_addr_1_reg_463[13]_i_3_n_0\,
      S(1) => \gmem1_addr_1_reg_463[13]_i_4_n_0\,
      S(0) => \gmem1_addr_1_reg_463[13]_i_5_n_0\
    );
\gmem1_addr_1_reg_463_reg[13]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_463_reg[9]_i_6_n_0\,
      CO(3) => \NLW_gmem1_addr_1_reg_463_reg[13]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \gmem1_addr_1_reg_463_reg[13]_i_6_n_1\,
      CO(1) => \gmem1_addr_1_reg_463_reg[13]_i_6_n_2\,
      CO(0) => \gmem1_addr_1_reg_463_reg[13]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_shl_fu_289_p3(13 downto 11),
      O(3 downto 0) => empty_fu_279_p21_out(14 downto 11),
      S(3) => \gmem1_addr_1_reg_463[13]_i_7_n_0\,
      S(2) => \gmem1_addr_1_reg_463[13]_i_8_n_0\,
      S(1) => \gmem1_addr_1_reg_463[13]_i_9_n_0\,
      S(0) => \gmem1_addr_1_reg_463[13]_i_10_n_0\
    );
\gmem1_addr_1_reg_463_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(15),
      Q => gmem1_addr_1_reg_463(14),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(16),
      Q => gmem1_addr_1_reg_463(15),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(17),
      Q => gmem1_addr_1_reg_463(16),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(18),
      Q => gmem1_addr_1_reg_463(17),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_463_reg[13]_i_1_n_0\,
      CO(3) => \gmem1_addr_1_reg_463_reg[17]_i_1_n_0\,
      CO(2) => \gmem1_addr_1_reg_463_reg[17]_i_1_n_1\,
      CO(1) => \gmem1_addr_1_reg_463_reg[17]_i_1_n_2\,
      CO(0) => \gmem1_addr_1_reg_463_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_fu_321_p2(18 downto 15),
      S(3 downto 0) => add_ln53_2_reg_446(18 downto 15)
    );
\gmem1_addr_1_reg_463_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(19),
      Q => gmem1_addr_1_reg_463(18),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(20),
      Q => gmem1_addr_1_reg_463(19),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(2),
      Q => gmem1_addr_1_reg_463(1),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(21),
      Q => gmem1_addr_1_reg_463(20),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(22),
      Q => gmem1_addr_1_reg_463(21),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_463_reg[17]_i_1_n_0\,
      CO(3) => \gmem1_addr_1_reg_463_reg[21]_i_1_n_0\,
      CO(2) => \gmem1_addr_1_reg_463_reg[21]_i_1_n_1\,
      CO(1) => \gmem1_addr_1_reg_463_reg[21]_i_1_n_2\,
      CO(0) => \gmem1_addr_1_reg_463_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_fu_321_p2(22 downto 19),
      S(3 downto 0) => add_ln53_2_reg_446(22 downto 19)
    );
\gmem1_addr_1_reg_463_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(23),
      Q => gmem1_addr_1_reg_463(22),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(24),
      Q => gmem1_addr_1_reg_463(23),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(25),
      Q => gmem1_addr_1_reg_463(24),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(26),
      Q => gmem1_addr_1_reg_463(25),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_463_reg[21]_i_1_n_0\,
      CO(3) => \gmem1_addr_1_reg_463_reg[25]_i_1_n_0\,
      CO(2) => \gmem1_addr_1_reg_463_reg[25]_i_1_n_1\,
      CO(1) => \gmem1_addr_1_reg_463_reg[25]_i_1_n_2\,
      CO(0) => \gmem1_addr_1_reg_463_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_fu_321_p2(26 downto 23),
      S(3 downto 0) => add_ln53_2_reg_446(26 downto 23)
    );
\gmem1_addr_1_reg_463_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(27),
      Q => gmem1_addr_1_reg_463(26),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(28),
      Q => gmem1_addr_1_reg_463(27),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(29),
      Q => gmem1_addr_1_reg_463(28),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(30),
      Q => gmem1_addr_1_reg_463(29),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_463_reg[25]_i_1_n_0\,
      CO(3) => \gmem1_addr_1_reg_463_reg[29]_i_1_n_0\,
      CO(2) => \gmem1_addr_1_reg_463_reg[29]_i_1_n_1\,
      CO(1) => \gmem1_addr_1_reg_463_reg[29]_i_1_n_2\,
      CO(0) => \gmem1_addr_1_reg_463_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_fu_321_p2(30 downto 27),
      S(3 downto 0) => add_ln53_2_reg_446(30 downto 27)
    );
\gmem1_addr_1_reg_463_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(3),
      Q => gmem1_addr_1_reg_463(2),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(31),
      Q => gmem1_addr_1_reg_463(30),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(32),
      Q => gmem1_addr_1_reg_463(31),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(33),
      Q => gmem1_addr_1_reg_463(32),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(34),
      Q => gmem1_addr_1_reg_463(33),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[33]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_463_reg[29]_i_1_n_0\,
      CO(3) => \gmem1_addr_1_reg_463_reg[33]_i_1_n_0\,
      CO(2) => \gmem1_addr_1_reg_463_reg[33]_i_1_n_1\,
      CO(1) => \gmem1_addr_1_reg_463_reg[33]_i_1_n_2\,
      CO(0) => \gmem1_addr_1_reg_463_reg[33]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_fu_321_p2(34 downto 31),
      S(3 downto 0) => add_ln53_2_reg_446(34 downto 31)
    );
\gmem1_addr_1_reg_463_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(35),
      Q => gmem1_addr_1_reg_463(34),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(36),
      Q => gmem1_addr_1_reg_463(35),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(37),
      Q => gmem1_addr_1_reg_463(36),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(38),
      Q => gmem1_addr_1_reg_463(37),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[37]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_463_reg[33]_i_1_n_0\,
      CO(3) => \gmem1_addr_1_reg_463_reg[37]_i_1_n_0\,
      CO(2) => \gmem1_addr_1_reg_463_reg[37]_i_1_n_1\,
      CO(1) => \gmem1_addr_1_reg_463_reg[37]_i_1_n_2\,
      CO(0) => \gmem1_addr_1_reg_463_reg[37]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_fu_321_p2(38 downto 35),
      S(3 downto 0) => add_ln53_2_reg_446(38 downto 35)
    );
\gmem1_addr_1_reg_463_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(39),
      Q => gmem1_addr_1_reg_463(38),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(40),
      Q => gmem1_addr_1_reg_463(39),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(4),
      Q => gmem1_addr_1_reg_463(3),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(41),
      Q => gmem1_addr_1_reg_463(40),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(42),
      Q => gmem1_addr_1_reg_463(41),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[41]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_463_reg[37]_i_1_n_0\,
      CO(3) => \gmem1_addr_1_reg_463_reg[41]_i_1_n_0\,
      CO(2) => \gmem1_addr_1_reg_463_reg[41]_i_1_n_1\,
      CO(1) => \gmem1_addr_1_reg_463_reg[41]_i_1_n_2\,
      CO(0) => \gmem1_addr_1_reg_463_reg[41]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_fu_321_p2(42 downto 39),
      S(3 downto 0) => add_ln53_2_reg_446(42 downto 39)
    );
\gmem1_addr_1_reg_463_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(43),
      Q => gmem1_addr_1_reg_463(42),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(44),
      Q => gmem1_addr_1_reg_463(43),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(45),
      Q => gmem1_addr_1_reg_463(44),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(46),
      Q => gmem1_addr_1_reg_463(45),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[45]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_463_reg[41]_i_1_n_0\,
      CO(3) => \gmem1_addr_1_reg_463_reg[45]_i_1_n_0\,
      CO(2) => \gmem1_addr_1_reg_463_reg[45]_i_1_n_1\,
      CO(1) => \gmem1_addr_1_reg_463_reg[45]_i_1_n_2\,
      CO(0) => \gmem1_addr_1_reg_463_reg[45]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_fu_321_p2(46 downto 43),
      S(3 downto 0) => add_ln53_2_reg_446(46 downto 43)
    );
\gmem1_addr_1_reg_463_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(47),
      Q => gmem1_addr_1_reg_463(46),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(48),
      Q => gmem1_addr_1_reg_463(47),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(49),
      Q => gmem1_addr_1_reg_463(48),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(50),
      Q => gmem1_addr_1_reg_463(49),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[49]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_463_reg[45]_i_1_n_0\,
      CO(3) => \gmem1_addr_1_reg_463_reg[49]_i_1_n_0\,
      CO(2) => \gmem1_addr_1_reg_463_reg[49]_i_1_n_1\,
      CO(1) => \gmem1_addr_1_reg_463_reg[49]_i_1_n_2\,
      CO(0) => \gmem1_addr_1_reg_463_reg[49]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_fu_321_p2(50 downto 47),
      S(3 downto 0) => add_ln53_2_reg_446(50 downto 47)
    );
\gmem1_addr_1_reg_463_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(5),
      Q => gmem1_addr_1_reg_463(4),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(51),
      Q => gmem1_addr_1_reg_463(50),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(52),
      Q => gmem1_addr_1_reg_463(51),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(53),
      Q => gmem1_addr_1_reg_463(52),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(54),
      Q => gmem1_addr_1_reg_463(53),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[53]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_463_reg[49]_i_1_n_0\,
      CO(3) => \gmem1_addr_1_reg_463_reg[53]_i_1_n_0\,
      CO(2) => \gmem1_addr_1_reg_463_reg[53]_i_1_n_1\,
      CO(1) => \gmem1_addr_1_reg_463_reg[53]_i_1_n_2\,
      CO(0) => \gmem1_addr_1_reg_463_reg[53]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_fu_321_p2(54 downto 51),
      S(3 downto 0) => add_ln53_2_reg_446(54 downto 51)
    );
\gmem1_addr_1_reg_463_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(55),
      Q => gmem1_addr_1_reg_463(54),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(56),
      Q => gmem1_addr_1_reg_463(55),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(57),
      Q => gmem1_addr_1_reg_463(56),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(58),
      Q => gmem1_addr_1_reg_463(57),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[57]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_463_reg[53]_i_1_n_0\,
      CO(3) => \gmem1_addr_1_reg_463_reg[57]_i_1_n_0\,
      CO(2) => \gmem1_addr_1_reg_463_reg[57]_i_1_n_1\,
      CO(1) => \gmem1_addr_1_reg_463_reg[57]_i_1_n_2\,
      CO(0) => \gmem1_addr_1_reg_463_reg[57]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_fu_321_p2(58 downto 55),
      S(3 downto 0) => add_ln53_2_reg_446(58 downto 55)
    );
\gmem1_addr_1_reg_463_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(59),
      Q => gmem1_addr_1_reg_463(58),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(60),
      Q => gmem1_addr_1_reg_463(59),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(6),
      Q => gmem1_addr_1_reg_463(5),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem1_addr_1_reg_463_reg[5]_i_1_n_0\,
      CO(2) => \gmem1_addr_1_reg_463_reg[5]_i_1_n_1\,
      CO(1) => \gmem1_addr_1_reg_463_reg[5]_i_1_n_2\,
      CO(0) => \gmem1_addr_1_reg_463_reg[5]_i_1_n_3\,
      CYINIT => add_ln53_2_reg_446(2),
      DI(3 downto 0) => add_ln53_2_reg_446(6 downto 3),
      O(3 downto 0) => add_ln53_fu_321_p2(6 downto 3),
      S(3) => \gmem1_addr_1_reg_463[5]_i_2_n_0\,
      S(2) => \gmem1_addr_1_reg_463[5]_i_3_n_0\,
      S(1) => \gmem1_addr_1_reg_463[5]_i_4_n_0\,
      S(0) => \gmem1_addr_1_reg_463[5]_i_5_n_0\
    );
\gmem1_addr_1_reg_463_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(61),
      Q => gmem1_addr_1_reg_463(60),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(62),
      Q => gmem1_addr_1_reg_463(61),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_463_reg[57]_i_1_n_0\,
      CO(3) => \gmem1_addr_1_reg_463_reg[61]_i_1_n_0\,
      CO(2) => \gmem1_addr_1_reg_463_reg[61]_i_1_n_1\,
      CO(1) => \gmem1_addr_1_reg_463_reg[61]_i_1_n_2\,
      CO(0) => \gmem1_addr_1_reg_463_reg[61]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_fu_321_p2(62 downto 59),
      S(3 downto 0) => add_ln53_2_reg_446(62 downto 59)
    );
\gmem1_addr_1_reg_463_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(63),
      Q => gmem1_addr_1_reg_463(62),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[62]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_463_reg[61]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gmem1_addr_1_reg_463_reg[62]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gmem1_addr_1_reg_463_reg[62]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln53_fu_321_p2(63),
      S(3 downto 1) => B"000",
      S(0) => add_ln53_2_reg_446(63)
    );
\gmem1_addr_1_reg_463_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(7),
      Q => gmem1_addr_1_reg_463(6),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(8),
      Q => gmem1_addr_1_reg_463(7),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(9),
      Q => gmem1_addr_1_reg_463(8),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_fu_321_p2(10),
      Q => gmem1_addr_1_reg_463(9),
      R => '0'
    );
\gmem1_addr_1_reg_463_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_1_reg_463_reg[5]_i_1_n_0\,
      CO(3) => \gmem1_addr_1_reg_463_reg[9]_i_1_n_0\,
      CO(2) => \gmem1_addr_1_reg_463_reg[9]_i_1_n_1\,
      CO(1) => \gmem1_addr_1_reg_463_reg[9]_i_1_n_2\,
      CO(0) => \gmem1_addr_1_reg_463_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln53_2_reg_446(10 downto 7),
      O(3 downto 0) => add_ln53_fu_321_p2(10 downto 7),
      S(3) => \gmem1_addr_1_reg_463[9]_i_2_n_0\,
      S(2) => \gmem1_addr_1_reg_463[9]_i_3_n_0\,
      S(1) => \gmem1_addr_1_reg_463[9]_i_4_n_0\,
      S(0) => \gmem1_addr_1_reg_463[9]_i_5_n_0\
    );
\gmem1_addr_1_reg_463_reg[9]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem1_addr_1_reg_463_reg[9]_i_6_n_0\,
      CO(2) => \gmem1_addr_1_reg_463_reg[9]_i_6_n_1\,
      CO(1) => \gmem1_addr_1_reg_463_reg[9]_i_6_n_2\,
      CO(0) => \gmem1_addr_1_reg_463_reg[9]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => p_shl_fu_289_p3(10 downto 9),
      DI(1) => \gmem1_addr_1_reg_463[9]_i_7_n_0\,
      DI(0) => '0',
      O(3 downto 0) => empty_fu_279_p21_out(10 downto 7),
      S(3) => \gmem1_addr_1_reg_463[9]_i_8_n_0\,
      S(2) => \gmem1_addr_1_reg_463[9]_i_9_n_0\,
      S(1) => p_shl_fu_289_p3(14),
      S(0) => \gmem1_addr_1_reg_463[9]_i_10_n_0\
    );
\gmem1_addr_reg_457[13]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(12),
      O => \gmem1_addr_reg_457[13]_i_10_n_0\
    );
\gmem1_addr_reg_457[13]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(11),
      O => \gmem1_addr_reg_457[13]_i_11_n_0\
    );
\gmem1_addr_reg_457[13]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(10),
      O => \gmem1_addr_reg_457[13]_i_12_n_0\
    );
\gmem1_addr_reg_457[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln53_2_reg_446(14),
      I1 => empty_47_fu_307_p20_out(14),
      O => \gmem1_addr_reg_457[13]_i_2_n_0\
    );
\gmem1_addr_reg_457[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln53_2_reg_446(13),
      I1 => empty_47_fu_307_p20_out(13),
      O => \gmem1_addr_reg_457[13]_i_3_n_0\
    );
\gmem1_addr_reg_457[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln53_2_reg_446(12),
      I1 => empty_47_fu_307_p20_out(12),
      O => \gmem1_addr_reg_457[13]_i_4_n_0\
    );
\gmem1_addr_reg_457[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln53_2_reg_446(11),
      I1 => empty_47_fu_307_p20_out(11),
      O => \gmem1_addr_reg_457[13]_i_5_n_0\
    );
\gmem1_addr_reg_457[13]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(14),
      O => \gmem1_addr_reg_457[13]_i_8_n_0\
    );
\gmem1_addr_reg_457[13]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(13),
      O => \gmem1_addr_reg_457[13]_i_9_n_0\
    );
\gmem1_addr_reg_457[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln53_2_reg_446(6),
      I1 => empty_47_fu_307_p20_out(6),
      O => \gmem1_addr_reg_457[5]_i_2_n_0\
    );
\gmem1_addr_reg_457[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln53_2_reg_446(5),
      I1 => empty_47_fu_307_p20_out(5),
      O => \gmem1_addr_reg_457[5]_i_3_n_0\
    );
\gmem1_addr_reg_457[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln53_2_reg_446(4),
      I1 => empty_47_fu_307_p20_out(4),
      O => \gmem1_addr_reg_457[5]_i_4_n_0\
    );
\gmem1_addr_reg_457[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln53_2_reg_446(3),
      I1 => empty_47_fu_307_p20_out(3),
      O => \gmem1_addr_reg_457[5]_i_5_n_0\
    );
\gmem1_addr_reg_457[5]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(9),
      O => \gmem1_addr_reg_457[5]_i_7_n_0\
    );
\gmem1_addr_reg_457[5]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(11),
      O => \gmem1_addr_reg_457[5]_i_8_n_0\
    );
\gmem1_addr_reg_457[5]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(10),
      O => \gmem1_addr_reg_457[5]_i_9_n_0\
    );
\gmem1_addr_reg_457[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A008A8A"
    )
        port map (
      I0 => \^q\(0),
      I1 => gmem1_WREADY,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => gmem1_BVALID,
      I4 => \^ap_enable_reg_pp0_iter2\,
      O => gmem1_addr_1_reg_4630
    );
\gmem1_addr_reg_457[9]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(12),
      O => \gmem1_addr_reg_457[9]_i_10_n_0\
    );
\gmem1_addr_reg_457[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln53_2_reg_446(10),
      I1 => empty_47_fu_307_p20_out(10),
      O => \gmem1_addr_reg_457[9]_i_2_n_0\
    );
\gmem1_addr_reg_457[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln53_2_reg_446(9),
      I1 => empty_47_fu_307_p20_out(9),
      O => \gmem1_addr_reg_457[9]_i_3_n_0\
    );
\gmem1_addr_reg_457[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln53_2_reg_446(8),
      I1 => empty_47_fu_307_p20_out(8),
      O => \gmem1_addr_reg_457[9]_i_4_n_0\
    );
\gmem1_addr_reg_457[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln53_2_reg_446(7),
      I1 => empty_47_fu_307_p20_out(7),
      O => \gmem1_addr_reg_457[9]_i_5_n_0\
    );
\gmem1_addr_reg_457[9]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(9),
      O => \gmem1_addr_reg_457[9]_i_7_n_0\
    );
\gmem1_addr_reg_457[9]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(14),
      O => \gmem1_addr_reg_457[9]_i_8_n_0\
    );
\gmem1_addr_reg_457[9]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(13),
      O => \gmem1_addr_reg_457[9]_i_9_n_0\
    );
\gmem1_addr_reg_457_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_2_reg_446(1),
      Q => \in\(0),
      R => '0'
    );
\gmem1_addr_reg_457_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(11),
      Q => gmem1_addr_reg_457(10),
      R => '0'
    );
\gmem1_addr_reg_457_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(12),
      Q => gmem1_addr_reg_457(11),
      R => '0'
    );
\gmem1_addr_reg_457_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(13),
      Q => gmem1_addr_reg_457(12),
      R => '0'
    );
\gmem1_addr_reg_457_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(14),
      Q => gmem1_addr_reg_457(13),
      R => '0'
    );
\gmem1_addr_reg_457_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_457_reg[9]_i_1_n_0\,
      CO(3) => \gmem1_addr_reg_457_reg[13]_i_1_n_0\,
      CO(2) => \gmem1_addr_reg_457_reg[13]_i_1_n_1\,
      CO(1) => \gmem1_addr_reg_457_reg[13]_i_1_n_2\,
      CO(0) => \gmem1_addr_reg_457_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln53_2_reg_446(14 downto 11),
      O(3 downto 0) => add_ln53_1_fu_326_p2(14 downto 11),
      S(3) => \gmem1_addr_reg_457[13]_i_2_n_0\,
      S(2) => \gmem1_addr_reg_457[13]_i_3_n_0\,
      S(1) => \gmem1_addr_reg_457[13]_i_4_n_0\,
      S(0) => \gmem1_addr_reg_457[13]_i_5_n_0\
    );
\gmem1_addr_reg_457_reg[13]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_457_reg[13]_i_7_n_0\,
      CO(3 downto 0) => \NLW_gmem1_addr_reg_457_reg[13]_i_6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gmem1_addr_reg_457_reg[13]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => empty_47_fu_307_p20_out(14),
      S(3 downto 1) => B"000",
      S(0) => \gmem1_addr_reg_457[13]_i_8_n_0\
    );
\gmem1_addr_reg_457_reg[13]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_457_reg[9]_i_6_n_0\,
      CO(3) => \gmem1_addr_reg_457_reg[13]_i_7_n_0\,
      CO(2) => \gmem1_addr_reg_457_reg[13]_i_7_n_1\,
      CO(1) => \gmem1_addr_reg_457_reg[13]_i_7_n_2\,
      CO(0) => \gmem1_addr_reg_457_reg[13]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl_fu_289_p3(13 downto 10),
      O(3 downto 0) => empty_47_fu_307_p20_out(13 downto 10),
      S(3) => \gmem1_addr_reg_457[13]_i_9_n_0\,
      S(2) => \gmem1_addr_reg_457[13]_i_10_n_0\,
      S(1) => \gmem1_addr_reg_457[13]_i_11_n_0\,
      S(0) => \gmem1_addr_reg_457[13]_i_12_n_0\
    );
\gmem1_addr_reg_457_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(15),
      Q => gmem1_addr_reg_457(14),
      R => '0'
    );
\gmem1_addr_reg_457_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(16),
      Q => gmem1_addr_reg_457(15),
      R => '0'
    );
\gmem1_addr_reg_457_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(17),
      Q => gmem1_addr_reg_457(16),
      R => '0'
    );
\gmem1_addr_reg_457_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(18),
      Q => gmem1_addr_reg_457(17),
      R => '0'
    );
\gmem1_addr_reg_457_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_457_reg[13]_i_1_n_0\,
      CO(3) => \gmem1_addr_reg_457_reg[17]_i_1_n_0\,
      CO(2) => \gmem1_addr_reg_457_reg[17]_i_1_n_1\,
      CO(1) => \gmem1_addr_reg_457_reg[17]_i_1_n_2\,
      CO(0) => \gmem1_addr_reg_457_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_1_fu_326_p2(18 downto 15),
      S(3 downto 0) => add_ln53_2_reg_446(18 downto 15)
    );
\gmem1_addr_reg_457_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(19),
      Q => gmem1_addr_reg_457(18),
      R => '0'
    );
\gmem1_addr_reg_457_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(20),
      Q => gmem1_addr_reg_457(19),
      R => '0'
    );
\gmem1_addr_reg_457_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_2_reg_446(2),
      Q => gmem1_addr_reg_457(1),
      R => '0'
    );
\gmem1_addr_reg_457_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(21),
      Q => gmem1_addr_reg_457(20),
      R => '0'
    );
\gmem1_addr_reg_457_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(22),
      Q => gmem1_addr_reg_457(21),
      R => '0'
    );
\gmem1_addr_reg_457_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_457_reg[17]_i_1_n_0\,
      CO(3) => \gmem1_addr_reg_457_reg[21]_i_1_n_0\,
      CO(2) => \gmem1_addr_reg_457_reg[21]_i_1_n_1\,
      CO(1) => \gmem1_addr_reg_457_reg[21]_i_1_n_2\,
      CO(0) => \gmem1_addr_reg_457_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_1_fu_326_p2(22 downto 19),
      S(3 downto 0) => add_ln53_2_reg_446(22 downto 19)
    );
\gmem1_addr_reg_457_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(23),
      Q => gmem1_addr_reg_457(22),
      R => '0'
    );
\gmem1_addr_reg_457_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(24),
      Q => gmem1_addr_reg_457(23),
      R => '0'
    );
\gmem1_addr_reg_457_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(25),
      Q => gmem1_addr_reg_457(24),
      R => '0'
    );
\gmem1_addr_reg_457_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(26),
      Q => gmem1_addr_reg_457(25),
      R => '0'
    );
\gmem1_addr_reg_457_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_457_reg[21]_i_1_n_0\,
      CO(3) => \gmem1_addr_reg_457_reg[25]_i_1_n_0\,
      CO(2) => \gmem1_addr_reg_457_reg[25]_i_1_n_1\,
      CO(1) => \gmem1_addr_reg_457_reg[25]_i_1_n_2\,
      CO(0) => \gmem1_addr_reg_457_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_1_fu_326_p2(26 downto 23),
      S(3 downto 0) => add_ln53_2_reg_446(26 downto 23)
    );
\gmem1_addr_reg_457_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(27),
      Q => gmem1_addr_reg_457(26),
      R => '0'
    );
\gmem1_addr_reg_457_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(28),
      Q => gmem1_addr_reg_457(27),
      R => '0'
    );
\gmem1_addr_reg_457_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(29),
      Q => gmem1_addr_reg_457(28),
      R => '0'
    );
\gmem1_addr_reg_457_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(30),
      Q => gmem1_addr_reg_457(29),
      R => '0'
    );
\gmem1_addr_reg_457_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_457_reg[25]_i_1_n_0\,
      CO(3) => \gmem1_addr_reg_457_reg[29]_i_1_n_0\,
      CO(2) => \gmem1_addr_reg_457_reg[29]_i_1_n_1\,
      CO(1) => \gmem1_addr_reg_457_reg[29]_i_1_n_2\,
      CO(0) => \gmem1_addr_reg_457_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_1_fu_326_p2(30 downto 27),
      S(3 downto 0) => add_ln53_2_reg_446(30 downto 27)
    );
\gmem1_addr_reg_457_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(3),
      Q => gmem1_addr_reg_457(2),
      R => '0'
    );
\gmem1_addr_reg_457_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(31),
      Q => gmem1_addr_reg_457(30),
      R => '0'
    );
\gmem1_addr_reg_457_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(32),
      Q => gmem1_addr_reg_457(31),
      R => '0'
    );
\gmem1_addr_reg_457_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(33),
      Q => gmem1_addr_reg_457(32),
      R => '0'
    );
\gmem1_addr_reg_457_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(34),
      Q => gmem1_addr_reg_457(33),
      R => '0'
    );
\gmem1_addr_reg_457_reg[33]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_457_reg[29]_i_1_n_0\,
      CO(3) => \gmem1_addr_reg_457_reg[33]_i_1_n_0\,
      CO(2) => \gmem1_addr_reg_457_reg[33]_i_1_n_1\,
      CO(1) => \gmem1_addr_reg_457_reg[33]_i_1_n_2\,
      CO(0) => \gmem1_addr_reg_457_reg[33]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_1_fu_326_p2(34 downto 31),
      S(3 downto 0) => add_ln53_2_reg_446(34 downto 31)
    );
\gmem1_addr_reg_457_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(35),
      Q => gmem1_addr_reg_457(34),
      R => '0'
    );
\gmem1_addr_reg_457_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(36),
      Q => gmem1_addr_reg_457(35),
      R => '0'
    );
\gmem1_addr_reg_457_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(37),
      Q => gmem1_addr_reg_457(36),
      R => '0'
    );
\gmem1_addr_reg_457_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(38),
      Q => gmem1_addr_reg_457(37),
      R => '0'
    );
\gmem1_addr_reg_457_reg[37]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_457_reg[33]_i_1_n_0\,
      CO(3) => \gmem1_addr_reg_457_reg[37]_i_1_n_0\,
      CO(2) => \gmem1_addr_reg_457_reg[37]_i_1_n_1\,
      CO(1) => \gmem1_addr_reg_457_reg[37]_i_1_n_2\,
      CO(0) => \gmem1_addr_reg_457_reg[37]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_1_fu_326_p2(38 downto 35),
      S(3 downto 0) => add_ln53_2_reg_446(38 downto 35)
    );
\gmem1_addr_reg_457_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(39),
      Q => gmem1_addr_reg_457(38),
      R => '0'
    );
\gmem1_addr_reg_457_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(40),
      Q => gmem1_addr_reg_457(39),
      R => '0'
    );
\gmem1_addr_reg_457_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(4),
      Q => gmem1_addr_reg_457(3),
      R => '0'
    );
\gmem1_addr_reg_457_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(41),
      Q => gmem1_addr_reg_457(40),
      R => '0'
    );
\gmem1_addr_reg_457_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(42),
      Q => gmem1_addr_reg_457(41),
      R => '0'
    );
\gmem1_addr_reg_457_reg[41]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_457_reg[37]_i_1_n_0\,
      CO(3) => \gmem1_addr_reg_457_reg[41]_i_1_n_0\,
      CO(2) => \gmem1_addr_reg_457_reg[41]_i_1_n_1\,
      CO(1) => \gmem1_addr_reg_457_reg[41]_i_1_n_2\,
      CO(0) => \gmem1_addr_reg_457_reg[41]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_1_fu_326_p2(42 downto 39),
      S(3 downto 0) => add_ln53_2_reg_446(42 downto 39)
    );
\gmem1_addr_reg_457_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(43),
      Q => gmem1_addr_reg_457(42),
      R => '0'
    );
\gmem1_addr_reg_457_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(44),
      Q => gmem1_addr_reg_457(43),
      R => '0'
    );
\gmem1_addr_reg_457_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(45),
      Q => gmem1_addr_reg_457(44),
      R => '0'
    );
\gmem1_addr_reg_457_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(46),
      Q => gmem1_addr_reg_457(45),
      R => '0'
    );
\gmem1_addr_reg_457_reg[45]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_457_reg[41]_i_1_n_0\,
      CO(3) => \gmem1_addr_reg_457_reg[45]_i_1_n_0\,
      CO(2) => \gmem1_addr_reg_457_reg[45]_i_1_n_1\,
      CO(1) => \gmem1_addr_reg_457_reg[45]_i_1_n_2\,
      CO(0) => \gmem1_addr_reg_457_reg[45]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_1_fu_326_p2(46 downto 43),
      S(3 downto 0) => add_ln53_2_reg_446(46 downto 43)
    );
\gmem1_addr_reg_457_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(47),
      Q => gmem1_addr_reg_457(46),
      R => '0'
    );
\gmem1_addr_reg_457_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(48),
      Q => gmem1_addr_reg_457(47),
      R => '0'
    );
\gmem1_addr_reg_457_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(49),
      Q => gmem1_addr_reg_457(48),
      R => '0'
    );
\gmem1_addr_reg_457_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(50),
      Q => gmem1_addr_reg_457(49),
      R => '0'
    );
\gmem1_addr_reg_457_reg[49]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_457_reg[45]_i_1_n_0\,
      CO(3) => \gmem1_addr_reg_457_reg[49]_i_1_n_0\,
      CO(2) => \gmem1_addr_reg_457_reg[49]_i_1_n_1\,
      CO(1) => \gmem1_addr_reg_457_reg[49]_i_1_n_2\,
      CO(0) => \gmem1_addr_reg_457_reg[49]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_1_fu_326_p2(50 downto 47),
      S(3 downto 0) => add_ln53_2_reg_446(50 downto 47)
    );
\gmem1_addr_reg_457_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(5),
      Q => gmem1_addr_reg_457(4),
      R => '0'
    );
\gmem1_addr_reg_457_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(51),
      Q => gmem1_addr_reg_457(50),
      R => '0'
    );
\gmem1_addr_reg_457_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(52),
      Q => gmem1_addr_reg_457(51),
      R => '0'
    );
\gmem1_addr_reg_457_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(53),
      Q => gmem1_addr_reg_457(52),
      R => '0'
    );
\gmem1_addr_reg_457_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(54),
      Q => gmem1_addr_reg_457(53),
      R => '0'
    );
\gmem1_addr_reg_457_reg[53]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_457_reg[49]_i_1_n_0\,
      CO(3) => \gmem1_addr_reg_457_reg[53]_i_1_n_0\,
      CO(2) => \gmem1_addr_reg_457_reg[53]_i_1_n_1\,
      CO(1) => \gmem1_addr_reg_457_reg[53]_i_1_n_2\,
      CO(0) => \gmem1_addr_reg_457_reg[53]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_1_fu_326_p2(54 downto 51),
      S(3 downto 0) => add_ln53_2_reg_446(54 downto 51)
    );
\gmem1_addr_reg_457_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(55),
      Q => gmem1_addr_reg_457(54),
      R => '0'
    );
\gmem1_addr_reg_457_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(56),
      Q => gmem1_addr_reg_457(55),
      R => '0'
    );
\gmem1_addr_reg_457_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(57),
      Q => gmem1_addr_reg_457(56),
      R => '0'
    );
\gmem1_addr_reg_457_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(58),
      Q => gmem1_addr_reg_457(57),
      R => '0'
    );
\gmem1_addr_reg_457_reg[57]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_457_reg[53]_i_1_n_0\,
      CO(3) => \gmem1_addr_reg_457_reg[57]_i_1_n_0\,
      CO(2) => \gmem1_addr_reg_457_reg[57]_i_1_n_1\,
      CO(1) => \gmem1_addr_reg_457_reg[57]_i_1_n_2\,
      CO(0) => \gmem1_addr_reg_457_reg[57]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_1_fu_326_p2(58 downto 55),
      S(3 downto 0) => add_ln53_2_reg_446(58 downto 55)
    );
\gmem1_addr_reg_457_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(59),
      Q => gmem1_addr_reg_457(58),
      R => '0'
    );
\gmem1_addr_reg_457_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(60),
      Q => gmem1_addr_reg_457(59),
      R => '0'
    );
\gmem1_addr_reg_457_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(6),
      Q => gmem1_addr_reg_457(5),
      R => '0'
    );
\gmem1_addr_reg_457_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem1_addr_reg_457_reg[5]_i_1_n_0\,
      CO(2) => \gmem1_addr_reg_457_reg[5]_i_1_n_1\,
      CO(1) => \gmem1_addr_reg_457_reg[5]_i_1_n_2\,
      CO(0) => \gmem1_addr_reg_457_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln53_2_reg_446(6 downto 3),
      O(3 downto 0) => add_ln53_1_fu_326_p2(6 downto 3),
      S(3) => \gmem1_addr_reg_457[5]_i_2_n_0\,
      S(2) => \gmem1_addr_reg_457[5]_i_3_n_0\,
      S(1) => \gmem1_addr_reg_457[5]_i_4_n_0\,
      S(0) => \gmem1_addr_reg_457[5]_i_5_n_0\
    );
\gmem1_addr_reg_457_reg[5]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem1_addr_reg_457_reg[5]_i_6_n_0\,
      CO(2) => \gmem1_addr_reg_457_reg[5]_i_6_n_1\,
      CO(1) => \gmem1_addr_reg_457_reg[5]_i_6_n_2\,
      CO(0) => \gmem1_addr_reg_457_reg[5]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \gmem1_addr_reg_457[5]_i_7_n_0\,
      DI(0) => '0',
      O(3 downto 1) => empty_47_fu_307_p20_out(5 downto 3),
      O(0) => \NLW_gmem1_addr_reg_457_reg[5]_i_6_O_UNCONNECTED\(0),
      S(3) => \gmem1_addr_reg_457[5]_i_8_n_0\,
      S(2) => \gmem1_addr_reg_457[5]_i_9_n_0\,
      S(1) => p_shl_fu_289_p3(9),
      S(0) => '0'
    );
\gmem1_addr_reg_457_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(61),
      Q => gmem1_addr_reg_457(60),
      R => '0'
    );
\gmem1_addr_reg_457_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(62),
      Q => gmem1_addr_reg_457(61),
      R => '0'
    );
\gmem1_addr_reg_457_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_457_reg[57]_i_1_n_0\,
      CO(3) => \gmem1_addr_reg_457_reg[61]_i_1_n_0\,
      CO(2) => \gmem1_addr_reg_457_reg[61]_i_1_n_1\,
      CO(1) => \gmem1_addr_reg_457_reg[61]_i_1_n_2\,
      CO(0) => \gmem1_addr_reg_457_reg[61]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln53_1_fu_326_p2(62 downto 59),
      S(3 downto 0) => add_ln53_2_reg_446(62 downto 59)
    );
\gmem1_addr_reg_457_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(63),
      Q => gmem1_addr_reg_457(62),
      R => '0'
    );
\gmem1_addr_reg_457_reg[62]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_457_reg[61]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gmem1_addr_reg_457_reg[62]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gmem1_addr_reg_457_reg[62]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln53_1_fu_326_p2(63),
      S(3 downto 1) => B"000",
      S(0) => add_ln53_2_reg_446(63)
    );
\gmem1_addr_reg_457_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(7),
      Q => gmem1_addr_reg_457(6),
      R => '0'
    );
\gmem1_addr_reg_457_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(8),
      Q => gmem1_addr_reg_457(7),
      R => '0'
    );
\gmem1_addr_reg_457_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(9),
      Q => gmem1_addr_reg_457(8),
      R => '0'
    );
\gmem1_addr_reg_457_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem1_addr_1_reg_4630,
      D => add_ln53_1_fu_326_p2(10),
      Q => gmem1_addr_reg_457(9),
      R => '0'
    );
\gmem1_addr_reg_457_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_457_reg[5]_i_1_n_0\,
      CO(3) => \gmem1_addr_reg_457_reg[9]_i_1_n_0\,
      CO(2) => \gmem1_addr_reg_457_reg[9]_i_1_n_1\,
      CO(1) => \gmem1_addr_reg_457_reg[9]_i_1_n_2\,
      CO(0) => \gmem1_addr_reg_457_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln53_2_reg_446(10 downto 7),
      O(3 downto 0) => add_ln53_1_fu_326_p2(10 downto 7),
      S(3) => \gmem1_addr_reg_457[9]_i_2_n_0\,
      S(2) => \gmem1_addr_reg_457[9]_i_3_n_0\,
      S(1) => \gmem1_addr_reg_457[9]_i_4_n_0\,
      S(0) => \gmem1_addr_reg_457[9]_i_5_n_0\
    );
\gmem1_addr_reg_457_reg[9]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem1_addr_reg_457_reg[5]_i_6_n_0\,
      CO(3) => \gmem1_addr_reg_457_reg[9]_i_6_n_0\,
      CO(2) => \gmem1_addr_reg_457_reg[9]_i_6_n_1\,
      CO(1) => \gmem1_addr_reg_457_reg[9]_i_6_n_2\,
      CO(0) => \gmem1_addr_reg_457_reg[9]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => p_shl_fu_289_p3(9),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => empty_47_fu_307_p20_out(9 downto 6),
      S(3) => \gmem1_addr_reg_457[9]_i_7_n_0\,
      S(2) => \gmem1_addr_reg_457[9]_i_8_n_0\,
      S(1) => \gmem1_addr_reg_457[9]_i_9_n_0\,
      S(0) => \gmem1_addr_reg_457[9]_i_10_n_0\
    );
grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBB00BF00"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_1,
      I1 => \^icmp_ln50_reg_411_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \icmp_ln50_reg_411_reg[0]_2\,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => ram_reg(0),
      O => \icmp_ln50_reg_411_reg[0]_1\
    );
\icmp_ln50_reg_411_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_9211_out,
      D => \^icmp_ln50_reg_411_reg[0]_0\,
      Q => icmp_ln50_reg_411_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln50_reg_411_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_9211_out,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => \^icmp_ln50_reg_411_reg[0]_0\,
      R => '0'
    );
\icmp_ln51_reg_420_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_9211_out,
      D => p_0_in,
      Q => icmp_ln51_reg_420,
      R => '0'
    );
\indvar_flatten6_fu_92[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \indvar_flatten6_fu_92[11]_i_8_n_0\,
      I1 => \indvar_flatten6_fu_92_reg_n_0_[5]\,
      I2 => \indvar_flatten6_fu_92_reg_n_0_[4]\,
      I3 => \indvar_flatten6_fu_92_reg_n_0_[7]\,
      I4 => \indvar_flatten6_fu_92_reg_n_0_[6]\,
      I5 => \indvar_flatten6_fu_92[11]_i_9_n_0\,
      O => \indvar_flatten6_fu_92[11]_i_3_n_0\
    );
\indvar_flatten6_fu_92[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \indvar_flatten6_fu_92_reg_n_0_[9]\,
      I1 => \indvar_flatten6_fu_92_reg_n_0_[8]\,
      I2 => \indvar_flatten6_fu_92_reg_n_0_[11]\,
      I3 => \indvar_flatten6_fu_92_reg_n_0_[10]\,
      O => \indvar_flatten6_fu_92[11]_i_8_n_0\
    );
\indvar_flatten6_fu_92[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \indvar_flatten6_fu_92_reg_n_0_[0]\,
      I1 => \indvar_flatten6_fu_92_reg_n_0_[1]\,
      I2 => \indvar_flatten6_fu_92_reg_n_0_[3]\,
      I3 => \indvar_flatten6_fu_92_reg_n_0_[2]\,
      O => \indvar_flatten6_fu_92[11]_i_9_n_0\
    );
\indvar_flatten6_fu_92_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_92,
      D => add_ln50_1_fu_171_p2(0),
      Q => \indvar_flatten6_fu_92_reg_n_0_[0]\,
      R => '0'
    );
\indvar_flatten6_fu_92_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_92,
      D => add_ln50_1_fu_171_p2(10),
      Q => \indvar_flatten6_fu_92_reg_n_0_[10]\,
      R => '0'
    );
\indvar_flatten6_fu_92_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_92,
      D => add_ln50_1_fu_171_p2(11),
      Q => \indvar_flatten6_fu_92_reg_n_0_[11]\,
      R => '0'
    );
\indvar_flatten6_fu_92_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_92,
      D => add_ln50_1_fu_171_p2(1),
      Q => \indvar_flatten6_fu_92_reg_n_0_[1]\,
      R => '0'
    );
\indvar_flatten6_fu_92_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_92,
      D => add_ln50_1_fu_171_p2(2),
      Q => \indvar_flatten6_fu_92_reg_n_0_[2]\,
      R => '0'
    );
\indvar_flatten6_fu_92_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_92,
      D => add_ln50_1_fu_171_p2(3),
      Q => \indvar_flatten6_fu_92_reg_n_0_[3]\,
      R => '0'
    );
\indvar_flatten6_fu_92_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_92,
      D => add_ln50_1_fu_171_p2(4),
      Q => \indvar_flatten6_fu_92_reg_n_0_[4]\,
      R => '0'
    );
\indvar_flatten6_fu_92_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_92,
      D => add_ln50_1_fu_171_p2(5),
      Q => \indvar_flatten6_fu_92_reg_n_0_[5]\,
      R => '0'
    );
\indvar_flatten6_fu_92_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_92,
      D => add_ln50_1_fu_171_p2(6),
      Q => \indvar_flatten6_fu_92_reg_n_0_[6]\,
      R => '0'
    );
\indvar_flatten6_fu_92_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_92,
      D => add_ln50_1_fu_171_p2(7),
      Q => \indvar_flatten6_fu_92_reg_n_0_[7]\,
      R => '0'
    );
\indvar_flatten6_fu_92_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_92,
      D => add_ln50_1_fu_171_p2(8),
      Q => \indvar_flatten6_fu_92_reg_n_0_[8]\,
      R => '0'
    );
\indvar_flatten6_fu_92_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_92,
      D => add_ln50_1_fu_171_p2(9),
      Q => \indvar_flatten6_fu_92_reg_n_0_[9]\,
      R => '0'
    );
mem_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => mem_reg_i_13_n_0,
      I2 => zext_ln55_reg_474(0),
      O => din(0)
    );
mem_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAEAEFFFFFFFF"
    )
        port map (
      I0 => mem_reg_i_14_n_0,
      I1 => mem_reg_i_15_n_0,
      I2 => mem_reg_i_16_n_0,
      I3 => mem_reg_i_17_n_0,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_2_n_0\,
      O => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_WVALID
    );
mem_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00101111FFFFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => \^ap_enable_reg_pp0_iter2\,
      I3 => gmem1_BVALID,
      I4 => \^q\(0),
      I5 => \^ap_enable_reg_pp0_iter1\,
      O => mem_reg_i_13_n_0
    );
mem_reg_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => gmem1_BVALID,
      I2 => \^ap_enable_reg_pp0_iter3\,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      O => mem_reg_i_14_n_0
    );
mem_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2\,
      I1 => gmem1_BVALID,
      I2 => \^q\(0),
      O => mem_reg_i_15_n_0
    );
mem_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => gmem1_WREADY,
      O => mem_reg_i_16_n_0
    );
mem_reg_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFFFEF"
    )
        port map (
      I0 => \^icmp_ln50_reg_411_reg[0]_0\,
      I1 => gmem1_AWREADY,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => \icmp_ln50_reg_411_reg[0]_2\,
      O => mem_reg_i_17_n_0
    );
mem_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(7),
      I1 => mem_reg_i_13_n_0,
      I2 => zext_ln55_reg_474(7),
      O => din(7)
    );
mem_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(6),
      I1 => mem_reg_i_13_n_0,
      I2 => zext_ln55_reg_474(6),
      O => din(6)
    );
mem_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(5),
      I1 => mem_reg_i_13_n_0,
      I2 => zext_ln55_reg_474(5),
      O => din(5)
    );
mem_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(4),
      I1 => mem_reg_i_13_n_0,
      I2 => zext_ln55_reg_474(4),
      O => din(4)
    );
mem_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(3),
      I1 => mem_reg_i_13_n_0,
      I2 => zext_ln55_reg_474(3),
      O => din(3)
    );
mem_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(2),
      I1 => mem_reg_i_13_n_0,
      I2 => zext_ln55_reg_474(2),
      O => din(2)
    );
mem_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(1),
      I1 => mem_reg_i_13_n_0,
      I2 => zext_ln55_reg_474(1),
      O => din(1)
    );
ram_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_max_pool_image_temp_address0(4),
      I1 => ram_reg(1),
      I2 => ram_reg_0(4),
      O => ADDRARDADDR(4)
    );
ram_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_max_pool_image_temp_address0(3),
      I1 => ram_reg(1),
      I2 => ram_reg_0(3),
      O => ADDRARDADDR(3)
    );
ram_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_max_pool_image_temp_address0(2),
      I1 => ram_reg(1),
      I2 => ram_reg_0(2),
      O => ADDRARDADDR(2)
    );
ram_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_max_pool_image_temp_address0(1),
      I1 => ram_reg(1),
      I2 => ram_reg_0(1),
      O => ADDRARDADDR(1)
    );
ram_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_max_pool_image_temp_address0(0),
      I1 => ram_reg(1),
      I2 => ram_reg_0(0),
      O => ADDRARDADDR(0)
    );
ram_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF47"
    )
        port map (
      I0 => \icmp_ln50_reg_411_reg[0]_2\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => gmem1_AWREADY,
      I4 => \^icmp_ln50_reg_411_reg[0]_0\,
      I5 => flow_control_loop_pipe_sequential_init_U_n_1,
      O => \^ap_enable_reg_pp0_iter10\
    );
ram_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_max_pool_image_temp_address0(11),
      I1 => ram_reg(1),
      I2 => ram_reg_0(11),
      O => ADDRARDADDR(11)
    );
ram_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_max_pool_image_temp_address0(10),
      I1 => ram_reg(1),
      I2 => ram_reg_0(10),
      O => ADDRARDADDR(10)
    );
ram_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_max_pool_image_temp_address0(9),
      I1 => ram_reg(1),
      I2 => ram_reg_0(9),
      O => ADDRARDADDR(9)
    );
ram_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_max_pool_image_temp_address0(8),
      I1 => ram_reg(1),
      I2 => ram_reg_0(8),
      O => ADDRARDADDR(8)
    );
ram_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_max_pool_image_temp_address0(7),
      I1 => ram_reg(1),
      I2 => ram_reg_0(7),
      O => ADDRARDADDR(7)
    );
ram_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_max_pool_image_temp_address0(6),
      I1 => ram_reg(1),
      I2 => ram_reg_0(6),
      O => ADDRARDADDR(6)
    );
ram_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_max_pool_image_temp_address0(5),
      I1 => ram_reg(1),
      I2 => ram_reg_0(5),
      O => ADDRARDADDR(5)
    );
\row_fu_88[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50440000"
    )
        port map (
      I0 => \^icmp_ln50_reg_411_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \icmp_ln50_reg_411_reg[0]_2\,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => add_ln53_2_reg_4460,
      O => row_fu_880
    );
\row_fu_88_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => row_fu_880,
      D => p_shl_fu_289_p3(9),
      Q => row_fu_88(0),
      R => col_fu_840
    );
\row_fu_88_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => row_fu_880,
      D => p_shl_fu_289_p3(10),
      Q => row_fu_88(1),
      R => col_fu_840
    );
\row_fu_88_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => row_fu_880,
      D => p_shl_fu_289_p3(11),
      Q => row_fu_88(2),
      R => col_fu_840
    );
\row_fu_88_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => row_fu_880,
      D => p_shl_fu_289_p3(12),
      Q => row_fu_88(3),
      R => col_fu_840
    );
\row_fu_88_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => row_fu_880,
      D => p_shl_fu_289_p3(13),
      Q => row_fu_88(4),
      R => col_fu_840
    );
\row_fu_88_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => row_fu_880,
      D => p_shl_fu_289_p3(14),
      Q => row_fu_88(5),
      R => col_fu_840
    );
\select_ln50_1_reg_425_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_9211_out,
      D => select_ln50_1_fu_195_p3(0),
      Q => p_shl_fu_289_p3(9),
      R => '0'
    );
\select_ln50_1_reg_425_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_9211_out,
      D => select_ln50_1_fu_195_p3(1),
      Q => p_shl_fu_289_p3(10),
      R => '0'
    );
\select_ln50_1_reg_425_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_9211_out,
      D => select_ln50_1_fu_195_p3(2),
      Q => p_shl_fu_289_p3(11),
      R => '0'
    );
\select_ln50_1_reg_425_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_9211_out,
      D => select_ln50_1_fu_195_p3(3),
      Q => p_shl_fu_289_p3(12),
      R => '0'
    );
\select_ln50_1_reg_425_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_9211_out,
      D => select_ln50_1_fu_195_p3(4),
      Q => p_shl_fu_289_p3(13),
      R => '0'
    );
\select_ln50_1_reg_425_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_9211_out,
      D => select_ln50_1_fu_195_p3(5),
      Q => p_shl_fu_289_p3(14),
      R => '0'
    );
\select_ln50_reg_436[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000A0A0"
    )
        port map (
      I0 => icmp_ln51_reg_420,
      I1 => gmem1_WREADY,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => gmem1_AWREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      O => \select_ln50_reg_436[5]_i_1_n_0\
    );
\select_ln50_reg_436[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D050"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => gmem1_AWREADY,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => gmem1_WREADY,
      O => add_ln53_2_reg_4460
    );
\select_ln50_reg_436_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => col_load_reg_415(0),
      Q => select_ln50_reg_436(0),
      R => \select_ln50_reg_436[5]_i_1_n_0\
    );
\select_ln50_reg_436_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => col_load_reg_415(1),
      Q => select_ln50_reg_436(1),
      R => \select_ln50_reg_436[5]_i_1_n_0\
    );
\select_ln50_reg_436_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => col_load_reg_415(2),
      Q => select_ln50_reg_436(2),
      R => \select_ln50_reg_436[5]_i_1_n_0\
    );
\select_ln50_reg_436_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => col_load_reg_415(3),
      Q => select_ln50_reg_436(3),
      R => \select_ln50_reg_436[5]_i_1_n_0\
    );
\select_ln50_reg_436_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => col_load_reg_415(4),
      Q => select_ln50_reg_436(4),
      R => \select_ln50_reg_436[5]_i_1_n_0\
    );
\select_ln50_reg_436_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln53_2_reg_4460,
      D => col_load_reg_415(5),
      Q => select_ln50_reg_436(5),
      R => \select_ln50_reg_436[5]_i_1_n_0\
    );
\zext_ln55_reg_474[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D000D0D0"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3\,
      I1 => gmem1_BVALID,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => gmem1_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      O => indvar_flatten6_fu_9211_out
    );
\zext_ln55_reg_474_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_9211_out,
      D => D(0),
      Q => zext_ln55_reg_474(0),
      R => '0'
    );
\zext_ln55_reg_474_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_9211_out,
      D => D(1),
      Q => zext_ln55_reg_474(1),
      R => '0'
    );
\zext_ln55_reg_474_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_9211_out,
      D => D(2),
      Q => zext_ln55_reg_474(2),
      R => '0'
    );
\zext_ln55_reg_474_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_9211_out,
      D => D(3),
      Q => zext_ln55_reg_474(3),
      R => '0'
    );
\zext_ln55_reg_474_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_9211_out,
      D => D(4),
      Q => zext_ln55_reg_474(4),
      R => '0'
    );
\zext_ln55_reg_474_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_9211_out,
      D => D(5),
      Q => zext_ln55_reg_474(5),
      R => '0'
    );
\zext_ln55_reg_474_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_9211_out,
      D => D(6),
      Q => zext_ln55_reg_474(6),
      R => '0'
    );
\zext_ln55_reg_474_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_9211_out,
      D => D(7),
      Q => zext_ln55_reg_474(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6 is
  port (
    we : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln61_reg_374_reg[0]_0\ : out STD_LOGIC;
    min_pool_image_temp_address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    min_pool_image_temp_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 36 downto 0 );
    grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_RREADY : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    gmem_ARREADY : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR : in STD_LOGIC_VECTOR ( 20 downto 0 );
    gmem_RVALID : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \indvar_flatten13_fu_80_reg[0]_0\ : in STD_LOGIC;
    ap_done_cache : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC;
    ap_done_reg1 : in STD_LOGIC;
    reset : in STD_LOGIC;
    \gmem_addr_read_1_reg_435_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln63_2_reg_406_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6 is
  signal add_ln61_1_fu_155_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln62_fu_275_p2 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal add_ln63_1_fu_258_p2 : STD_LOGIC_VECTOR ( 63 downto 7 );
  signal add_ln63_2_fu_211_p2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal add_ln63_2_reg_406 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal add_ln63_2_reg_4060 : STD_LOGIC;
  signal \add_ln63_2_reg_406[3]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln63_2_reg_406[3]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln63_2_reg_406[3]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln63_2_reg_406[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln63_2_reg_406[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln63_2_reg_406[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[51]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[51]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[55]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[55]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[55]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[59]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[59]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[59]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[59]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[63]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[63]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[63]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln63_2_reg_406_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal add_ln63_fu_253_p2 : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal add_ln71_fu_338_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln71_reg_458[11]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln71_reg_458[11]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln71_reg_458[11]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln71_reg_458[11]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln71_reg_458[3]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln71_reg_458[3]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln71_reg_458[3]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln71_reg_458[3]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln71_reg_458[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln71_reg_458[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln71_reg_458[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln71_reg_458[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln71_reg_458_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln71_reg_458_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln71_reg_458_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln71_reg_458_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln71_reg_458_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln71_reg_458_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln71_reg_458_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln71_reg_458_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln71_reg_458_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln71_reg_458_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln71_reg_458_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__0_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm18_out : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__1_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter3_i_1__1_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter4_i_1__0_n_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal \ap_loop_exit_ready_pp0_iter1_reg_i_2__2_n_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
  signal col2_fu_72 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal col2_fu_720 : STD_LOGIC;
  signal col2_fu_72011_out : STD_LOGIC;
  signal col2_load_reg_378 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_2 : STD_LOGIC;
  signal gmem_addr_1_reg_423 : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal gmem_addr_1_reg_4230 : STD_LOGIC;
  signal \gmem_addr_1_reg_423[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423[13]_i_4__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423[13]_i_5__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423[9]_i_4__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[13]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[13]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[13]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[17]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[17]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[17]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[21]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[21]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[21]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[25]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[25]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[25]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[29]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[29]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[29]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[33]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[33]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[33]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[33]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[37]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[37]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[37]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[37]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[41]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[41]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[41]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[41]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[45]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[45]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[45]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[45]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[49]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[49]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[49]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[49]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[53]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[53]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[53]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[53]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[57]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[57]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[57]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[57]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[61]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[61]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[61]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[61]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[63]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[9]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[9]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_1_reg_423_reg[9]_i_1__0_n_3\ : STD_LOGIC;
  signal gmem_addr_read_1_reg_435 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmem_addr_read_1_reg_4350 : STD_LOGIC;
  signal gmem_addr_read_reg_429 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmem_addr_read_reg_4290 : STD_LOGIC;
  signal gmem_addr_reg_417 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \gmem_addr_reg_417[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417[13]_i_4__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417[13]_i_5__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417[9]_i_3__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[13]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[13]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[13]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[17]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[17]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[17]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[21]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[21]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[21]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[25]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[25]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[25]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[29]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[29]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[29]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[33]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[33]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[33]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[33]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[37]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[37]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[37]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[37]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[41]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[41]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[41]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[41]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[45]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[45]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[45]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[45]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[49]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[49]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[49]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[49]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[53]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[53]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[53]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[53]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[57]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[57]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[57]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[57]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[61]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[61]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[61]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[61]_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[63]_i_2__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[9]_i_1__0_n_1\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[9]_i_1__0_n_2\ : STD_LOGIC;
  signal \gmem_addr_reg_417_reg[9]_i_1__0_n_3\ : STD_LOGIC;
  signal icmp_ln61_reg_374_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln61_reg_374_pp0_iter1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal icmp_ln61_reg_374_pp0_iter2_reg : STD_LOGIC;
  signal \icmp_ln61_reg_374_pp0_iter2_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln61_reg_374_reg_n_0_[0]\ : STD_LOGIC;
  signal \icmp_ln62_reg_383[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln62_reg_383_reg_n_0_[0]\ : STD_LOGIC;
  signal indvar_flatten13_fu_80 : STD_LOGIC;
  signal indvar_flatten13_fu_8012_out : STD_LOGIC;
  signal \indvar_flatten13_fu_80[11]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten13_fu_80[11]_i_7_n_0\ : STD_LOGIC;
  signal \indvar_flatten13_fu_80[11]_i_8_n_0\ : STD_LOGIC;
  signal \indvar_flatten13_fu_80_reg_n_0_[0]\ : STD_LOGIC;
  signal \indvar_flatten13_fu_80_reg_n_0_[10]\ : STD_LOGIC;
  signal \indvar_flatten13_fu_80_reg_n_0_[11]\ : STD_LOGIC;
  signal \indvar_flatten13_fu_80_reg_n_0_[1]\ : STD_LOGIC;
  signal \indvar_flatten13_fu_80_reg_n_0_[2]\ : STD_LOGIC;
  signal \indvar_flatten13_fu_80_reg_n_0_[3]\ : STD_LOGIC;
  signal \indvar_flatten13_fu_80_reg_n_0_[4]\ : STD_LOGIC;
  signal \indvar_flatten13_fu_80_reg_n_0_[5]\ : STD_LOGIC;
  signal \indvar_flatten13_fu_80_reg_n_0_[6]\ : STD_LOGIC;
  signal \indvar_flatten13_fu_80_reg_n_0_[7]\ : STD_LOGIC;
  signal \indvar_flatten13_fu_80_reg_n_0_[8]\ : STD_LOGIC;
  signal \indvar_flatten13_fu_80_reg_n_0_[9]\ : STD_LOGIC;
  signal \lshr_ln1_reg_412_pp0_iter2_reg_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \lshr_ln1_reg_412_pp0_iter2_reg_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \lshr_ln1_reg_412_pp0_iter2_reg_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \lshr_ln1_reg_412_pp0_iter2_reg_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \lshr_ln1_reg_412_pp0_iter2_reg_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \lshr_ln1_reg_412_pp0_iter2_reg_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal lshr_ln1_reg_412_pp0_iter3_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal min_val_fu_328_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \min_val_reg_453[7]_i_10_n_0\ : STD_LOGIC;
  signal \min_val_reg_453[7]_i_3_n_0\ : STD_LOGIC;
  signal \min_val_reg_453[7]_i_4_n_0\ : STD_LOGIC;
  signal \min_val_reg_453[7]_i_5_n_0\ : STD_LOGIC;
  signal \min_val_reg_453[7]_i_6_n_0\ : STD_LOGIC;
  signal \min_val_reg_453[7]_i_7_n_0\ : STD_LOGIC;
  signal \min_val_reg_453[7]_i_8_n_0\ : STD_LOGIC;
  signal \min_val_reg_453[7]_i_9_n_0\ : STD_LOGIC;
  signal \min_val_reg_453_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \min_val_reg_453_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \min_val_reg_453_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \min_val_reg_453_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_shl_fu_310_p3 : STD_LOGIC_VECTOR ( 11 downto 6 );
  signal reg_127 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_1270 : STD_LOGIC;
  signal row2_fu_760 : STD_LOGIC;
  signal row2_fu_76_reg : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \select_ln61_1_reg_394[6]_i_2_n_0\ : STD_LOGIC;
  signal select_ln61_reg_389 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \select_ln61_reg_389[1]_i_1_n_0\ : STD_LOGIC;
  signal select_ln66_fu_289_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln66_reg_441 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \select_ln66_reg_441[7]_i_10_n_0\ : STD_LOGIC;
  signal \select_ln66_reg_441[7]_i_3_n_0\ : STD_LOGIC;
  signal \select_ln66_reg_441[7]_i_4_n_0\ : STD_LOGIC;
  signal \select_ln66_reg_441[7]_i_5_n_0\ : STD_LOGIC;
  signal \select_ln66_reg_441[7]_i_6_n_0\ : STD_LOGIC;
  signal \select_ln66_reg_441[7]_i_7_n_0\ : STD_LOGIC;
  signal \select_ln66_reg_441[7]_i_8_n_0\ : STD_LOGIC;
  signal \select_ln66_reg_441[7]_i_9_n_0\ : STD_LOGIC;
  signal \select_ln66_reg_441_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \select_ln66_reg_441_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln66_reg_441_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln66_reg_441_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal select_ln67_fu_300_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln67_reg_447 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \select_ln67_reg_447[7]_i_10_n_0\ : STD_LOGIC;
  signal \select_ln67_reg_447[7]_i_3_n_0\ : STD_LOGIC;
  signal \select_ln67_reg_447[7]_i_4_n_0\ : STD_LOGIC;
  signal \select_ln67_reg_447[7]_i_5_n_0\ : STD_LOGIC;
  signal \select_ln67_reg_447[7]_i_6_n_0\ : STD_LOGIC;
  signal \select_ln67_reg_447[7]_i_7_n_0\ : STD_LOGIC;
  signal \select_ln67_reg_447[7]_i_8_n_0\ : STD_LOGIC;
  signal \select_ln67_reg_447[7]_i_9_n_0\ : STD_LOGIC;
  signal \select_ln67_reg_447_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \select_ln67_reg_447_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \select_ln67_reg_447_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \select_ln67_reg_447_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_5_reg_399_pp0_iter2_reg_reg[0]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_399_pp0_iter2_reg_reg[1]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_399_pp0_iter2_reg_reg[2]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_399_pp0_iter2_reg_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_399_pp0_iter2_reg_reg[4]_srl2_n_0\ : STD_LOGIC;
  signal \tmp_5_reg_399_pp0_iter2_reg_reg[5]_srl2_n_0\ : STD_LOGIC;
  signal tmp_6_fu_231_p3 : STD_LOGIC_VECTOR ( 13 downto 8 );
  signal \NLW_add_ln63_2_reg_406_reg[63]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln71_reg_458_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmem_addr_1_reg_423_reg[63]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmem_addr_1_reg_423_reg[63]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmem_addr_1_reg_423_reg[9]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gmem_addr_reg_417_reg[63]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmem_addr_reg_417_reg[63]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_min_val_reg_453_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln66_reg_441_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_select_ln67_reg_447_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln63_2_reg_406_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln63_2_reg_406_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln63_2_reg_406_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln63_2_reg_406_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln63_2_reg_406_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln63_2_reg_406_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln63_2_reg_406_reg[35]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln63_2_reg_406_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln63_2_reg_406_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln63_2_reg_406_reg[43]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln63_2_reg_406_reg[47]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln63_2_reg_406_reg[51]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln63_2_reg_406_reg[55]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln63_2_reg_406_reg[59]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln63_2_reg_406_reg[63]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln63_2_reg_406_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln71_reg_458_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln71_reg_458_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln71_reg_458_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3__1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2__0\ : label is "soft_lutpair384";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter3_i_1__1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \col2_fu_72[2]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \col2_fu_72[3]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \col2_fu_72[4]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \col2_fu_72[5]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][28]_srl6_i_2\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][29]_srl6_i_2\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][30]_srl6_i_2\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][31]_srl6_i_2\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][32]_srl6_i_2\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][33]_srl6_i_2\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][34]_srl6_i_2\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][35]_srl6_i_2\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][36]_srl6_i_2\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][37]_srl6_i_2\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][38]_srl6_i_2\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][39]_srl6_i_2\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][40]_srl6_i_2\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][41]_srl6_i_2\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][42]_srl6_i_2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][43]_srl6_i_2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][44]_srl6_i_2\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][45]_srl6_i_2\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][46]_srl6_i_2\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][47]_srl6_i_2\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][48]_srl6_i_2\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][49]_srl6_i_2\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][50]_srl6_i_2\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][51]_srl6_i_2\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][52]_srl6_i_2\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][53]_srl6_i_2\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][54]_srl6_i_2\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][55]_srl6_i_2\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][56]_srl6_i_2\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][57]_srl6_i_2\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][58]_srl6_i_2\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][59]_srl6_i_2\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][60]_srl6_i_2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][61]_srl6_i_2\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][62]_srl6_i_2\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[5][63]_srl6_i_2\ : label is "soft_lutpair390";
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[13]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[17]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[21]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[25]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[29]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[33]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[37]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[41]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[45]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[49]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[53]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[57]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[61]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[63]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_423_reg[9]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[13]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[17]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[21]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[25]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[29]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[33]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[37]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[41]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[45]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[49]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[53]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[57]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[61]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[63]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_417_reg[9]_i_1__0\ : label is 35;
  attribute SOFT_HLUTNM of \icmp_ln61_reg_374_pp0_iter2_reg[0]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \icmp_ln62_reg_383[0]_i_2\ : label is "soft_lutpair387";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \lshr_ln1_reg_412_pp0_iter2_reg_reg[0]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110/lshr_ln1_reg_412_pp0_iter2_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \lshr_ln1_reg_412_pp0_iter2_reg_reg[0]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110/lshr_ln1_reg_412_pp0_iter2_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \lshr_ln1_reg_412_pp0_iter2_reg_reg[1]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110/lshr_ln1_reg_412_pp0_iter2_reg_reg ";
  attribute srl_name of \lshr_ln1_reg_412_pp0_iter2_reg_reg[1]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110/lshr_ln1_reg_412_pp0_iter2_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \lshr_ln1_reg_412_pp0_iter2_reg_reg[2]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110/lshr_ln1_reg_412_pp0_iter2_reg_reg ";
  attribute srl_name of \lshr_ln1_reg_412_pp0_iter2_reg_reg[2]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110/lshr_ln1_reg_412_pp0_iter2_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \lshr_ln1_reg_412_pp0_iter2_reg_reg[3]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110/lshr_ln1_reg_412_pp0_iter2_reg_reg ";
  attribute srl_name of \lshr_ln1_reg_412_pp0_iter2_reg_reg[3]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110/lshr_ln1_reg_412_pp0_iter2_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \lshr_ln1_reg_412_pp0_iter2_reg_reg[4]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110/lshr_ln1_reg_412_pp0_iter2_reg_reg ";
  attribute srl_name of \lshr_ln1_reg_412_pp0_iter2_reg_reg[4]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110/lshr_ln1_reg_412_pp0_iter2_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \lshr_ln1_reg_412_pp0_iter2_reg_reg[5]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110/lshr_ln1_reg_412_pp0_iter2_reg_reg ";
  attribute srl_name of \lshr_ln1_reg_412_pp0_iter2_reg_reg[5]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110/lshr_ln1_reg_412_pp0_iter2_reg_reg[5]_srl2 ";
  attribute SOFT_HLUTNM of \min_val_reg_453[0]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \min_val_reg_453[1]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \min_val_reg_453[2]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \min_val_reg_453[3]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \min_val_reg_453[4]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \min_val_reg_453[5]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \min_val_reg_453[6]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \min_val_reg_453[7]_i_1\ : label is "soft_lutpair419";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \min_val_reg_453_reg[7]_i_2\ : label is 11;
  attribute SOFT_HLUTNM of \select_ln61_1_reg_394[2]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \select_ln61_1_reg_394[3]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \select_ln61_1_reg_394[4]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \select_ln61_1_reg_394[6]_i_2\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \select_ln66_reg_441[0]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \select_ln66_reg_441[1]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \select_ln66_reg_441[2]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \select_ln66_reg_441[3]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \select_ln66_reg_441[4]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \select_ln66_reg_441[5]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \select_ln66_reg_441[6]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \select_ln66_reg_441[7]_i_1\ : label is "soft_lutpair411";
  attribute COMPARATOR_THRESHOLD of \select_ln66_reg_441_reg[7]_i_2\ : label is 11;
  attribute SOFT_HLUTNM of \select_ln67_reg_447[0]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \select_ln67_reg_447[1]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \select_ln67_reg_447[2]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \select_ln67_reg_447[3]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \select_ln67_reg_447[4]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \select_ln67_reg_447[5]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \select_ln67_reg_447[6]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \select_ln67_reg_447[7]_i_1\ : label is "soft_lutpair415";
  attribute COMPARATOR_THRESHOLD of \select_ln67_reg_447_reg[7]_i_2\ : label is 11;
  attribute srl_bus_name of \tmp_5_reg_399_pp0_iter2_reg_reg[0]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110/tmp_5_reg_399_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_5_reg_399_pp0_iter2_reg_reg[0]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110/tmp_5_reg_399_pp0_iter2_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \tmp_5_reg_399_pp0_iter2_reg_reg[1]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110/tmp_5_reg_399_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_5_reg_399_pp0_iter2_reg_reg[1]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110/tmp_5_reg_399_pp0_iter2_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \tmp_5_reg_399_pp0_iter2_reg_reg[2]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110/tmp_5_reg_399_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_5_reg_399_pp0_iter2_reg_reg[2]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110/tmp_5_reg_399_pp0_iter2_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \tmp_5_reg_399_pp0_iter2_reg_reg[3]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110/tmp_5_reg_399_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_5_reg_399_pp0_iter2_reg_reg[3]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110/tmp_5_reg_399_pp0_iter2_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \tmp_5_reg_399_pp0_iter2_reg_reg[4]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110/tmp_5_reg_399_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_5_reg_399_pp0_iter2_reg_reg[4]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110/tmp_5_reg_399_pp0_iter2_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \tmp_5_reg_399_pp0_iter2_reg_reg[5]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110/tmp_5_reg_399_pp0_iter2_reg_reg ";
  attribute srl_name of \tmp_5_reg_399_pp0_iter2_reg_reg[5]_srl2\ : label is "U0/\grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110/tmp_5_reg_399_pp0_iter2_reg_reg[5]_srl2 ";
begin
\add_ln63_2_reg_406[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \icmp_ln62_reg_383_reg_n_0_[0]\,
      I1 => col2_load_reg_378(3),
      I2 => \add_ln63_2_reg_406_reg[63]_0\(3),
      O => \add_ln63_2_reg_406[3]_i_2_n_0\
    );
\add_ln63_2_reg_406[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \icmp_ln62_reg_383_reg_n_0_[0]\,
      I1 => col2_load_reg_378(2),
      I2 => \add_ln63_2_reg_406_reg[63]_0\(2),
      O => \add_ln63_2_reg_406[3]_i_3_n_0\
    );
\add_ln63_2_reg_406[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \icmp_ln62_reg_383_reg_n_0_[0]\,
      I1 => col2_load_reg_378(1),
      I2 => \add_ln63_2_reg_406_reg[63]_0\(1),
      O => \add_ln63_2_reg_406[3]_i_4_n_0\
    );
\add_ln63_2_reg_406[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D000D0D0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => gmem_ARREADY,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => gmem_RVALID,
      I4 => ap_enable_reg_pp0_iter3,
      O => add_ln63_2_reg_4060
    );
\add_ln63_2_reg_406[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \icmp_ln62_reg_383_reg_n_0_[0]\,
      I1 => col2_load_reg_378(6),
      I2 => \add_ln63_2_reg_406_reg[63]_0\(6),
      O => \add_ln63_2_reg_406[7]_i_2_n_0\
    );
\add_ln63_2_reg_406[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \icmp_ln62_reg_383_reg_n_0_[0]\,
      I1 => col2_load_reg_378(5),
      I2 => \add_ln63_2_reg_406_reg[63]_0\(5),
      O => \add_ln63_2_reg_406[7]_i_3_n_0\
    );
\add_ln63_2_reg_406[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \icmp_ln62_reg_383_reg_n_0_[0]\,
      I1 => col2_load_reg_378(4),
      I2 => \add_ln63_2_reg_406_reg[63]_0\(4),
      O => \add_ln63_2_reg_406[7]_i_4_n_0\
    );
\add_ln63_2_reg_406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(0),
      Q => add_ln63_2_reg_406(0),
      R => '0'
    );
\add_ln63_2_reg_406_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(10),
      Q => add_ln63_2_reg_406(10),
      R => '0'
    );
\add_ln63_2_reg_406_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(11),
      Q => add_ln63_2_reg_406(11),
      R => '0'
    );
\add_ln63_2_reg_406_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln63_2_reg_406_reg[7]_i_1_n_0\,
      CO(3) => \add_ln63_2_reg_406_reg[11]_i_1_n_0\,
      CO(2) => \add_ln63_2_reg_406_reg[11]_i_1_n_1\,
      CO(1) => \add_ln63_2_reg_406_reg[11]_i_1_n_2\,
      CO(0) => \add_ln63_2_reg_406_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_2_fu_211_p2(11 downto 8),
      S(3 downto 0) => \add_ln63_2_reg_406_reg[63]_0\(11 downto 8)
    );
\add_ln63_2_reg_406_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(12),
      Q => add_ln63_2_reg_406(12),
      R => '0'
    );
\add_ln63_2_reg_406_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(13),
      Q => add_ln63_2_reg_406(13),
      R => '0'
    );
\add_ln63_2_reg_406_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(14),
      Q => add_ln63_2_reg_406(14),
      R => '0'
    );
\add_ln63_2_reg_406_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(15),
      Q => add_ln63_2_reg_406(15),
      R => '0'
    );
\add_ln63_2_reg_406_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln63_2_reg_406_reg[11]_i_1_n_0\,
      CO(3) => \add_ln63_2_reg_406_reg[15]_i_1_n_0\,
      CO(2) => \add_ln63_2_reg_406_reg[15]_i_1_n_1\,
      CO(1) => \add_ln63_2_reg_406_reg[15]_i_1_n_2\,
      CO(0) => \add_ln63_2_reg_406_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_2_fu_211_p2(15 downto 12),
      S(3 downto 0) => \add_ln63_2_reg_406_reg[63]_0\(15 downto 12)
    );
\add_ln63_2_reg_406_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(16),
      Q => add_ln63_2_reg_406(16),
      R => '0'
    );
\add_ln63_2_reg_406_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(17),
      Q => add_ln63_2_reg_406(17),
      R => '0'
    );
\add_ln63_2_reg_406_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(18),
      Q => add_ln63_2_reg_406(18),
      R => '0'
    );
\add_ln63_2_reg_406_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(19),
      Q => add_ln63_2_reg_406(19),
      R => '0'
    );
\add_ln63_2_reg_406_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln63_2_reg_406_reg[15]_i_1_n_0\,
      CO(3) => \add_ln63_2_reg_406_reg[19]_i_1_n_0\,
      CO(2) => \add_ln63_2_reg_406_reg[19]_i_1_n_1\,
      CO(1) => \add_ln63_2_reg_406_reg[19]_i_1_n_2\,
      CO(0) => \add_ln63_2_reg_406_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_2_fu_211_p2(19 downto 16),
      S(3 downto 0) => \add_ln63_2_reg_406_reg[63]_0\(19 downto 16)
    );
\add_ln63_2_reg_406_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(1),
      Q => add_ln63_2_reg_406(1),
      R => '0'
    );
\add_ln63_2_reg_406_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(20),
      Q => add_ln63_2_reg_406(20),
      R => '0'
    );
\add_ln63_2_reg_406_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(21),
      Q => add_ln63_2_reg_406(21),
      R => '0'
    );
\add_ln63_2_reg_406_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(22),
      Q => add_ln63_2_reg_406(22),
      R => '0'
    );
\add_ln63_2_reg_406_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(23),
      Q => add_ln63_2_reg_406(23),
      R => '0'
    );
\add_ln63_2_reg_406_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln63_2_reg_406_reg[19]_i_1_n_0\,
      CO(3) => \add_ln63_2_reg_406_reg[23]_i_1_n_0\,
      CO(2) => \add_ln63_2_reg_406_reg[23]_i_1_n_1\,
      CO(1) => \add_ln63_2_reg_406_reg[23]_i_1_n_2\,
      CO(0) => \add_ln63_2_reg_406_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_2_fu_211_p2(23 downto 20),
      S(3 downto 0) => \add_ln63_2_reg_406_reg[63]_0\(23 downto 20)
    );
\add_ln63_2_reg_406_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(24),
      Q => add_ln63_2_reg_406(24),
      R => '0'
    );
\add_ln63_2_reg_406_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(25),
      Q => add_ln63_2_reg_406(25),
      R => '0'
    );
\add_ln63_2_reg_406_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(26),
      Q => add_ln63_2_reg_406(26),
      R => '0'
    );
\add_ln63_2_reg_406_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(27),
      Q => add_ln63_2_reg_406(27),
      R => '0'
    );
\add_ln63_2_reg_406_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln63_2_reg_406_reg[23]_i_1_n_0\,
      CO(3) => \add_ln63_2_reg_406_reg[27]_i_1_n_0\,
      CO(2) => \add_ln63_2_reg_406_reg[27]_i_1_n_1\,
      CO(1) => \add_ln63_2_reg_406_reg[27]_i_1_n_2\,
      CO(0) => \add_ln63_2_reg_406_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_2_fu_211_p2(27 downto 24),
      S(3 downto 0) => \add_ln63_2_reg_406_reg[63]_0\(27 downto 24)
    );
\add_ln63_2_reg_406_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(28),
      Q => add_ln63_2_reg_406(28),
      R => '0'
    );
\add_ln63_2_reg_406_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(29),
      Q => add_ln63_2_reg_406(29),
      R => '0'
    );
\add_ln63_2_reg_406_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(2),
      Q => add_ln63_2_reg_406(2),
      R => '0'
    );
\add_ln63_2_reg_406_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(30),
      Q => add_ln63_2_reg_406(30),
      R => '0'
    );
\add_ln63_2_reg_406_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(31),
      Q => add_ln63_2_reg_406(31),
      R => '0'
    );
\add_ln63_2_reg_406_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln63_2_reg_406_reg[27]_i_1_n_0\,
      CO(3) => \add_ln63_2_reg_406_reg[31]_i_1_n_0\,
      CO(2) => \add_ln63_2_reg_406_reg[31]_i_1_n_1\,
      CO(1) => \add_ln63_2_reg_406_reg[31]_i_1_n_2\,
      CO(0) => \add_ln63_2_reg_406_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_2_fu_211_p2(31 downto 28),
      S(3 downto 0) => \add_ln63_2_reg_406_reg[63]_0\(31 downto 28)
    );
\add_ln63_2_reg_406_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(32),
      Q => add_ln63_2_reg_406(32),
      R => '0'
    );
\add_ln63_2_reg_406_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(33),
      Q => add_ln63_2_reg_406(33),
      R => '0'
    );
\add_ln63_2_reg_406_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(34),
      Q => add_ln63_2_reg_406(34),
      R => '0'
    );
\add_ln63_2_reg_406_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(35),
      Q => add_ln63_2_reg_406(35),
      R => '0'
    );
\add_ln63_2_reg_406_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln63_2_reg_406_reg[31]_i_1_n_0\,
      CO(3) => \add_ln63_2_reg_406_reg[35]_i_1_n_0\,
      CO(2) => \add_ln63_2_reg_406_reg[35]_i_1_n_1\,
      CO(1) => \add_ln63_2_reg_406_reg[35]_i_1_n_2\,
      CO(0) => \add_ln63_2_reg_406_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_2_fu_211_p2(35 downto 32),
      S(3 downto 0) => \add_ln63_2_reg_406_reg[63]_0\(35 downto 32)
    );
\add_ln63_2_reg_406_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(36),
      Q => add_ln63_2_reg_406(36),
      R => '0'
    );
\add_ln63_2_reg_406_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(37),
      Q => add_ln63_2_reg_406(37),
      R => '0'
    );
\add_ln63_2_reg_406_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(38),
      Q => add_ln63_2_reg_406(38),
      R => '0'
    );
\add_ln63_2_reg_406_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(39),
      Q => add_ln63_2_reg_406(39),
      R => '0'
    );
\add_ln63_2_reg_406_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln63_2_reg_406_reg[35]_i_1_n_0\,
      CO(3) => \add_ln63_2_reg_406_reg[39]_i_1_n_0\,
      CO(2) => \add_ln63_2_reg_406_reg[39]_i_1_n_1\,
      CO(1) => \add_ln63_2_reg_406_reg[39]_i_1_n_2\,
      CO(0) => \add_ln63_2_reg_406_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_2_fu_211_p2(39 downto 36),
      S(3 downto 0) => \add_ln63_2_reg_406_reg[63]_0\(39 downto 36)
    );
\add_ln63_2_reg_406_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(3),
      Q => add_ln63_2_reg_406(3),
      R => '0'
    );
\add_ln63_2_reg_406_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln63_2_reg_406_reg[3]_i_1_n_0\,
      CO(2) => \add_ln63_2_reg_406_reg[3]_i_1_n_1\,
      CO(1) => \add_ln63_2_reg_406_reg[3]_i_1_n_2\,
      CO(0) => \add_ln63_2_reg_406_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \add_ln63_2_reg_406_reg[63]_0\(3 downto 0),
      O(3 downto 0) => add_ln63_2_fu_211_p2(3 downto 0),
      S(3) => \add_ln63_2_reg_406[3]_i_2_n_0\,
      S(2) => \add_ln63_2_reg_406[3]_i_3_n_0\,
      S(1) => \add_ln63_2_reg_406[3]_i_4_n_0\,
      S(0) => \add_ln63_2_reg_406_reg[63]_0\(0)
    );
\add_ln63_2_reg_406_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(40),
      Q => add_ln63_2_reg_406(40),
      R => '0'
    );
\add_ln63_2_reg_406_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(41),
      Q => add_ln63_2_reg_406(41),
      R => '0'
    );
\add_ln63_2_reg_406_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(42),
      Q => add_ln63_2_reg_406(42),
      R => '0'
    );
\add_ln63_2_reg_406_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(43),
      Q => add_ln63_2_reg_406(43),
      R => '0'
    );
\add_ln63_2_reg_406_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln63_2_reg_406_reg[39]_i_1_n_0\,
      CO(3) => \add_ln63_2_reg_406_reg[43]_i_1_n_0\,
      CO(2) => \add_ln63_2_reg_406_reg[43]_i_1_n_1\,
      CO(1) => \add_ln63_2_reg_406_reg[43]_i_1_n_2\,
      CO(0) => \add_ln63_2_reg_406_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_2_fu_211_p2(43 downto 40),
      S(3 downto 0) => \add_ln63_2_reg_406_reg[63]_0\(43 downto 40)
    );
\add_ln63_2_reg_406_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(44),
      Q => add_ln63_2_reg_406(44),
      R => '0'
    );
\add_ln63_2_reg_406_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(45),
      Q => add_ln63_2_reg_406(45),
      R => '0'
    );
\add_ln63_2_reg_406_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(46),
      Q => add_ln63_2_reg_406(46),
      R => '0'
    );
\add_ln63_2_reg_406_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(47),
      Q => add_ln63_2_reg_406(47),
      R => '0'
    );
\add_ln63_2_reg_406_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln63_2_reg_406_reg[43]_i_1_n_0\,
      CO(3) => \add_ln63_2_reg_406_reg[47]_i_1_n_0\,
      CO(2) => \add_ln63_2_reg_406_reg[47]_i_1_n_1\,
      CO(1) => \add_ln63_2_reg_406_reg[47]_i_1_n_2\,
      CO(0) => \add_ln63_2_reg_406_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_2_fu_211_p2(47 downto 44),
      S(3 downto 0) => \add_ln63_2_reg_406_reg[63]_0\(47 downto 44)
    );
\add_ln63_2_reg_406_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(48),
      Q => add_ln63_2_reg_406(48),
      R => '0'
    );
\add_ln63_2_reg_406_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(49),
      Q => add_ln63_2_reg_406(49),
      R => '0'
    );
\add_ln63_2_reg_406_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(4),
      Q => add_ln63_2_reg_406(4),
      R => '0'
    );
\add_ln63_2_reg_406_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(50),
      Q => add_ln63_2_reg_406(50),
      R => '0'
    );
\add_ln63_2_reg_406_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(51),
      Q => add_ln63_2_reg_406(51),
      R => '0'
    );
\add_ln63_2_reg_406_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln63_2_reg_406_reg[47]_i_1_n_0\,
      CO(3) => \add_ln63_2_reg_406_reg[51]_i_1_n_0\,
      CO(2) => \add_ln63_2_reg_406_reg[51]_i_1_n_1\,
      CO(1) => \add_ln63_2_reg_406_reg[51]_i_1_n_2\,
      CO(0) => \add_ln63_2_reg_406_reg[51]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_2_fu_211_p2(51 downto 48),
      S(3 downto 0) => \add_ln63_2_reg_406_reg[63]_0\(51 downto 48)
    );
\add_ln63_2_reg_406_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(52),
      Q => add_ln63_2_reg_406(52),
      R => '0'
    );
\add_ln63_2_reg_406_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(53),
      Q => add_ln63_2_reg_406(53),
      R => '0'
    );
\add_ln63_2_reg_406_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(54),
      Q => add_ln63_2_reg_406(54),
      R => '0'
    );
\add_ln63_2_reg_406_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(55),
      Q => add_ln63_2_reg_406(55),
      R => '0'
    );
\add_ln63_2_reg_406_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln63_2_reg_406_reg[51]_i_1_n_0\,
      CO(3) => \add_ln63_2_reg_406_reg[55]_i_1_n_0\,
      CO(2) => \add_ln63_2_reg_406_reg[55]_i_1_n_1\,
      CO(1) => \add_ln63_2_reg_406_reg[55]_i_1_n_2\,
      CO(0) => \add_ln63_2_reg_406_reg[55]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_2_fu_211_p2(55 downto 52),
      S(3 downto 0) => \add_ln63_2_reg_406_reg[63]_0\(55 downto 52)
    );
\add_ln63_2_reg_406_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(56),
      Q => add_ln63_2_reg_406(56),
      R => '0'
    );
\add_ln63_2_reg_406_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(57),
      Q => add_ln63_2_reg_406(57),
      R => '0'
    );
\add_ln63_2_reg_406_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(58),
      Q => add_ln63_2_reg_406(58),
      R => '0'
    );
\add_ln63_2_reg_406_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(59),
      Q => add_ln63_2_reg_406(59),
      R => '0'
    );
\add_ln63_2_reg_406_reg[59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln63_2_reg_406_reg[55]_i_1_n_0\,
      CO(3) => \add_ln63_2_reg_406_reg[59]_i_1_n_0\,
      CO(2) => \add_ln63_2_reg_406_reg[59]_i_1_n_1\,
      CO(1) => \add_ln63_2_reg_406_reg[59]_i_1_n_2\,
      CO(0) => \add_ln63_2_reg_406_reg[59]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_2_fu_211_p2(59 downto 56),
      S(3 downto 0) => \add_ln63_2_reg_406_reg[63]_0\(59 downto 56)
    );
\add_ln63_2_reg_406_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(5),
      Q => add_ln63_2_reg_406(5),
      R => '0'
    );
\add_ln63_2_reg_406_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(60),
      Q => add_ln63_2_reg_406(60),
      R => '0'
    );
\add_ln63_2_reg_406_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(61),
      Q => add_ln63_2_reg_406(61),
      R => '0'
    );
\add_ln63_2_reg_406_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(62),
      Q => add_ln63_2_reg_406(62),
      R => '0'
    );
\add_ln63_2_reg_406_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(63),
      Q => add_ln63_2_reg_406(63),
      R => '0'
    );
\add_ln63_2_reg_406_reg[63]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln63_2_reg_406_reg[59]_i_1_n_0\,
      CO(3) => \NLW_add_ln63_2_reg_406_reg[63]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln63_2_reg_406_reg[63]_i_2_n_1\,
      CO(1) => \add_ln63_2_reg_406_reg[63]_i_2_n_2\,
      CO(0) => \add_ln63_2_reg_406_reg[63]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_2_fu_211_p2(63 downto 60),
      S(3 downto 0) => \add_ln63_2_reg_406_reg[63]_0\(63 downto 60)
    );
\add_ln63_2_reg_406_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(6),
      Q => add_ln63_2_reg_406(6),
      R => '0'
    );
\add_ln63_2_reg_406_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(7),
      Q => add_ln63_2_reg_406(7),
      R => '0'
    );
\add_ln63_2_reg_406_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln63_2_reg_406_reg[3]_i_1_n_0\,
      CO(3) => \add_ln63_2_reg_406_reg[7]_i_1_n_0\,
      CO(2) => \add_ln63_2_reg_406_reg[7]_i_1_n_1\,
      CO(1) => \add_ln63_2_reg_406_reg[7]_i_1_n_2\,
      CO(0) => \add_ln63_2_reg_406_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \add_ln63_2_reg_406_reg[63]_0\(6 downto 4),
      O(3 downto 0) => add_ln63_2_fu_211_p2(7 downto 4),
      S(3) => \add_ln63_2_reg_406_reg[63]_0\(7),
      S(2) => \add_ln63_2_reg_406[7]_i_2_n_0\,
      S(1) => \add_ln63_2_reg_406[7]_i_3_n_0\,
      S(0) => \add_ln63_2_reg_406[7]_i_4_n_0\
    );
\add_ln63_2_reg_406_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(8),
      Q => add_ln63_2_reg_406(8),
      R => '0'
    );
\add_ln63_2_reg_406_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => add_ln63_2_fu_211_p2(9),
      Q => add_ln63_2_reg_406(9),
      R => '0'
    );
\add_ln71_reg_458[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0B000B0B0B0B0"
    )
        port map (
      I0 => gmem_RVALID,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => \icmp_ln61_reg_374_reg_n_0_[0]\,
      I4 => gmem_ARREADY,
      I5 => ap_enable_reg_pp0_iter0,
      O => ap_enable_reg_pp0_iter10
    );
\add_ln71_reg_458[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_310_p3(11),
      O => \add_ln71_reg_458[11]_i_3_n_0\
    );
\add_ln71_reg_458[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_310_p3(10),
      O => \add_ln71_reg_458[11]_i_4_n_0\
    );
\add_ln71_reg_458[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_310_p3(9),
      O => \add_ln71_reg_458[11]_i_5_n_0\
    );
\add_ln71_reg_458[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_310_p3(8),
      O => \add_ln71_reg_458[11]_i_6_n_0\
    );
\add_ln71_reg_458[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => lshr_ln1_reg_412_pp0_iter3_reg(3),
      I1 => p_shl_fu_310_p3(9),
      O => \add_ln71_reg_458[3]_i_2_n_0\
    );
\add_ln71_reg_458[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => lshr_ln1_reg_412_pp0_iter3_reg(2),
      I1 => p_shl_fu_310_p3(8),
      O => \add_ln71_reg_458[3]_i_3_n_0\
    );
\add_ln71_reg_458[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => lshr_ln1_reg_412_pp0_iter3_reg(1),
      I1 => p_shl_fu_310_p3(7),
      O => \add_ln71_reg_458[3]_i_4_n_0\
    );
\add_ln71_reg_458[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => lshr_ln1_reg_412_pp0_iter3_reg(0),
      I1 => p_shl_fu_310_p3(6),
      O => \add_ln71_reg_458[3]_i_5_n_0\
    );
\add_ln71_reg_458[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_310_p3(7),
      O => \add_ln71_reg_458[7]_i_2_n_0\
    );
\add_ln71_reg_458[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_310_p3(6),
      O => \add_ln71_reg_458[7]_i_3_n_0\
    );
\add_ln71_reg_458[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => lshr_ln1_reg_412_pp0_iter3_reg(5),
      I1 => p_shl_fu_310_p3(11),
      O => \add_ln71_reg_458[7]_i_4_n_0\
    );
\add_ln71_reg_458[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => lshr_ln1_reg_412_pp0_iter3_reg(4),
      I1 => p_shl_fu_310_p3(10),
      O => \add_ln71_reg_458[7]_i_5_n_0\
    );
\add_ln71_reg_458_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => add_ln71_fu_338_p2(0),
      Q => min_pool_image_temp_address0(0),
      R => '0'
    );
\add_ln71_reg_458_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => add_ln71_fu_338_p2(10),
      Q => min_pool_image_temp_address0(10),
      R => '0'
    );
\add_ln71_reg_458_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => add_ln71_fu_338_p2(11),
      Q => min_pool_image_temp_address0(11),
      R => '0'
    );
\add_ln71_reg_458_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln71_reg_458_reg[7]_i_1_n_0\,
      CO(3) => \NLW_add_ln71_reg_458_reg[11]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln71_reg_458_reg[11]_i_2_n_1\,
      CO(1) => \add_ln71_reg_458_reg[11]_i_2_n_2\,
      CO(0) => \add_ln71_reg_458_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_shl_fu_310_p3(10 downto 8),
      O(3 downto 0) => add_ln71_fu_338_p2(11 downto 8),
      S(3) => \add_ln71_reg_458[11]_i_3_n_0\,
      S(2) => \add_ln71_reg_458[11]_i_4_n_0\,
      S(1) => \add_ln71_reg_458[11]_i_5_n_0\,
      S(0) => \add_ln71_reg_458[11]_i_6_n_0\
    );
\add_ln71_reg_458_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => add_ln71_fu_338_p2(1),
      Q => min_pool_image_temp_address0(1),
      R => '0'
    );
\add_ln71_reg_458_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => add_ln71_fu_338_p2(2),
      Q => min_pool_image_temp_address0(2),
      R => '0'
    );
\add_ln71_reg_458_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => add_ln71_fu_338_p2(3),
      Q => min_pool_image_temp_address0(3),
      R => '0'
    );
\add_ln71_reg_458_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln71_reg_458_reg[3]_i_1_n_0\,
      CO(2) => \add_ln71_reg_458_reg[3]_i_1_n_1\,
      CO(1) => \add_ln71_reg_458_reg[3]_i_1_n_2\,
      CO(0) => \add_ln71_reg_458_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => lshr_ln1_reg_412_pp0_iter3_reg(3 downto 0),
      O(3 downto 0) => add_ln71_fu_338_p2(3 downto 0),
      S(3) => \add_ln71_reg_458[3]_i_2_n_0\,
      S(2) => \add_ln71_reg_458[3]_i_3_n_0\,
      S(1) => \add_ln71_reg_458[3]_i_4_n_0\,
      S(0) => \add_ln71_reg_458[3]_i_5_n_0\
    );
\add_ln71_reg_458_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => add_ln71_fu_338_p2(4),
      Q => min_pool_image_temp_address0(4),
      R => '0'
    );
\add_ln71_reg_458_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => add_ln71_fu_338_p2(5),
      Q => min_pool_image_temp_address0(5),
      R => '0'
    );
\add_ln71_reg_458_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => add_ln71_fu_338_p2(6),
      Q => min_pool_image_temp_address0(6),
      R => '0'
    );
\add_ln71_reg_458_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => add_ln71_fu_338_p2(7),
      Q => min_pool_image_temp_address0(7),
      R => '0'
    );
\add_ln71_reg_458_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln71_reg_458_reg[3]_i_1_n_0\,
      CO(3) => \add_ln71_reg_458_reg[7]_i_1_n_0\,
      CO(2) => \add_ln71_reg_458_reg[7]_i_1_n_1\,
      CO(1) => \add_ln71_reg_458_reg[7]_i_1_n_2\,
      CO(0) => \add_ln71_reg_458_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => p_shl_fu_310_p3(7 downto 6),
      DI(1 downto 0) => lshr_ln1_reg_412_pp0_iter3_reg(5 downto 4),
      O(3 downto 0) => add_ln71_fu_338_p2(7 downto 4),
      S(3) => \add_ln71_reg_458[7]_i_2_n_0\,
      S(2) => \add_ln71_reg_458[7]_i_3_n_0\,
      S(1) => \add_ln71_reg_458[7]_i_4_n_0\,
      S(0) => \add_ln71_reg_458[7]_i_5_n_0\
    );
\add_ln71_reg_458_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => add_ln71_fu_338_p2(8),
      Q => min_pool_image_temp_address0(8),
      R => '0'
    );
\add_ln71_reg_458_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => add_ln71_fu_338_p2(9),
      Q => min_pool_image_temp_address0(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter10,
      I1 => \ap_CS_fsm[0]_i_2__1_n_0\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C440C0C44440000"
    )
        port map (
      I0 => gmem_RVALID,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => \indvar_flatten13_fu_80_reg[0]_0\,
      I3 => icmp_ln61_reg_374_pp0_iter2_reg,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => \ap_CS_fsm[1]_i_3__1_n_0\,
      O => \ap_CS_fsm[0]_i_2__1_n_0\
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFBAAAAAAEAAA"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__1_n_0\,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => gmem_RVALID,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => icmp_ln61_reg_374_pp0_iter2_reg,
      I5 => \indvar_flatten13_fu_80_reg[0]_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F040FF4040"
    )
        port map (
      I0 => gmem_ARREADY,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \ap_CS_fsm[1]_i_3__1_n_0\,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => \icmp_ln62_reg_383[0]_i_2_n_0\,
      O => \ap_CS_fsm[1]_i_2__1_n_0\
    );
\ap_CS_fsm[1]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm[1]_i_3__1_n_0\
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB080808FB08FB08"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => gmem_RVALID,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => gmem_ARREADY,
      I5 => ap_enable_reg_pp0_iter1,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBB8A8A8A8A8A"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => gmem_RVALID,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \ap_CS_fsm[3]_i_2__0_n_0\,
      I5 => ap_CS_fsm_pp0_stage3,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => \indvar_flatten13_fu_80_reg[0]_0\,
      I3 => gmem_ARREADY,
      I4 => \icmp_ln61_reg_374_reg_n_0_[0]\,
      O => \ap_CS_fsm[3]_i_2__0_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => reset
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => reset
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage2,
      R => reset
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage3,
      R => reset
    );
\ap_enable_reg_pp0_iter0_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \indvar_flatten13_fu_80_reg[0]_0\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => ap_enable_reg_pp0_iter0
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => reset
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008A808A808A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter10,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln61_reg_374_reg_n_0_[0]\,
      I5 => flow_control_loop_pipe_sequential_init_U_n_17,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter10,
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter2,
      R => reset
    );
\ap_enable_reg_pp0_iter3_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_enable_reg_pp0_iter10,
      I2 => ap_enable_reg_pp0_iter3,
      O => \ap_enable_reg_pp0_iter3_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter3_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter3,
      R => reset
    );
\ap_enable_reg_pp0_iter4_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00AA2288008800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter10,
      I2 => gmem_RVALID,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter4,
      O => \ap_enable_reg_pp0_iter4_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter4_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter4,
      R => '0'
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => gmem_addr_read_1_reg_4350,
      I1 => \indvar_flatten13_fu_80_reg[0]_0\,
      I2 => icmp_ln61_reg_374_pp0_iter2_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_enable_reg_pp0_iter1,
      O => ap_NS_fsm18_out
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => gmem_RVALID,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \icmp_ln61_reg_374_reg_n_0_[0]\,
      O => \ap_loop_exit_ready_pp0_iter1_reg_i_2__2_n_0\
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => \ap_loop_exit_ready_pp0_iter1_reg_i_2__2_n_0\,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => ap_NS_fsm18_out
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => ap_loop_exit_ready_pp0_iter1_reg,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => ap_NS_fsm18_out
    );
ap_loop_exit_ready_pp0_iter3_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => ap_loop_exit_ready_pp0_iter2_reg,
      Q => ap_loop_exit_ready_pp0_iter3_reg,
      R => ap_NS_fsm18_out
    );
\bus_wide_gen.data_buf[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4000"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__0_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => gmem_RVALID,
      I4 => reg_1270,
      I5 => gmem_addr_read_1_reg_4350,
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_RREADY
    );
\col2_fu_72[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => select_ln61_reg_389(1),
      O => add_ln62_fu_275_p2(1)
    );
\col2_fu_72[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln61_reg_389(1),
      I1 => select_ln61_reg_389(2),
      O => add_ln62_fu_275_p2(2)
    );
\col2_fu_72[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => select_ln61_reg_389(1),
      I1 => select_ln61_reg_389(2),
      I2 => select_ln61_reg_389(3),
      O => add_ln62_fu_275_p2(3)
    );
\col2_fu_72[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => select_ln61_reg_389(2),
      I1 => select_ln61_reg_389(1),
      I2 => select_ln61_reg_389(3),
      I3 => select_ln61_reg_389(4),
      O => add_ln62_fu_275_p2(4)
    );
\col2_fu_72[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => select_ln61_reg_389(3),
      I1 => select_ln61_reg_389(1),
      I2 => select_ln61_reg_389(2),
      I3 => select_ln61_reg_389(4),
      I4 => select_ln61_reg_389(5),
      O => add_ln62_fu_275_p2(5)
    );
\col2_fu_72[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A2000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => gmem_RVALID,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => gmem_ARREADY,
      I5 => \icmp_ln61_reg_374_reg_n_0_[0]\,
      O => col2_fu_72011_out
    );
\col2_fu_72[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => select_ln61_reg_389(4),
      I1 => select_ln61_reg_389(2),
      I2 => select_ln61_reg_389(1),
      I3 => select_ln61_reg_389(3),
      I4 => select_ln61_reg_389(5),
      I5 => select_ln61_reg_389(6),
      O => add_ln62_fu_275_p2(6)
    );
\col2_fu_72_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => col2_fu_72011_out,
      D => add_ln62_fu_275_p2(1),
      Q => col2_fu_72(1),
      R => col2_fu_720
    );
\col2_fu_72_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => col2_fu_72011_out,
      D => add_ln62_fu_275_p2(2),
      Q => col2_fu_72(2),
      R => col2_fu_720
    );
\col2_fu_72_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => col2_fu_72011_out,
      D => add_ln62_fu_275_p2(3),
      Q => col2_fu_72(3),
      R => col2_fu_720
    );
\col2_fu_72_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => col2_fu_72011_out,
      D => add_ln62_fu_275_p2(4),
      Q => col2_fu_72(4),
      R => col2_fu_720
    );
\col2_fu_72_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => col2_fu_72011_out,
      D => add_ln62_fu_275_p2(5),
      Q => col2_fu_72(5),
      R => col2_fu_720
    );
\col2_fu_72_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => col2_fu_72011_out,
      D => add_ln62_fu_275_p2(6),
      Q => col2_fu_72(6),
      R => col2_fu_720
    );
\col2_load_reg_378[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => gmem_RVALID,
      O => indvar_flatten13_fu_8012_out
    );
\col2_load_reg_378_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_8012_out,
      D => col2_fu_72(1),
      Q => col2_load_reg_378(1),
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\col2_load_reg_378_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_8012_out,
      D => col2_fu_72(2),
      Q => col2_load_reg_378(2),
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\col2_load_reg_378_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_8012_out,
      D => col2_fu_72(3),
      Q => col2_load_reg_378(3),
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\col2_load_reg_378_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_8012_out,
      D => col2_fu_72(4),
      Q => col2_load_reg_378(4),
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\col2_load_reg_378_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_8012_out,
      D => col2_fu_72(5),
      Q => col2_load_reg_378(5),
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\col2_load_reg_378_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_8012_out,
      D => col2_fu_72(6),
      Q => col2_load_reg_378(6),
      R => flow_control_loop_pipe_sequential_init_U_n_2
    );
\fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA00A8A8A808"
    )
        port map (
      I0 => gmem_ARREADY,
      I1 => \fifo_depth_gt1_gen.dout_reg[0]\,
      I2 => Q(1),
      I3 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I4 => col2_fu_72011_out,
      I5 => Q(0),
      O => we
    );
\fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAB8"
    )
        port map (
      I0 => gmem_addr_reg_417(0),
      I1 => Q(1),
      I2 => \fifo_depth_gt1_gen.dout_reg[5]\(0),
      I3 => Q(0),
      O => \in\(0)
    );
\fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
        port map (
      I0 => gmem_RVALID,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => gmem_ARREADY,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_enable_reg_pp0_iter1,
      O => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[5][10]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8FFB800"
    )
        port map (
      I0 => gmem_addr_1_reg_423(10),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(10),
      I3 => Q(1),
      I4 => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(4),
      I5 => Q(0),
      O => \in\(10)
    );
\fifo_depth_gt1_gen.mem_reg[5][11]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8FFB800"
    )
        port map (
      I0 => gmem_addr_1_reg_423(11),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(11),
      I3 => Q(1),
      I4 => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(5),
      I5 => Q(0),
      O => \in\(11)
    );
\fifo_depth_gt1_gen.mem_reg[5][12]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8FFB800"
    )
        port map (
      I0 => gmem_addr_1_reg_423(12),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(12),
      I3 => Q(1),
      I4 => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(6),
      I5 => Q(0),
      O => \in\(12)
    );
\fifo_depth_gt1_gen.mem_reg[5][13]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8FFB800"
    )
        port map (
      I0 => gmem_addr_1_reg_423(13),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(13),
      I3 => Q(1),
      I4 => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(7),
      I5 => Q(0),
      O => \in\(13)
    );
\fifo_depth_gt1_gen.mem_reg[5][14]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8FFB800"
    )
        port map (
      I0 => gmem_addr_1_reg_423(14),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(14),
      I3 => Q(1),
      I4 => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(8),
      I5 => Q(0),
      O => \in\(14)
    );
\fifo_depth_gt1_gen.mem_reg[5][15]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8FFB800"
    )
        port map (
      I0 => gmem_addr_1_reg_423(15),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(15),
      I3 => Q(1),
      I4 => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(9),
      I5 => Q(0),
      O => \in\(15)
    );
\fifo_depth_gt1_gen.mem_reg[5][16]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8FFB800"
    )
        port map (
      I0 => gmem_addr_1_reg_423(16),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(16),
      I3 => Q(1),
      I4 => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(10),
      I5 => Q(0),
      O => \in\(16)
    );
\fifo_depth_gt1_gen.mem_reg[5][17]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8FFB800"
    )
        port map (
      I0 => gmem_addr_1_reg_423(17),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(17),
      I3 => Q(1),
      I4 => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(11),
      I5 => Q(0),
      O => \in\(17)
    );
\fifo_depth_gt1_gen.mem_reg[5][18]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8FFB800"
    )
        port map (
      I0 => gmem_addr_1_reg_423(18),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(18),
      I3 => Q(1),
      I4 => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(12),
      I5 => Q(0),
      O => \in\(18)
    );
\fifo_depth_gt1_gen.mem_reg[5][19]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8FFB800"
    )
        port map (
      I0 => gmem_addr_1_reg_423(19),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(19),
      I3 => Q(1),
      I4 => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(13),
      I5 => Q(0),
      O => \in\(19)
    );
\fifo_depth_gt1_gen.mem_reg[5][1]_srl6_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAB8"
    )
        port map (
      I0 => gmem_addr_reg_417(1),
      I1 => Q(1),
      I2 => \fifo_depth_gt1_gen.dout_reg[5]\(1),
      I3 => Q(0),
      O => \in\(1)
    );
\fifo_depth_gt1_gen.mem_reg[5][20]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8FFB800"
    )
        port map (
      I0 => gmem_addr_1_reg_423(20),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(20),
      I3 => Q(1),
      I4 => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(14),
      I5 => Q(0),
      O => \in\(20)
    );
\fifo_depth_gt1_gen.mem_reg[5][21]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8FFB800"
    )
        port map (
      I0 => gmem_addr_1_reg_423(21),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(21),
      I3 => Q(1),
      I4 => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(15),
      I5 => Q(0),
      O => \in\(21)
    );
\fifo_depth_gt1_gen.mem_reg[5][22]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8FFB800"
    )
        port map (
      I0 => gmem_addr_1_reg_423(22),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(22),
      I3 => Q(1),
      I4 => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(16),
      I5 => Q(0),
      O => \in\(22)
    );
\fifo_depth_gt1_gen.mem_reg[5][23]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8FFB800"
    )
        port map (
      I0 => gmem_addr_1_reg_423(23),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(23),
      I3 => Q(1),
      I4 => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(17),
      I5 => Q(0),
      O => \in\(23)
    );
\fifo_depth_gt1_gen.mem_reg[5][24]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8FFB800"
    )
        port map (
      I0 => gmem_addr_1_reg_423(24),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(24),
      I3 => Q(1),
      I4 => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(18),
      I5 => Q(0),
      O => \in\(24)
    );
\fifo_depth_gt1_gen.mem_reg[5][25]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8FFB800"
    )
        port map (
      I0 => gmem_addr_1_reg_423(25),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(25),
      I3 => Q(1),
      I4 => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(19),
      I5 => Q(0),
      O => \in\(25)
    );
\fifo_depth_gt1_gen.mem_reg[5][26]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8FFB800"
    )
        port map (
      I0 => gmem_addr_1_reg_423(26),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(26),
      I3 => Q(1),
      I4 => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(20),
      I5 => Q(0),
      O => \in\(26)
    );
\fifo_depth_gt1_gen.mem_reg[5][27]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(27),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(27),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(0)
    );
\fifo_depth_gt1_gen.mem_reg[5][28]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(28),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(28),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(1)
    );
\fifo_depth_gt1_gen.mem_reg[5][29]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(29),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(29),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(2)
    );
\fifo_depth_gt1_gen.mem_reg[5][2]_srl6_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAB8"
    )
        port map (
      I0 => gmem_addr_reg_417(2),
      I1 => Q(1),
      I2 => \fifo_depth_gt1_gen.dout_reg[5]\(2),
      I3 => Q(0),
      O => \in\(2)
    );
\fifo_depth_gt1_gen.mem_reg[5][30]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(30),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(30),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(3)
    );
\fifo_depth_gt1_gen.mem_reg[5][31]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(31),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(31),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(4)
    );
\fifo_depth_gt1_gen.mem_reg[5][32]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(32),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(32),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(5)
    );
\fifo_depth_gt1_gen.mem_reg[5][33]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(33),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(33),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(6)
    );
\fifo_depth_gt1_gen.mem_reg[5][34]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(34),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(34),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(7)
    );
\fifo_depth_gt1_gen.mem_reg[5][35]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(35),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(35),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(8)
    );
\fifo_depth_gt1_gen.mem_reg[5][36]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(36),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(36),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(9)
    );
\fifo_depth_gt1_gen.mem_reg[5][37]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(37),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(37),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(10)
    );
\fifo_depth_gt1_gen.mem_reg[5][38]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(38),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(38),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(11)
    );
\fifo_depth_gt1_gen.mem_reg[5][39]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(39),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(39),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(12)
    );
\fifo_depth_gt1_gen.mem_reg[5][3]_srl6_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAB8"
    )
        port map (
      I0 => gmem_addr_reg_417(3),
      I1 => Q(1),
      I2 => \fifo_depth_gt1_gen.dout_reg[5]\(3),
      I3 => Q(0),
      O => \in\(3)
    );
\fifo_depth_gt1_gen.mem_reg[5][40]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(40),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(40),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(13)
    );
\fifo_depth_gt1_gen.mem_reg[5][41]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(41),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(41),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(14)
    );
\fifo_depth_gt1_gen.mem_reg[5][42]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(42),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(42),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(15)
    );
\fifo_depth_gt1_gen.mem_reg[5][43]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(43),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(43),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(16)
    );
\fifo_depth_gt1_gen.mem_reg[5][44]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(44),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(44),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(17)
    );
\fifo_depth_gt1_gen.mem_reg[5][45]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(45),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(45),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(18)
    );
\fifo_depth_gt1_gen.mem_reg[5][46]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(46),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(46),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(19)
    );
\fifo_depth_gt1_gen.mem_reg[5][47]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(47),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(47),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(20)
    );
\fifo_depth_gt1_gen.mem_reg[5][48]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(48),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(48),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(21)
    );
\fifo_depth_gt1_gen.mem_reg[5][49]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(49),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(49),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(22)
    );
\fifo_depth_gt1_gen.mem_reg[5][4]_srl6_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAB8"
    )
        port map (
      I0 => gmem_addr_reg_417(4),
      I1 => Q(1),
      I2 => \fifo_depth_gt1_gen.dout_reg[5]\(4),
      I3 => Q(0),
      O => \in\(4)
    );
\fifo_depth_gt1_gen.mem_reg[5][50]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(50),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(50),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(23)
    );
\fifo_depth_gt1_gen.mem_reg[5][51]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(51),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(51),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(24)
    );
\fifo_depth_gt1_gen.mem_reg[5][52]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(52),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(52),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(25)
    );
\fifo_depth_gt1_gen.mem_reg[5][53]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(53),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(53),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(26)
    );
\fifo_depth_gt1_gen.mem_reg[5][54]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(54),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(54),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(27)
    );
\fifo_depth_gt1_gen.mem_reg[5][55]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(55),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(55),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(28)
    );
\fifo_depth_gt1_gen.mem_reg[5][56]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(56),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(56),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(29)
    );
\fifo_depth_gt1_gen.mem_reg[5][57]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(57),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(57),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(30)
    );
\fifo_depth_gt1_gen.mem_reg[5][58]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(58),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(58),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(31)
    );
\fifo_depth_gt1_gen.mem_reg[5][59]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(59),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(59),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(32)
    );
\fifo_depth_gt1_gen.mem_reg[5][5]_srl6_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAB8"
    )
        port map (
      I0 => gmem_addr_reg_417(5),
      I1 => Q(1),
      I2 => \fifo_depth_gt1_gen.dout_reg[5]\(5),
      I3 => Q(0),
      O => \in\(5)
    );
\fifo_depth_gt1_gen.mem_reg[5][60]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(60),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(60),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(33)
    );
\fifo_depth_gt1_gen.mem_reg[5][61]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(61),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(61),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(34)
    );
\fifo_depth_gt1_gen.mem_reg[5][62]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(62),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(62),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(35)
    );
\fifo_depth_gt1_gen.mem_reg[5][63]_srl6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => gmem_addr_1_reg_423(63),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(63),
      O => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(36)
    );
\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8FFB800"
    )
        port map (
      I0 => gmem_addr_1_reg_423(6),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(6),
      I3 => Q(1),
      I4 => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(0),
      I5 => Q(0),
      O => \in\(6)
    );
\fifo_depth_gt1_gen.mem_reg[5][7]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8FFB800"
    )
        port map (
      I0 => gmem_addr_1_reg_423(7),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(7),
      I3 => Q(1),
      I4 => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(1),
      I5 => Q(0),
      O => \in\(7)
    );
\fifo_depth_gt1_gen.mem_reg[5][8]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8FFB800"
    )
        port map (
      I0 => gmem_addr_1_reg_423(8),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(8),
      I3 => Q(1),
      I4 => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(2),
      I5 => Q(0),
      O => \in\(8)
    );
\fifo_depth_gt1_gen.mem_reg[5][9]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8FFB800"
    )
        port map (
      I0 => gmem_addr_1_reg_423(9),
      I1 => \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_4_n_0\,
      I2 => gmem_addr_reg_417(9),
      I3 => Q(1),
      I4 => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(3),
      I5 => Q(0),
      O => \in\(9)
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_flow_control_loop_pipe_sequential_init_1
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => col2_fu_720,
      add_ln61_1_fu_155_p2(11 downto 0) => add_ln61_1_fu_155_p2(11 downto 0),
      \ap_CS_fsm_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_19,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]_0\,
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_reg1 => ap_done_reg1,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_reg => flow_control_loop_pipe_sequential_init_U_n_17,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_loop_exit_ready_pp0_iter3_reg => ap_loop_exit_ready_pp0_iter3_reg,
      ap_loop_init_int_reg_0(1) => ap_CS_fsm_pp0_stage3,
      ap_loop_init_int_reg_0(0) => \ap_CS_fsm_reg_n_0_[0]\,
      ap_rst_n => ap_rst_n,
      gmem_ARREADY => gmem_ARREADY,
      gmem_RVALID => gmem_RVALID,
      grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_2,
      \icmp_ln61_reg_374_reg[0]\ => \icmp_ln61_reg_374_reg_n_0_[0]\,
      \icmp_ln61_reg_374_reg[0]_0\ => \indvar_flatten13_fu_80[11]_i_3_n_0\,
      \icmp_ln62_reg_383_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_15,
      \icmp_ln62_reg_383_reg[0]_0\ => \icmp_ln62_reg_383_reg_n_0_[0]\,
      \icmp_ln62_reg_383_reg[0]_1\ => \icmp_ln62_reg_383[0]_i_2_n_0\,
      \icmp_ln62_reg_383_reg[0]_2\(5 downto 0) => col2_fu_72(6 downto 1),
      indvar_flatten13_fu_80 => indvar_flatten13_fu_80,
      \indvar_flatten13_fu_80_reg[0]\ => \indvar_flatten13_fu_80_reg[0]_0\,
      \indvar_flatten13_fu_80_reg[0]_0\ => \indvar_flatten13_fu_80_reg_n_0_[0]\,
      \indvar_flatten13_fu_80_reg[11]\ => \indvar_flatten13_fu_80_reg_n_0_[9]\,
      \indvar_flatten13_fu_80_reg[11]_0\ => \indvar_flatten13_fu_80_reg_n_0_[10]\,
      \indvar_flatten13_fu_80_reg[11]_1\ => \indvar_flatten13_fu_80_reg_n_0_[11]\,
      \indvar_flatten13_fu_80_reg[4]\ => \indvar_flatten13_fu_80_reg_n_0_[1]\,
      \indvar_flatten13_fu_80_reg[4]_0\ => \indvar_flatten13_fu_80_reg_n_0_[2]\,
      \indvar_flatten13_fu_80_reg[4]_1\ => \indvar_flatten13_fu_80_reg_n_0_[3]\,
      \indvar_flatten13_fu_80_reg[4]_2\ => \indvar_flatten13_fu_80_reg_n_0_[4]\,
      \indvar_flatten13_fu_80_reg[8]\ => \indvar_flatten13_fu_80_reg_n_0_[5]\,
      \indvar_flatten13_fu_80_reg[8]_0\ => \indvar_flatten13_fu_80_reg_n_0_[6]\,
      \indvar_flatten13_fu_80_reg[8]_1\ => \indvar_flatten13_fu_80_reg_n_0_[7]\,
      \indvar_flatten13_fu_80_reg[8]_2\ => \indvar_flatten13_fu_80_reg_n_0_[8]\,
      reset => reset
    );
\gmem_addr_1_reg_423[13]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln63_2_reg_406(13),
      I1 => tmp_6_fu_231_p3(13),
      O => \gmem_addr_1_reg_423[13]_i_2__0_n_0\
    );
\gmem_addr_1_reg_423[13]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln63_2_reg_406(12),
      I1 => tmp_6_fu_231_p3(12),
      O => \gmem_addr_1_reg_423[13]_i_3__0_n_0\
    );
\gmem_addr_1_reg_423[13]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln63_2_reg_406(11),
      I1 => tmp_6_fu_231_p3(11),
      O => \gmem_addr_1_reg_423[13]_i_4__0_n_0\
    );
\gmem_addr_1_reg_423[13]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln63_2_reg_406(10),
      I1 => tmp_6_fu_231_p3(10),
      O => \gmem_addr_1_reg_423[13]_i_5__0_n_0\
    );
\gmem_addr_1_reg_423[9]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln63_2_reg_406(9),
      I1 => tmp_6_fu_231_p3(9),
      O => \gmem_addr_1_reg_423[9]_i_2__0_n_0\
    );
\gmem_addr_1_reg_423[9]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln63_2_reg_406(8),
      I1 => tmp_6_fu_231_p3(8),
      O => \gmem_addr_1_reg_423[9]_i_3__0_n_0\
    );
\gmem_addr_1_reg_423[9]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln63_2_reg_406(7),
      O => \gmem_addr_1_reg_423[9]_i_4__0_n_0\
    );
\gmem_addr_1_reg_423_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(10),
      Q => gmem_addr_1_reg_423(10),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(11),
      Q => gmem_addr_1_reg_423(11),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(12),
      Q => gmem_addr_1_reg_423(12),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(13),
      Q => gmem_addr_1_reg_423(13),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[13]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[9]_i_1__0_n_0\,
      CO(3) => \gmem_addr_1_reg_423_reg[13]_i_1__0_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[13]_i_1__0_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[13]_i_1__0_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[13]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln63_2_reg_406(13 downto 10),
      O(3 downto 0) => add_ln63_fu_253_p2(13 downto 10),
      S(3) => \gmem_addr_1_reg_423[13]_i_2__0_n_0\,
      S(2) => \gmem_addr_1_reg_423[13]_i_3__0_n_0\,
      S(1) => \gmem_addr_1_reg_423[13]_i_4__0_n_0\,
      S(0) => \gmem_addr_1_reg_423[13]_i_5__0_n_0\
    );
\gmem_addr_1_reg_423_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(14),
      Q => gmem_addr_1_reg_423(14),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(15),
      Q => gmem_addr_1_reg_423(15),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(16),
      Q => gmem_addr_1_reg_423(16),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(17),
      Q => gmem_addr_1_reg_423(17),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[17]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[13]_i_1__0_n_0\,
      CO(3) => \gmem_addr_1_reg_423_reg[17]_i_1__0_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[17]_i_1__0_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[17]_i_1__0_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[17]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_fu_253_p2(17 downto 14),
      S(3 downto 0) => add_ln63_2_reg_406(17 downto 14)
    );
\gmem_addr_1_reg_423_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(18),
      Q => gmem_addr_1_reg_423(18),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(19),
      Q => gmem_addr_1_reg_423(19),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(20),
      Q => gmem_addr_1_reg_423(20),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(21),
      Q => gmem_addr_1_reg_423(21),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[21]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[17]_i_1__0_n_0\,
      CO(3) => \gmem_addr_1_reg_423_reg[21]_i_1__0_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[21]_i_1__0_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[21]_i_1__0_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[21]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_fu_253_p2(21 downto 18),
      S(3 downto 0) => add_ln63_2_reg_406(21 downto 18)
    );
\gmem_addr_1_reg_423_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(22),
      Q => gmem_addr_1_reg_423(22),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(23),
      Q => gmem_addr_1_reg_423(23),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(24),
      Q => gmem_addr_1_reg_423(24),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(25),
      Q => gmem_addr_1_reg_423(25),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[25]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[21]_i_1__0_n_0\,
      CO(3) => \gmem_addr_1_reg_423_reg[25]_i_1__0_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[25]_i_1__0_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[25]_i_1__0_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[25]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_fu_253_p2(25 downto 22),
      S(3 downto 0) => add_ln63_2_reg_406(25 downto 22)
    );
\gmem_addr_1_reg_423_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(26),
      Q => gmem_addr_1_reg_423(26),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(27),
      Q => gmem_addr_1_reg_423(27),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(28),
      Q => gmem_addr_1_reg_423(28),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(29),
      Q => gmem_addr_1_reg_423(29),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[29]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[25]_i_1__0_n_0\,
      CO(3) => \gmem_addr_1_reg_423_reg[29]_i_1__0_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[29]_i_1__0_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[29]_i_1__0_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[29]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_fu_253_p2(29 downto 26),
      S(3 downto 0) => add_ln63_2_reg_406(29 downto 26)
    );
\gmem_addr_1_reg_423_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(30),
      Q => gmem_addr_1_reg_423(30),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(31),
      Q => gmem_addr_1_reg_423(31),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(32),
      Q => gmem_addr_1_reg_423(32),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(33),
      Q => gmem_addr_1_reg_423(33),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[33]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[29]_i_1__0_n_0\,
      CO(3) => \gmem_addr_1_reg_423_reg[33]_i_1__0_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[33]_i_1__0_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[33]_i_1__0_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[33]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_fu_253_p2(33 downto 30),
      S(3 downto 0) => add_ln63_2_reg_406(33 downto 30)
    );
\gmem_addr_1_reg_423_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(34),
      Q => gmem_addr_1_reg_423(34),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(35),
      Q => gmem_addr_1_reg_423(35),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(36),
      Q => gmem_addr_1_reg_423(36),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(37),
      Q => gmem_addr_1_reg_423(37),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[37]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[33]_i_1__0_n_0\,
      CO(3) => \gmem_addr_1_reg_423_reg[37]_i_1__0_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[37]_i_1__0_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[37]_i_1__0_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[37]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_fu_253_p2(37 downto 34),
      S(3 downto 0) => add_ln63_2_reg_406(37 downto 34)
    );
\gmem_addr_1_reg_423_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(38),
      Q => gmem_addr_1_reg_423(38),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(39),
      Q => gmem_addr_1_reg_423(39),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(40),
      Q => gmem_addr_1_reg_423(40),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(41),
      Q => gmem_addr_1_reg_423(41),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[41]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[37]_i_1__0_n_0\,
      CO(3) => \gmem_addr_1_reg_423_reg[41]_i_1__0_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[41]_i_1__0_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[41]_i_1__0_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[41]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_fu_253_p2(41 downto 38),
      S(3 downto 0) => add_ln63_2_reg_406(41 downto 38)
    );
\gmem_addr_1_reg_423_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(42),
      Q => gmem_addr_1_reg_423(42),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(43),
      Q => gmem_addr_1_reg_423(43),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(44),
      Q => gmem_addr_1_reg_423(44),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(45),
      Q => gmem_addr_1_reg_423(45),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[45]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[41]_i_1__0_n_0\,
      CO(3) => \gmem_addr_1_reg_423_reg[45]_i_1__0_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[45]_i_1__0_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[45]_i_1__0_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[45]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_fu_253_p2(45 downto 42),
      S(3 downto 0) => add_ln63_2_reg_406(45 downto 42)
    );
\gmem_addr_1_reg_423_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(46),
      Q => gmem_addr_1_reg_423(46),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(47),
      Q => gmem_addr_1_reg_423(47),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(48),
      Q => gmem_addr_1_reg_423(48),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(49),
      Q => gmem_addr_1_reg_423(49),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[49]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[45]_i_1__0_n_0\,
      CO(3) => \gmem_addr_1_reg_423_reg[49]_i_1__0_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[49]_i_1__0_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[49]_i_1__0_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[49]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_fu_253_p2(49 downto 46),
      S(3 downto 0) => add_ln63_2_reg_406(49 downto 46)
    );
\gmem_addr_1_reg_423_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(50),
      Q => gmem_addr_1_reg_423(50),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(51),
      Q => gmem_addr_1_reg_423(51),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(52),
      Q => gmem_addr_1_reg_423(52),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(53),
      Q => gmem_addr_1_reg_423(53),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[53]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[49]_i_1__0_n_0\,
      CO(3) => \gmem_addr_1_reg_423_reg[53]_i_1__0_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[53]_i_1__0_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[53]_i_1__0_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[53]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_fu_253_p2(53 downto 50),
      S(3 downto 0) => add_ln63_2_reg_406(53 downto 50)
    );
\gmem_addr_1_reg_423_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(54),
      Q => gmem_addr_1_reg_423(54),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(55),
      Q => gmem_addr_1_reg_423(55),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(56),
      Q => gmem_addr_1_reg_423(56),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(57),
      Q => gmem_addr_1_reg_423(57),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[57]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[53]_i_1__0_n_0\,
      CO(3) => \gmem_addr_1_reg_423_reg[57]_i_1__0_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[57]_i_1__0_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[57]_i_1__0_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[57]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_fu_253_p2(57 downto 54),
      S(3 downto 0) => add_ln63_2_reg_406(57 downto 54)
    );
\gmem_addr_1_reg_423_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(58),
      Q => gmem_addr_1_reg_423(58),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(59),
      Q => gmem_addr_1_reg_423(59),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(60),
      Q => gmem_addr_1_reg_423(60),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(61),
      Q => gmem_addr_1_reg_423(61),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[61]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[57]_i_1__0_n_0\,
      CO(3) => \gmem_addr_1_reg_423_reg[61]_i_1__0_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[61]_i_1__0_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[61]_i_1__0_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[61]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_fu_253_p2(61 downto 58),
      S(3 downto 0) => add_ln63_2_reg_406(61 downto 58)
    );
\gmem_addr_1_reg_423_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(62),
      Q => gmem_addr_1_reg_423(62),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(63),
      Q => gmem_addr_1_reg_423(63),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[63]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_423_reg[61]_i_1__0_n_0\,
      CO(3 downto 1) => \NLW_gmem_addr_1_reg_423_reg[63]_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gmem_addr_1_reg_423_reg[63]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_gmem_addr_1_reg_423_reg[63]_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln63_fu_253_p2(63 downto 62),
      S(3 downto 2) => B"00",
      S(1 downto 0) => add_ln63_2_reg_406(63 downto 62)
    );
\gmem_addr_1_reg_423_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(6),
      Q => gmem_addr_1_reg_423(6),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(7),
      Q => gmem_addr_1_reg_423(7),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(8),
      Q => gmem_addr_1_reg_423(8),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_fu_253_p2(9),
      Q => gmem_addr_1_reg_423(9),
      R => '0'
    );
\gmem_addr_1_reg_423_reg[9]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem_addr_1_reg_423_reg[9]_i_1__0_n_0\,
      CO(2) => \gmem_addr_1_reg_423_reg[9]_i_1__0_n_1\,
      CO(1) => \gmem_addr_1_reg_423_reg[9]_i_1__0_n_2\,
      CO(0) => \gmem_addr_1_reg_423_reg[9]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => add_ln63_2_reg_406(9 downto 7),
      DI(0) => '0',
      O(3 downto 1) => add_ln63_fu_253_p2(9 downto 7),
      O(0) => \NLW_gmem_addr_1_reg_423_reg[9]_i_1__0_O_UNCONNECTED\(0),
      S(3) => \gmem_addr_1_reg_423[9]_i_2__0_n_0\,
      S(2) => \gmem_addr_1_reg_423[9]_i_3__0_n_0\,
      S(1) => \gmem_addr_1_reg_423[9]_i_4__0_n_0\,
      S(0) => add_ln63_2_reg_406(6)
    );
\gmem_addr_read_1_reg_435[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => gmem_RVALID,
      I2 => ap_enable_reg_pp0_iter3,
      O => gmem_addr_read_1_reg_4350
    );
\gmem_addr_read_1_reg_435_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_1_reg_4350,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(0),
      Q => gmem_addr_read_1_reg_435(0),
      R => '0'
    );
\gmem_addr_read_1_reg_435_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_1_reg_4350,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(1),
      Q => gmem_addr_read_1_reg_435(1),
      R => '0'
    );
\gmem_addr_read_1_reg_435_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_1_reg_4350,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(2),
      Q => gmem_addr_read_1_reg_435(2),
      R => '0'
    );
\gmem_addr_read_1_reg_435_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_1_reg_4350,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(3),
      Q => gmem_addr_read_1_reg_435(3),
      R => '0'
    );
\gmem_addr_read_1_reg_435_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_1_reg_4350,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(4),
      Q => gmem_addr_read_1_reg_435(4),
      R => '0'
    );
\gmem_addr_read_1_reg_435_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_1_reg_4350,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(5),
      Q => gmem_addr_read_1_reg_435(5),
      R => '0'
    );
\gmem_addr_read_1_reg_435_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_1_reg_4350,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(6),
      Q => gmem_addr_read_1_reg_435(6),
      R => '0'
    );
\gmem_addr_read_1_reg_435_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_1_reg_4350,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(7),
      Q => gmem_addr_read_1_reg_435(7),
      R => '0'
    );
\gmem_addr_read_reg_429[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800080808080"
    )
        port map (
      I0 => gmem_RVALID,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => \icmp_ln61_reg_374_reg_n_0_[0]\,
      I4 => gmem_ARREADY,
      I5 => ap_enable_reg_pp0_iter0,
      O => gmem_addr_read_reg_4290
    );
\gmem_addr_read_reg_429_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_reg_4290,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(0),
      Q => gmem_addr_read_reg_429(0),
      R => '0'
    );
\gmem_addr_read_reg_429_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_reg_4290,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(1),
      Q => gmem_addr_read_reg_429(1),
      R => '0'
    );
\gmem_addr_read_reg_429_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_reg_4290,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(2),
      Q => gmem_addr_read_reg_429(2),
      R => '0'
    );
\gmem_addr_read_reg_429_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_reg_4290,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(3),
      Q => gmem_addr_read_reg_429(3),
      R => '0'
    );
\gmem_addr_read_reg_429_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_reg_4290,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(4),
      Q => gmem_addr_read_reg_429(4),
      R => '0'
    );
\gmem_addr_read_reg_429_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_reg_4290,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(5),
      Q => gmem_addr_read_reg_429(5),
      R => '0'
    );
\gmem_addr_read_reg_429_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_reg_4290,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(6),
      Q => gmem_addr_read_reg_429(6),
      R => '0'
    );
\gmem_addr_read_reg_429_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_read_reg_4290,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(7),
      Q => gmem_addr_read_reg_429(7),
      R => '0'
    );
\gmem_addr_reg_417[13]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln63_2_reg_406(13),
      I1 => tmp_6_fu_231_p3(13),
      O => \gmem_addr_reg_417[13]_i_2__0_n_0\
    );
\gmem_addr_reg_417[13]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln63_2_reg_406(12),
      I1 => tmp_6_fu_231_p3(12),
      O => \gmem_addr_reg_417[13]_i_3__0_n_0\
    );
\gmem_addr_reg_417[13]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln63_2_reg_406(11),
      I1 => tmp_6_fu_231_p3(11),
      O => \gmem_addr_reg_417[13]_i_4__0_n_0\
    );
\gmem_addr_reg_417[13]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln63_2_reg_406(10),
      I1 => tmp_6_fu_231_p3(10),
      O => \gmem_addr_reg_417[13]_i_5__0_n_0\
    );
\gmem_addr_reg_417[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => gmem_RVALID,
      I2 => ap_enable_reg_pp0_iter3,
      O => gmem_addr_1_reg_4230
    );
\gmem_addr_reg_417[9]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln63_2_reg_406(9),
      I1 => tmp_6_fu_231_p3(9),
      O => \gmem_addr_reg_417[9]_i_2__0_n_0\
    );
\gmem_addr_reg_417[9]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln63_2_reg_406(8),
      I1 => tmp_6_fu_231_p3(8),
      O => \gmem_addr_reg_417[9]_i_3__0_n_0\
    );
\gmem_addr_reg_417_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_2_reg_406(0),
      Q => gmem_addr_reg_417(0),
      R => '0'
    );
\gmem_addr_reg_417_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(10),
      Q => gmem_addr_reg_417(10),
      R => '0'
    );
\gmem_addr_reg_417_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(11),
      Q => gmem_addr_reg_417(11),
      R => '0'
    );
\gmem_addr_reg_417_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(12),
      Q => gmem_addr_reg_417(12),
      R => '0'
    );
\gmem_addr_reg_417_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(13),
      Q => gmem_addr_reg_417(13),
      R => '0'
    );
\gmem_addr_reg_417_reg[13]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[9]_i_1__0_n_0\,
      CO(3) => \gmem_addr_reg_417_reg[13]_i_1__0_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[13]_i_1__0_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[13]_i_1__0_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[13]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln63_2_reg_406(13 downto 10),
      O(3 downto 0) => add_ln63_1_fu_258_p2(13 downto 10),
      S(3) => \gmem_addr_reg_417[13]_i_2__0_n_0\,
      S(2) => \gmem_addr_reg_417[13]_i_3__0_n_0\,
      S(1) => \gmem_addr_reg_417[13]_i_4__0_n_0\,
      S(0) => \gmem_addr_reg_417[13]_i_5__0_n_0\
    );
\gmem_addr_reg_417_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(14),
      Q => gmem_addr_reg_417(14),
      R => '0'
    );
\gmem_addr_reg_417_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(15),
      Q => gmem_addr_reg_417(15),
      R => '0'
    );
\gmem_addr_reg_417_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(16),
      Q => gmem_addr_reg_417(16),
      R => '0'
    );
\gmem_addr_reg_417_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(17),
      Q => gmem_addr_reg_417(17),
      R => '0'
    );
\gmem_addr_reg_417_reg[17]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[13]_i_1__0_n_0\,
      CO(3) => \gmem_addr_reg_417_reg[17]_i_1__0_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[17]_i_1__0_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[17]_i_1__0_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[17]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_1_fu_258_p2(17 downto 14),
      S(3 downto 0) => add_ln63_2_reg_406(17 downto 14)
    );
\gmem_addr_reg_417_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(18),
      Q => gmem_addr_reg_417(18),
      R => '0'
    );
\gmem_addr_reg_417_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(19),
      Q => gmem_addr_reg_417(19),
      R => '0'
    );
\gmem_addr_reg_417_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_2_reg_406(1),
      Q => gmem_addr_reg_417(1),
      R => '0'
    );
\gmem_addr_reg_417_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(20),
      Q => gmem_addr_reg_417(20),
      R => '0'
    );
\gmem_addr_reg_417_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(21),
      Q => gmem_addr_reg_417(21),
      R => '0'
    );
\gmem_addr_reg_417_reg[21]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[17]_i_1__0_n_0\,
      CO(3) => \gmem_addr_reg_417_reg[21]_i_1__0_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[21]_i_1__0_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[21]_i_1__0_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[21]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_1_fu_258_p2(21 downto 18),
      S(3 downto 0) => add_ln63_2_reg_406(21 downto 18)
    );
\gmem_addr_reg_417_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(22),
      Q => gmem_addr_reg_417(22),
      R => '0'
    );
\gmem_addr_reg_417_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(23),
      Q => gmem_addr_reg_417(23),
      R => '0'
    );
\gmem_addr_reg_417_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(24),
      Q => gmem_addr_reg_417(24),
      R => '0'
    );
\gmem_addr_reg_417_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(25),
      Q => gmem_addr_reg_417(25),
      R => '0'
    );
\gmem_addr_reg_417_reg[25]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[21]_i_1__0_n_0\,
      CO(3) => \gmem_addr_reg_417_reg[25]_i_1__0_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[25]_i_1__0_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[25]_i_1__0_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[25]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_1_fu_258_p2(25 downto 22),
      S(3 downto 0) => add_ln63_2_reg_406(25 downto 22)
    );
\gmem_addr_reg_417_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(26),
      Q => gmem_addr_reg_417(26),
      R => '0'
    );
\gmem_addr_reg_417_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(27),
      Q => gmem_addr_reg_417(27),
      R => '0'
    );
\gmem_addr_reg_417_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(28),
      Q => gmem_addr_reg_417(28),
      R => '0'
    );
\gmem_addr_reg_417_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(29),
      Q => gmem_addr_reg_417(29),
      R => '0'
    );
\gmem_addr_reg_417_reg[29]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[25]_i_1__0_n_0\,
      CO(3) => \gmem_addr_reg_417_reg[29]_i_1__0_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[29]_i_1__0_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[29]_i_1__0_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[29]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_1_fu_258_p2(29 downto 26),
      S(3 downto 0) => add_ln63_2_reg_406(29 downto 26)
    );
\gmem_addr_reg_417_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_2_reg_406(2),
      Q => gmem_addr_reg_417(2),
      R => '0'
    );
\gmem_addr_reg_417_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(30),
      Q => gmem_addr_reg_417(30),
      R => '0'
    );
\gmem_addr_reg_417_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(31),
      Q => gmem_addr_reg_417(31),
      R => '0'
    );
\gmem_addr_reg_417_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(32),
      Q => gmem_addr_reg_417(32),
      R => '0'
    );
\gmem_addr_reg_417_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(33),
      Q => gmem_addr_reg_417(33),
      R => '0'
    );
\gmem_addr_reg_417_reg[33]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[29]_i_1__0_n_0\,
      CO(3) => \gmem_addr_reg_417_reg[33]_i_1__0_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[33]_i_1__0_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[33]_i_1__0_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[33]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_1_fu_258_p2(33 downto 30),
      S(3 downto 0) => add_ln63_2_reg_406(33 downto 30)
    );
\gmem_addr_reg_417_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(34),
      Q => gmem_addr_reg_417(34),
      R => '0'
    );
\gmem_addr_reg_417_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(35),
      Q => gmem_addr_reg_417(35),
      R => '0'
    );
\gmem_addr_reg_417_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(36),
      Q => gmem_addr_reg_417(36),
      R => '0'
    );
\gmem_addr_reg_417_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(37),
      Q => gmem_addr_reg_417(37),
      R => '0'
    );
\gmem_addr_reg_417_reg[37]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[33]_i_1__0_n_0\,
      CO(3) => \gmem_addr_reg_417_reg[37]_i_1__0_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[37]_i_1__0_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[37]_i_1__0_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[37]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_1_fu_258_p2(37 downto 34),
      S(3 downto 0) => add_ln63_2_reg_406(37 downto 34)
    );
\gmem_addr_reg_417_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(38),
      Q => gmem_addr_reg_417(38),
      R => '0'
    );
\gmem_addr_reg_417_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(39),
      Q => gmem_addr_reg_417(39),
      R => '0'
    );
\gmem_addr_reg_417_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_2_reg_406(3),
      Q => gmem_addr_reg_417(3),
      R => '0'
    );
\gmem_addr_reg_417_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(40),
      Q => gmem_addr_reg_417(40),
      R => '0'
    );
\gmem_addr_reg_417_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(41),
      Q => gmem_addr_reg_417(41),
      R => '0'
    );
\gmem_addr_reg_417_reg[41]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[37]_i_1__0_n_0\,
      CO(3) => \gmem_addr_reg_417_reg[41]_i_1__0_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[41]_i_1__0_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[41]_i_1__0_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[41]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_1_fu_258_p2(41 downto 38),
      S(3 downto 0) => add_ln63_2_reg_406(41 downto 38)
    );
\gmem_addr_reg_417_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(42),
      Q => gmem_addr_reg_417(42),
      R => '0'
    );
\gmem_addr_reg_417_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(43),
      Q => gmem_addr_reg_417(43),
      R => '0'
    );
\gmem_addr_reg_417_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(44),
      Q => gmem_addr_reg_417(44),
      R => '0'
    );
\gmem_addr_reg_417_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(45),
      Q => gmem_addr_reg_417(45),
      R => '0'
    );
\gmem_addr_reg_417_reg[45]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[41]_i_1__0_n_0\,
      CO(3) => \gmem_addr_reg_417_reg[45]_i_1__0_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[45]_i_1__0_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[45]_i_1__0_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[45]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_1_fu_258_p2(45 downto 42),
      S(3 downto 0) => add_ln63_2_reg_406(45 downto 42)
    );
\gmem_addr_reg_417_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(46),
      Q => gmem_addr_reg_417(46),
      R => '0'
    );
\gmem_addr_reg_417_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(47),
      Q => gmem_addr_reg_417(47),
      R => '0'
    );
\gmem_addr_reg_417_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(48),
      Q => gmem_addr_reg_417(48),
      R => '0'
    );
\gmem_addr_reg_417_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(49),
      Q => gmem_addr_reg_417(49),
      R => '0'
    );
\gmem_addr_reg_417_reg[49]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[45]_i_1__0_n_0\,
      CO(3) => \gmem_addr_reg_417_reg[49]_i_1__0_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[49]_i_1__0_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[49]_i_1__0_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[49]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_1_fu_258_p2(49 downto 46),
      S(3 downto 0) => add_ln63_2_reg_406(49 downto 46)
    );
\gmem_addr_reg_417_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_2_reg_406(4),
      Q => gmem_addr_reg_417(4),
      R => '0'
    );
\gmem_addr_reg_417_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(50),
      Q => gmem_addr_reg_417(50),
      R => '0'
    );
\gmem_addr_reg_417_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(51),
      Q => gmem_addr_reg_417(51),
      R => '0'
    );
\gmem_addr_reg_417_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(52),
      Q => gmem_addr_reg_417(52),
      R => '0'
    );
\gmem_addr_reg_417_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(53),
      Q => gmem_addr_reg_417(53),
      R => '0'
    );
\gmem_addr_reg_417_reg[53]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[49]_i_1__0_n_0\,
      CO(3) => \gmem_addr_reg_417_reg[53]_i_1__0_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[53]_i_1__0_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[53]_i_1__0_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[53]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_1_fu_258_p2(53 downto 50),
      S(3 downto 0) => add_ln63_2_reg_406(53 downto 50)
    );
\gmem_addr_reg_417_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(54),
      Q => gmem_addr_reg_417(54),
      R => '0'
    );
\gmem_addr_reg_417_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(55),
      Q => gmem_addr_reg_417(55),
      R => '0'
    );
\gmem_addr_reg_417_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(56),
      Q => gmem_addr_reg_417(56),
      R => '0'
    );
\gmem_addr_reg_417_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(57),
      Q => gmem_addr_reg_417(57),
      R => '0'
    );
\gmem_addr_reg_417_reg[57]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[53]_i_1__0_n_0\,
      CO(3) => \gmem_addr_reg_417_reg[57]_i_1__0_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[57]_i_1__0_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[57]_i_1__0_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[57]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_1_fu_258_p2(57 downto 54),
      S(3 downto 0) => add_ln63_2_reg_406(57 downto 54)
    );
\gmem_addr_reg_417_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(58),
      Q => gmem_addr_reg_417(58),
      R => '0'
    );
\gmem_addr_reg_417_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(59),
      Q => gmem_addr_reg_417(59),
      R => '0'
    );
\gmem_addr_reg_417_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_2_reg_406(5),
      Q => gmem_addr_reg_417(5),
      R => '0'
    );
\gmem_addr_reg_417_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(60),
      Q => gmem_addr_reg_417(60),
      R => '0'
    );
\gmem_addr_reg_417_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(61),
      Q => gmem_addr_reg_417(61),
      R => '0'
    );
\gmem_addr_reg_417_reg[61]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[57]_i_1__0_n_0\,
      CO(3) => \gmem_addr_reg_417_reg[61]_i_1__0_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[61]_i_1__0_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[61]_i_1__0_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[61]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln63_1_fu_258_p2(61 downto 58),
      S(3 downto 0) => add_ln63_2_reg_406(61 downto 58)
    );
\gmem_addr_reg_417_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(62),
      Q => gmem_addr_reg_417(62),
      R => '0'
    );
\gmem_addr_reg_417_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(63),
      Q => gmem_addr_reg_417(63),
      R => '0'
    );
\gmem_addr_reg_417_reg[63]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_417_reg[61]_i_1__0_n_0\,
      CO(3 downto 1) => \NLW_gmem_addr_reg_417_reg[63]_i_2__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gmem_addr_reg_417_reg[63]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_gmem_addr_reg_417_reg[63]_i_2__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln63_1_fu_258_p2(63 downto 62),
      S(3 downto 2) => B"00",
      S(1 downto 0) => add_ln63_2_reg_406(63 downto 62)
    );
\gmem_addr_reg_417_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_2_reg_406(6),
      Q => gmem_addr_reg_417(6),
      R => '0'
    );
\gmem_addr_reg_417_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(7),
      Q => gmem_addr_reg_417(7),
      R => '0'
    );
\gmem_addr_reg_417_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(8),
      Q => gmem_addr_reg_417(8),
      R => '0'
    );
\gmem_addr_reg_417_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => add_ln63_1_fu_258_p2(9),
      Q => gmem_addr_reg_417(9),
      R => '0'
    );
\gmem_addr_reg_417_reg[9]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem_addr_reg_417_reg[9]_i_1__0_n_0\,
      CO(2) => \gmem_addr_reg_417_reg[9]_i_1__0_n_1\,
      CO(1) => \gmem_addr_reg_417_reg[9]_i_1__0_n_2\,
      CO(0) => \gmem_addr_reg_417_reg[9]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => add_ln63_2_reg_406(9 downto 7),
      DI(0) => '0',
      O(3 downto 1) => add_ln63_1_fu_258_p2(9 downto 7),
      O(0) => add_ln63_fu_253_p2(6),
      S(3) => \gmem_addr_reg_417[9]_i_2__0_n_0\,
      S(2) => \gmem_addr_reg_417[9]_i_3__0_n_0\,
      S(1 downto 0) => add_ln63_2_reg_406(7 downto 6)
    );
grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \icmp_ln61_reg_374_reg_n_0_[0]\,
      I1 => flow_control_loop_pipe_sequential_init_U_n_17,
      I2 => Q(0),
      I3 => \indvar_flatten13_fu_80_reg[0]_0\,
      O => \icmp_ln61_reg_374_reg[0]_0\
    );
\icmp_ln61_reg_374_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => \icmp_ln61_reg_374_reg_n_0_[0]\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => gmem_RVALID,
      I4 => icmp_ln61_reg_374_pp0_iter1_reg,
      O => \icmp_ln61_reg_374_pp0_iter1_reg[0]_i_1_n_0\
    );
\icmp_ln61_reg_374_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln61_reg_374_pp0_iter1_reg[0]_i_1_n_0\,
      Q => icmp_ln61_reg_374_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln61_reg_374_pp0_iter2_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => icmp_ln61_reg_374_pp0_iter1_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => gmem_RVALID,
      I4 => icmp_ln61_reg_374_pp0_iter2_reg,
      O => \icmp_ln61_reg_374_pp0_iter2_reg[0]_i_1_n_0\
    );
\icmp_ln61_reg_374_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln61_reg_374_pp0_iter2_reg[0]_i_1_n_0\,
      Q => icmp_ln61_reg_374_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln61_reg_374_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => \icmp_ln61_reg_374_reg_n_0_[0]\,
      R => '0'
    );
\icmp_ln62_reg_383[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => gmem_RVALID,
      O => \icmp_ln62_reg_383[0]_i_2_n_0\
    );
\icmp_ln62_reg_383_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => \icmp_ln62_reg_383_reg_n_0_[0]\,
      R => '0'
    );
\indvar_flatten13_fu_80[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \indvar_flatten13_fu_80[11]_i_7_n_0\,
      I1 => \indvar_flatten13_fu_80_reg_n_0_[9]\,
      I2 => \indvar_flatten13_fu_80_reg_n_0_[4]\,
      I3 => \indvar_flatten13_fu_80_reg_n_0_[7]\,
      I4 => \indvar_flatten13_fu_80_reg_n_0_[2]\,
      I5 => \indvar_flatten13_fu_80[11]_i_8_n_0\,
      O => \indvar_flatten13_fu_80[11]_i_3_n_0\
    );
\indvar_flatten13_fu_80[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \indvar_flatten13_fu_80_reg_n_0_[10]\,
      I1 => \indvar_flatten13_fu_80_reg_n_0_[11]\,
      I2 => \indvar_flatten13_fu_80_reg_n_0_[8]\,
      I3 => \indvar_flatten13_fu_80_reg_n_0_[6]\,
      O => \indvar_flatten13_fu_80[11]_i_7_n_0\
    );
\indvar_flatten13_fu_80[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \indvar_flatten13_fu_80_reg_n_0_[5]\,
      I1 => \indvar_flatten13_fu_80_reg_n_0_[1]\,
      I2 => \indvar_flatten13_fu_80_reg_n_0_[0]\,
      I3 => \indvar_flatten13_fu_80_reg_n_0_[3]\,
      O => \indvar_flatten13_fu_80[11]_i_8_n_0\
    );
\indvar_flatten13_fu_80_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_80,
      D => add_ln61_1_fu_155_p2(0),
      Q => \indvar_flatten13_fu_80_reg_n_0_[0]\,
      R => '0'
    );
\indvar_flatten13_fu_80_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_80,
      D => add_ln61_1_fu_155_p2(10),
      Q => \indvar_flatten13_fu_80_reg_n_0_[10]\,
      R => '0'
    );
\indvar_flatten13_fu_80_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_80,
      D => add_ln61_1_fu_155_p2(11),
      Q => \indvar_flatten13_fu_80_reg_n_0_[11]\,
      R => '0'
    );
\indvar_flatten13_fu_80_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_80,
      D => add_ln61_1_fu_155_p2(1),
      Q => \indvar_flatten13_fu_80_reg_n_0_[1]\,
      R => '0'
    );
\indvar_flatten13_fu_80_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_80,
      D => add_ln61_1_fu_155_p2(2),
      Q => \indvar_flatten13_fu_80_reg_n_0_[2]\,
      R => '0'
    );
\indvar_flatten13_fu_80_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_80,
      D => add_ln61_1_fu_155_p2(3),
      Q => \indvar_flatten13_fu_80_reg_n_0_[3]\,
      R => '0'
    );
\indvar_flatten13_fu_80_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_80,
      D => add_ln61_1_fu_155_p2(4),
      Q => \indvar_flatten13_fu_80_reg_n_0_[4]\,
      R => '0'
    );
\indvar_flatten13_fu_80_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_80,
      D => add_ln61_1_fu_155_p2(5),
      Q => \indvar_flatten13_fu_80_reg_n_0_[5]\,
      R => '0'
    );
\indvar_flatten13_fu_80_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_80,
      D => add_ln61_1_fu_155_p2(6),
      Q => \indvar_flatten13_fu_80_reg_n_0_[6]\,
      R => '0'
    );
\indvar_flatten13_fu_80_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_80,
      D => add_ln61_1_fu_155_p2(7),
      Q => \indvar_flatten13_fu_80_reg_n_0_[7]\,
      R => '0'
    );
\indvar_flatten13_fu_80_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_80,
      D => add_ln61_1_fu_155_p2(8),
      Q => \indvar_flatten13_fu_80_reg_n_0_[8]\,
      R => '0'
    );
\indvar_flatten13_fu_80_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_80,
      D => add_ln61_1_fu_155_p2(9),
      Q => \indvar_flatten13_fu_80_reg_n_0_[9]\,
      R => '0'
    );
\lshr_ln1_reg_412_pp0_iter2_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => add_ln63_2_reg_4060,
      CLK => ap_clk,
      D => select_ln61_reg_389(1),
      Q => \lshr_ln1_reg_412_pp0_iter2_reg_reg[0]_srl2_n_0\
    );
\lshr_ln1_reg_412_pp0_iter2_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => add_ln63_2_reg_4060,
      CLK => ap_clk,
      D => select_ln61_reg_389(2),
      Q => \lshr_ln1_reg_412_pp0_iter2_reg_reg[1]_srl2_n_0\
    );
\lshr_ln1_reg_412_pp0_iter2_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => add_ln63_2_reg_4060,
      CLK => ap_clk,
      D => select_ln61_reg_389(3),
      Q => \lshr_ln1_reg_412_pp0_iter2_reg_reg[2]_srl2_n_0\
    );
\lshr_ln1_reg_412_pp0_iter2_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => add_ln63_2_reg_4060,
      CLK => ap_clk,
      D => select_ln61_reg_389(4),
      Q => \lshr_ln1_reg_412_pp0_iter2_reg_reg[3]_srl2_n_0\
    );
\lshr_ln1_reg_412_pp0_iter2_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => add_ln63_2_reg_4060,
      CLK => ap_clk,
      D => select_ln61_reg_389(5),
      Q => \lshr_ln1_reg_412_pp0_iter2_reg_reg[4]_srl2_n_0\
    );
\lshr_ln1_reg_412_pp0_iter2_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => add_ln63_2_reg_4060,
      CLK => ap_clk,
      D => select_ln61_reg_389(6),
      Q => \lshr_ln1_reg_412_pp0_iter2_reg_reg[5]_srl2_n_0\
    );
\lshr_ln1_reg_412_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => \lshr_ln1_reg_412_pp0_iter2_reg_reg[0]_srl2_n_0\,
      Q => lshr_ln1_reg_412_pp0_iter3_reg(0),
      R => '0'
    );
\lshr_ln1_reg_412_pp0_iter3_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => \lshr_ln1_reg_412_pp0_iter2_reg_reg[1]_srl2_n_0\,
      Q => lshr_ln1_reg_412_pp0_iter3_reg(1),
      R => '0'
    );
\lshr_ln1_reg_412_pp0_iter3_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => \lshr_ln1_reg_412_pp0_iter2_reg_reg[2]_srl2_n_0\,
      Q => lshr_ln1_reg_412_pp0_iter3_reg(2),
      R => '0'
    );
\lshr_ln1_reg_412_pp0_iter3_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => \lshr_ln1_reg_412_pp0_iter2_reg_reg[3]_srl2_n_0\,
      Q => lshr_ln1_reg_412_pp0_iter3_reg(3),
      R => '0'
    );
\lshr_ln1_reg_412_pp0_iter3_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => \lshr_ln1_reg_412_pp0_iter2_reg_reg[4]_srl2_n_0\,
      Q => lshr_ln1_reg_412_pp0_iter3_reg(4),
      R => '0'
    );
\lshr_ln1_reg_412_pp0_iter3_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => \lshr_ln1_reg_412_pp0_iter2_reg_reg[5]_srl2_n_0\,
      Q => lshr_ln1_reg_412_pp0_iter3_reg(5),
      R => '0'
    );
\min_val_reg_453[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(0),
      I1 => select_ln67_reg_447(0),
      I2 => \min_val_reg_453_reg[7]_i_2_n_0\,
      O => min_val_fu_328_p3(0)
    );
\min_val_reg_453[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(1),
      I1 => select_ln67_reg_447(1),
      I2 => \min_val_reg_453_reg[7]_i_2_n_0\,
      O => min_val_fu_328_p3(1)
    );
\min_val_reg_453[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(2),
      I1 => select_ln67_reg_447(2),
      I2 => \min_val_reg_453_reg[7]_i_2_n_0\,
      O => min_val_fu_328_p3(2)
    );
\min_val_reg_453[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(3),
      I1 => select_ln67_reg_447(3),
      I2 => \min_val_reg_453_reg[7]_i_2_n_0\,
      O => min_val_fu_328_p3(3)
    );
\min_val_reg_453[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(4),
      I1 => select_ln67_reg_447(4),
      I2 => \min_val_reg_453_reg[7]_i_2_n_0\,
      O => min_val_fu_328_p3(4)
    );
\min_val_reg_453[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(5),
      I1 => select_ln67_reg_447(5),
      I2 => \min_val_reg_453_reg[7]_i_2_n_0\,
      O => min_val_fu_328_p3(5)
    );
\min_val_reg_453[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(6),
      I1 => select_ln67_reg_447(6),
      I2 => \min_val_reg_453_reg[7]_i_2_n_0\,
      O => min_val_fu_328_p3(6)
    );
\min_val_reg_453[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(7),
      I1 => select_ln67_reg_447(7),
      I2 => \min_val_reg_453_reg[7]_i_2_n_0\,
      O => min_val_fu_328_p3(7)
    );
\min_val_reg_453[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => select_ln67_reg_447(0),
      I1 => reg_127(0),
      I2 => select_ln67_reg_447(1),
      I3 => reg_127(1),
      O => \min_val_reg_453[7]_i_10_n_0\
    );
\min_val_reg_453[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => select_ln67_reg_447(6),
      I1 => reg_127(6),
      I2 => reg_127(7),
      I3 => select_ln67_reg_447(7),
      O => \min_val_reg_453[7]_i_3_n_0\
    );
\min_val_reg_453[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => select_ln67_reg_447(4),
      I1 => reg_127(4),
      I2 => reg_127(5),
      I3 => select_ln67_reg_447(5),
      O => \min_val_reg_453[7]_i_4_n_0\
    );
\min_val_reg_453[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => select_ln67_reg_447(2),
      I1 => reg_127(2),
      I2 => reg_127(3),
      I3 => select_ln67_reg_447(3),
      O => \min_val_reg_453[7]_i_5_n_0\
    );
\min_val_reg_453[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => select_ln67_reg_447(0),
      I1 => reg_127(0),
      I2 => reg_127(1),
      I3 => select_ln67_reg_447(1),
      O => \min_val_reg_453[7]_i_6_n_0\
    );
\min_val_reg_453[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => select_ln67_reg_447(6),
      I1 => reg_127(6),
      I2 => select_ln67_reg_447(7),
      I3 => reg_127(7),
      O => \min_val_reg_453[7]_i_7_n_0\
    );
\min_val_reg_453[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => select_ln67_reg_447(4),
      I1 => reg_127(4),
      I2 => select_ln67_reg_447(5),
      I3 => reg_127(5),
      O => \min_val_reg_453[7]_i_8_n_0\
    );
\min_val_reg_453[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => select_ln67_reg_447(2),
      I1 => reg_127(2),
      I2 => select_ln67_reg_447(3),
      I3 => reg_127(3),
      O => \min_val_reg_453[7]_i_9_n_0\
    );
\min_val_reg_453_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => min_val_fu_328_p3(0),
      Q => min_pool_image_temp_d0(0),
      R => '0'
    );
\min_val_reg_453_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => min_val_fu_328_p3(1),
      Q => min_pool_image_temp_d0(1),
      R => '0'
    );
\min_val_reg_453_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => min_val_fu_328_p3(2),
      Q => min_pool_image_temp_d0(2),
      R => '0'
    );
\min_val_reg_453_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => min_val_fu_328_p3(3),
      Q => min_pool_image_temp_d0(3),
      R => '0'
    );
\min_val_reg_453_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => min_val_fu_328_p3(4),
      Q => min_pool_image_temp_d0(4),
      R => '0'
    );
\min_val_reg_453_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => min_val_fu_328_p3(5),
      Q => min_pool_image_temp_d0(5),
      R => '0'
    );
\min_val_reg_453_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => min_val_fu_328_p3(6),
      Q => min_pool_image_temp_d0(6),
      R => '0'
    );
\min_val_reg_453_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter10,
      D => min_val_fu_328_p3(7),
      Q => min_pool_image_temp_d0(7),
      R => '0'
    );
\min_val_reg_453_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \min_val_reg_453_reg[7]_i_2_n_0\,
      CO(2) => \min_val_reg_453_reg[7]_i_2_n_1\,
      CO(1) => \min_val_reg_453_reg[7]_i_2_n_2\,
      CO(0) => \min_val_reg_453_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \min_val_reg_453[7]_i_3_n_0\,
      DI(2) => \min_val_reg_453[7]_i_4_n_0\,
      DI(1) => \min_val_reg_453[7]_i_5_n_0\,
      DI(0) => \min_val_reg_453[7]_i_6_n_0\,
      O(3 downto 0) => \NLW_min_val_reg_453_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \min_val_reg_453[7]_i_7_n_0\,
      S(2) => \min_val_reg_453[7]_i_8_n_0\,
      S(1) => \min_val_reg_453[7]_i_9_n_0\,
      S(0) => \min_val_reg_453[7]_i_10_n_0\
    );
ram_reg_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
        port map (
      I0 => gmem_RVALID,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => Q(1),
      O => WEA(0)
    );
\reg_127[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8A000000000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => gmem_ARREADY,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => gmem_RVALID,
      I5 => ap_enable_reg_pp0_iter3,
      O => reg_1270
    );
\reg_127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1270,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(0),
      Q => reg_127(0),
      R => '0'
    );
\reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1270,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(1),
      Q => reg_127(1),
      R => '0'
    );
\reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1270,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(2),
      Q => reg_127(2),
      R => '0'
    );
\reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1270,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(3),
      Q => reg_127(3),
      R => '0'
    );
\reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1270,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(4),
      Q => reg_127(4),
      R => '0'
    );
\reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1270,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(5),
      Q => reg_127(5),
      R => '0'
    );
\reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1270,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(6),
      Q => reg_127(6),
      R => '0'
    );
\reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_1270,
      D => \gmem_addr_read_1_reg_435_reg[7]_0\(7),
      Q => reg_127(7),
      R => '0'
    );
\row2_fu_76[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => add_ln63_2_reg_4060,
      I1 => \indvar_flatten13_fu_80_reg[0]_0\,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \icmp_ln61_reg_374_reg_n_0_[0]\,
      O => row2_fu_760
    );
\row2_fu_76_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => row2_fu_760,
      D => p_0_in(0),
      Q => row2_fu_76_reg(1),
      R => col2_fu_720
    );
\row2_fu_76_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => row2_fu_760,
      D => p_0_in(1),
      Q => row2_fu_76_reg(2),
      R => col2_fu_720
    );
\row2_fu_76_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => row2_fu_760,
      D => p_0_in(2),
      Q => row2_fu_76_reg(3),
      R => col2_fu_720
    );
\row2_fu_76_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => row2_fu_760,
      D => p_0_in(3),
      Q => row2_fu_76_reg(4),
      R => col2_fu_720
    );
\row2_fu_76_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => row2_fu_760,
      D => p_0_in(4),
      Q => row2_fu_76_reg(5),
      R => col2_fu_720
    );
\row2_fu_76_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => row2_fu_760,
      D => p_0_in(5),
      Q => row2_fu_76_reg(6),
      R => col2_fu_720
    );
\select_ln61_1_reg_394[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \icmp_ln62_reg_383_reg_n_0_[0]\,
      I1 => row2_fu_76_reg(1),
      O => p_0_in(0)
    );
\select_ln61_1_reg_394[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => row2_fu_76_reg(2),
      I1 => row2_fu_76_reg(1),
      I2 => \icmp_ln62_reg_383_reg_n_0_[0]\,
      O => p_0_in(1)
    );
\select_ln61_1_reg_394[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => row2_fu_76_reg(3),
      I1 => \icmp_ln62_reg_383_reg_n_0_[0]\,
      I2 => row2_fu_76_reg(1),
      I3 => row2_fu_76_reg(2),
      O => p_0_in(2)
    );
\select_ln61_1_reg_394[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => row2_fu_76_reg(4),
      I1 => row2_fu_76_reg(2),
      I2 => row2_fu_76_reg(1),
      I3 => \icmp_ln62_reg_383_reg_n_0_[0]\,
      I4 => row2_fu_76_reg(3),
      O => p_0_in(3)
    );
\select_ln61_1_reg_394[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => row2_fu_76_reg(5),
      I1 => row2_fu_76_reg(3),
      I2 => \icmp_ln62_reg_383_reg_n_0_[0]\,
      I3 => row2_fu_76_reg(1),
      I4 => row2_fu_76_reg(2),
      I5 => row2_fu_76_reg(4),
      O => p_0_in(4)
    );
\select_ln61_1_reg_394[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => row2_fu_76_reg(6),
      I1 => \select_ln61_1_reg_394[6]_i_2_n_0\,
      I2 => row2_fu_76_reg(5),
      O => p_0_in(5)
    );
\select_ln61_1_reg_394[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => row2_fu_76_reg(4),
      I1 => row2_fu_76_reg(2),
      I2 => row2_fu_76_reg(1),
      I3 => \icmp_ln62_reg_383_reg_n_0_[0]\,
      I4 => row2_fu_76_reg(3),
      O => \select_ln61_1_reg_394[6]_i_2_n_0\
    );
\select_ln61_1_reg_394_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => p_0_in(0),
      Q => tmp_6_fu_231_p3(8),
      R => '0'
    );
\select_ln61_1_reg_394_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => p_0_in(1),
      Q => tmp_6_fu_231_p3(9),
      R => '0'
    );
\select_ln61_1_reg_394_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => p_0_in(2),
      Q => tmp_6_fu_231_p3(10),
      R => '0'
    );
\select_ln61_1_reg_394_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => p_0_in(3),
      Q => tmp_6_fu_231_p3(11),
      R => '0'
    );
\select_ln61_1_reg_394_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => p_0_in(4),
      Q => tmp_6_fu_231_p3(12),
      R => '0'
    );
\select_ln61_1_reg_394_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => p_0_in(5),
      Q => tmp_6_fu_231_p3(13),
      R => '0'
    );
\select_ln61_reg_389[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2000000A200A200"
    )
        port map (
      I0 => \icmp_ln62_reg_383_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => gmem_RVALID,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => gmem_ARREADY,
      I5 => ap_enable_reg_pp0_iter1,
      O => \select_ln61_reg_389[1]_i_1_n_0\
    );
\select_ln61_reg_389_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => col2_load_reg_378(1),
      Q => select_ln61_reg_389(1),
      R => \select_ln61_reg_389[1]_i_1_n_0\
    );
\select_ln61_reg_389_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => col2_load_reg_378(2),
      Q => select_ln61_reg_389(2),
      R => \select_ln61_reg_389[1]_i_1_n_0\
    );
\select_ln61_reg_389_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => col2_load_reg_378(3),
      Q => select_ln61_reg_389(3),
      R => \select_ln61_reg_389[1]_i_1_n_0\
    );
\select_ln61_reg_389_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => col2_load_reg_378(4),
      Q => select_ln61_reg_389(4),
      R => \select_ln61_reg_389[1]_i_1_n_0\
    );
\select_ln61_reg_389_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => col2_load_reg_378(5),
      Q => select_ln61_reg_389(5),
      R => \select_ln61_reg_389[1]_i_1_n_0\
    );
\select_ln61_reg_389_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => col2_load_reg_378(6),
      Q => select_ln61_reg_389(6),
      R => \select_ln61_reg_389[1]_i_1_n_0\
    );
\select_ln66_reg_441[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gmem_addr_read_1_reg_435(0),
      I1 => gmem_addr_read_reg_429(0),
      I2 => \select_ln66_reg_441_reg[7]_i_2_n_0\,
      O => select_ln66_fu_289_p3(0)
    );
\select_ln66_reg_441[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gmem_addr_read_1_reg_435(1),
      I1 => gmem_addr_read_reg_429(1),
      I2 => \select_ln66_reg_441_reg[7]_i_2_n_0\,
      O => select_ln66_fu_289_p3(1)
    );
\select_ln66_reg_441[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gmem_addr_read_1_reg_435(2),
      I1 => gmem_addr_read_reg_429(2),
      I2 => \select_ln66_reg_441_reg[7]_i_2_n_0\,
      O => select_ln66_fu_289_p3(2)
    );
\select_ln66_reg_441[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gmem_addr_read_1_reg_435(3),
      I1 => gmem_addr_read_reg_429(3),
      I2 => \select_ln66_reg_441_reg[7]_i_2_n_0\,
      O => select_ln66_fu_289_p3(3)
    );
\select_ln66_reg_441[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gmem_addr_read_1_reg_435(4),
      I1 => gmem_addr_read_reg_429(4),
      I2 => \select_ln66_reg_441_reg[7]_i_2_n_0\,
      O => select_ln66_fu_289_p3(4)
    );
\select_ln66_reg_441[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gmem_addr_read_1_reg_435(5),
      I1 => gmem_addr_read_reg_429(5),
      I2 => \select_ln66_reg_441_reg[7]_i_2_n_0\,
      O => select_ln66_fu_289_p3(5)
    );
\select_ln66_reg_441[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gmem_addr_read_1_reg_435(6),
      I1 => gmem_addr_read_reg_429(6),
      I2 => \select_ln66_reg_441_reg[7]_i_2_n_0\,
      O => select_ln66_fu_289_p3(6)
    );
\select_ln66_reg_441[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => gmem_addr_read_1_reg_435(7),
      I1 => gmem_addr_read_reg_429(7),
      I2 => \select_ln66_reg_441_reg[7]_i_2_n_0\,
      O => select_ln66_fu_289_p3(7)
    );
\select_ln66_reg_441[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gmem_addr_read_reg_429(0),
      I1 => gmem_addr_read_1_reg_435(0),
      I2 => gmem_addr_read_reg_429(1),
      I3 => gmem_addr_read_1_reg_435(1),
      O => \select_ln66_reg_441[7]_i_10_n_0\
    );
\select_ln66_reg_441[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gmem_addr_read_reg_429(6),
      I1 => gmem_addr_read_1_reg_435(6),
      I2 => gmem_addr_read_1_reg_435(7),
      I3 => gmem_addr_read_reg_429(7),
      O => \select_ln66_reg_441[7]_i_3_n_0\
    );
\select_ln66_reg_441[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gmem_addr_read_reg_429(4),
      I1 => gmem_addr_read_1_reg_435(4),
      I2 => gmem_addr_read_1_reg_435(5),
      I3 => gmem_addr_read_reg_429(5),
      O => \select_ln66_reg_441[7]_i_4_n_0\
    );
\select_ln66_reg_441[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gmem_addr_read_reg_429(2),
      I1 => gmem_addr_read_1_reg_435(2),
      I2 => gmem_addr_read_1_reg_435(3),
      I3 => gmem_addr_read_reg_429(3),
      O => \select_ln66_reg_441[7]_i_5_n_0\
    );
\select_ln66_reg_441[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => gmem_addr_read_reg_429(0),
      I1 => gmem_addr_read_1_reg_435(0),
      I2 => gmem_addr_read_1_reg_435(1),
      I3 => gmem_addr_read_reg_429(1),
      O => \select_ln66_reg_441[7]_i_6_n_0\
    );
\select_ln66_reg_441[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gmem_addr_read_reg_429(6),
      I1 => gmem_addr_read_1_reg_435(6),
      I2 => gmem_addr_read_reg_429(7),
      I3 => gmem_addr_read_1_reg_435(7),
      O => \select_ln66_reg_441[7]_i_7_n_0\
    );
\select_ln66_reg_441[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gmem_addr_read_reg_429(4),
      I1 => gmem_addr_read_1_reg_435(4),
      I2 => gmem_addr_read_reg_429(5),
      I3 => gmem_addr_read_1_reg_435(5),
      O => \select_ln66_reg_441[7]_i_8_n_0\
    );
\select_ln66_reg_441[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => gmem_addr_read_reg_429(2),
      I1 => gmem_addr_read_1_reg_435(2),
      I2 => gmem_addr_read_reg_429(3),
      I3 => gmem_addr_read_1_reg_435(3),
      O => \select_ln66_reg_441[7]_i_9_n_0\
    );
\select_ln66_reg_441_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => select_ln66_fu_289_p3(0),
      Q => select_ln66_reg_441(0),
      R => '0'
    );
\select_ln66_reg_441_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => select_ln66_fu_289_p3(1),
      Q => select_ln66_reg_441(1),
      R => '0'
    );
\select_ln66_reg_441_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => select_ln66_fu_289_p3(2),
      Q => select_ln66_reg_441(2),
      R => '0'
    );
\select_ln66_reg_441_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => select_ln66_fu_289_p3(3),
      Q => select_ln66_reg_441(3),
      R => '0'
    );
\select_ln66_reg_441_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => select_ln66_fu_289_p3(4),
      Q => select_ln66_reg_441(4),
      R => '0'
    );
\select_ln66_reg_441_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => select_ln66_fu_289_p3(5),
      Q => select_ln66_reg_441(5),
      R => '0'
    );
\select_ln66_reg_441_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => select_ln66_fu_289_p3(6),
      Q => select_ln66_reg_441(6),
      R => '0'
    );
\select_ln66_reg_441_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => select_ln66_fu_289_p3(7),
      Q => select_ln66_reg_441(7),
      R => '0'
    );
\select_ln66_reg_441_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln66_reg_441_reg[7]_i_2_n_0\,
      CO(2) => \select_ln66_reg_441_reg[7]_i_2_n_1\,
      CO(1) => \select_ln66_reg_441_reg[7]_i_2_n_2\,
      CO(0) => \select_ln66_reg_441_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \select_ln66_reg_441[7]_i_3_n_0\,
      DI(2) => \select_ln66_reg_441[7]_i_4_n_0\,
      DI(1) => \select_ln66_reg_441[7]_i_5_n_0\,
      DI(0) => \select_ln66_reg_441[7]_i_6_n_0\,
      O(3 downto 0) => \NLW_select_ln66_reg_441_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln66_reg_441[7]_i_7_n_0\,
      S(2) => \select_ln66_reg_441[7]_i_8_n_0\,
      S(1) => \select_ln66_reg_441[7]_i_9_n_0\,
      S(0) => \select_ln66_reg_441[7]_i_10_n_0\
    );
\select_ln67_reg_447[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(0),
      I1 => select_ln66_reg_441(0),
      I2 => \select_ln67_reg_447_reg[7]_i_2_n_0\,
      O => select_ln67_fu_300_p3(0)
    );
\select_ln67_reg_447[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(1),
      I1 => select_ln66_reg_441(1),
      I2 => \select_ln67_reg_447_reg[7]_i_2_n_0\,
      O => select_ln67_fu_300_p3(1)
    );
\select_ln67_reg_447[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(2),
      I1 => select_ln66_reg_441(2),
      I2 => \select_ln67_reg_447_reg[7]_i_2_n_0\,
      O => select_ln67_fu_300_p3(2)
    );
\select_ln67_reg_447[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(3),
      I1 => select_ln66_reg_441(3),
      I2 => \select_ln67_reg_447_reg[7]_i_2_n_0\,
      O => select_ln67_fu_300_p3(3)
    );
\select_ln67_reg_447[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(4),
      I1 => select_ln66_reg_441(4),
      I2 => \select_ln67_reg_447_reg[7]_i_2_n_0\,
      O => select_ln67_fu_300_p3(4)
    );
\select_ln67_reg_447[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(5),
      I1 => select_ln66_reg_441(5),
      I2 => \select_ln67_reg_447_reg[7]_i_2_n_0\,
      O => select_ln67_fu_300_p3(5)
    );
\select_ln67_reg_447[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(6),
      I1 => select_ln66_reg_441(6),
      I2 => \select_ln67_reg_447_reg[7]_i_2_n_0\,
      O => select_ln67_fu_300_p3(6)
    );
\select_ln67_reg_447[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => reg_127(7),
      I1 => select_ln66_reg_441(7),
      I2 => \select_ln67_reg_447_reg[7]_i_2_n_0\,
      O => select_ln67_fu_300_p3(7)
    );
\select_ln67_reg_447[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => select_ln66_reg_441(0),
      I1 => reg_127(0),
      I2 => select_ln66_reg_441(1),
      I3 => reg_127(1),
      O => \select_ln67_reg_447[7]_i_10_n_0\
    );
\select_ln67_reg_447[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => select_ln66_reg_441(6),
      I1 => reg_127(6),
      I2 => reg_127(7),
      I3 => select_ln66_reg_441(7),
      O => \select_ln67_reg_447[7]_i_3_n_0\
    );
\select_ln67_reg_447[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => select_ln66_reg_441(4),
      I1 => reg_127(4),
      I2 => reg_127(5),
      I3 => select_ln66_reg_441(5),
      O => \select_ln67_reg_447[7]_i_4_n_0\
    );
\select_ln67_reg_447[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => select_ln66_reg_441(2),
      I1 => reg_127(2),
      I2 => reg_127(3),
      I3 => select_ln66_reg_441(3),
      O => \select_ln67_reg_447[7]_i_5_n_0\
    );
\select_ln67_reg_447[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => select_ln66_reg_441(0),
      I1 => reg_127(0),
      I2 => reg_127(1),
      I3 => select_ln66_reg_441(1),
      O => \select_ln67_reg_447[7]_i_6_n_0\
    );
\select_ln67_reg_447[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => select_ln66_reg_441(6),
      I1 => reg_127(6),
      I2 => select_ln66_reg_441(7),
      I3 => reg_127(7),
      O => \select_ln67_reg_447[7]_i_7_n_0\
    );
\select_ln67_reg_447[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => select_ln66_reg_441(4),
      I1 => reg_127(4),
      I2 => select_ln66_reg_441(5),
      I3 => reg_127(5),
      O => \select_ln67_reg_447[7]_i_8_n_0\
    );
\select_ln67_reg_447[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => select_ln66_reg_441(2),
      I1 => reg_127(2),
      I2 => select_ln66_reg_441(3),
      I3 => reg_127(3),
      O => \select_ln67_reg_447[7]_i_9_n_0\
    );
\select_ln67_reg_447_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => select_ln67_fu_300_p3(0),
      Q => select_ln67_reg_447(0),
      R => '0'
    );
\select_ln67_reg_447_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => select_ln67_fu_300_p3(1),
      Q => select_ln67_reg_447(1),
      R => '0'
    );
\select_ln67_reg_447_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => select_ln67_fu_300_p3(2),
      Q => select_ln67_reg_447(2),
      R => '0'
    );
\select_ln67_reg_447_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => select_ln67_fu_300_p3(3),
      Q => select_ln67_reg_447(3),
      R => '0'
    );
\select_ln67_reg_447_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => select_ln67_fu_300_p3(4),
      Q => select_ln67_reg_447(4),
      R => '0'
    );
\select_ln67_reg_447_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => select_ln67_fu_300_p3(5),
      Q => select_ln67_reg_447(5),
      R => '0'
    );
\select_ln67_reg_447_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => select_ln67_fu_300_p3(6),
      Q => select_ln67_reg_447(6),
      R => '0'
    );
\select_ln67_reg_447_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_1_reg_4230,
      D => select_ln67_fu_300_p3(7),
      Q => select_ln67_reg_447(7),
      R => '0'
    );
\select_ln67_reg_447_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \select_ln67_reg_447_reg[7]_i_2_n_0\,
      CO(2) => \select_ln67_reg_447_reg[7]_i_2_n_1\,
      CO(1) => \select_ln67_reg_447_reg[7]_i_2_n_2\,
      CO(0) => \select_ln67_reg_447_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \select_ln67_reg_447[7]_i_3_n_0\,
      DI(2) => \select_ln67_reg_447[7]_i_4_n_0\,
      DI(1) => \select_ln67_reg_447[7]_i_5_n_0\,
      DI(0) => \select_ln67_reg_447[7]_i_6_n_0\,
      O(3 downto 0) => \NLW_select_ln67_reg_447_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \select_ln67_reg_447[7]_i_7_n_0\,
      S(2) => \select_ln67_reg_447[7]_i_8_n_0\,
      S(1) => \select_ln67_reg_447[7]_i_9_n_0\,
      S(0) => \select_ln67_reg_447[7]_i_10_n_0\
    );
\tmp_5_reg_399_pp0_iter2_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => add_ln63_2_reg_4060,
      CLK => ap_clk,
      D => tmp_6_fu_231_p3(8),
      Q => \tmp_5_reg_399_pp0_iter2_reg_reg[0]_srl2_n_0\
    );
\tmp_5_reg_399_pp0_iter2_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => add_ln63_2_reg_4060,
      CLK => ap_clk,
      D => tmp_6_fu_231_p3(9),
      Q => \tmp_5_reg_399_pp0_iter2_reg_reg[1]_srl2_n_0\
    );
\tmp_5_reg_399_pp0_iter2_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => add_ln63_2_reg_4060,
      CLK => ap_clk,
      D => tmp_6_fu_231_p3(10),
      Q => \tmp_5_reg_399_pp0_iter2_reg_reg[2]_srl2_n_0\
    );
\tmp_5_reg_399_pp0_iter2_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => add_ln63_2_reg_4060,
      CLK => ap_clk,
      D => tmp_6_fu_231_p3(11),
      Q => \tmp_5_reg_399_pp0_iter2_reg_reg[3]_srl2_n_0\
    );
\tmp_5_reg_399_pp0_iter2_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => add_ln63_2_reg_4060,
      CLK => ap_clk,
      D => tmp_6_fu_231_p3(12),
      Q => \tmp_5_reg_399_pp0_iter2_reg_reg[4]_srl2_n_0\
    );
\tmp_5_reg_399_pp0_iter2_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => add_ln63_2_reg_4060,
      CLK => ap_clk,
      D => tmp_6_fu_231_p3(13),
      Q => \tmp_5_reg_399_pp0_iter2_reg_reg[5]_srl2_n_0\
    );
\tmp_5_reg_399_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => \tmp_5_reg_399_pp0_iter2_reg_reg[0]_srl2_n_0\,
      Q => p_shl_fu_310_p3(6),
      R => '0'
    );
\tmp_5_reg_399_pp0_iter3_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => \tmp_5_reg_399_pp0_iter2_reg_reg[1]_srl2_n_0\,
      Q => p_shl_fu_310_p3(7),
      R => '0'
    );
\tmp_5_reg_399_pp0_iter3_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => \tmp_5_reg_399_pp0_iter2_reg_reg[2]_srl2_n_0\,
      Q => p_shl_fu_310_p3(8),
      R => '0'
    );
\tmp_5_reg_399_pp0_iter3_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => \tmp_5_reg_399_pp0_iter2_reg_reg[3]_srl2_n_0\,
      Q => p_shl_fu_310_p3(9),
      R => '0'
    );
\tmp_5_reg_399_pp0_iter3_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => \tmp_5_reg_399_pp0_iter2_reg_reg[4]_srl2_n_0\,
      Q => p_shl_fu_310_p3(10),
      R => '0'
    );
\tmp_5_reg_399_pp0_iter3_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln63_2_reg_4060,
      D => \tmp_5_reg_399_pp0_iter2_reg_reg[5]_srl2_n_0\,
      Q => p_shl_fu_310_p3(11),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8 is
  port (
    ap_enable_reg_pp0_iter0 : out STD_LOGIC;
    \icmp_ln76_reg_411_reg[0]_0\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 62 downto 0 );
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter2 : out STD_LOGIC;
    ap_enable_reg_pp0_iter3 : out STD_LOGIC;
    ap_enable_reg_pp0_iter10 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    din : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr13_out : out STD_LOGIC;
    we : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_0 : out STD_LOGIC;
    grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_cache_reg : out STD_LOGIC;
    gmem2_BREADY : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln76_reg_411_reg[0]_1\ : out STD_LOGIC;
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    gmem2_BVALID : in STD_LOGIC;
    ap_loop_init_int_reg : in STD_LOGIC;
    \indvar_flatten20_fu_92_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln76_reg_411_reg[0]_2\ : in STD_LOGIC;
    gmem2_AWREADY : in STD_LOGIC;
    gmem2_WREADY : in STD_LOGIC;
    \indvar_flatten20_fu_92_reg[0]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    re : in STD_LOGIC;
    mem_reg : in STD_LOGIC;
    re_1 : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_start : in STD_LOGIC;
    min_pool_image_temp_address0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln79_2_reg_446_reg[63]_0\ : in STD_LOGIC_VECTOR ( 62 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln76_1_fu_171_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln77_fu_371_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal add_ln79_1_fu_326_p2 : STD_LOGIC_VECTOR ( 63 downto 3 );
  signal add_ln79_2_fu_252_p2 : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal add_ln79_2_reg_446 : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal add_ln79_2_reg_4460 : STD_LOGIC;
  signal \add_ln79_2_reg_446[4]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln79_2_reg_446[4]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln79_2_reg_446[4]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln79_2_reg_446[8]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln79_2_reg_446[8]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln79_2_reg_446[8]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[40]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[44]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[48]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[52]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[52]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[52]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[56]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[60]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[60]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[60]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[60]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[63]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[63]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln79_2_reg_446_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal add_ln79_3_fu_234_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln79_3_reg_441[11]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln79_3_reg_441[11]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln79_3_reg_441[11]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln79_3_reg_441[11]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln79_3_reg_441[3]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln79_3_reg_441[3]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln79_3_reg_441[3]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln79_3_reg_441[3]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln79_3_reg_441[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln79_3_reg_441[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln79_3_reg_441[7]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln79_3_reg_441[7]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln79_3_reg_441_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln79_3_reg_441_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln79_3_reg_441_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln79_3_reg_441_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln79_3_reg_441_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln79_3_reg_441_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln79_3_reg_441_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln79_3_reg_441_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln79_3_reg_441_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln79_3_reg_441_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln79_3_reg_441_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal add_ln79_fu_321_p2 : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \ap_CS_fsm[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__2_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm16_out : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter10\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__2_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_3__0_n_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__2_n_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter3\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter3_i_1__2_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter3_i_2__0_n_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal \ap_loop_exit_ready_pp0_iter1_reg_i_1__2_n_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal \ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_0\ : STD_LOGIC;
  signal ap_sig_allocacmp_col_load : STD_LOGIC_VECTOR ( 0 to 0 );
  signal col_fu_84 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal col_fu_840 : STD_LOGIC;
  signal col_fu_84015_out : STD_LOGIC;
  signal col_load_reg_415 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal dout_vld_i_3_n_0 : STD_LOGIC;
  signal empty_41_fu_307_p20_out : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal empty_fu_279_p21_out : STD_LOGIC_VECTOR ( 14 downto 7 );
  signal \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_2__0_n_0\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal gmem2_addr_1_reg_463 : STD_LOGIC_VECTOR ( 62 downto 1 );
  signal gmem2_addr_1_reg_4630 : STD_LOGIC;
  signal \gmem2_addr_1_reg_463[13]_i_10_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463[13]_i_2_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463[13]_i_3_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463[13]_i_4_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463[13]_i_5_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463[13]_i_7_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463[13]_i_8_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463[13]_i_9_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463[5]_i_2_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463[5]_i_3_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463[5]_i_4_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463[5]_i_5_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463[9]_i_10_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463[9]_i_2_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463[9]_i_3_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463[9]_i_4_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463[9]_i_5_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463[9]_i_7_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463[9]_i_8_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463[9]_i_9_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[13]_i_6_n_1\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[13]_i_6_n_2\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[13]_i_6_n_3\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[33]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[33]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[33]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[37]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[37]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[37]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[41]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[41]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[41]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[41]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[45]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[45]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[45]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[45]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[49]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[49]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[49]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[49]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[53]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[53]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[53]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[53]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[57]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[57]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[57]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[57]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[61]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[61]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[61]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[61]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[9]_i_6_n_1\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[9]_i_6_n_2\ : STD_LOGIC;
  signal \gmem2_addr_1_reg_463_reg[9]_i_6_n_3\ : STD_LOGIC;
  signal gmem2_addr_reg_457 : STD_LOGIC_VECTOR ( 62 downto 1 );
  signal \gmem2_addr_reg_457[13]_i_10_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457[13]_i_11_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457[13]_i_12_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457[13]_i_2_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457[13]_i_3_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457[13]_i_4_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457[13]_i_5_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457[13]_i_8_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457[13]_i_9_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457[5]_i_2_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457[5]_i_3_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457[5]_i_4_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457[5]_i_5_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457[5]_i_7_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457[5]_i_8_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457[5]_i_9_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457[9]_i_10_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457[9]_i_2_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457[9]_i_3_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457[9]_i_4_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457[9]_i_5_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457[9]_i_7_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457[9]_i_8_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457[9]_i_9_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[13]_i_7_n_1\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[13]_i_7_n_2\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[13]_i_7_n_3\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[33]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[33]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[33]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[37]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[37]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[37]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[41]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[41]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[41]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[41]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[45]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[45]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[45]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[45]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[49]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[49]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[49]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[49]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[53]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[53]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[53]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[53]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[57]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[57]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[57]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[57]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[5]_i_6_n_1\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[5]_i_6_n_2\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[5]_i_6_n_3\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[61]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[61]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[61]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[61]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[9]_i_6_n_1\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[9]_i_6_n_2\ : STD_LOGIC;
  signal \gmem2_addr_reg_457_reg[9]_i_6_n_3\ : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_min_pool_image_temp_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal icmp_ln76_reg_411_pp0_iter1_reg : STD_LOGIC;
  signal \^icmp_ln76_reg_411_reg[0]_0\ : STD_LOGIC;
  signal icmp_ln77_reg_420 : STD_LOGIC;
  signal indvar_flatten20_fu_92 : STD_LOGIC;
  signal indvar_flatten20_fu_9211_out : STD_LOGIC;
  signal \indvar_flatten20_fu_92[11]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten20_fu_92[11]_i_8_n_0\ : STD_LOGIC;
  signal \indvar_flatten20_fu_92[11]_i_9_n_0\ : STD_LOGIC;
  signal \indvar_flatten20_fu_92_reg_n_0_[0]\ : STD_LOGIC;
  signal \indvar_flatten20_fu_92_reg_n_0_[10]\ : STD_LOGIC;
  signal \indvar_flatten20_fu_92_reg_n_0_[11]\ : STD_LOGIC;
  signal \indvar_flatten20_fu_92_reg_n_0_[1]\ : STD_LOGIC;
  signal \indvar_flatten20_fu_92_reg_n_0_[2]\ : STD_LOGIC;
  signal \indvar_flatten20_fu_92_reg_n_0_[3]\ : STD_LOGIC;
  signal \indvar_flatten20_fu_92_reg_n_0_[4]\ : STD_LOGIC;
  signal \indvar_flatten20_fu_92_reg_n_0_[5]\ : STD_LOGIC;
  signal \indvar_flatten20_fu_92_reg_n_0_[6]\ : STD_LOGIC;
  signal \indvar_flatten20_fu_92_reg_n_0_[7]\ : STD_LOGIC;
  signal \indvar_flatten20_fu_92_reg_n_0_[8]\ : STD_LOGIC;
  signal \indvar_flatten20_fu_92_reg_n_0_[9]\ : STD_LOGIC;
  signal \mem_reg_i_11__0_n_0\ : STD_LOGIC;
  signal \mem_reg_i_14__0_n_0\ : STD_LOGIC;
  signal \mem_reg_i_15__0_n_0\ : STD_LOGIC;
  signal \mem_reg_i_16__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_shl_fu_289_p3 : STD_LOGIC_VECTOR ( 14 downto 9 );
  signal row_fu_88 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal row_fu_880 : STD_LOGIC;
  signal select_ln76_1_fu_195_p3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal select_ln76_fu_208_p3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal select_ln76_reg_436 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \select_ln76_reg_436[5]_i_1_n_0\ : STD_LOGIC;
  signal \^we\ : STD_LOGIC;
  signal \^we_0\ : STD_LOGIC;
  signal zext_ln81_reg_474 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln79_2_reg_446_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln79_2_reg_446_reg[63]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln79_3_reg_441_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmem2_addr_1_reg_463_reg[13]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gmem2_addr_1_reg_463_reg[62]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmem2_addr_1_reg_463_reg[62]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmem2_addr_reg_457_reg[13]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmem2_addr_reg_457_reg[13]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmem2_addr_reg_457_reg[5]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gmem2_addr_reg_457_reg[62]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmem2_addr_reg_457_reg[62]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln79_2_reg_446_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln79_2_reg_446_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln79_2_reg_446_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln79_2_reg_446_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln79_2_reg_446_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln79_2_reg_446_reg[32]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln79_2_reg_446_reg[36]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln79_2_reg_446_reg[40]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln79_2_reg_446_reg[44]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln79_2_reg_446_reg[48]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln79_2_reg_446_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln79_2_reg_446_reg[52]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln79_2_reg_446_reg[56]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln79_2_reg_446_reg[60]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln79_2_reg_446_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln79_2_reg_446_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln79_3_reg_441_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln79_3_reg_441_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln79_3_reg_441_reg[7]_i_1\ : label is 35;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_2__0\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__2\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter3_i_2__0\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \col_fu_84[1]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \col_fu_84[2]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \col_fu_84[3]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \col_fu_84[4]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of dout_vld_i_3 : label is "soft_lutpair427";
  attribute ADDER_THRESHOLD of \gmem2_addr_1_reg_463_reg[13]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_1_reg_463_reg[13]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_1_reg_463_reg[17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_1_reg_463_reg[21]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_1_reg_463_reg[25]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_1_reg_463_reg[29]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_1_reg_463_reg[33]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_1_reg_463_reg[37]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_1_reg_463_reg[41]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_1_reg_463_reg[45]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_1_reg_463_reg[49]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_1_reg_463_reg[53]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_1_reg_463_reg[57]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_1_reg_463_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_1_reg_463_reg[61]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_1_reg_463_reg[62]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_1_reg_463_reg[9]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_1_reg_463_reg[9]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_reg_457_reg[13]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_reg_457_reg[13]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_reg_457_reg[13]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_reg_457_reg[17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_reg_457_reg[21]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_reg_457_reg[25]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_reg_457_reg[29]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_reg_457_reg[33]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_reg_457_reg[37]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_reg_457_reg[41]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_reg_457_reg[45]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_reg_457_reg[49]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_reg_457_reg[53]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_reg_457_reg[57]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_reg_457_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_reg_457_reg[5]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_reg_457_reg[61]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_reg_457_reg[62]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_reg_457_reg[9]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem2_addr_reg_457_reg[9]_i_6\ : label is 35;
  attribute SOFT_HLUTNM of \mem_reg_i_15__0\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \mem_reg_i_16__0\ : label is "soft_lutpair429";
begin
  Q(0) <= \^q\(0);
  ap_enable_reg_pp0_iter0 <= \^ap_enable_reg_pp0_iter0\;
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  ap_enable_reg_pp0_iter10 <= \^ap_enable_reg_pp0_iter10\;
  ap_enable_reg_pp0_iter2 <= \^ap_enable_reg_pp0_iter2\;
  ap_enable_reg_pp0_iter3 <= \^ap_enable_reg_pp0_iter3\;
  \icmp_ln76_reg_411_reg[0]_0\ <= \^icmp_ln76_reg_411_reg[0]_0\;
  we <= \^we\;
  we_0 <= \^we_0\;
\add_ln79_2_reg_446[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln77_reg_420,
      I1 => col_load_reg_415(2),
      I2 => \add_ln79_2_reg_446_reg[63]_0\(3),
      O => \add_ln79_2_reg_446[4]_i_2_n_0\
    );
\add_ln79_2_reg_446[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln77_reg_420,
      I1 => col_load_reg_415(1),
      I2 => \add_ln79_2_reg_446_reg[63]_0\(2),
      O => \add_ln79_2_reg_446[4]_i_3_n_0\
    );
\add_ln79_2_reg_446[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln77_reg_420,
      I1 => col_load_reg_415(0),
      I2 => \add_ln79_2_reg_446_reg[63]_0\(1),
      O => \add_ln79_2_reg_446[4]_i_4_n_0\
    );
\add_ln79_2_reg_446[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln77_reg_420,
      I1 => col_load_reg_415(5),
      I2 => \add_ln79_2_reg_446_reg[63]_0\(6),
      O => \add_ln79_2_reg_446[8]_i_2_n_0\
    );
\add_ln79_2_reg_446[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln77_reg_420,
      I1 => col_load_reg_415(4),
      I2 => \add_ln79_2_reg_446_reg[63]_0\(5),
      O => \add_ln79_2_reg_446[8]_i_3_n_0\
    );
\add_ln79_2_reg_446[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => icmp_ln77_reg_420,
      I1 => col_load_reg_415(3),
      I2 => \add_ln79_2_reg_446_reg[63]_0\(4),
      O => \add_ln79_2_reg_446[8]_i_4_n_0\
    );
\add_ln79_2_reg_446_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(10),
      Q => add_ln79_2_reg_446(10),
      R => '0'
    );
\add_ln79_2_reg_446_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(11),
      Q => add_ln79_2_reg_446(11),
      R => '0'
    );
\add_ln79_2_reg_446_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(12),
      Q => add_ln79_2_reg_446(12),
      R => '0'
    );
\add_ln79_2_reg_446_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln79_2_reg_446_reg[8]_i_1_n_0\,
      CO(3) => \add_ln79_2_reg_446_reg[12]_i_1_n_0\,
      CO(2) => \add_ln79_2_reg_446_reg[12]_i_1_n_1\,
      CO(1) => \add_ln79_2_reg_446_reg[12]_i_1_n_2\,
      CO(0) => \add_ln79_2_reg_446_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_2_fu_252_p2(12 downto 9),
      S(3 downto 0) => \add_ln79_2_reg_446_reg[63]_0\(11 downto 8)
    );
\add_ln79_2_reg_446_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(13),
      Q => add_ln79_2_reg_446(13),
      R => '0'
    );
\add_ln79_2_reg_446_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(14),
      Q => add_ln79_2_reg_446(14),
      R => '0'
    );
\add_ln79_2_reg_446_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(15),
      Q => add_ln79_2_reg_446(15),
      R => '0'
    );
\add_ln79_2_reg_446_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(16),
      Q => add_ln79_2_reg_446(16),
      R => '0'
    );
\add_ln79_2_reg_446_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln79_2_reg_446_reg[12]_i_1_n_0\,
      CO(3) => \add_ln79_2_reg_446_reg[16]_i_1_n_0\,
      CO(2) => \add_ln79_2_reg_446_reg[16]_i_1_n_1\,
      CO(1) => \add_ln79_2_reg_446_reg[16]_i_1_n_2\,
      CO(0) => \add_ln79_2_reg_446_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_2_fu_252_p2(16 downto 13),
      S(3 downto 0) => \add_ln79_2_reg_446_reg[63]_0\(15 downto 12)
    );
\add_ln79_2_reg_446_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(17),
      Q => add_ln79_2_reg_446(17),
      R => '0'
    );
\add_ln79_2_reg_446_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(18),
      Q => add_ln79_2_reg_446(18),
      R => '0'
    );
\add_ln79_2_reg_446_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(19),
      Q => add_ln79_2_reg_446(19),
      R => '0'
    );
\add_ln79_2_reg_446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(1),
      Q => add_ln79_2_reg_446(1),
      R => '0'
    );
\add_ln79_2_reg_446_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(20),
      Q => add_ln79_2_reg_446(20),
      R => '0'
    );
\add_ln79_2_reg_446_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln79_2_reg_446_reg[16]_i_1_n_0\,
      CO(3) => \add_ln79_2_reg_446_reg[20]_i_1_n_0\,
      CO(2) => \add_ln79_2_reg_446_reg[20]_i_1_n_1\,
      CO(1) => \add_ln79_2_reg_446_reg[20]_i_1_n_2\,
      CO(0) => \add_ln79_2_reg_446_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_2_fu_252_p2(20 downto 17),
      S(3 downto 0) => \add_ln79_2_reg_446_reg[63]_0\(19 downto 16)
    );
\add_ln79_2_reg_446_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(21),
      Q => add_ln79_2_reg_446(21),
      R => '0'
    );
\add_ln79_2_reg_446_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(22),
      Q => add_ln79_2_reg_446(22),
      R => '0'
    );
\add_ln79_2_reg_446_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(23),
      Q => add_ln79_2_reg_446(23),
      R => '0'
    );
\add_ln79_2_reg_446_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(24),
      Q => add_ln79_2_reg_446(24),
      R => '0'
    );
\add_ln79_2_reg_446_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln79_2_reg_446_reg[20]_i_1_n_0\,
      CO(3) => \add_ln79_2_reg_446_reg[24]_i_1_n_0\,
      CO(2) => \add_ln79_2_reg_446_reg[24]_i_1_n_1\,
      CO(1) => \add_ln79_2_reg_446_reg[24]_i_1_n_2\,
      CO(0) => \add_ln79_2_reg_446_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_2_fu_252_p2(24 downto 21),
      S(3 downto 0) => \add_ln79_2_reg_446_reg[63]_0\(23 downto 20)
    );
\add_ln79_2_reg_446_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(25),
      Q => add_ln79_2_reg_446(25),
      R => '0'
    );
\add_ln79_2_reg_446_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(26),
      Q => add_ln79_2_reg_446(26),
      R => '0'
    );
\add_ln79_2_reg_446_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(27),
      Q => add_ln79_2_reg_446(27),
      R => '0'
    );
\add_ln79_2_reg_446_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(28),
      Q => add_ln79_2_reg_446(28),
      R => '0'
    );
\add_ln79_2_reg_446_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln79_2_reg_446_reg[24]_i_1_n_0\,
      CO(3) => \add_ln79_2_reg_446_reg[28]_i_1_n_0\,
      CO(2) => \add_ln79_2_reg_446_reg[28]_i_1_n_1\,
      CO(1) => \add_ln79_2_reg_446_reg[28]_i_1_n_2\,
      CO(0) => \add_ln79_2_reg_446_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_2_fu_252_p2(28 downto 25),
      S(3 downto 0) => \add_ln79_2_reg_446_reg[63]_0\(27 downto 24)
    );
\add_ln79_2_reg_446_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(29),
      Q => add_ln79_2_reg_446(29),
      R => '0'
    );
\add_ln79_2_reg_446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(2),
      Q => add_ln79_2_reg_446(2),
      R => '0'
    );
\add_ln79_2_reg_446_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(30),
      Q => add_ln79_2_reg_446(30),
      R => '0'
    );
\add_ln79_2_reg_446_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(31),
      Q => add_ln79_2_reg_446(31),
      R => '0'
    );
\add_ln79_2_reg_446_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(32),
      Q => add_ln79_2_reg_446(32),
      R => '0'
    );
\add_ln79_2_reg_446_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln79_2_reg_446_reg[28]_i_1_n_0\,
      CO(3) => \add_ln79_2_reg_446_reg[32]_i_1_n_0\,
      CO(2) => \add_ln79_2_reg_446_reg[32]_i_1_n_1\,
      CO(1) => \add_ln79_2_reg_446_reg[32]_i_1_n_2\,
      CO(0) => \add_ln79_2_reg_446_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_2_fu_252_p2(32 downto 29),
      S(3 downto 0) => \add_ln79_2_reg_446_reg[63]_0\(31 downto 28)
    );
\add_ln79_2_reg_446_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(33),
      Q => add_ln79_2_reg_446(33),
      R => '0'
    );
\add_ln79_2_reg_446_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(34),
      Q => add_ln79_2_reg_446(34),
      R => '0'
    );
\add_ln79_2_reg_446_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(35),
      Q => add_ln79_2_reg_446(35),
      R => '0'
    );
\add_ln79_2_reg_446_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(36),
      Q => add_ln79_2_reg_446(36),
      R => '0'
    );
\add_ln79_2_reg_446_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln79_2_reg_446_reg[32]_i_1_n_0\,
      CO(3) => \add_ln79_2_reg_446_reg[36]_i_1_n_0\,
      CO(2) => \add_ln79_2_reg_446_reg[36]_i_1_n_1\,
      CO(1) => \add_ln79_2_reg_446_reg[36]_i_1_n_2\,
      CO(0) => \add_ln79_2_reg_446_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_2_fu_252_p2(36 downto 33),
      S(3 downto 0) => \add_ln79_2_reg_446_reg[63]_0\(35 downto 32)
    );
\add_ln79_2_reg_446_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(37),
      Q => add_ln79_2_reg_446(37),
      R => '0'
    );
\add_ln79_2_reg_446_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(38),
      Q => add_ln79_2_reg_446(38),
      R => '0'
    );
\add_ln79_2_reg_446_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(39),
      Q => add_ln79_2_reg_446(39),
      R => '0'
    );
\add_ln79_2_reg_446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(3),
      Q => add_ln79_2_reg_446(3),
      R => '0'
    );
\add_ln79_2_reg_446_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(40),
      Q => add_ln79_2_reg_446(40),
      R => '0'
    );
\add_ln79_2_reg_446_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln79_2_reg_446_reg[36]_i_1_n_0\,
      CO(3) => \add_ln79_2_reg_446_reg[40]_i_1_n_0\,
      CO(2) => \add_ln79_2_reg_446_reg[40]_i_1_n_1\,
      CO(1) => \add_ln79_2_reg_446_reg[40]_i_1_n_2\,
      CO(0) => \add_ln79_2_reg_446_reg[40]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_2_fu_252_p2(40 downto 37),
      S(3 downto 0) => \add_ln79_2_reg_446_reg[63]_0\(39 downto 36)
    );
\add_ln79_2_reg_446_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(41),
      Q => add_ln79_2_reg_446(41),
      R => '0'
    );
\add_ln79_2_reg_446_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(42),
      Q => add_ln79_2_reg_446(42),
      R => '0'
    );
\add_ln79_2_reg_446_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(43),
      Q => add_ln79_2_reg_446(43),
      R => '0'
    );
\add_ln79_2_reg_446_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(44),
      Q => add_ln79_2_reg_446(44),
      R => '0'
    );
\add_ln79_2_reg_446_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln79_2_reg_446_reg[40]_i_1_n_0\,
      CO(3) => \add_ln79_2_reg_446_reg[44]_i_1_n_0\,
      CO(2) => \add_ln79_2_reg_446_reg[44]_i_1_n_1\,
      CO(1) => \add_ln79_2_reg_446_reg[44]_i_1_n_2\,
      CO(0) => \add_ln79_2_reg_446_reg[44]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_2_fu_252_p2(44 downto 41),
      S(3 downto 0) => \add_ln79_2_reg_446_reg[63]_0\(43 downto 40)
    );
\add_ln79_2_reg_446_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(45),
      Q => add_ln79_2_reg_446(45),
      R => '0'
    );
\add_ln79_2_reg_446_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(46),
      Q => add_ln79_2_reg_446(46),
      R => '0'
    );
\add_ln79_2_reg_446_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(47),
      Q => add_ln79_2_reg_446(47),
      R => '0'
    );
\add_ln79_2_reg_446_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(48),
      Q => add_ln79_2_reg_446(48),
      R => '0'
    );
\add_ln79_2_reg_446_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln79_2_reg_446_reg[44]_i_1_n_0\,
      CO(3) => \add_ln79_2_reg_446_reg[48]_i_1_n_0\,
      CO(2) => \add_ln79_2_reg_446_reg[48]_i_1_n_1\,
      CO(1) => \add_ln79_2_reg_446_reg[48]_i_1_n_2\,
      CO(0) => \add_ln79_2_reg_446_reg[48]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_2_fu_252_p2(48 downto 45),
      S(3 downto 0) => \add_ln79_2_reg_446_reg[63]_0\(47 downto 44)
    );
\add_ln79_2_reg_446_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(49),
      Q => add_ln79_2_reg_446(49),
      R => '0'
    );
\add_ln79_2_reg_446_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(4),
      Q => add_ln79_2_reg_446(4),
      R => '0'
    );
\add_ln79_2_reg_446_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln79_2_reg_446_reg[4]_i_1_n_0\,
      CO(2) => \add_ln79_2_reg_446_reg[4]_i_1_n_1\,
      CO(1) => \add_ln79_2_reg_446_reg[4]_i_1_n_2\,
      CO(0) => \add_ln79_2_reg_446_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \add_ln79_2_reg_446_reg[63]_0\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => add_ln79_2_fu_252_p2(4 downto 1),
      S(3) => \add_ln79_2_reg_446[4]_i_2_n_0\,
      S(2) => \add_ln79_2_reg_446[4]_i_3_n_0\,
      S(1) => \add_ln79_2_reg_446[4]_i_4_n_0\,
      S(0) => \add_ln79_2_reg_446_reg[63]_0\(0)
    );
\add_ln79_2_reg_446_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(50),
      Q => add_ln79_2_reg_446(50),
      R => '0'
    );
\add_ln79_2_reg_446_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(51),
      Q => add_ln79_2_reg_446(51),
      R => '0'
    );
\add_ln79_2_reg_446_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(52),
      Q => add_ln79_2_reg_446(52),
      R => '0'
    );
\add_ln79_2_reg_446_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln79_2_reg_446_reg[48]_i_1_n_0\,
      CO(3) => \add_ln79_2_reg_446_reg[52]_i_1_n_0\,
      CO(2) => \add_ln79_2_reg_446_reg[52]_i_1_n_1\,
      CO(1) => \add_ln79_2_reg_446_reg[52]_i_1_n_2\,
      CO(0) => \add_ln79_2_reg_446_reg[52]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_2_fu_252_p2(52 downto 49),
      S(3 downto 0) => \add_ln79_2_reg_446_reg[63]_0\(51 downto 48)
    );
\add_ln79_2_reg_446_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(53),
      Q => add_ln79_2_reg_446(53),
      R => '0'
    );
\add_ln79_2_reg_446_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(54),
      Q => add_ln79_2_reg_446(54),
      R => '0'
    );
\add_ln79_2_reg_446_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(55),
      Q => add_ln79_2_reg_446(55),
      R => '0'
    );
\add_ln79_2_reg_446_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(56),
      Q => add_ln79_2_reg_446(56),
      R => '0'
    );
\add_ln79_2_reg_446_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln79_2_reg_446_reg[52]_i_1_n_0\,
      CO(3) => \add_ln79_2_reg_446_reg[56]_i_1_n_0\,
      CO(2) => \add_ln79_2_reg_446_reg[56]_i_1_n_1\,
      CO(1) => \add_ln79_2_reg_446_reg[56]_i_1_n_2\,
      CO(0) => \add_ln79_2_reg_446_reg[56]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_2_fu_252_p2(56 downto 53),
      S(3 downto 0) => \add_ln79_2_reg_446_reg[63]_0\(55 downto 52)
    );
\add_ln79_2_reg_446_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(57),
      Q => add_ln79_2_reg_446(57),
      R => '0'
    );
\add_ln79_2_reg_446_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(58),
      Q => add_ln79_2_reg_446(58),
      R => '0'
    );
\add_ln79_2_reg_446_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(59),
      Q => add_ln79_2_reg_446(59),
      R => '0'
    );
\add_ln79_2_reg_446_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(5),
      Q => add_ln79_2_reg_446(5),
      R => '0'
    );
\add_ln79_2_reg_446_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(60),
      Q => add_ln79_2_reg_446(60),
      R => '0'
    );
\add_ln79_2_reg_446_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln79_2_reg_446_reg[56]_i_1_n_0\,
      CO(3) => \add_ln79_2_reg_446_reg[60]_i_1_n_0\,
      CO(2) => \add_ln79_2_reg_446_reg[60]_i_1_n_1\,
      CO(1) => \add_ln79_2_reg_446_reg[60]_i_1_n_2\,
      CO(0) => \add_ln79_2_reg_446_reg[60]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_2_fu_252_p2(60 downto 57),
      S(3 downto 0) => \add_ln79_2_reg_446_reg[63]_0\(59 downto 56)
    );
\add_ln79_2_reg_446_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(61),
      Q => add_ln79_2_reg_446(61),
      R => '0'
    );
\add_ln79_2_reg_446_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(62),
      Q => add_ln79_2_reg_446(62),
      R => '0'
    );
\add_ln79_2_reg_446_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(63),
      Q => add_ln79_2_reg_446(63),
      R => '0'
    );
\add_ln79_2_reg_446_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln79_2_reg_446_reg[60]_i_1_n_0\,
      CO(3 downto 2) => \NLW_add_ln79_2_reg_446_reg[63]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln79_2_reg_446_reg[63]_i_1_n_2\,
      CO(0) => \add_ln79_2_reg_446_reg[63]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln79_2_reg_446_reg[63]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln79_2_fu_252_p2(63 downto 61),
      S(3) => '0',
      S(2 downto 0) => \add_ln79_2_reg_446_reg[63]_0\(62 downto 60)
    );
\add_ln79_2_reg_446_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(6),
      Q => add_ln79_2_reg_446(6),
      R => '0'
    );
\add_ln79_2_reg_446_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(7),
      Q => add_ln79_2_reg_446(7),
      R => '0'
    );
\add_ln79_2_reg_446_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(8),
      Q => add_ln79_2_reg_446(8),
      R => '0'
    );
\add_ln79_2_reg_446_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln79_2_reg_446_reg[4]_i_1_n_0\,
      CO(3) => \add_ln79_2_reg_446_reg[8]_i_1_n_0\,
      CO(2) => \add_ln79_2_reg_446_reg[8]_i_1_n_1\,
      CO(1) => \add_ln79_2_reg_446_reg[8]_i_1_n_2\,
      CO(0) => \add_ln79_2_reg_446_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \add_ln79_2_reg_446_reg[63]_0\(6 downto 4),
      O(3 downto 0) => add_ln79_2_fu_252_p2(8 downto 5),
      S(3) => \add_ln79_2_reg_446_reg[63]_0\(7),
      S(2) => \add_ln79_2_reg_446[8]_i_2_n_0\,
      S(1) => \add_ln79_2_reg_446[8]_i_3_n_0\,
      S(0) => \add_ln79_2_reg_446[8]_i_4_n_0\
    );
\add_ln79_2_reg_446_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_2_fu_252_p2(9),
      Q => add_ln79_2_reg_446(9),
      R => '0'
    );
\add_ln79_3_reg_441[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(14),
      O => \add_ln79_3_reg_441[11]_i_2_n_0\
    );
\add_ln79_3_reg_441[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(13),
      O => \add_ln79_3_reg_441[11]_i_3_n_0\
    );
\add_ln79_3_reg_441[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(12),
      O => \add_ln79_3_reg_441[11]_i_4_n_0\
    );
\add_ln79_3_reg_441[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(11),
      O => \add_ln79_3_reg_441[11]_i_5_n_0\
    );
\add_ln79_3_reg_441[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => col_load_reg_415(3),
      I1 => icmp_ln77_reg_420,
      O => select_ln76_fu_208_p3(3)
    );
\add_ln79_3_reg_441[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => col_load_reg_415(2),
      I1 => icmp_ln77_reg_420,
      O => select_ln76_fu_208_p3(2)
    );
\add_ln79_3_reg_441[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => col_load_reg_415(1),
      I1 => icmp_ln77_reg_420,
      O => select_ln76_fu_208_p3(1)
    );
\add_ln79_3_reg_441[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => col_load_reg_415(0),
      I1 => icmp_ln77_reg_420,
      O => select_ln76_fu_208_p3(0)
    );
\add_ln79_3_reg_441[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => icmp_ln77_reg_420,
      I1 => col_load_reg_415(3),
      I2 => p_shl_fu_289_p3(12),
      O => \add_ln79_3_reg_441[3]_i_6_n_0\
    );
\add_ln79_3_reg_441[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => icmp_ln77_reg_420,
      I1 => col_load_reg_415(2),
      I2 => p_shl_fu_289_p3(11),
      O => \add_ln79_3_reg_441[3]_i_7_n_0\
    );
\add_ln79_3_reg_441[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => icmp_ln77_reg_420,
      I1 => col_load_reg_415(1),
      I2 => p_shl_fu_289_p3(10),
      O => \add_ln79_3_reg_441[3]_i_8_n_0\
    );
\add_ln79_3_reg_441[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => icmp_ln77_reg_420,
      I1 => col_load_reg_415(0),
      I2 => p_shl_fu_289_p3(9),
      O => \add_ln79_3_reg_441[3]_i_9_n_0\
    );
\add_ln79_3_reg_441[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => col_load_reg_415(5),
      I1 => icmp_ln77_reg_420,
      O => select_ln76_fu_208_p3(5)
    );
\add_ln79_3_reg_441[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => col_load_reg_415(4),
      I1 => icmp_ln77_reg_420,
      O => select_ln76_fu_208_p3(4)
    );
\add_ln79_3_reg_441[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(10),
      O => \add_ln79_3_reg_441[7]_i_4_n_0\
    );
\add_ln79_3_reg_441[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(9),
      O => \add_ln79_3_reg_441[7]_i_5_n_0\
    );
\add_ln79_3_reg_441[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => icmp_ln77_reg_420,
      I1 => col_load_reg_415(5),
      I2 => p_shl_fu_289_p3(14),
      O => \add_ln79_3_reg_441[7]_i_6_n_0\
    );
\add_ln79_3_reg_441[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => icmp_ln77_reg_420,
      I1 => col_load_reg_415(4),
      I2 => p_shl_fu_289_p3(13),
      O => \add_ln79_3_reg_441[7]_i_7_n_0\
    );
\add_ln79_3_reg_441_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_3_fu_234_p2(0),
      Q => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_min_pool_image_temp_address0(0),
      R => '0'
    );
\add_ln79_3_reg_441_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_3_fu_234_p2(10),
      Q => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_min_pool_image_temp_address0(10),
      R => '0'
    );
\add_ln79_3_reg_441_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_3_fu_234_p2(11),
      Q => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_min_pool_image_temp_address0(11),
      R => '0'
    );
\add_ln79_3_reg_441_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln79_3_reg_441_reg[7]_i_1_n_0\,
      CO(3) => \NLW_add_ln79_3_reg_441_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln79_3_reg_441_reg[11]_i_1_n_1\,
      CO(1) => \add_ln79_3_reg_441_reg[11]_i_1_n_2\,
      CO(0) => \add_ln79_3_reg_441_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_shl_fu_289_p3(13 downto 11),
      O(3 downto 0) => add_ln79_3_fu_234_p2(11 downto 8),
      S(3) => \add_ln79_3_reg_441[11]_i_2_n_0\,
      S(2) => \add_ln79_3_reg_441[11]_i_3_n_0\,
      S(1) => \add_ln79_3_reg_441[11]_i_4_n_0\,
      S(0) => \add_ln79_3_reg_441[11]_i_5_n_0\
    );
\add_ln79_3_reg_441_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_3_fu_234_p2(1),
      Q => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_min_pool_image_temp_address0(1),
      R => '0'
    );
\add_ln79_3_reg_441_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_3_fu_234_p2(2),
      Q => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_min_pool_image_temp_address0(2),
      R => '0'
    );
\add_ln79_3_reg_441_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_3_fu_234_p2(3),
      Q => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_min_pool_image_temp_address0(3),
      R => '0'
    );
\add_ln79_3_reg_441_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln79_3_reg_441_reg[3]_i_1_n_0\,
      CO(2) => \add_ln79_3_reg_441_reg[3]_i_1_n_1\,
      CO(1) => \add_ln79_3_reg_441_reg[3]_i_1_n_2\,
      CO(0) => \add_ln79_3_reg_441_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => select_ln76_fu_208_p3(3 downto 0),
      O(3 downto 0) => add_ln79_3_fu_234_p2(3 downto 0),
      S(3) => \add_ln79_3_reg_441[3]_i_6_n_0\,
      S(2) => \add_ln79_3_reg_441[3]_i_7_n_0\,
      S(1) => \add_ln79_3_reg_441[3]_i_8_n_0\,
      S(0) => \add_ln79_3_reg_441[3]_i_9_n_0\
    );
\add_ln79_3_reg_441_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_3_fu_234_p2(4),
      Q => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_min_pool_image_temp_address0(4),
      R => '0'
    );
\add_ln79_3_reg_441_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_3_fu_234_p2(5),
      Q => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_min_pool_image_temp_address0(5),
      R => '0'
    );
\add_ln79_3_reg_441_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_3_fu_234_p2(6),
      Q => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_min_pool_image_temp_address0(6),
      R => '0'
    );
\add_ln79_3_reg_441_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_3_fu_234_p2(7),
      Q => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_min_pool_image_temp_address0(7),
      R => '0'
    );
\add_ln79_3_reg_441_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln79_3_reg_441_reg[3]_i_1_n_0\,
      CO(3) => \add_ln79_3_reg_441_reg[7]_i_1_n_0\,
      CO(2) => \add_ln79_3_reg_441_reg[7]_i_1_n_1\,
      CO(1) => \add_ln79_3_reg_441_reg[7]_i_1_n_2\,
      CO(0) => \add_ln79_3_reg_441_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => p_shl_fu_289_p3(10 downto 9),
      DI(1 downto 0) => select_ln76_fu_208_p3(5 downto 4),
      O(3 downto 0) => add_ln79_3_fu_234_p2(7 downto 4),
      S(3) => \add_ln79_3_reg_441[7]_i_4_n_0\,
      S(2) => \add_ln79_3_reg_441[7]_i_5_n_0\,
      S(1) => \add_ln79_3_reg_441[7]_i_6_n_0\,
      S(0) => \add_ln79_3_reg_441[7]_i_7_n_0\
    );
\add_ln79_3_reg_441_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_3_fu_234_p2(8),
      Q => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_min_pool_image_temp_address0(8),
      R => '0'
    );
\add_ln79_3_reg_441_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => add_ln79_3_fu_234_p2(9),
      Q => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_min_pool_image_temp_address0(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFCCCCFFCCFFCC"
    )
        port map (
      I0 => ap_loop_init_int_reg,
      I1 => \ap_CS_fsm[0]_i_3__1_n_0\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => \indvar_flatten20_fu_92_reg[0]_0\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4040F040"
    )
        port map (
      I0 => \icmp_ln76_reg_411_reg[0]_2\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \^ap_enable_reg_pp0_iter3\,
      I4 => gmem2_BVALID,
      I5 => \ap_CS_fsm[0]_i_4__0_n_0\,
      O => \ap_CS_fsm[0]_i_3__1_n_0\
    );
\ap_CS_fsm[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404000400000004"
    )
        port map (
      I0 => \icmp_ln76_reg_411_reg[0]_2\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => \^ap_enable_reg_pp0_iter3\,
      I4 => \^ap_enable_reg_pp0_iter2\,
      I5 => icmp_ln76_reg_411_pp0_iter1_reg,
      O => \ap_CS_fsm[0]_i_4__0_n_0\
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF40C0"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => gmem2_WREADY,
      I4 => \ap_CS_fsm[1]_i_2__2_n_0\,
      I5 => \ap_CS_fsm[1]_i_3__2_n_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008C8800000000"
    )
        port map (
      I0 => \icmp_ln76_reg_411_reg[0]_2\,
      I1 => \indvar_flatten20_fu_92_reg[0]_1\,
      I2 => icmp_ln76_reg_411_pp0_iter1_reg,
      I3 => \^ap_enable_reg_pp0_iter2\,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \ap_CS_fsm[1]_i_2__2_n_0\
    );
\ap_CS_fsm[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808000808C800080"
    )
        port map (
      I0 => gmem2_WREADY,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => \^ap_enable_reg_pp0_iter3\,
      I4 => gmem2_BVALID,
      I5 => \^ap_enable_reg_pp0_iter2\,
      O => \ap_CS_fsm[1]_i_3__2_n_0\
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0808AA08"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^ap_enable_reg_pp0_iter2\,
      I2 => gmem2_BVALID,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => gmem2_WREADY,
      I5 => add_ln79_2_reg_4460,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCCDDCCDDCCFDCC"
    )
        port map (
      I0 => \indvar_flatten20_fu_92_reg[0]_0\,
      I1 => gmem2_addr_1_reg_4630,
      I2 => \^ap_enable_reg_pp0_iter0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => \^icmp_ln76_reg_411_reg[0]_0\,
      I5 => gmem2_AWREADY,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => reset
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => reset
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(0),
      R => reset
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage3,
      R => reset
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_enable_reg_pp0_iter0\,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => reset
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A8000008A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_enable_reg_pp0_iter0\,
      I2 => \^ap_enable_reg_pp0_iter10\,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => \ap_enable_reg_pp0_iter1_i_2__0_n_0\,
      I5 => \ap_enable_reg_pp0_iter1_i_3__0_n_0\,
      O => \ap_enable_reg_pp0_iter1_i_1__2_n_0\
    );
\ap_enable_reg_pp0_iter1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \icmp_ln76_reg_411_reg[0]_2\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => \ap_enable_reg_pp0_iter1_i_2__0_n_0\
    );
\ap_enable_reg_pp0_iter1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"75FF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => gmem2_WREADY,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => \^icmp_ln76_reg_411_reg[0]_0\,
      O => \ap_enable_reg_pp0_iter1_i_3__0_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__2_n_0\,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => \^ap_enable_reg_pp0_iter10\,
      I2 => \^ap_enable_reg_pp0_iter2\,
      O => \ap_enable_reg_pp0_iter2_i_1__2_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__2_n_0\,
      Q => \^ap_enable_reg_pp0_iter2\,
      R => reset
    );
\ap_enable_reg_pp0_iter3_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A008A8A80808080"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_enable_reg_pp0_iter2\,
      I2 => \^ap_enable_reg_pp0_iter10\,
      I3 => \ap_enable_reg_pp0_iter3_i_2__0_n_0\,
      I4 => gmem2_BVALID,
      I5 => \^ap_enable_reg_pp0_iter3\,
      O => \ap_enable_reg_pp0_iter3_i_1__2_n_0\
    );
\ap_enable_reg_pp0_iter3_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => gmem2_WREADY,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \ap_enable_reg_pp0_iter3_i_2__0_n_0\
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter3_i_1__2_n_0\,
      Q => \^ap_enable_reg_pp0_iter3\,
      R => '0'
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E222222"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => \^ap_enable_reg_pp0_iter10\,
      I2 => flow_control_loop_pipe_sequential_init_U_n_0,
      I3 => \^icmp_ln76_reg_411_reg[0]_0\,
      I4 => \^ap_enable_reg_pp0_iter0\,
      I5 => ap_NS_fsm16_out,
      O => \ap_loop_exit_ready_pp0_iter1_reg_i_1__2_n_0\
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \indvar_flatten20_fu_92_reg[0]_1\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => icmp_ln76_reg_411_pp0_iter1_reg,
      I4 => \^ap_enable_reg_pp0_iter2\,
      I5 => \icmp_ln76_reg_411_reg[0]_2\,
      O => ap_NS_fsm16_out
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_exit_ready_pp0_iter1_reg_i_1__2_n_0\,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
\ap_loop_exit_ready_pp0_iter2_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => \^ap_enable_reg_pp0_iter10\,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_NS_fsm16_out,
      O => \ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_0\
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_0\,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
\col_fu_84[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => select_ln76_reg_436(0),
      O => add_ln77_fu_371_p2(0)
    );
\col_fu_84[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln76_reg_436(0),
      I1 => select_ln76_reg_436(1),
      O => add_ln77_fu_371_p2(1)
    );
\col_fu_84[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => select_ln76_reg_436(0),
      I1 => select_ln76_reg_436(1),
      I2 => select_ln76_reg_436(2),
      O => add_ln77_fu_371_p2(2)
    );
\col_fu_84[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => select_ln76_reg_436(1),
      I1 => select_ln76_reg_436(0),
      I2 => select_ln76_reg_436(2),
      I3 => select_ln76_reg_436(3),
      O => add_ln77_fu_371_p2(3)
    );
\col_fu_84[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => select_ln76_reg_436(2),
      I1 => select_ln76_reg_436(0),
      I2 => select_ln76_reg_436(1),
      I3 => select_ln76_reg_436(3),
      I4 => select_ln76_reg_436(4),
      O => add_ln77_fu_371_p2(4)
    );
\col_fu_84[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000008000800"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter0\,
      I1 => gmem2_AWREADY,
      I2 => \^icmp_ln76_reg_411_reg[0]_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => gmem2_WREADY,
      I5 => \^ap_enable_reg_pp0_iter1\,
      O => col_fu_84015_out
    );
\col_fu_84[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => select_ln76_reg_436(3),
      I1 => select_ln76_reg_436(1),
      I2 => select_ln76_reg_436(0),
      I3 => select_ln76_reg_436(2),
      I4 => select_ln76_reg_436(4),
      I5 => select_ln76_reg_436(5),
      O => add_ln77_fu_371_p2(5)
    );
\col_fu_84_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => col_fu_84015_out,
      D => add_ln77_fu_371_p2(0),
      Q => col_fu_84(0),
      R => col_fu_840
    );
\col_fu_84_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => col_fu_84015_out,
      D => add_ln77_fu_371_p2(1),
      Q => col_fu_84(1),
      R => col_fu_840
    );
\col_fu_84_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => col_fu_84015_out,
      D => add_ln77_fu_371_p2(2),
      Q => col_fu_84(2),
      R => col_fu_840
    );
\col_fu_84_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => col_fu_84015_out,
      D => add_ln77_fu_371_p2(3),
      Q => col_fu_84(3),
      R => col_fu_840
    );
\col_fu_84_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => col_fu_84015_out,
      D => add_ln77_fu_371_p2(4),
      Q => col_fu_84(4),
      R => col_fu_840
    );
\col_fu_84_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => col_fu_84015_out,
      D => add_ln77_fu_371_p2(5),
      Q => col_fu_84(5),
      R => col_fu_840
    );
\col_load_reg_415_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_9211_out,
      D => ap_sig_allocacmp_col_load(0),
      Q => col_load_reg_415(0),
      R => '0'
    );
\col_load_reg_415_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_9211_out,
      D => col_fu_84(1),
      Q => col_load_reg_415(1),
      R => flow_control_loop_pipe_sequential_init_U_n_27
    );
\col_load_reg_415_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_9211_out,
      D => col_fu_84(2),
      Q => col_load_reg_415(2),
      R => flow_control_loop_pipe_sequential_init_U_n_27
    );
\col_load_reg_415_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_9211_out,
      D => col_fu_84(3),
      Q => col_load_reg_415(3),
      R => flow_control_loop_pipe_sequential_init_U_n_27
    );
\col_load_reg_415_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_9211_out,
      D => col_fu_84(4),
      Q => col_load_reg_415(4),
      R => flow_control_loop_pipe_sequential_init_U_n_27
    );
\col_load_reg_415_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_9211_out,
      D => col_fu_84(5),
      Q => col_load_reg_415(5),
      R => flow_control_loop_pipe_sequential_init_U_n_27
    );
\dout_vld_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222222222222222"
    )
        port map (
      I0 => mem_reg,
      I1 => dout_vld_i_3_n_0,
      I2 => gmem2_BVALID,
      I3 => \^ap_enable_reg_pp0_iter2\,
      I4 => \^q\(0),
      I5 => \indvar_flatten20_fu_92_reg[0]_0\,
      O => gmem2_BREADY
    );
dout_vld_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF7F7F"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3\,
      I1 => gmem2_BVALID,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      O => dout_vld_i_3_n_0
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^we_0\,
      I1 => re_1,
      O => E(0)
    );
\fifo_depth_gt1_gen.mOutPtr[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^we\,
      I1 => re,
      O => mOutPtr13_out
    );
\fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A8A8A00"
    )
        port map (
      I0 => gmem2_AWREADY,
      I1 => col_fu_84015_out,
      I2 => \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_2__0_n_0\,
      I3 => \ap_CS_fsm_reg[0]_0\(2),
      I4 => \ap_CS_fsm_reg[0]_0\(1),
      O => \^we_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => gmem2_AWREADY,
      I2 => gmem2_WREADY,
      I3 => \^ap_enable_reg_pp0_iter1\,
      O => \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_2__0_n_0\
    );
\fifo_depth_gt1_gen.mem_reg[2][10]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(10),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(10),
      O => \in\(10)
    );
\fifo_depth_gt1_gen.mem_reg[2][11]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(11),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(11),
      O => \in\(11)
    );
\fifo_depth_gt1_gen.mem_reg[2][12]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(12),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(12),
      O => \in\(12)
    );
\fifo_depth_gt1_gen.mem_reg[2][13]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(13),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(13),
      O => \in\(13)
    );
\fifo_depth_gt1_gen.mem_reg[2][14]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(14),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(14),
      O => \in\(14)
    );
\fifo_depth_gt1_gen.mem_reg[2][15]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(15),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(15),
      O => \in\(15)
    );
\fifo_depth_gt1_gen.mem_reg[2][16]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(16),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(16),
      O => \in\(16)
    );
\fifo_depth_gt1_gen.mem_reg[2][17]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(17),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(17),
      O => \in\(17)
    );
\fifo_depth_gt1_gen.mem_reg[2][18]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(18),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(18),
      O => \in\(18)
    );
\fifo_depth_gt1_gen.mem_reg[2][19]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(19),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(19),
      O => \in\(19)
    );
\fifo_depth_gt1_gen.mem_reg[2][1]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(1),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(1),
      O => \in\(1)
    );
\fifo_depth_gt1_gen.mem_reg[2][20]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(20),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(20),
      O => \in\(20)
    );
\fifo_depth_gt1_gen.mem_reg[2][21]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(21),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(21),
      O => \in\(21)
    );
\fifo_depth_gt1_gen.mem_reg[2][22]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(22),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(22),
      O => \in\(22)
    );
\fifo_depth_gt1_gen.mem_reg[2][23]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(23),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(23),
      O => \in\(23)
    );
\fifo_depth_gt1_gen.mem_reg[2][24]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(24),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(24),
      O => \in\(24)
    );
\fifo_depth_gt1_gen.mem_reg[2][25]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(25),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(25),
      O => \in\(25)
    );
\fifo_depth_gt1_gen.mem_reg[2][26]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(26),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(26),
      O => \in\(26)
    );
\fifo_depth_gt1_gen.mem_reg[2][27]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(27),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(27),
      O => \in\(27)
    );
\fifo_depth_gt1_gen.mem_reg[2][28]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(28),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(28),
      O => \in\(28)
    );
\fifo_depth_gt1_gen.mem_reg[2][29]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(29),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(29),
      O => \in\(29)
    );
\fifo_depth_gt1_gen.mem_reg[2][2]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(2),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(2),
      O => \in\(2)
    );
\fifo_depth_gt1_gen.mem_reg[2][30]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(30),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(30),
      O => \in\(30)
    );
\fifo_depth_gt1_gen.mem_reg[2][31]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(31),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(31),
      O => \in\(31)
    );
\fifo_depth_gt1_gen.mem_reg[2][32]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(32),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(32),
      O => \in\(32)
    );
\fifo_depth_gt1_gen.mem_reg[2][33]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(33),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(33),
      O => \in\(33)
    );
\fifo_depth_gt1_gen.mem_reg[2][34]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(34),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(34),
      O => \in\(34)
    );
\fifo_depth_gt1_gen.mem_reg[2][35]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(35),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(35),
      O => \in\(35)
    );
\fifo_depth_gt1_gen.mem_reg[2][36]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(36),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(36),
      O => \in\(36)
    );
\fifo_depth_gt1_gen.mem_reg[2][37]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(37),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(37),
      O => \in\(37)
    );
\fifo_depth_gt1_gen.mem_reg[2][38]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(38),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(38),
      O => \in\(38)
    );
\fifo_depth_gt1_gen.mem_reg[2][39]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(39),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(39),
      O => \in\(39)
    );
\fifo_depth_gt1_gen.mem_reg[2][3]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(3),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(3),
      O => \in\(3)
    );
\fifo_depth_gt1_gen.mem_reg[2][40]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(40),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(40),
      O => \in\(40)
    );
\fifo_depth_gt1_gen.mem_reg[2][41]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(41),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(41),
      O => \in\(41)
    );
\fifo_depth_gt1_gen.mem_reg[2][42]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(42),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(42),
      O => \in\(42)
    );
\fifo_depth_gt1_gen.mem_reg[2][43]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(43),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(43),
      O => \in\(43)
    );
\fifo_depth_gt1_gen.mem_reg[2][44]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(44),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(44),
      O => \in\(44)
    );
\fifo_depth_gt1_gen.mem_reg[2][45]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(45),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(45),
      O => \in\(45)
    );
\fifo_depth_gt1_gen.mem_reg[2][46]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(46),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(46),
      O => \in\(46)
    );
\fifo_depth_gt1_gen.mem_reg[2][47]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(47),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(47),
      O => \in\(47)
    );
\fifo_depth_gt1_gen.mem_reg[2][48]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(48),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(48),
      O => \in\(48)
    );
\fifo_depth_gt1_gen.mem_reg[2][49]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(49),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(49),
      O => \in\(49)
    );
\fifo_depth_gt1_gen.mem_reg[2][4]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(4),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(4),
      O => \in\(4)
    );
\fifo_depth_gt1_gen.mem_reg[2][50]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(50),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(50),
      O => \in\(50)
    );
\fifo_depth_gt1_gen.mem_reg[2][51]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(51),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(51),
      O => \in\(51)
    );
\fifo_depth_gt1_gen.mem_reg[2][52]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(52),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(52),
      O => \in\(52)
    );
\fifo_depth_gt1_gen.mem_reg[2][53]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(53),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(53),
      O => \in\(53)
    );
\fifo_depth_gt1_gen.mem_reg[2][54]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(54),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(54),
      O => \in\(54)
    );
\fifo_depth_gt1_gen.mem_reg[2][55]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(55),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(55),
      O => \in\(55)
    );
\fifo_depth_gt1_gen.mem_reg[2][56]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(56),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(56),
      O => \in\(56)
    );
\fifo_depth_gt1_gen.mem_reg[2][57]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(57),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(57),
      O => \in\(57)
    );
\fifo_depth_gt1_gen.mem_reg[2][58]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(58),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(58),
      O => \in\(58)
    );
\fifo_depth_gt1_gen.mem_reg[2][59]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(59),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(59),
      O => \in\(59)
    );
\fifo_depth_gt1_gen.mem_reg[2][5]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(5),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(5),
      O => \in\(5)
    );
\fifo_depth_gt1_gen.mem_reg[2][60]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(60),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(60),
      O => \in\(60)
    );
\fifo_depth_gt1_gen.mem_reg[2][61]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(61),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(61),
      O => \in\(61)
    );
\fifo_depth_gt1_gen.mem_reg[2][62]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(62),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(62),
      O => \in\(62)
    );
\fifo_depth_gt1_gen.mem_reg[2][6]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(6),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(6),
      O => \in\(6)
    );
\fifo_depth_gt1_gen.mem_reg[2][7]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(7),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(7),
      O => \in\(7)
    );
\fifo_depth_gt1_gen.mem_reg[2][8]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(8),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(8),
      O => \in\(8)
    );
\fifo_depth_gt1_gen.mem_reg[2][9]_srl3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => gmem2_addr_reg_457(9),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => gmem2_AWREADY,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => gmem2_addr_1_reg_463(9),
      O => \in\(9)
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_flow_control_loop_pipe_sequential_init
     port map (
      D(5 downto 0) => select_ln76_1_fu_195_p3(5 downto 0),
      Q(1) => ap_CS_fsm_pp0_stage3,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => col_fu_840,
      add_ln76_1_fu_171_p2(11 downto 0) => add_ln76_1_fu_171_p2(11 downto 0),
      \ap_CS_fsm_reg[0]\(2 downto 0) => \ap_CS_fsm_reg[0]_0\(2 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_reg => \^ap_enable_reg_pp0_iter0\,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_0,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_loop_init_int_reg_0(0) => ap_sig_allocacmp_col_load(0),
      ap_loop_init_int_reg_1 => flow_control_loop_pipe_sequential_init_U_n_27,
      ap_loop_init_int_reg_2 => flow_control_loop_pipe_sequential_init_U_n_28,
      ap_loop_init_int_reg_3 => ap_loop_init_int_reg,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      gmem2_BVALID => gmem2_BVALID,
      gmem2_WREADY => gmem2_WREADY,
      grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_ap_start_reg_reg(1 downto 0) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_ap_start_reg_reg(1 downto 0),
      \icmp_ln76_reg_411_reg[0]\ => \icmp_ln76_reg_411_reg[0]_2\,
      \icmp_ln77_reg_420_reg[0]\(5 downto 0) => col_fu_84(5 downto 0),
      indvar_flatten20_fu_92 => indvar_flatten20_fu_92,
      indvar_flatten20_fu_9211_out => indvar_flatten20_fu_9211_out,
      \indvar_flatten20_fu_92_reg[0]\ => \indvar_flatten20_fu_92[11]_i_3_n_0\,
      \indvar_flatten20_fu_92_reg[0]_0\ => \indvar_flatten20_fu_92_reg[0]_1\,
      \indvar_flatten20_fu_92_reg[0]_1\ => \indvar_flatten20_fu_92_reg[0]_0\,
      \indvar_flatten20_fu_92_reg[0]_2\ => \indvar_flatten20_fu_92_reg_n_0_[0]\,
      \indvar_flatten20_fu_92_reg[11]\ => \indvar_flatten20_fu_92_reg_n_0_[9]\,
      \indvar_flatten20_fu_92_reg[11]_0\ => \indvar_flatten20_fu_92_reg_n_0_[10]\,
      \indvar_flatten20_fu_92_reg[11]_1\ => \indvar_flatten20_fu_92_reg_n_0_[11]\,
      \indvar_flatten20_fu_92_reg[4]\ => \indvar_flatten20_fu_92_reg_n_0_[1]\,
      \indvar_flatten20_fu_92_reg[4]_0\ => \indvar_flatten20_fu_92_reg_n_0_[2]\,
      \indvar_flatten20_fu_92_reg[4]_1\ => \indvar_flatten20_fu_92_reg_n_0_[3]\,
      \indvar_flatten20_fu_92_reg[4]_2\ => \indvar_flatten20_fu_92_reg_n_0_[4]\,
      \indvar_flatten20_fu_92_reg[8]\ => \indvar_flatten20_fu_92_reg_n_0_[5]\,
      \indvar_flatten20_fu_92_reg[8]_0\ => \indvar_flatten20_fu_92_reg_n_0_[6]\,
      \indvar_flatten20_fu_92_reg[8]_1\ => \indvar_flatten20_fu_92_reg_n_0_[7]\,
      \indvar_flatten20_fu_92_reg[8]_2\ => \indvar_flatten20_fu_92_reg_n_0_[8]\,
      p_0_in => p_0_in,
      reset => reset,
      \row_fu_88_reg[0]\ => \^ap_enable_reg_pp0_iter1\,
      \row_fu_88_reg[0]_0\ => \^ap_enable_reg_pp0_iter3\,
      \select_ln76_1_reg_425_reg[5]\(5 downto 0) => row_fu_88(5 downto 0)
    );
\gmem2_addr_1_reg_463[13]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(11),
      O => \gmem2_addr_1_reg_463[13]_i_10_n_0\
    );
\gmem2_addr_1_reg_463[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln79_2_reg_446(14),
      I1 => empty_fu_279_p21_out(14),
      O => \gmem2_addr_1_reg_463[13]_i_2_n_0\
    );
\gmem2_addr_1_reg_463[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln79_2_reg_446(13),
      I1 => empty_fu_279_p21_out(13),
      O => \gmem2_addr_1_reg_463[13]_i_3_n_0\
    );
\gmem2_addr_1_reg_463[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln79_2_reg_446(12),
      I1 => empty_fu_279_p21_out(12),
      O => \gmem2_addr_1_reg_463[13]_i_4_n_0\
    );
\gmem2_addr_1_reg_463[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln79_2_reg_446(11),
      I1 => empty_fu_279_p21_out(11),
      O => \gmem2_addr_1_reg_463[13]_i_5_n_0\
    );
\gmem2_addr_1_reg_463[13]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(14),
      O => \gmem2_addr_1_reg_463[13]_i_7_n_0\
    );
\gmem2_addr_1_reg_463[13]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(13),
      O => \gmem2_addr_1_reg_463[13]_i_8_n_0\
    );
\gmem2_addr_1_reg_463[13]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(12),
      O => \gmem2_addr_1_reg_463[13]_i_9_n_0\
    );
\gmem2_addr_1_reg_463[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln79_2_reg_446(2),
      O => add_ln79_fu_321_p2(2)
    );
\gmem2_addr_1_reg_463[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln79_2_reg_446(6),
      I1 => p_shl_fu_289_p3(12),
      O => \gmem2_addr_1_reg_463[5]_i_2_n_0\
    );
\gmem2_addr_1_reg_463[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln79_2_reg_446(5),
      I1 => p_shl_fu_289_p3(11),
      O => \gmem2_addr_1_reg_463[5]_i_3_n_0\
    );
\gmem2_addr_1_reg_463[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln79_2_reg_446(4),
      I1 => p_shl_fu_289_p3(10),
      O => \gmem2_addr_1_reg_463[5]_i_4_n_0\
    );
\gmem2_addr_1_reg_463[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln79_2_reg_446(3),
      I1 => p_shl_fu_289_p3(9),
      O => \gmem2_addr_1_reg_463[5]_i_5_n_0\
    );
\gmem2_addr_1_reg_463[9]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(13),
      O => \gmem2_addr_1_reg_463[9]_i_10_n_0\
    );
\gmem2_addr_1_reg_463[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln79_2_reg_446(10),
      I1 => empty_fu_279_p21_out(10),
      O => \gmem2_addr_1_reg_463[9]_i_2_n_0\
    );
\gmem2_addr_1_reg_463[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln79_2_reg_446(9),
      I1 => empty_fu_279_p21_out(9),
      O => \gmem2_addr_1_reg_463[9]_i_3_n_0\
    );
\gmem2_addr_1_reg_463[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln79_2_reg_446(8),
      I1 => empty_fu_279_p21_out(8),
      O => \gmem2_addr_1_reg_463[9]_i_4_n_0\
    );
\gmem2_addr_1_reg_463[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln79_2_reg_446(7),
      I1 => empty_fu_279_p21_out(7),
      O => \gmem2_addr_1_reg_463[9]_i_5_n_0\
    );
\gmem2_addr_1_reg_463[9]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(14),
      O => \gmem2_addr_1_reg_463[9]_i_7_n_0\
    );
\gmem2_addr_1_reg_463[9]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(10),
      O => \gmem2_addr_1_reg_463[9]_i_8_n_0\
    );
\gmem2_addr_1_reg_463[9]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(9),
      O => \gmem2_addr_1_reg_463[9]_i_9_n_0\
    );
\gmem2_addr_1_reg_463_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(11),
      Q => gmem2_addr_1_reg_463(10),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(12),
      Q => gmem2_addr_1_reg_463(11),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(13),
      Q => gmem2_addr_1_reg_463(12),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(14),
      Q => gmem2_addr_1_reg_463(13),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_1_reg_463_reg[9]_i_1_n_0\,
      CO(3) => \gmem2_addr_1_reg_463_reg[13]_i_1_n_0\,
      CO(2) => \gmem2_addr_1_reg_463_reg[13]_i_1_n_1\,
      CO(1) => \gmem2_addr_1_reg_463_reg[13]_i_1_n_2\,
      CO(0) => \gmem2_addr_1_reg_463_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln79_2_reg_446(14 downto 11),
      O(3 downto 0) => add_ln79_fu_321_p2(14 downto 11),
      S(3) => \gmem2_addr_1_reg_463[13]_i_2_n_0\,
      S(2) => \gmem2_addr_1_reg_463[13]_i_3_n_0\,
      S(1) => \gmem2_addr_1_reg_463[13]_i_4_n_0\,
      S(0) => \gmem2_addr_1_reg_463[13]_i_5_n_0\
    );
\gmem2_addr_1_reg_463_reg[13]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_1_reg_463_reg[9]_i_6_n_0\,
      CO(3) => \NLW_gmem2_addr_1_reg_463_reg[13]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \gmem2_addr_1_reg_463_reg[13]_i_6_n_1\,
      CO(1) => \gmem2_addr_1_reg_463_reg[13]_i_6_n_2\,
      CO(0) => \gmem2_addr_1_reg_463_reg[13]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => p_shl_fu_289_p3(13 downto 11),
      O(3 downto 0) => empty_fu_279_p21_out(14 downto 11),
      S(3) => \gmem2_addr_1_reg_463[13]_i_7_n_0\,
      S(2) => \gmem2_addr_1_reg_463[13]_i_8_n_0\,
      S(1) => \gmem2_addr_1_reg_463[13]_i_9_n_0\,
      S(0) => \gmem2_addr_1_reg_463[13]_i_10_n_0\
    );
\gmem2_addr_1_reg_463_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(15),
      Q => gmem2_addr_1_reg_463(14),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(16),
      Q => gmem2_addr_1_reg_463(15),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(17),
      Q => gmem2_addr_1_reg_463(16),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(18),
      Q => gmem2_addr_1_reg_463(17),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_1_reg_463_reg[13]_i_1_n_0\,
      CO(3) => \gmem2_addr_1_reg_463_reg[17]_i_1_n_0\,
      CO(2) => \gmem2_addr_1_reg_463_reg[17]_i_1_n_1\,
      CO(1) => \gmem2_addr_1_reg_463_reg[17]_i_1_n_2\,
      CO(0) => \gmem2_addr_1_reg_463_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_fu_321_p2(18 downto 15),
      S(3 downto 0) => add_ln79_2_reg_446(18 downto 15)
    );
\gmem2_addr_1_reg_463_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(19),
      Q => gmem2_addr_1_reg_463(18),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(20),
      Q => gmem2_addr_1_reg_463(19),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(2),
      Q => gmem2_addr_1_reg_463(1),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(21),
      Q => gmem2_addr_1_reg_463(20),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(22),
      Q => gmem2_addr_1_reg_463(21),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_1_reg_463_reg[17]_i_1_n_0\,
      CO(3) => \gmem2_addr_1_reg_463_reg[21]_i_1_n_0\,
      CO(2) => \gmem2_addr_1_reg_463_reg[21]_i_1_n_1\,
      CO(1) => \gmem2_addr_1_reg_463_reg[21]_i_1_n_2\,
      CO(0) => \gmem2_addr_1_reg_463_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_fu_321_p2(22 downto 19),
      S(3 downto 0) => add_ln79_2_reg_446(22 downto 19)
    );
\gmem2_addr_1_reg_463_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(23),
      Q => gmem2_addr_1_reg_463(22),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(24),
      Q => gmem2_addr_1_reg_463(23),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(25),
      Q => gmem2_addr_1_reg_463(24),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(26),
      Q => gmem2_addr_1_reg_463(25),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_1_reg_463_reg[21]_i_1_n_0\,
      CO(3) => \gmem2_addr_1_reg_463_reg[25]_i_1_n_0\,
      CO(2) => \gmem2_addr_1_reg_463_reg[25]_i_1_n_1\,
      CO(1) => \gmem2_addr_1_reg_463_reg[25]_i_1_n_2\,
      CO(0) => \gmem2_addr_1_reg_463_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_fu_321_p2(26 downto 23),
      S(3 downto 0) => add_ln79_2_reg_446(26 downto 23)
    );
\gmem2_addr_1_reg_463_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(27),
      Q => gmem2_addr_1_reg_463(26),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(28),
      Q => gmem2_addr_1_reg_463(27),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(29),
      Q => gmem2_addr_1_reg_463(28),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(30),
      Q => gmem2_addr_1_reg_463(29),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_1_reg_463_reg[25]_i_1_n_0\,
      CO(3) => \gmem2_addr_1_reg_463_reg[29]_i_1_n_0\,
      CO(2) => \gmem2_addr_1_reg_463_reg[29]_i_1_n_1\,
      CO(1) => \gmem2_addr_1_reg_463_reg[29]_i_1_n_2\,
      CO(0) => \gmem2_addr_1_reg_463_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_fu_321_p2(30 downto 27),
      S(3 downto 0) => add_ln79_2_reg_446(30 downto 27)
    );
\gmem2_addr_1_reg_463_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(3),
      Q => gmem2_addr_1_reg_463(2),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(31),
      Q => gmem2_addr_1_reg_463(30),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(32),
      Q => gmem2_addr_1_reg_463(31),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(33),
      Q => gmem2_addr_1_reg_463(32),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(34),
      Q => gmem2_addr_1_reg_463(33),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[33]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_1_reg_463_reg[29]_i_1_n_0\,
      CO(3) => \gmem2_addr_1_reg_463_reg[33]_i_1_n_0\,
      CO(2) => \gmem2_addr_1_reg_463_reg[33]_i_1_n_1\,
      CO(1) => \gmem2_addr_1_reg_463_reg[33]_i_1_n_2\,
      CO(0) => \gmem2_addr_1_reg_463_reg[33]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_fu_321_p2(34 downto 31),
      S(3 downto 0) => add_ln79_2_reg_446(34 downto 31)
    );
\gmem2_addr_1_reg_463_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(35),
      Q => gmem2_addr_1_reg_463(34),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(36),
      Q => gmem2_addr_1_reg_463(35),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(37),
      Q => gmem2_addr_1_reg_463(36),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(38),
      Q => gmem2_addr_1_reg_463(37),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[37]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_1_reg_463_reg[33]_i_1_n_0\,
      CO(3) => \gmem2_addr_1_reg_463_reg[37]_i_1_n_0\,
      CO(2) => \gmem2_addr_1_reg_463_reg[37]_i_1_n_1\,
      CO(1) => \gmem2_addr_1_reg_463_reg[37]_i_1_n_2\,
      CO(0) => \gmem2_addr_1_reg_463_reg[37]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_fu_321_p2(38 downto 35),
      S(3 downto 0) => add_ln79_2_reg_446(38 downto 35)
    );
\gmem2_addr_1_reg_463_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(39),
      Q => gmem2_addr_1_reg_463(38),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(40),
      Q => gmem2_addr_1_reg_463(39),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(4),
      Q => gmem2_addr_1_reg_463(3),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(41),
      Q => gmem2_addr_1_reg_463(40),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(42),
      Q => gmem2_addr_1_reg_463(41),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[41]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_1_reg_463_reg[37]_i_1_n_0\,
      CO(3) => \gmem2_addr_1_reg_463_reg[41]_i_1_n_0\,
      CO(2) => \gmem2_addr_1_reg_463_reg[41]_i_1_n_1\,
      CO(1) => \gmem2_addr_1_reg_463_reg[41]_i_1_n_2\,
      CO(0) => \gmem2_addr_1_reg_463_reg[41]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_fu_321_p2(42 downto 39),
      S(3 downto 0) => add_ln79_2_reg_446(42 downto 39)
    );
\gmem2_addr_1_reg_463_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(43),
      Q => gmem2_addr_1_reg_463(42),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(44),
      Q => gmem2_addr_1_reg_463(43),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(45),
      Q => gmem2_addr_1_reg_463(44),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(46),
      Q => gmem2_addr_1_reg_463(45),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[45]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_1_reg_463_reg[41]_i_1_n_0\,
      CO(3) => \gmem2_addr_1_reg_463_reg[45]_i_1_n_0\,
      CO(2) => \gmem2_addr_1_reg_463_reg[45]_i_1_n_1\,
      CO(1) => \gmem2_addr_1_reg_463_reg[45]_i_1_n_2\,
      CO(0) => \gmem2_addr_1_reg_463_reg[45]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_fu_321_p2(46 downto 43),
      S(3 downto 0) => add_ln79_2_reg_446(46 downto 43)
    );
\gmem2_addr_1_reg_463_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(47),
      Q => gmem2_addr_1_reg_463(46),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(48),
      Q => gmem2_addr_1_reg_463(47),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(49),
      Q => gmem2_addr_1_reg_463(48),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(50),
      Q => gmem2_addr_1_reg_463(49),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[49]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_1_reg_463_reg[45]_i_1_n_0\,
      CO(3) => \gmem2_addr_1_reg_463_reg[49]_i_1_n_0\,
      CO(2) => \gmem2_addr_1_reg_463_reg[49]_i_1_n_1\,
      CO(1) => \gmem2_addr_1_reg_463_reg[49]_i_1_n_2\,
      CO(0) => \gmem2_addr_1_reg_463_reg[49]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_fu_321_p2(50 downto 47),
      S(3 downto 0) => add_ln79_2_reg_446(50 downto 47)
    );
\gmem2_addr_1_reg_463_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(5),
      Q => gmem2_addr_1_reg_463(4),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(51),
      Q => gmem2_addr_1_reg_463(50),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(52),
      Q => gmem2_addr_1_reg_463(51),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(53),
      Q => gmem2_addr_1_reg_463(52),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(54),
      Q => gmem2_addr_1_reg_463(53),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[53]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_1_reg_463_reg[49]_i_1_n_0\,
      CO(3) => \gmem2_addr_1_reg_463_reg[53]_i_1_n_0\,
      CO(2) => \gmem2_addr_1_reg_463_reg[53]_i_1_n_1\,
      CO(1) => \gmem2_addr_1_reg_463_reg[53]_i_1_n_2\,
      CO(0) => \gmem2_addr_1_reg_463_reg[53]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_fu_321_p2(54 downto 51),
      S(3 downto 0) => add_ln79_2_reg_446(54 downto 51)
    );
\gmem2_addr_1_reg_463_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(55),
      Q => gmem2_addr_1_reg_463(54),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(56),
      Q => gmem2_addr_1_reg_463(55),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(57),
      Q => gmem2_addr_1_reg_463(56),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(58),
      Q => gmem2_addr_1_reg_463(57),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[57]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_1_reg_463_reg[53]_i_1_n_0\,
      CO(3) => \gmem2_addr_1_reg_463_reg[57]_i_1_n_0\,
      CO(2) => \gmem2_addr_1_reg_463_reg[57]_i_1_n_1\,
      CO(1) => \gmem2_addr_1_reg_463_reg[57]_i_1_n_2\,
      CO(0) => \gmem2_addr_1_reg_463_reg[57]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_fu_321_p2(58 downto 55),
      S(3 downto 0) => add_ln79_2_reg_446(58 downto 55)
    );
\gmem2_addr_1_reg_463_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(59),
      Q => gmem2_addr_1_reg_463(58),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(60),
      Q => gmem2_addr_1_reg_463(59),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(6),
      Q => gmem2_addr_1_reg_463(5),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem2_addr_1_reg_463_reg[5]_i_1_n_0\,
      CO(2) => \gmem2_addr_1_reg_463_reg[5]_i_1_n_1\,
      CO(1) => \gmem2_addr_1_reg_463_reg[5]_i_1_n_2\,
      CO(0) => \gmem2_addr_1_reg_463_reg[5]_i_1_n_3\,
      CYINIT => add_ln79_2_reg_446(2),
      DI(3 downto 0) => add_ln79_2_reg_446(6 downto 3),
      O(3 downto 0) => add_ln79_fu_321_p2(6 downto 3),
      S(3) => \gmem2_addr_1_reg_463[5]_i_2_n_0\,
      S(2) => \gmem2_addr_1_reg_463[5]_i_3_n_0\,
      S(1) => \gmem2_addr_1_reg_463[5]_i_4_n_0\,
      S(0) => \gmem2_addr_1_reg_463[5]_i_5_n_0\
    );
\gmem2_addr_1_reg_463_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(61),
      Q => gmem2_addr_1_reg_463(60),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(62),
      Q => gmem2_addr_1_reg_463(61),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_1_reg_463_reg[57]_i_1_n_0\,
      CO(3) => \gmem2_addr_1_reg_463_reg[61]_i_1_n_0\,
      CO(2) => \gmem2_addr_1_reg_463_reg[61]_i_1_n_1\,
      CO(1) => \gmem2_addr_1_reg_463_reg[61]_i_1_n_2\,
      CO(0) => \gmem2_addr_1_reg_463_reg[61]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_fu_321_p2(62 downto 59),
      S(3 downto 0) => add_ln79_2_reg_446(62 downto 59)
    );
\gmem2_addr_1_reg_463_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(63),
      Q => gmem2_addr_1_reg_463(62),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[62]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_1_reg_463_reg[61]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gmem2_addr_1_reg_463_reg[62]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gmem2_addr_1_reg_463_reg[62]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln79_fu_321_p2(63),
      S(3 downto 1) => B"000",
      S(0) => add_ln79_2_reg_446(63)
    );
\gmem2_addr_1_reg_463_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(7),
      Q => gmem2_addr_1_reg_463(6),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(8),
      Q => gmem2_addr_1_reg_463(7),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(9),
      Q => gmem2_addr_1_reg_463(8),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_fu_321_p2(10),
      Q => gmem2_addr_1_reg_463(9),
      R => '0'
    );
\gmem2_addr_1_reg_463_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_1_reg_463_reg[5]_i_1_n_0\,
      CO(3) => \gmem2_addr_1_reg_463_reg[9]_i_1_n_0\,
      CO(2) => \gmem2_addr_1_reg_463_reg[9]_i_1_n_1\,
      CO(1) => \gmem2_addr_1_reg_463_reg[9]_i_1_n_2\,
      CO(0) => \gmem2_addr_1_reg_463_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln79_2_reg_446(10 downto 7),
      O(3 downto 0) => add_ln79_fu_321_p2(10 downto 7),
      S(3) => \gmem2_addr_1_reg_463[9]_i_2_n_0\,
      S(2) => \gmem2_addr_1_reg_463[9]_i_3_n_0\,
      S(1) => \gmem2_addr_1_reg_463[9]_i_4_n_0\,
      S(0) => \gmem2_addr_1_reg_463[9]_i_5_n_0\
    );
\gmem2_addr_1_reg_463_reg[9]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem2_addr_1_reg_463_reg[9]_i_6_n_0\,
      CO(2) => \gmem2_addr_1_reg_463_reg[9]_i_6_n_1\,
      CO(1) => \gmem2_addr_1_reg_463_reg[9]_i_6_n_2\,
      CO(0) => \gmem2_addr_1_reg_463_reg[9]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => p_shl_fu_289_p3(10 downto 9),
      DI(1) => \gmem2_addr_1_reg_463[9]_i_7_n_0\,
      DI(0) => '0',
      O(3 downto 0) => empty_fu_279_p21_out(10 downto 7),
      S(3) => \gmem2_addr_1_reg_463[9]_i_8_n_0\,
      S(2) => \gmem2_addr_1_reg_463[9]_i_9_n_0\,
      S(1) => p_shl_fu_289_p3(14),
      S(0) => \gmem2_addr_1_reg_463[9]_i_10_n_0\
    );
\gmem2_addr_reg_457[13]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(12),
      O => \gmem2_addr_reg_457[13]_i_10_n_0\
    );
\gmem2_addr_reg_457[13]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(11),
      O => \gmem2_addr_reg_457[13]_i_11_n_0\
    );
\gmem2_addr_reg_457[13]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(10),
      O => \gmem2_addr_reg_457[13]_i_12_n_0\
    );
\gmem2_addr_reg_457[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln79_2_reg_446(14),
      I1 => empty_41_fu_307_p20_out(14),
      O => \gmem2_addr_reg_457[13]_i_2_n_0\
    );
\gmem2_addr_reg_457[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln79_2_reg_446(13),
      I1 => empty_41_fu_307_p20_out(13),
      O => \gmem2_addr_reg_457[13]_i_3_n_0\
    );
\gmem2_addr_reg_457[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln79_2_reg_446(12),
      I1 => empty_41_fu_307_p20_out(12),
      O => \gmem2_addr_reg_457[13]_i_4_n_0\
    );
\gmem2_addr_reg_457[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln79_2_reg_446(11),
      I1 => empty_41_fu_307_p20_out(11),
      O => \gmem2_addr_reg_457[13]_i_5_n_0\
    );
\gmem2_addr_reg_457[13]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(14),
      O => \gmem2_addr_reg_457[13]_i_8_n_0\
    );
\gmem2_addr_reg_457[13]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(13),
      O => \gmem2_addr_reg_457[13]_i_9_n_0\
    );
\gmem2_addr_reg_457[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln79_2_reg_446(6),
      I1 => empty_41_fu_307_p20_out(6),
      O => \gmem2_addr_reg_457[5]_i_2_n_0\
    );
\gmem2_addr_reg_457[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln79_2_reg_446(5),
      I1 => empty_41_fu_307_p20_out(5),
      O => \gmem2_addr_reg_457[5]_i_3_n_0\
    );
\gmem2_addr_reg_457[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln79_2_reg_446(4),
      I1 => empty_41_fu_307_p20_out(4),
      O => \gmem2_addr_reg_457[5]_i_4_n_0\
    );
\gmem2_addr_reg_457[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln79_2_reg_446(3),
      I1 => empty_41_fu_307_p20_out(3),
      O => \gmem2_addr_reg_457[5]_i_5_n_0\
    );
\gmem2_addr_reg_457[5]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(9),
      O => \gmem2_addr_reg_457[5]_i_7_n_0\
    );
\gmem2_addr_reg_457[5]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(11),
      O => \gmem2_addr_reg_457[5]_i_8_n_0\
    );
\gmem2_addr_reg_457[5]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(10),
      O => \gmem2_addr_reg_457[5]_i_9_n_0\
    );
\gmem2_addr_reg_457[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A008A8A"
    )
        port map (
      I0 => \^q\(0),
      I1 => gmem2_WREADY,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => gmem2_BVALID,
      I4 => \^ap_enable_reg_pp0_iter2\,
      O => gmem2_addr_1_reg_4630
    );
\gmem2_addr_reg_457[9]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(12),
      O => \gmem2_addr_reg_457[9]_i_10_n_0\
    );
\gmem2_addr_reg_457[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln79_2_reg_446(10),
      I1 => empty_41_fu_307_p20_out(10),
      O => \gmem2_addr_reg_457[9]_i_2_n_0\
    );
\gmem2_addr_reg_457[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln79_2_reg_446(9),
      I1 => empty_41_fu_307_p20_out(9),
      O => \gmem2_addr_reg_457[9]_i_3_n_0\
    );
\gmem2_addr_reg_457[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln79_2_reg_446(8),
      I1 => empty_41_fu_307_p20_out(8),
      O => \gmem2_addr_reg_457[9]_i_4_n_0\
    );
\gmem2_addr_reg_457[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln79_2_reg_446(7),
      I1 => empty_41_fu_307_p20_out(7),
      O => \gmem2_addr_reg_457[9]_i_5_n_0\
    );
\gmem2_addr_reg_457[9]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(9),
      O => \gmem2_addr_reg_457[9]_i_7_n_0\
    );
\gmem2_addr_reg_457[9]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(14),
      O => \gmem2_addr_reg_457[9]_i_8_n_0\
    );
\gmem2_addr_reg_457[9]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_fu_289_p3(13),
      O => \gmem2_addr_reg_457[9]_i_9_n_0\
    );
\gmem2_addr_reg_457_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_2_reg_446(1),
      Q => \in\(0),
      R => '0'
    );
\gmem2_addr_reg_457_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(11),
      Q => gmem2_addr_reg_457(10),
      R => '0'
    );
\gmem2_addr_reg_457_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(12),
      Q => gmem2_addr_reg_457(11),
      R => '0'
    );
\gmem2_addr_reg_457_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(13),
      Q => gmem2_addr_reg_457(12),
      R => '0'
    );
\gmem2_addr_reg_457_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(14),
      Q => gmem2_addr_reg_457(13),
      R => '0'
    );
\gmem2_addr_reg_457_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_reg_457_reg[9]_i_1_n_0\,
      CO(3) => \gmem2_addr_reg_457_reg[13]_i_1_n_0\,
      CO(2) => \gmem2_addr_reg_457_reg[13]_i_1_n_1\,
      CO(1) => \gmem2_addr_reg_457_reg[13]_i_1_n_2\,
      CO(0) => \gmem2_addr_reg_457_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln79_2_reg_446(14 downto 11),
      O(3 downto 0) => add_ln79_1_fu_326_p2(14 downto 11),
      S(3) => \gmem2_addr_reg_457[13]_i_2_n_0\,
      S(2) => \gmem2_addr_reg_457[13]_i_3_n_0\,
      S(1) => \gmem2_addr_reg_457[13]_i_4_n_0\,
      S(0) => \gmem2_addr_reg_457[13]_i_5_n_0\
    );
\gmem2_addr_reg_457_reg[13]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_reg_457_reg[13]_i_7_n_0\,
      CO(3 downto 0) => \NLW_gmem2_addr_reg_457_reg[13]_i_6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gmem2_addr_reg_457_reg[13]_i_6_O_UNCONNECTED\(3 downto 1),
      O(0) => empty_41_fu_307_p20_out(14),
      S(3 downto 1) => B"000",
      S(0) => \gmem2_addr_reg_457[13]_i_8_n_0\
    );
\gmem2_addr_reg_457_reg[13]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_reg_457_reg[9]_i_6_n_0\,
      CO(3) => \gmem2_addr_reg_457_reg[13]_i_7_n_0\,
      CO(2) => \gmem2_addr_reg_457_reg[13]_i_7_n_1\,
      CO(1) => \gmem2_addr_reg_457_reg[13]_i_7_n_2\,
      CO(0) => \gmem2_addr_reg_457_reg[13]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => p_shl_fu_289_p3(13 downto 10),
      O(3 downto 0) => empty_41_fu_307_p20_out(13 downto 10),
      S(3) => \gmem2_addr_reg_457[13]_i_9_n_0\,
      S(2) => \gmem2_addr_reg_457[13]_i_10_n_0\,
      S(1) => \gmem2_addr_reg_457[13]_i_11_n_0\,
      S(0) => \gmem2_addr_reg_457[13]_i_12_n_0\
    );
\gmem2_addr_reg_457_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(15),
      Q => gmem2_addr_reg_457(14),
      R => '0'
    );
\gmem2_addr_reg_457_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(16),
      Q => gmem2_addr_reg_457(15),
      R => '0'
    );
\gmem2_addr_reg_457_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(17),
      Q => gmem2_addr_reg_457(16),
      R => '0'
    );
\gmem2_addr_reg_457_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(18),
      Q => gmem2_addr_reg_457(17),
      R => '0'
    );
\gmem2_addr_reg_457_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_reg_457_reg[13]_i_1_n_0\,
      CO(3) => \gmem2_addr_reg_457_reg[17]_i_1_n_0\,
      CO(2) => \gmem2_addr_reg_457_reg[17]_i_1_n_1\,
      CO(1) => \gmem2_addr_reg_457_reg[17]_i_1_n_2\,
      CO(0) => \gmem2_addr_reg_457_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_1_fu_326_p2(18 downto 15),
      S(3 downto 0) => add_ln79_2_reg_446(18 downto 15)
    );
\gmem2_addr_reg_457_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(19),
      Q => gmem2_addr_reg_457(18),
      R => '0'
    );
\gmem2_addr_reg_457_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(20),
      Q => gmem2_addr_reg_457(19),
      R => '0'
    );
\gmem2_addr_reg_457_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_2_reg_446(2),
      Q => gmem2_addr_reg_457(1),
      R => '0'
    );
\gmem2_addr_reg_457_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(21),
      Q => gmem2_addr_reg_457(20),
      R => '0'
    );
\gmem2_addr_reg_457_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(22),
      Q => gmem2_addr_reg_457(21),
      R => '0'
    );
\gmem2_addr_reg_457_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_reg_457_reg[17]_i_1_n_0\,
      CO(3) => \gmem2_addr_reg_457_reg[21]_i_1_n_0\,
      CO(2) => \gmem2_addr_reg_457_reg[21]_i_1_n_1\,
      CO(1) => \gmem2_addr_reg_457_reg[21]_i_1_n_2\,
      CO(0) => \gmem2_addr_reg_457_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_1_fu_326_p2(22 downto 19),
      S(3 downto 0) => add_ln79_2_reg_446(22 downto 19)
    );
\gmem2_addr_reg_457_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(23),
      Q => gmem2_addr_reg_457(22),
      R => '0'
    );
\gmem2_addr_reg_457_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(24),
      Q => gmem2_addr_reg_457(23),
      R => '0'
    );
\gmem2_addr_reg_457_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(25),
      Q => gmem2_addr_reg_457(24),
      R => '0'
    );
\gmem2_addr_reg_457_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(26),
      Q => gmem2_addr_reg_457(25),
      R => '0'
    );
\gmem2_addr_reg_457_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_reg_457_reg[21]_i_1_n_0\,
      CO(3) => \gmem2_addr_reg_457_reg[25]_i_1_n_0\,
      CO(2) => \gmem2_addr_reg_457_reg[25]_i_1_n_1\,
      CO(1) => \gmem2_addr_reg_457_reg[25]_i_1_n_2\,
      CO(0) => \gmem2_addr_reg_457_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_1_fu_326_p2(26 downto 23),
      S(3 downto 0) => add_ln79_2_reg_446(26 downto 23)
    );
\gmem2_addr_reg_457_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(27),
      Q => gmem2_addr_reg_457(26),
      R => '0'
    );
\gmem2_addr_reg_457_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(28),
      Q => gmem2_addr_reg_457(27),
      R => '0'
    );
\gmem2_addr_reg_457_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(29),
      Q => gmem2_addr_reg_457(28),
      R => '0'
    );
\gmem2_addr_reg_457_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(30),
      Q => gmem2_addr_reg_457(29),
      R => '0'
    );
\gmem2_addr_reg_457_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_reg_457_reg[25]_i_1_n_0\,
      CO(3) => \gmem2_addr_reg_457_reg[29]_i_1_n_0\,
      CO(2) => \gmem2_addr_reg_457_reg[29]_i_1_n_1\,
      CO(1) => \gmem2_addr_reg_457_reg[29]_i_1_n_2\,
      CO(0) => \gmem2_addr_reg_457_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_1_fu_326_p2(30 downto 27),
      S(3 downto 0) => add_ln79_2_reg_446(30 downto 27)
    );
\gmem2_addr_reg_457_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(3),
      Q => gmem2_addr_reg_457(2),
      R => '0'
    );
\gmem2_addr_reg_457_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(31),
      Q => gmem2_addr_reg_457(30),
      R => '0'
    );
\gmem2_addr_reg_457_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(32),
      Q => gmem2_addr_reg_457(31),
      R => '0'
    );
\gmem2_addr_reg_457_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(33),
      Q => gmem2_addr_reg_457(32),
      R => '0'
    );
\gmem2_addr_reg_457_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(34),
      Q => gmem2_addr_reg_457(33),
      R => '0'
    );
\gmem2_addr_reg_457_reg[33]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_reg_457_reg[29]_i_1_n_0\,
      CO(3) => \gmem2_addr_reg_457_reg[33]_i_1_n_0\,
      CO(2) => \gmem2_addr_reg_457_reg[33]_i_1_n_1\,
      CO(1) => \gmem2_addr_reg_457_reg[33]_i_1_n_2\,
      CO(0) => \gmem2_addr_reg_457_reg[33]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_1_fu_326_p2(34 downto 31),
      S(3 downto 0) => add_ln79_2_reg_446(34 downto 31)
    );
\gmem2_addr_reg_457_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(35),
      Q => gmem2_addr_reg_457(34),
      R => '0'
    );
\gmem2_addr_reg_457_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(36),
      Q => gmem2_addr_reg_457(35),
      R => '0'
    );
\gmem2_addr_reg_457_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(37),
      Q => gmem2_addr_reg_457(36),
      R => '0'
    );
\gmem2_addr_reg_457_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(38),
      Q => gmem2_addr_reg_457(37),
      R => '0'
    );
\gmem2_addr_reg_457_reg[37]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_reg_457_reg[33]_i_1_n_0\,
      CO(3) => \gmem2_addr_reg_457_reg[37]_i_1_n_0\,
      CO(2) => \gmem2_addr_reg_457_reg[37]_i_1_n_1\,
      CO(1) => \gmem2_addr_reg_457_reg[37]_i_1_n_2\,
      CO(0) => \gmem2_addr_reg_457_reg[37]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_1_fu_326_p2(38 downto 35),
      S(3 downto 0) => add_ln79_2_reg_446(38 downto 35)
    );
\gmem2_addr_reg_457_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(39),
      Q => gmem2_addr_reg_457(38),
      R => '0'
    );
\gmem2_addr_reg_457_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(40),
      Q => gmem2_addr_reg_457(39),
      R => '0'
    );
\gmem2_addr_reg_457_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(4),
      Q => gmem2_addr_reg_457(3),
      R => '0'
    );
\gmem2_addr_reg_457_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(41),
      Q => gmem2_addr_reg_457(40),
      R => '0'
    );
\gmem2_addr_reg_457_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(42),
      Q => gmem2_addr_reg_457(41),
      R => '0'
    );
\gmem2_addr_reg_457_reg[41]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_reg_457_reg[37]_i_1_n_0\,
      CO(3) => \gmem2_addr_reg_457_reg[41]_i_1_n_0\,
      CO(2) => \gmem2_addr_reg_457_reg[41]_i_1_n_1\,
      CO(1) => \gmem2_addr_reg_457_reg[41]_i_1_n_2\,
      CO(0) => \gmem2_addr_reg_457_reg[41]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_1_fu_326_p2(42 downto 39),
      S(3 downto 0) => add_ln79_2_reg_446(42 downto 39)
    );
\gmem2_addr_reg_457_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(43),
      Q => gmem2_addr_reg_457(42),
      R => '0'
    );
\gmem2_addr_reg_457_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(44),
      Q => gmem2_addr_reg_457(43),
      R => '0'
    );
\gmem2_addr_reg_457_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(45),
      Q => gmem2_addr_reg_457(44),
      R => '0'
    );
\gmem2_addr_reg_457_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(46),
      Q => gmem2_addr_reg_457(45),
      R => '0'
    );
\gmem2_addr_reg_457_reg[45]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_reg_457_reg[41]_i_1_n_0\,
      CO(3) => \gmem2_addr_reg_457_reg[45]_i_1_n_0\,
      CO(2) => \gmem2_addr_reg_457_reg[45]_i_1_n_1\,
      CO(1) => \gmem2_addr_reg_457_reg[45]_i_1_n_2\,
      CO(0) => \gmem2_addr_reg_457_reg[45]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_1_fu_326_p2(46 downto 43),
      S(3 downto 0) => add_ln79_2_reg_446(46 downto 43)
    );
\gmem2_addr_reg_457_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(47),
      Q => gmem2_addr_reg_457(46),
      R => '0'
    );
\gmem2_addr_reg_457_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(48),
      Q => gmem2_addr_reg_457(47),
      R => '0'
    );
\gmem2_addr_reg_457_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(49),
      Q => gmem2_addr_reg_457(48),
      R => '0'
    );
\gmem2_addr_reg_457_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(50),
      Q => gmem2_addr_reg_457(49),
      R => '0'
    );
\gmem2_addr_reg_457_reg[49]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_reg_457_reg[45]_i_1_n_0\,
      CO(3) => \gmem2_addr_reg_457_reg[49]_i_1_n_0\,
      CO(2) => \gmem2_addr_reg_457_reg[49]_i_1_n_1\,
      CO(1) => \gmem2_addr_reg_457_reg[49]_i_1_n_2\,
      CO(0) => \gmem2_addr_reg_457_reg[49]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_1_fu_326_p2(50 downto 47),
      S(3 downto 0) => add_ln79_2_reg_446(50 downto 47)
    );
\gmem2_addr_reg_457_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(5),
      Q => gmem2_addr_reg_457(4),
      R => '0'
    );
\gmem2_addr_reg_457_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(51),
      Q => gmem2_addr_reg_457(50),
      R => '0'
    );
\gmem2_addr_reg_457_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(52),
      Q => gmem2_addr_reg_457(51),
      R => '0'
    );
\gmem2_addr_reg_457_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(53),
      Q => gmem2_addr_reg_457(52),
      R => '0'
    );
\gmem2_addr_reg_457_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(54),
      Q => gmem2_addr_reg_457(53),
      R => '0'
    );
\gmem2_addr_reg_457_reg[53]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_reg_457_reg[49]_i_1_n_0\,
      CO(3) => \gmem2_addr_reg_457_reg[53]_i_1_n_0\,
      CO(2) => \gmem2_addr_reg_457_reg[53]_i_1_n_1\,
      CO(1) => \gmem2_addr_reg_457_reg[53]_i_1_n_2\,
      CO(0) => \gmem2_addr_reg_457_reg[53]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_1_fu_326_p2(54 downto 51),
      S(3 downto 0) => add_ln79_2_reg_446(54 downto 51)
    );
\gmem2_addr_reg_457_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(55),
      Q => gmem2_addr_reg_457(54),
      R => '0'
    );
\gmem2_addr_reg_457_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(56),
      Q => gmem2_addr_reg_457(55),
      R => '0'
    );
\gmem2_addr_reg_457_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(57),
      Q => gmem2_addr_reg_457(56),
      R => '0'
    );
\gmem2_addr_reg_457_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(58),
      Q => gmem2_addr_reg_457(57),
      R => '0'
    );
\gmem2_addr_reg_457_reg[57]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_reg_457_reg[53]_i_1_n_0\,
      CO(3) => \gmem2_addr_reg_457_reg[57]_i_1_n_0\,
      CO(2) => \gmem2_addr_reg_457_reg[57]_i_1_n_1\,
      CO(1) => \gmem2_addr_reg_457_reg[57]_i_1_n_2\,
      CO(0) => \gmem2_addr_reg_457_reg[57]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_1_fu_326_p2(58 downto 55),
      S(3 downto 0) => add_ln79_2_reg_446(58 downto 55)
    );
\gmem2_addr_reg_457_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(59),
      Q => gmem2_addr_reg_457(58),
      R => '0'
    );
\gmem2_addr_reg_457_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(60),
      Q => gmem2_addr_reg_457(59),
      R => '0'
    );
\gmem2_addr_reg_457_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(6),
      Q => gmem2_addr_reg_457(5),
      R => '0'
    );
\gmem2_addr_reg_457_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem2_addr_reg_457_reg[5]_i_1_n_0\,
      CO(2) => \gmem2_addr_reg_457_reg[5]_i_1_n_1\,
      CO(1) => \gmem2_addr_reg_457_reg[5]_i_1_n_2\,
      CO(0) => \gmem2_addr_reg_457_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln79_2_reg_446(6 downto 3),
      O(3 downto 0) => add_ln79_1_fu_326_p2(6 downto 3),
      S(3) => \gmem2_addr_reg_457[5]_i_2_n_0\,
      S(2) => \gmem2_addr_reg_457[5]_i_3_n_0\,
      S(1) => \gmem2_addr_reg_457[5]_i_4_n_0\,
      S(0) => \gmem2_addr_reg_457[5]_i_5_n_0\
    );
\gmem2_addr_reg_457_reg[5]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem2_addr_reg_457_reg[5]_i_6_n_0\,
      CO(2) => \gmem2_addr_reg_457_reg[5]_i_6_n_1\,
      CO(1) => \gmem2_addr_reg_457_reg[5]_i_6_n_2\,
      CO(0) => \gmem2_addr_reg_457_reg[5]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \gmem2_addr_reg_457[5]_i_7_n_0\,
      DI(0) => '0',
      O(3 downto 1) => empty_41_fu_307_p20_out(5 downto 3),
      O(0) => \NLW_gmem2_addr_reg_457_reg[5]_i_6_O_UNCONNECTED\(0),
      S(3) => \gmem2_addr_reg_457[5]_i_8_n_0\,
      S(2) => \gmem2_addr_reg_457[5]_i_9_n_0\,
      S(1) => p_shl_fu_289_p3(9),
      S(0) => '0'
    );
\gmem2_addr_reg_457_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(61),
      Q => gmem2_addr_reg_457(60),
      R => '0'
    );
\gmem2_addr_reg_457_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(62),
      Q => gmem2_addr_reg_457(61),
      R => '0'
    );
\gmem2_addr_reg_457_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_reg_457_reg[57]_i_1_n_0\,
      CO(3) => \gmem2_addr_reg_457_reg[61]_i_1_n_0\,
      CO(2) => \gmem2_addr_reg_457_reg[61]_i_1_n_1\,
      CO(1) => \gmem2_addr_reg_457_reg[61]_i_1_n_2\,
      CO(0) => \gmem2_addr_reg_457_reg[61]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln79_1_fu_326_p2(62 downto 59),
      S(3 downto 0) => add_ln79_2_reg_446(62 downto 59)
    );
\gmem2_addr_reg_457_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(63),
      Q => gmem2_addr_reg_457(62),
      R => '0'
    );
\gmem2_addr_reg_457_reg[62]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_reg_457_reg[61]_i_1_n_0\,
      CO(3 downto 0) => \NLW_gmem2_addr_reg_457_reg[62]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_gmem2_addr_reg_457_reg[62]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln79_1_fu_326_p2(63),
      S(3 downto 1) => B"000",
      S(0) => add_ln79_2_reg_446(63)
    );
\gmem2_addr_reg_457_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(7),
      Q => gmem2_addr_reg_457(6),
      R => '0'
    );
\gmem2_addr_reg_457_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(8),
      Q => gmem2_addr_reg_457(7),
      R => '0'
    );
\gmem2_addr_reg_457_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(9),
      Q => gmem2_addr_reg_457(8),
      R => '0'
    );
\gmem2_addr_reg_457_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem2_addr_1_reg_4630,
      D => add_ln79_1_fu_326_p2(10),
      Q => gmem2_addr_reg_457(9),
      R => '0'
    );
\gmem2_addr_reg_457_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_reg_457_reg[5]_i_1_n_0\,
      CO(3) => \gmem2_addr_reg_457_reg[9]_i_1_n_0\,
      CO(2) => \gmem2_addr_reg_457_reg[9]_i_1_n_1\,
      CO(1) => \gmem2_addr_reg_457_reg[9]_i_1_n_2\,
      CO(0) => \gmem2_addr_reg_457_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => add_ln79_2_reg_446(10 downto 7),
      O(3 downto 0) => add_ln79_1_fu_326_p2(10 downto 7),
      S(3) => \gmem2_addr_reg_457[9]_i_2_n_0\,
      S(2) => \gmem2_addr_reg_457[9]_i_3_n_0\,
      S(1) => \gmem2_addr_reg_457[9]_i_4_n_0\,
      S(0) => \gmem2_addr_reg_457[9]_i_5_n_0\
    );
\gmem2_addr_reg_457_reg[9]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem2_addr_reg_457_reg[5]_i_6_n_0\,
      CO(3) => \gmem2_addr_reg_457_reg[9]_i_6_n_0\,
      CO(2) => \gmem2_addr_reg_457_reg[9]_i_6_n_1\,
      CO(1) => \gmem2_addr_reg_457_reg[9]_i_6_n_2\,
      CO(0) => \gmem2_addr_reg_457_reg[9]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => p_shl_fu_289_p3(9),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => empty_41_fu_307_p20_out(9 downto 6),
      S(3) => \gmem2_addr_reg_457[9]_i_7_n_0\,
      S(2) => \gmem2_addr_reg_457[9]_i_8_n_0\,
      S(1) => \gmem2_addr_reg_457[9]_i_9_n_0\,
      S(0) => \gmem2_addr_reg_457[9]_i_10_n_0\
    );
grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBB00BF00"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_0,
      I1 => \^icmp_ln76_reg_411_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \icmp_ln76_reg_411_reg[0]_2\,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => \ap_CS_fsm_reg[0]_0\(1),
      O => \icmp_ln76_reg_411_reg[0]_1\
    );
\icmp_ln76_reg_411_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_9211_out,
      D => \^icmp_ln76_reg_411_reg[0]_0\,
      Q => icmp_ln76_reg_411_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln76_reg_411_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_9211_out,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => \^icmp_ln76_reg_411_reg[0]_0\,
      R => '0'
    );
\icmp_ln77_reg_420_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_9211_out,
      D => p_0_in,
      Q => icmp_ln77_reg_420,
      R => '0'
    );
\indvar_flatten20_fu_92[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \indvar_flatten20_fu_92[11]_i_8_n_0\,
      I1 => \indvar_flatten20_fu_92_reg_n_0_[5]\,
      I2 => \indvar_flatten20_fu_92_reg_n_0_[4]\,
      I3 => \indvar_flatten20_fu_92_reg_n_0_[7]\,
      I4 => \indvar_flatten20_fu_92_reg_n_0_[6]\,
      I5 => \indvar_flatten20_fu_92[11]_i_9_n_0\,
      O => \indvar_flatten20_fu_92[11]_i_3_n_0\
    );
\indvar_flatten20_fu_92[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \indvar_flatten20_fu_92_reg_n_0_[9]\,
      I1 => \indvar_flatten20_fu_92_reg_n_0_[8]\,
      I2 => \indvar_flatten20_fu_92_reg_n_0_[11]\,
      I3 => \indvar_flatten20_fu_92_reg_n_0_[10]\,
      O => \indvar_flatten20_fu_92[11]_i_8_n_0\
    );
\indvar_flatten20_fu_92[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \indvar_flatten20_fu_92_reg_n_0_[0]\,
      I1 => \indvar_flatten20_fu_92_reg_n_0_[1]\,
      I2 => \indvar_flatten20_fu_92_reg_n_0_[3]\,
      I3 => \indvar_flatten20_fu_92_reg_n_0_[2]\,
      O => \indvar_flatten20_fu_92[11]_i_9_n_0\
    );
\indvar_flatten20_fu_92_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_92,
      D => add_ln76_1_fu_171_p2(0),
      Q => \indvar_flatten20_fu_92_reg_n_0_[0]\,
      R => '0'
    );
\indvar_flatten20_fu_92_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_92,
      D => add_ln76_1_fu_171_p2(10),
      Q => \indvar_flatten20_fu_92_reg_n_0_[10]\,
      R => '0'
    );
\indvar_flatten20_fu_92_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_92,
      D => add_ln76_1_fu_171_p2(11),
      Q => \indvar_flatten20_fu_92_reg_n_0_[11]\,
      R => '0'
    );
\indvar_flatten20_fu_92_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_92,
      D => add_ln76_1_fu_171_p2(1),
      Q => \indvar_flatten20_fu_92_reg_n_0_[1]\,
      R => '0'
    );
\indvar_flatten20_fu_92_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_92,
      D => add_ln76_1_fu_171_p2(2),
      Q => \indvar_flatten20_fu_92_reg_n_0_[2]\,
      R => '0'
    );
\indvar_flatten20_fu_92_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_92,
      D => add_ln76_1_fu_171_p2(3),
      Q => \indvar_flatten20_fu_92_reg_n_0_[3]\,
      R => '0'
    );
\indvar_flatten20_fu_92_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_92,
      D => add_ln76_1_fu_171_p2(4),
      Q => \indvar_flatten20_fu_92_reg_n_0_[4]\,
      R => '0'
    );
\indvar_flatten20_fu_92_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_92,
      D => add_ln76_1_fu_171_p2(5),
      Q => \indvar_flatten20_fu_92_reg_n_0_[5]\,
      R => '0'
    );
\indvar_flatten20_fu_92_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_92,
      D => add_ln76_1_fu_171_p2(6),
      Q => \indvar_flatten20_fu_92_reg_n_0_[6]\,
      R => '0'
    );
\indvar_flatten20_fu_92_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_92,
      D => add_ln76_1_fu_171_p2(7),
      Q => \indvar_flatten20_fu_92_reg_n_0_[7]\,
      R => '0'
    );
\indvar_flatten20_fu_92_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_92,
      D => add_ln76_1_fu_171_p2(8),
      Q => \indvar_flatten20_fu_92_reg_n_0_[8]\,
      R => '0'
    );
\indvar_flatten20_fu_92_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_92,
      D => add_ln76_1_fu_171_p2(9),
      Q => \indvar_flatten20_fu_92_reg_n_0_[9]\,
      R => '0'
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => \mem_reg_i_14__0_n_0\,
      I2 => zext_ln81_reg_474(0),
      O => din(0)
    );
\mem_reg_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF555555D5555555"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_2__0_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => \mem_reg_i_15__0_n_0\,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => gmem2_WREADY,
      I5 => \mem_reg_i_16__0_n_0\,
      O => \mem_reg_i_11__0_n_0\
    );
\mem_reg_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00101111FFFFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => \^ap_enable_reg_pp0_iter2\,
      I3 => gmem2_BVALID,
      I4 => \^q\(0),
      I5 => \^ap_enable_reg_pp0_iter1\,
      O => \mem_reg_i_14__0_n_0\
    );
\mem_reg_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFFFEF"
    )
        port map (
      I0 => \^icmp_ln76_reg_411_reg[0]_0\,
      I1 => gmem2_AWREADY,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => \icmp_ln76_reg_411_reg[0]_2\,
      O => \mem_reg_i_15__0_n_0\
    );
\mem_reg_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2\,
      I1 => gmem2_BVALID,
      I2 => \^q\(0),
      O => \mem_reg_i_16__0_n_0\
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC800000000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => gmem2_WREADY,
      I2 => \indvar_flatten20_fu_92_reg[0]_1\,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => \mem_reg_i_11__0_n_0\,
      I5 => mem_reg,
      O => \^we\
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(7),
      I1 => \mem_reg_i_14__0_n_0\,
      I2 => zext_ln81_reg_474(7),
      O => din(7)
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(6),
      I1 => \mem_reg_i_14__0_n_0\,
      I2 => zext_ln81_reg_474(6),
      O => din(6)
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(5),
      I1 => \mem_reg_i_14__0_n_0\,
      I2 => zext_ln81_reg_474(5),
      O => din(5)
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(4),
      I1 => \mem_reg_i_14__0_n_0\,
      I2 => zext_ln81_reg_474(4),
      O => din(4)
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(3),
      I1 => \mem_reg_i_14__0_n_0\,
      I2 => zext_ln81_reg_474(3),
      O => din(3)
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(2),
      I1 => \mem_reg_i_14__0_n_0\,
      I2 => zext_ln81_reg_474(2),
      O => din(2)
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(1),
      I1 => \mem_reg_i_14__0_n_0\,
      I2 => zext_ln81_reg_474(1),
      O => din(1)
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_min_pool_image_temp_address0(4),
      I1 => \ap_CS_fsm_reg[0]_0\(2),
      I2 => min_pool_image_temp_address0(4),
      O => ADDRARDADDR(4)
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_min_pool_image_temp_address0(3),
      I1 => \ap_CS_fsm_reg[0]_0\(2),
      I2 => min_pool_image_temp_address0(3),
      O => ADDRARDADDR(3)
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_min_pool_image_temp_address0(2),
      I1 => \ap_CS_fsm_reg[0]_0\(2),
      I2 => min_pool_image_temp_address0(2),
      O => ADDRARDADDR(2)
    );
\ram_reg_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_min_pool_image_temp_address0(1),
      I1 => \ap_CS_fsm_reg[0]_0\(2),
      I2 => min_pool_image_temp_address0(1),
      O => ADDRARDADDR(1)
    );
\ram_reg_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_min_pool_image_temp_address0(0),
      I1 => \ap_CS_fsm_reg[0]_0\(2),
      I2 => min_pool_image_temp_address0(0),
      O => ADDRARDADDR(0)
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF47"
    )
        port map (
      I0 => \icmp_ln76_reg_411_reg[0]_2\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => gmem2_AWREADY,
      I4 => \^icmp_ln76_reg_411_reg[0]_0\,
      I5 => flow_control_loop_pipe_sequential_init_U_n_0,
      O => \^ap_enable_reg_pp0_iter10\
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_min_pool_image_temp_address0(11),
      I1 => \ap_CS_fsm_reg[0]_0\(2),
      I2 => min_pool_image_temp_address0(11),
      O => ADDRARDADDR(11)
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_min_pool_image_temp_address0(10),
      I1 => \ap_CS_fsm_reg[0]_0\(2),
      I2 => min_pool_image_temp_address0(10),
      O => ADDRARDADDR(10)
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_min_pool_image_temp_address0(9),
      I1 => \ap_CS_fsm_reg[0]_0\(2),
      I2 => min_pool_image_temp_address0(9),
      O => ADDRARDADDR(9)
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_min_pool_image_temp_address0(8),
      I1 => \ap_CS_fsm_reg[0]_0\(2),
      I2 => min_pool_image_temp_address0(8),
      O => ADDRARDADDR(8)
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_min_pool_image_temp_address0(7),
      I1 => \ap_CS_fsm_reg[0]_0\(2),
      I2 => min_pool_image_temp_address0(7),
      O => ADDRARDADDR(7)
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_min_pool_image_temp_address0(6),
      I1 => \ap_CS_fsm_reg[0]_0\(2),
      I2 => min_pool_image_temp_address0(6),
      O => ADDRARDADDR(6)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_min_pool_image_temp_address0(5),
      I1 => \ap_CS_fsm_reg[0]_0\(2),
      I2 => min_pool_image_temp_address0(5),
      O => ADDRARDADDR(5)
    );
\row_fu_88[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50440000"
    )
        port map (
      I0 => \^icmp_ln76_reg_411_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \icmp_ln76_reg_411_reg[0]_2\,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => add_ln79_2_reg_4460,
      O => row_fu_880
    );
\row_fu_88_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => row_fu_880,
      D => p_shl_fu_289_p3(9),
      Q => row_fu_88(0),
      R => col_fu_840
    );
\row_fu_88_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => row_fu_880,
      D => p_shl_fu_289_p3(10),
      Q => row_fu_88(1),
      R => col_fu_840
    );
\row_fu_88_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => row_fu_880,
      D => p_shl_fu_289_p3(11),
      Q => row_fu_88(2),
      R => col_fu_840
    );
\row_fu_88_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => row_fu_880,
      D => p_shl_fu_289_p3(12),
      Q => row_fu_88(3),
      R => col_fu_840
    );
\row_fu_88_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => row_fu_880,
      D => p_shl_fu_289_p3(13),
      Q => row_fu_88(4),
      R => col_fu_840
    );
\row_fu_88_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => row_fu_880,
      D => p_shl_fu_289_p3(14),
      Q => row_fu_88(5),
      R => col_fu_840
    );
\select_ln76_1_reg_425_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_9211_out,
      D => select_ln76_1_fu_195_p3(0),
      Q => p_shl_fu_289_p3(9),
      R => '0'
    );
\select_ln76_1_reg_425_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_9211_out,
      D => select_ln76_1_fu_195_p3(1),
      Q => p_shl_fu_289_p3(10),
      R => '0'
    );
\select_ln76_1_reg_425_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_9211_out,
      D => select_ln76_1_fu_195_p3(2),
      Q => p_shl_fu_289_p3(11),
      R => '0'
    );
\select_ln76_1_reg_425_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_9211_out,
      D => select_ln76_1_fu_195_p3(3),
      Q => p_shl_fu_289_p3(12),
      R => '0'
    );
\select_ln76_1_reg_425_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_9211_out,
      D => select_ln76_1_fu_195_p3(4),
      Q => p_shl_fu_289_p3(13),
      R => '0'
    );
\select_ln76_1_reg_425_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_9211_out,
      D => select_ln76_1_fu_195_p3(5),
      Q => p_shl_fu_289_p3(14),
      R => '0'
    );
\select_ln76_reg_436[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000A0A0"
    )
        port map (
      I0 => icmp_ln77_reg_420,
      I1 => gmem2_WREADY,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => gmem2_AWREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      O => \select_ln76_reg_436[5]_i_1_n_0\
    );
\select_ln76_reg_436[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D050"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => gmem2_AWREADY,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => gmem2_WREADY,
      O => add_ln79_2_reg_4460
    );
\select_ln76_reg_436_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => col_load_reg_415(0),
      Q => select_ln76_reg_436(0),
      R => \select_ln76_reg_436[5]_i_1_n_0\
    );
\select_ln76_reg_436_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => col_load_reg_415(1),
      Q => select_ln76_reg_436(1),
      R => \select_ln76_reg_436[5]_i_1_n_0\
    );
\select_ln76_reg_436_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => col_load_reg_415(2),
      Q => select_ln76_reg_436(2),
      R => \select_ln76_reg_436[5]_i_1_n_0\
    );
\select_ln76_reg_436_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => col_load_reg_415(3),
      Q => select_ln76_reg_436(3),
      R => \select_ln76_reg_436[5]_i_1_n_0\
    );
\select_ln76_reg_436_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => col_load_reg_415(4),
      Q => select_ln76_reg_436(4),
      R => \select_ln76_reg_436[5]_i_1_n_0\
    );
\select_ln76_reg_436_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln79_2_reg_4460,
      D => col_load_reg_415(5),
      Q => select_ln76_reg_436(5),
      R => \select_ln76_reg_436[5]_i_1_n_0\
    );
\zext_ln81_reg_474[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D000D0D0"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3\,
      I1 => gmem2_BVALID,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => gmem2_WREADY,
      I4 => \^ap_enable_reg_pp0_iter1\,
      O => indvar_flatten20_fu_9211_out
    );
\zext_ln81_reg_474_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_9211_out,
      D => D(0),
      Q => zext_ln81_reg_474(0),
      R => '0'
    );
\zext_ln81_reg_474_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_9211_out,
      D => D(1),
      Q => zext_ln81_reg_474(1),
      R => '0'
    );
\zext_ln81_reg_474_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_9211_out,
      D => D(2),
      Q => zext_ln81_reg_474(2),
      R => '0'
    );
\zext_ln81_reg_474_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_9211_out,
      D => D(3),
      Q => zext_ln81_reg_474(3),
      R => '0'
    );
\zext_ln81_reg_474_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_9211_out,
      D => D(4),
      Q => zext_ln81_reg_474(4),
      R => '0'
    );
\zext_ln81_reg_474_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_9211_out,
      D => D(5),
      Q => zext_ln81_reg_474(5),
      R => '0'
    );
\zext_ln81_reg_474_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_9211_out,
      D => D(6),
      Q => zext_ln81_reg_474(6),
      R => '0'
    );
\zext_ln81_reg_474_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten20_fu_9211_out,
      D => D(7),
      Q => zext_ln81_reg_474(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_burst_converter is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    ost_ctrl_valid : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    AWVALID_Dummy : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : out STD_LOGIC;
    \pop__1\ : out STD_LOGIC;
    sel : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    \sect_len_buf_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    if_full_n : in STD_LOGIC;
    ost_resp_ready : in STD_LOGIC;
    if_full_n_0 : in STD_LOGIC;
    AWREADY_Dummy_1 : in STD_LOGIC;
    re : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 64 downto 0 );
    ap_rst_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_burst_converter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_burst_converter is
  signal \^awvalid_dummy\ : STD_LOGIC;
  signal SHIFT_RIGHT : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal beat_len : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \could_multi_bursts.addr_buf[10]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[10]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[10]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[10]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[14]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[14]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[14]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[14]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[18]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[18]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[18]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[18]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[22]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[22]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[22]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[22]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[26]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[26]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[26]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[26]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_9_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[30]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[30]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[30]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[30]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[34]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[34]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[34]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[34]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[38]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[38]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[38]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[38]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[42]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[42]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[42]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[42]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[46]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[46]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[46]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[46]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[50]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[50]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[50]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[50]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[54]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[54]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[54]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[54]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[58]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[58]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[58]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[58]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[62]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[62]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[62]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[62]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[62]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step\ : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \could_multi_bursts.addr_step[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step[6]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_valid_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.first_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_reg_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_i_1__0_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.sect_handling_reg_0\ : STD_LOGIC;
  signal end_from_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal first_sect : STD_LOGIC;
  signal first_sect_reg_n_0 : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal last_sect_buf : STD_LOGIC;
  signal \last_sect_i_10__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_11__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_12__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_13__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_2__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_3__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_4__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_5__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_6__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_7__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_8__0_n_0\ : STD_LOGIC;
  signal \last_sect_i_9__0_n_0\ : STD_LOGIC;
  signal last_sect_reg_n_0 : STD_LOGIC;
  signal last_sect_tmp : STD_LOGIC;
  signal next_req : STD_LOGIC;
  signal \^ost_ctrl_valid\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_16_in : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__10_n_0\ : STD_LOGIC;
  signal \plusOp_carry__10_n_1\ : STD_LOGIC;
  signal \plusOp_carry__10_n_2\ : STD_LOGIC;
  signal \plusOp_carry__10_n_3\ : STD_LOGIC;
  signal \plusOp_carry__10_n_4\ : STD_LOGIC;
  signal \plusOp_carry__10_n_5\ : STD_LOGIC;
  signal \plusOp_carry__10_n_6\ : STD_LOGIC;
  signal \plusOp_carry__10_n_7\ : STD_LOGIC;
  signal \plusOp_carry__11_n_2\ : STD_LOGIC;
  signal \plusOp_carry__11_n_3\ : STD_LOGIC;
  signal \plusOp_carry__11_n_5\ : STD_LOGIC;
  signal \plusOp_carry__11_n_6\ : STD_LOGIC;
  signal \plusOp_carry__11_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_4\ : STD_LOGIC;
  signal \plusOp_carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_carry__3_n_4\ : STD_LOGIC;
  signal \plusOp_carry__3_n_5\ : STD_LOGIC;
  signal \plusOp_carry__3_n_6\ : STD_LOGIC;
  signal \plusOp_carry__3_n_7\ : STD_LOGIC;
  signal \plusOp_carry__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_1\ : STD_LOGIC;
  signal \plusOp_carry__4_n_2\ : STD_LOGIC;
  signal \plusOp_carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_carry__4_n_4\ : STD_LOGIC;
  signal \plusOp_carry__4_n_5\ : STD_LOGIC;
  signal \plusOp_carry__4_n_6\ : STD_LOGIC;
  signal \plusOp_carry__4_n_7\ : STD_LOGIC;
  signal \plusOp_carry__5_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_1\ : STD_LOGIC;
  signal \plusOp_carry__5_n_2\ : STD_LOGIC;
  signal \plusOp_carry__5_n_3\ : STD_LOGIC;
  signal \plusOp_carry__5_n_4\ : STD_LOGIC;
  signal \plusOp_carry__5_n_5\ : STD_LOGIC;
  signal \plusOp_carry__5_n_6\ : STD_LOGIC;
  signal \plusOp_carry__5_n_7\ : STD_LOGIC;
  signal \plusOp_carry__6_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_n_1\ : STD_LOGIC;
  signal \plusOp_carry__6_n_2\ : STD_LOGIC;
  signal \plusOp_carry__6_n_3\ : STD_LOGIC;
  signal \plusOp_carry__6_n_4\ : STD_LOGIC;
  signal \plusOp_carry__6_n_5\ : STD_LOGIC;
  signal \plusOp_carry__6_n_6\ : STD_LOGIC;
  signal \plusOp_carry__6_n_7\ : STD_LOGIC;
  signal \plusOp_carry__7_n_0\ : STD_LOGIC;
  signal \plusOp_carry__7_n_1\ : STD_LOGIC;
  signal \plusOp_carry__7_n_2\ : STD_LOGIC;
  signal \plusOp_carry__7_n_3\ : STD_LOGIC;
  signal \plusOp_carry__7_n_4\ : STD_LOGIC;
  signal \plusOp_carry__7_n_5\ : STD_LOGIC;
  signal \plusOp_carry__7_n_6\ : STD_LOGIC;
  signal \plusOp_carry__7_n_7\ : STD_LOGIC;
  signal \plusOp_carry__8_n_0\ : STD_LOGIC;
  signal \plusOp_carry__8_n_1\ : STD_LOGIC;
  signal \plusOp_carry__8_n_2\ : STD_LOGIC;
  signal \plusOp_carry__8_n_3\ : STD_LOGIC;
  signal \plusOp_carry__8_n_4\ : STD_LOGIC;
  signal \plusOp_carry__8_n_5\ : STD_LOGIC;
  signal \plusOp_carry__8_n_6\ : STD_LOGIC;
  signal \plusOp_carry__8_n_7\ : STD_LOGIC;
  signal \plusOp_carry__9_n_0\ : STD_LOGIC;
  signal \plusOp_carry__9_n_1\ : STD_LOGIC;
  signal \plusOp_carry__9_n_2\ : STD_LOGIC;
  signal \plusOp_carry__9_n_3\ : STD_LOGIC;
  signal \plusOp_carry__9_n_4\ : STD_LOGIC;
  signal \plusOp_carry__9_n_5\ : STD_LOGIC;
  signal \plusOp_carry__9_n_6\ : STD_LOGIC;
  signal \plusOp_carry__9_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal req_handling_reg_n_0 : STD_LOGIC;
  signal rs_req_n_10 : STD_LOGIC;
  signal rs_req_n_100 : STD_LOGIC;
  signal rs_req_n_101 : STD_LOGIC;
  signal rs_req_n_102 : STD_LOGIC;
  signal rs_req_n_103 : STD_LOGIC;
  signal rs_req_n_104 : STD_LOGIC;
  signal rs_req_n_105 : STD_LOGIC;
  signal rs_req_n_106 : STD_LOGIC;
  signal rs_req_n_107 : STD_LOGIC;
  signal rs_req_n_108 : STD_LOGIC;
  signal rs_req_n_109 : STD_LOGIC;
  signal rs_req_n_11 : STD_LOGIC;
  signal rs_req_n_110 : STD_LOGIC;
  signal rs_req_n_111 : STD_LOGIC;
  signal rs_req_n_112 : STD_LOGIC;
  signal rs_req_n_113 : STD_LOGIC;
  signal rs_req_n_114 : STD_LOGIC;
  signal rs_req_n_115 : STD_LOGIC;
  signal rs_req_n_116 : STD_LOGIC;
  signal rs_req_n_117 : STD_LOGIC;
  signal rs_req_n_118 : STD_LOGIC;
  signal rs_req_n_12 : STD_LOGIC;
  signal rs_req_n_120 : STD_LOGIC;
  signal rs_req_n_121 : STD_LOGIC;
  signal rs_req_n_13 : STD_LOGIC;
  signal rs_req_n_14 : STD_LOGIC;
  signal rs_req_n_142 : STD_LOGIC;
  signal rs_req_n_143 : STD_LOGIC;
  signal rs_req_n_144 : STD_LOGIC;
  signal rs_req_n_145 : STD_LOGIC;
  signal rs_req_n_146 : STD_LOGIC;
  signal rs_req_n_147 : STD_LOGIC;
  signal rs_req_n_148 : STD_LOGIC;
  signal rs_req_n_149 : STD_LOGIC;
  signal rs_req_n_15 : STD_LOGIC;
  signal rs_req_n_150 : STD_LOGIC;
  signal rs_req_n_151 : STD_LOGIC;
  signal rs_req_n_152 : STD_LOGIC;
  signal rs_req_n_153 : STD_LOGIC;
  signal rs_req_n_154 : STD_LOGIC;
  signal rs_req_n_155 : STD_LOGIC;
  signal rs_req_n_156 : STD_LOGIC;
  signal rs_req_n_157 : STD_LOGIC;
  signal rs_req_n_158 : STD_LOGIC;
  signal rs_req_n_159 : STD_LOGIC;
  signal rs_req_n_16 : STD_LOGIC;
  signal rs_req_n_160 : STD_LOGIC;
  signal rs_req_n_161 : STD_LOGIC;
  signal rs_req_n_17 : STD_LOGIC;
  signal rs_req_n_18 : STD_LOGIC;
  signal rs_req_n_19 : STD_LOGIC;
  signal rs_req_n_20 : STD_LOGIC;
  signal rs_req_n_21 : STD_LOGIC;
  signal rs_req_n_22 : STD_LOGIC;
  signal rs_req_n_23 : STD_LOGIC;
  signal rs_req_n_24 : STD_LOGIC;
  signal rs_req_n_25 : STD_LOGIC;
  signal rs_req_n_26 : STD_LOGIC;
  signal rs_req_n_27 : STD_LOGIC;
  signal rs_req_n_28 : STD_LOGIC;
  signal rs_req_n_29 : STD_LOGIC;
  signal rs_req_n_30 : STD_LOGIC;
  signal rs_req_n_31 : STD_LOGIC;
  signal rs_req_n_32 : STD_LOGIC;
  signal rs_req_n_33 : STD_LOGIC;
  signal rs_req_n_34 : STD_LOGIC;
  signal rs_req_n_35 : STD_LOGIC;
  signal rs_req_n_36 : STD_LOGIC;
  signal rs_req_n_37 : STD_LOGIC;
  signal rs_req_n_38 : STD_LOGIC;
  signal rs_req_n_39 : STD_LOGIC;
  signal rs_req_n_40 : STD_LOGIC;
  signal rs_req_n_41 : STD_LOGIC;
  signal rs_req_n_42 : STD_LOGIC;
  signal rs_req_n_43 : STD_LOGIC;
  signal rs_req_n_44 : STD_LOGIC;
  signal rs_req_n_45 : STD_LOGIC;
  signal rs_req_n_46 : STD_LOGIC;
  signal rs_req_n_47 : STD_LOGIC;
  signal rs_req_n_48 : STD_LOGIC;
  signal rs_req_n_49 : STD_LOGIC;
  signal rs_req_n_5 : STD_LOGIC;
  signal rs_req_n_50 : STD_LOGIC;
  signal rs_req_n_51 : STD_LOGIC;
  signal rs_req_n_52 : STD_LOGIC;
  signal rs_req_n_53 : STD_LOGIC;
  signal rs_req_n_54 : STD_LOGIC;
  signal rs_req_n_55 : STD_LOGIC;
  signal rs_req_n_56 : STD_LOGIC;
  signal rs_req_n_57 : STD_LOGIC;
  signal rs_req_n_58 : STD_LOGIC;
  signal rs_req_n_59 : STD_LOGIC;
  signal rs_req_n_6 : STD_LOGIC;
  signal rs_req_n_60 : STD_LOGIC;
  signal rs_req_n_61 : STD_LOGIC;
  signal rs_req_n_62 : STD_LOGIC;
  signal rs_req_n_63 : STD_LOGIC;
  signal rs_req_n_64 : STD_LOGIC;
  signal rs_req_n_65 : STD_LOGIC;
  signal rs_req_n_66 : STD_LOGIC;
  signal rs_req_n_67 : STD_LOGIC;
  signal rs_req_n_68 : STD_LOGIC;
  signal rs_req_n_69 : STD_LOGIC;
  signal rs_req_n_7 : STD_LOGIC;
  signal rs_req_n_70 : STD_LOGIC;
  signal rs_req_n_71 : STD_LOGIC;
  signal rs_req_n_72 : STD_LOGIC;
  signal rs_req_n_73 : STD_LOGIC;
  signal rs_req_n_74 : STD_LOGIC;
  signal rs_req_n_75 : STD_LOGIC;
  signal rs_req_n_76 : STD_LOGIC;
  signal rs_req_n_77 : STD_LOGIC;
  signal rs_req_n_78 : STD_LOGIC;
  signal rs_req_n_79 : STD_LOGIC;
  signal rs_req_n_8 : STD_LOGIC;
  signal rs_req_n_80 : STD_LOGIC;
  signal rs_req_n_81 : STD_LOGIC;
  signal rs_req_n_82 : STD_LOGIC;
  signal rs_req_n_83 : STD_LOGIC;
  signal rs_req_n_84 : STD_LOGIC;
  signal rs_req_n_85 : STD_LOGIC;
  signal rs_req_n_86 : STD_LOGIC;
  signal rs_req_n_87 : STD_LOGIC;
  signal rs_req_n_88 : STD_LOGIC;
  signal rs_req_n_89 : STD_LOGIC;
  signal rs_req_n_9 : STD_LOGIC;
  signal rs_req_n_90 : STD_LOGIC;
  signal rs_req_n_91 : STD_LOGIC;
  signal rs_req_n_92 : STD_LOGIC;
  signal rs_req_n_93 : STD_LOGIC;
  signal rs_req_n_94 : STD_LOGIC;
  signal rs_req_n_95 : STD_LOGIC;
  signal rs_req_n_96 : STD_LOGIC;
  signal rs_req_n_97 : STD_LOGIC;
  signal rs_req_n_98 : STD_LOGIC;
  signal rs_req_n_99 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal sect_addr_buf : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \sect_addr_buf[11]_i_1__0_n_0\ : STD_LOGIC;
  signal sect_cnt : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \sect_len_buf[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \^sect_len_buf_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sect_len_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal sect_total : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_total_buf[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_5__0_n_0\ : STD_LOGIC;
  signal sect_total_buf_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_total_buf_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \single_sect__18\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[32]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[33]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[34]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[35]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[36]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[37]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[38]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[39]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[40]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[41]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[42]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[43]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[44]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[45]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[46]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[47]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[48]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[49]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[50]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[51]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[52]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[53]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[54]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[55]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[56]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[57]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[58]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[59]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[60]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[61]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[62]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[63]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal start_to_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal start_to_4k0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_could_multi_bursts.addr_buf_reg[62]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_could_multi_bursts.addr_buf_reg[62]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[10]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[14]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[18]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[22]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[26]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[2]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[30]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[34]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[38]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[42]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[46]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[50]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[54]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[58]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[62]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[6]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[2]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[3]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[4]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[5]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[6]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_valid_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[0]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_2__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_3__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__4\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \last_sect_i_12__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \last_sect_i_13__0\ : label is "soft_lutpair122";
  attribute ADDER_THRESHOLD of plusOp_carry : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__9\ : label is 35;
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__0\ : label is "soft_lutpair152";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[0]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[8]_i_1__0\ : label is 11;
begin
  AWVALID_Dummy <= \^awvalid_dummy\;
  \could_multi_bursts.sect_handling_reg_0\ <= \^could_multi_bursts.sect_handling_reg_0\;
  \in\(65 downto 0) <= \^in\(65 downto 0);
  ost_ctrl_valid <= \^ost_ctrl_valid\;
  \sect_len_buf_reg[3]_0\(3 downto 0) <= \^sect_len_buf_reg[3]_0\(3 downto 0);
\beat_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_161,
      Q => beat_len(0),
      R => reset
    );
\beat_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_160,
      Q => beat_len(1),
      R => reset
    );
\beat_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_159,
      Q => beat_len(2),
      R => reset
    );
\beat_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_158,
      Q => beat_len(3),
      R => reset
    );
\beat_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_157,
      Q => beat_len(4),
      R => reset
    );
\beat_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_156,
      Q => beat_len(5),
      R => reset
    );
\beat_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_155,
      Q => beat_len(6),
      R => reset
    );
\beat_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_154,
      Q => beat_len(7),
      R => reset
    );
\beat_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_153,
      Q => beat_len(8),
      R => reset
    );
\beat_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_152,
      Q => beat_len(9),
      R => reset
    );
\could_multi_bursts.addr_buf[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(13),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(11),
      O => \could_multi_bursts.addr_buf[10]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(12),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(10),
      O => \could_multi_bursts.addr_buf[10]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(11),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(9),
      O => \could_multi_bursts.addr_buf[10]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(10),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(8),
      O => \could_multi_bursts.addr_buf[10]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(17),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(15),
      O => \could_multi_bursts.addr_buf[14]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(16),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(14),
      O => \could_multi_bursts.addr_buf[14]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(15),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(13),
      O => \could_multi_bursts.addr_buf[14]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(14),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(12),
      O => \could_multi_bursts.addr_buf[14]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(21),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(19),
      O => \could_multi_bursts.addr_buf[18]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[18]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(20),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(18),
      O => \could_multi_bursts.addr_buf[18]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[18]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(19),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(17),
      O => \could_multi_bursts.addr_buf[18]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[18]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(18),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(16),
      O => \could_multi_bursts.addr_buf[18]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(25),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(23),
      O => \could_multi_bursts.addr_buf[22]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(24),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(22),
      O => \could_multi_bursts.addr_buf[22]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(23),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(21),
      O => \could_multi_bursts.addr_buf[22]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[22]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(22),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(20),
      O => \could_multi_bursts.addr_buf[22]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(29),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(27),
      O => \could_multi_bursts.addr_buf[26]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[26]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(28),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(26),
      O => \could_multi_bursts.addr_buf[26]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(27),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(25),
      O => \could_multi_bursts.addr_buf[26]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[26]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(26),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(24),
      O => \could_multi_bursts.addr_buf[26]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(5),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[2]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(4),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[2]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(3),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[2]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(2),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[2]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(5),
      I1 => \^in\(3),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(5),
      O => \could_multi_bursts.addr_buf[2]_i_6_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(4),
      I1 => \^in\(2),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(4),
      O => \could_multi_bursts.addr_buf[2]_i_7_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(3),
      I1 => \^in\(1),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(3),
      O => \could_multi_bursts.addr_buf[2]_i_8_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(2),
      I1 => \^in\(0),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(2),
      O => \could_multi_bursts.addr_buf[2]_i_9_n_0\
    );
\could_multi_bursts.addr_buf[30]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(33),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(31),
      O => \could_multi_bursts.addr_buf[30]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(32),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(30),
      O => \could_multi_bursts.addr_buf[30]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(31),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(29),
      O => \could_multi_bursts.addr_buf[30]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[30]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(30),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(28),
      O => \could_multi_bursts.addr_buf[30]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(37),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(35),
      O => \could_multi_bursts.addr_buf[34]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[34]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(36),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(34),
      O => \could_multi_bursts.addr_buf[34]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[34]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(35),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(33),
      O => \could_multi_bursts.addr_buf[34]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[34]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(34),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(32),
      O => \could_multi_bursts.addr_buf[34]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[38]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(41),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(39),
      O => \could_multi_bursts.addr_buf[38]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[38]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(40),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(38),
      O => \could_multi_bursts.addr_buf[38]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[38]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(39),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(37),
      O => \could_multi_bursts.addr_buf[38]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[38]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(38),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(36),
      O => \could_multi_bursts.addr_buf[38]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[42]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(45),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(43),
      O => \could_multi_bursts.addr_buf[42]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[42]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(44),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(42),
      O => \could_multi_bursts.addr_buf[42]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[42]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(43),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(41),
      O => \could_multi_bursts.addr_buf[42]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[42]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(42),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(40),
      O => \could_multi_bursts.addr_buf[42]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[46]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(49),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(47),
      O => \could_multi_bursts.addr_buf[46]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[46]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(48),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(46),
      O => \could_multi_bursts.addr_buf[46]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[46]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(47),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(45),
      O => \could_multi_bursts.addr_buf[46]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[46]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(46),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(44),
      O => \could_multi_bursts.addr_buf[46]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[50]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(53),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(51),
      O => \could_multi_bursts.addr_buf[50]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[50]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(52),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(50),
      O => \could_multi_bursts.addr_buf[50]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[50]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(51),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(49),
      O => \could_multi_bursts.addr_buf[50]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[50]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(50),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(48),
      O => \could_multi_bursts.addr_buf[50]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[54]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(57),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(55),
      O => \could_multi_bursts.addr_buf[54]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[54]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(56),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(54),
      O => \could_multi_bursts.addr_buf[54]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[54]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(55),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(53),
      O => \could_multi_bursts.addr_buf[54]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[54]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(54),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(52),
      O => \could_multi_bursts.addr_buf[54]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(61),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(59),
      O => \could_multi_bursts.addr_buf[58]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[58]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(60),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(58),
      O => \could_multi_bursts.addr_buf[58]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[58]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(59),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(57),
      O => \could_multi_bursts.addr_buf[58]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[58]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(58),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(56),
      O => \could_multi_bursts.addr_buf[58]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[62]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(63),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(61),
      O => \could_multi_bursts.addr_buf[62]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[62]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(62),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(60),
      O => \could_multi_bursts.addr_buf[62]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(6),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[6]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(9),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(7),
      O => \could_multi_bursts.addr_buf[6]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(8),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(6),
      O => \could_multi_bursts.addr_buf[6]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(7),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(5),
      O => \could_multi_bursts.addr_buf[6]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(6),
      I1 => \^in\(4),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(6),
      O => \could_multi_bursts.addr_buf[6]_i_6_n_0\
    );
\could_multi_bursts.addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[10]_i_1_n_7\,
      Q => \^in\(8),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[6]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[10]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[10]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[10]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[10]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[10]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[10]_i_1_n_6\,
      Q => \^in\(9),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[10]_i_1_n_5\,
      Q => \^in\(10),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[10]_i_1_n_4\,
      Q => \^in\(11),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[14]_i_1_n_7\,
      Q => \^in\(12),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[10]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[14]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[14]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[14]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[14]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[14]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[14]_i_1_n_6\,
      Q => \^in\(13),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[14]_i_1_n_5\,
      Q => \^in\(14),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[14]_i_1_n_4\,
      Q => \^in\(15),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[18]_i_1_n_7\,
      Q => \^in\(16),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[14]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[18]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[18]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[18]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[18]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[18]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[18]_i_1_n_6\,
      Q => \^in\(17),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[18]_i_1_n_5\,
      Q => \^in\(18),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[18]_i_1_n_4\,
      Q => \^in\(19),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[22]_i_1_n_7\,
      Q => \^in\(20),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[18]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[22]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[22]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[22]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[22]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[22]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[22]_i_1_n_6\,
      Q => \^in\(21),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[22]_i_1_n_5\,
      Q => \^in\(22),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[22]_i_1_n_4\,
      Q => \^in\(23),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[26]_i_1_n_7\,
      Q => \^in\(24),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[22]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[26]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[26]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[26]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[26]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[26]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[26]_i_1_n_6\,
      Q => \^in\(25),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[26]_i_1_n_5\,
      Q => \^in\(26),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[26]_i_1_n_4\,
      Q => \^in\(27),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[2]_i_1_n_7\,
      Q => \^in\(0),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.addr_buf_reg[2]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[2]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[2]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \could_multi_bursts.addr_buf[2]_i_2_n_0\,
      DI(2) => \could_multi_bursts.addr_buf[2]_i_3_n_0\,
      DI(1) => \could_multi_bursts.addr_buf[2]_i_4_n_0\,
      DI(0) => \could_multi_bursts.addr_buf[2]_i_5_n_0\,
      O(3) => \could_multi_bursts.addr_buf_reg[2]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[2]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[2]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[2]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[2]_i_6_n_0\,
      S(2) => \could_multi_bursts.addr_buf[2]_i_7_n_0\,
      S(1) => \could_multi_bursts.addr_buf[2]_i_8_n_0\,
      S(0) => \could_multi_bursts.addr_buf[2]_i_9_n_0\
    );
\could_multi_bursts.addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[30]_i_1_n_7\,
      Q => \^in\(28),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[26]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[30]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[30]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[30]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[30]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[30]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[30]_i_1_n_6\,
      Q => \^in\(29),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[30]_i_1_n_5\,
      Q => \^in\(30),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[30]_i_1_n_4\,
      Q => \^in\(31),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[34]_i_1_n_7\,
      Q => \^in\(32),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[34]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[30]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[34]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[34]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[34]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[34]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[34]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[34]_i_1_n_6\,
      Q => \^in\(33),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[34]_i_1_n_5\,
      Q => \^in\(34),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[34]_i_1_n_4\,
      Q => \^in\(35),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[38]_i_1_n_7\,
      Q => \^in\(36),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[38]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[34]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[38]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[38]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[38]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[38]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[38]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[38]_i_1_n_6\,
      Q => \^in\(37),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[2]_i_1_n_6\,
      Q => \^in\(1),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[38]_i_1_n_5\,
      Q => \^in\(38),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[38]_i_1_n_4\,
      Q => \^in\(39),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[42]_i_1_n_7\,
      Q => \^in\(40),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[42]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[38]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[42]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[42]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[42]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[42]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[42]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[42]_i_1_n_6\,
      Q => \^in\(41),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[42]_i_1_n_5\,
      Q => \^in\(42),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[42]_i_1_n_4\,
      Q => \^in\(43),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[46]_i_1_n_7\,
      Q => \^in\(44),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[46]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[42]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[46]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[46]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[46]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[46]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[46]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[46]_i_1_n_6\,
      Q => \^in\(45),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[46]_i_1_n_5\,
      Q => \^in\(46),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[46]_i_1_n_4\,
      Q => \^in\(47),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[2]_i_1_n_5\,
      Q => \^in\(2),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[50]_i_1_n_7\,
      Q => \^in\(48),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[50]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[46]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[50]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[50]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[50]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[50]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[50]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[50]_i_1_n_6\,
      Q => \^in\(49),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[50]_i_1_n_5\,
      Q => \^in\(50),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[50]_i_1_n_4\,
      Q => \^in\(51),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[54]_i_1_n_7\,
      Q => \^in\(52),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[54]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[50]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[54]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[54]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[54]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[54]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[54]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[54]_i_1_n_6\,
      Q => \^in\(53),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[54]_i_1_n_5\,
      Q => \^in\(54),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[54]_i_1_n_4\,
      Q => \^in\(55),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[58]_i_1_n_7\,
      Q => \^in\(56),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[58]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[54]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[58]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[58]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[58]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[58]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[58]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[58]_i_1_n_6\,
      Q => \^in\(57),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[2]_i_1_n_4\,
      Q => \^in\(3),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[58]_i_1_n_5\,
      Q => \^in\(58),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[58]_i_1_n_4\,
      Q => \^in\(59),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[62]_i_1_n_7\,
      Q => \^in\(60),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[62]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[58]_i_1_n_0\,
      CO(3 downto 1) => \NLW_could_multi_bursts.addr_buf_reg[62]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \could_multi_bursts.addr_buf_reg[62]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_could_multi_bursts.addr_buf_reg[62]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \could_multi_bursts.addr_buf_reg[62]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[62]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \could_multi_bursts.addr_buf[62]_i_2_n_0\,
      S(0) => \could_multi_bursts.addr_buf[62]_i_3_n_0\
    );
\could_multi_bursts.addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[62]_i_1_n_6\,
      Q => \^in\(61),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[6]_i_1_n_7\,
      Q => \^in\(4),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[2]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \could_multi_bursts.addr_buf[6]_i_2_n_0\,
      O(3) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[6]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[6]_i_3_n_0\,
      S(2) => \could_multi_bursts.addr_buf[6]_i_4_n_0\,
      S(1) => \could_multi_bursts.addr_buf[6]_i_5_n_0\,
      S(0) => \could_multi_bursts.addr_buf[6]_i_6_n_0\
    );
\could_multi_bursts.addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[6]_i_1_n_6\,
      Q => \^in\(5),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[6]_i_1_n_5\,
      Q => \^in\(6),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[6]_i_1_n_4\,
      Q => \^in\(7),
      R => reset
    );
\could_multi_bursts.addr_step[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_reg_n_0\,
      I1 => \sect_len_buf_reg_n_0_[0]\,
      O => \could_multi_bursts.addr_step[2]_i_1__0_n_0\
    );
\could_multi_bursts.addr_step[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \sect_len_buf_reg_n_0_[1]\,
      O => \could_multi_bursts.addr_step[3]_i_1__0_n_0\
    );
\could_multi_bursts.addr_step[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \sect_len_buf_reg_n_0_[1]\,
      I2 => \could_multi_bursts.last_loop_reg_n_0\,
      I3 => \sect_len_buf_reg_n_0_[2]\,
      O => \could_multi_bursts.addr_step[4]_i_1__0_n_0\
    );
\could_multi_bursts.addr_step[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[1]\,
      I1 => \sect_len_buf_reg_n_0_[0]\,
      I2 => \sect_len_buf_reg_n_0_[2]\,
      I3 => \could_multi_bursts.last_loop_reg_n_0\,
      I4 => \sect_len_buf_reg_n_0_[3]\,
      O => \could_multi_bursts.addr_step[5]_i_1__0_n_0\
    );
\could_multi_bursts.addr_step[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0F0F0F"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \sect_len_buf_reg_n_0_[1]\,
      I2 => \could_multi_bursts.last_loop_reg_n_0\,
      I3 => \sect_len_buf_reg_n_0_[0]\,
      I4 => \sect_len_buf_reg_n_0_[2]\,
      O => \could_multi_bursts.addr_step[6]_i_2_n_0\
    );
\could_multi_bursts.addr_step_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step[2]_i_1__0_n_0\,
      Q => \could_multi_bursts.addr_step\(2),
      R => reset
    );
\could_multi_bursts.addr_step_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step[3]_i_1__0_n_0\,
      Q => \could_multi_bursts.addr_step\(3),
      R => reset
    );
\could_multi_bursts.addr_step_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step[4]_i_1__0_n_0\,
      Q => \could_multi_bursts.addr_step\(4),
      R => reset
    );
\could_multi_bursts.addr_step_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step[5]_i_1__0_n_0\,
      Q => \could_multi_bursts.addr_step\(5),
      R => reset
    );
\could_multi_bursts.addr_step_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step[6]_i_2_n_0\,
      Q => \could_multi_bursts.addr_step\(6),
      R => reset
    );
\could_multi_bursts.burst_valid_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000EAAA"
    )
        port map (
      I0 => \^awvalid_dummy\,
      I1 => if_full_n_0,
      I2 => ost_resp_ready,
      I3 => \^could_multi_bursts.sect_handling_reg_0\,
      I4 => AWREADY_Dummy_1,
      O => \could_multi_bursts.burst_valid_i_1_n_0\
    );
\could_multi_bursts.burst_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.burst_valid_i_1_n_0\,
      Q => \^awvalid_dummy\,
      R => reset
    );
\could_multi_bursts.first_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => p_16_in,
      Q => \could_multi_bursts.first_loop\,
      R => reset
    );
\could_multi_bursts.last_loop_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_i_2__0_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(3),
      I3 => p_16_in,
      I4 => \could_multi_bursts.last_loop_i_3__0_n_0\,
      O => \could_multi_bursts.last_loop_i_1__0_n_0\
    );
\could_multi_bursts.last_loop_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(2),
      I2 => p_0_in(4),
      I3 => p_0_in(1),
      O => \could_multi_bursts.last_loop_i_2__0_n_0\
    );
\could_multi_bursts.last_loop_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      I5 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      O => \could_multi_bursts.last_loop_i_3__0_n_0\
    );
\could_multi_bursts.last_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.last_loop_i_1__0_n_0\,
      Q => \could_multi_bursts.last_loop_reg_n_0\,
      R => reset
    );
\could_multi_bursts.len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \^sect_len_buf_reg[3]_0\(0),
      Q => \^in\(62),
      R => reset
    );
\could_multi_bursts.len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \^sect_len_buf_reg[3]_0\(1),
      Q => \^in\(63),
      R => reset
    );
\could_multi_bursts.len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \^sect_len_buf_reg[3]_0\(2),
      Q => \^in\(64),
      R => reset
    );
\could_multi_bursts.len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \^sect_len_buf_reg[3]_0\(3),
      Q => \^in\(65),
      R => reset
    );
\could_multi_bursts.loop_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_16_in,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      O => \could_multi_bursts.loop_cnt[0]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(4),
      I1 => \single_sect__18\,
      I2 => end_from_4k(4),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(4),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => p_16_in,
      I3 => p_0_in(1),
      O => \could_multi_bursts.loop_cnt[1]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(5),
      I1 => \single_sect__18\,
      I2 => end_from_4k(5),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(5),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA900A9"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I3 => p_16_in,
      I4 => p_0_in(2),
      O => \could_multi_bursts.loop_cnt[2]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(6),
      I1 => \single_sect__18\,
      I2 => end_from_4k(6),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(6),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA90000AAA9"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I4 => p_16_in,
      I5 => p_0_in(3),
      O => \could_multi_bursts.loop_cnt[3]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(7),
      I1 => \single_sect__18\,
      I2 => end_from_4k(7),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(7),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      I1 => \could_multi_bursts.loop_cnt[4]_i_2__0_n_0\,
      I2 => p_16_in,
      I3 => p_0_in(4),
      O => \could_multi_bursts.loop_cnt[4]_i_1__0_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      O => \could_multi_bursts.loop_cnt[4]_i_2__0_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(8),
      I1 => \single_sect__18\,
      I2 => end_from_4k(8),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(8),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_16_in,
      I1 => \^awvalid_dummy\,
      I2 => AWREADY_Dummy_1,
      I3 => if_full_n_0,
      I4 => ost_resp_ready,
      I5 => \^could_multi_bursts.sect_handling_reg_0\,
      O => \could_multi_bursts.last_loop\
    );
\could_multi_bursts.loop_cnt[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      I1 => \could_multi_bursts.loop_cnt[5]_i_3__0_n_0\,
      I2 => p_16_in,
      I3 => p_0_in(5),
      O => \could_multi_bursts.loop_cnt[5]_i_2__0_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      O => \could_multi_bursts.loop_cnt[5]_i_3__0_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(9),
      I1 => \single_sect__18\,
      I2 => end_from_4k(9),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(9),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[0]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      R => reset
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[1]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      R => reset
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[2]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      R => reset
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[3]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      R => reset
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[4]_i_1__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      R => reset
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[5]_i_2__0_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      R => reset
    );
\could_multi_bursts.sect_handling_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg_0\,
      I1 => \^ost_ctrl_valid\,
      I2 => \could_multi_bursts.last_loop_reg_n_0\,
      I3 => req_handling_reg_n_0,
      O => \could_multi_bursts.sect_handling_i_1__0_n_0\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.sect_handling_i_1__0_n_0\,
      Q => \^could_multi_bursts.sect_handling_reg_0\,
      R => reset
    );
\end_from_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_151,
      Q => end_from_4k(0),
      R => reset
    );
\end_from_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_150,
      Q => end_from_4k(1),
      R => reset
    );
\end_from_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_149,
      Q => end_from_4k(2),
      R => reset
    );
\end_from_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_148,
      Q => end_from_4k(3),
      R => reset
    );
\end_from_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_147,
      Q => end_from_4k(4),
      R => reset
    );
\end_from_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_146,
      Q => end_from_4k(5),
      R => reset
    );
\end_from_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_145,
      Q => end_from_4k(6),
      R => reset
    );
\end_from_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_144,
      Q => end_from_4k(7),
      R => reset
    );
\end_from_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_143,
      Q => end_from_4k(8),
      R => reset
    );
\end_from_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_142,
      Q => end_from_4k(9),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080008080"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg_0\,
      I1 => ost_resp_ready,
      I2 => if_full_n_0,
      I3 => AWREADY_Dummy_1,
      I4 => \^awvalid_dummy\,
      I5 => re,
      O => \pop__1\
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => \^awvalid_dummy\,
      I1 => AWREADY_Dummy_1,
      I2 => if_full_n_0,
      I3 => ost_resp_ready,
      I4 => \^could_multi_bursts.sect_handling_reg_0\,
      O => sel
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => last_sect_buf,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => ost_ctrl_info
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \^sect_len_buf_reg[3]_0\(0)
    );
\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[1]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \^sect_len_buf_reg[3]_0\(1)
    );
\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[2]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \^sect_len_buf_reg[3]_0\(2)
    );
\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \^sect_len_buf_reg[3]_0\(3)
    );
first_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => next_req,
      Q => first_sect_reg_n_0,
      R => reset
    );
\last_sect_buf_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \single_sect__18\,
      I1 => last_sect_reg_n_0,
      O => last_sect_tmp
    );
last_sect_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => last_sect_tmp,
      Q => last_sect_buf,
      R => reset
    );
\last_sect_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => sect_total(10),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(10),
      I3 => sect_total(11),
      I4 => sect_total_buf_reg(11),
      I5 => \last_sect_i_13__0_n_0\,
      O => \last_sect_i_10__0_n_0\
    );
\last_sect_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sect_total_buf_reg(4),
      I1 => sect_total(4),
      I2 => sect_total_buf_reg(3),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(3),
      O => \last_sect_i_11__0_n_0\
    );
\last_sect_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(15),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(15),
      O => \last_sect_i_12__0_n_0\
    );
\last_sect_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(13),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(13),
      O => \last_sect_i_13__0_n_0\
    );
\last_sect_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \last_sect_i_3__0_n_0\,
      I1 => \last_sect_i_4__0_n_0\,
      I2 => \last_sect_i_5__0_n_0\,
      I3 => \last_sect_i_6__0_n_0\,
      I4 => p_16_in,
      I5 => last_sect_reg_n_0,
      O => \last_sect_i_2__0_n_0\
    );
\last_sect_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => sect_total_buf_reg(6),
      I1 => sect_total_buf_reg(7),
      I2 => sect_total_buf_reg(2),
      I3 => sect_total_buf_reg(1),
      I4 => first_sect_reg_n_0,
      I5 => \last_sect_i_7__0_n_0\,
      O => \last_sect_i_3__0_n_0\
    );
\last_sect_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002020000A202A"
    )
        port map (
      I0 => \last_sect_i_8__0_n_0\,
      I1 => sect_total(8),
      I2 => first_sect_reg_n_0,
      I3 => sect_total_buf_reg(8),
      I4 => sect_total(9),
      I5 => sect_total_buf_reg(9),
      O => \last_sect_i_4__0_n_0\
    );
\last_sect_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000200020002AA"
    )
        port map (
      I0 => \last_sect_i_9__0_n_0\,
      I1 => sect_total(17),
      I2 => sect_total(16),
      I3 => first_sect_reg_n_0,
      I4 => sect_total_buf_reg(17),
      I5 => sect_total_buf_reg(16),
      O => \last_sect_i_5__0_n_0\
    );
\last_sect_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000200020002AA"
    )
        port map (
      I0 => \last_sect_i_10__0_n_0\,
      I1 => sect_total(14),
      I2 => sect_total(12),
      I3 => first_sect_reg_n_0,
      I4 => sect_total_buf_reg(14),
      I5 => sect_total_buf_reg(12),
      O => \last_sect_i_6__0_n_0\
    );
\last_sect_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => sect_total(1),
      I2 => sect_total(2),
      I3 => sect_total(7),
      I4 => sect_total(6),
      O => \last_sect_i_7__0_n_0\
    );
\last_sect_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008830B800000000"
    )
        port map (
      I0 => sect_total(0),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(0),
      I3 => sect_total(5),
      I4 => sect_total_buf_reg(5),
      I5 => \last_sect_i_11__0_n_0\,
      O => \last_sect_i_8__0_n_0\
    );
\last_sect_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => sect_total(19),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(19),
      I3 => sect_total(18),
      I4 => sect_total_buf_reg(18),
      I5 => \last_sect_i_12__0_n_0\,
      O => \last_sect_i_9__0_n_0\
    );
last_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_121,
      Q => last_sect_reg_n_0,
      R => '0'
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => sect_cnt(0),
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3 downto 0) => sect_cnt(4 downto 1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => sect_cnt(8 downto 5)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3 downto 0) => sect_cnt(12 downto 9)
    );
\plusOp_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__9_n_0\,
      CO(3) => \plusOp_carry__10_n_0\,
      CO(2) => \plusOp_carry__10_n_1\,
      CO(1) => \plusOp_carry__10_n_2\,
      CO(0) => \plusOp_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__10_n_4\,
      O(2) => \plusOp_carry__10_n_5\,
      O(1) => \plusOp_carry__10_n_6\,
      O(0) => \plusOp_carry__10_n_7\,
      S(3 downto 0) => sect_cnt(48 downto 45)
    );
\plusOp_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__10_n_0\,
      CO(3 downto 2) => \NLW_plusOp_carry__11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_carry__11_n_2\,
      CO(0) => \plusOp_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_carry__11_O_UNCONNECTED\(3),
      O(2) => \plusOp_carry__11_n_5\,
      O(1) => \plusOp_carry__11_n_6\,
      O(0) => \plusOp_carry__11_n_7\,
      S(3) => '0',
      S(2 downto 0) => sect_cnt(51 downto 49)
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \plusOp_carry__2_n_1\,
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__2_n_4\,
      O(2) => \plusOp_carry__2_n_5\,
      O(1) => \plusOp_carry__2_n_6\,
      O(0) => \plusOp_carry__2_n_7\,
      S(3 downto 0) => sect_cnt(16 downto 13)
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_0\,
      CO(3) => \plusOp_carry__3_n_0\,
      CO(2) => \plusOp_carry__3_n_1\,
      CO(1) => \plusOp_carry__3_n_2\,
      CO(0) => \plusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__3_n_4\,
      O(2) => \plusOp_carry__3_n_5\,
      O(1) => \plusOp_carry__3_n_6\,
      O(0) => \plusOp_carry__3_n_7\,
      S(3 downto 0) => sect_cnt(20 downto 17)
    );
\plusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__3_n_0\,
      CO(3) => \plusOp_carry__4_n_0\,
      CO(2) => \plusOp_carry__4_n_1\,
      CO(1) => \plusOp_carry__4_n_2\,
      CO(0) => \plusOp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__4_n_4\,
      O(2) => \plusOp_carry__4_n_5\,
      O(1) => \plusOp_carry__4_n_6\,
      O(0) => \plusOp_carry__4_n_7\,
      S(3 downto 0) => sect_cnt(24 downto 21)
    );
\plusOp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__4_n_0\,
      CO(3) => \plusOp_carry__5_n_0\,
      CO(2) => \plusOp_carry__5_n_1\,
      CO(1) => \plusOp_carry__5_n_2\,
      CO(0) => \plusOp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__5_n_4\,
      O(2) => \plusOp_carry__5_n_5\,
      O(1) => \plusOp_carry__5_n_6\,
      O(0) => \plusOp_carry__5_n_7\,
      S(3 downto 0) => sect_cnt(28 downto 25)
    );
\plusOp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__5_n_0\,
      CO(3) => \plusOp_carry__6_n_0\,
      CO(2) => \plusOp_carry__6_n_1\,
      CO(1) => \plusOp_carry__6_n_2\,
      CO(0) => \plusOp_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__6_n_4\,
      O(2) => \plusOp_carry__6_n_5\,
      O(1) => \plusOp_carry__6_n_6\,
      O(0) => \plusOp_carry__6_n_7\,
      S(3 downto 0) => sect_cnt(32 downto 29)
    );
\plusOp_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__6_n_0\,
      CO(3) => \plusOp_carry__7_n_0\,
      CO(2) => \plusOp_carry__7_n_1\,
      CO(1) => \plusOp_carry__7_n_2\,
      CO(0) => \plusOp_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__7_n_4\,
      O(2) => \plusOp_carry__7_n_5\,
      O(1) => \plusOp_carry__7_n_6\,
      O(0) => \plusOp_carry__7_n_7\,
      S(3 downto 0) => sect_cnt(36 downto 33)
    );
\plusOp_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__7_n_0\,
      CO(3) => \plusOp_carry__8_n_0\,
      CO(2) => \plusOp_carry__8_n_1\,
      CO(1) => \plusOp_carry__8_n_2\,
      CO(0) => \plusOp_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__8_n_4\,
      O(2) => \plusOp_carry__8_n_5\,
      O(1) => \plusOp_carry__8_n_6\,
      O(0) => \plusOp_carry__8_n_7\,
      S(3 downto 0) => sect_cnt(40 downto 37)
    );
\plusOp_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__8_n_0\,
      CO(3) => \plusOp_carry__9_n_0\,
      CO(2) => \plusOp_carry__9_n_1\,
      CO(1) => \plusOp_carry__9_n_2\,
      CO(0) => \plusOp_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__9_n_4\,
      O(2) => \plusOp_carry__9_n_5\,
      O(1) => \plusOp_carry__9_n_6\,
      O(0) => \plusOp_carry__9_n_7\,
      S(3 downto 0) => sect_cnt(44 downto 41)
    );
req_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_120,
      Q => req_handling_reg_n_0,
      R => reset
    );
rs_req: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice__parameterized1\
     port map (
      AWREADY_Dummy_1 => AWREADY_Dummy_1,
      D(64 downto 0) => D(64 downto 0),
      E(0) => next_req,
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      Q(19 downto 0) => sect_total(19 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.len_buf_reg[0]\ => \^could_multi_bursts.sect_handling_reg_0\,
      \could_multi_bursts.len_buf_reg[0]_0\ => \^awvalid_dummy\,
      \could_multi_bursts.sect_handling_reg\(0) => \^ost_ctrl_valid\,
      \data_p1_reg[63]_0\(61) => rs_req_n_57,
      \data_p1_reg[63]_0\(60) => rs_req_n_58,
      \data_p1_reg[63]_0\(59) => rs_req_n_59,
      \data_p1_reg[63]_0\(58) => rs_req_n_60,
      \data_p1_reg[63]_0\(57) => rs_req_n_61,
      \data_p1_reg[63]_0\(56) => rs_req_n_62,
      \data_p1_reg[63]_0\(55) => rs_req_n_63,
      \data_p1_reg[63]_0\(54) => rs_req_n_64,
      \data_p1_reg[63]_0\(53) => rs_req_n_65,
      \data_p1_reg[63]_0\(52) => rs_req_n_66,
      \data_p1_reg[63]_0\(51) => rs_req_n_67,
      \data_p1_reg[63]_0\(50) => rs_req_n_68,
      \data_p1_reg[63]_0\(49) => rs_req_n_69,
      \data_p1_reg[63]_0\(48) => rs_req_n_70,
      \data_p1_reg[63]_0\(47) => rs_req_n_71,
      \data_p1_reg[63]_0\(46) => rs_req_n_72,
      \data_p1_reg[63]_0\(45) => rs_req_n_73,
      \data_p1_reg[63]_0\(44) => rs_req_n_74,
      \data_p1_reg[63]_0\(43) => rs_req_n_75,
      \data_p1_reg[63]_0\(42) => rs_req_n_76,
      \data_p1_reg[63]_0\(41) => rs_req_n_77,
      \data_p1_reg[63]_0\(40) => rs_req_n_78,
      \data_p1_reg[63]_0\(39) => rs_req_n_79,
      \data_p1_reg[63]_0\(38) => rs_req_n_80,
      \data_p1_reg[63]_0\(37) => rs_req_n_81,
      \data_p1_reg[63]_0\(36) => rs_req_n_82,
      \data_p1_reg[63]_0\(35) => rs_req_n_83,
      \data_p1_reg[63]_0\(34) => rs_req_n_84,
      \data_p1_reg[63]_0\(33) => rs_req_n_85,
      \data_p1_reg[63]_0\(32) => rs_req_n_86,
      \data_p1_reg[63]_0\(31) => rs_req_n_87,
      \data_p1_reg[63]_0\(30) => rs_req_n_88,
      \data_p1_reg[63]_0\(29) => rs_req_n_89,
      \data_p1_reg[63]_0\(28) => rs_req_n_90,
      \data_p1_reg[63]_0\(27) => rs_req_n_91,
      \data_p1_reg[63]_0\(26) => rs_req_n_92,
      \data_p1_reg[63]_0\(25) => rs_req_n_93,
      \data_p1_reg[63]_0\(24) => rs_req_n_94,
      \data_p1_reg[63]_0\(23) => rs_req_n_95,
      \data_p1_reg[63]_0\(22) => rs_req_n_96,
      \data_p1_reg[63]_0\(21) => rs_req_n_97,
      \data_p1_reg[63]_0\(20) => rs_req_n_98,
      \data_p1_reg[63]_0\(19) => rs_req_n_99,
      \data_p1_reg[63]_0\(18) => rs_req_n_100,
      \data_p1_reg[63]_0\(17) => rs_req_n_101,
      \data_p1_reg[63]_0\(16) => rs_req_n_102,
      \data_p1_reg[63]_0\(15) => rs_req_n_103,
      \data_p1_reg[63]_0\(14) => rs_req_n_104,
      \data_p1_reg[63]_0\(13) => rs_req_n_105,
      \data_p1_reg[63]_0\(12) => rs_req_n_106,
      \data_p1_reg[63]_0\(11) => rs_req_n_107,
      \data_p1_reg[63]_0\(10) => rs_req_n_108,
      \data_p1_reg[63]_0\(9) => rs_req_n_109,
      \data_p1_reg[63]_0\(8) => rs_req_n_110,
      \data_p1_reg[63]_0\(7) => rs_req_n_111,
      \data_p1_reg[63]_0\(6) => rs_req_n_112,
      \data_p1_reg[63]_0\(5) => rs_req_n_113,
      \data_p1_reg[63]_0\(4) => rs_req_n_114,
      \data_p1_reg[63]_0\(3) => rs_req_n_115,
      \data_p1_reg[63]_0\(2) => rs_req_n_116,
      \data_p1_reg[63]_0\(1) => rs_req_n_117,
      \data_p1_reg[63]_0\(0) => rs_req_n_118,
      \data_p1_reg[81]_0\(19 downto 0) => SHIFT_RIGHT(19 downto 0),
      \data_p1_reg[81]_1\(9) => rs_req_n_142,
      \data_p1_reg[81]_1\(8) => rs_req_n_143,
      \data_p1_reg[81]_1\(7) => rs_req_n_144,
      \data_p1_reg[81]_1\(6) => rs_req_n_145,
      \data_p1_reg[81]_1\(5) => rs_req_n_146,
      \data_p1_reg[81]_1\(4) => rs_req_n_147,
      \data_p1_reg[81]_1\(3) => rs_req_n_148,
      \data_p1_reg[81]_1\(2) => rs_req_n_149,
      \data_p1_reg[81]_1\(1) => rs_req_n_150,
      \data_p1_reg[81]_1\(0) => rs_req_n_151,
      \data_p1_reg[81]_2\(9) => rs_req_n_152,
      \data_p1_reg[81]_2\(8) => rs_req_n_153,
      \data_p1_reg[81]_2\(7) => rs_req_n_154,
      \data_p1_reg[81]_2\(6) => rs_req_n_155,
      \data_p1_reg[81]_2\(5) => rs_req_n_156,
      \data_p1_reg[81]_2\(4) => rs_req_n_157,
      \data_p1_reg[81]_2\(3) => rs_req_n_158,
      \data_p1_reg[81]_2\(2) => rs_req_n_159,
      \data_p1_reg[81]_2\(1) => rs_req_n_160,
      \data_p1_reg[81]_2\(0) => rs_req_n_161,
      \data_p2_reg[81]_0\(0) => E(0),
      if_full_n => if_full_n,
      if_full_n_0 => if_full_n_0,
      last_sect_reg => \last_sect_i_2__0_n_0\,
      ost_resp_ready => ost_resp_ready,
      p_16_in => p_16_in,
      req_handling_reg => last_sect_reg_n_0,
      reset => reset,
      s_ready_t_reg_0 => s_ready_t_reg,
      s_ready_t_reg_1 => s_ready_t_reg_0,
      \sect_cnt_reg[0]\(0) => sect_cnt(0),
      \sect_cnt_reg[12]\(3) => \plusOp_carry__1_n_4\,
      \sect_cnt_reg[12]\(2) => \plusOp_carry__1_n_5\,
      \sect_cnt_reg[12]\(1) => \plusOp_carry__1_n_6\,
      \sect_cnt_reg[12]\(0) => \plusOp_carry__1_n_7\,
      \sect_cnt_reg[16]\(3) => \plusOp_carry__2_n_4\,
      \sect_cnt_reg[16]\(2) => \plusOp_carry__2_n_5\,
      \sect_cnt_reg[16]\(1) => \plusOp_carry__2_n_6\,
      \sect_cnt_reg[16]\(0) => \plusOp_carry__2_n_7\,
      \sect_cnt_reg[20]\(3) => \plusOp_carry__3_n_4\,
      \sect_cnt_reg[20]\(2) => \plusOp_carry__3_n_5\,
      \sect_cnt_reg[20]\(1) => \plusOp_carry__3_n_6\,
      \sect_cnt_reg[20]\(0) => \plusOp_carry__3_n_7\,
      \sect_cnt_reg[24]\(3) => \plusOp_carry__4_n_4\,
      \sect_cnt_reg[24]\(2) => \plusOp_carry__4_n_5\,
      \sect_cnt_reg[24]\(1) => \plusOp_carry__4_n_6\,
      \sect_cnt_reg[24]\(0) => \plusOp_carry__4_n_7\,
      \sect_cnt_reg[28]\(3) => \plusOp_carry__5_n_4\,
      \sect_cnt_reg[28]\(2) => \plusOp_carry__5_n_5\,
      \sect_cnt_reg[28]\(1) => \plusOp_carry__5_n_6\,
      \sect_cnt_reg[28]\(0) => \plusOp_carry__5_n_7\,
      \sect_cnt_reg[32]\(3) => \plusOp_carry__6_n_4\,
      \sect_cnt_reg[32]\(2) => \plusOp_carry__6_n_5\,
      \sect_cnt_reg[32]\(1) => \plusOp_carry__6_n_6\,
      \sect_cnt_reg[32]\(0) => \plusOp_carry__6_n_7\,
      \sect_cnt_reg[36]\(3) => \plusOp_carry__7_n_4\,
      \sect_cnt_reg[36]\(2) => \plusOp_carry__7_n_5\,
      \sect_cnt_reg[36]\(1) => \plusOp_carry__7_n_6\,
      \sect_cnt_reg[36]\(0) => \plusOp_carry__7_n_7\,
      \sect_cnt_reg[40]\(3) => \plusOp_carry__8_n_4\,
      \sect_cnt_reg[40]\(2) => \plusOp_carry__8_n_5\,
      \sect_cnt_reg[40]\(1) => \plusOp_carry__8_n_6\,
      \sect_cnt_reg[40]\(0) => \plusOp_carry__8_n_7\,
      \sect_cnt_reg[44]\(3) => \plusOp_carry__9_n_4\,
      \sect_cnt_reg[44]\(2) => \plusOp_carry__9_n_5\,
      \sect_cnt_reg[44]\(1) => \plusOp_carry__9_n_6\,
      \sect_cnt_reg[44]\(0) => \plusOp_carry__9_n_7\,
      \sect_cnt_reg[48]\(3) => \plusOp_carry__10_n_4\,
      \sect_cnt_reg[48]\(2) => \plusOp_carry__10_n_5\,
      \sect_cnt_reg[48]\(1) => \plusOp_carry__10_n_6\,
      \sect_cnt_reg[48]\(0) => \plusOp_carry__10_n_7\,
      \sect_cnt_reg[51]\(2) => \plusOp_carry__11_n_5\,
      \sect_cnt_reg[51]\(1) => \plusOp_carry__11_n_6\,
      \sect_cnt_reg[51]\(0) => \plusOp_carry__11_n_7\,
      \sect_cnt_reg[8]\(3) => \plusOp_carry__0_n_4\,
      \sect_cnt_reg[8]\(2) => \plusOp_carry__0_n_5\,
      \sect_cnt_reg[8]\(1) => \plusOp_carry__0_n_6\,
      \sect_cnt_reg[8]\(0) => \plusOp_carry__0_n_7\,
      \sect_total_buf_reg[0]\ => req_handling_reg_n_0,
      \sect_total_buf_reg[0]_0\ => \could_multi_bursts.last_loop_reg_n_0\,
      \single_sect__18\ => \single_sect__18\,
      \state_reg[0]_0\(51) => rs_req_n_5,
      \state_reg[0]_0\(50) => rs_req_n_6,
      \state_reg[0]_0\(49) => rs_req_n_7,
      \state_reg[0]_0\(48) => rs_req_n_8,
      \state_reg[0]_0\(47) => rs_req_n_9,
      \state_reg[0]_0\(46) => rs_req_n_10,
      \state_reg[0]_0\(45) => rs_req_n_11,
      \state_reg[0]_0\(44) => rs_req_n_12,
      \state_reg[0]_0\(43) => rs_req_n_13,
      \state_reg[0]_0\(42) => rs_req_n_14,
      \state_reg[0]_0\(41) => rs_req_n_15,
      \state_reg[0]_0\(40) => rs_req_n_16,
      \state_reg[0]_0\(39) => rs_req_n_17,
      \state_reg[0]_0\(38) => rs_req_n_18,
      \state_reg[0]_0\(37) => rs_req_n_19,
      \state_reg[0]_0\(36) => rs_req_n_20,
      \state_reg[0]_0\(35) => rs_req_n_21,
      \state_reg[0]_0\(34) => rs_req_n_22,
      \state_reg[0]_0\(33) => rs_req_n_23,
      \state_reg[0]_0\(32) => rs_req_n_24,
      \state_reg[0]_0\(31) => rs_req_n_25,
      \state_reg[0]_0\(30) => rs_req_n_26,
      \state_reg[0]_0\(29) => rs_req_n_27,
      \state_reg[0]_0\(28) => rs_req_n_28,
      \state_reg[0]_0\(27) => rs_req_n_29,
      \state_reg[0]_0\(26) => rs_req_n_30,
      \state_reg[0]_0\(25) => rs_req_n_31,
      \state_reg[0]_0\(24) => rs_req_n_32,
      \state_reg[0]_0\(23) => rs_req_n_33,
      \state_reg[0]_0\(22) => rs_req_n_34,
      \state_reg[0]_0\(21) => rs_req_n_35,
      \state_reg[0]_0\(20) => rs_req_n_36,
      \state_reg[0]_0\(19) => rs_req_n_37,
      \state_reg[0]_0\(18) => rs_req_n_38,
      \state_reg[0]_0\(17) => rs_req_n_39,
      \state_reg[0]_0\(16) => rs_req_n_40,
      \state_reg[0]_0\(15) => rs_req_n_41,
      \state_reg[0]_0\(14) => rs_req_n_42,
      \state_reg[0]_0\(13) => rs_req_n_43,
      \state_reg[0]_0\(12) => rs_req_n_44,
      \state_reg[0]_0\(11) => rs_req_n_45,
      \state_reg[0]_0\(10) => rs_req_n_46,
      \state_reg[0]_0\(9) => rs_req_n_47,
      \state_reg[0]_0\(8) => rs_req_n_48,
      \state_reg[0]_0\(7) => rs_req_n_49,
      \state_reg[0]_0\(6) => rs_req_n_50,
      \state_reg[0]_0\(5) => rs_req_n_51,
      \state_reg[0]_0\(4) => rs_req_n_52,
      \state_reg[0]_0\(3) => rs_req_n_53,
      \state_reg[0]_0\(2) => rs_req_n_54,
      \state_reg[0]_0\(1) => rs_req_n_55,
      \state_reg[0]_0\(0) => rs_req_n_56,
      \state_reg[0]_1\(0) => first_sect,
      \state_reg[0]_2\ => rs_req_n_120,
      \state_reg[0]_3\ => rs_req_n_121
    );
\sect_addr_buf[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => p_16_in,
      I2 => ap_rst_n,
      O => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[12]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[13]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[14]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[15]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[16]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[17]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[18]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[19]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(7),
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[20]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[21]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[22]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[23]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[24]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[25]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[26]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[27]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[28]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[29]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(17),
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[30]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[31]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(19),
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[32]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(20),
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[33]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(21),
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[34]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(22),
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[35]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(23),
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[36]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(24),
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[37]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(25),
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[38]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(26),
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[39]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(27),
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[40]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(28),
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[41]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(29),
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[42]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(30),
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[43]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(31),
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[44]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(32),
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[45]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(33),
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[46]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(34),
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[47]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(35),
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[48]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(36),
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[49]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(37),
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[50]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(38),
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[51]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(39),
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[52]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(40),
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[53]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(41),
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[54]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(42),
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[55]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(43),
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[56]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(44),
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[57]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(45),
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[58]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(46),
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[59]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(47),
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[60]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(48),
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[61]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(49),
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[62]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(50),
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[63]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(51),
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(10),
      Q => sect_addr_buf(10),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(11),
      Q => sect_addr_buf(11),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(12),
      Q => sect_addr_buf(12),
      R => reset
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(13),
      Q => sect_addr_buf(13),
      R => reset
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(14),
      Q => sect_addr_buf(14),
      R => reset
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(15),
      Q => sect_addr_buf(15),
      R => reset
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(16),
      Q => sect_addr_buf(16),
      R => reset
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(17),
      Q => sect_addr_buf(17),
      R => reset
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(18),
      Q => sect_addr_buf(18),
      R => reset
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(19),
      Q => sect_addr_buf(19),
      R => reset
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(20),
      Q => sect_addr_buf(20),
      R => reset
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(21),
      Q => sect_addr_buf(21),
      R => reset
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(22),
      Q => sect_addr_buf(22),
      R => reset
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(23),
      Q => sect_addr_buf(23),
      R => reset
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(24),
      Q => sect_addr_buf(24),
      R => reset
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(25),
      Q => sect_addr_buf(25),
      R => reset
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(26),
      Q => sect_addr_buf(26),
      R => reset
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(27),
      Q => sect_addr_buf(27),
      R => reset
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(28),
      Q => sect_addr_buf(28),
      R => reset
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(29),
      Q => sect_addr_buf(29),
      R => reset
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(2),
      Q => sect_addr_buf(2),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(30),
      Q => sect_addr_buf(30),
      R => reset
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(31),
      Q => sect_addr_buf(31),
      R => reset
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(32),
      Q => sect_addr_buf(32),
      R => reset
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(33),
      Q => sect_addr_buf(33),
      R => reset
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(34),
      Q => sect_addr_buf(34),
      R => reset
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(35),
      Q => sect_addr_buf(35),
      R => reset
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(36),
      Q => sect_addr_buf(36),
      R => reset
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(37),
      Q => sect_addr_buf(37),
      R => reset
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(38),
      Q => sect_addr_buf(38),
      R => reset
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(39),
      Q => sect_addr_buf(39),
      R => reset
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(3),
      Q => sect_addr_buf(3),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(40),
      Q => sect_addr_buf(40),
      R => reset
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(41),
      Q => sect_addr_buf(41),
      R => reset
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(42),
      Q => sect_addr_buf(42),
      R => reset
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(43),
      Q => sect_addr_buf(43),
      R => reset
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(44),
      Q => sect_addr_buf(44),
      R => reset
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(45),
      Q => sect_addr_buf(45),
      R => reset
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(46),
      Q => sect_addr_buf(46),
      R => reset
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(47),
      Q => sect_addr_buf(47),
      R => reset
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(48),
      Q => sect_addr_buf(48),
      R => reset
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(49),
      Q => sect_addr_buf(49),
      R => reset
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(4),
      Q => sect_addr_buf(4),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(50),
      Q => sect_addr_buf(50),
      R => reset
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(51),
      Q => sect_addr_buf(51),
      R => reset
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(52),
      Q => sect_addr_buf(52),
      R => reset
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(53),
      Q => sect_addr_buf(53),
      R => reset
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(54),
      Q => sect_addr_buf(54),
      R => reset
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(55),
      Q => sect_addr_buf(55),
      R => reset
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(56),
      Q => sect_addr_buf(56),
      R => reset
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(57),
      Q => sect_addr_buf(57),
      R => reset
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(58),
      Q => sect_addr_buf(58),
      R => reset
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(59),
      Q => sect_addr_buf(59),
      R => reset
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(5),
      Q => sect_addr_buf(5),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(60),
      Q => sect_addr_buf(60),
      R => reset
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(61),
      Q => sect_addr_buf(61),
      R => reset
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(62),
      Q => sect_addr_buf(62),
      R => reset
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(63),
      Q => sect_addr_buf(63),
      R => reset
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(6),
      Q => sect_addr_buf(6),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(7),
      Q => sect_addr_buf(7),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(8),
      Q => sect_addr_buf(8),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(9),
      Q => sect_addr_buf(9),
      R => \sect_addr_buf[11]_i_1__0_n_0\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_56,
      Q => sect_cnt(0),
      R => reset
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_46,
      Q => sect_cnt(10),
      R => reset
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_45,
      Q => sect_cnt(11),
      R => reset
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_44,
      Q => sect_cnt(12),
      R => reset
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_43,
      Q => sect_cnt(13),
      R => reset
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_42,
      Q => sect_cnt(14),
      R => reset
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_41,
      Q => sect_cnt(15),
      R => reset
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_40,
      Q => sect_cnt(16),
      R => reset
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_39,
      Q => sect_cnt(17),
      R => reset
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_38,
      Q => sect_cnt(18),
      R => reset
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_37,
      Q => sect_cnt(19),
      R => reset
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_55,
      Q => sect_cnt(1),
      R => reset
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_36,
      Q => sect_cnt(20),
      R => reset
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_35,
      Q => sect_cnt(21),
      R => reset
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_34,
      Q => sect_cnt(22),
      R => reset
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_33,
      Q => sect_cnt(23),
      R => reset
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_32,
      Q => sect_cnt(24),
      R => reset
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_31,
      Q => sect_cnt(25),
      R => reset
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_30,
      Q => sect_cnt(26),
      R => reset
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_29,
      Q => sect_cnt(27),
      R => reset
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_28,
      Q => sect_cnt(28),
      R => reset
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_27,
      Q => sect_cnt(29),
      R => reset
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_54,
      Q => sect_cnt(2),
      R => reset
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_26,
      Q => sect_cnt(30),
      R => reset
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_25,
      Q => sect_cnt(31),
      R => reset
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_24,
      Q => sect_cnt(32),
      R => reset
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_23,
      Q => sect_cnt(33),
      R => reset
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_22,
      Q => sect_cnt(34),
      R => reset
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_21,
      Q => sect_cnt(35),
      R => reset
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_20,
      Q => sect_cnt(36),
      R => reset
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_19,
      Q => sect_cnt(37),
      R => reset
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_18,
      Q => sect_cnt(38),
      R => reset
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_17,
      Q => sect_cnt(39),
      R => reset
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_53,
      Q => sect_cnt(3),
      R => reset
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_16,
      Q => sect_cnt(40),
      R => reset
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_15,
      Q => sect_cnt(41),
      R => reset
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_14,
      Q => sect_cnt(42),
      R => reset
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_13,
      Q => sect_cnt(43),
      R => reset
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_12,
      Q => sect_cnt(44),
      R => reset
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_11,
      Q => sect_cnt(45),
      R => reset
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_10,
      Q => sect_cnt(46),
      R => reset
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_9,
      Q => sect_cnt(47),
      R => reset
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_8,
      Q => sect_cnt(48),
      R => reset
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_7,
      Q => sect_cnt(49),
      R => reset
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_52,
      Q => sect_cnt(4),
      R => reset
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_6,
      Q => sect_cnt(50),
      R => reset
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_5,
      Q => sect_cnt(51),
      R => reset
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_51,
      Q => sect_cnt(5),
      R => reset
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_50,
      Q => sect_cnt(6),
      R => reset
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_49,
      Q => sect_cnt(7),
      R => reset
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_48,
      Q => sect_cnt(8),
      R => reset
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_47,
      Q => sect_cnt(9),
      R => reset
    );
\sect_len_buf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(0),
      I1 => \single_sect__18\,
      I2 => end_from_4k(0),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(0),
      O => \sect_len_buf[0]_i_1__0_n_0\
    );
\sect_len_buf[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(1),
      I1 => \single_sect__18\,
      I2 => end_from_4k(1),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(1),
      O => \sect_len_buf[1]_i_1__0_n_0\
    );
\sect_len_buf[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(2),
      I1 => \single_sect__18\,
      I2 => end_from_4k(2),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(2),
      O => \sect_len_buf[2]_i_1__0_n_0\
    );
\sect_len_buf[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(3),
      I1 => \single_sect__18\,
      I2 => end_from_4k(3),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(3),
      O => \sect_len_buf[3]_i_2__0_n_0\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_len_buf[0]_i_1__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[0]\,
      R => reset
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_len_buf[1]_i_1__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[1]\,
      R => reset
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_len_buf[2]_i_1__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[2]\,
      R => reset
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_len_buf[3]_i_2__0_n_0\,
      Q => \sect_len_buf_reg_n_0_[3]\,
      R => reset
    );
\sect_total_buf[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(3),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(3),
      O => \sect_total_buf[0]_i_2__0_n_0\
    );
\sect_total_buf[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(2),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(2),
      O => \sect_total_buf[0]_i_3__0_n_0\
    );
\sect_total_buf[0]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(1),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(1),
      O => \sect_total_buf[0]_i_4__0_n_0\
    );
\sect_total_buf[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(0),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(0),
      O => \sect_total_buf[0]_i_5__0_n_0\
    );
\sect_total_buf[12]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(15),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(15),
      O => \sect_total_buf[12]_i_2__0_n_0\
    );
\sect_total_buf[12]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(14),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(14),
      O => \sect_total_buf[12]_i_3__0_n_0\
    );
\sect_total_buf[12]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(13),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(13),
      O => \sect_total_buf[12]_i_4__0_n_0\
    );
\sect_total_buf[12]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(12),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(12),
      O => \sect_total_buf[12]_i_5__0_n_0\
    );
\sect_total_buf[16]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(19),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(19),
      O => \sect_total_buf[16]_i_2__0_n_0\
    );
\sect_total_buf[16]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(18),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(18),
      O => \sect_total_buf[16]_i_3__0_n_0\
    );
\sect_total_buf[16]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(17),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(17),
      O => \sect_total_buf[16]_i_4__0_n_0\
    );
\sect_total_buf[16]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(16),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(16),
      O => \sect_total_buf[16]_i_5__0_n_0\
    );
\sect_total_buf[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(7),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(7),
      O => \sect_total_buf[4]_i_2__0_n_0\
    );
\sect_total_buf[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(6),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(6),
      O => \sect_total_buf[4]_i_3__0_n_0\
    );
\sect_total_buf[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(5),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(5),
      O => \sect_total_buf[4]_i_4__0_n_0\
    );
\sect_total_buf[4]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(4),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(4),
      O => \sect_total_buf[4]_i_5__0_n_0\
    );
\sect_total_buf[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(11),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(11),
      O => \sect_total_buf[8]_i_2__0_n_0\
    );
\sect_total_buf[8]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(10),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(10),
      O => \sect_total_buf[8]_i_3__0_n_0\
    );
\sect_total_buf[8]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(9),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(9),
      O => \sect_total_buf[8]_i_4__0_n_0\
    );
\sect_total_buf[8]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(8),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(8),
      O => \sect_total_buf[8]_i_5__0_n_0\
    );
\sect_total_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_7\,
      Q => sect_total_buf_reg(0),
      R => reset
    );
\sect_total_buf_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_total_buf_reg[0]_i_1__0_n_0\,
      CO(2) => \sect_total_buf_reg[0]_i_1__0_n_1\,
      CO(1) => \sect_total_buf_reg[0]_i_1__0_n_2\,
      CO(0) => \sect_total_buf_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[0]_i_1__0_n_4\,
      O(2) => \sect_total_buf_reg[0]_i_1__0_n_5\,
      O(1) => \sect_total_buf_reg[0]_i_1__0_n_6\,
      O(0) => \sect_total_buf_reg[0]_i_1__0_n_7\,
      S(3) => \sect_total_buf[0]_i_2__0_n_0\,
      S(2) => \sect_total_buf[0]_i_3__0_n_0\,
      S(1) => \sect_total_buf[0]_i_4__0_n_0\,
      S(0) => \sect_total_buf[0]_i_5__0_n_0\
    );
\sect_total_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_5\,
      Q => sect_total_buf_reg(10),
      R => reset
    );
\sect_total_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_4\,
      Q => sect_total_buf_reg(11),
      R => reset
    );
\sect_total_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[12]_i_1__0_n_7\,
      Q => sect_total_buf_reg(12),
      R => reset
    );
\sect_total_buf_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[8]_i_1__0_n_0\,
      CO(3) => \sect_total_buf_reg[12]_i_1__0_n_0\,
      CO(2) => \sect_total_buf_reg[12]_i_1__0_n_1\,
      CO(1) => \sect_total_buf_reg[12]_i_1__0_n_2\,
      CO(0) => \sect_total_buf_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[12]_i_1__0_n_4\,
      O(2) => \sect_total_buf_reg[12]_i_1__0_n_5\,
      O(1) => \sect_total_buf_reg[12]_i_1__0_n_6\,
      O(0) => \sect_total_buf_reg[12]_i_1__0_n_7\,
      S(3) => \sect_total_buf[12]_i_2__0_n_0\,
      S(2) => \sect_total_buf[12]_i_3__0_n_0\,
      S(1) => \sect_total_buf[12]_i_4__0_n_0\,
      S(0) => \sect_total_buf[12]_i_5__0_n_0\
    );
\sect_total_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[12]_i_1__0_n_6\,
      Q => sect_total_buf_reg(13),
      R => reset
    );
\sect_total_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[12]_i_1__0_n_5\,
      Q => sect_total_buf_reg(14),
      R => reset
    );
\sect_total_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[12]_i_1__0_n_4\,
      Q => sect_total_buf_reg(15),
      R => reset
    );
\sect_total_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[16]_i_1__0_n_7\,
      Q => sect_total_buf_reg(16),
      R => reset
    );
\sect_total_buf_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[12]_i_1__0_n_0\,
      CO(3) => \NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \sect_total_buf_reg[16]_i_1__0_n_1\,
      CO(1) => \sect_total_buf_reg[16]_i_1__0_n_2\,
      CO(0) => \sect_total_buf_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \sect_total_buf_reg[16]_i_1__0_n_4\,
      O(2) => \sect_total_buf_reg[16]_i_1__0_n_5\,
      O(1) => \sect_total_buf_reg[16]_i_1__0_n_6\,
      O(0) => \sect_total_buf_reg[16]_i_1__0_n_7\,
      S(3) => \sect_total_buf[16]_i_2__0_n_0\,
      S(2) => \sect_total_buf[16]_i_3__0_n_0\,
      S(1) => \sect_total_buf[16]_i_4__0_n_0\,
      S(0) => \sect_total_buf[16]_i_5__0_n_0\
    );
\sect_total_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[16]_i_1__0_n_6\,
      Q => sect_total_buf_reg(17),
      R => reset
    );
\sect_total_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[16]_i_1__0_n_5\,
      Q => sect_total_buf_reg(18),
      R => reset
    );
\sect_total_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[16]_i_1__0_n_4\,
      Q => sect_total_buf_reg(19),
      R => reset
    );
\sect_total_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_6\,
      Q => sect_total_buf_reg(1),
      R => reset
    );
\sect_total_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_5\,
      Q => sect_total_buf_reg(2),
      R => reset
    );
\sect_total_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[0]_i_1__0_n_4\,
      Q => sect_total_buf_reg(3),
      R => reset
    );
\sect_total_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[4]_i_1__0_n_7\,
      Q => sect_total_buf_reg(4),
      R => reset
    );
\sect_total_buf_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[0]_i_1__0_n_0\,
      CO(3) => \sect_total_buf_reg[4]_i_1__0_n_0\,
      CO(2) => \sect_total_buf_reg[4]_i_1__0_n_1\,
      CO(1) => \sect_total_buf_reg[4]_i_1__0_n_2\,
      CO(0) => \sect_total_buf_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[4]_i_1__0_n_4\,
      O(2) => \sect_total_buf_reg[4]_i_1__0_n_5\,
      O(1) => \sect_total_buf_reg[4]_i_1__0_n_6\,
      O(0) => \sect_total_buf_reg[4]_i_1__0_n_7\,
      S(3) => \sect_total_buf[4]_i_2__0_n_0\,
      S(2) => \sect_total_buf[4]_i_3__0_n_0\,
      S(1) => \sect_total_buf[4]_i_4__0_n_0\,
      S(0) => \sect_total_buf[4]_i_5__0_n_0\
    );
\sect_total_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[4]_i_1__0_n_6\,
      Q => sect_total_buf_reg(5),
      R => reset
    );
\sect_total_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[4]_i_1__0_n_5\,
      Q => sect_total_buf_reg(6),
      R => reset
    );
\sect_total_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[4]_i_1__0_n_4\,
      Q => sect_total_buf_reg(7),
      R => reset
    );
\sect_total_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_7\,
      Q => sect_total_buf_reg(8),
      R => reset
    );
\sect_total_buf_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[4]_i_1__0_n_0\,
      CO(3) => \sect_total_buf_reg[8]_i_1__0_n_0\,
      CO(2) => \sect_total_buf_reg[8]_i_1__0_n_1\,
      CO(1) => \sect_total_buf_reg[8]_i_1__0_n_2\,
      CO(0) => \sect_total_buf_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[8]_i_1__0_n_4\,
      O(2) => \sect_total_buf_reg[8]_i_1__0_n_5\,
      O(1) => \sect_total_buf_reg[8]_i_1__0_n_6\,
      O(0) => \sect_total_buf_reg[8]_i_1__0_n_7\,
      S(3) => \sect_total_buf[8]_i_2__0_n_0\,
      S(2) => \sect_total_buf[8]_i_3__0_n_0\,
      S(1) => \sect_total_buf[8]_i_4__0_n_0\,
      S(0) => \sect_total_buf[8]_i_5__0_n_0\
    );
\sect_total_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[8]_i_1__0_n_6\,
      Q => sect_total_buf_reg(9),
      R => reset
    );
\sect_total_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(0),
      Q => sect_total(0),
      R => reset
    );
\sect_total_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(10),
      Q => sect_total(10),
      R => reset
    );
\sect_total_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(11),
      Q => sect_total(11),
      R => reset
    );
\sect_total_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(12),
      Q => sect_total(12),
      R => reset
    );
\sect_total_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(13),
      Q => sect_total(13),
      R => reset
    );
\sect_total_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(14),
      Q => sect_total(14),
      R => reset
    );
\sect_total_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(15),
      Q => sect_total(15),
      R => reset
    );
\sect_total_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(16),
      Q => sect_total(16),
      R => reset
    );
\sect_total_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(17),
      Q => sect_total(17),
      R => reset
    );
\sect_total_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(18),
      Q => sect_total(18),
      R => reset
    );
\sect_total_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(19),
      Q => sect_total(19),
      R => reset
    );
\sect_total_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(1),
      Q => sect_total(1),
      R => reset
    );
\sect_total_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(2),
      Q => sect_total(2),
      R => reset
    );
\sect_total_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(3),
      Q => sect_total(3),
      R => reset
    );
\sect_total_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(4),
      Q => sect_total(4),
      R => reset
    );
\sect_total_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(5),
      Q => sect_total(5),
      R => reset
    );
\sect_total_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(6),
      Q => sect_total(6),
      R => reset
    );
\sect_total_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(7),
      Q => sect_total(7),
      R => reset
    );
\sect_total_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(8),
      Q => sect_total(8),
      R => reset
    );
\sect_total_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(9),
      Q => sect_total(9),
      R => reset
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_110,
      Q => \start_addr_reg_n_0_[10]\,
      R => reset
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_109,
      Q => \start_addr_reg_n_0_[11]\,
      R => reset
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_108,
      Q => \start_addr_reg_n_0_[12]\,
      R => reset
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_107,
      Q => \start_addr_reg_n_0_[13]\,
      R => reset
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_106,
      Q => \start_addr_reg_n_0_[14]\,
      R => reset
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_105,
      Q => \start_addr_reg_n_0_[15]\,
      R => reset
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_104,
      Q => \start_addr_reg_n_0_[16]\,
      R => reset
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_103,
      Q => \start_addr_reg_n_0_[17]\,
      R => reset
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_102,
      Q => \start_addr_reg_n_0_[18]\,
      R => reset
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_101,
      Q => \start_addr_reg_n_0_[19]\,
      R => reset
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_100,
      Q => \start_addr_reg_n_0_[20]\,
      R => reset
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_99,
      Q => \start_addr_reg_n_0_[21]\,
      R => reset
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_98,
      Q => \start_addr_reg_n_0_[22]\,
      R => reset
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_97,
      Q => \start_addr_reg_n_0_[23]\,
      R => reset
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_96,
      Q => \start_addr_reg_n_0_[24]\,
      R => reset
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_95,
      Q => \start_addr_reg_n_0_[25]\,
      R => reset
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_94,
      Q => \start_addr_reg_n_0_[26]\,
      R => reset
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_93,
      Q => \start_addr_reg_n_0_[27]\,
      R => reset
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_92,
      Q => \start_addr_reg_n_0_[28]\,
      R => reset
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_91,
      Q => \start_addr_reg_n_0_[29]\,
      R => reset
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_118,
      Q => \start_addr_reg_n_0_[2]\,
      R => reset
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_90,
      Q => \start_addr_reg_n_0_[30]\,
      R => reset
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_89,
      Q => \start_addr_reg_n_0_[31]\,
      R => reset
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_88,
      Q => \start_addr_reg_n_0_[32]\,
      R => reset
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_87,
      Q => \start_addr_reg_n_0_[33]\,
      R => reset
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_86,
      Q => \start_addr_reg_n_0_[34]\,
      R => reset
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_85,
      Q => \start_addr_reg_n_0_[35]\,
      R => reset
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_84,
      Q => \start_addr_reg_n_0_[36]\,
      R => reset
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_83,
      Q => \start_addr_reg_n_0_[37]\,
      R => reset
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_82,
      Q => \start_addr_reg_n_0_[38]\,
      R => reset
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_81,
      Q => \start_addr_reg_n_0_[39]\,
      R => reset
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_117,
      Q => \start_addr_reg_n_0_[3]\,
      R => reset
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_80,
      Q => \start_addr_reg_n_0_[40]\,
      R => reset
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_79,
      Q => \start_addr_reg_n_0_[41]\,
      R => reset
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_78,
      Q => \start_addr_reg_n_0_[42]\,
      R => reset
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_77,
      Q => \start_addr_reg_n_0_[43]\,
      R => reset
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_76,
      Q => \start_addr_reg_n_0_[44]\,
      R => reset
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_75,
      Q => \start_addr_reg_n_0_[45]\,
      R => reset
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_74,
      Q => \start_addr_reg_n_0_[46]\,
      R => reset
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_73,
      Q => \start_addr_reg_n_0_[47]\,
      R => reset
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_72,
      Q => \start_addr_reg_n_0_[48]\,
      R => reset
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_71,
      Q => \start_addr_reg_n_0_[49]\,
      R => reset
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_116,
      Q => \start_addr_reg_n_0_[4]\,
      R => reset
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_70,
      Q => \start_addr_reg_n_0_[50]\,
      R => reset
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_69,
      Q => \start_addr_reg_n_0_[51]\,
      R => reset
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_68,
      Q => \start_addr_reg_n_0_[52]\,
      R => reset
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_67,
      Q => \start_addr_reg_n_0_[53]\,
      R => reset
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_66,
      Q => \start_addr_reg_n_0_[54]\,
      R => reset
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_65,
      Q => \start_addr_reg_n_0_[55]\,
      R => reset
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_64,
      Q => \start_addr_reg_n_0_[56]\,
      R => reset
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_63,
      Q => \start_addr_reg_n_0_[57]\,
      R => reset
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_62,
      Q => \start_addr_reg_n_0_[58]\,
      R => reset
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_61,
      Q => \start_addr_reg_n_0_[59]\,
      R => reset
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_115,
      Q => \start_addr_reg_n_0_[5]\,
      R => reset
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_60,
      Q => \start_addr_reg_n_0_[60]\,
      R => reset
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_59,
      Q => \start_addr_reg_n_0_[61]\,
      R => reset
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_58,
      Q => \start_addr_reg_n_0_[62]\,
      R => reset
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_57,
      Q => \start_addr_reg_n_0_[63]\,
      R => reset
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_114,
      Q => \start_addr_reg_n_0_[6]\,
      R => reset
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_113,
      Q => \start_addr_reg_n_0_[7]\,
      R => reset
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_112,
      Q => \start_addr_reg_n_0_[8]\,
      R => reset
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_111,
      Q => \start_addr_reg_n_0_[9]\,
      R => reset
    );
\start_to_4k[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_118,
      O => start_to_4k0(0)
    );
\start_to_4k[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_117,
      O => start_to_4k0(1)
    );
\start_to_4k[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_116,
      O => start_to_4k0(2)
    );
\start_to_4k[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_115,
      O => start_to_4k0(3)
    );
\start_to_4k[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_114,
      O => start_to_4k0(4)
    );
\start_to_4k[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_113,
      O => start_to_4k0(5)
    );
\start_to_4k[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_112,
      O => start_to_4k0(6)
    );
\start_to_4k[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_111,
      O => start_to_4k0(7)
    );
\start_to_4k[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_110,
      O => start_to_4k0(8)
    );
\start_to_4k[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_109,
      O => start_to_4k0(9)
    );
\start_to_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(0),
      Q => start_to_4k(0),
      R => reset
    );
\start_to_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(1),
      Q => start_to_4k(1),
      R => reset
    );
\start_to_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(2),
      Q => start_to_4k(2),
      R => reset
    );
\start_to_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(3),
      Q => start_to_4k(3),
      R => reset
    );
\start_to_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(4),
      Q => start_to_4k(4),
      R => reset
    );
\start_to_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(5),
      Q => start_to_4k(5),
      R => reset
    );
\start_to_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(6),
      Q => start_to_4k(6),
      R => reset
    );
\start_to_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(7),
      Q => start_to_4k(7),
      R => reset
    );
\start_to_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(8),
      Q => start_to_4k(8),
      R => reset
    );
\start_to_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(9),
      Q => start_to_4k(9),
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo is
  port (
    gmem1_AWREADY : out STD_LOGIC;
    if_empty_n_0 : out STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \fifo_depth_gt1_gen.full_n_reg_2\ : out STD_LOGIC;
    reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_loop_init_int_reg : in STD_LOGIC;
    we : in STD_LOGIC;
    wrsp_ready : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    tmp_valid_reg_0 : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 62 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo is
  signal \dout_vld_i_1__5_n_0\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.full_n_reg_1\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal full_n0_in : STD_LOGIC;
  signal \^gmem1_awready\ : STD_LOGIC;
  signal \^if_empty_n_0\ : STD_LOGIC;
  signal raddr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.empty_n_i_1__6\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__10\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[1]_i_1__19\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_2__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[0]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[1]_i_1\ : label is "soft_lutpair176";
begin
  \fifo_depth_gt1_gen.full_n_reg_1\ <= \^fifo_depth_gt1_gen.full_n_reg_1\;
  gmem1_AWREADY <= \^gmem1_awready\;
  if_empty_n_0 <= \^if_empty_n_0\;
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gmem1_awready\,
      I1 => ap_loop_init_int_reg,
      O => \fifo_depth_gt1_gen.full_n_reg_0\
    );
\dout_vld_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAAAFFFFAAAA"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => AWREADY_Dummy,
      I2 => tmp_valid_reg_0,
      I3 => tmp_valid_reg,
      I4 => \^if_empty_n_0\,
      I5 => wrsp_ready,
      O => \dout_vld_i_1__5_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__5_n_0\,
      Q => \^if_empty_n_0\,
      R => reset
    );
\fifo_depth_gt1_gen.empty_n_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4FF"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.full_n_reg_1\,
      I1 => we,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => empty_n
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => empty_n,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => reset
    );
\fifo_depth_gt1_gen.full_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66626666"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.full_n_reg_1\,
      I1 => we,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      O => full_n0_in
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => full_n0_in,
      Q => \^gmem1_awready\,
      S => reset
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__10_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => we,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_1\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__19_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE7E1181"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => we,
      I3 => \^fifo_depth_gt1_gen.full_n_reg_1\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.mOutPtr[2]_i_2__0_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__10_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__19_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \fifo_depth_gt1_gen.mOutPtr[2]_i_2__0_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      R => reset
    );
\fifo_srl_gen.U_ffo_srl\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(0) => D(0),
      E(0) => \^fifo_depth_gt1_gen.full_n_reg_1\,
      Q(63 downto 0) => Q(63 downto 0),
      ap_clk => ap_clk,
      \fifo_depth_gt1_gen.dout_reg[65]_0\ => \^if_empty_n_0\,
      \fifo_depth_gt1_gen.dout_reg[65]_1\ => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      \fifo_depth_gt1_gen.full_n_reg\ => \fifo_depth_gt1_gen.full_n_reg_2\,
      \in\(62 downto 0) => \in\(62 downto 0),
      raddr(1 downto 0) => raddr(1 downto 0),
      reset => reset,
      tmp_valid_reg => tmp_valid_reg,
      tmp_valid_reg_0 => tmp_valid_reg_0,
      we => we,
      wrsp_ready => wrsp_ready
    );
\fifo_srl_gen.raddr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C7C73808"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => we,
      I2 => \^fifo_depth_gt1_gen.full_n_reg_1\,
      I3 => raddr(1),
      I4 => raddr(0),
      O => \fifo_srl_gen.raddr[0]_i_1_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A68AAA8A"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => \^fifo_depth_gt1_gen.full_n_reg_1\,
      I3 => we,
      I4 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      O => \fifo_srl_gen.raddr[1]_i_1_n_0\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \fifo_srl_gen.raddr[0]_i_1_n_0\,
      Q => raddr(0),
      R => reset
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \fifo_srl_gen.raddr[1]_i_1_n_0\,
      Q => raddr(1),
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized10\ is
  port (
    \fifo_depth_gt1_gen.dout_reg[0]\ : out STD_LOGIC;
    wrsp_ready : out STD_LOGIC;
    wrsp_valid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : out STD_LOGIC;
    we : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    last_resp : in STD_LOGIC;
    \fifo_depth_gt1_gen.empty_n_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.empty_n_reg_1\ : in STD_LOGIC;
    re : in STD_LOGIC;
    if_empty_n_0 : in STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_1\ : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    need_wrsp : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized10\ : entity is "Pooling_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized10\ is
  signal empty_n : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.full_n_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \fifo_srl_gen.U_ffo_srl_n_10\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_11\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_12\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_14\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_3\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_4\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_9\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr1__1\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^wrsp_ready\ : STD_LOGIC;
  signal \^wrsp_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[0]_i_1__2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[3]_i_3__2\ : label is "soft_lutpair180";
begin
  \fifo_depth_gt1_gen.full_n_reg_0\(0) <= \^fifo_depth_gt1_gen.full_n_reg_0\(0);
  wrsp_ready <= \^wrsp_ready\;
  wrsp_valid <= \^wrsp_valid\;
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \fifo_srl_gen.U_ffo_srl_n_14\,
      Q => \^wrsp_valid\,
      R => reset
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_srl_gen.U_ffo_srl_n_4\,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => reset
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_srl_gen.U_ffo_srl_n_3\,
      Q => \^wrsp_ready\,
      S => reset
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__4_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__4_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => p_0_in(1),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => p_0_in(2),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => p_0_in(3),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(3),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => p_0_in(4),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(4),
      R => reset
    );
\fifo_srl_gen.U_ffo_srl\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized5\
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(3 downto 0) => p_0_in(4 downto 1),
      E(0) => E(0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      dout_vld_reg => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      \fifo_depth_gt1_gen.dout_reg[0]_0\ => \fifo_depth_gt1_gen.dout_reg[0]\,
      \fifo_depth_gt1_gen.dout_reg[0]_1\(3 downto 0) => \fifo_srl_gen.raddr_reg\(3 downto 0),
      \fifo_depth_gt1_gen.dout_reg[0]_2\ => \^wrsp_valid\,
      \fifo_depth_gt1_gen.empty_n_reg\(0) => \fifo_srl_gen.U_ffo_srl_n_12\,
      \fifo_depth_gt1_gen.empty_n_reg_0\ => \fifo_srl_gen.U_ffo_srl_n_14\,
      \fifo_depth_gt1_gen.empty_n_reg_1\(0) => \fifo_depth_gt1_gen.empty_n_reg_0\(0),
      \fifo_depth_gt1_gen.empty_n_reg_2\ => \fifo_depth_gt1_gen.empty_n_reg_1\,
      \fifo_depth_gt1_gen.empty_n_reg_3\(4 downto 0) => \fifo_depth_gt1_gen.mOutPtr_reg\(4 downto 0),
      \fifo_depth_gt1_gen.full_n_reg\(0) => empty_n,
      \fifo_depth_gt1_gen.full_n_reg_0\ => \fifo_srl_gen.U_ffo_srl_n_3\,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]\ => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ => \fifo_depth_gt1_gen.mOutPtr_reg[0]_1\,
      \fifo_depth_gt1_gen.mOutPtr_reg[1]\ => \fifo_srl_gen.U_ffo_srl_n_4\,
      \fifo_srl_gen.raddr1__1\ => \fifo_srl_gen.raddr1__1\,
      \fifo_srl_gen.raddr_reg[0]\ => \^wrsp_ready\,
      \fifo_srl_gen.raddr_reg[0]_0\(0) => \^fifo_depth_gt1_gen.full_n_reg_0\(0),
      \fifo_srl_gen.raddr_reg[1]\(2) => \fifo_srl_gen.U_ffo_srl_n_9\,
      \fifo_srl_gen.raddr_reg[1]\(1) => \fifo_srl_gen.U_ffo_srl_n_10\,
      \fifo_srl_gen.raddr_reg[1]\(0) => \fifo_srl_gen.U_ffo_srl_n_11\,
      if_empty_n_0 => if_empty_n_0,
      last_resp => last_resp,
      need_wrsp => need_wrsp,
      p_2_in => p_2_in,
      re => re,
      reset => reset,
      we => we
    );
\fifo_srl_gen.raddr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[0]_i_1__2_n_0\
    );
\fifo_srl_gen.raddr[3]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      I1 => \fifo_srl_gen.raddr_reg\(1),
      I2 => \fifo_srl_gen.raddr_reg\(3),
      I3 => \fifo_srl_gen.raddr_reg\(2),
      O => \fifo_srl_gen.raddr1__1\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_12\,
      D => \fifo_srl_gen.raddr[0]_i_1__2_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(0),
      R => reset
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_12\,
      D => \fifo_srl_gen.U_ffo_srl_n_11\,
      Q => \fifo_srl_gen.raddr_reg\(1),
      R => reset
    );
\fifo_srl_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_12\,
      D => \fifo_srl_gen.U_ffo_srl_n_10\,
      Q => \fifo_srl_gen.raddr_reg\(2),
      R => reset
    );
\fifo_srl_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_12\,
      D => \fifo_srl_gen.U_ffo_srl_n_9\,
      Q => \fifo_srl_gen.raddr_reg\(3),
      R => reset
    );
\tmp_addr[63]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080808"
    )
        port map (
      I0 => \^wrsp_ready\,
      I1 => if_empty_n_0,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_1\,
      I4 => AWREADY_Dummy,
      O => \^fifo_depth_gt1_gen.full_n_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized10_8\ is
  port (
    last_resp : out STD_LOGIC;
    ost_resp_ready : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    sel : in STD_LOGIC;
    ost_ctrl_info : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : in STD_LOGIC;
    ost_ctrl_valid : in STD_LOGIC;
    wrsp_type : in STD_LOGIC;
    ursp_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized10_8\ : entity is "Pooling_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized10_8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized10_8\ is
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_2__4_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2__4_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \fifo_srl_gen.U_ffo_srl_n_1\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_2\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_3\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr1__5\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_2__4_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ost_resp_ready\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \pop__1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__5\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[1]_i_1__7\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_1__10\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[3]_i_1__8\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[0]_i_1__6\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[1]_i_1__4\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[2]_i_1__4\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[3]_i_3__6\ : label is "soft_lutpair111";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  ost_resp_ready <= \^ost_resp_ready\;
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \fifo_srl_gen.U_ffo_srl_n_3\,
      Q => \^dout_vld_reg_0\,
      R => reset
    );
\fifo_depth_gt1_gen.empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDDA222A222A222"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => \^dout_vld_reg_0\,
      I2 => Q(0),
      I3 => p_2_in,
      I4 => ost_ctrl_valid,
      I5 => \^ost_resp_ready\,
      O => empty_n
    );
\fifo_depth_gt1_gen.empty_n_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg\(3),
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      I4 => \pop__1\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg\(4),
      O => \fifo_depth_gt1_gen.empty_n_i_2__4_n_0\
    );
\fifo_depth_gt1_gen.empty_n_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808880888088808"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => \^ost_resp_ready\,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => \^dout_vld_reg_0\,
      I4 => Q(0),
      I5 => p_2_in,
      O => \pop__1\
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.empty_n_i_2__4_n_0\,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => reset
    );
\fifo_depth_gt1_gen.full_n_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      I1 => \pop__1\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg\(3),
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg\(4),
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      O => \fifo_depth_gt1_gen.full_n_i_2__4_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_srl_gen.U_ffo_srl_n_1\,
      Q => \^ost_resp_ready\,
      S => reset
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__5_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \pop__1\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      O => \p_0_in__0\(1)
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      I2 => \pop__1\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      O => \p_0_in__0\(2)
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      I3 => \pop__1\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg\(3),
      O => \p_0_in__0\(3)
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg\(3),
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      I4 => \pop__1\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg\(4),
      O => \p_0_in__0\(4)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__5_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \p_0_in__0\(1),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \p_0_in__0\(2),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \p_0_in__0\(3),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(3),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \p_0_in__0\(4),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(4),
      R => reset
    );
\fifo_srl_gen.U_ffo_srl\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized5_9\
     port map (
      E(0) => \fifo_srl_gen.U_ffo_srl_n_2\,
      Q(3 downto 0) => \fifo_srl_gen.raddr_reg\(3 downto 0),
      ap_clk => ap_clk,
      dout_vld_reg => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      dout_vld_reg_0(0) => Q(0),
      dout_vld_reg_1 => \^dout_vld_reg_0\,
      \fifo_depth_gt1_gen.empty_n_reg\ => \fifo_srl_gen.U_ffo_srl_n_3\,
      \fifo_depth_gt1_gen.full_n_reg\ => \fifo_srl_gen.U_ffo_srl_n_1\,
      \fifo_depth_gt1_gen.full_n_reg_0\ => \fifo_depth_gt1_gen.full_n_i_2__4_n_0\,
      \fifo_srl_gen.raddr1__5\ => \fifo_srl_gen.raddr1__5\,
      \fifo_srl_gen.raddr_reg[0]\ => \^ost_resp_ready\,
      last_resp => last_resp,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_valid => ost_ctrl_valid,
      reset => reset,
      sel => sel,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
\fifo_srl_gen.raddr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[0]_i_1__6_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => \pop__1\,
      I3 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[1]_i_1__4_n_0\
    );
\fifo_srl_gen.raddr[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80F807"
    )
        port map (
      I0 => \pop__1\,
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => \fifo_srl_gen.raddr_reg\(0),
      I3 => \fifo_srl_gen.raddr_reg\(2),
      I4 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[2]_i_1__4_n_0\
    );
\fifo_srl_gen.raddr[3]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(1),
      I1 => \pop__1\,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => \fifo_srl_gen.raddr_reg\(0),
      I4 => \fifo_srl_gen.raddr_reg\(3),
      I5 => \fifo_srl_gen.raddr_reg\(2),
      O => \fifo_srl_gen.raddr[3]_i_2__4_n_0\
    );
\fifo_srl_gen.raddr[3]_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      I1 => \fifo_srl_gen.raddr_reg\(1),
      I2 => \fifo_srl_gen.raddr_reg\(3),
      I3 => \fifo_srl_gen.raddr_reg\(2),
      O => \fifo_srl_gen.raddr1__5\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_2\,
      D => \fifo_srl_gen.raddr[0]_i_1__6_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(0),
      R => reset
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_2\,
      D => \fifo_srl_gen.raddr[1]_i_1__4_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(1),
      R => reset
    );
\fifo_srl_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_2\,
      D => \fifo_srl_gen.raddr[2]_i_1__4_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(2),
      R => reset
    );
\fifo_srl_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_2\,
      D => \fifo_srl_gen.raddr[3]_i_2__4_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(3),
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized16\ is
  port (
    if_full_n_0 : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    re : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_valid_reg\ : out STD_LOGIC;
    dout_vld_reg_1 : out STD_LOGIC;
    WVALID_Dummy_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ost_resp_ready : in STD_LOGIC;
    AWREADY_Dummy_1 : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    ost_ctrl_valid : in STD_LOGIC;
    \pop__1\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    WVALID_Dummy : in STD_LOGIC;
    WLAST_Dummy_reg : in STD_LOGIC;
    WLAST_Dummy_reg_0 : in STD_LOGIC;
    p_32_in : in STD_LOGIC;
    WLAST_Dummy_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    sel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized16\ : entity is "Pooling_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized16\ is
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal empty_n_0 : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2__3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_3\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_4\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr1__2\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal full_n0 : STD_LOGIC;
  signal \^if_full_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_valid_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \data_buf[31]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__8\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[1]_i_1__5\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_1__8\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[3]_i_1__6\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[0]_i_1__3\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[1]_i_1__2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[2]_i_1__2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[3]_i_3__3\ : label is "soft_lutpair107";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  if_full_n_0 <= \^if_full_n_0\;
WVALID_Dummy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => WVALID_Dummy,
      I2 => WLAST_Dummy_reg,
      I3 => WLAST_Dummy_reg_0,
      O => dout_vld_reg_1
    );
\bus_wide_gen.data_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEEEAE"
    )
        port map (
      I0 => p_32_in,
      I1 => WVALID_Dummy,
      I2 => \^dout_vld_reg_0\,
      I3 => WLAST_Dummy_reg,
      I4 => WLAST_Dummy_reg_0,
      O => \bus_wide_gen.data_valid_reg\
    );
\data_buf[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => WVALID_Dummy,
      I1 => \^dout_vld_reg_0\,
      I2 => WLAST_Dummy_reg,
      I3 => WLAST_Dummy_reg_0,
      O => E(0)
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \fifo_srl_gen.U_ffo_srl_n_4\,
      Q => \^dout_vld_reg_0\,
      R => reset
    );
\fifo_depth_gt1_gen.empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \pop__1\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => empty_n
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => empty_n,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => reset
    );
\fifo_depth_gt1_gen.full_n_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \pop__1\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.full_n_i_2__3_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => full_n0,
      Q => \^if_full_n_0\,
      S => reset
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__8_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \pop__1\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__5_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \pop__1\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__8_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I3 => \pop__1\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      O => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__6_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \pop__1\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.mOutPtr[4]_i_2__0_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__8_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__5_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__8_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__6_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => \fifo_depth_gt1_gen.mOutPtr[4]_i_2__0_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      R => reset
    );
\fifo_srl_gen.U_ffo_srl\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized11\
     port map (
      AWREADY_Dummy_1 => AWREADY_Dummy_1,
      AWVALID_Dummy => AWVALID_Dummy,
      E(0) => empty_n_0,
      Q(5 downto 0) => Q(5 downto 0),
      SR(0) => SR(0),
      WLAST_Dummy_reg => WLAST_Dummy_reg,
      WLAST_Dummy_reg_0 => WLAST_Dummy_reg_0,
      WLAST_Dummy_reg_1 => WLAST_Dummy_reg_1,
      WVALID_Dummy_reg => WVALID_Dummy_reg,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      dout_vld_reg(0) => re,
      dout_vld_reg_0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      dout_vld_reg_1 => \^dout_vld_reg_0\,
      \fifo_depth_gt1_gen.dout_reg[3]_0\ => \fifo_depth_gt1_gen.dout_reg[3]\,
      \fifo_depth_gt1_gen.dout_reg[3]_1\(3 downto 0) => \fifo_srl_gen.raddr_reg\(3 downto 0),
      \fifo_depth_gt1_gen.empty_n_reg\(0) => \fifo_srl_gen.U_ffo_srl_n_3\,
      \fifo_depth_gt1_gen.empty_n_reg_0\ => \fifo_srl_gen.U_ffo_srl_n_4\,
      \fifo_depth_gt1_gen.full_n_reg\ => \fifo_depth_gt1_gen.full_n_i_2__3_n_0\,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]\ => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      \fifo_srl_gen.raddr1__2\ => \fifo_srl_gen.raddr1__2\,
      \fifo_srl_gen.raddr_reg[0]\ => \^if_full_n_0\,
      full_n0 => full_n0,
      \in\(3 downto 0) => \in\(3 downto 0),
      ost_ctrl_valid => ost_ctrl_valid,
      ost_resp_ready => ost_resp_ready,
      reset => reset,
      sel => sel
    );
\fifo_srl_gen.raddr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[0]_i_1__3_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => \pop__1\,
      I3 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[1]_i_1__2_n_0\
    );
\fifo_srl_gen.raddr[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80F807"
    )
        port map (
      I0 => \pop__1\,
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => \fifo_srl_gen.raddr_reg\(0),
      I3 => \fifo_srl_gen.raddr_reg\(2),
      I4 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[2]_i_1__2_n_0\
    );
\fifo_srl_gen.raddr[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(1),
      I1 => \pop__1\,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => \fifo_srl_gen.raddr_reg\(0),
      I4 => \fifo_srl_gen.raddr_reg\(3),
      I5 => \fifo_srl_gen.raddr_reg\(2),
      O => \fifo_srl_gen.raddr[3]_i_2__2_n_0\
    );
\fifo_srl_gen.raddr[3]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      I1 => \fifo_srl_gen.raddr_reg\(1),
      I2 => \fifo_srl_gen.raddr_reg\(3),
      I3 => \fifo_srl_gen.raddr_reg\(2),
      O => \fifo_srl_gen.raddr1__2\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_3\,
      D => \fifo_srl_gen.raddr[0]_i_1__3_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(0),
      R => reset
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_3\,
      D => \fifo_srl_gen.raddr[1]_i_1__2_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(1),
      R => reset
    );
\fifo_srl_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_3\,
      D => \fifo_srl_gen.raddr[2]_i_1__2_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(2),
      R => reset
    );
\fifo_srl_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_3\,
      D => \fifo_srl_gen.raddr[3]_i_2__2_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(3),
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized18\ is
  port (
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    if_empty_n_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 65 downto 0 );
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    \aggressive_gen.req_en\ : in STD_LOGIC;
    \aggressive_gen.rs_req_ready\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 65 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized18\ : entity is "Pooling_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized18\ is
  signal \dout_vld_i_1__10_n_0\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_1__11_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_1__8_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2__8_n_0\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.full_n_reg_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_2__5_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_3__4_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^if_empty_n_0\ : STD_LOGIC;
  signal \pop__1\ : STD_LOGIC;
  signal re : STD_LOGIC;
  signal we : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.full_n_i_2__8\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__7\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[1]_i_1__8\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[4]_i_3__2\ : label is "soft_lutpair160";
begin
  \fifo_depth_gt1_gen.full_n_reg_0\ <= \^fifo_depth_gt1_gen.full_n_reg_0\;
  if_empty_n_0 <= \^if_empty_n_0\;
\dout_vld_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => \^if_empty_n_0\,
      I2 => \aggressive_gen.rs_req_ready\,
      I3 => \aggressive_gen.req_en\,
      O => \dout_vld_i_1__10_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__10_n_0\,
      Q => \^if_empty_n_0\,
      R => reset
    );
\fifo_depth_gt1_gen.empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \pop__1\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.empty_n_i_1__11_n_0\
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.empty_n_i_1__11_n_0\,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => reset
    );
\fifo_depth_gt1_gen.full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666646666666"
    )
        port map (
      I0 => we,
      I1 => re,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I5 => \fifo_depth_gt1_gen.full_n_i_2__8_n_0\,
      O => \fifo_depth_gt1_gen.full_n_i_1__8_n_0\
    );
\fifo_depth_gt1_gen.full_n_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.full_n_i_2__8_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.full_n_i_1__8_n_0\,
      Q => \^fifo_depth_gt1_gen.full_n_reg_0\,
      S => reset
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__7_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF4040BF"
    )
        port map (
      I0 => re,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => AWVALID_Dummy,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__8_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7EEEEEE18111111"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => re,
      I3 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I4 => AWVALID_Dummy,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__11_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7FFEFE01800101"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I3 => re,
      I4 => we,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      O => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__9_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => re,
      I1 => AWVALID_Dummy,
      I2 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      O => empty_n
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \pop__1\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.mOutPtr[4]_i_2__2_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => re,
      O => \pop__1\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__7_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__8_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__11_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__9_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[4]_i_2__2_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      R => reset
    );
\fifo_srl_gen.U_ffo_srl\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized13\
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      Q(3 downto 0) => \fifo_srl_gen.raddr_reg\(3 downto 0),
      \aggressive_gen.req_en\ => \aggressive_gen.req_en\,
      \aggressive_gen.rs_req_ready\ => \aggressive_gen.rs_req_ready\,
      ap_clk => ap_clk,
      \fifo_depth_gt1_gen.dout_reg[2]_0\ => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      \fifo_depth_gt1_gen.dout_reg[67]_0\(65 downto 0) => Q(65 downto 0),
      \fifo_depth_gt1_gen.dout_reg[67]_1\ => \^fifo_depth_gt1_gen.full_n_reg_0\,
      if_empty_n_0 => \^if_empty_n_0\,
      \in\(65 downto 0) => \in\(65 downto 0),
      re => re,
      reset => reset,
      we => we
    );
\fifo_srl_gen.raddr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[0]_i_1__4_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAA55559555"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => AWVALID_Dummy,
      I3 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I4 => re,
      I5 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[1]_i_1__5_n_0\
    );
\fifo_srl_gen.raddr[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FF4000BF"
    )
        port map (
      I0 => re,
      I1 => we,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => \fifo_srl_gen.raddr_reg\(0),
      I4 => \fifo_srl_gen.raddr_reg\(2),
      I5 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[2]_i_1__5_n_0\
    );
\fifo_srl_gen.raddr[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => \fifo_srl_gen.raddr[3]_i_3__4_n_0\,
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => AWVALID_Dummy,
      I3 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I4 => re,
      O => \fifo_srl_gen.raddr[3]_i_1__5_n_0\
    );
\fifo_srl_gen.raddr[3]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(1),
      I1 => \pop__1\,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => \fifo_srl_gen.raddr_reg\(0),
      I4 => \fifo_srl_gen.raddr_reg\(3),
      I5 => \fifo_srl_gen.raddr_reg\(2),
      O => \fifo_srl_gen.raddr[3]_i_2__5_n_0\
    );
\fifo_srl_gen.raddr[3]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFEFFFEFFFE"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(2),
      I1 => \fifo_srl_gen.raddr_reg\(3),
      I2 => \fifo_srl_gen.raddr_reg\(1),
      I3 => \fifo_srl_gen.raddr_reg\(0),
      I4 => AWVALID_Dummy,
      I5 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      O => \fifo_srl_gen.raddr[3]_i_3__4_n_0\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__5_n_0\,
      D => \fifo_srl_gen.raddr[0]_i_1__4_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(0),
      R => reset
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__5_n_0\,
      D => \fifo_srl_gen.raddr[1]_i_1__5_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(1),
      R => reset
    );
\fifo_srl_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__5_n_0\,
      D => \fifo_srl_gen.raddr[2]_i_1__5_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(2),
      R => reset
    );
\fifo_srl_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__5_n_0\,
      D => \fifo_srl_gen.raddr[3]_i_2__5_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(3),
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized20\ is
  port (
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    \len_cnt_reg[7]\ : out STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \aggressive_gen.req_en\ : out STD_LOGIC;
    m_axi_gmem1_WVALID : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.dout_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    dout_vld_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_1 : out STD_LOGIC;
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \aggressive_gen.last_cnt_reg[1]\ : in STD_LOGIC;
    if_empty_n : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    \aggressive_gen.last_cnt_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \aggressive_gen.flying_req_reg\ : in STD_LOGIC;
    \aggressive_gen.flying_req_reg_0\ : in STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    if_empty_n_0 : in STD_LOGIC;
    \aggressive_gen.rs_req_ready\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized20\ : entity is "Pooling_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized20\ is
  signal \aggressive_gen.data_en\ : STD_LOGIC;
  signal \aggressive_gen.fifo_valid\ : STD_LOGIC;
  signal \dout_vld_i_1__11_n_0\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_1__12_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_1__9_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2__5_n_0\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.full_n_reg_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_2__6_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_3__5_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \pop__1\ : STD_LOGIC;
  signal re : STD_LOGIC;
  signal we : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__11\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[1]_i_1__9\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[4]_i_3__3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of m_axi_gmem1_WVALID_INST_0 : label is "soft_lutpair159";
begin
  \fifo_depth_gt1_gen.full_n_reg_0\ <= \^fifo_depth_gt1_gen.full_n_reg_0\;
\bus_wide_gen.data_gen[0].data_buf[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I1 => \aggressive_gen.last_cnt_reg[1]\,
      I2 => if_empty_n,
      I3 => WVALID_Dummy,
      O => \bus_wide_gen.ready_for_data__0\
    );
\dout_vld_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEEEEE"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => \aggressive_gen.fifo_valid\,
      I2 => \aggressive_gen.data_en\,
      I3 => \aggressive_gen.flying_req_reg\,
      I4 => m_axi_gmem1_WREADY,
      O => \dout_vld_i_1__11_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__11_n_0\,
      Q => \aggressive_gen.fifo_valid\,
      R => reset
    );
\fifo_depth_gt1_gen.empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \pop__1\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.empty_n_i_1__12_n_0\
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.empty_n_i_1__12_n_0\,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => reset
    );
\fifo_depth_gt1_gen.full_n_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => \aggressive_gen.last_cnt_reg[1]\,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => re,
      I3 => \fifo_depth_gt1_gen.full_n_i_2__5_n_0\,
      O => \fifo_depth_gt1_gen.full_n_i_1__9_n_0\
    );
\fifo_depth_gt1_gen.full_n_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \pop__1\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.full_n_i_2__5_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.full_n_i_1__9_n_0\,
      Q => \^fifo_depth_gt1_gen.full_n_reg_0\,
      S => reset
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__6_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF4040BF"
    )
        port map (
      I0 => re,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => \aggressive_gen.last_cnt_reg[1]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__9_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7EEEEEE18111111"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => re,
      I3 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I4 => \aggressive_gen.last_cnt_reg[1]\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__12_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7FFEFE01800101"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I3 => re,
      I4 => we,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      O => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__10_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => re,
      I1 => \aggressive_gen.last_cnt_reg[1]\,
      I2 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      O => empty_n
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \pop__1\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.mOutPtr[4]_i_2__3_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \aggressive_gen.last_cnt_reg[1]\,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => re,
      O => \pop__1\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__6_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__9_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__12_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__10_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[4]_i_2__3_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      R => reset
    );
\fifo_srl_gen.U_ffo_srl\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized15\
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      WVALID_Dummy => WVALID_Dummy,
      \aggressive_gen.data_en\ => \aggressive_gen.data_en\,
      \aggressive_gen.fifo_valid\ => \aggressive_gen.fifo_valid\,
      \aggressive_gen.flying_req_reg\ => \aggressive_gen.flying_req_reg\,
      \aggressive_gen.flying_req_reg_0\ => \aggressive_gen.flying_req_reg_0\,
      \aggressive_gen.last_cnt_reg[1]\ => \^fifo_depth_gt1_gen.full_n_reg_0\,
      \aggressive_gen.last_cnt_reg[1]_0\ => \aggressive_gen.last_cnt_reg[1]\,
      \aggressive_gen.last_cnt_reg[4]\(4 downto 0) => \aggressive_gen.last_cnt_reg[4]\(4 downto 0),
      \aggressive_gen.req_en\ => \aggressive_gen.req_en\,
      \aggressive_gen.rs_req_ready\ => \aggressive_gen.rs_req_ready\,
      ap_clk => ap_clk,
      dout_vld_reg(0) => dout_vld_reg_0(0),
      dout_vld_reg_0 => dout_vld_reg_1,
      \fifo_depth_gt1_gen.dout_reg[0]_0\ => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      \fifo_depth_gt1_gen.dout_reg[36]_0\(36 downto 0) => \fifo_depth_gt1_gen.dout_reg[36]\(36 downto 0),
      \fifo_depth_gt1_gen.dout_reg[36]_1\(3 downto 0) => \fifo_srl_gen.raddr_reg\(3 downto 0),
      if_empty_n => if_empty_n,
      if_empty_n_0 => if_empty_n_0,
      \in\(36 downto 0) => \in\(36 downto 0),
      \len_cnt_reg[7]\ => \len_cnt_reg[7]\,
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
      re => re,
      reset => reset,
      we => we
    );
\fifo_srl_gen.raddr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[0]_i_1__5_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAA55559555"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => \aggressive_gen.last_cnt_reg[1]\,
      I3 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I4 => re,
      I5 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[1]_i_1__6_n_0\
    );
\fifo_srl_gen.raddr[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FF4000BF"
    )
        port map (
      I0 => re,
      I1 => we,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => \fifo_srl_gen.raddr_reg\(0),
      I4 => \fifo_srl_gen.raddr_reg\(2),
      I5 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[2]_i_1__6_n_0\
    );
\fifo_srl_gen.raddr[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => \fifo_srl_gen.raddr[3]_i_3__5_n_0\,
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => \aggressive_gen.last_cnt_reg[1]\,
      I3 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I4 => re,
      O => \fifo_srl_gen.raddr[3]_i_1__6_n_0\
    );
\fifo_srl_gen.raddr[3]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(1),
      I1 => \pop__1\,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => \fifo_srl_gen.raddr_reg\(0),
      I4 => \fifo_srl_gen.raddr_reg\(3),
      I5 => \fifo_srl_gen.raddr_reg\(2),
      O => \fifo_srl_gen.raddr[3]_i_2__6_n_0\
    );
\fifo_srl_gen.raddr[3]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFEFFFEFFFE"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(2),
      I1 => \fifo_srl_gen.raddr_reg\(3),
      I2 => \fifo_srl_gen.raddr_reg\(1),
      I3 => \fifo_srl_gen.raddr_reg\(0),
      I4 => \aggressive_gen.last_cnt_reg[1]\,
      I5 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      O => \fifo_srl_gen.raddr[3]_i_3__5_n_0\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__6_n_0\,
      D => \fifo_srl_gen.raddr[0]_i_1__5_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(0),
      R => reset
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__6_n_0\,
      D => \fifo_srl_gen.raddr[1]_i_1__6_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(1),
      R => reset
    );
\fifo_srl_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__6_n_0\,
      D => \fifo_srl_gen.raddr[2]_i_1__6_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(2),
      R => reset
    );
\fifo_srl_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__6_n_0\,
      D => \fifo_srl_gen.raddr[3]_i_2__6_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(3),
      R => reset
    );
m_axi_gmem1_WVALID_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \aggressive_gen.flying_req_reg\,
      I1 => \aggressive_gen.fifo_valid\,
      I2 => \aggressive_gen.data_en\,
      O => m_axi_gmem1_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized6\ is
  port (
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.offset_valid_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.offset_valid_reg_0\ : out STD_LOGIC;
    \bus_wide_gen.offset_valid_reg_1\ : out STD_LOGIC;
    \bus_wide_gen.first_beat_set_reg\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    \bus_wide_gen.offset_pack_reg_reg[31]\ : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 17 downto 0 );
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_WVALID : in STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[1]\ : in STD_LOGIC;
    p_37_in : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[1]_0\ : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_1 : in STD_LOGIC;
    \bus_wide_gen.data_gen[0].strb_buf_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.first_beat_set_reg_0\ : in STD_LOGIC;
    \bus_wide_gen.first_beat_set_reg_1\ : in STD_LOGIC;
    \bus_wide_gen.offset_empty_n\ : in STD_LOGIC;
    out_TOP_WREADY : in STD_LOGIC;
    \bus_wide_gen.len_cnt_buf_reg[0]\ : in STD_LOGIC;
    if_empty_n : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    \bus_wide_gen.len_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \bus_wide_gen.last_beat_set\ : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized6\ : entity is "Pooling_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized6\ is
  signal \bus_wide_gen.last_pad__0\ : STD_LOGIC;
  signal \bus_wide_gen.next_pad\ : STD_LOGIC;
  signal \^bus_wide_gen.offset_valid_reg_0\ : STD_LOGIC;
  signal \dout_vld_i_1__6_n_0\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal empty_n0 : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_2__5_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2__6_n_0\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.full_n_reg_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[5]_i_5_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\ : STD_LOGIC;
  signal \fifo_mem_gen.raddr\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \fifo_mem_gen.waddr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_mem_gen.waddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_mem_gen.waddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_mem_gen.waddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_mem_gen.waddr[4]_i_1_n_0\ : STD_LOGIC;
  signal full_n0 : STD_LOGIC;
  signal mOutPtr13_out : STD_LOGIC;
  signal raddr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal re : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wdata_valid : STD_LOGIC;
  signal we : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.empty_n_i_2__5\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.full_n_i_2__6\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__11\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[1]_i_1__3\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_1__4\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[3]_i_1__4\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[5]_i_3__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[5]_i_5\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \fifo_mem_gen.waddr[0]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \fifo_mem_gen.waddr[1]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \fifo_mem_gen.waddr[2]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \fifo_mem_gen.waddr[3]_i_1\ : label is "soft_lutpair167";
begin
  \bus_wide_gen.offset_valid_reg_0\ <= \^bus_wide_gen.offset_valid_reg_0\;
  \fifo_depth_gt1_gen.full_n_reg_0\ <= \^fifo_depth_gt1_gen.full_n_reg_0\;
\bus_wide_gen.data_gen[0].data_buf[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888000088880000"
    )
        port map (
      I0 => \bus_wide_gen.ready_for_data__0\,
      I1 => wdata_valid,
      I2 => dout_vld_reg_1,
      I3 => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\,
      I4 => \bus_wide_gen.pad_oh_reg_reg[1]_0\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[1]_1\(0),
      O => dout_vld_reg_0(0)
    );
\bus_wide_gen.data_gen[1].data_buf[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800808000008080"
    )
        port map (
      I0 => \bus_wide_gen.ready_for_data__0\,
      I1 => wdata_valid,
      I2 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      I3 => p_37_in,
      I4 => \bus_wide_gen.pad_oh_reg_reg[1]_0\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[1]_1\(0),
      O => E(0)
    );
\bus_wide_gen.first_beat_set_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3BFB3BFB3B3B3B"
    )
        port map (
      I0 => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\,
      I1 => ap_rst_n,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => dout_vld_reg_1,
      I4 => \bus_wide_gen.first_beat_set_reg_0\,
      I5 => \bus_wide_gen.first_beat_set_reg_1\,
      O => \bus_wide_gen.first_beat_set_reg\
    );
\bus_wide_gen.first_pad_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \bus_wide_gen.last_pad__0\,
      I1 => dout_vld_reg_1,
      I2 => wdata_valid,
      I3 => \bus_wide_gen.ready_for_data__0\,
      I4 => \bus_wide_gen.pad_oh_reg_reg[1]_0\,
      O => \bus_wide_gen.offset_valid_reg_1\
    );
\bus_wide_gen.last_beat_set_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C8C00800C8C8080"
    )
        port map (
      I0 => \bus_wide_gen.last_beat_set\,
      I1 => ap_rst_n,
      I2 => \^bus_wide_gen.offset_valid_reg_0\,
      I3 => dout_vld_reg_1,
      I4 => \bus_wide_gen.first_beat_set_reg_0\,
      I5 => \bus_wide_gen.first_beat_set_reg_1\,
      O => ap_rst_n_0
    );
\bus_wide_gen.len_cnt_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00AAAA00000000"
    )
        port map (
      I0 => dout_vld_reg_1,
      I1 => out_TOP_WREADY,
      I2 => \bus_wide_gen.len_cnt_buf_reg[0]\,
      I3 => if_empty_n,
      I4 => WVALID_Dummy,
      I5 => \bus_wide_gen.last_pad__0\,
      O => \^bus_wide_gen.offset_valid_reg_0\
    );
\bus_wide_gen.len_cnt_buf[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C388338800000000"
    )
        port map (
      I0 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      I1 => \bus_wide_gen.len_cnt_buf_reg[0]_0\,
      I2 => \bus_wide_gen.pad_oh_reg_reg[1]_1\(0),
      I3 => \bus_wide_gen.pad_oh_reg_reg[1]_0\,
      I4 => p_37_in,
      I5 => wdata_valid,
      O => \bus_wide_gen.last_pad__0\
    );
\bus_wide_gen.offset_pack_reg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD50000"
    )
        port map (
      I0 => dout_vld_reg_1,
      I1 => \^bus_wide_gen.offset_valid_reg_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_0\,
      I3 => \bus_wide_gen.first_beat_set_reg_1\,
      I4 => \bus_wide_gen.offset_empty_n\,
      O => \bus_wide_gen.offset_valid_reg\(0)
    );
\bus_wide_gen.pad_oh_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C00FFFF4C000000"
    )
        port map (
      I0 => \bus_wide_gen.pad_oh_reg_reg[1]_1\(0),
      I1 => \bus_wide_gen.pad_oh_reg_reg[1]_0\,
      I2 => p_37_in,
      I3 => wdata_valid,
      I4 => \bus_wide_gen.next_pad\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      O => \bus_wide_gen.offset_pack_reg_reg[31]\
    );
\bus_wide_gen.pad_oh_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808880808088808"
    )
        port map (
      I0 => dout_vld_reg_1,
      I1 => wdata_valid,
      I2 => WVALID_Dummy,
      I3 => if_empty_n,
      I4 => \bus_wide_gen.len_cnt_buf_reg[0]\,
      I5 => out_TOP_WREADY,
      O => \bus_wide_gen.next_pad\
    );
\dout_vld_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFA"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => \bus_wide_gen.ready_for_data__0\,
      I2 => wdata_valid,
      I3 => dout_vld_reg_1,
      O => \dout_vld_i_1__6_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__6_n_0\,
      Q => wdata_valid,
      R => reset
    );
\fifo_depth_gt1_gen.empty_n_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_i_2__5_n_0\,
      I1 => mOutPtr13_out,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => empty_n0
    );
\fifo_depth_gt1_gen.empty_n_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.empty_n_i_2__5_n_0\
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => empty_n0,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => reset
    );
\fifo_depth_gt1_gen.full_n_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.full_n_i_2__6_n_0\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\,
      I3 => mOutPtr13_out,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      O => full_n0
    );
\fifo_depth_gt1_gen.full_n_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.full_n_i_2__6_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => full_n0,
      Q => \^fifo_depth_gt1_gen.full_n_reg_0\,
      S => reset
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__11_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr13_out,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__3_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => mOutPtr13_out,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__4_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I3 => mOutPtr13_out,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      O => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__4_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I4 => mOutPtr13_out,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.mOutPtr[4]_i_1__3_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F7FA080"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I1 => Q(1),
      I2 => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_WVALID,
      I3 => Q(0),
      I4 => re,
      O => empty_n
    );
\fifo_depth_gt1_gen.mOutPtr[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5EFEA101"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr[5]_i_3__0_n_0\,
      I2 => mOutPtr13_out,
      I3 => \fifo_depth_gt1_gen.mOutPtr[5]_i_5_n_0\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\,
      O => \fifo_depth_gt1_gen.mOutPtr[5]_i_2__0_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[5]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      O => \fifo_depth_gt1_gen.mOutPtr[5]_i_3__0_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[5]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A080"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I1 => Q(1),
      I2 => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_WVALID,
      I3 => Q(0),
      I4 => re,
      O => mOutPtr13_out
    );
\fifo_depth_gt1_gen.mOutPtr[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.mOutPtr[5]_i_5_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__11_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__3_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__4_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__4_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[4]_i_1__3_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[5]_i_2__0_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\,
      R => reset
    );
\fifo_mem_gen.U_ffo_mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_mem
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      din(7 downto 0) => din(7 downto 0),
      dout(17 downto 0) => dout(17 downto 0),
      \fifo_mem_gen.raddr\(4 downto 0) => \fifo_mem_gen.raddr\(4 downto 0),
      grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_WVALID => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_WVALID,
      mem_reg_0 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      mem_reg_1 => dout_vld_reg_1,
      mem_reg_2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      mem_reg_3(4 downto 0) => waddr(4 downto 0),
      raddr(4 downto 0) => raddr(4 downto 0),
      re => re,
      reset => reset,
      wdata_valid => wdata_valid,
      we => we
    );
\fifo_mem_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(0),
      Q => \fifo_mem_gen.raddr\(0),
      R => reset
    );
\fifo_mem_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(1),
      Q => \fifo_mem_gen.raddr\(1),
      R => reset
    );
\fifo_mem_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(2),
      Q => \fifo_mem_gen.raddr\(2),
      R => reset
    );
\fifo_mem_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(3),
      Q => \fifo_mem_gen.raddr\(3),
      R => reset
    );
\fifo_mem_gen.raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(4),
      Q => \fifo_mem_gen.raddr\(4),
      R => reset
    );
\fifo_mem_gen.waddr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(1),
      I3 => waddr(2),
      I4 => waddr(0),
      O => \fifo_mem_gen.waddr[0]_i_1__0_n_0\
    );
\fifo_mem_gen.waddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F70F0"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(1),
      I3 => waddr(2),
      I4 => waddr(0),
      O => \fifo_mem_gen.waddr[1]_i_1_n_0\
    );
\fifo_mem_gen.waddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF07F00"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(1),
      I3 => waddr(2),
      I4 => waddr(0),
      O => \fifo_mem_gen.waddr[2]_i_1_n_0\
    );
\fifo_mem_gen.waddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3CCC4CCC"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(1),
      I3 => waddr(2),
      I4 => waddr(0),
      O => \fifo_mem_gen.waddr[3]_i_1_n_0\
    );
\fifo_mem_gen.waddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA2AAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(1),
      I3 => waddr(2),
      I4 => waddr(0),
      O => \fifo_mem_gen.waddr[4]_i_1_n_0\
    );
\fifo_mem_gen.waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => we,
      D => \fifo_mem_gen.waddr[0]_i_1__0_n_0\,
      Q => waddr(0),
      R => reset
    );
\fifo_mem_gen.waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => we,
      D => \fifo_mem_gen.waddr[1]_i_1_n_0\,
      Q => waddr(1),
      R => reset
    );
\fifo_mem_gen.waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => we,
      D => \fifo_mem_gen.waddr[2]_i_1_n_0\,
      Q => waddr(2),
      R => reset
    );
\fifo_mem_gen.waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => we,
      D => \fifo_mem_gen.waddr[3]_i_1_n_0\,
      Q => waddr(3),
      R => reset
    );
\fifo_mem_gen.waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => we,
      D => \fifo_mem_gen.waddr[4]_i_1_n_0\,
      Q => waddr(4),
      R => reset
    );
ram_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I1 => ap_enable_reg_pp0_iter1,
      O => \fifo_depth_gt1_gen.full_n_reg_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized8\ is
  port (
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    \bus_wide_gen.offset_empty_n\ : out STD_LOGIC;
    tmp_valid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    we : out STD_LOGIC;
    \bus_wide_gen.offset_valid_reg\ : out STD_LOGIC;
    p_37_in : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \fifo_srl_gen.raddr_reg[0]_0\ : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    if_empty_n_0 : in STD_LOGIC;
    wrsp_ready : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_0\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_1\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.pad_oh_reg_reg[1]\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.dout_reg[29]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized8\ : entity is "Pooling_gmem1_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized8\ is
  signal \^bus_wide_gen.offset_empty_n\ : STD_LOGIC;
  signal \dout_vld_i_1__7_n_0\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_1__9_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_1__6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2__7_n_0\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.full_n_reg_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr1__0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \pop__1\ : STD_LOGIC;
  signal re : STD_LOGIC;
  signal we_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_p2[81]_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__9\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_1__9\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[4]_i_3__1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[0]_i_1__1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[1]_i_1__3\ : label is "soft_lutpair173";
begin
  \bus_wide_gen.offset_empty_n\ <= \^bus_wide_gen.offset_empty_n\;
  \fifo_depth_gt1_gen.full_n_reg_0\ <= \^fifo_depth_gt1_gen.full_n_reg_0\;
\bus_wide_gen.offset_valid_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAFFAA"
    )
        port map (
      I0 => \^bus_wide_gen.offset_empty_n\,
      I1 => \fifo_depth_gt1_gen.dout_reg[0]\,
      I2 => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      I3 => \fifo_depth_gt1_gen.dout_reg[0]_2\,
      I4 => \fifo_depth_gt1_gen.dout_reg[0]_1\,
      O => dout_vld_reg_0
    );
\data_p2[81]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg[0]_0\,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => AWREADY_Dummy,
      O => tmp_valid_reg(0)
    );
\dout_vld_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAEAAAEAEAEA"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => \^bus_wide_gen.offset_empty_n\,
      I2 => \fifo_depth_gt1_gen.dout_reg[0]_2\,
      I3 => \fifo_depth_gt1_gen.dout_reg[0]_1\,
      I4 => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      I5 => \fifo_depth_gt1_gen.dout_reg[0]\,
      O => \dout_vld_i_1__7_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__7_n_0\,
      Q => \^bus_wide_gen.offset_empty_n\,
      R => reset
    );
\fifo_depth_gt1_gen.empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \pop__1\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.empty_n_i_1__9_n_0\
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.empty_n_i_1__9_n_0\,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => reset
    );
\fifo_depth_gt1_gen.full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666646666666"
    )
        port map (
      I0 => we_0,
      I1 => re,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I5 => \fifo_depth_gt1_gen.full_n_i_2__7_n_0\,
      O => \fifo_depth_gt1_gen.full_n_i_1__6_n_0\
    );
\fifo_depth_gt1_gen.full_n_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.full_n_i_2__7_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.full_n_i_1__6_n_0\,
      Q => \^fifo_depth_gt1_gen.full_n_reg_0\,
      S => reset
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__9_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF40004000BFFF"
    )
        port map (
      I0 => re,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => \fifo_srl_gen.raddr_reg[0]_0\,
      I3 => AWREADY_Dummy,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__6_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7EE1811"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => re,
      I3 => we_0,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__9_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7FFEFE01800101"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I3 => re,
      I4 => we_0,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      O => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__7_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => re,
      I1 => AWREADY_Dummy,
      I2 => \fifo_srl_gen.raddr_reg[0]_0\,
      I3 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      O => empty_n
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \pop__1\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.mOutPtr[4]_i_2__1_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => AWREADY_Dummy,
      I1 => \fifo_srl_gen.raddr_reg[0]_0\,
      I2 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I3 => re,
      O => \pop__1\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__9_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__6_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__9_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__7_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[4]_i_2__1_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      R => reset
    );
\fifo_srl_gen.U_ffo_srl\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_srl__parameterized3\
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      Q(0) => Q(0),
      ap_clk => ap_clk,
      \bus_wide_gen.offset_valid_reg\ => \bus_wide_gen.offset_valid_reg\,
      \bus_wide_gen.pad_oh_reg_reg[1]\ => \bus_wide_gen.pad_oh_reg_reg[1]\,
      \fifo_depth_gt1_gen.dout_reg[0]_0\ => \^fifo_depth_gt1_gen.full_n_reg_0\,
      \fifo_depth_gt1_gen.dout_reg[0]_1\ => \fifo_srl_gen.raddr_reg[0]_0\,
      \fifo_depth_gt1_gen.dout_reg[0]_2\ => \^bus_wide_gen.offset_empty_n\,
      \fifo_depth_gt1_gen.dout_reg[0]_3\ => \fifo_depth_gt1_gen.dout_reg[0]\,
      \fifo_depth_gt1_gen.dout_reg[0]_4\ => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      \fifo_depth_gt1_gen.dout_reg[0]_5\ => \fifo_depth_gt1_gen.dout_reg[0]_1\,
      \fifo_depth_gt1_gen.dout_reg[0]_6\ => \fifo_depth_gt1_gen.dout_reg[0]_2\,
      \fifo_depth_gt1_gen.dout_reg[0]_7\ => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      \fifo_depth_gt1_gen.dout_reg[29]_0\(1 downto 0) => \fifo_depth_gt1_gen.dout_reg[29]\(1 downto 0),
      \fifo_depth_gt1_gen.dout_reg[31]_0\(31 downto 0) => \fifo_depth_gt1_gen.dout_reg[31]\(31 downto 0),
      \fifo_depth_gt1_gen.dout_reg[31]_1\(0) => \fifo_depth_gt1_gen.dout_reg[31]_0\(0),
      \fifo_depth_gt1_gen.dout_reg[31]_2\(3 downto 0) => \fifo_srl_gen.raddr_reg\(3 downto 0),
      if_empty_n_0 => if_empty_n_0,
      p_37_in => p_37_in,
      re => re,
      reset => reset,
      we => we,
      we_0 => we_0,
      wrsp_ready => wrsp_ready
    );
\fifo_srl_gen.raddr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[0]_i_1__1_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A5595"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => we_0,
      I3 => re,
      I4 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[1]_i_1__3_n_0\
    );
\fifo_srl_gen.raddr[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FF4000BF"
    )
        port map (
      I0 => re,
      I1 => we_0,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => \fifo_srl_gen.raddr_reg\(0),
      I4 => \fifo_srl_gen.raddr_reg\(2),
      I5 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[2]_i_1__3_n_0\
    );
\fifo_srl_gen.raddr[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAAAAC0000000"
    )
        port map (
      I0 => \fifo_srl_gen.raddr1__0\,
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => AWREADY_Dummy,
      I3 => \fifo_srl_gen.raddr_reg[0]_0\,
      I4 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I5 => re,
      O => \fifo_srl_gen.raddr[3]_i_1__3_n_0\
    );
\fifo_srl_gen.raddr[3]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(1),
      I1 => \pop__1\,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => \fifo_srl_gen.raddr_reg\(0),
      I4 => \fifo_srl_gen.raddr_reg\(3),
      I5 => \fifo_srl_gen.raddr_reg\(2),
      O => \fifo_srl_gen.raddr[3]_i_2__3_n_0\
    );
\fifo_srl_gen.raddr[3]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      I1 => \fifo_srl_gen.raddr_reg\(1),
      I2 => \fifo_srl_gen.raddr_reg\(3),
      I3 => \fifo_srl_gen.raddr_reg\(2),
      O => \fifo_srl_gen.raddr1__0\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__3_n_0\,
      D => \fifo_srl_gen.raddr[0]_i_1__1_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(0),
      R => reset
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__3_n_0\,
      D => \fifo_srl_gen.raddr[1]_i_1__3_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(1),
      R => reset
    );
\fifo_srl_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__3_n_0\,
      D => \fifo_srl_gen.raddr[2]_i_1__3_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(2),
      R => reset
    );
\fifo_srl_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__3_n_0\,
      D => \fifo_srl_gen.raddr[3]_i_2__3_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(3),
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_read is
  port (
    m_axi_gmem1_RREADY : out STD_LOGIC;
    m_axi_gmem1_RVALID : in STD_LOGIC;
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_read is
begin
rs_rdata: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice
     port map (
      ap_clk => ap_clk,
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      reset => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_burst_converter is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    ost_ctrl_valid : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    AWVALID_Dummy : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : out STD_LOGIC;
    \pop__1\ : out STD_LOGIC;
    sel : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    \sect_len_buf_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    if_full_n : in STD_LOGIC;
    ost_resp_ready : in STD_LOGIC;
    if_full_n_0 : in STD_LOGIC;
    AWREADY_Dummy_1 : in STD_LOGIC;
    re : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 64 downto 0 );
    ap_rst_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_burst_converter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_burst_converter is
  signal \^awvalid_dummy\ : STD_LOGIC;
  signal SHIFT_RIGHT : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal beat_len : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \could_multi_bursts.addr_buf[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[14]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[14]_i_5__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[18]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[18]_i_5__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[22]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[22]_i_5__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[26]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[26]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[26]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[26]_i_5__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[30]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[30]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[30]_i_5__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[34]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[34]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[34]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[34]_i_5__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[38]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[38]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[38]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[38]_i_5__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[42]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[42]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[42]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[42]_i_5__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[46]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[46]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[46]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[46]_i_5__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[50]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[50]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[50]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[50]_i_5__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[54]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[54]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[54]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[54]_i_5__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[58]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[58]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[58]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[58]_i_5__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[62]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[62]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[6]_i_6__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[10]_i_1__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[14]_i_1__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[18]_i_1__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[22]_i_1__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[26]_i_1__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[2]_i_1__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[30]_i_1__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[34]_i_1__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[38]_i_1__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[42]_i_1__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[46]_i_1__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[50]_i_1__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[54]_i_1__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[58]_i_1__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[62]_i_1__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[62]_i_1__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[62]_i_1__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1__0_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1__0_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1__0_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1__0_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[6]_i_1__0_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step\ : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \could_multi_bursts.addr_step[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_valid_i_1__0_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.first_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_1__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_2__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_3__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_reg_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_i_1__1_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.sect_handling_reg_0\ : STD_LOGIC;
  signal end_from_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal first_sect : STD_LOGIC;
  signal first_sect_reg_n_0 : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal last_sect_buf : STD_LOGIC;
  signal \last_sect_i_10__1_n_0\ : STD_LOGIC;
  signal \last_sect_i_11__1_n_0\ : STD_LOGIC;
  signal \last_sect_i_12__1_n_0\ : STD_LOGIC;
  signal \last_sect_i_13__1_n_0\ : STD_LOGIC;
  signal \last_sect_i_2__1_n_0\ : STD_LOGIC;
  signal \last_sect_i_3__1_n_0\ : STD_LOGIC;
  signal \last_sect_i_4__1_n_0\ : STD_LOGIC;
  signal \last_sect_i_5__1_n_0\ : STD_LOGIC;
  signal \last_sect_i_6__1_n_0\ : STD_LOGIC;
  signal \last_sect_i_7__1_n_0\ : STD_LOGIC;
  signal \last_sect_i_8__1_n_0\ : STD_LOGIC;
  signal \last_sect_i_9__1_n_0\ : STD_LOGIC;
  signal last_sect_reg_n_0 : STD_LOGIC;
  signal last_sect_tmp : STD_LOGIC;
  signal next_req : STD_LOGIC;
  signal \^ost_ctrl_valid\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_16_in : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__10_n_0\ : STD_LOGIC;
  signal \plusOp_carry__10_n_1\ : STD_LOGIC;
  signal \plusOp_carry__10_n_2\ : STD_LOGIC;
  signal \plusOp_carry__10_n_3\ : STD_LOGIC;
  signal \plusOp_carry__10_n_4\ : STD_LOGIC;
  signal \plusOp_carry__10_n_5\ : STD_LOGIC;
  signal \plusOp_carry__10_n_6\ : STD_LOGIC;
  signal \plusOp_carry__10_n_7\ : STD_LOGIC;
  signal \plusOp_carry__11_n_2\ : STD_LOGIC;
  signal \plusOp_carry__11_n_3\ : STD_LOGIC;
  signal \plusOp_carry__11_n_5\ : STD_LOGIC;
  signal \plusOp_carry__11_n_6\ : STD_LOGIC;
  signal \plusOp_carry__11_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_4\ : STD_LOGIC;
  signal \plusOp_carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_carry__3_n_4\ : STD_LOGIC;
  signal \plusOp_carry__3_n_5\ : STD_LOGIC;
  signal \plusOp_carry__3_n_6\ : STD_LOGIC;
  signal \plusOp_carry__3_n_7\ : STD_LOGIC;
  signal \plusOp_carry__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_1\ : STD_LOGIC;
  signal \plusOp_carry__4_n_2\ : STD_LOGIC;
  signal \plusOp_carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_carry__4_n_4\ : STD_LOGIC;
  signal \plusOp_carry__4_n_5\ : STD_LOGIC;
  signal \plusOp_carry__4_n_6\ : STD_LOGIC;
  signal \plusOp_carry__4_n_7\ : STD_LOGIC;
  signal \plusOp_carry__5_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_1\ : STD_LOGIC;
  signal \plusOp_carry__5_n_2\ : STD_LOGIC;
  signal \plusOp_carry__5_n_3\ : STD_LOGIC;
  signal \plusOp_carry__5_n_4\ : STD_LOGIC;
  signal \plusOp_carry__5_n_5\ : STD_LOGIC;
  signal \plusOp_carry__5_n_6\ : STD_LOGIC;
  signal \plusOp_carry__5_n_7\ : STD_LOGIC;
  signal \plusOp_carry__6_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_n_1\ : STD_LOGIC;
  signal \plusOp_carry__6_n_2\ : STD_LOGIC;
  signal \plusOp_carry__6_n_3\ : STD_LOGIC;
  signal \plusOp_carry__6_n_4\ : STD_LOGIC;
  signal \plusOp_carry__6_n_5\ : STD_LOGIC;
  signal \plusOp_carry__6_n_6\ : STD_LOGIC;
  signal \plusOp_carry__6_n_7\ : STD_LOGIC;
  signal \plusOp_carry__7_n_0\ : STD_LOGIC;
  signal \plusOp_carry__7_n_1\ : STD_LOGIC;
  signal \plusOp_carry__7_n_2\ : STD_LOGIC;
  signal \plusOp_carry__7_n_3\ : STD_LOGIC;
  signal \plusOp_carry__7_n_4\ : STD_LOGIC;
  signal \plusOp_carry__7_n_5\ : STD_LOGIC;
  signal \plusOp_carry__7_n_6\ : STD_LOGIC;
  signal \plusOp_carry__7_n_7\ : STD_LOGIC;
  signal \plusOp_carry__8_n_0\ : STD_LOGIC;
  signal \plusOp_carry__8_n_1\ : STD_LOGIC;
  signal \plusOp_carry__8_n_2\ : STD_LOGIC;
  signal \plusOp_carry__8_n_3\ : STD_LOGIC;
  signal \plusOp_carry__8_n_4\ : STD_LOGIC;
  signal \plusOp_carry__8_n_5\ : STD_LOGIC;
  signal \plusOp_carry__8_n_6\ : STD_LOGIC;
  signal \plusOp_carry__8_n_7\ : STD_LOGIC;
  signal \plusOp_carry__9_n_0\ : STD_LOGIC;
  signal \plusOp_carry__9_n_1\ : STD_LOGIC;
  signal \plusOp_carry__9_n_2\ : STD_LOGIC;
  signal \plusOp_carry__9_n_3\ : STD_LOGIC;
  signal \plusOp_carry__9_n_4\ : STD_LOGIC;
  signal \plusOp_carry__9_n_5\ : STD_LOGIC;
  signal \plusOp_carry__9_n_6\ : STD_LOGIC;
  signal \plusOp_carry__9_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal req_handling_reg_n_0 : STD_LOGIC;
  signal rs_req_n_10 : STD_LOGIC;
  signal rs_req_n_100 : STD_LOGIC;
  signal rs_req_n_101 : STD_LOGIC;
  signal rs_req_n_102 : STD_LOGIC;
  signal rs_req_n_103 : STD_LOGIC;
  signal rs_req_n_104 : STD_LOGIC;
  signal rs_req_n_105 : STD_LOGIC;
  signal rs_req_n_106 : STD_LOGIC;
  signal rs_req_n_107 : STD_LOGIC;
  signal rs_req_n_108 : STD_LOGIC;
  signal rs_req_n_109 : STD_LOGIC;
  signal rs_req_n_11 : STD_LOGIC;
  signal rs_req_n_110 : STD_LOGIC;
  signal rs_req_n_111 : STD_LOGIC;
  signal rs_req_n_112 : STD_LOGIC;
  signal rs_req_n_113 : STD_LOGIC;
  signal rs_req_n_114 : STD_LOGIC;
  signal rs_req_n_115 : STD_LOGIC;
  signal rs_req_n_116 : STD_LOGIC;
  signal rs_req_n_117 : STD_LOGIC;
  signal rs_req_n_118 : STD_LOGIC;
  signal rs_req_n_119 : STD_LOGIC;
  signal rs_req_n_12 : STD_LOGIC;
  signal rs_req_n_121 : STD_LOGIC;
  signal rs_req_n_122 : STD_LOGIC;
  signal rs_req_n_13 : STD_LOGIC;
  signal rs_req_n_14 : STD_LOGIC;
  signal rs_req_n_143 : STD_LOGIC;
  signal rs_req_n_144 : STD_LOGIC;
  signal rs_req_n_145 : STD_LOGIC;
  signal rs_req_n_146 : STD_LOGIC;
  signal rs_req_n_147 : STD_LOGIC;
  signal rs_req_n_148 : STD_LOGIC;
  signal rs_req_n_149 : STD_LOGIC;
  signal rs_req_n_15 : STD_LOGIC;
  signal rs_req_n_150 : STD_LOGIC;
  signal rs_req_n_151 : STD_LOGIC;
  signal rs_req_n_152 : STD_LOGIC;
  signal rs_req_n_153 : STD_LOGIC;
  signal rs_req_n_154 : STD_LOGIC;
  signal rs_req_n_155 : STD_LOGIC;
  signal rs_req_n_156 : STD_LOGIC;
  signal rs_req_n_157 : STD_LOGIC;
  signal rs_req_n_158 : STD_LOGIC;
  signal rs_req_n_159 : STD_LOGIC;
  signal rs_req_n_16 : STD_LOGIC;
  signal rs_req_n_160 : STD_LOGIC;
  signal rs_req_n_161 : STD_LOGIC;
  signal rs_req_n_162 : STD_LOGIC;
  signal rs_req_n_17 : STD_LOGIC;
  signal rs_req_n_18 : STD_LOGIC;
  signal rs_req_n_19 : STD_LOGIC;
  signal rs_req_n_20 : STD_LOGIC;
  signal rs_req_n_21 : STD_LOGIC;
  signal rs_req_n_22 : STD_LOGIC;
  signal rs_req_n_23 : STD_LOGIC;
  signal rs_req_n_24 : STD_LOGIC;
  signal rs_req_n_25 : STD_LOGIC;
  signal rs_req_n_26 : STD_LOGIC;
  signal rs_req_n_27 : STD_LOGIC;
  signal rs_req_n_28 : STD_LOGIC;
  signal rs_req_n_29 : STD_LOGIC;
  signal rs_req_n_30 : STD_LOGIC;
  signal rs_req_n_31 : STD_LOGIC;
  signal rs_req_n_32 : STD_LOGIC;
  signal rs_req_n_33 : STD_LOGIC;
  signal rs_req_n_34 : STD_LOGIC;
  signal rs_req_n_35 : STD_LOGIC;
  signal rs_req_n_36 : STD_LOGIC;
  signal rs_req_n_37 : STD_LOGIC;
  signal rs_req_n_38 : STD_LOGIC;
  signal rs_req_n_39 : STD_LOGIC;
  signal rs_req_n_40 : STD_LOGIC;
  signal rs_req_n_41 : STD_LOGIC;
  signal rs_req_n_42 : STD_LOGIC;
  signal rs_req_n_43 : STD_LOGIC;
  signal rs_req_n_44 : STD_LOGIC;
  signal rs_req_n_45 : STD_LOGIC;
  signal rs_req_n_46 : STD_LOGIC;
  signal rs_req_n_47 : STD_LOGIC;
  signal rs_req_n_48 : STD_LOGIC;
  signal rs_req_n_49 : STD_LOGIC;
  signal rs_req_n_50 : STD_LOGIC;
  signal rs_req_n_51 : STD_LOGIC;
  signal rs_req_n_52 : STD_LOGIC;
  signal rs_req_n_53 : STD_LOGIC;
  signal rs_req_n_54 : STD_LOGIC;
  signal rs_req_n_55 : STD_LOGIC;
  signal rs_req_n_56 : STD_LOGIC;
  signal rs_req_n_57 : STD_LOGIC;
  signal rs_req_n_58 : STD_LOGIC;
  signal rs_req_n_59 : STD_LOGIC;
  signal rs_req_n_6 : STD_LOGIC;
  signal rs_req_n_60 : STD_LOGIC;
  signal rs_req_n_61 : STD_LOGIC;
  signal rs_req_n_62 : STD_LOGIC;
  signal rs_req_n_63 : STD_LOGIC;
  signal rs_req_n_64 : STD_LOGIC;
  signal rs_req_n_65 : STD_LOGIC;
  signal rs_req_n_66 : STD_LOGIC;
  signal rs_req_n_67 : STD_LOGIC;
  signal rs_req_n_68 : STD_LOGIC;
  signal rs_req_n_69 : STD_LOGIC;
  signal rs_req_n_7 : STD_LOGIC;
  signal rs_req_n_70 : STD_LOGIC;
  signal rs_req_n_71 : STD_LOGIC;
  signal rs_req_n_72 : STD_LOGIC;
  signal rs_req_n_73 : STD_LOGIC;
  signal rs_req_n_74 : STD_LOGIC;
  signal rs_req_n_75 : STD_LOGIC;
  signal rs_req_n_76 : STD_LOGIC;
  signal rs_req_n_77 : STD_LOGIC;
  signal rs_req_n_78 : STD_LOGIC;
  signal rs_req_n_79 : STD_LOGIC;
  signal rs_req_n_8 : STD_LOGIC;
  signal rs_req_n_80 : STD_LOGIC;
  signal rs_req_n_81 : STD_LOGIC;
  signal rs_req_n_82 : STD_LOGIC;
  signal rs_req_n_83 : STD_LOGIC;
  signal rs_req_n_84 : STD_LOGIC;
  signal rs_req_n_85 : STD_LOGIC;
  signal rs_req_n_86 : STD_LOGIC;
  signal rs_req_n_87 : STD_LOGIC;
  signal rs_req_n_88 : STD_LOGIC;
  signal rs_req_n_89 : STD_LOGIC;
  signal rs_req_n_9 : STD_LOGIC;
  signal rs_req_n_90 : STD_LOGIC;
  signal rs_req_n_91 : STD_LOGIC;
  signal rs_req_n_92 : STD_LOGIC;
  signal rs_req_n_93 : STD_LOGIC;
  signal rs_req_n_94 : STD_LOGIC;
  signal rs_req_n_95 : STD_LOGIC;
  signal rs_req_n_96 : STD_LOGIC;
  signal rs_req_n_97 : STD_LOGIC;
  signal rs_req_n_98 : STD_LOGIC;
  signal rs_req_n_99 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal sect_addr_buf : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \sect_addr_buf[11]_i_1__1_n_0\ : STD_LOGIC;
  signal sect_cnt : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \sect_len_buf[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \^sect_len_buf_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sect_len_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal sect_total : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_total_buf[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_5__1_n_0\ : STD_LOGIC;
  signal sect_total_buf_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_total_buf_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1__1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \single_sect__18\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[32]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[33]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[34]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[35]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[36]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[37]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[38]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[39]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[40]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[41]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[42]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[43]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[44]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[45]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[46]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[47]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[48]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[49]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[50]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[51]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[52]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[53]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[54]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[55]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[56]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[57]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[58]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[59]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[60]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[61]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[62]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[63]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal start_to_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal start_to_4k0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_could_multi_bursts.addr_buf_reg[62]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_could_multi_bursts.addr_buf_reg[62]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_buf_reg[16]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[10]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[14]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[18]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[22]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[26]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[2]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[30]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[34]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[38]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[42]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[46]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[50]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[54]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[58]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[62]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[6]_i_1__0\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[2]_i_1__1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[3]_i_1__1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[4]_i_1__1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[5]_i_1__1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[6]_i_2__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_valid_i_1__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[0]_i_1__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_2__1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_3__1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1__1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__8\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__9\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \last_sect_i_12__1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \last_sect_i_13__1\ : label is "soft_lutpair205";
  attribute ADDER_THRESHOLD of plusOp_carry : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__9\ : label is 35;
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1__1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1__1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1__1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1__1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1__1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1__1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1__1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1__1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1__1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1__1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1__1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1__1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1__1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1__1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_1__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__1\ : label is "soft_lutpair235";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[0]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[12]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[16]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[4]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[8]_i_1__1\ : label is 11;
begin
  AWVALID_Dummy <= \^awvalid_dummy\;
  SR(0) <= \^sr\(0);
  \could_multi_bursts.sect_handling_reg_0\ <= \^could_multi_bursts.sect_handling_reg_0\;
  \in\(65 downto 0) <= \^in\(65 downto 0);
  ost_ctrl_valid <= \^ost_ctrl_valid\;
  \sect_len_buf_reg[3]_0\(3 downto 0) <= \^sect_len_buf_reg[3]_0\(3 downto 0);
\beat_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_162,
      Q => beat_len(0),
      R => \^sr\(0)
    );
\beat_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_161,
      Q => beat_len(1),
      R => \^sr\(0)
    );
\beat_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_160,
      Q => beat_len(2),
      R => \^sr\(0)
    );
\beat_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_159,
      Q => beat_len(3),
      R => \^sr\(0)
    );
\beat_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_158,
      Q => beat_len(4),
      R => \^sr\(0)
    );
\beat_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_157,
      Q => beat_len(5),
      R => \^sr\(0)
    );
\beat_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_156,
      Q => beat_len(6),
      R => \^sr\(0)
    );
\beat_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_155,
      Q => beat_len(7),
      R => \^sr\(0)
    );
\beat_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_154,
      Q => beat_len(8),
      R => \^sr\(0)
    );
\beat_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_153,
      Q => beat_len(9),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf[10]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(13),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(11),
      O => \could_multi_bursts.addr_buf[10]_i_2__0_n_0\
    );
\could_multi_bursts.addr_buf[10]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(12),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(10),
      O => \could_multi_bursts.addr_buf[10]_i_3__0_n_0\
    );
\could_multi_bursts.addr_buf[10]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(11),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(9),
      O => \could_multi_bursts.addr_buf[10]_i_4__0_n_0\
    );
\could_multi_bursts.addr_buf[10]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(10),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(8),
      O => \could_multi_bursts.addr_buf[10]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf[14]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(17),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(15),
      O => \could_multi_bursts.addr_buf[14]_i_2__0_n_0\
    );
\could_multi_bursts.addr_buf[14]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(16),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(14),
      O => \could_multi_bursts.addr_buf[14]_i_3__0_n_0\
    );
\could_multi_bursts.addr_buf[14]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(15),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(13),
      O => \could_multi_bursts.addr_buf[14]_i_4__0_n_0\
    );
\could_multi_bursts.addr_buf[14]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(14),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(12),
      O => \could_multi_bursts.addr_buf[14]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf[18]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(21),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(19),
      O => \could_multi_bursts.addr_buf[18]_i_2__0_n_0\
    );
\could_multi_bursts.addr_buf[18]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(20),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(18),
      O => \could_multi_bursts.addr_buf[18]_i_3__0_n_0\
    );
\could_multi_bursts.addr_buf[18]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(19),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(17),
      O => \could_multi_bursts.addr_buf[18]_i_4__0_n_0\
    );
\could_multi_bursts.addr_buf[18]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(18),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(16),
      O => \could_multi_bursts.addr_buf[18]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf[22]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(25),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(23),
      O => \could_multi_bursts.addr_buf[22]_i_2__0_n_0\
    );
\could_multi_bursts.addr_buf[22]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(24),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(22),
      O => \could_multi_bursts.addr_buf[22]_i_3__0_n_0\
    );
\could_multi_bursts.addr_buf[22]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(23),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(21),
      O => \could_multi_bursts.addr_buf[22]_i_4__0_n_0\
    );
\could_multi_bursts.addr_buf[22]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(22),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(20),
      O => \could_multi_bursts.addr_buf[22]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf[26]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(29),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(27),
      O => \could_multi_bursts.addr_buf[26]_i_2__0_n_0\
    );
\could_multi_bursts.addr_buf[26]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(28),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(26),
      O => \could_multi_bursts.addr_buf[26]_i_3__0_n_0\
    );
\could_multi_bursts.addr_buf[26]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(27),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(25),
      O => \could_multi_bursts.addr_buf[26]_i_4__0_n_0\
    );
\could_multi_bursts.addr_buf[26]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(26),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(24),
      O => \could_multi_bursts.addr_buf[26]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(5),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[2]_i_2__0_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(4),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[2]_i_3__0_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(3),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[2]_i_4__0_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(2),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[2]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(5),
      I1 => \^in\(3),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(5),
      O => \could_multi_bursts.addr_buf[2]_i_6__0_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(4),
      I1 => \^in\(2),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(4),
      O => \could_multi_bursts.addr_buf[2]_i_7__0_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(3),
      I1 => \^in\(1),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(3),
      O => \could_multi_bursts.addr_buf[2]_i_8__0_n_0\
    );
\could_multi_bursts.addr_buf[2]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(2),
      I1 => \^in\(0),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(2),
      O => \could_multi_bursts.addr_buf[2]_i_9__0_n_0\
    );
\could_multi_bursts.addr_buf[30]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(33),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(31),
      O => \could_multi_bursts.addr_buf[30]_i_2__0_n_0\
    );
\could_multi_bursts.addr_buf[30]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(32),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(30),
      O => \could_multi_bursts.addr_buf[30]_i_3__0_n_0\
    );
\could_multi_bursts.addr_buf[30]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(31),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(29),
      O => \could_multi_bursts.addr_buf[30]_i_4__0_n_0\
    );
\could_multi_bursts.addr_buf[30]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(30),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(28),
      O => \could_multi_bursts.addr_buf[30]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf[34]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(37),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(35),
      O => \could_multi_bursts.addr_buf[34]_i_2__0_n_0\
    );
\could_multi_bursts.addr_buf[34]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(36),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(34),
      O => \could_multi_bursts.addr_buf[34]_i_3__0_n_0\
    );
\could_multi_bursts.addr_buf[34]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(35),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(33),
      O => \could_multi_bursts.addr_buf[34]_i_4__0_n_0\
    );
\could_multi_bursts.addr_buf[34]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(34),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(32),
      O => \could_multi_bursts.addr_buf[34]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf[38]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(41),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(39),
      O => \could_multi_bursts.addr_buf[38]_i_2__0_n_0\
    );
\could_multi_bursts.addr_buf[38]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(40),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(38),
      O => \could_multi_bursts.addr_buf[38]_i_3__0_n_0\
    );
\could_multi_bursts.addr_buf[38]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(39),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(37),
      O => \could_multi_bursts.addr_buf[38]_i_4__0_n_0\
    );
\could_multi_bursts.addr_buf[38]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(38),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(36),
      O => \could_multi_bursts.addr_buf[38]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf[42]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(45),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(43),
      O => \could_multi_bursts.addr_buf[42]_i_2__0_n_0\
    );
\could_multi_bursts.addr_buf[42]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(44),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(42),
      O => \could_multi_bursts.addr_buf[42]_i_3__0_n_0\
    );
\could_multi_bursts.addr_buf[42]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(43),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(41),
      O => \could_multi_bursts.addr_buf[42]_i_4__0_n_0\
    );
\could_multi_bursts.addr_buf[42]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(42),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(40),
      O => \could_multi_bursts.addr_buf[42]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf[46]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(49),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(47),
      O => \could_multi_bursts.addr_buf[46]_i_2__0_n_0\
    );
\could_multi_bursts.addr_buf[46]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(48),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(46),
      O => \could_multi_bursts.addr_buf[46]_i_3__0_n_0\
    );
\could_multi_bursts.addr_buf[46]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(47),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(45),
      O => \could_multi_bursts.addr_buf[46]_i_4__0_n_0\
    );
\could_multi_bursts.addr_buf[46]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(46),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(44),
      O => \could_multi_bursts.addr_buf[46]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf[50]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(53),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(51),
      O => \could_multi_bursts.addr_buf[50]_i_2__0_n_0\
    );
\could_multi_bursts.addr_buf[50]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(52),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(50),
      O => \could_multi_bursts.addr_buf[50]_i_3__0_n_0\
    );
\could_multi_bursts.addr_buf[50]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(51),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(49),
      O => \could_multi_bursts.addr_buf[50]_i_4__0_n_0\
    );
\could_multi_bursts.addr_buf[50]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(50),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(48),
      O => \could_multi_bursts.addr_buf[50]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf[54]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(57),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(55),
      O => \could_multi_bursts.addr_buf[54]_i_2__0_n_0\
    );
\could_multi_bursts.addr_buf[54]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(56),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(54),
      O => \could_multi_bursts.addr_buf[54]_i_3__0_n_0\
    );
\could_multi_bursts.addr_buf[54]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(55),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(53),
      O => \could_multi_bursts.addr_buf[54]_i_4__0_n_0\
    );
\could_multi_bursts.addr_buf[54]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(54),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(52),
      O => \could_multi_bursts.addr_buf[54]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf[58]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(61),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(59),
      O => \could_multi_bursts.addr_buf[58]_i_2__0_n_0\
    );
\could_multi_bursts.addr_buf[58]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(60),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(58),
      O => \could_multi_bursts.addr_buf[58]_i_3__0_n_0\
    );
\could_multi_bursts.addr_buf[58]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(59),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(57),
      O => \could_multi_bursts.addr_buf[58]_i_4__0_n_0\
    );
\could_multi_bursts.addr_buf[58]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(58),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(56),
      O => \could_multi_bursts.addr_buf[58]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf[62]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(63),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(61),
      O => \could_multi_bursts.addr_buf[62]_i_2__0_n_0\
    );
\could_multi_bursts.addr_buf[62]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(62),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(60),
      O => \could_multi_bursts.addr_buf[62]_i_3__0_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(6),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[6]_i_2__0_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(9),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(7),
      O => \could_multi_bursts.addr_buf[6]_i_3__0_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(8),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(6),
      O => \could_multi_bursts.addr_buf[6]_i_4__0_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(7),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^in\(5),
      O => \could_multi_bursts.addr_buf[6]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf[6]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(6),
      I1 => \^in\(4),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(6),
      O => \could_multi_bursts.addr_buf[6]_i_6__0_n_0\
    );
\could_multi_bursts.addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[10]_i_1__0_n_7\,
      Q => \^in\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[10]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[6]_i_1__0_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[10]_i_1__0_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[10]_i_1__0_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[10]_i_1__0_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[10]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[10]_i_1__0_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[10]_i_1__0_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[10]_i_1__0_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[10]_i_1__0_n_7\,
      S(3) => \could_multi_bursts.addr_buf[10]_i_2__0_n_0\,
      S(2) => \could_multi_bursts.addr_buf[10]_i_3__0_n_0\,
      S(1) => \could_multi_bursts.addr_buf[10]_i_4__0_n_0\,
      S(0) => \could_multi_bursts.addr_buf[10]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[10]_i_1__0_n_6\,
      Q => \^in\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[10]_i_1__0_n_5\,
      Q => \^in\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[10]_i_1__0_n_4\,
      Q => \^in\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[14]_i_1__0_n_7\,
      Q => \^in\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[14]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[10]_i_1__0_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[14]_i_1__0_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[14]_i_1__0_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[14]_i_1__0_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[14]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[14]_i_1__0_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[14]_i_1__0_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[14]_i_1__0_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[14]_i_1__0_n_7\,
      S(3) => \could_multi_bursts.addr_buf[14]_i_2__0_n_0\,
      S(2) => \could_multi_bursts.addr_buf[14]_i_3__0_n_0\,
      S(1) => \could_multi_bursts.addr_buf[14]_i_4__0_n_0\,
      S(0) => \could_multi_bursts.addr_buf[14]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[14]_i_1__0_n_6\,
      Q => \^in\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[14]_i_1__0_n_5\,
      Q => \^in\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[14]_i_1__0_n_4\,
      Q => \^in\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[18]_i_1__0_n_7\,
      Q => \^in\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[18]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[14]_i_1__0_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[18]_i_1__0_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[18]_i_1__0_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[18]_i_1__0_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[18]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[18]_i_1__0_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[18]_i_1__0_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[18]_i_1__0_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[18]_i_1__0_n_7\,
      S(3) => \could_multi_bursts.addr_buf[18]_i_2__0_n_0\,
      S(2) => \could_multi_bursts.addr_buf[18]_i_3__0_n_0\,
      S(1) => \could_multi_bursts.addr_buf[18]_i_4__0_n_0\,
      S(0) => \could_multi_bursts.addr_buf[18]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[18]_i_1__0_n_6\,
      Q => \^in\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[18]_i_1__0_n_5\,
      Q => \^in\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[18]_i_1__0_n_4\,
      Q => \^in\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[22]_i_1__0_n_7\,
      Q => \^in\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[22]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[18]_i_1__0_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[22]_i_1__0_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[22]_i_1__0_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[22]_i_1__0_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[22]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[22]_i_1__0_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[22]_i_1__0_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[22]_i_1__0_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[22]_i_1__0_n_7\,
      S(3) => \could_multi_bursts.addr_buf[22]_i_2__0_n_0\,
      S(2) => \could_multi_bursts.addr_buf[22]_i_3__0_n_0\,
      S(1) => \could_multi_bursts.addr_buf[22]_i_4__0_n_0\,
      S(0) => \could_multi_bursts.addr_buf[22]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[22]_i_1__0_n_6\,
      Q => \^in\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[22]_i_1__0_n_5\,
      Q => \^in\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[22]_i_1__0_n_4\,
      Q => \^in\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[26]_i_1__0_n_7\,
      Q => \^in\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[26]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[22]_i_1__0_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[26]_i_1__0_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[26]_i_1__0_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[26]_i_1__0_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[26]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[26]_i_1__0_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[26]_i_1__0_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[26]_i_1__0_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[26]_i_1__0_n_7\,
      S(3) => \could_multi_bursts.addr_buf[26]_i_2__0_n_0\,
      S(2) => \could_multi_bursts.addr_buf[26]_i_3__0_n_0\,
      S(1) => \could_multi_bursts.addr_buf[26]_i_4__0_n_0\,
      S(0) => \could_multi_bursts.addr_buf[26]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[26]_i_1__0_n_6\,
      Q => \^in\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[26]_i_1__0_n_5\,
      Q => \^in\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[26]_i_1__0_n_4\,
      Q => \^in\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[2]_i_1__0_n_7\,
      Q => \^in\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[2]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.addr_buf_reg[2]_i_1__0_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[2]_i_1__0_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[2]_i_1__0_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[2]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \could_multi_bursts.addr_buf[2]_i_2__0_n_0\,
      DI(2) => \could_multi_bursts.addr_buf[2]_i_3__0_n_0\,
      DI(1) => \could_multi_bursts.addr_buf[2]_i_4__0_n_0\,
      DI(0) => \could_multi_bursts.addr_buf[2]_i_5__0_n_0\,
      O(3) => \could_multi_bursts.addr_buf_reg[2]_i_1__0_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[2]_i_1__0_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[2]_i_1__0_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[2]_i_1__0_n_7\,
      S(3) => \could_multi_bursts.addr_buf[2]_i_6__0_n_0\,
      S(2) => \could_multi_bursts.addr_buf[2]_i_7__0_n_0\,
      S(1) => \could_multi_bursts.addr_buf[2]_i_8__0_n_0\,
      S(0) => \could_multi_bursts.addr_buf[2]_i_9__0_n_0\
    );
\could_multi_bursts.addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[30]_i_1__0_n_7\,
      Q => \^in\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[30]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[26]_i_1__0_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[30]_i_1__0_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[30]_i_1__0_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[30]_i_1__0_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[30]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[30]_i_1__0_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[30]_i_1__0_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[30]_i_1__0_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[30]_i_1__0_n_7\,
      S(3) => \could_multi_bursts.addr_buf[30]_i_2__0_n_0\,
      S(2) => \could_multi_bursts.addr_buf[30]_i_3__0_n_0\,
      S(1) => \could_multi_bursts.addr_buf[30]_i_4__0_n_0\,
      S(0) => \could_multi_bursts.addr_buf[30]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[30]_i_1__0_n_6\,
      Q => \^in\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[30]_i_1__0_n_5\,
      Q => \^in\(30),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[30]_i_1__0_n_4\,
      Q => \^in\(31),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[34]_i_1__0_n_7\,
      Q => \^in\(32),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[34]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[30]_i_1__0_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[34]_i_1__0_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[34]_i_1__0_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[34]_i_1__0_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[34]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[34]_i_1__0_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[34]_i_1__0_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[34]_i_1__0_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[34]_i_1__0_n_7\,
      S(3) => \could_multi_bursts.addr_buf[34]_i_2__0_n_0\,
      S(2) => \could_multi_bursts.addr_buf[34]_i_3__0_n_0\,
      S(1) => \could_multi_bursts.addr_buf[34]_i_4__0_n_0\,
      S(0) => \could_multi_bursts.addr_buf[34]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[34]_i_1__0_n_6\,
      Q => \^in\(33),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[34]_i_1__0_n_5\,
      Q => \^in\(34),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[34]_i_1__0_n_4\,
      Q => \^in\(35),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[38]_i_1__0_n_7\,
      Q => \^in\(36),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[38]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[34]_i_1__0_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[38]_i_1__0_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[38]_i_1__0_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[38]_i_1__0_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[38]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[38]_i_1__0_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[38]_i_1__0_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[38]_i_1__0_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[38]_i_1__0_n_7\,
      S(3) => \could_multi_bursts.addr_buf[38]_i_2__0_n_0\,
      S(2) => \could_multi_bursts.addr_buf[38]_i_3__0_n_0\,
      S(1) => \could_multi_bursts.addr_buf[38]_i_4__0_n_0\,
      S(0) => \could_multi_bursts.addr_buf[38]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[38]_i_1__0_n_6\,
      Q => \^in\(37),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[2]_i_1__0_n_6\,
      Q => \^in\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[38]_i_1__0_n_5\,
      Q => \^in\(38),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[38]_i_1__0_n_4\,
      Q => \^in\(39),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[42]_i_1__0_n_7\,
      Q => \^in\(40),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[42]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[38]_i_1__0_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[42]_i_1__0_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[42]_i_1__0_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[42]_i_1__0_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[42]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[42]_i_1__0_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[42]_i_1__0_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[42]_i_1__0_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[42]_i_1__0_n_7\,
      S(3) => \could_multi_bursts.addr_buf[42]_i_2__0_n_0\,
      S(2) => \could_multi_bursts.addr_buf[42]_i_3__0_n_0\,
      S(1) => \could_multi_bursts.addr_buf[42]_i_4__0_n_0\,
      S(0) => \could_multi_bursts.addr_buf[42]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[42]_i_1__0_n_6\,
      Q => \^in\(41),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[42]_i_1__0_n_5\,
      Q => \^in\(42),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[42]_i_1__0_n_4\,
      Q => \^in\(43),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[46]_i_1__0_n_7\,
      Q => \^in\(44),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[46]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[42]_i_1__0_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[46]_i_1__0_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[46]_i_1__0_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[46]_i_1__0_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[46]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[46]_i_1__0_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[46]_i_1__0_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[46]_i_1__0_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[46]_i_1__0_n_7\,
      S(3) => \could_multi_bursts.addr_buf[46]_i_2__0_n_0\,
      S(2) => \could_multi_bursts.addr_buf[46]_i_3__0_n_0\,
      S(1) => \could_multi_bursts.addr_buf[46]_i_4__0_n_0\,
      S(0) => \could_multi_bursts.addr_buf[46]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[46]_i_1__0_n_6\,
      Q => \^in\(45),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[46]_i_1__0_n_5\,
      Q => \^in\(46),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[46]_i_1__0_n_4\,
      Q => \^in\(47),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[2]_i_1__0_n_5\,
      Q => \^in\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[50]_i_1__0_n_7\,
      Q => \^in\(48),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[50]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[46]_i_1__0_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[50]_i_1__0_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[50]_i_1__0_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[50]_i_1__0_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[50]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[50]_i_1__0_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[50]_i_1__0_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[50]_i_1__0_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[50]_i_1__0_n_7\,
      S(3) => \could_multi_bursts.addr_buf[50]_i_2__0_n_0\,
      S(2) => \could_multi_bursts.addr_buf[50]_i_3__0_n_0\,
      S(1) => \could_multi_bursts.addr_buf[50]_i_4__0_n_0\,
      S(0) => \could_multi_bursts.addr_buf[50]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[50]_i_1__0_n_6\,
      Q => \^in\(49),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[50]_i_1__0_n_5\,
      Q => \^in\(50),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[50]_i_1__0_n_4\,
      Q => \^in\(51),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[54]_i_1__0_n_7\,
      Q => \^in\(52),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[54]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[50]_i_1__0_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[54]_i_1__0_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[54]_i_1__0_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[54]_i_1__0_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[54]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[54]_i_1__0_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[54]_i_1__0_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[54]_i_1__0_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[54]_i_1__0_n_7\,
      S(3) => \could_multi_bursts.addr_buf[54]_i_2__0_n_0\,
      S(2) => \could_multi_bursts.addr_buf[54]_i_3__0_n_0\,
      S(1) => \could_multi_bursts.addr_buf[54]_i_4__0_n_0\,
      S(0) => \could_multi_bursts.addr_buf[54]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[54]_i_1__0_n_6\,
      Q => \^in\(53),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[54]_i_1__0_n_5\,
      Q => \^in\(54),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[54]_i_1__0_n_4\,
      Q => \^in\(55),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[58]_i_1__0_n_7\,
      Q => \^in\(56),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[58]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[54]_i_1__0_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[58]_i_1__0_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[58]_i_1__0_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[58]_i_1__0_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[58]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[58]_i_1__0_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[58]_i_1__0_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[58]_i_1__0_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[58]_i_1__0_n_7\,
      S(3) => \could_multi_bursts.addr_buf[58]_i_2__0_n_0\,
      S(2) => \could_multi_bursts.addr_buf[58]_i_3__0_n_0\,
      S(1) => \could_multi_bursts.addr_buf[58]_i_4__0_n_0\,
      S(0) => \could_multi_bursts.addr_buf[58]_i_5__0_n_0\
    );
\could_multi_bursts.addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[58]_i_1__0_n_6\,
      Q => \^in\(57),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[2]_i_1__0_n_4\,
      Q => \^in\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[58]_i_1__0_n_5\,
      Q => \^in\(58),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[58]_i_1__0_n_4\,
      Q => \^in\(59),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[62]_i_1__0_n_7\,
      Q => \^in\(60),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[62]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[58]_i_1__0_n_0\,
      CO(3 downto 1) => \NLW_could_multi_bursts.addr_buf_reg[62]_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \could_multi_bursts.addr_buf_reg[62]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_could_multi_bursts.addr_buf_reg[62]_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \could_multi_bursts.addr_buf_reg[62]_i_1__0_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[62]_i_1__0_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \could_multi_bursts.addr_buf[62]_i_2__0_n_0\,
      S(0) => \could_multi_bursts.addr_buf[62]_i_3__0_n_0\
    );
\could_multi_bursts.addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[62]_i_1__0_n_6\,
      Q => \^in\(61),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[6]_i_1__0_n_7\,
      Q => \^in\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[6]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[2]_i_1__0_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[6]_i_1__0_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[6]_i_1__0_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[6]_i_1__0_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[6]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \could_multi_bursts.addr_buf[6]_i_2__0_n_0\,
      O(3) => \could_multi_bursts.addr_buf_reg[6]_i_1__0_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[6]_i_1__0_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[6]_i_1__0_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[6]_i_1__0_n_7\,
      S(3) => \could_multi_bursts.addr_buf[6]_i_3__0_n_0\,
      S(2) => \could_multi_bursts.addr_buf[6]_i_4__0_n_0\,
      S(1) => \could_multi_bursts.addr_buf[6]_i_5__0_n_0\,
      S(0) => \could_multi_bursts.addr_buf[6]_i_6__0_n_0\
    );
\could_multi_bursts.addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[6]_i_1__0_n_6\,
      Q => \^in\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[6]_i_1__0_n_5\,
      Q => \^in\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[6]_i_1__0_n_4\,
      Q => \^in\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_step[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_reg_n_0\,
      I1 => \sect_len_buf_reg_n_0_[0]\,
      O => \could_multi_bursts.addr_step[2]_i_1__1_n_0\
    );
\could_multi_bursts.addr_step[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \sect_len_buf_reg_n_0_[1]\,
      O => \could_multi_bursts.addr_step[3]_i_1__1_n_0\
    );
\could_multi_bursts.addr_step[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \sect_len_buf_reg_n_0_[1]\,
      I2 => \could_multi_bursts.last_loop_reg_n_0\,
      I3 => \sect_len_buf_reg_n_0_[2]\,
      O => \could_multi_bursts.addr_step[4]_i_1__1_n_0\
    );
\could_multi_bursts.addr_step[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[1]\,
      I1 => \sect_len_buf_reg_n_0_[0]\,
      I2 => \sect_len_buf_reg_n_0_[2]\,
      I3 => \could_multi_bursts.last_loop_reg_n_0\,
      I4 => \sect_len_buf_reg_n_0_[3]\,
      O => \could_multi_bursts.addr_step[5]_i_1__1_n_0\
    );
\could_multi_bursts.addr_step[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0F0F0F"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \sect_len_buf_reg_n_0_[1]\,
      I2 => \could_multi_bursts.last_loop_reg_n_0\,
      I3 => \sect_len_buf_reg_n_0_[0]\,
      I4 => \sect_len_buf_reg_n_0_[2]\,
      O => \could_multi_bursts.addr_step[6]_i_2__0_n_0\
    );
\could_multi_bursts.addr_step_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step[2]_i_1__1_n_0\,
      Q => \could_multi_bursts.addr_step\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_step_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step[3]_i_1__1_n_0\,
      Q => \could_multi_bursts.addr_step\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_step_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step[4]_i_1__1_n_0\,
      Q => \could_multi_bursts.addr_step\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_step_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step[5]_i_1__1_n_0\,
      Q => \could_multi_bursts.addr_step\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.addr_step_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step[6]_i_2__0_n_0\,
      Q => \could_multi_bursts.addr_step\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.burst_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000EAAA"
    )
        port map (
      I0 => \^awvalid_dummy\,
      I1 => if_full_n_0,
      I2 => ost_resp_ready,
      I3 => \^could_multi_bursts.sect_handling_reg_0\,
      I4 => AWREADY_Dummy_1,
      O => \could_multi_bursts.burst_valid_i_1__0_n_0\
    );
\could_multi_bursts.burst_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.burst_valid_i_1__0_n_0\,
      Q => \^awvalid_dummy\,
      R => \^sr\(0)
    );
\could_multi_bursts.first_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => p_16_in,
      Q => \could_multi_bursts.first_loop\,
      R => \^sr\(0)
    );
\could_multi_bursts.last_loop_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_i_2__1_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(3),
      I3 => p_16_in,
      I4 => \could_multi_bursts.last_loop_i_3__1_n_0\,
      O => \could_multi_bursts.last_loop_i_1__1_n_0\
    );
\could_multi_bursts.last_loop_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(2),
      I2 => p_0_in(4),
      I3 => p_0_in(1),
      O => \could_multi_bursts.last_loop_i_2__1_n_0\
    );
\could_multi_bursts.last_loop_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      I5 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      O => \could_multi_bursts.last_loop_i_3__1_n_0\
    );
\could_multi_bursts.last_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.last_loop_i_1__1_n_0\,
      Q => \could_multi_bursts.last_loop_reg_n_0\,
      R => \^sr\(0)
    );
\could_multi_bursts.len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \^sect_len_buf_reg[3]_0\(0),
      Q => \^in\(62),
      R => \^sr\(0)
    );
\could_multi_bursts.len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \^sect_len_buf_reg[3]_0\(1),
      Q => \^in\(63),
      R => \^sr\(0)
    );
\could_multi_bursts.len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \^sect_len_buf_reg[3]_0\(2),
      Q => \^in\(64),
      R => \^sr\(0)
    );
\could_multi_bursts.len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \^sect_len_buf_reg[3]_0\(3),
      Q => \^in\(65),
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_16_in,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      O => \could_multi_bursts.loop_cnt[0]_i_1__1_n_0\
    );
\could_multi_bursts.loop_cnt[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(4),
      I1 => \single_sect__18\,
      I2 => end_from_4k(4),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(4),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => p_16_in,
      I3 => p_0_in(1),
      O => \could_multi_bursts.loop_cnt[1]_i_1__1_n_0\
    );
\could_multi_bursts.loop_cnt[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(5),
      I1 => \single_sect__18\,
      I2 => end_from_4k(5),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(5),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA900A9"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I3 => p_16_in,
      I4 => p_0_in(2),
      O => \could_multi_bursts.loop_cnt[2]_i_1__1_n_0\
    );
\could_multi_bursts.loop_cnt[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(6),
      I1 => \single_sect__18\,
      I2 => end_from_4k(6),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(6),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA90000AAA9"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I4 => p_16_in,
      I5 => p_0_in(3),
      O => \could_multi_bursts.loop_cnt[3]_i_1__1_n_0\
    );
\could_multi_bursts.loop_cnt[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(7),
      I1 => \single_sect__18\,
      I2 => end_from_4k(7),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(7),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      I1 => \could_multi_bursts.loop_cnt[4]_i_2__1_n_0\,
      I2 => p_16_in,
      I3 => p_0_in(4),
      O => \could_multi_bursts.loop_cnt[4]_i_1__1_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      O => \could_multi_bursts.loop_cnt[4]_i_2__1_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(8),
      I1 => \single_sect__18\,
      I2 => end_from_4k(8),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(8),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_16_in,
      I1 => \^awvalid_dummy\,
      I2 => AWREADY_Dummy_1,
      I3 => if_full_n_0,
      I4 => ost_resp_ready,
      I5 => \^could_multi_bursts.sect_handling_reg_0\,
      O => \could_multi_bursts.last_loop\
    );
\could_multi_bursts.loop_cnt[5]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      I1 => \could_multi_bursts.loop_cnt[5]_i_3__1_n_0\,
      I2 => p_16_in,
      I3 => p_0_in(5),
      O => \could_multi_bursts.loop_cnt[5]_i_2__1_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      O => \could_multi_bursts.loop_cnt[5]_i_3__1_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(9),
      I1 => \single_sect__18\,
      I2 => end_from_4k(9),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(9),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[0]_i_1__1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[1]_i_1__1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[2]_i_1__1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[3]_i_1__1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[4]_i_1__1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[5]_i_2__1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\could_multi_bursts.sect_handling_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg_0\,
      I1 => \^ost_ctrl_valid\,
      I2 => \could_multi_bursts.last_loop_reg_n_0\,
      I3 => req_handling_reg_n_0,
      O => \could_multi_bursts.sect_handling_i_1__1_n_0\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.sect_handling_i_1__1_n_0\,
      Q => \^could_multi_bursts.sect_handling_reg_0\,
      R => \^sr\(0)
    );
\end_from_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_152,
      Q => end_from_4k(0),
      R => \^sr\(0)
    );
\end_from_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_151,
      Q => end_from_4k(1),
      R => \^sr\(0)
    );
\end_from_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_150,
      Q => end_from_4k(2),
      R => \^sr\(0)
    );
\end_from_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_149,
      Q => end_from_4k(3),
      R => \^sr\(0)
    );
\end_from_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_148,
      Q => end_from_4k(4),
      R => \^sr\(0)
    );
\end_from_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_147,
      Q => end_from_4k(5),
      R => \^sr\(0)
    );
\end_from_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_146,
      Q => end_from_4k(6),
      R => \^sr\(0)
    );
\end_from_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_145,
      Q => end_from_4k(7),
      R => \^sr\(0)
    );
\end_from_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_144,
      Q => end_from_4k(8),
      R => \^sr\(0)
    );
\end_from_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_143,
      Q => end_from_4k(9),
      R => \^sr\(0)
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080008080"
    )
        port map (
      I0 => \^could_multi_bursts.sect_handling_reg_0\,
      I1 => ost_resp_ready,
      I2 => if_full_n_0,
      I3 => AWREADY_Dummy_1,
      I4 => \^awvalid_dummy\,
      I5 => re,
      O => \pop__1\
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => \^awvalid_dummy\,
      I1 => AWREADY_Dummy_1,
      I2 => if_full_n_0,
      I3 => ost_resp_ready,
      I4 => \^could_multi_bursts.sect_handling_reg_0\,
      O => sel
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => last_sect_buf,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => ost_ctrl_info
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \^sect_len_buf_reg[3]_0\(0)
    );
\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[1]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \^sect_len_buf_reg[3]_0\(1)
    );
\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[2]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \^sect_len_buf_reg[3]_0\(2)
    );
\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \^sect_len_buf_reg[3]_0\(3)
    );
first_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => next_req,
      Q => first_sect_reg_n_0,
      R => \^sr\(0)
    );
\last_sect_buf_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \single_sect__18\,
      I1 => last_sect_reg_n_0,
      O => last_sect_tmp
    );
last_sect_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => last_sect_tmp,
      Q => last_sect_buf,
      R => \^sr\(0)
    );
\last_sect_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => sect_total(10),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(10),
      I3 => sect_total(11),
      I4 => sect_total_buf_reg(11),
      I5 => \last_sect_i_13__1_n_0\,
      O => \last_sect_i_10__1_n_0\
    );
\last_sect_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sect_total_buf_reg(4),
      I1 => sect_total(4),
      I2 => sect_total_buf_reg(3),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(3),
      O => \last_sect_i_11__1_n_0\
    );
\last_sect_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(15),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(15),
      O => \last_sect_i_12__1_n_0\
    );
\last_sect_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(13),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(13),
      O => \last_sect_i_13__1_n_0\
    );
\last_sect_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \last_sect_i_3__1_n_0\,
      I1 => \last_sect_i_4__1_n_0\,
      I2 => \last_sect_i_5__1_n_0\,
      I3 => \last_sect_i_6__1_n_0\,
      I4 => p_16_in,
      I5 => last_sect_reg_n_0,
      O => \last_sect_i_2__1_n_0\
    );
\last_sect_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => sect_total_buf_reg(6),
      I1 => sect_total_buf_reg(7),
      I2 => sect_total_buf_reg(2),
      I3 => sect_total_buf_reg(1),
      I4 => first_sect_reg_n_0,
      I5 => \last_sect_i_7__1_n_0\,
      O => \last_sect_i_3__1_n_0\
    );
\last_sect_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002020000A202A"
    )
        port map (
      I0 => \last_sect_i_8__1_n_0\,
      I1 => sect_total(8),
      I2 => first_sect_reg_n_0,
      I3 => sect_total_buf_reg(8),
      I4 => sect_total(9),
      I5 => sect_total_buf_reg(9),
      O => \last_sect_i_4__1_n_0\
    );
\last_sect_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000200020002AA"
    )
        port map (
      I0 => \last_sect_i_9__1_n_0\,
      I1 => sect_total(17),
      I2 => sect_total(16),
      I3 => first_sect_reg_n_0,
      I4 => sect_total_buf_reg(17),
      I5 => sect_total_buf_reg(16),
      O => \last_sect_i_5__1_n_0\
    );
\last_sect_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000200020002AA"
    )
        port map (
      I0 => \last_sect_i_10__1_n_0\,
      I1 => sect_total(14),
      I2 => sect_total(12),
      I3 => first_sect_reg_n_0,
      I4 => sect_total_buf_reg(14),
      I5 => sect_total_buf_reg(12),
      O => \last_sect_i_6__1_n_0\
    );
\last_sect_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => sect_total(1),
      I2 => sect_total(2),
      I3 => sect_total(7),
      I4 => sect_total(6),
      O => \last_sect_i_7__1_n_0\
    );
\last_sect_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008830B800000000"
    )
        port map (
      I0 => sect_total(0),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(0),
      I3 => sect_total(5),
      I4 => sect_total_buf_reg(5),
      I5 => \last_sect_i_11__1_n_0\,
      O => \last_sect_i_8__1_n_0\
    );
\last_sect_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => sect_total(19),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(19),
      I3 => sect_total(18),
      I4 => sect_total_buf_reg(18),
      I5 => \last_sect_i_12__1_n_0\,
      O => \last_sect_i_9__1_n_0\
    );
last_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_122,
      Q => last_sect_reg_n_0,
      R => '0'
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => sect_cnt(0),
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3 downto 0) => sect_cnt(4 downto 1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => sect_cnt(8 downto 5)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3 downto 0) => sect_cnt(12 downto 9)
    );
\plusOp_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__9_n_0\,
      CO(3) => \plusOp_carry__10_n_0\,
      CO(2) => \plusOp_carry__10_n_1\,
      CO(1) => \plusOp_carry__10_n_2\,
      CO(0) => \plusOp_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__10_n_4\,
      O(2) => \plusOp_carry__10_n_5\,
      O(1) => \plusOp_carry__10_n_6\,
      O(0) => \plusOp_carry__10_n_7\,
      S(3 downto 0) => sect_cnt(48 downto 45)
    );
\plusOp_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__10_n_0\,
      CO(3 downto 2) => \NLW_plusOp_carry__11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_carry__11_n_2\,
      CO(0) => \plusOp_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_carry__11_O_UNCONNECTED\(3),
      O(2) => \plusOp_carry__11_n_5\,
      O(1) => \plusOp_carry__11_n_6\,
      O(0) => \plusOp_carry__11_n_7\,
      S(3) => '0',
      S(2 downto 0) => sect_cnt(51 downto 49)
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \plusOp_carry__2_n_1\,
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__2_n_4\,
      O(2) => \plusOp_carry__2_n_5\,
      O(1) => \plusOp_carry__2_n_6\,
      O(0) => \plusOp_carry__2_n_7\,
      S(3 downto 0) => sect_cnt(16 downto 13)
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_0\,
      CO(3) => \plusOp_carry__3_n_0\,
      CO(2) => \plusOp_carry__3_n_1\,
      CO(1) => \plusOp_carry__3_n_2\,
      CO(0) => \plusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__3_n_4\,
      O(2) => \plusOp_carry__3_n_5\,
      O(1) => \plusOp_carry__3_n_6\,
      O(0) => \plusOp_carry__3_n_7\,
      S(3 downto 0) => sect_cnt(20 downto 17)
    );
\plusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__3_n_0\,
      CO(3) => \plusOp_carry__4_n_0\,
      CO(2) => \plusOp_carry__4_n_1\,
      CO(1) => \plusOp_carry__4_n_2\,
      CO(0) => \plusOp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__4_n_4\,
      O(2) => \plusOp_carry__4_n_5\,
      O(1) => \plusOp_carry__4_n_6\,
      O(0) => \plusOp_carry__4_n_7\,
      S(3 downto 0) => sect_cnt(24 downto 21)
    );
\plusOp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__4_n_0\,
      CO(3) => \plusOp_carry__5_n_0\,
      CO(2) => \plusOp_carry__5_n_1\,
      CO(1) => \plusOp_carry__5_n_2\,
      CO(0) => \plusOp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__5_n_4\,
      O(2) => \plusOp_carry__5_n_5\,
      O(1) => \plusOp_carry__5_n_6\,
      O(0) => \plusOp_carry__5_n_7\,
      S(3 downto 0) => sect_cnt(28 downto 25)
    );
\plusOp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__5_n_0\,
      CO(3) => \plusOp_carry__6_n_0\,
      CO(2) => \plusOp_carry__6_n_1\,
      CO(1) => \plusOp_carry__6_n_2\,
      CO(0) => \plusOp_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__6_n_4\,
      O(2) => \plusOp_carry__6_n_5\,
      O(1) => \plusOp_carry__6_n_6\,
      O(0) => \plusOp_carry__6_n_7\,
      S(3 downto 0) => sect_cnt(32 downto 29)
    );
\plusOp_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__6_n_0\,
      CO(3) => \plusOp_carry__7_n_0\,
      CO(2) => \plusOp_carry__7_n_1\,
      CO(1) => \plusOp_carry__7_n_2\,
      CO(0) => \plusOp_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__7_n_4\,
      O(2) => \plusOp_carry__7_n_5\,
      O(1) => \plusOp_carry__7_n_6\,
      O(0) => \plusOp_carry__7_n_7\,
      S(3 downto 0) => sect_cnt(36 downto 33)
    );
\plusOp_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__7_n_0\,
      CO(3) => \plusOp_carry__8_n_0\,
      CO(2) => \plusOp_carry__8_n_1\,
      CO(1) => \plusOp_carry__8_n_2\,
      CO(0) => \plusOp_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__8_n_4\,
      O(2) => \plusOp_carry__8_n_5\,
      O(1) => \plusOp_carry__8_n_6\,
      O(0) => \plusOp_carry__8_n_7\,
      S(3 downto 0) => sect_cnt(40 downto 37)
    );
\plusOp_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__8_n_0\,
      CO(3) => \plusOp_carry__9_n_0\,
      CO(2) => \plusOp_carry__9_n_1\,
      CO(1) => \plusOp_carry__9_n_2\,
      CO(0) => \plusOp_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__9_n_4\,
      O(2) => \plusOp_carry__9_n_5\,
      O(1) => \plusOp_carry__9_n_6\,
      O(0) => \plusOp_carry__9_n_7\,
      S(3 downto 0) => sect_cnt(44 downto 41)
    );
req_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_121,
      Q => req_handling_reg_n_0,
      R => \^sr\(0)
    );
rs_req: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice__parameterized1\
     port map (
      AWREADY_Dummy_1 => AWREADY_Dummy_1,
      D(64 downto 0) => D(64 downto 0),
      E(0) => next_req,
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      Q(19 downto 0) => sect_total(19 downto 0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.len_buf_reg[0]\ => \^could_multi_bursts.sect_handling_reg_0\,
      \could_multi_bursts.len_buf_reg[0]_0\ => \^awvalid_dummy\,
      \could_multi_bursts.sect_handling_reg\(0) => \^ost_ctrl_valid\,
      \data_p1_reg[63]_0\(61) => rs_req_n_58,
      \data_p1_reg[63]_0\(60) => rs_req_n_59,
      \data_p1_reg[63]_0\(59) => rs_req_n_60,
      \data_p1_reg[63]_0\(58) => rs_req_n_61,
      \data_p1_reg[63]_0\(57) => rs_req_n_62,
      \data_p1_reg[63]_0\(56) => rs_req_n_63,
      \data_p1_reg[63]_0\(55) => rs_req_n_64,
      \data_p1_reg[63]_0\(54) => rs_req_n_65,
      \data_p1_reg[63]_0\(53) => rs_req_n_66,
      \data_p1_reg[63]_0\(52) => rs_req_n_67,
      \data_p1_reg[63]_0\(51) => rs_req_n_68,
      \data_p1_reg[63]_0\(50) => rs_req_n_69,
      \data_p1_reg[63]_0\(49) => rs_req_n_70,
      \data_p1_reg[63]_0\(48) => rs_req_n_71,
      \data_p1_reg[63]_0\(47) => rs_req_n_72,
      \data_p1_reg[63]_0\(46) => rs_req_n_73,
      \data_p1_reg[63]_0\(45) => rs_req_n_74,
      \data_p1_reg[63]_0\(44) => rs_req_n_75,
      \data_p1_reg[63]_0\(43) => rs_req_n_76,
      \data_p1_reg[63]_0\(42) => rs_req_n_77,
      \data_p1_reg[63]_0\(41) => rs_req_n_78,
      \data_p1_reg[63]_0\(40) => rs_req_n_79,
      \data_p1_reg[63]_0\(39) => rs_req_n_80,
      \data_p1_reg[63]_0\(38) => rs_req_n_81,
      \data_p1_reg[63]_0\(37) => rs_req_n_82,
      \data_p1_reg[63]_0\(36) => rs_req_n_83,
      \data_p1_reg[63]_0\(35) => rs_req_n_84,
      \data_p1_reg[63]_0\(34) => rs_req_n_85,
      \data_p1_reg[63]_0\(33) => rs_req_n_86,
      \data_p1_reg[63]_0\(32) => rs_req_n_87,
      \data_p1_reg[63]_0\(31) => rs_req_n_88,
      \data_p1_reg[63]_0\(30) => rs_req_n_89,
      \data_p1_reg[63]_0\(29) => rs_req_n_90,
      \data_p1_reg[63]_0\(28) => rs_req_n_91,
      \data_p1_reg[63]_0\(27) => rs_req_n_92,
      \data_p1_reg[63]_0\(26) => rs_req_n_93,
      \data_p1_reg[63]_0\(25) => rs_req_n_94,
      \data_p1_reg[63]_0\(24) => rs_req_n_95,
      \data_p1_reg[63]_0\(23) => rs_req_n_96,
      \data_p1_reg[63]_0\(22) => rs_req_n_97,
      \data_p1_reg[63]_0\(21) => rs_req_n_98,
      \data_p1_reg[63]_0\(20) => rs_req_n_99,
      \data_p1_reg[63]_0\(19) => rs_req_n_100,
      \data_p1_reg[63]_0\(18) => rs_req_n_101,
      \data_p1_reg[63]_0\(17) => rs_req_n_102,
      \data_p1_reg[63]_0\(16) => rs_req_n_103,
      \data_p1_reg[63]_0\(15) => rs_req_n_104,
      \data_p1_reg[63]_0\(14) => rs_req_n_105,
      \data_p1_reg[63]_0\(13) => rs_req_n_106,
      \data_p1_reg[63]_0\(12) => rs_req_n_107,
      \data_p1_reg[63]_0\(11) => rs_req_n_108,
      \data_p1_reg[63]_0\(10) => rs_req_n_109,
      \data_p1_reg[63]_0\(9) => rs_req_n_110,
      \data_p1_reg[63]_0\(8) => rs_req_n_111,
      \data_p1_reg[63]_0\(7) => rs_req_n_112,
      \data_p1_reg[63]_0\(6) => rs_req_n_113,
      \data_p1_reg[63]_0\(5) => rs_req_n_114,
      \data_p1_reg[63]_0\(4) => rs_req_n_115,
      \data_p1_reg[63]_0\(3) => rs_req_n_116,
      \data_p1_reg[63]_0\(2) => rs_req_n_117,
      \data_p1_reg[63]_0\(1) => rs_req_n_118,
      \data_p1_reg[63]_0\(0) => rs_req_n_119,
      \data_p1_reg[81]_0\(19 downto 0) => SHIFT_RIGHT(19 downto 0),
      \data_p1_reg[81]_1\(9) => rs_req_n_143,
      \data_p1_reg[81]_1\(8) => rs_req_n_144,
      \data_p1_reg[81]_1\(7) => rs_req_n_145,
      \data_p1_reg[81]_1\(6) => rs_req_n_146,
      \data_p1_reg[81]_1\(5) => rs_req_n_147,
      \data_p1_reg[81]_1\(4) => rs_req_n_148,
      \data_p1_reg[81]_1\(3) => rs_req_n_149,
      \data_p1_reg[81]_1\(2) => rs_req_n_150,
      \data_p1_reg[81]_1\(1) => rs_req_n_151,
      \data_p1_reg[81]_1\(0) => rs_req_n_152,
      \data_p1_reg[81]_2\(9) => rs_req_n_153,
      \data_p1_reg[81]_2\(8) => rs_req_n_154,
      \data_p1_reg[81]_2\(7) => rs_req_n_155,
      \data_p1_reg[81]_2\(6) => rs_req_n_156,
      \data_p1_reg[81]_2\(5) => rs_req_n_157,
      \data_p1_reg[81]_2\(4) => rs_req_n_158,
      \data_p1_reg[81]_2\(3) => rs_req_n_159,
      \data_p1_reg[81]_2\(2) => rs_req_n_160,
      \data_p1_reg[81]_2\(1) => rs_req_n_161,
      \data_p1_reg[81]_2\(0) => rs_req_n_162,
      \data_p2_reg[81]_0\(0) => E(0),
      if_full_n => if_full_n,
      if_full_n_0 => if_full_n_0,
      last_sect_reg => \last_sect_i_2__1_n_0\,
      ost_resp_ready => ost_resp_ready,
      p_16_in => p_16_in,
      req_handling_reg => last_sect_reg_n_0,
      s_ready_t_reg_0 => s_ready_t_reg,
      s_ready_t_reg_1 => s_ready_t_reg_0,
      \sect_cnt_reg[0]\(0) => sect_cnt(0),
      \sect_cnt_reg[12]\(3) => \plusOp_carry__1_n_4\,
      \sect_cnt_reg[12]\(2) => \plusOp_carry__1_n_5\,
      \sect_cnt_reg[12]\(1) => \plusOp_carry__1_n_6\,
      \sect_cnt_reg[12]\(0) => \plusOp_carry__1_n_7\,
      \sect_cnt_reg[16]\(3) => \plusOp_carry__2_n_4\,
      \sect_cnt_reg[16]\(2) => \plusOp_carry__2_n_5\,
      \sect_cnt_reg[16]\(1) => \plusOp_carry__2_n_6\,
      \sect_cnt_reg[16]\(0) => \plusOp_carry__2_n_7\,
      \sect_cnt_reg[20]\(3) => \plusOp_carry__3_n_4\,
      \sect_cnt_reg[20]\(2) => \plusOp_carry__3_n_5\,
      \sect_cnt_reg[20]\(1) => \plusOp_carry__3_n_6\,
      \sect_cnt_reg[20]\(0) => \plusOp_carry__3_n_7\,
      \sect_cnt_reg[24]\(3) => \plusOp_carry__4_n_4\,
      \sect_cnt_reg[24]\(2) => \plusOp_carry__4_n_5\,
      \sect_cnt_reg[24]\(1) => \plusOp_carry__4_n_6\,
      \sect_cnt_reg[24]\(0) => \plusOp_carry__4_n_7\,
      \sect_cnt_reg[28]\(3) => \plusOp_carry__5_n_4\,
      \sect_cnt_reg[28]\(2) => \plusOp_carry__5_n_5\,
      \sect_cnt_reg[28]\(1) => \plusOp_carry__5_n_6\,
      \sect_cnt_reg[28]\(0) => \plusOp_carry__5_n_7\,
      \sect_cnt_reg[32]\(3) => \plusOp_carry__6_n_4\,
      \sect_cnt_reg[32]\(2) => \plusOp_carry__6_n_5\,
      \sect_cnt_reg[32]\(1) => \plusOp_carry__6_n_6\,
      \sect_cnt_reg[32]\(0) => \plusOp_carry__6_n_7\,
      \sect_cnt_reg[36]\(3) => \plusOp_carry__7_n_4\,
      \sect_cnt_reg[36]\(2) => \plusOp_carry__7_n_5\,
      \sect_cnt_reg[36]\(1) => \plusOp_carry__7_n_6\,
      \sect_cnt_reg[36]\(0) => \plusOp_carry__7_n_7\,
      \sect_cnt_reg[40]\(3) => \plusOp_carry__8_n_4\,
      \sect_cnt_reg[40]\(2) => \plusOp_carry__8_n_5\,
      \sect_cnt_reg[40]\(1) => \plusOp_carry__8_n_6\,
      \sect_cnt_reg[40]\(0) => \plusOp_carry__8_n_7\,
      \sect_cnt_reg[44]\(3) => \plusOp_carry__9_n_4\,
      \sect_cnt_reg[44]\(2) => \plusOp_carry__9_n_5\,
      \sect_cnt_reg[44]\(1) => \plusOp_carry__9_n_6\,
      \sect_cnt_reg[44]\(0) => \plusOp_carry__9_n_7\,
      \sect_cnt_reg[48]\(3) => \plusOp_carry__10_n_4\,
      \sect_cnt_reg[48]\(2) => \plusOp_carry__10_n_5\,
      \sect_cnt_reg[48]\(1) => \plusOp_carry__10_n_6\,
      \sect_cnt_reg[48]\(0) => \plusOp_carry__10_n_7\,
      \sect_cnt_reg[51]\(2) => \plusOp_carry__11_n_5\,
      \sect_cnt_reg[51]\(1) => \plusOp_carry__11_n_6\,
      \sect_cnt_reg[51]\(0) => \plusOp_carry__11_n_7\,
      \sect_cnt_reg[8]\(3) => \plusOp_carry__0_n_4\,
      \sect_cnt_reg[8]\(2) => \plusOp_carry__0_n_5\,
      \sect_cnt_reg[8]\(1) => \plusOp_carry__0_n_6\,
      \sect_cnt_reg[8]\(0) => \plusOp_carry__0_n_7\,
      \sect_total_buf_reg[0]\ => req_handling_reg_n_0,
      \sect_total_buf_reg[0]_0\ => \could_multi_bursts.last_loop_reg_n_0\,
      \single_sect__18\ => \single_sect__18\,
      \state_reg[0]_0\(51) => rs_req_n_6,
      \state_reg[0]_0\(50) => rs_req_n_7,
      \state_reg[0]_0\(49) => rs_req_n_8,
      \state_reg[0]_0\(48) => rs_req_n_9,
      \state_reg[0]_0\(47) => rs_req_n_10,
      \state_reg[0]_0\(46) => rs_req_n_11,
      \state_reg[0]_0\(45) => rs_req_n_12,
      \state_reg[0]_0\(44) => rs_req_n_13,
      \state_reg[0]_0\(43) => rs_req_n_14,
      \state_reg[0]_0\(42) => rs_req_n_15,
      \state_reg[0]_0\(41) => rs_req_n_16,
      \state_reg[0]_0\(40) => rs_req_n_17,
      \state_reg[0]_0\(39) => rs_req_n_18,
      \state_reg[0]_0\(38) => rs_req_n_19,
      \state_reg[0]_0\(37) => rs_req_n_20,
      \state_reg[0]_0\(36) => rs_req_n_21,
      \state_reg[0]_0\(35) => rs_req_n_22,
      \state_reg[0]_0\(34) => rs_req_n_23,
      \state_reg[0]_0\(33) => rs_req_n_24,
      \state_reg[0]_0\(32) => rs_req_n_25,
      \state_reg[0]_0\(31) => rs_req_n_26,
      \state_reg[0]_0\(30) => rs_req_n_27,
      \state_reg[0]_0\(29) => rs_req_n_28,
      \state_reg[0]_0\(28) => rs_req_n_29,
      \state_reg[0]_0\(27) => rs_req_n_30,
      \state_reg[0]_0\(26) => rs_req_n_31,
      \state_reg[0]_0\(25) => rs_req_n_32,
      \state_reg[0]_0\(24) => rs_req_n_33,
      \state_reg[0]_0\(23) => rs_req_n_34,
      \state_reg[0]_0\(22) => rs_req_n_35,
      \state_reg[0]_0\(21) => rs_req_n_36,
      \state_reg[0]_0\(20) => rs_req_n_37,
      \state_reg[0]_0\(19) => rs_req_n_38,
      \state_reg[0]_0\(18) => rs_req_n_39,
      \state_reg[0]_0\(17) => rs_req_n_40,
      \state_reg[0]_0\(16) => rs_req_n_41,
      \state_reg[0]_0\(15) => rs_req_n_42,
      \state_reg[0]_0\(14) => rs_req_n_43,
      \state_reg[0]_0\(13) => rs_req_n_44,
      \state_reg[0]_0\(12) => rs_req_n_45,
      \state_reg[0]_0\(11) => rs_req_n_46,
      \state_reg[0]_0\(10) => rs_req_n_47,
      \state_reg[0]_0\(9) => rs_req_n_48,
      \state_reg[0]_0\(8) => rs_req_n_49,
      \state_reg[0]_0\(7) => rs_req_n_50,
      \state_reg[0]_0\(6) => rs_req_n_51,
      \state_reg[0]_0\(5) => rs_req_n_52,
      \state_reg[0]_0\(4) => rs_req_n_53,
      \state_reg[0]_0\(3) => rs_req_n_54,
      \state_reg[0]_0\(2) => rs_req_n_55,
      \state_reg[0]_0\(1) => rs_req_n_56,
      \state_reg[0]_0\(0) => rs_req_n_57,
      \state_reg[0]_1\(0) => first_sect,
      \state_reg[0]_2\ => rs_req_n_121,
      \state_reg[0]_3\ => rs_req_n_122
    );
\sect_addr_buf[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => p_16_in,
      I2 => ap_rst_n,
      O => \sect_addr_buf[11]_i_1__1_n_0\
    );
\sect_addr_buf[11]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[12]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[13]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[14]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[15]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[16]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[17]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[18]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[19]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(7),
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[20]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[21]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[22]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[23]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[24]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[25]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[26]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[27]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[28]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[29]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(17),
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[30]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[31]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(19),
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[32]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(20),
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[33]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(21),
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[34]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(22),
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[35]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(23),
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[36]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(24),
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[37]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(25),
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[38]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(26),
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[39]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(27),
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[40]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(28),
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[41]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(29),
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[42]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(30),
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[43]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(31),
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[44]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(32),
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[45]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(33),
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[46]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(34),
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[47]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(35),
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[48]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(36),
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[49]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(37),
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[50]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(38),
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[51]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(39),
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[52]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(40),
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[53]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(41),
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[54]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(42),
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[55]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(43),
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[56]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(44),
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[57]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(45),
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[58]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(46),
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[59]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(47),
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[60]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(48),
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[61]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(49),
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[62]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(50),
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[63]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(51),
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(10),
      Q => sect_addr_buf(10),
      R => \sect_addr_buf[11]_i_1__1_n_0\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(11),
      Q => sect_addr_buf(11),
      R => \sect_addr_buf[11]_i_1__1_n_0\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(12),
      Q => sect_addr_buf(12),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(13),
      Q => sect_addr_buf(13),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(14),
      Q => sect_addr_buf(14),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(15),
      Q => sect_addr_buf(15),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(16),
      Q => sect_addr_buf(16),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(17),
      Q => sect_addr_buf(17),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(18),
      Q => sect_addr_buf(18),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(19),
      Q => sect_addr_buf(19),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(20),
      Q => sect_addr_buf(20),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(21),
      Q => sect_addr_buf(21),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(22),
      Q => sect_addr_buf(22),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(23),
      Q => sect_addr_buf(23),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(24),
      Q => sect_addr_buf(24),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(25),
      Q => sect_addr_buf(25),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(26),
      Q => sect_addr_buf(26),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(27),
      Q => sect_addr_buf(27),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(28),
      Q => sect_addr_buf(28),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(29),
      Q => sect_addr_buf(29),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(2),
      Q => sect_addr_buf(2),
      R => \sect_addr_buf[11]_i_1__1_n_0\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(30),
      Q => sect_addr_buf(30),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(31),
      Q => sect_addr_buf(31),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(32),
      Q => sect_addr_buf(32),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(33),
      Q => sect_addr_buf(33),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(34),
      Q => sect_addr_buf(34),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(35),
      Q => sect_addr_buf(35),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(36),
      Q => sect_addr_buf(36),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(37),
      Q => sect_addr_buf(37),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(38),
      Q => sect_addr_buf(38),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(39),
      Q => sect_addr_buf(39),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(3),
      Q => sect_addr_buf(3),
      R => \sect_addr_buf[11]_i_1__1_n_0\
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(40),
      Q => sect_addr_buf(40),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(41),
      Q => sect_addr_buf(41),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(42),
      Q => sect_addr_buf(42),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(43),
      Q => sect_addr_buf(43),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(44),
      Q => sect_addr_buf(44),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(45),
      Q => sect_addr_buf(45),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(46),
      Q => sect_addr_buf(46),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(47),
      Q => sect_addr_buf(47),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(48),
      Q => sect_addr_buf(48),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(49),
      Q => sect_addr_buf(49),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(4),
      Q => sect_addr_buf(4),
      R => \sect_addr_buf[11]_i_1__1_n_0\
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(50),
      Q => sect_addr_buf(50),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(51),
      Q => sect_addr_buf(51),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(52),
      Q => sect_addr_buf(52),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(53),
      Q => sect_addr_buf(53),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(54),
      Q => sect_addr_buf(54),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(55),
      Q => sect_addr_buf(55),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(56),
      Q => sect_addr_buf(56),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(57),
      Q => sect_addr_buf(57),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(58),
      Q => sect_addr_buf(58),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(59),
      Q => sect_addr_buf(59),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(5),
      Q => sect_addr_buf(5),
      R => \sect_addr_buf[11]_i_1__1_n_0\
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(60),
      Q => sect_addr_buf(60),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(61),
      Q => sect_addr_buf(61),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(62),
      Q => sect_addr_buf(62),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(63),
      Q => sect_addr_buf(63),
      R => \^sr\(0)
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(6),
      Q => sect_addr_buf(6),
      R => \sect_addr_buf[11]_i_1__1_n_0\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(7),
      Q => sect_addr_buf(7),
      R => \sect_addr_buf[11]_i_1__1_n_0\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(8),
      Q => sect_addr_buf(8),
      R => \sect_addr_buf[11]_i_1__1_n_0\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(9),
      Q => sect_addr_buf(9),
      R => \sect_addr_buf[11]_i_1__1_n_0\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_57,
      Q => sect_cnt(0),
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_47,
      Q => sect_cnt(10),
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_46,
      Q => sect_cnt(11),
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_45,
      Q => sect_cnt(12),
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_44,
      Q => sect_cnt(13),
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_43,
      Q => sect_cnt(14),
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_42,
      Q => sect_cnt(15),
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_41,
      Q => sect_cnt(16),
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_40,
      Q => sect_cnt(17),
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_39,
      Q => sect_cnt(18),
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_38,
      Q => sect_cnt(19),
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_56,
      Q => sect_cnt(1),
      R => \^sr\(0)
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_37,
      Q => sect_cnt(20),
      R => \^sr\(0)
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_36,
      Q => sect_cnt(21),
      R => \^sr\(0)
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_35,
      Q => sect_cnt(22),
      R => \^sr\(0)
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_34,
      Q => sect_cnt(23),
      R => \^sr\(0)
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_33,
      Q => sect_cnt(24),
      R => \^sr\(0)
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_32,
      Q => sect_cnt(25),
      R => \^sr\(0)
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_31,
      Q => sect_cnt(26),
      R => \^sr\(0)
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_30,
      Q => sect_cnt(27),
      R => \^sr\(0)
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_29,
      Q => sect_cnt(28),
      R => \^sr\(0)
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_28,
      Q => sect_cnt(29),
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_55,
      Q => sect_cnt(2),
      R => \^sr\(0)
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_27,
      Q => sect_cnt(30),
      R => \^sr\(0)
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_26,
      Q => sect_cnt(31),
      R => \^sr\(0)
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_25,
      Q => sect_cnt(32),
      R => \^sr\(0)
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_24,
      Q => sect_cnt(33),
      R => \^sr\(0)
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_23,
      Q => sect_cnt(34),
      R => \^sr\(0)
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_22,
      Q => sect_cnt(35),
      R => \^sr\(0)
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_21,
      Q => sect_cnt(36),
      R => \^sr\(0)
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_20,
      Q => sect_cnt(37),
      R => \^sr\(0)
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_19,
      Q => sect_cnt(38),
      R => \^sr\(0)
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_18,
      Q => sect_cnt(39),
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_54,
      Q => sect_cnt(3),
      R => \^sr\(0)
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_17,
      Q => sect_cnt(40),
      R => \^sr\(0)
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_16,
      Q => sect_cnt(41),
      R => \^sr\(0)
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_15,
      Q => sect_cnt(42),
      R => \^sr\(0)
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_14,
      Q => sect_cnt(43),
      R => \^sr\(0)
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_13,
      Q => sect_cnt(44),
      R => \^sr\(0)
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_12,
      Q => sect_cnt(45),
      R => \^sr\(0)
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_11,
      Q => sect_cnt(46),
      R => \^sr\(0)
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_10,
      Q => sect_cnt(47),
      R => \^sr\(0)
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_9,
      Q => sect_cnt(48),
      R => \^sr\(0)
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_8,
      Q => sect_cnt(49),
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_53,
      Q => sect_cnt(4),
      R => \^sr\(0)
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_7,
      Q => sect_cnt(50),
      R => \^sr\(0)
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_6,
      Q => sect_cnt(51),
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_52,
      Q => sect_cnt(5),
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_51,
      Q => sect_cnt(6),
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_50,
      Q => sect_cnt(7),
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_49,
      Q => sect_cnt(8),
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_48,
      Q => sect_cnt(9),
      R => \^sr\(0)
    );
\sect_len_buf[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(0),
      I1 => \single_sect__18\,
      I2 => end_from_4k(0),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(0),
      O => \sect_len_buf[0]_i_1__1_n_0\
    );
\sect_len_buf[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(1),
      I1 => \single_sect__18\,
      I2 => end_from_4k(1),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(1),
      O => \sect_len_buf[1]_i_1__1_n_0\
    );
\sect_len_buf[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(2),
      I1 => \single_sect__18\,
      I2 => end_from_4k(2),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(2),
      O => \sect_len_buf[2]_i_1__1_n_0\
    );
\sect_len_buf[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(3),
      I1 => \single_sect__18\,
      I2 => end_from_4k(3),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(3),
      O => \sect_len_buf[3]_i_2__1_n_0\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_len_buf[0]_i_1__1_n_0\,
      Q => \sect_len_buf_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_len_buf[1]_i_1__1_n_0\,
      Q => \sect_len_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_len_buf[2]_i_1__1_n_0\,
      Q => \sect_len_buf_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_len_buf[3]_i_2__1_n_0\,
      Q => \sect_len_buf_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\sect_total_buf[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(3),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(3),
      O => \sect_total_buf[0]_i_2__1_n_0\
    );
\sect_total_buf[0]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(2),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(2),
      O => \sect_total_buf[0]_i_3__1_n_0\
    );
\sect_total_buf[0]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(1),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(1),
      O => \sect_total_buf[0]_i_4__1_n_0\
    );
\sect_total_buf[0]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(0),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(0),
      O => \sect_total_buf[0]_i_5__1_n_0\
    );
\sect_total_buf[12]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(15),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(15),
      O => \sect_total_buf[12]_i_2__1_n_0\
    );
\sect_total_buf[12]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(14),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(14),
      O => \sect_total_buf[12]_i_3__1_n_0\
    );
\sect_total_buf[12]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(13),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(13),
      O => \sect_total_buf[12]_i_4__1_n_0\
    );
\sect_total_buf[12]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(12),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(12),
      O => \sect_total_buf[12]_i_5__1_n_0\
    );
\sect_total_buf[16]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(19),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(19),
      O => \sect_total_buf[16]_i_2__1_n_0\
    );
\sect_total_buf[16]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(18),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(18),
      O => \sect_total_buf[16]_i_3__1_n_0\
    );
\sect_total_buf[16]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(17),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(17),
      O => \sect_total_buf[16]_i_4__1_n_0\
    );
\sect_total_buf[16]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(16),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(16),
      O => \sect_total_buf[16]_i_5__1_n_0\
    );
\sect_total_buf[4]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(7),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(7),
      O => \sect_total_buf[4]_i_2__1_n_0\
    );
\sect_total_buf[4]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(6),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(6),
      O => \sect_total_buf[4]_i_3__1_n_0\
    );
\sect_total_buf[4]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(5),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(5),
      O => \sect_total_buf[4]_i_4__1_n_0\
    );
\sect_total_buf[4]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(4),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(4),
      O => \sect_total_buf[4]_i_5__1_n_0\
    );
\sect_total_buf[8]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(11),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(11),
      O => \sect_total_buf[8]_i_2__1_n_0\
    );
\sect_total_buf[8]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(10),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(10),
      O => \sect_total_buf[8]_i_3__1_n_0\
    );
\sect_total_buf[8]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(9),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(9),
      O => \sect_total_buf[8]_i_4__1_n_0\
    );
\sect_total_buf[8]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(8),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(8),
      O => \sect_total_buf[8]_i_5__1_n_0\
    );
\sect_total_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[0]_i_1__1_n_7\,
      Q => sect_total_buf_reg(0),
      R => \^sr\(0)
    );
\sect_total_buf_reg[0]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_total_buf_reg[0]_i_1__1_n_0\,
      CO(2) => \sect_total_buf_reg[0]_i_1__1_n_1\,
      CO(1) => \sect_total_buf_reg[0]_i_1__1_n_2\,
      CO(0) => \sect_total_buf_reg[0]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[0]_i_1__1_n_4\,
      O(2) => \sect_total_buf_reg[0]_i_1__1_n_5\,
      O(1) => \sect_total_buf_reg[0]_i_1__1_n_6\,
      O(0) => \sect_total_buf_reg[0]_i_1__1_n_7\,
      S(3) => \sect_total_buf[0]_i_2__1_n_0\,
      S(2) => \sect_total_buf[0]_i_3__1_n_0\,
      S(1) => \sect_total_buf[0]_i_4__1_n_0\,
      S(0) => \sect_total_buf[0]_i_5__1_n_0\
    );
\sect_total_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[8]_i_1__1_n_5\,
      Q => sect_total_buf_reg(10),
      R => \^sr\(0)
    );
\sect_total_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[8]_i_1__1_n_4\,
      Q => sect_total_buf_reg(11),
      R => \^sr\(0)
    );
\sect_total_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[12]_i_1__1_n_7\,
      Q => sect_total_buf_reg(12),
      R => \^sr\(0)
    );
\sect_total_buf_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[8]_i_1__1_n_0\,
      CO(3) => \sect_total_buf_reg[12]_i_1__1_n_0\,
      CO(2) => \sect_total_buf_reg[12]_i_1__1_n_1\,
      CO(1) => \sect_total_buf_reg[12]_i_1__1_n_2\,
      CO(0) => \sect_total_buf_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[12]_i_1__1_n_4\,
      O(2) => \sect_total_buf_reg[12]_i_1__1_n_5\,
      O(1) => \sect_total_buf_reg[12]_i_1__1_n_6\,
      O(0) => \sect_total_buf_reg[12]_i_1__1_n_7\,
      S(3) => \sect_total_buf[12]_i_2__1_n_0\,
      S(2) => \sect_total_buf[12]_i_3__1_n_0\,
      S(1) => \sect_total_buf[12]_i_4__1_n_0\,
      S(0) => \sect_total_buf[12]_i_5__1_n_0\
    );
\sect_total_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[12]_i_1__1_n_6\,
      Q => sect_total_buf_reg(13),
      R => \^sr\(0)
    );
\sect_total_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[12]_i_1__1_n_5\,
      Q => sect_total_buf_reg(14),
      R => \^sr\(0)
    );
\sect_total_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[12]_i_1__1_n_4\,
      Q => sect_total_buf_reg(15),
      R => \^sr\(0)
    );
\sect_total_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[16]_i_1__1_n_7\,
      Q => sect_total_buf_reg(16),
      R => \^sr\(0)
    );
\sect_total_buf_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[12]_i_1__1_n_0\,
      CO(3) => \NLW_sect_total_buf_reg[16]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \sect_total_buf_reg[16]_i_1__1_n_1\,
      CO(1) => \sect_total_buf_reg[16]_i_1__1_n_2\,
      CO(0) => \sect_total_buf_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \sect_total_buf_reg[16]_i_1__1_n_4\,
      O(2) => \sect_total_buf_reg[16]_i_1__1_n_5\,
      O(1) => \sect_total_buf_reg[16]_i_1__1_n_6\,
      O(0) => \sect_total_buf_reg[16]_i_1__1_n_7\,
      S(3) => \sect_total_buf[16]_i_2__1_n_0\,
      S(2) => \sect_total_buf[16]_i_3__1_n_0\,
      S(1) => \sect_total_buf[16]_i_4__1_n_0\,
      S(0) => \sect_total_buf[16]_i_5__1_n_0\
    );
\sect_total_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[16]_i_1__1_n_6\,
      Q => sect_total_buf_reg(17),
      R => \^sr\(0)
    );
\sect_total_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[16]_i_1__1_n_5\,
      Q => sect_total_buf_reg(18),
      R => \^sr\(0)
    );
\sect_total_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[16]_i_1__1_n_4\,
      Q => sect_total_buf_reg(19),
      R => \^sr\(0)
    );
\sect_total_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[0]_i_1__1_n_6\,
      Q => sect_total_buf_reg(1),
      R => \^sr\(0)
    );
\sect_total_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[0]_i_1__1_n_5\,
      Q => sect_total_buf_reg(2),
      R => \^sr\(0)
    );
\sect_total_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[0]_i_1__1_n_4\,
      Q => sect_total_buf_reg(3),
      R => \^sr\(0)
    );
\sect_total_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[4]_i_1__1_n_7\,
      Q => sect_total_buf_reg(4),
      R => \^sr\(0)
    );
\sect_total_buf_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[0]_i_1__1_n_0\,
      CO(3) => \sect_total_buf_reg[4]_i_1__1_n_0\,
      CO(2) => \sect_total_buf_reg[4]_i_1__1_n_1\,
      CO(1) => \sect_total_buf_reg[4]_i_1__1_n_2\,
      CO(0) => \sect_total_buf_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[4]_i_1__1_n_4\,
      O(2) => \sect_total_buf_reg[4]_i_1__1_n_5\,
      O(1) => \sect_total_buf_reg[4]_i_1__1_n_6\,
      O(0) => \sect_total_buf_reg[4]_i_1__1_n_7\,
      S(3) => \sect_total_buf[4]_i_2__1_n_0\,
      S(2) => \sect_total_buf[4]_i_3__1_n_0\,
      S(1) => \sect_total_buf[4]_i_4__1_n_0\,
      S(0) => \sect_total_buf[4]_i_5__1_n_0\
    );
\sect_total_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[4]_i_1__1_n_6\,
      Q => sect_total_buf_reg(5),
      R => \^sr\(0)
    );
\sect_total_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[4]_i_1__1_n_5\,
      Q => sect_total_buf_reg(6),
      R => \^sr\(0)
    );
\sect_total_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[4]_i_1__1_n_4\,
      Q => sect_total_buf_reg(7),
      R => \^sr\(0)
    );
\sect_total_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[8]_i_1__1_n_7\,
      Q => sect_total_buf_reg(8),
      R => \^sr\(0)
    );
\sect_total_buf_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[4]_i_1__1_n_0\,
      CO(3) => \sect_total_buf_reg[8]_i_1__1_n_0\,
      CO(2) => \sect_total_buf_reg[8]_i_1__1_n_1\,
      CO(1) => \sect_total_buf_reg[8]_i_1__1_n_2\,
      CO(0) => \sect_total_buf_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[8]_i_1__1_n_4\,
      O(2) => \sect_total_buf_reg[8]_i_1__1_n_5\,
      O(1) => \sect_total_buf_reg[8]_i_1__1_n_6\,
      O(0) => \sect_total_buf_reg[8]_i_1__1_n_7\,
      S(3) => \sect_total_buf[8]_i_2__1_n_0\,
      S(2) => \sect_total_buf[8]_i_3__1_n_0\,
      S(1) => \sect_total_buf[8]_i_4__1_n_0\,
      S(0) => \sect_total_buf[8]_i_5__1_n_0\
    );
\sect_total_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[8]_i_1__1_n_6\,
      Q => sect_total_buf_reg(9),
      R => \^sr\(0)
    );
\sect_total_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(0),
      Q => sect_total(0),
      R => \^sr\(0)
    );
\sect_total_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(10),
      Q => sect_total(10),
      R => \^sr\(0)
    );
\sect_total_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(11),
      Q => sect_total(11),
      R => \^sr\(0)
    );
\sect_total_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(12),
      Q => sect_total(12),
      R => \^sr\(0)
    );
\sect_total_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(13),
      Q => sect_total(13),
      R => \^sr\(0)
    );
\sect_total_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(14),
      Q => sect_total(14),
      R => \^sr\(0)
    );
\sect_total_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(15),
      Q => sect_total(15),
      R => \^sr\(0)
    );
\sect_total_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(16),
      Q => sect_total(16),
      R => \^sr\(0)
    );
\sect_total_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(17),
      Q => sect_total(17),
      R => \^sr\(0)
    );
\sect_total_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(18),
      Q => sect_total(18),
      R => \^sr\(0)
    );
\sect_total_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(19),
      Q => sect_total(19),
      R => \^sr\(0)
    );
\sect_total_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(1),
      Q => sect_total(1),
      R => \^sr\(0)
    );
\sect_total_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(2),
      Q => sect_total(2),
      R => \^sr\(0)
    );
\sect_total_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(3),
      Q => sect_total(3),
      R => \^sr\(0)
    );
\sect_total_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(4),
      Q => sect_total(4),
      R => \^sr\(0)
    );
\sect_total_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(5),
      Q => sect_total(5),
      R => \^sr\(0)
    );
\sect_total_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(6),
      Q => sect_total(6),
      R => \^sr\(0)
    );
\sect_total_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(7),
      Q => sect_total(7),
      R => \^sr\(0)
    );
\sect_total_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(8),
      Q => sect_total(8),
      R => \^sr\(0)
    );
\sect_total_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(9),
      Q => sect_total(9),
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_111,
      Q => \start_addr_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_110,
      Q => \start_addr_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_109,
      Q => \start_addr_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_108,
      Q => \start_addr_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_107,
      Q => \start_addr_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_106,
      Q => \start_addr_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_105,
      Q => \start_addr_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_104,
      Q => \start_addr_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_103,
      Q => \start_addr_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_102,
      Q => \start_addr_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_101,
      Q => \start_addr_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_100,
      Q => \start_addr_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_99,
      Q => \start_addr_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_98,
      Q => \start_addr_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_97,
      Q => \start_addr_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_96,
      Q => \start_addr_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_95,
      Q => \start_addr_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_94,
      Q => \start_addr_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_93,
      Q => \start_addr_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_92,
      Q => \start_addr_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_119,
      Q => \start_addr_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_91,
      Q => \start_addr_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_90,
      Q => \start_addr_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_89,
      Q => \start_addr_reg_n_0_[32]\,
      R => \^sr\(0)
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_88,
      Q => \start_addr_reg_n_0_[33]\,
      R => \^sr\(0)
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_87,
      Q => \start_addr_reg_n_0_[34]\,
      R => \^sr\(0)
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_86,
      Q => \start_addr_reg_n_0_[35]\,
      R => \^sr\(0)
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_85,
      Q => \start_addr_reg_n_0_[36]\,
      R => \^sr\(0)
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_84,
      Q => \start_addr_reg_n_0_[37]\,
      R => \^sr\(0)
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_83,
      Q => \start_addr_reg_n_0_[38]\,
      R => \^sr\(0)
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_82,
      Q => \start_addr_reg_n_0_[39]\,
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_118,
      Q => \start_addr_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_81,
      Q => \start_addr_reg_n_0_[40]\,
      R => \^sr\(0)
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_80,
      Q => \start_addr_reg_n_0_[41]\,
      R => \^sr\(0)
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_79,
      Q => \start_addr_reg_n_0_[42]\,
      R => \^sr\(0)
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_78,
      Q => \start_addr_reg_n_0_[43]\,
      R => \^sr\(0)
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_77,
      Q => \start_addr_reg_n_0_[44]\,
      R => \^sr\(0)
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_76,
      Q => \start_addr_reg_n_0_[45]\,
      R => \^sr\(0)
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_75,
      Q => \start_addr_reg_n_0_[46]\,
      R => \^sr\(0)
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_74,
      Q => \start_addr_reg_n_0_[47]\,
      R => \^sr\(0)
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_73,
      Q => \start_addr_reg_n_0_[48]\,
      R => \^sr\(0)
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_72,
      Q => \start_addr_reg_n_0_[49]\,
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_117,
      Q => \start_addr_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_71,
      Q => \start_addr_reg_n_0_[50]\,
      R => \^sr\(0)
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_70,
      Q => \start_addr_reg_n_0_[51]\,
      R => \^sr\(0)
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_69,
      Q => \start_addr_reg_n_0_[52]\,
      R => \^sr\(0)
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_68,
      Q => \start_addr_reg_n_0_[53]\,
      R => \^sr\(0)
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_67,
      Q => \start_addr_reg_n_0_[54]\,
      R => \^sr\(0)
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_66,
      Q => \start_addr_reg_n_0_[55]\,
      R => \^sr\(0)
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_65,
      Q => \start_addr_reg_n_0_[56]\,
      R => \^sr\(0)
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_64,
      Q => \start_addr_reg_n_0_[57]\,
      R => \^sr\(0)
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_63,
      Q => \start_addr_reg_n_0_[58]\,
      R => \^sr\(0)
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_62,
      Q => \start_addr_reg_n_0_[59]\,
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_116,
      Q => \start_addr_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_61,
      Q => \start_addr_reg_n_0_[60]\,
      R => \^sr\(0)
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_60,
      Q => \start_addr_reg_n_0_[61]\,
      R => \^sr\(0)
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_59,
      Q => \start_addr_reg_n_0_[62]\,
      R => \^sr\(0)
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_58,
      Q => \start_addr_reg_n_0_[63]\,
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_115,
      Q => \start_addr_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_114,
      Q => \start_addr_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_113,
      Q => \start_addr_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_112,
      Q => \start_addr_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\start_to_4k[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_119,
      O => start_to_4k0(0)
    );
\start_to_4k[1]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_118,
      O => start_to_4k0(1)
    );
\start_to_4k[2]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_117,
      O => start_to_4k0(2)
    );
\start_to_4k[3]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_116,
      O => start_to_4k0(3)
    );
\start_to_4k[4]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_115,
      O => start_to_4k0(4)
    );
\start_to_4k[5]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_114,
      O => start_to_4k0(5)
    );
\start_to_4k[6]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_113,
      O => start_to_4k0(6)
    );
\start_to_4k[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_112,
      O => start_to_4k0(7)
    );
\start_to_4k[8]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_111,
      O => start_to_4k0(8)
    );
\start_to_4k[9]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_110,
      O => start_to_4k0(9)
    );
\start_to_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(0),
      Q => start_to_4k(0),
      R => \^sr\(0)
    );
\start_to_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(1),
      Q => start_to_4k(1),
      R => \^sr\(0)
    );
\start_to_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(2),
      Q => start_to_4k(2),
      R => \^sr\(0)
    );
\start_to_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(3),
      Q => start_to_4k(3),
      R => \^sr\(0)
    );
\start_to_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(4),
      Q => start_to_4k(4),
      R => \^sr\(0)
    );
\start_to_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(5),
      Q => start_to_4k(5),
      R => \^sr\(0)
    );
\start_to_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(6),
      Q => start_to_4k(6),
      R => \^sr\(0)
    );
\start_to_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(7),
      Q => start_to_4k(7),
      R => \^sr\(0)
    );
\start_to_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(8),
      Q => start_to_4k(8),
      R => \^sr\(0)
    );
\start_to_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(9),
      Q => start_to_4k(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo is
  port (
    gmem2_AWREADY : out STD_LOGIC;
    if_empty_n_0 : out STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \fifo_depth_gt1_gen.full_n_reg_2\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_loop_init_int_reg : in STD_LOGIC;
    we_1 : in STD_LOGIC;
    wrsp_ready : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    tmp_valid_reg_0 : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 62 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo is
  signal \dout_vld_i_1__14_n_0\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.full_n_reg_1\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal full_n0_in : STD_LOGIC;
  signal \^gmem2_awready\ : STD_LOGIC;
  signal \^if_empty_n_0\ : STD_LOGIC;
  signal raddr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.empty_n_i_1__15\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__19\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[1]_i_1__21\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_2__2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[0]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[1]_i_1__0\ : label is "soft_lutpair259";
begin
  \fifo_depth_gt1_gen.full_n_reg_1\ <= \^fifo_depth_gt1_gen.full_n_reg_1\;
  gmem2_AWREADY <= \^gmem2_awready\;
  if_empty_n_0 <= \^if_empty_n_0\;
\ap_CS_fsm[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gmem2_awready\,
      I1 => ap_loop_init_int_reg,
      O => \fifo_depth_gt1_gen.full_n_reg_0\
    );
\dout_vld_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAAAFFFFAAAA"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => AWREADY_Dummy,
      I2 => tmp_valid_reg_0,
      I3 => tmp_valid_reg,
      I4 => \^if_empty_n_0\,
      I5 => wrsp_ready,
      O => \dout_vld_i_1__14_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__14_n_0\,
      Q => \^if_empty_n_0\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.empty_n_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4FF"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.full_n_reg_1\,
      I1 => we_1,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => empty_n
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => empty_n,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.full_n_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66626666"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.full_n_reg_1\,
      I1 => we_1,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      O => full_n0_in
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => full_n0_in,
      Q => \^gmem2_awready\,
      S => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__19_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => we_1,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_1\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__21_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE7E1181"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => we_1,
      I3 => \^fifo_depth_gt1_gen.full_n_reg_1\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.mOutPtr[2]_i_2__2_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__19_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__21_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \fifo_depth_gt1_gen.mOutPtr[2]_i_2__2_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\fifo_srl_gen.U_ffo_srl\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(0) => D(0),
      E(0) => \^fifo_depth_gt1_gen.full_n_reg_1\,
      Q(63 downto 0) => Q(63 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \fifo_depth_gt1_gen.dout_reg[65]_0\ => \^if_empty_n_0\,
      \fifo_depth_gt1_gen.dout_reg[65]_1\ => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      \fifo_depth_gt1_gen.full_n_reg\ => \fifo_depth_gt1_gen.full_n_reg_2\,
      \in\(62 downto 0) => \in\(62 downto 0),
      raddr(1 downto 0) => raddr(1 downto 0),
      tmp_valid_reg => tmp_valid_reg,
      tmp_valid_reg_0 => tmp_valid_reg_0,
      we_1 => we_1,
      wrsp_ready => wrsp_ready
    );
\fifo_srl_gen.raddr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C7C73808"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => we_1,
      I2 => \^fifo_depth_gt1_gen.full_n_reg_1\,
      I3 => raddr(1),
      I4 => raddr(0),
      O => \fifo_srl_gen.raddr[0]_i_1__0_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A68AAA8A"
    )
        port map (
      I0 => raddr(1),
      I1 => raddr(0),
      I2 => \^fifo_depth_gt1_gen.full_n_reg_1\,
      I3 => we_1,
      I4 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      O => \fifo_srl_gen.raddr[1]_i_1__0_n_0\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \fifo_srl_gen.raddr[0]_i_1__0_n_0\,
      Q => raddr(0),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \fifo_srl_gen.raddr[1]_i_1__0_n_0\,
      Q => raddr(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized10\ is
  port (
    \fifo_depth_gt1_gen.dout_reg[0]\ : out STD_LOGIC;
    wrsp_ready : out STD_LOGIC;
    wrsp_valid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : out STD_LOGIC;
    we : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    last_resp : in STD_LOGIC;
    \fifo_depth_gt1_gen.empty_n_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.empty_n_reg_1\ : in STD_LOGIC;
    re : in STD_LOGIC;
    if_empty_n_0 : in STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_1\ : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    need_wrsp : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized10\ : entity is "Pooling_gmem2_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized10\ is
  signal empty_n : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.full_n_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \fifo_srl_gen.U_ffo_srl_n_10\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_11\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_12\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_14\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_3\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_4\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_9\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr1__1\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^wrsp_ready\ : STD_LOGIC;
  signal \^wrsp_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[0]_i_1__8\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[3]_i_3__8\ : label is "soft_lutpair263";
begin
  \fifo_depth_gt1_gen.full_n_reg_0\(0) <= \^fifo_depth_gt1_gen.full_n_reg_0\(0);
  wrsp_ready <= \^wrsp_ready\;
  wrsp_valid <= \^wrsp_valid\;
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \fifo_srl_gen.U_ffo_srl_n_14\,
      Q => \^wrsp_valid\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_srl_gen.U_ffo_srl_n_4\,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_srl_gen.U_ffo_srl_n_3\,
      Q => \^wrsp_ready\,
      S => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__13_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__13_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => p_0_in(1),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => p_0_in(2),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => p_0_in(3),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(3),
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => p_0_in(4),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(4),
      R => SR(0)
    );
\fifo_srl_gen.U_ffo_srl\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized5\
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(3 downto 0) => p_0_in(4 downto 1),
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      dout_vld_reg => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      \fifo_depth_gt1_gen.dout_reg[0]_0\ => \fifo_depth_gt1_gen.dout_reg[0]\,
      \fifo_depth_gt1_gen.dout_reg[0]_1\(3 downto 0) => \fifo_srl_gen.raddr_reg\(3 downto 0),
      \fifo_depth_gt1_gen.dout_reg[0]_2\ => \^wrsp_valid\,
      \fifo_depth_gt1_gen.empty_n_reg\(0) => \fifo_srl_gen.U_ffo_srl_n_12\,
      \fifo_depth_gt1_gen.empty_n_reg_0\ => \fifo_srl_gen.U_ffo_srl_n_14\,
      \fifo_depth_gt1_gen.empty_n_reg_1\(0) => \fifo_depth_gt1_gen.empty_n_reg_0\(0),
      \fifo_depth_gt1_gen.empty_n_reg_2\ => \fifo_depth_gt1_gen.empty_n_reg_1\,
      \fifo_depth_gt1_gen.empty_n_reg_3\(4 downto 0) => \fifo_depth_gt1_gen.mOutPtr_reg\(4 downto 0),
      \fifo_depth_gt1_gen.full_n_reg\(0) => empty_n,
      \fifo_depth_gt1_gen.full_n_reg_0\ => \fifo_srl_gen.U_ffo_srl_n_3\,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]\ => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ => \fifo_depth_gt1_gen.mOutPtr_reg[0]_1\,
      \fifo_depth_gt1_gen.mOutPtr_reg[1]\ => \fifo_srl_gen.U_ffo_srl_n_4\,
      \fifo_srl_gen.raddr1__1\ => \fifo_srl_gen.raddr1__1\,
      \fifo_srl_gen.raddr_reg[0]\ => \^wrsp_ready\,
      \fifo_srl_gen.raddr_reg[0]_0\(0) => \^fifo_depth_gt1_gen.full_n_reg_0\(0),
      \fifo_srl_gen.raddr_reg[1]\(2) => \fifo_srl_gen.U_ffo_srl_n_9\,
      \fifo_srl_gen.raddr_reg[1]\(1) => \fifo_srl_gen.U_ffo_srl_n_10\,
      \fifo_srl_gen.raddr_reg[1]\(0) => \fifo_srl_gen.U_ffo_srl_n_11\,
      if_empty_n_0 => if_empty_n_0,
      last_resp => last_resp,
      need_wrsp => need_wrsp,
      p_2_in => p_2_in,
      re => re,
      we => we
    );
\fifo_srl_gen.raddr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[0]_i_1__8_n_0\
    );
\fifo_srl_gen.raddr[3]_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      I1 => \fifo_srl_gen.raddr_reg\(1),
      I2 => \fifo_srl_gen.raddr_reg\(3),
      I3 => \fifo_srl_gen.raddr_reg\(2),
      O => \fifo_srl_gen.raddr1__1\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_12\,
      D => \fifo_srl_gen.raddr[0]_i_1__8_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(0),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_12\,
      D => \fifo_srl_gen.U_ffo_srl_n_11\,
      Q => \fifo_srl_gen.raddr_reg\(1),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_12\,
      D => \fifo_srl_gen.U_ffo_srl_n_10\,
      Q => \fifo_srl_gen.raddr_reg\(2),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_12\,
      D => \fifo_srl_gen.U_ffo_srl_n_9\,
      Q => \fifo_srl_gen.raddr_reg\(3),
      R => SR(0)
    );
\tmp_addr[63]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080808"
    )
        port map (
      I0 => \^wrsp_ready\,
      I1 => if_empty_n_0,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_1\,
      I4 => AWREADY_Dummy,
      O => \^fifo_depth_gt1_gen.full_n_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized10_6\ is
  port (
    last_resp : out STD_LOGIC;
    ost_resp_ready : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    sel : in STD_LOGIC;
    ost_ctrl_info : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : in STD_LOGIC;
    ost_ctrl_valid : in STD_LOGIC;
    wrsp_type : in STD_LOGIC;
    ursp_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized10_6\ : entity is "Pooling_gmem2_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized10_6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized10_6\ is
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_2__7_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2__11_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \fifo_srl_gen.U_ffo_srl_n_1\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_2\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_3\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr1__5\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_2__10_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ost_resp_ready\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \pop__1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__14\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[1]_i_1__14\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_1__19\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[3]_i_1__15\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[0]_i_1__12\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[1]_i_1__10\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[2]_i_1__10\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[3]_i_3__12\ : label is "soft_lutpair194";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  ost_resp_ready <= \^ost_resp_ready\;
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \fifo_srl_gen.U_ffo_srl_n_3\,
      Q => \^dout_vld_reg_0\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.empty_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDDA222A222A222"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => \^dout_vld_reg_0\,
      I2 => Q(0),
      I3 => p_2_in,
      I4 => ost_ctrl_valid,
      I5 => \^ost_resp_ready\,
      O => empty_n
    );
\fifo_depth_gt1_gen.empty_n_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg\(3),
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      I4 => \pop__1\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg\(4),
      O => \fifo_depth_gt1_gen.empty_n_i_2__7_n_0\
    );
\fifo_depth_gt1_gen.empty_n_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808880888088808"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => \^ost_resp_ready\,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => \^dout_vld_reg_0\,
      I4 => Q(0),
      I5 => p_2_in,
      O => \pop__1\
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.empty_n_i_2__7_n_0\,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.full_n_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      I1 => \pop__1\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg\(3),
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg\(4),
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      O => \fifo_depth_gt1_gen.full_n_i_2__11_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_srl_gen.U_ffo_srl_n_1\,
      Q => \^ost_resp_ready\,
      S => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__14_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \pop__1\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      O => \p_0_in__0\(1)
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      I2 => \pop__1\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      O => \p_0_in__0\(2)
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      I3 => \pop__1\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg\(3),
      O => \p_0_in__0\(3)
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg\(3),
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      I4 => \pop__1\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg\(4),
      O => \p_0_in__0\(4)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__14_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \p_0_in__0\(1),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \p_0_in__0\(2),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \p_0_in__0\(3),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(3),
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \p_0_in__0\(4),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(4),
      R => SR(0)
    );
\fifo_srl_gen.U_ffo_srl\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized5_7\
     port map (
      E(0) => \fifo_srl_gen.U_ffo_srl_n_2\,
      Q(3 downto 0) => \fifo_srl_gen.raddr_reg\(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      dout_vld_reg => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      dout_vld_reg_0(0) => Q(0),
      dout_vld_reg_1 => \^dout_vld_reg_0\,
      \fifo_depth_gt1_gen.empty_n_reg\ => \fifo_srl_gen.U_ffo_srl_n_3\,
      \fifo_depth_gt1_gen.full_n_reg\ => \fifo_srl_gen.U_ffo_srl_n_1\,
      \fifo_depth_gt1_gen.full_n_reg_0\ => \fifo_depth_gt1_gen.full_n_i_2__11_n_0\,
      \fifo_srl_gen.raddr1__5\ => \fifo_srl_gen.raddr1__5\,
      \fifo_srl_gen.raddr_reg[0]\ => \^ost_resp_ready\,
      last_resp => last_resp,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_valid => ost_ctrl_valid,
      sel => sel,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
\fifo_srl_gen.raddr[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[0]_i_1__12_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => \pop__1\,
      I3 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[1]_i_1__10_n_0\
    );
\fifo_srl_gen.raddr[2]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80F807"
    )
        port map (
      I0 => \pop__1\,
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => \fifo_srl_gen.raddr_reg\(0),
      I3 => \fifo_srl_gen.raddr_reg\(2),
      I4 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[2]_i_1__10_n_0\
    );
\fifo_srl_gen.raddr[3]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(1),
      I1 => \pop__1\,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => \fifo_srl_gen.raddr_reg\(0),
      I4 => \fifo_srl_gen.raddr_reg\(3),
      I5 => \fifo_srl_gen.raddr_reg\(2),
      O => \fifo_srl_gen.raddr[3]_i_2__10_n_0\
    );
\fifo_srl_gen.raddr[3]_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      I1 => \fifo_srl_gen.raddr_reg\(1),
      I2 => \fifo_srl_gen.raddr_reg\(3),
      I3 => \fifo_srl_gen.raddr_reg\(2),
      O => \fifo_srl_gen.raddr1__5\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_2\,
      D => \fifo_srl_gen.raddr[0]_i_1__12_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(0),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_2\,
      D => \fifo_srl_gen.raddr[1]_i_1__10_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(1),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_2\,
      D => \fifo_srl_gen.raddr[2]_i_1__10_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(2),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_2\,
      D => \fifo_srl_gen.raddr[3]_i_2__10_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized16\ is
  port (
    if_full_n_0 : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    re : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_valid_reg\ : out STD_LOGIC;
    dout_vld_reg_1 : out STD_LOGIC;
    WVALID_Dummy_reg : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ost_resp_ready : in STD_LOGIC;
    AWREADY_Dummy_1 : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    ost_ctrl_valid : in STD_LOGIC;
    \pop__1\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    WVALID_Dummy : in STD_LOGIC;
    WLAST_Dummy_reg : in STD_LOGIC;
    WLAST_Dummy_reg_0 : in STD_LOGIC;
    p_32_in : in STD_LOGIC;
    WLAST_Dummy_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    sel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized16\ : entity is "Pooling_gmem2_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized16\ is
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal empty_n_0 : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2__10_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[2]_i_1__17_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[3]_i_1__13_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_3\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_4\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr1__2\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_2__8_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal full_n0 : STD_LOGIC;
  signal \^if_full_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_valid_i_1__1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \data_buf[31]_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__17\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[1]_i_1__12\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_1__17\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[3]_i_1__13\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[0]_i_1__9\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[1]_i_1__8\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[2]_i_1__8\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[3]_i_3__9\ : label is "soft_lutpair190";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  if_full_n_0 <= \^if_full_n_0\;
\WVALID_Dummy_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => WVALID_Dummy,
      I2 => WLAST_Dummy_reg,
      I3 => WLAST_Dummy_reg_0,
      O => dout_vld_reg_1
    );
\bus_wide_gen.data_valid_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAEEEAE"
    )
        port map (
      I0 => p_32_in,
      I1 => WVALID_Dummy,
      I2 => \^dout_vld_reg_0\,
      I3 => WLAST_Dummy_reg,
      I4 => WLAST_Dummy_reg_0,
      O => \bus_wide_gen.data_valid_reg\
    );
\data_buf[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => WVALID_Dummy,
      I1 => \^dout_vld_reg_0\,
      I2 => WLAST_Dummy_reg,
      I3 => WLAST_Dummy_reg_0,
      O => E(0)
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \fifo_srl_gen.U_ffo_srl_n_4\,
      Q => \^dout_vld_reg_0\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.empty_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \pop__1\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => empty_n
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => empty_n,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.full_n_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \pop__1\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.full_n_i_2__10_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => full_n0,
      Q => \^if_full_n_0\,
      S => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__17_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \pop__1\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__12_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \pop__1\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__17_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I3 => \pop__1\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      O => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__13_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \pop__1\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.mOutPtr[4]_i_2__4_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__17_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__12_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__17_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__13_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => \fifo_depth_gt1_gen.mOutPtr[4]_i_2__4_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\fifo_srl_gen.U_ffo_srl\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized11\
     port map (
      AWREADY_Dummy_1 => AWREADY_Dummy_1,
      AWVALID_Dummy => AWVALID_Dummy,
      E(0) => empty_n_0,
      Q(5 downto 0) => Q(5 downto 0),
      SR(0) => SR(0),
      WLAST_Dummy_reg => WLAST_Dummy_reg,
      WLAST_Dummy_reg_0 => WLAST_Dummy_reg_0,
      WLAST_Dummy_reg_1 => WLAST_Dummy_reg_1,
      WVALID_Dummy_reg => WVALID_Dummy_reg,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => ap_rst_n_0(0),
      dout_vld_reg(0) => re,
      dout_vld_reg_0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      dout_vld_reg_1 => \^dout_vld_reg_0\,
      \fifo_depth_gt1_gen.dout_reg[3]_0\ => \fifo_depth_gt1_gen.dout_reg[3]\,
      \fifo_depth_gt1_gen.dout_reg[3]_1\(3 downto 0) => \fifo_srl_gen.raddr_reg\(3 downto 0),
      \fifo_depth_gt1_gen.empty_n_reg\(0) => \fifo_srl_gen.U_ffo_srl_n_3\,
      \fifo_depth_gt1_gen.empty_n_reg_0\ => \fifo_srl_gen.U_ffo_srl_n_4\,
      \fifo_depth_gt1_gen.full_n_reg\ => \fifo_depth_gt1_gen.full_n_i_2__10_n_0\,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]\ => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      \fifo_srl_gen.raddr1__2\ => \fifo_srl_gen.raddr1__2\,
      \fifo_srl_gen.raddr_reg[0]\ => \^if_full_n_0\,
      full_n0 => full_n0,
      \in\(3 downto 0) => \in\(3 downto 0),
      ost_ctrl_valid => ost_ctrl_valid,
      ost_resp_ready => ost_resp_ready,
      sel => sel
    );
\fifo_srl_gen.raddr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[0]_i_1__9_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => \pop__1\,
      I3 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[1]_i_1__8_n_0\
    );
\fifo_srl_gen.raddr[2]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80F807"
    )
        port map (
      I0 => \pop__1\,
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => \fifo_srl_gen.raddr_reg\(0),
      I3 => \fifo_srl_gen.raddr_reg\(2),
      I4 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[2]_i_1__8_n_0\
    );
\fifo_srl_gen.raddr[3]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(1),
      I1 => \pop__1\,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => \fifo_srl_gen.raddr_reg\(0),
      I4 => \fifo_srl_gen.raddr_reg\(3),
      I5 => \fifo_srl_gen.raddr_reg\(2),
      O => \fifo_srl_gen.raddr[3]_i_2__8_n_0\
    );
\fifo_srl_gen.raddr[3]_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      I1 => \fifo_srl_gen.raddr_reg\(1),
      I2 => \fifo_srl_gen.raddr_reg\(3),
      I3 => \fifo_srl_gen.raddr_reg\(2),
      O => \fifo_srl_gen.raddr1__2\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_3\,
      D => \fifo_srl_gen.raddr[0]_i_1__9_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(0),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_3\,
      D => \fifo_srl_gen.raddr[1]_i_1__8_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(1),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_3\,
      D => \fifo_srl_gen.raddr[2]_i_1__8_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(2),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_3\,
      D => \fifo_srl_gen.raddr[3]_i_2__8_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized18\ is
  port (
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    if_empty_n_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 65 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    \aggressive_gen.req_en\ : in STD_LOGIC;
    \aggressive_gen.rs_req_ready\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 65 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized18\ : entity is "Pooling_gmem2_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized18\ is
  signal \dout_vld_i_1__19_n_0\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_1__20_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_1__17_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2__15_n_0\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.full_n_reg_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[2]_i_1__20_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[3]_i_1__16_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[4]_i_2__6_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_1__11_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_2__11_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_3__10_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^if_empty_n_0\ : STD_LOGIC;
  signal \pop__1\ : STD_LOGIC;
  signal re : STD_LOGIC;
  signal we : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.full_n_i_2__15\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__16\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[1]_i_1__15\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[4]_i_3__6\ : label is "soft_lutpair243";
begin
  \fifo_depth_gt1_gen.full_n_reg_0\ <= \^fifo_depth_gt1_gen.full_n_reg_0\;
  if_empty_n_0 <= \^if_empty_n_0\;
\dout_vld_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => \^if_empty_n_0\,
      I2 => \aggressive_gen.rs_req_ready\,
      I3 => \aggressive_gen.req_en\,
      O => \dout_vld_i_1__19_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__19_n_0\,
      Q => \^if_empty_n_0\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.empty_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \pop__1\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.empty_n_i_1__20_n_0\
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.empty_n_i_1__20_n_0\,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.full_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666646666666"
    )
        port map (
      I0 => we,
      I1 => re,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I5 => \fifo_depth_gt1_gen.full_n_i_2__15_n_0\,
      O => \fifo_depth_gt1_gen.full_n_i_1__17_n_0\
    );
\fifo_depth_gt1_gen.full_n_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.full_n_i_2__15_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.full_n_i_1__17_n_0\,
      Q => \^fifo_depth_gt1_gen.full_n_reg_0\,
      S => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__16_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF4040BF"
    )
        port map (
      I0 => re,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => AWVALID_Dummy,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__15_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7EEEEEE18111111"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => re,
      I3 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I4 => AWVALID_Dummy,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__20_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7FFEFE01800101"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I3 => re,
      I4 => we,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      O => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__16_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => re,
      I1 => AWVALID_Dummy,
      I2 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      O => empty_n
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \pop__1\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.mOutPtr[4]_i_2__6_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => re,
      O => \pop__1\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__16_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__15_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__20_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__16_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[4]_i_2__6_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\fifo_srl_gen.U_ffo_srl\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized13\
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      Q(3 downto 0) => \fifo_srl_gen.raddr_reg\(3 downto 0),
      SR(0) => SR(0),
      \aggressive_gen.req_en\ => \aggressive_gen.req_en\,
      \aggressive_gen.rs_req_ready\ => \aggressive_gen.rs_req_ready\,
      ap_clk => ap_clk,
      \fifo_depth_gt1_gen.dout_reg[2]_0\ => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      \fifo_depth_gt1_gen.dout_reg[67]_0\(65 downto 0) => Q(65 downto 0),
      \fifo_depth_gt1_gen.dout_reg[67]_1\ => \^fifo_depth_gt1_gen.full_n_reg_0\,
      if_empty_n_0 => \^if_empty_n_0\,
      \in\(65 downto 0) => \in\(65 downto 0),
      re => re,
      we => we
    );
\fifo_srl_gen.raddr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[0]_i_1__10_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAA55559555"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => AWVALID_Dummy,
      I3 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I4 => re,
      I5 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[1]_i_1__11_n_0\
    );
\fifo_srl_gen.raddr[2]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FF4000BF"
    )
        port map (
      I0 => re,
      I1 => we,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => \fifo_srl_gen.raddr_reg\(0),
      I4 => \fifo_srl_gen.raddr_reg\(2),
      I5 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[2]_i_1__11_n_0\
    );
\fifo_srl_gen.raddr[3]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => \fifo_srl_gen.raddr[3]_i_3__10_n_0\,
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => AWVALID_Dummy,
      I3 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I4 => re,
      O => \fifo_srl_gen.raddr[3]_i_1__11_n_0\
    );
\fifo_srl_gen.raddr[3]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(1),
      I1 => \pop__1\,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => \fifo_srl_gen.raddr_reg\(0),
      I4 => \fifo_srl_gen.raddr_reg\(3),
      I5 => \fifo_srl_gen.raddr_reg\(2),
      O => \fifo_srl_gen.raddr[3]_i_2__11_n_0\
    );
\fifo_srl_gen.raddr[3]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFEFFFEFFFE"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(2),
      I1 => \fifo_srl_gen.raddr_reg\(3),
      I2 => \fifo_srl_gen.raddr_reg\(1),
      I3 => \fifo_srl_gen.raddr_reg\(0),
      I4 => AWVALID_Dummy,
      I5 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      O => \fifo_srl_gen.raddr[3]_i_3__10_n_0\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__11_n_0\,
      D => \fifo_srl_gen.raddr[0]_i_1__10_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(0),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__11_n_0\,
      D => \fifo_srl_gen.raddr[1]_i_1__11_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(1),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__11_n_0\,
      D => \fifo_srl_gen.raddr[2]_i_1__11_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(2),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__11_n_0\,
      D => \fifo_srl_gen.raddr[3]_i_2__11_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized20\ is
  port (
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    \len_cnt_reg[7]\ : out STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \aggressive_gen.req_en\ : out STD_LOGIC;
    m_axi_gmem2_WVALID : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.dout_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    dout_vld_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_1 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \aggressive_gen.last_cnt_reg[1]\ : in STD_LOGIC;
    if_empty_n : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    \aggressive_gen.last_cnt_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \aggressive_gen.flying_req_reg\ : in STD_LOGIC;
    \aggressive_gen.flying_req_reg_0\ : in STD_LOGIC;
    m_axi_gmem2_WREADY : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    if_empty_n_0 : in STD_LOGIC;
    \aggressive_gen.rs_req_ready\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized20\ : entity is "Pooling_gmem2_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized20\ is
  signal \aggressive_gen.data_en\ : STD_LOGIC;
  signal \aggressive_gen.fifo_valid\ : STD_LOGIC;
  signal \dout_vld_i_1__20_n_0\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_1__21_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_1__18_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2__12_n_0\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.full_n_reg_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[2]_i_1__21_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[3]_i_1__17_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[4]_i_2__7_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_2__12_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_3__11_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \pop__1\ : STD_LOGIC;
  signal re : STD_LOGIC;
  signal we : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__20\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[1]_i_1__16\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[4]_i_3__7\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of m_axi_gmem2_WVALID_INST_0 : label is "soft_lutpair242";
begin
  \fifo_depth_gt1_gen.full_n_reg_0\ <= \^fifo_depth_gt1_gen.full_n_reg_0\;
\bus_wide_gen.data_gen[0].data_buf[15]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I1 => \aggressive_gen.last_cnt_reg[1]\,
      I2 => if_empty_n,
      I3 => WVALID_Dummy,
      O => \bus_wide_gen.ready_for_data__0\
    );
\dout_vld_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEEEEE"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => \aggressive_gen.fifo_valid\,
      I2 => \aggressive_gen.data_en\,
      I3 => \aggressive_gen.flying_req_reg\,
      I4 => m_axi_gmem2_WREADY,
      O => \dout_vld_i_1__20_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__20_n_0\,
      Q => \aggressive_gen.fifo_valid\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.empty_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \pop__1\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.empty_n_i_1__21_n_0\
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.empty_n_i_1__21_n_0\,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.full_n_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => \aggressive_gen.last_cnt_reg[1]\,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => re,
      I3 => \fifo_depth_gt1_gen.full_n_i_2__12_n_0\,
      O => \fifo_depth_gt1_gen.full_n_i_1__18_n_0\
    );
\fifo_depth_gt1_gen.full_n_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \pop__1\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.full_n_i_2__12_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.full_n_i_1__18_n_0\,
      Q => \^fifo_depth_gt1_gen.full_n_reg_0\,
      S => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__15_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF4040BF"
    )
        port map (
      I0 => re,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => \aggressive_gen.last_cnt_reg[1]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__16_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7EEEEEE18111111"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => re,
      I3 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I4 => \aggressive_gen.last_cnt_reg[1]\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__21_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7FFEFE01800101"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I3 => re,
      I4 => we,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      O => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__17_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => re,
      I1 => \aggressive_gen.last_cnt_reg[1]\,
      I2 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      O => empty_n
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \pop__1\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.mOutPtr[4]_i_2__7_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \aggressive_gen.last_cnt_reg[1]\,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => re,
      O => \pop__1\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__15_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__16_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__21_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__17_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[4]_i_2__7_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\fifo_srl_gen.U_ffo_srl\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized15\
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      WVALID_Dummy => WVALID_Dummy,
      \aggressive_gen.data_en\ => \aggressive_gen.data_en\,
      \aggressive_gen.fifo_valid\ => \aggressive_gen.fifo_valid\,
      \aggressive_gen.flying_req_reg\ => \aggressive_gen.flying_req_reg\,
      \aggressive_gen.flying_req_reg_0\ => \aggressive_gen.flying_req_reg_0\,
      \aggressive_gen.last_cnt_reg[1]\ => \^fifo_depth_gt1_gen.full_n_reg_0\,
      \aggressive_gen.last_cnt_reg[1]_0\ => \aggressive_gen.last_cnt_reg[1]\,
      \aggressive_gen.last_cnt_reg[4]\(4 downto 0) => \aggressive_gen.last_cnt_reg[4]\(4 downto 0),
      \aggressive_gen.req_en\ => \aggressive_gen.req_en\,
      \aggressive_gen.rs_req_ready\ => \aggressive_gen.rs_req_ready\,
      ap_clk => ap_clk,
      dout_vld_reg(0) => dout_vld_reg_0(0),
      dout_vld_reg_0 => dout_vld_reg_1,
      \fifo_depth_gt1_gen.dout_reg[0]_0\ => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      \fifo_depth_gt1_gen.dout_reg[36]_0\(36 downto 0) => \fifo_depth_gt1_gen.dout_reg[36]\(36 downto 0),
      \fifo_depth_gt1_gen.dout_reg[36]_1\(3 downto 0) => \fifo_srl_gen.raddr_reg\(3 downto 0),
      if_empty_n => if_empty_n,
      if_empty_n_0 => if_empty_n_0,
      \in\(36 downto 0) => \in\(36 downto 0),
      \len_cnt_reg[7]\ => \len_cnt_reg[7]\,
      m_axi_gmem2_WREADY => m_axi_gmem2_WREADY,
      re => re,
      we => we
    );
\fifo_srl_gen.raddr[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[0]_i_1__11_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAA55559555"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => \aggressive_gen.last_cnt_reg[1]\,
      I3 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I4 => re,
      I5 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[1]_i_1__12_n_0\
    );
\fifo_srl_gen.raddr[2]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FF4000BF"
    )
        port map (
      I0 => re,
      I1 => we,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => \fifo_srl_gen.raddr_reg\(0),
      I4 => \fifo_srl_gen.raddr_reg\(2),
      I5 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[2]_i_1__12_n_0\
    );
\fifo_srl_gen.raddr[3]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => \fifo_srl_gen.raddr[3]_i_3__11_n_0\,
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => \aggressive_gen.last_cnt_reg[1]\,
      I3 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I4 => re,
      O => \fifo_srl_gen.raddr[3]_i_1__12_n_0\
    );
\fifo_srl_gen.raddr[3]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(1),
      I1 => \pop__1\,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => \fifo_srl_gen.raddr_reg\(0),
      I4 => \fifo_srl_gen.raddr_reg\(3),
      I5 => \fifo_srl_gen.raddr_reg\(2),
      O => \fifo_srl_gen.raddr[3]_i_2__12_n_0\
    );
\fifo_srl_gen.raddr[3]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFEFFFEFFFE"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(2),
      I1 => \fifo_srl_gen.raddr_reg\(3),
      I2 => \fifo_srl_gen.raddr_reg\(1),
      I3 => \fifo_srl_gen.raddr_reg\(0),
      I4 => \aggressive_gen.last_cnt_reg[1]\,
      I5 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      O => \fifo_srl_gen.raddr[3]_i_3__11_n_0\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__12_n_0\,
      D => \fifo_srl_gen.raddr[0]_i_1__11_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(0),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__12_n_0\,
      D => \fifo_srl_gen.raddr[1]_i_1__12_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(1),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__12_n_0\,
      D => \fifo_srl_gen.raddr[2]_i_1__12_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(2),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__12_n_0\,
      D => \fifo_srl_gen.raddr[3]_i_2__12_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(3),
      R => SR(0)
    );
m_axi_gmem2_WVALID_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \aggressive_gen.flying_req_reg\,
      I1 => \aggressive_gen.fifo_valid\,
      I2 => \aggressive_gen.data_en\,
      O => m_axi_gmem2_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized6\ is
  port (
    gmem2_WREADY : out STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    \bus_wide_gen.offset_valid_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.offset_valid_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.offset_valid_reg_1\ : out STD_LOGIC;
    \bus_wide_gen.offset_valid_reg_2\ : out STD_LOGIC;
    \bus_wide_gen.first_beat_set_reg\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    \bus_wide_gen.offset_pack_reg_reg[31]\ : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 17 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    mOutPtr13_out : in STD_LOGIC;
    we : in STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[1]\ : in STD_LOGIC;
    p_37_in : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_1 : in STD_LOGIC;
    \bus_wide_gen.data_gen[0].strb_buf_reg[0]\ : in STD_LOGIC;
    \bus_wide_gen.first_beat_set_reg_0\ : in STD_LOGIC;
    \bus_wide_gen.first_beat_set_reg_1\ : in STD_LOGIC;
    \bus_wide_gen.offset_empty_n\ : in STD_LOGIC;
    out_TOP_WREADY : in STD_LOGIC;
    \bus_wide_gen.len_cnt_buf_reg[0]\ : in STD_LOGIC;
    if_empty_n : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    \bus_wide_gen.len_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \bus_wide_gen.last_beat_set\ : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized6\ : entity is "Pooling_gmem2_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized6\ is
  signal \bus_wide_gen.last_pad__0\ : STD_LOGIC;
  signal \bus_wide_gen.next_pad\ : STD_LOGIC;
  signal \^bus_wide_gen.offset_valid_reg\ : STD_LOGIC;
  signal \^bus_wide_gen.offset_valid_reg_1\ : STD_LOGIC;
  signal \dout_vld_i_1__15_n_0\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal empty_n0 : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_2__8_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2__13_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__20_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[2]_i_1__13_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[3]_i_1__11_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[5]_i_5__0_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\ : STD_LOGIC;
  signal \fifo_mem_gen.raddr\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \fifo_mem_gen.waddr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \fifo_mem_gen.waddr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_mem_gen.waddr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_mem_gen.waddr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_mem_gen.waddr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal full_n0 : STD_LOGIC;
  signal \^gmem2_wready\ : STD_LOGIC;
  signal raddr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal waddr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wdata_valid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.empty_n_i_2__8\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.full_n_i_2__13\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__20\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[1]_i_1__10\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_1__13\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[3]_i_1__11\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[5]_i_3__1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[5]_i_5__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \fifo_mem_gen.waddr[0]_i_1__1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \fifo_mem_gen.waddr[1]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \fifo_mem_gen.waddr[2]_i_1__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \fifo_mem_gen.waddr[3]_i_1__0\ : label is "soft_lutpair250";
begin
  \bus_wide_gen.offset_valid_reg\ <= \^bus_wide_gen.offset_valid_reg\;
  \bus_wide_gen.offset_valid_reg_1\ <= \^bus_wide_gen.offset_valid_reg_1\;
  gmem2_WREADY <= \^gmem2_wready\;
\bus_wide_gen.data_gen[0].data_buf[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888000088880000"
    )
        port map (
      I0 => \bus_wide_gen.ready_for_data__0\,
      I1 => wdata_valid,
      I2 => dout_vld_reg_1,
      I3 => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\,
      I4 => \bus_wide_gen.pad_oh_reg_reg[1]_0\,
      I5 => Q(0),
      O => dout_vld_reg_0(0)
    );
\bus_wide_gen.data_gen[1].data_buf[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800808000008080"
    )
        port map (
      I0 => \bus_wide_gen.ready_for_data__0\,
      I1 => wdata_valid,
      I2 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      I3 => p_37_in,
      I4 => \bus_wide_gen.pad_oh_reg_reg[1]_0\,
      I5 => Q(0),
      O => E(0)
    );
\bus_wide_gen.first_beat_set_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3BFB3BFB3B3B3B"
    )
        port map (
      I0 => \bus_wide_gen.data_gen[0].strb_buf_reg[0]\,
      I1 => ap_rst_n,
      I2 => \^bus_wide_gen.offset_valid_reg_1\,
      I3 => dout_vld_reg_1,
      I4 => \bus_wide_gen.first_beat_set_reg_0\,
      I5 => \bus_wide_gen.first_beat_set_reg_1\,
      O => \bus_wide_gen.first_beat_set_reg\
    );
\bus_wide_gen.first_pad_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \bus_wide_gen.last_pad__0\,
      I1 => dout_vld_reg_1,
      I2 => wdata_valid,
      I3 => \bus_wide_gen.ready_for_data__0\,
      I4 => \bus_wide_gen.pad_oh_reg_reg[1]_0\,
      O => \bus_wide_gen.offset_valid_reg_2\
    );
\bus_wide_gen.last_beat_set_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C8C00800C8C8080"
    )
        port map (
      I0 => \bus_wide_gen.last_beat_set\,
      I1 => ap_rst_n,
      I2 => \^bus_wide_gen.offset_valid_reg_1\,
      I3 => dout_vld_reg_1,
      I4 => \bus_wide_gen.first_beat_set_reg_0\,
      I5 => \bus_wide_gen.first_beat_set_reg_1\,
      O => ap_rst_n_0
    );
\bus_wide_gen.len_cnt_buf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A00AAAA00000000"
    )
        port map (
      I0 => dout_vld_reg_1,
      I1 => out_TOP_WREADY,
      I2 => \bus_wide_gen.len_cnt_buf_reg[0]\,
      I3 => if_empty_n,
      I4 => WVALID_Dummy,
      I5 => \bus_wide_gen.last_pad__0\,
      O => \^bus_wide_gen.offset_valid_reg_1\
    );
\bus_wide_gen.len_cnt_buf[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C388338800000000"
    )
        port map (
      I0 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      I1 => \bus_wide_gen.len_cnt_buf_reg[0]_0\,
      I2 => Q(0),
      I3 => \bus_wide_gen.pad_oh_reg_reg[1]_0\,
      I4 => p_37_in,
      I5 => wdata_valid,
      O => \bus_wide_gen.last_pad__0\
    );
\bus_wide_gen.offset_pack_reg[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD50000"
    )
        port map (
      I0 => dout_vld_reg_1,
      I1 => \^bus_wide_gen.offset_valid_reg_1\,
      I2 => \bus_wide_gen.first_beat_set_reg_0\,
      I3 => \bus_wide_gen.first_beat_set_reg_1\,
      I4 => \bus_wide_gen.offset_empty_n\,
      O => \bus_wide_gen.offset_valid_reg_0\(0)
    );
\bus_wide_gen.pad_oh_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C00FFFF4C000000"
    )
        port map (
      I0 => Q(0),
      I1 => \bus_wide_gen.pad_oh_reg_reg[1]_0\,
      I2 => p_37_in,
      I3 => wdata_valid,
      I4 => \bus_wide_gen.next_pad\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      O => \bus_wide_gen.offset_pack_reg_reg[31]\
    );
\bus_wide_gen.pad_oh_reg[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808880808088808"
    )
        port map (
      I0 => dout_vld_reg_1,
      I1 => wdata_valid,
      I2 => WVALID_Dummy,
      I3 => if_empty_n,
      I4 => \bus_wide_gen.len_cnt_buf_reg[0]\,
      I5 => out_TOP_WREADY,
      O => \bus_wide_gen.next_pad\
    );
\dout_vld_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFA"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => \bus_wide_gen.ready_for_data__0\,
      I2 => wdata_valid,
      I3 => dout_vld_reg_1,
      O => \dout_vld_i_1__15_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__15_n_0\,
      Q => wdata_valid,
      R => SR(0)
    );
\fifo_depth_gt1_gen.empty_n_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_i_2__8_n_0\,
      I1 => mOutPtr13_out,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => empty_n0
    );
\fifo_depth_gt1_gen.empty_n_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.empty_n_i_2__8_n_0\
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => empty_n0,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.full_n_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.full_n_i_2__13_n_0\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\,
      I3 => mOutPtr13_out,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      O => full_n0
    );
\fifo_depth_gt1_gen.full_n_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.full_n_i_2__13_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => full_n0,
      Q => \^gmem2_wready\,
      S => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__20_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr13_out,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__10_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => mOutPtr13_out,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__13_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I3 => mOutPtr13_out,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      O => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__11_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I4 => mOutPtr13_out,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.mOutPtr[4]_i_1__10_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^bus_wide_gen.offset_valid_reg\,
      I1 => we,
      O => empty_n
    );
\fifo_depth_gt1_gen.mOutPtr[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5EFEA101"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr[5]_i_3__1_n_0\,
      I2 => mOutPtr13_out,
      I3 => \fifo_depth_gt1_gen.mOutPtr[5]_i_5__0_n_0\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\,
      O => \fifo_depth_gt1_gen.mOutPtr[5]_i_2__1_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[5]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      O => \fifo_depth_gt1_gen.mOutPtr[5]_i_3__1_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[5]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.mOutPtr[5]_i_5__0_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__20_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__10_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__13_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__11_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[4]_i_1__10_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[5]_i_2__1_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\,
      R => SR(0)
    );
\fifo_mem_gen.U_ffo_mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_mem
     port map (
      Q(4 downto 0) => waddr(4 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.offset_valid_reg\ => \^bus_wide_gen.offset_valid_reg\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      din(7 downto 0) => din(7 downto 0),
      dout(17 downto 0) => dout(17 downto 0),
      \fifo_mem_gen.raddr\(4 downto 0) => \fifo_mem_gen.raddr\(4 downto 0),
      raddr(4 downto 0) => raddr(4 downto 0),
      \raddr_reg_reg[0]_0\ => dout_vld_reg_1,
      \raddr_reg_reg[0]_1\ => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      wdata_valid => wdata_valid,
      we => we
    );
\fifo_mem_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(0),
      Q => \fifo_mem_gen.raddr\(0),
      R => SR(0)
    );
\fifo_mem_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(1),
      Q => \fifo_mem_gen.raddr\(1),
      R => SR(0)
    );
\fifo_mem_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(2),
      Q => \fifo_mem_gen.raddr\(2),
      R => SR(0)
    );
\fifo_mem_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(3),
      Q => \fifo_mem_gen.raddr\(3),
      R => SR(0)
    );
\fifo_mem_gen.raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(4),
      Q => \fifo_mem_gen.raddr\(4),
      R => SR(0)
    );
\fifo_mem_gen.waddr[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(1),
      I3 => waddr(2),
      I4 => waddr(0),
      O => \fifo_mem_gen.waddr[0]_i_1__1_n_0\
    );
\fifo_mem_gen.waddr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F70F0"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(1),
      I3 => waddr(2),
      I4 => waddr(0),
      O => \fifo_mem_gen.waddr[1]_i_1__0_n_0\
    );
\fifo_mem_gen.waddr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF07F00"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(1),
      I3 => waddr(2),
      I4 => waddr(0),
      O => \fifo_mem_gen.waddr[2]_i_1__0_n_0\
    );
\fifo_mem_gen.waddr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3CCC4CCC"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(1),
      I3 => waddr(2),
      I4 => waddr(0),
      O => \fifo_mem_gen.waddr[3]_i_1__0_n_0\
    );
\fifo_mem_gen.waddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA2AAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(3),
      I2 => waddr(1),
      I3 => waddr(2),
      I4 => waddr(0),
      O => \fifo_mem_gen.waddr[4]_i_1__0_n_0\
    );
\fifo_mem_gen.waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => we,
      D => \fifo_mem_gen.waddr[0]_i_1__1_n_0\,
      Q => waddr(0),
      R => SR(0)
    );
\fifo_mem_gen.waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => we,
      D => \fifo_mem_gen.waddr[1]_i_1__0_n_0\,
      Q => waddr(1),
      R => SR(0)
    );
\fifo_mem_gen.waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => we,
      D => \fifo_mem_gen.waddr[2]_i_1__0_n_0\,
      Q => waddr(2),
      R => SR(0)
    );
\fifo_mem_gen.waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => we,
      D => \fifo_mem_gen.waddr[3]_i_1__0_n_0\,
      Q => waddr(3),
      R => SR(0)
    );
\fifo_mem_gen.waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => we,
      D => \fifo_mem_gen.waddr[4]_i_1__0_n_0\,
      Q => waddr(4),
      R => SR(0)
    );
\ram_reg_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gmem2_wready\,
      I1 => ap_enable_reg_pp0_iter1,
      O => \fifo_depth_gt1_gen.full_n_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized8\ is
  port (
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    \bus_wide_gen.offset_empty_n\ : out STD_LOGIC;
    tmp_valid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    we : out STD_LOGIC;
    \bus_wide_gen.offset_valid_reg\ : out STD_LOGIC;
    p_37_in : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \fifo_srl_gen.raddr_reg[0]_0\ : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    if_empty_n_0 : in STD_LOGIC;
    wrsp_ready : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_0\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_1\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.pad_oh_reg_reg[1]\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.dout_reg[29]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized8\ : entity is "Pooling_gmem2_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized8\ is
  signal \^bus_wide_gen.offset_empty_n\ : STD_LOGIC;
  signal \dout_vld_i_1__16_n_0\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_1__18_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_1__15_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2__14_n_0\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.full_n_reg_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[2]_i_1__18_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[3]_i_1__14_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr1__0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_2__9_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \pop__1\ : STD_LOGIC;
  signal re : STD_LOGIC;
  signal we_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_p2[81]_i_1__1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__18\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_1__18\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[4]_i_3__5\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[0]_i_1__7\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[1]_i_1__9\ : label is "soft_lutpair256";
begin
  \bus_wide_gen.offset_empty_n\ <= \^bus_wide_gen.offset_empty_n\;
  \fifo_depth_gt1_gen.full_n_reg_0\ <= \^fifo_depth_gt1_gen.full_n_reg_0\;
\bus_wide_gen.offset_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAFFAA"
    )
        port map (
      I0 => \^bus_wide_gen.offset_empty_n\,
      I1 => \fifo_depth_gt1_gen.dout_reg[0]\,
      I2 => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      I3 => \fifo_depth_gt1_gen.dout_reg[0]_2\,
      I4 => \fifo_depth_gt1_gen.dout_reg[0]_1\,
      O => dout_vld_reg_0
    );
\data_p2[81]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg[0]_0\,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => AWREADY_Dummy,
      O => tmp_valid_reg(0)
    );
\dout_vld_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAEAAAEAEAEA"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => \^bus_wide_gen.offset_empty_n\,
      I2 => \fifo_depth_gt1_gen.dout_reg[0]_2\,
      I3 => \fifo_depth_gt1_gen.dout_reg[0]_1\,
      I4 => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      I5 => \fifo_depth_gt1_gen.dout_reg[0]\,
      O => \dout_vld_i_1__16_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__16_n_0\,
      Q => \^bus_wide_gen.offset_empty_n\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.empty_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \pop__1\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.empty_n_i_1__18_n_0\
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.empty_n_i_1__18_n_0\,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.full_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666646666666"
    )
        port map (
      I0 => we_0,
      I1 => re,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I5 => \fifo_depth_gt1_gen.full_n_i_2__14_n_0\,
      O => \fifo_depth_gt1_gen.full_n_i_1__15_n_0\
    );
\fifo_depth_gt1_gen.full_n_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.full_n_i_2__14_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.full_n_i_1__15_n_0\,
      Q => \^fifo_depth_gt1_gen.full_n_reg_0\,
      S => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__18_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF40004000BFFF"
    )
        port map (
      I0 => re,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => \fifo_srl_gen.raddr_reg[0]_0\,
      I3 => AWREADY_Dummy,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__13_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7EE1811"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => re,
      I3 => we_0,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__18_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7FFEFE01800101"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I3 => re,
      I4 => we_0,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      O => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__14_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => re,
      I1 => AWREADY_Dummy,
      I2 => \fifo_srl_gen.raddr_reg[0]_0\,
      I3 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      O => empty_n
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \pop__1\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.mOutPtr[4]_i_2__5_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => AWREADY_Dummy,
      I1 => \fifo_srl_gen.raddr_reg[0]_0\,
      I2 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I3 => re,
      O => \pop__1\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__18_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__13_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__18_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__14_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[4]_i_2__5_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\fifo_srl_gen.U_ffo_srl\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_srl__parameterized3\
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \bus_wide_gen.offset_valid_reg\ => \bus_wide_gen.offset_valid_reg\,
      \bus_wide_gen.pad_oh_reg_reg[1]\ => \bus_wide_gen.pad_oh_reg_reg[1]\,
      \fifo_depth_gt1_gen.dout_reg[0]_0\ => \^fifo_depth_gt1_gen.full_n_reg_0\,
      \fifo_depth_gt1_gen.dout_reg[0]_1\ => \fifo_srl_gen.raddr_reg[0]_0\,
      \fifo_depth_gt1_gen.dout_reg[0]_2\ => \^bus_wide_gen.offset_empty_n\,
      \fifo_depth_gt1_gen.dout_reg[0]_3\ => \fifo_depth_gt1_gen.dout_reg[0]\,
      \fifo_depth_gt1_gen.dout_reg[0]_4\ => \fifo_depth_gt1_gen.dout_reg[0]_0\,
      \fifo_depth_gt1_gen.dout_reg[0]_5\ => \fifo_depth_gt1_gen.dout_reg[0]_1\,
      \fifo_depth_gt1_gen.dout_reg[0]_6\ => \fifo_depth_gt1_gen.dout_reg[0]_2\,
      \fifo_depth_gt1_gen.dout_reg[0]_7\ => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      \fifo_depth_gt1_gen.dout_reg[29]_0\(1 downto 0) => \fifo_depth_gt1_gen.dout_reg[29]\(1 downto 0),
      \fifo_depth_gt1_gen.dout_reg[31]_0\(31 downto 0) => \fifo_depth_gt1_gen.dout_reg[31]\(31 downto 0),
      \fifo_depth_gt1_gen.dout_reg[31]_1\(0) => \fifo_depth_gt1_gen.dout_reg[31]_0\(0),
      \fifo_depth_gt1_gen.dout_reg[31]_2\(3 downto 0) => \fifo_srl_gen.raddr_reg\(3 downto 0),
      if_empty_n_0 => if_empty_n_0,
      p_37_in => p_37_in,
      re => re,
      we => we,
      we_0 => we_0,
      wrsp_ready => wrsp_ready
    );
\fifo_srl_gen.raddr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[0]_i_1__7_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A5595"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => we_0,
      I3 => re,
      I4 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[1]_i_1__9_n_0\
    );
\fifo_srl_gen.raddr[2]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FF4000BF"
    )
        port map (
      I0 => re,
      I1 => we_0,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => \fifo_srl_gen.raddr_reg\(0),
      I4 => \fifo_srl_gen.raddr_reg\(2),
      I5 => \fifo_srl_gen.raddr_reg\(1),
      O => \fifo_srl_gen.raddr[2]_i_1__9_n_0\
    );
\fifo_srl_gen.raddr[3]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAAAAAAC0000000"
    )
        port map (
      I0 => \fifo_srl_gen.raddr1__0\,
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => AWREADY_Dummy,
      I3 => \fifo_srl_gen.raddr_reg[0]_0\,
      I4 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I5 => re,
      O => \fifo_srl_gen.raddr[3]_i_1__9_n_0\
    );
\fifo_srl_gen.raddr[3]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(1),
      I1 => \pop__1\,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => \fifo_srl_gen.raddr_reg\(0),
      I4 => \fifo_srl_gen.raddr_reg\(3),
      I5 => \fifo_srl_gen.raddr_reg\(2),
      O => \fifo_srl_gen.raddr[3]_i_2__9_n_0\
    );
\fifo_srl_gen.raddr[3]_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      I1 => \fifo_srl_gen.raddr_reg\(1),
      I2 => \fifo_srl_gen.raddr_reg\(3),
      I3 => \fifo_srl_gen.raddr_reg\(2),
      O => \fifo_srl_gen.raddr1__0\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__9_n_0\,
      D => \fifo_srl_gen.raddr[0]_i_1__7_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(0),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__9_n_0\,
      D => \fifo_srl_gen.raddr[1]_i_1__9_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(1),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__9_n_0\,
      D => \fifo_srl_gen.raddr[2]_i_1__9_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(2),
      R => SR(0)
    );
\fifo_srl_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__9_n_0\,
      D => \fifo_srl_gen.raddr[3]_i_2__9_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_read is
  port (
    m_axi_gmem2_RREADY : out STD_LOGIC;
    m_axi_gmem2_RVALID : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_read is
begin
rs_rdata: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice
     port map (
      SR(0) => SR(0),
      ap_clk => ap_clk,
      m_axi_gmem2_RREADY => m_axi_gmem2_RREADY,
      m_axi_gmem2_RVALID => m_axi_gmem2_RVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_burst_converter is
  port (
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    ost_ctrl_valid : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg_0\ : out STD_LOGIC;
    we : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    if_full_n : in STD_LOGIC;
    ost_ctrl_ready : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 65 downto 0 );
    ap_rst_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_burst_converter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_burst_converter is
  signal SHIFT_RIGHT : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal beat_len : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \could_multi_bursts.addr_buf[13]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[13]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[13]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[13]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[17]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[17]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[17]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[17]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[21]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[21]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[21]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[21]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[25]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[25]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[25]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[25]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[29]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[29]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[29]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[29]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[33]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[33]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[33]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[33]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[37]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[37]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[37]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[37]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[41]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[41]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[41]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[41]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[45]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[45]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[45]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[45]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[49]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[49]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[49]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[49]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[53]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[53]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[53]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[53]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[57]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[57]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[57]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[57]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_7_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_8_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[5]_i_9_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[61]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[61]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[61]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[61]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[63]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[63]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[9]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[9]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[9]_i_4_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[9]_i_5_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf[9]_i_6_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[13]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[17]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[21]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[29]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[33]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[37]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[41]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[45]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[49]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[53]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[57]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[5]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[61]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[63]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[63]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[63]_i_2_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.addr_buf_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step\ : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \could_multi_bursts.addr_step[2]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step[3]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step[4]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step[5]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.addr_step[6]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.burst_valid_i_2_n_0\ : STD_LOGIC;
  signal \^could_multi_bursts.burst_valid_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.first_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.last_loop_reg_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.len_tmp\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.loop_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_i_1_n_0\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_0\ : STD_LOGIC;
  signal end_from_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal first_sect : STD_LOGIC;
  signal first_sect_reg_n_0 : STD_LOGIC;
  signal last_sect_buf : STD_LOGIC;
  signal last_sect_i_10_n_0 : STD_LOGIC;
  signal last_sect_i_11_n_0 : STD_LOGIC;
  signal last_sect_i_12_n_0 : STD_LOGIC;
  signal last_sect_i_13_n_0 : STD_LOGIC;
  signal last_sect_i_2_n_0 : STD_LOGIC;
  signal last_sect_i_3_n_0 : STD_LOGIC;
  signal last_sect_i_4_n_0 : STD_LOGIC;
  signal last_sect_i_5_n_0 : STD_LOGIC;
  signal last_sect_i_6_n_0 : STD_LOGIC;
  signal last_sect_i_7_n_0 : STD_LOGIC;
  signal last_sect_i_8_n_0 : STD_LOGIC;
  signal last_sect_i_9_n_0 : STD_LOGIC;
  signal last_sect_reg_n_0 : STD_LOGIC;
  signal last_sect_tmp : STD_LOGIC;
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal next_req : STD_LOGIC;
  signal \^ost_ctrl_valid\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_16_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__10_n_0\ : STD_LOGIC;
  signal \plusOp_carry__10_n_1\ : STD_LOGIC;
  signal \plusOp_carry__10_n_2\ : STD_LOGIC;
  signal \plusOp_carry__10_n_3\ : STD_LOGIC;
  signal \plusOp_carry__11_n_2\ : STD_LOGIC;
  signal \plusOp_carry__11_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_carry__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_1\ : STD_LOGIC;
  signal \plusOp_carry__4_n_2\ : STD_LOGIC;
  signal \plusOp_carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_carry__5_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_1\ : STD_LOGIC;
  signal \plusOp_carry__5_n_2\ : STD_LOGIC;
  signal \plusOp_carry__5_n_3\ : STD_LOGIC;
  signal \plusOp_carry__6_n_0\ : STD_LOGIC;
  signal \plusOp_carry__6_n_1\ : STD_LOGIC;
  signal \plusOp_carry__6_n_2\ : STD_LOGIC;
  signal \plusOp_carry__6_n_3\ : STD_LOGIC;
  signal \plusOp_carry__7_n_0\ : STD_LOGIC;
  signal \plusOp_carry__7_n_1\ : STD_LOGIC;
  signal \plusOp_carry__7_n_2\ : STD_LOGIC;
  signal \plusOp_carry__7_n_3\ : STD_LOGIC;
  signal \plusOp_carry__8_n_0\ : STD_LOGIC;
  signal \plusOp_carry__8_n_1\ : STD_LOGIC;
  signal \plusOp_carry__8_n_2\ : STD_LOGIC;
  signal \plusOp_carry__8_n_3\ : STD_LOGIC;
  signal \plusOp_carry__9_n_0\ : STD_LOGIC;
  signal \plusOp_carry__9_n_1\ : STD_LOGIC;
  signal \plusOp_carry__9_n_2\ : STD_LOGIC;
  signal \plusOp_carry__9_n_3\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal req_handling_reg_n_0 : STD_LOGIC;
  signal rs_req_n_10 : STD_LOGIC;
  signal rs_req_n_100 : STD_LOGIC;
  signal rs_req_n_101 : STD_LOGIC;
  signal rs_req_n_102 : STD_LOGIC;
  signal rs_req_n_103 : STD_LOGIC;
  signal rs_req_n_104 : STD_LOGIC;
  signal rs_req_n_105 : STD_LOGIC;
  signal rs_req_n_106 : STD_LOGIC;
  signal rs_req_n_107 : STD_LOGIC;
  signal rs_req_n_108 : STD_LOGIC;
  signal rs_req_n_109 : STD_LOGIC;
  signal rs_req_n_11 : STD_LOGIC;
  signal rs_req_n_110 : STD_LOGIC;
  signal rs_req_n_111 : STD_LOGIC;
  signal rs_req_n_112 : STD_LOGIC;
  signal rs_req_n_113 : STD_LOGIC;
  signal rs_req_n_114 : STD_LOGIC;
  signal rs_req_n_115 : STD_LOGIC;
  signal rs_req_n_116 : STD_LOGIC;
  signal rs_req_n_117 : STD_LOGIC;
  signal rs_req_n_119 : STD_LOGIC;
  signal rs_req_n_12 : STD_LOGIC;
  signal rs_req_n_120 : STD_LOGIC;
  signal rs_req_n_13 : STD_LOGIC;
  signal rs_req_n_14 : STD_LOGIC;
  signal rs_req_n_141 : STD_LOGIC;
  signal rs_req_n_142 : STD_LOGIC;
  signal rs_req_n_143 : STD_LOGIC;
  signal rs_req_n_144 : STD_LOGIC;
  signal rs_req_n_145 : STD_LOGIC;
  signal rs_req_n_146 : STD_LOGIC;
  signal rs_req_n_147 : STD_LOGIC;
  signal rs_req_n_148 : STD_LOGIC;
  signal rs_req_n_149 : STD_LOGIC;
  signal rs_req_n_15 : STD_LOGIC;
  signal rs_req_n_150 : STD_LOGIC;
  signal rs_req_n_151 : STD_LOGIC;
  signal rs_req_n_152 : STD_LOGIC;
  signal rs_req_n_153 : STD_LOGIC;
  signal rs_req_n_154 : STD_LOGIC;
  signal rs_req_n_155 : STD_LOGIC;
  signal rs_req_n_156 : STD_LOGIC;
  signal rs_req_n_157 : STD_LOGIC;
  signal rs_req_n_158 : STD_LOGIC;
  signal rs_req_n_159 : STD_LOGIC;
  signal rs_req_n_16 : STD_LOGIC;
  signal rs_req_n_160 : STD_LOGIC;
  signal rs_req_n_17 : STD_LOGIC;
  signal rs_req_n_18 : STD_LOGIC;
  signal rs_req_n_19 : STD_LOGIC;
  signal rs_req_n_20 : STD_LOGIC;
  signal rs_req_n_21 : STD_LOGIC;
  signal rs_req_n_22 : STD_LOGIC;
  signal rs_req_n_23 : STD_LOGIC;
  signal rs_req_n_24 : STD_LOGIC;
  signal rs_req_n_25 : STD_LOGIC;
  signal rs_req_n_26 : STD_LOGIC;
  signal rs_req_n_27 : STD_LOGIC;
  signal rs_req_n_28 : STD_LOGIC;
  signal rs_req_n_29 : STD_LOGIC;
  signal rs_req_n_30 : STD_LOGIC;
  signal rs_req_n_31 : STD_LOGIC;
  signal rs_req_n_32 : STD_LOGIC;
  signal rs_req_n_33 : STD_LOGIC;
  signal rs_req_n_34 : STD_LOGIC;
  signal rs_req_n_35 : STD_LOGIC;
  signal rs_req_n_36 : STD_LOGIC;
  signal rs_req_n_37 : STD_LOGIC;
  signal rs_req_n_38 : STD_LOGIC;
  signal rs_req_n_39 : STD_LOGIC;
  signal rs_req_n_4 : STD_LOGIC;
  signal rs_req_n_40 : STD_LOGIC;
  signal rs_req_n_41 : STD_LOGIC;
  signal rs_req_n_42 : STD_LOGIC;
  signal rs_req_n_43 : STD_LOGIC;
  signal rs_req_n_44 : STD_LOGIC;
  signal rs_req_n_45 : STD_LOGIC;
  signal rs_req_n_46 : STD_LOGIC;
  signal rs_req_n_47 : STD_LOGIC;
  signal rs_req_n_48 : STD_LOGIC;
  signal rs_req_n_49 : STD_LOGIC;
  signal rs_req_n_5 : STD_LOGIC;
  signal rs_req_n_50 : STD_LOGIC;
  signal rs_req_n_51 : STD_LOGIC;
  signal rs_req_n_52 : STD_LOGIC;
  signal rs_req_n_53 : STD_LOGIC;
  signal rs_req_n_54 : STD_LOGIC;
  signal rs_req_n_55 : STD_LOGIC;
  signal rs_req_n_56 : STD_LOGIC;
  signal rs_req_n_57 : STD_LOGIC;
  signal rs_req_n_58 : STD_LOGIC;
  signal rs_req_n_59 : STD_LOGIC;
  signal rs_req_n_6 : STD_LOGIC;
  signal rs_req_n_60 : STD_LOGIC;
  signal rs_req_n_61 : STD_LOGIC;
  signal rs_req_n_62 : STD_LOGIC;
  signal rs_req_n_63 : STD_LOGIC;
  signal rs_req_n_64 : STD_LOGIC;
  signal rs_req_n_65 : STD_LOGIC;
  signal rs_req_n_66 : STD_LOGIC;
  signal rs_req_n_67 : STD_LOGIC;
  signal rs_req_n_68 : STD_LOGIC;
  signal rs_req_n_69 : STD_LOGIC;
  signal rs_req_n_7 : STD_LOGIC;
  signal rs_req_n_70 : STD_LOGIC;
  signal rs_req_n_71 : STD_LOGIC;
  signal rs_req_n_72 : STD_LOGIC;
  signal rs_req_n_73 : STD_LOGIC;
  signal rs_req_n_74 : STD_LOGIC;
  signal rs_req_n_75 : STD_LOGIC;
  signal rs_req_n_76 : STD_LOGIC;
  signal rs_req_n_77 : STD_LOGIC;
  signal rs_req_n_78 : STD_LOGIC;
  signal rs_req_n_79 : STD_LOGIC;
  signal rs_req_n_8 : STD_LOGIC;
  signal rs_req_n_80 : STD_LOGIC;
  signal rs_req_n_81 : STD_LOGIC;
  signal rs_req_n_82 : STD_LOGIC;
  signal rs_req_n_83 : STD_LOGIC;
  signal rs_req_n_84 : STD_LOGIC;
  signal rs_req_n_85 : STD_LOGIC;
  signal rs_req_n_86 : STD_LOGIC;
  signal rs_req_n_87 : STD_LOGIC;
  signal rs_req_n_88 : STD_LOGIC;
  signal rs_req_n_89 : STD_LOGIC;
  signal rs_req_n_9 : STD_LOGIC;
  signal rs_req_n_90 : STD_LOGIC;
  signal rs_req_n_91 : STD_LOGIC;
  signal rs_req_n_92 : STD_LOGIC;
  signal rs_req_n_93 : STD_LOGIC;
  signal rs_req_n_94 : STD_LOGIC;
  signal rs_req_n_95 : STD_LOGIC;
  signal rs_req_n_96 : STD_LOGIC;
  signal rs_req_n_97 : STD_LOGIC;
  signal rs_req_n_98 : STD_LOGIC;
  signal rs_req_n_99 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal sect_addr_buf : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \sect_addr_buf[11]_i_1_n_0\ : STD_LOGIC;
  signal sect_cnt : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \sect_len_buf[0]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_0\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal sect_total : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_total_buf[0]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[0]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[12]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[16]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[4]_i_5_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_2_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_3_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_4_n_0\ : STD_LOGIC;
  signal \sect_total_buf[8]_i_5_n_0\ : STD_LOGIC;
  signal sect_total_buf_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \sect_total_buf_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sect_total_buf_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \single_sect__18\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[32]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[33]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[34]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[35]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[36]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[37]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[38]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[39]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[40]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[41]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[42]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[43]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[44]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[45]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[46]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[47]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[48]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[49]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[50]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[51]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[52]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[53]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[54]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[55]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[56]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[57]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[58]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[59]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[60]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[61]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[62]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[63]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_0_[9]\ : STD_LOGIC;
  signal start_to_4k : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal start_to_4k0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_could_multi_bursts.addr_buf_reg[63]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_could_multi_bursts.addr_buf_reg[63]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[13]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[17]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[21]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[25]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[29]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[33]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[37]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[41]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[45]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[49]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[53]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[57]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[5]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[61]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[63]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \could_multi_bursts.addr_buf_reg[9]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[2]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[3]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[4]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[5]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \could_multi_bursts.addr_step[6]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \could_multi_bursts.burst_valid_i_2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \could_multi_bursts.len_buf[0]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \could_multi_bursts.len_buf[1]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \could_multi_bursts.len_buf[2]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \could_multi_bursts.len_buf[3]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[0]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_3\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of last_sect_i_12 : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of last_sect_i_13 : label is "soft_lutpair281";
  attribute ADDER_THRESHOLD of plusOp_carry : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__9\ : label is 35;
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_2\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair310";
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sect_total_buf_reg[8]_i_1\ : label is 11;
begin
  \could_multi_bursts.burst_valid_reg_0\ <= \^could_multi_bursts.burst_valid_reg_0\;
  m_axi_gmem_ARADDR(61 downto 0) <= \^m_axi_gmem_araddr\(61 downto 0);
  ost_ctrl_valid <= \^ost_ctrl_valid\;
\beat_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_160,
      Q => beat_len(0),
      R => reset
    );
\beat_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_159,
      Q => beat_len(1),
      R => reset
    );
\beat_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_158,
      Q => beat_len(2),
      R => reset
    );
\beat_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_157,
      Q => beat_len(3),
      R => reset
    );
\beat_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_156,
      Q => beat_len(4),
      R => reset
    );
\beat_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_155,
      Q => beat_len(5),
      R => reset
    );
\beat_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_154,
      Q => beat_len(6),
      R => reset
    );
\beat_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_153,
      Q => beat_len(7),
      R => reset
    );
\beat_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_152,
      Q => beat_len(8),
      R => reset
    );
\beat_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_151,
      Q => beat_len(9),
      R => reset
    );
\could_multi_bursts.addr_buf[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(13),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(11),
      O => \could_multi_bursts.addr_buf[13]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(12),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(10),
      O => \could_multi_bursts.addr_buf[13]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(11),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(9),
      O => \could_multi_bursts.addr_buf[13]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[13]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(10),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(8),
      O => \could_multi_bursts.addr_buf[13]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(17),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(15),
      O => \could_multi_bursts.addr_buf[17]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(16),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(14),
      O => \could_multi_bursts.addr_buf[17]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(15),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(13),
      O => \could_multi_bursts.addr_buf[17]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[17]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(14),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(12),
      O => \could_multi_bursts.addr_buf[17]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(21),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(19),
      O => \could_multi_bursts.addr_buf[21]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(20),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(18),
      O => \could_multi_bursts.addr_buf[21]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(19),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(17),
      O => \could_multi_bursts.addr_buf[21]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[21]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(18),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(16),
      O => \could_multi_bursts.addr_buf[21]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(25),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(23),
      O => \could_multi_bursts.addr_buf[25]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(24),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(22),
      O => \could_multi_bursts.addr_buf[25]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(23),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(21),
      O => \could_multi_bursts.addr_buf[25]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[25]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(22),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(20),
      O => \could_multi_bursts.addr_buf[25]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(29),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(27),
      O => \could_multi_bursts.addr_buf[29]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[29]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(28),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(26),
      O => \could_multi_bursts.addr_buf[29]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[29]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(27),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(25),
      O => \could_multi_bursts.addr_buf[29]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[29]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(26),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(24),
      O => \could_multi_bursts.addr_buf[29]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[33]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(33),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(31),
      O => \could_multi_bursts.addr_buf[33]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[33]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(32),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(30),
      O => \could_multi_bursts.addr_buf[33]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[33]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(31),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(29),
      O => \could_multi_bursts.addr_buf[33]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[33]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(30),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(28),
      O => \could_multi_bursts.addr_buf[33]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[37]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(37),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(35),
      O => \could_multi_bursts.addr_buf[37]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[37]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(36),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(34),
      O => \could_multi_bursts.addr_buf[37]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[37]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(35),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(33),
      O => \could_multi_bursts.addr_buf[37]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[37]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(34),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(32),
      O => \could_multi_bursts.addr_buf[37]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[41]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(41),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(39),
      O => \could_multi_bursts.addr_buf[41]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[41]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(40),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(38),
      O => \could_multi_bursts.addr_buf[41]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[41]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(39),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(37),
      O => \could_multi_bursts.addr_buf[41]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[41]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(38),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(36),
      O => \could_multi_bursts.addr_buf[41]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[45]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(45),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(43),
      O => \could_multi_bursts.addr_buf[45]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[45]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(44),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(42),
      O => \could_multi_bursts.addr_buf[45]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[45]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(43),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(41),
      O => \could_multi_bursts.addr_buf[45]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[45]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(42),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(40),
      O => \could_multi_bursts.addr_buf[45]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[49]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(49),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(47),
      O => \could_multi_bursts.addr_buf[49]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[49]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(48),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(46),
      O => \could_multi_bursts.addr_buf[49]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[49]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(47),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(45),
      O => \could_multi_bursts.addr_buf[49]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[49]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(46),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(44),
      O => \could_multi_bursts.addr_buf[49]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[53]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(53),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(51),
      O => \could_multi_bursts.addr_buf[53]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[53]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(52),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(50),
      O => \could_multi_bursts.addr_buf[53]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[53]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(51),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(49),
      O => \could_multi_bursts.addr_buf[53]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[53]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(50),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(48),
      O => \could_multi_bursts.addr_buf[53]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[57]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(57),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(55),
      O => \could_multi_bursts.addr_buf[57]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[57]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(56),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(54),
      O => \could_multi_bursts.addr_buf[57]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[57]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(55),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(53),
      O => \could_multi_bursts.addr_buf[57]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[57]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(54),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(52),
      O => \could_multi_bursts.addr_buf[57]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(5),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[5]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(4),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[5]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(3),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[5]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(2),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[5]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(5),
      I1 => \^m_axi_gmem_araddr\(3),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(5),
      O => \could_multi_bursts.addr_buf[5]_i_6_n_0\
    );
\could_multi_bursts.addr_buf[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(4),
      I1 => \^m_axi_gmem_araddr\(2),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(4),
      O => \could_multi_bursts.addr_buf[5]_i_7_n_0\
    );
\could_multi_bursts.addr_buf[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(3),
      I1 => \^m_axi_gmem_araddr\(1),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(3),
      O => \could_multi_bursts.addr_buf[5]_i_8_n_0\
    );
\could_multi_bursts.addr_buf[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(2),
      I1 => \^m_axi_gmem_araddr\(0),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(2),
      O => \could_multi_bursts.addr_buf[5]_i_9_n_0\
    );
\could_multi_bursts.addr_buf[61]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(61),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(59),
      O => \could_multi_bursts.addr_buf[61]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[61]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(60),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(58),
      O => \could_multi_bursts.addr_buf[61]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[61]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(59),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(57),
      O => \could_multi_bursts.addr_buf[61]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[61]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(58),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(56),
      O => \could_multi_bursts.addr_buf[61]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => ost_ctrl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_n_0\,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => m_axi_gmem_ARREADY,
      O => \^ost_ctrl_valid\
    );
\could_multi_bursts.addr_buf[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(63),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(61),
      O => \could_multi_bursts.addr_buf[63]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[63]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(62),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(60),
      O => \could_multi_bursts.addr_buf[63]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(6),
      I1 => \could_multi_bursts.first_loop\,
      O => \could_multi_bursts.addr_buf[9]_i_2_n_0\
    );
\could_multi_bursts.addr_buf[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(9),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(7),
      O => \could_multi_bursts.addr_buf[9]_i_3_n_0\
    );
\could_multi_bursts.addr_buf[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(8),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(6),
      O => \could_multi_bursts.addr_buf[9]_i_4_n_0\
    );
\could_multi_bursts.addr_buf[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_addr_buf(7),
      I1 => \could_multi_bursts.first_loop\,
      I2 => \^m_axi_gmem_araddr\(5),
      O => \could_multi_bursts.addr_buf[9]_i_5_n_0\
    );
\could_multi_bursts.addr_buf[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \could_multi_bursts.addr_step\(6),
      I1 => \^m_axi_gmem_araddr\(4),
      I2 => \could_multi_bursts.first_loop\,
      I3 => sect_addr_buf(6),
      O => \could_multi_bursts.addr_buf[9]_i_6_n_0\
    );
\could_multi_bursts.addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[13]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(8),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[13]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(9),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[13]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(10),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[13]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(11),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[9]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[13]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[13]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[13]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[13]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[13]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[17]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(12),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[17]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(13),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[17]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(14),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[17]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(15),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[13]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[17]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[17]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[17]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[17]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[17]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[21]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(16),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[21]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(17),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[21]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(18),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[21]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(19),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[17]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[21]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[21]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[21]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[21]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[21]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[25]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(20),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[25]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(21),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[25]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(22),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[25]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(23),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[21]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[25]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[25]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[25]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[25]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[25]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[29]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(24),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[29]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(25),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[29]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(26),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[29]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(27),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[25]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[29]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[29]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[29]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[29]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[29]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[5]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(0),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[33]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(28),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[33]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(29),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[33]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(30),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[33]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(31),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[33]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[29]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[33]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[33]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[33]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[33]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[33]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[37]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(32),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[37]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(33),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[37]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(34),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[37]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(35),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[37]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[33]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[37]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[37]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[37]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[37]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[37]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[41]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(36),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[41]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(37),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[5]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(1),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[41]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(38),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[41]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(39),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[41]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[37]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[41]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[41]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[41]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[41]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[41]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[45]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(40),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[45]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(41),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[45]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(42),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[45]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(43),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[45]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[41]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[45]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[45]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[45]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[45]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[45]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[49]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(44),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[49]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(45),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[49]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(46),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[49]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(47),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[49]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[45]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[49]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[49]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[49]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[49]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[49]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[5]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(2),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[53]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(48),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[53]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(49),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[53]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(50),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[53]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(51),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[53]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[49]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[53]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[53]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[53]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[53]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[53]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[57]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(52),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[57]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(53),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[57]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(54),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[57]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(55),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[57]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[53]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[57]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[57]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[57]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[57]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[57]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[61]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(56),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[61]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(57),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[5]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(3),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \could_multi_bursts.addr_buf[5]_i_2_n_0\,
      DI(2) => \could_multi_bursts.addr_buf[5]_i_3_n_0\,
      DI(1) => \could_multi_bursts.addr_buf[5]_i_4_n_0\,
      DI(0) => \could_multi_bursts.addr_buf[5]_i_5_n_0\,
      O(3) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[5]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[5]_i_6_n_0\,
      S(2) => \could_multi_bursts.addr_buf[5]_i_7_n_0\,
      S(1) => \could_multi_bursts.addr_buf[5]_i_8_n_0\,
      S(0) => \could_multi_bursts.addr_buf[5]_i_9_n_0\
    );
\could_multi_bursts.addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[61]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(58),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[61]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(59),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[57]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[61]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[61]_i_2_n_0\,
      S(2) => \could_multi_bursts.addr_buf[61]_i_3_n_0\,
      S(1) => \could_multi_bursts.addr_buf[61]_i_4_n_0\,
      S(0) => \could_multi_bursts.addr_buf[61]_i_5_n_0\
    );
\could_multi_bursts.addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[63]_i_2_n_7\,
      Q => \^m_axi_gmem_araddr\(60),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[63]_i_2_n_6\,
      Q => \^m_axi_gmem_araddr\(61),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[63]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[61]_i_1_n_0\,
      CO(3 downto 1) => \NLW_could_multi_bursts.addr_buf_reg[63]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \could_multi_bursts.addr_buf_reg[63]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_could_multi_bursts.addr_buf_reg[63]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \could_multi_bursts.addr_buf_reg[63]_i_2_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[63]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \could_multi_bursts.addr_buf[63]_i_3_n_0\,
      S(0) => \could_multi_bursts.addr_buf[63]_i_4_n_0\
    );
\could_multi_bursts.addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[9]_i_1_n_7\,
      Q => \^m_axi_gmem_araddr\(4),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[9]_i_1_n_6\,
      Q => \^m_axi_gmem_araddr\(5),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[9]_i_1_n_5\,
      Q => \^m_axi_gmem_araddr\(6),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_buf_reg[9]_i_1_n_4\,
      Q => \^m_axi_gmem_araddr\(7),
      R => reset
    );
\could_multi_bursts.addr_buf_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.addr_buf_reg[5]_i_1_n_0\,
      CO(3) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_0\,
      CO(2) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_1\,
      CO(1) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_2\,
      CO(0) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \could_multi_bursts.addr_buf[9]_i_2_n_0\,
      O(3) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_4\,
      O(2) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_5\,
      O(1) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_6\,
      O(0) => \could_multi_bursts.addr_buf_reg[9]_i_1_n_7\,
      S(3) => \could_multi_bursts.addr_buf[9]_i_3_n_0\,
      S(2) => \could_multi_bursts.addr_buf[9]_i_4_n_0\,
      S(1) => \could_multi_bursts.addr_buf[9]_i_5_n_0\,
      S(0) => \could_multi_bursts.addr_buf[9]_i_6_n_0\
    );
\could_multi_bursts.addr_step[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.last_loop_reg_n_0\,
      I1 => \sect_len_buf_reg_n_0_[0]\,
      O => \could_multi_bursts.addr_step[2]_i_1_n_0\
    );
\could_multi_bursts.addr_step[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      I2 => \sect_len_buf_reg_n_0_[1]\,
      O => \could_multi_bursts.addr_step[3]_i_1_n_0\
    );
\could_multi_bursts.addr_step[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \sect_len_buf_reg_n_0_[1]\,
      I2 => \could_multi_bursts.last_loop_reg_n_0\,
      I3 => \sect_len_buf_reg_n_0_[2]\,
      O => \could_multi_bursts.addr_step[4]_i_1_n_0\
    );
\could_multi_bursts.addr_step[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[1]\,
      I1 => \sect_len_buf_reg_n_0_[0]\,
      I2 => \sect_len_buf_reg_n_0_[2]\,
      I3 => \could_multi_bursts.last_loop_reg_n_0\,
      I4 => \sect_len_buf_reg_n_0_[3]\,
      O => \could_multi_bursts.addr_step[5]_i_1_n_0\
    );
\could_multi_bursts.addr_step[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0F0F0F"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \sect_len_buf_reg_n_0_[1]\,
      I2 => \could_multi_bursts.last_loop_reg_n_0\,
      I3 => \sect_len_buf_reg_n_0_[0]\,
      I4 => \sect_len_buf_reg_n_0_[2]\,
      O => \could_multi_bursts.addr_step[6]_i_1_n_0\
    );
\could_multi_bursts.addr_step_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step[2]_i_1_n_0\,
      Q => \could_multi_bursts.addr_step\(2),
      R => reset
    );
\could_multi_bursts.addr_step_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step[3]_i_1_n_0\,
      Q => \could_multi_bursts.addr_step\(3),
      R => reset
    );
\could_multi_bursts.addr_step_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step[4]_i_1_n_0\,
      Q => \could_multi_bursts.addr_step\(4),
      R => reset
    );
\could_multi_bursts.addr_step_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step[5]_i_1_n_0\,
      Q => \could_multi_bursts.addr_step\(5),
      R => reset
    );
\could_multi_bursts.addr_step_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.addr_step[6]_i_1_n_0\,
      Q => \could_multi_bursts.addr_step\(6),
      R => reset
    );
\could_multi_bursts.burst_valid_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0EA"
    )
        port map (
      I0 => \^could_multi_bursts.burst_valid_reg_0\,
      I1 => \could_multi_bursts.sect_handling_reg_n_0\,
      I2 => ost_ctrl_ready,
      I3 => m_axi_gmem_ARREADY,
      O => \could_multi_bursts.burst_valid_i_2_n_0\
    );
\could_multi_bursts.burst_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.burst_valid_i_2_n_0\,
      Q => \^could_multi_bursts.burst_valid_reg_0\,
      R => reset
    );
\could_multi_bursts.first_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => p_16_in,
      Q => \could_multi_bursts.first_loop\,
      R => reset
    );
\could_multi_bursts.last_loop_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(2),
      I2 => \could_multi_bursts.last_loop_i_2_n_0\,
      I3 => p_16_in,
      I4 => \could_multi_bursts.last_loop_i_3_n_0\,
      O => \could_multi_bursts.last_loop_i_1_n_0\
    );
\could_multi_bursts.last_loop_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      I3 => p_0_in(1),
      O => \could_multi_bursts.last_loop_i_2_n_0\
    );
\could_multi_bursts.last_loop_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      I5 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      O => \could_multi_bursts.last_loop_i_3_n_0\
    );
\could_multi_bursts.last_loop_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.last_loop_i_1_n_0\,
      Q => \could_multi_bursts.last_loop_reg_n_0\,
      R => reset
    );
\could_multi_bursts.len_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[0]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.len_tmp\(0)
    );
\could_multi_bursts.len_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[1]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.len_tmp\(1)
    );
\could_multi_bursts.len_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[2]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.len_tmp\(2)
    );
\could_multi_bursts.len_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sect_len_buf_reg_n_0_[3]\,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => \could_multi_bursts.len_tmp\(3)
    );
\could_multi_bursts.len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.len_tmp\(0),
      Q => m_axi_gmem_ARLEN(0),
      R => reset
    );
\could_multi_bursts.len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.len_tmp\(1),
      Q => m_axi_gmem_ARLEN(1),
      R => reset
    );
\could_multi_bursts.len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.len_tmp\(2),
      Q => m_axi_gmem_ARLEN(2),
      R => reset
    );
\could_multi_bursts.len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ost_ctrl_valid\,
      D => \could_multi_bursts.len_tmp\(3),
      Q => m_axi_gmem_ARLEN(3),
      R => reset
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_16_in,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      O => \could_multi_bursts.loop_cnt[0]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(4),
      I1 => \single_sect__18\,
      I2 => end_from_4k(4),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(4),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => p_16_in,
      I3 => p_0_in(1),
      O => \could_multi_bursts.loop_cnt[1]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(5),
      I1 => \single_sect__18\,
      I2 => end_from_4k(5),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(5),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA900A9"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I3 => p_16_in,
      I4 => p_0_in(2),
      O => \could_multi_bursts.loop_cnt[2]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(6),
      I1 => \single_sect__18\,
      I2 => end_from_4k(6),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(6),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA90000AAA9"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I4 => p_16_in,
      I5 => p_0_in(3),
      O => \could_multi_bursts.loop_cnt[3]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(7),
      I1 => \single_sect__18\,
      I2 => end_from_4k(7),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(7),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      I1 => \could_multi_bursts.loop_cnt[4]_i_2_n_0\,
      I2 => p_16_in,
      I3 => p_0_in(4),
      O => \could_multi_bursts.loop_cnt[4]_i_1_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      O => \could_multi_bursts.loop_cnt[4]_i_2_n_0\
    );
\could_multi_bursts.loop_cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(8),
      I1 => \single_sect__18\,
      I2 => end_from_4k(8),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(8),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFAA00AA"
    )
        port map (
      I0 => req_handling_reg_n_0,
      I1 => m_axi_gmem_ARREADY,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => \could_multi_bursts.sect_handling_reg_n_0\,
      I4 => ost_ctrl_ready,
      O => \could_multi_bursts.last_loop\
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      I1 => \could_multi_bursts.loop_cnt[5]_i_3_n_0\,
      I2 => p_16_in,
      I3 => p_0_in(5),
      O => \could_multi_bursts.loop_cnt[5]_i_2_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      I1 => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      I2 => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      I3 => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      I4 => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      O => \could_multi_bursts.loop_cnt[5]_i_3_n_0\
    );
\could_multi_bursts.loop_cnt[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(9),
      I1 => \single_sect__18\,
      I2 => end_from_4k(9),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(9),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[0]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[0]\,
      R => reset
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[1]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[1]\,
      R => reset
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[2]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[2]\,
      R => reset
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[3]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[3]\,
      R => reset
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[4]_i_1_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[4]\,
      R => reset
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.last_loop\,
      D => \could_multi_bursts.loop_cnt[5]_i_2_n_0\,
      Q => \could_multi_bursts.loop_cnt_reg_n_0_[5]\,
      R => reset
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44C4CCCC"
    )
        port map (
      I0 => ost_ctrl_ready,
      I1 => \could_multi_bursts.sect_handling_reg_n_0\,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => m_axi_gmem_ARREADY,
      I4 => \could_multi_bursts.last_loop_reg_n_0\,
      I5 => req_handling_reg_n_0,
      O => \could_multi_bursts.sect_handling_i_1_n_0\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \could_multi_bursts.sect_handling_i_1_n_0\,
      Q => \could_multi_bursts.sect_handling_reg_n_0\,
      R => reset
    );
\end_from_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_150,
      Q => end_from_4k(0),
      R => reset
    );
\end_from_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_149,
      Q => end_from_4k(1),
      R => reset
    );
\end_from_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_148,
      Q => end_from_4k(2),
      R => reset
    );
\end_from_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_147,
      Q => end_from_4k(3),
      R => reset
    );
\end_from_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_146,
      Q => end_from_4k(4),
      R => reset
    );
\end_from_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_145,
      Q => end_from_4k(5),
      R => reset
    );
\end_from_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_144,
      Q => end_from_4k(6),
      R => reset
    );
\end_from_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_143,
      Q => end_from_4k(7),
      R => reset
    );
\end_from_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_142,
      Q => end_from_4k(8),
      R => reset
    );
\end_from_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_141,
      Q => end_from_4k(9),
      R => reset
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A000000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.dout_reg[0]\,
      I1 => m_axi_gmem_ARREADY,
      I2 => \^could_multi_bursts.burst_valid_reg_0\,
      I3 => \could_multi_bursts.sect_handling_reg_n_0\,
      I4 => ost_ctrl_ready,
      O => we
    );
\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => last_sect_buf,
      I1 => \could_multi_bursts.last_loop_reg_n_0\,
      O => ost_ctrl_info
    );
first_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => next_req,
      Q => first_sect_reg_n_0,
      R => reset
    );
last_sect_buf_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \single_sect__18\,
      I1 => last_sect_reg_n_0,
      O => last_sect_tmp
    );
last_sect_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => last_sect_tmp,
      Q => last_sect_buf,
      R => reset
    );
last_sect_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => sect_total(10),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(10),
      I3 => sect_total(11),
      I4 => sect_total_buf_reg(11),
      I5 => last_sect_i_13_n_0,
      O => last_sect_i_10_n_0
    );
last_sect_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sect_total_buf_reg(4),
      I1 => sect_total(4),
      I2 => sect_total_buf_reg(3),
      I3 => first_sect_reg_n_0,
      I4 => sect_total(3),
      O => last_sect_i_11_n_0
    );
last_sect_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(15),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(15),
      O => last_sect_i_12_n_0
    );
last_sect_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(13),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(13),
      O => last_sect_i_13_n_0
    );
last_sect_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => last_sect_i_3_n_0,
      I1 => last_sect_i_4_n_0,
      I2 => last_sect_i_5_n_0,
      I3 => last_sect_i_6_n_0,
      I4 => p_16_in,
      I5 => last_sect_reg_n_0,
      O => last_sect_i_2_n_0
    );
last_sect_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => sect_total_buf_reg(6),
      I1 => sect_total_buf_reg(7),
      I2 => sect_total_buf_reg(2),
      I3 => sect_total_buf_reg(1),
      I4 => first_sect_reg_n_0,
      I5 => last_sect_i_7_n_0,
      O => last_sect_i_3_n_0
    );
last_sect_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002020000A202A"
    )
        port map (
      I0 => last_sect_i_8_n_0,
      I1 => sect_total(8),
      I2 => first_sect_reg_n_0,
      I3 => sect_total_buf_reg(8),
      I4 => sect_total(9),
      I5 => sect_total_buf_reg(9),
      O => last_sect_i_4_n_0
    );
last_sect_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000200020002AA"
    )
        port map (
      I0 => last_sect_i_9_n_0,
      I1 => sect_total(17),
      I2 => sect_total(16),
      I3 => first_sect_reg_n_0,
      I4 => sect_total_buf_reg(17),
      I5 => sect_total_buf_reg(16),
      O => last_sect_i_5_n_0
    );
last_sect_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000200020002AA"
    )
        port map (
      I0 => last_sect_i_10_n_0,
      I1 => sect_total(14),
      I2 => sect_total(12),
      I3 => first_sect_reg_n_0,
      I4 => sect_total_buf_reg(14),
      I5 => sect_total_buf_reg(12),
      O => last_sect_i_6_n_0
    );
last_sect_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => sect_total(1),
      I2 => sect_total(2),
      I3 => sect_total(7),
      I4 => sect_total(6),
      O => last_sect_i_7_n_0
    );
last_sect_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008830B800000000"
    )
        port map (
      I0 => sect_total(0),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(0),
      I3 => sect_total(5),
      I4 => sect_total_buf_reg(5),
      I5 => last_sect_i_11_n_0,
      O => last_sect_i_8_n_0
    );
last_sect_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => sect_total(19),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(19),
      I3 => sect_total(18),
      I4 => sect_total_buf_reg(18),
      I5 => last_sect_i_12_n_0,
      O => last_sect_i_9_n_0
    );
last_sect_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_120,
      Q => last_sect_reg_n_0,
      R => '0'
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => sect_cnt(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(4 downto 1),
      S(3 downto 0) => sect_cnt(4 downto 1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(8 downto 5),
      S(3 downto 0) => sect_cnt(8 downto 5)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(12 downto 9),
      S(3 downto 0) => sect_cnt(12 downto 9)
    );
\plusOp_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__9_n_0\,
      CO(3) => \plusOp_carry__10_n_0\,
      CO(2) => \plusOp_carry__10_n_1\,
      CO(1) => \plusOp_carry__10_n_2\,
      CO(0) => \plusOp_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(48 downto 45),
      S(3 downto 0) => sect_cnt(48 downto 45)
    );
\plusOp_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__10_n_0\,
      CO(3 downto 2) => \NLW_plusOp_carry__11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_carry__11_n_2\,
      CO(0) => \plusOp_carry__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_carry__11_O_UNCONNECTED\(3),
      O(2 downto 0) => plusOp(51 downto 49),
      S(3) => '0',
      S(2 downto 0) => sect_cnt(51 downto 49)
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \plusOp_carry__2_n_1\,
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(16 downto 13),
      S(3 downto 0) => sect_cnt(16 downto 13)
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_0\,
      CO(3) => \plusOp_carry__3_n_0\,
      CO(2) => \plusOp_carry__3_n_1\,
      CO(1) => \plusOp_carry__3_n_2\,
      CO(0) => \plusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(20 downto 17),
      S(3 downto 0) => sect_cnt(20 downto 17)
    );
\plusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__3_n_0\,
      CO(3) => \plusOp_carry__4_n_0\,
      CO(2) => \plusOp_carry__4_n_1\,
      CO(1) => \plusOp_carry__4_n_2\,
      CO(0) => \plusOp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(24 downto 21),
      S(3 downto 0) => sect_cnt(24 downto 21)
    );
\plusOp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__4_n_0\,
      CO(3) => \plusOp_carry__5_n_0\,
      CO(2) => \plusOp_carry__5_n_1\,
      CO(1) => \plusOp_carry__5_n_2\,
      CO(0) => \plusOp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(28 downto 25),
      S(3 downto 0) => sect_cnt(28 downto 25)
    );
\plusOp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__5_n_0\,
      CO(3) => \plusOp_carry__6_n_0\,
      CO(2) => \plusOp_carry__6_n_1\,
      CO(1) => \plusOp_carry__6_n_2\,
      CO(0) => \plusOp_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(32 downto 29),
      S(3 downto 0) => sect_cnt(32 downto 29)
    );
\plusOp_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__6_n_0\,
      CO(3) => \plusOp_carry__7_n_0\,
      CO(2) => \plusOp_carry__7_n_1\,
      CO(1) => \plusOp_carry__7_n_2\,
      CO(0) => \plusOp_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(36 downto 33),
      S(3 downto 0) => sect_cnt(36 downto 33)
    );
\plusOp_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__7_n_0\,
      CO(3) => \plusOp_carry__8_n_0\,
      CO(2) => \plusOp_carry__8_n_1\,
      CO(1) => \plusOp_carry__8_n_2\,
      CO(0) => \plusOp_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(40 downto 37),
      S(3 downto 0) => sect_cnt(40 downto 37)
    );
\plusOp_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__8_n_0\,
      CO(3) => \plusOp_carry__9_n_0\,
      CO(2) => \plusOp_carry__9_n_1\,
      CO(1) => \plusOp_carry__9_n_2\,
      CO(0) => \plusOp_carry__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => plusOp(44 downto 41),
      S(3 downto 0) => sect_cnt(44 downto 41)
    );
req_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rs_req_n_119,
      Q => req_handling_reg_n_0,
      R => reset
    );
rs_req: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice__parameterized1\
     port map (
      D(65 downto 0) => D(65 downto 0),
      E(0) => next_req,
      Q(19 downto 0) => sect_total(19 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \data_p1_reg[63]_0\(61) => rs_req_n_56,
      \data_p1_reg[63]_0\(60) => rs_req_n_57,
      \data_p1_reg[63]_0\(59) => rs_req_n_58,
      \data_p1_reg[63]_0\(58) => rs_req_n_59,
      \data_p1_reg[63]_0\(57) => rs_req_n_60,
      \data_p1_reg[63]_0\(56) => rs_req_n_61,
      \data_p1_reg[63]_0\(55) => rs_req_n_62,
      \data_p1_reg[63]_0\(54) => rs_req_n_63,
      \data_p1_reg[63]_0\(53) => rs_req_n_64,
      \data_p1_reg[63]_0\(52) => rs_req_n_65,
      \data_p1_reg[63]_0\(51) => rs_req_n_66,
      \data_p1_reg[63]_0\(50) => rs_req_n_67,
      \data_p1_reg[63]_0\(49) => rs_req_n_68,
      \data_p1_reg[63]_0\(48) => rs_req_n_69,
      \data_p1_reg[63]_0\(47) => rs_req_n_70,
      \data_p1_reg[63]_0\(46) => rs_req_n_71,
      \data_p1_reg[63]_0\(45) => rs_req_n_72,
      \data_p1_reg[63]_0\(44) => rs_req_n_73,
      \data_p1_reg[63]_0\(43) => rs_req_n_74,
      \data_p1_reg[63]_0\(42) => rs_req_n_75,
      \data_p1_reg[63]_0\(41) => rs_req_n_76,
      \data_p1_reg[63]_0\(40) => rs_req_n_77,
      \data_p1_reg[63]_0\(39) => rs_req_n_78,
      \data_p1_reg[63]_0\(38) => rs_req_n_79,
      \data_p1_reg[63]_0\(37) => rs_req_n_80,
      \data_p1_reg[63]_0\(36) => rs_req_n_81,
      \data_p1_reg[63]_0\(35) => rs_req_n_82,
      \data_p1_reg[63]_0\(34) => rs_req_n_83,
      \data_p1_reg[63]_0\(33) => rs_req_n_84,
      \data_p1_reg[63]_0\(32) => rs_req_n_85,
      \data_p1_reg[63]_0\(31) => rs_req_n_86,
      \data_p1_reg[63]_0\(30) => rs_req_n_87,
      \data_p1_reg[63]_0\(29) => rs_req_n_88,
      \data_p1_reg[63]_0\(28) => rs_req_n_89,
      \data_p1_reg[63]_0\(27) => rs_req_n_90,
      \data_p1_reg[63]_0\(26) => rs_req_n_91,
      \data_p1_reg[63]_0\(25) => rs_req_n_92,
      \data_p1_reg[63]_0\(24) => rs_req_n_93,
      \data_p1_reg[63]_0\(23) => rs_req_n_94,
      \data_p1_reg[63]_0\(22) => rs_req_n_95,
      \data_p1_reg[63]_0\(21) => rs_req_n_96,
      \data_p1_reg[63]_0\(20) => rs_req_n_97,
      \data_p1_reg[63]_0\(19) => rs_req_n_98,
      \data_p1_reg[63]_0\(18) => rs_req_n_99,
      \data_p1_reg[63]_0\(17) => rs_req_n_100,
      \data_p1_reg[63]_0\(16) => rs_req_n_101,
      \data_p1_reg[63]_0\(15) => rs_req_n_102,
      \data_p1_reg[63]_0\(14) => rs_req_n_103,
      \data_p1_reg[63]_0\(13) => rs_req_n_104,
      \data_p1_reg[63]_0\(12) => rs_req_n_105,
      \data_p1_reg[63]_0\(11) => rs_req_n_106,
      \data_p1_reg[63]_0\(10) => rs_req_n_107,
      \data_p1_reg[63]_0\(9) => rs_req_n_108,
      \data_p1_reg[63]_0\(8) => rs_req_n_109,
      \data_p1_reg[63]_0\(7) => rs_req_n_110,
      \data_p1_reg[63]_0\(6) => rs_req_n_111,
      \data_p1_reg[63]_0\(5) => rs_req_n_112,
      \data_p1_reg[63]_0\(4) => rs_req_n_113,
      \data_p1_reg[63]_0\(3) => rs_req_n_114,
      \data_p1_reg[63]_0\(2) => rs_req_n_115,
      \data_p1_reg[63]_0\(1) => rs_req_n_116,
      \data_p1_reg[63]_0\(0) => rs_req_n_117,
      \data_p1_reg[81]_0\(19 downto 0) => SHIFT_RIGHT(19 downto 0),
      \data_p1_reg[81]_1\(9) => rs_req_n_141,
      \data_p1_reg[81]_1\(8) => rs_req_n_142,
      \data_p1_reg[81]_1\(7) => rs_req_n_143,
      \data_p1_reg[81]_1\(6) => rs_req_n_144,
      \data_p1_reg[81]_1\(5) => rs_req_n_145,
      \data_p1_reg[81]_1\(4) => rs_req_n_146,
      \data_p1_reg[81]_1\(3) => rs_req_n_147,
      \data_p1_reg[81]_1\(2) => rs_req_n_148,
      \data_p1_reg[81]_1\(1) => rs_req_n_149,
      \data_p1_reg[81]_1\(0) => rs_req_n_150,
      \data_p1_reg[81]_2\(9) => rs_req_n_151,
      \data_p1_reg[81]_2\(8) => rs_req_n_152,
      \data_p1_reg[81]_2\(7) => rs_req_n_153,
      \data_p1_reg[81]_2\(6) => rs_req_n_154,
      \data_p1_reg[81]_2\(5) => rs_req_n_155,
      \data_p1_reg[81]_2\(4) => rs_req_n_156,
      \data_p1_reg[81]_2\(3) => rs_req_n_157,
      \data_p1_reg[81]_2\(2) => rs_req_n_158,
      \data_p1_reg[81]_2\(1) => rs_req_n_159,
      \data_p1_reg[81]_2\(0) => rs_req_n_160,
      \data_p2_reg[81]_0\(0) => E(0),
      if_full_n => if_full_n,
      last_sect_reg => last_sect_i_2_n_0,
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      ost_ctrl_ready => ost_ctrl_ready,
      p_16_in => p_16_in,
      plusOp(50 downto 0) => plusOp(51 downto 1),
      req_handling_reg => last_sect_reg_n_0,
      reset => reset,
      s_ready_t_reg_0 => s_ready_t_reg,
      s_ready_t_reg_1 => s_ready_t_reg_0,
      \sect_cnt_reg[0]\(0) => sect_cnt(0),
      \sect_total_buf_reg[19]\ => req_handling_reg_n_0,
      \sect_total_buf_reg[19]_0\ => \^could_multi_bursts.burst_valid_reg_0\,
      \sect_total_buf_reg[19]_1\ => \could_multi_bursts.last_loop_reg_n_0\,
      \sect_total_buf_reg[19]_2\ => \could_multi_bursts.sect_handling_reg_n_0\,
      \single_sect__18\ => \single_sect__18\,
      \state_reg[0]_0\(51) => rs_req_n_4,
      \state_reg[0]_0\(50) => rs_req_n_5,
      \state_reg[0]_0\(49) => rs_req_n_6,
      \state_reg[0]_0\(48) => rs_req_n_7,
      \state_reg[0]_0\(47) => rs_req_n_8,
      \state_reg[0]_0\(46) => rs_req_n_9,
      \state_reg[0]_0\(45) => rs_req_n_10,
      \state_reg[0]_0\(44) => rs_req_n_11,
      \state_reg[0]_0\(43) => rs_req_n_12,
      \state_reg[0]_0\(42) => rs_req_n_13,
      \state_reg[0]_0\(41) => rs_req_n_14,
      \state_reg[0]_0\(40) => rs_req_n_15,
      \state_reg[0]_0\(39) => rs_req_n_16,
      \state_reg[0]_0\(38) => rs_req_n_17,
      \state_reg[0]_0\(37) => rs_req_n_18,
      \state_reg[0]_0\(36) => rs_req_n_19,
      \state_reg[0]_0\(35) => rs_req_n_20,
      \state_reg[0]_0\(34) => rs_req_n_21,
      \state_reg[0]_0\(33) => rs_req_n_22,
      \state_reg[0]_0\(32) => rs_req_n_23,
      \state_reg[0]_0\(31) => rs_req_n_24,
      \state_reg[0]_0\(30) => rs_req_n_25,
      \state_reg[0]_0\(29) => rs_req_n_26,
      \state_reg[0]_0\(28) => rs_req_n_27,
      \state_reg[0]_0\(27) => rs_req_n_28,
      \state_reg[0]_0\(26) => rs_req_n_29,
      \state_reg[0]_0\(25) => rs_req_n_30,
      \state_reg[0]_0\(24) => rs_req_n_31,
      \state_reg[0]_0\(23) => rs_req_n_32,
      \state_reg[0]_0\(22) => rs_req_n_33,
      \state_reg[0]_0\(21) => rs_req_n_34,
      \state_reg[0]_0\(20) => rs_req_n_35,
      \state_reg[0]_0\(19) => rs_req_n_36,
      \state_reg[0]_0\(18) => rs_req_n_37,
      \state_reg[0]_0\(17) => rs_req_n_38,
      \state_reg[0]_0\(16) => rs_req_n_39,
      \state_reg[0]_0\(15) => rs_req_n_40,
      \state_reg[0]_0\(14) => rs_req_n_41,
      \state_reg[0]_0\(13) => rs_req_n_42,
      \state_reg[0]_0\(12) => rs_req_n_43,
      \state_reg[0]_0\(11) => rs_req_n_44,
      \state_reg[0]_0\(10) => rs_req_n_45,
      \state_reg[0]_0\(9) => rs_req_n_46,
      \state_reg[0]_0\(8) => rs_req_n_47,
      \state_reg[0]_0\(7) => rs_req_n_48,
      \state_reg[0]_0\(6) => rs_req_n_49,
      \state_reg[0]_0\(5) => rs_req_n_50,
      \state_reg[0]_0\(4) => rs_req_n_51,
      \state_reg[0]_0\(3) => rs_req_n_52,
      \state_reg[0]_0\(2) => rs_req_n_53,
      \state_reg[0]_0\(1) => rs_req_n_54,
      \state_reg[0]_0\(0) => rs_req_n_55,
      \state_reg[0]_1\(0) => first_sect,
      \state_reg[0]_2\ => rs_req_n_119,
      \state_reg[0]_3\ => rs_req_n_120
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => p_16_in,
      I2 => ap_rst_n,
      O => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[12]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(0),
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[13]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(1),
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[14]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(2),
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[15]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(3),
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[16]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(4),
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[17]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(5),
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[18]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(6),
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[19]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(7),
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[20]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(8),
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[21]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(9),
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[22]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(10),
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[23]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(11),
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[24]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(12),
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[25]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(13),
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[26]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(14),
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[27]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(15),
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[28]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(16),
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[29]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(17),
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[30]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(18),
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[31]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(19),
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[32]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(20),
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[33]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(21),
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[34]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(22),
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[35]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(23),
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[36]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(24),
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[37]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(25),
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[38]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(26),
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[39]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(27),
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[40]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(28),
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[41]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(29),
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[42]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(30),
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[43]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(31),
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[44]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(32),
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[45]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(33),
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[46]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(34),
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[47]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(35),
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[48]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(36),
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[49]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(37),
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[50]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(38),
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[51]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(39),
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[52]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(40),
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[53]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(41),
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[54]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(42),
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[55]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(43),
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[56]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(44),
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[57]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(45),
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[58]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(46),
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[59]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(47),
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[60]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(48),
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[61]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(49),
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[62]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(50),
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_reg_n_0_[63]\,
      I1 => first_sect_reg_n_0,
      I2 => sect_cnt(51),
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect_reg_n_0,
      I1 => \start_addr_reg_n_0_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(10),
      Q => sect_addr_buf(10),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(11),
      Q => sect_addr_buf(11),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(12),
      Q => sect_addr_buf(12),
      R => reset
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(13),
      Q => sect_addr_buf(13),
      R => reset
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(14),
      Q => sect_addr_buf(14),
      R => reset
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(15),
      Q => sect_addr_buf(15),
      R => reset
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(16),
      Q => sect_addr_buf(16),
      R => reset
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(17),
      Q => sect_addr_buf(17),
      R => reset
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(18),
      Q => sect_addr_buf(18),
      R => reset
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(19),
      Q => sect_addr_buf(19),
      R => reset
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(20),
      Q => sect_addr_buf(20),
      R => reset
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(21),
      Q => sect_addr_buf(21),
      R => reset
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(22),
      Q => sect_addr_buf(22),
      R => reset
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(23),
      Q => sect_addr_buf(23),
      R => reset
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(24),
      Q => sect_addr_buf(24),
      R => reset
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(25),
      Q => sect_addr_buf(25),
      R => reset
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(26),
      Q => sect_addr_buf(26),
      R => reset
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(27),
      Q => sect_addr_buf(27),
      R => reset
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(28),
      Q => sect_addr_buf(28),
      R => reset
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(29),
      Q => sect_addr_buf(29),
      R => reset
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(2),
      Q => sect_addr_buf(2),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(30),
      Q => sect_addr_buf(30),
      R => reset
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(31),
      Q => sect_addr_buf(31),
      R => reset
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(32),
      Q => sect_addr_buf(32),
      R => reset
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(33),
      Q => sect_addr_buf(33),
      R => reset
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(34),
      Q => sect_addr_buf(34),
      R => reset
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(35),
      Q => sect_addr_buf(35),
      R => reset
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(36),
      Q => sect_addr_buf(36),
      R => reset
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(37),
      Q => sect_addr_buf(37),
      R => reset
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(38),
      Q => sect_addr_buf(38),
      R => reset
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(39),
      Q => sect_addr_buf(39),
      R => reset
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(3),
      Q => sect_addr_buf(3),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(40),
      Q => sect_addr_buf(40),
      R => reset
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(41),
      Q => sect_addr_buf(41),
      R => reset
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(42),
      Q => sect_addr_buf(42),
      R => reset
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(43),
      Q => sect_addr_buf(43),
      R => reset
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(44),
      Q => sect_addr_buf(44),
      R => reset
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(45),
      Q => sect_addr_buf(45),
      R => reset
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(46),
      Q => sect_addr_buf(46),
      R => reset
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(47),
      Q => sect_addr_buf(47),
      R => reset
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(48),
      Q => sect_addr_buf(48),
      R => reset
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(49),
      Q => sect_addr_buf(49),
      R => reset
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(4),
      Q => sect_addr_buf(4),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(50),
      Q => sect_addr_buf(50),
      R => reset
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(51),
      Q => sect_addr_buf(51),
      R => reset
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(52),
      Q => sect_addr_buf(52),
      R => reset
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(53),
      Q => sect_addr_buf(53),
      R => reset
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(54),
      Q => sect_addr_buf(54),
      R => reset
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(55),
      Q => sect_addr_buf(55),
      R => reset
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(56),
      Q => sect_addr_buf(56),
      R => reset
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(57),
      Q => sect_addr_buf(57),
      R => reset
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(58),
      Q => sect_addr_buf(58),
      R => reset
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(59),
      Q => sect_addr_buf(59),
      R => reset
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(5),
      Q => sect_addr_buf(5),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(60),
      Q => sect_addr_buf(60),
      R => reset
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(61),
      Q => sect_addr_buf(61),
      R => reset
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(62),
      Q => sect_addr_buf(62),
      R => reset
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(63),
      Q => sect_addr_buf(63),
      R => reset
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(6),
      Q => sect_addr_buf(6),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(7),
      Q => sect_addr_buf(7),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(8),
      Q => sect_addr_buf(8),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => sect_addr(9),
      Q => sect_addr_buf(9),
      R => \sect_addr_buf[11]_i_1_n_0\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_55,
      Q => sect_cnt(0),
      R => reset
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_45,
      Q => sect_cnt(10),
      R => reset
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_44,
      Q => sect_cnt(11),
      R => reset
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_43,
      Q => sect_cnt(12),
      R => reset
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_42,
      Q => sect_cnt(13),
      R => reset
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_41,
      Q => sect_cnt(14),
      R => reset
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_40,
      Q => sect_cnt(15),
      R => reset
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_39,
      Q => sect_cnt(16),
      R => reset
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_38,
      Q => sect_cnt(17),
      R => reset
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_37,
      Q => sect_cnt(18),
      R => reset
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_36,
      Q => sect_cnt(19),
      R => reset
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_54,
      Q => sect_cnt(1),
      R => reset
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_35,
      Q => sect_cnt(20),
      R => reset
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_34,
      Q => sect_cnt(21),
      R => reset
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_33,
      Q => sect_cnt(22),
      R => reset
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_32,
      Q => sect_cnt(23),
      R => reset
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_31,
      Q => sect_cnt(24),
      R => reset
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_30,
      Q => sect_cnt(25),
      R => reset
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_29,
      Q => sect_cnt(26),
      R => reset
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_28,
      Q => sect_cnt(27),
      R => reset
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_27,
      Q => sect_cnt(28),
      R => reset
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_26,
      Q => sect_cnt(29),
      R => reset
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_53,
      Q => sect_cnt(2),
      R => reset
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_25,
      Q => sect_cnt(30),
      R => reset
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_24,
      Q => sect_cnt(31),
      R => reset
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_23,
      Q => sect_cnt(32),
      R => reset
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_22,
      Q => sect_cnt(33),
      R => reset
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_21,
      Q => sect_cnt(34),
      R => reset
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_20,
      Q => sect_cnt(35),
      R => reset
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_19,
      Q => sect_cnt(36),
      R => reset
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_18,
      Q => sect_cnt(37),
      R => reset
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_17,
      Q => sect_cnt(38),
      R => reset
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_16,
      Q => sect_cnt(39),
      R => reset
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_52,
      Q => sect_cnt(3),
      R => reset
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_15,
      Q => sect_cnt(40),
      R => reset
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_14,
      Q => sect_cnt(41),
      R => reset
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_13,
      Q => sect_cnt(42),
      R => reset
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_12,
      Q => sect_cnt(43),
      R => reset
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_11,
      Q => sect_cnt(44),
      R => reset
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_10,
      Q => sect_cnt(45),
      R => reset
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_9,
      Q => sect_cnt(46),
      R => reset
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_8,
      Q => sect_cnt(47),
      R => reset
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_7,
      Q => sect_cnt(48),
      R => reset
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_6,
      Q => sect_cnt(49),
      R => reset
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_51,
      Q => sect_cnt(4),
      R => reset
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_5,
      Q => sect_cnt(50),
      R => reset
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_4,
      Q => sect_cnt(51),
      R => reset
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_50,
      Q => sect_cnt(5),
      R => reset
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_49,
      Q => sect_cnt(6),
      R => reset
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_48,
      Q => sect_cnt(7),
      R => reset
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_47,
      Q => sect_cnt(8),
      R => reset
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => first_sect,
      D => rs_req_n_46,
      Q => sect_cnt(9),
      R => reset
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(0),
      I1 => \single_sect__18\,
      I2 => end_from_4k(0),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(0),
      O => \sect_len_buf[0]_i_1_n_0\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(1),
      I1 => \single_sect__18\,
      I2 => end_from_4k(1),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(1),
      O => \sect_len_buf[1]_i_1_n_0\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(2),
      I1 => \single_sect__18\,
      I2 => end_from_4k(2),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(2),
      O => \sect_len_buf[2]_i_1_n_0\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB888BB"
    )
        port map (
      I0 => beat_len(3),
      I1 => \single_sect__18\,
      I2 => end_from_4k(3),
      I3 => first_sect_reg_n_0,
      I4 => last_sect_reg_n_0,
      I5 => start_to_4k(3),
      O => \sect_len_buf[3]_i_1_n_0\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_len_buf[0]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[0]\,
      R => reset
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_len_buf[1]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[1]\,
      R => reset
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_len_buf[2]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[2]\,
      R => reset
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_len_buf[3]_i_1_n_0\,
      Q => \sect_len_buf_reg_n_0_[3]\,
      R => reset
    );
\sect_total_buf[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(3),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(3),
      O => \sect_total_buf[0]_i_2_n_0\
    );
\sect_total_buf[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(2),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(2),
      O => \sect_total_buf[0]_i_3_n_0\
    );
\sect_total_buf[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(1),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(1),
      O => \sect_total_buf[0]_i_4_n_0\
    );
\sect_total_buf[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(0),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(0),
      O => \sect_total_buf[0]_i_5_n_0\
    );
\sect_total_buf[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(15),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(15),
      O => \sect_total_buf[12]_i_2_n_0\
    );
\sect_total_buf[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(14),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(14),
      O => \sect_total_buf[12]_i_3_n_0\
    );
\sect_total_buf[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(13),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(13),
      O => \sect_total_buf[12]_i_4_n_0\
    );
\sect_total_buf[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(12),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(12),
      O => \sect_total_buf[12]_i_5_n_0\
    );
\sect_total_buf[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(19),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(19),
      O => \sect_total_buf[16]_i_2_n_0\
    );
\sect_total_buf[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(18),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(18),
      O => \sect_total_buf[16]_i_3_n_0\
    );
\sect_total_buf[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(17),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(17),
      O => \sect_total_buf[16]_i_4_n_0\
    );
\sect_total_buf[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(16),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(16),
      O => \sect_total_buf[16]_i_5_n_0\
    );
\sect_total_buf[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(7),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(7),
      O => \sect_total_buf[4]_i_2_n_0\
    );
\sect_total_buf[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(6),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(6),
      O => \sect_total_buf[4]_i_3_n_0\
    );
\sect_total_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(5),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(5),
      O => \sect_total_buf[4]_i_4_n_0\
    );
\sect_total_buf[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(4),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(4),
      O => \sect_total_buf[4]_i_5_n_0\
    );
\sect_total_buf[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(11),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(11),
      O => \sect_total_buf[8]_i_2_n_0\
    );
\sect_total_buf[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(10),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(10),
      O => \sect_total_buf[8]_i_3_n_0\
    );
\sect_total_buf[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(9),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(9),
      O => \sect_total_buf[8]_i_4_n_0\
    );
\sect_total_buf[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sect_total(8),
      I1 => first_sect_reg_n_0,
      I2 => sect_total_buf_reg(8),
      O => \sect_total_buf[8]_i_5_n_0\
    );
\sect_total_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[0]_i_1_n_7\,
      Q => sect_total_buf_reg(0),
      R => reset
    );
\sect_total_buf_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sect_total_buf_reg[0]_i_1_n_0\,
      CO(2) => \sect_total_buf_reg[0]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[0]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[0]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[0]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[0]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[0]_i_1_n_7\,
      S(3) => \sect_total_buf[0]_i_2_n_0\,
      S(2) => \sect_total_buf[0]_i_3_n_0\,
      S(1) => \sect_total_buf[0]_i_4_n_0\,
      S(0) => \sect_total_buf[0]_i_5_n_0\
    );
\sect_total_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[8]_i_1_n_5\,
      Q => sect_total_buf_reg(10),
      R => reset
    );
\sect_total_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[8]_i_1_n_4\,
      Q => sect_total_buf_reg(11),
      R => reset
    );
\sect_total_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[12]_i_1_n_7\,
      Q => sect_total_buf_reg(12),
      R => reset
    );
\sect_total_buf_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[8]_i_1_n_0\,
      CO(3) => \sect_total_buf_reg[12]_i_1_n_0\,
      CO(2) => \sect_total_buf_reg[12]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[12]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[12]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[12]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[12]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[12]_i_1_n_7\,
      S(3) => \sect_total_buf[12]_i_2_n_0\,
      S(2) => \sect_total_buf[12]_i_3_n_0\,
      S(1) => \sect_total_buf[12]_i_4_n_0\,
      S(0) => \sect_total_buf[12]_i_5_n_0\
    );
\sect_total_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[12]_i_1_n_6\,
      Q => sect_total_buf_reg(13),
      R => reset
    );
\sect_total_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[12]_i_1_n_5\,
      Q => sect_total_buf_reg(14),
      R => reset
    );
\sect_total_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[12]_i_1_n_4\,
      Q => sect_total_buf_reg(15),
      R => reset
    );
\sect_total_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[16]_i_1_n_7\,
      Q => sect_total_buf_reg(16),
      R => reset
    );
\sect_total_buf_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[12]_i_1_n_0\,
      CO(3) => \NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sect_total_buf_reg[16]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[16]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \sect_total_buf_reg[16]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[16]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[16]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[16]_i_1_n_7\,
      S(3) => \sect_total_buf[16]_i_2_n_0\,
      S(2) => \sect_total_buf[16]_i_3_n_0\,
      S(1) => \sect_total_buf[16]_i_4_n_0\,
      S(0) => \sect_total_buf[16]_i_5_n_0\
    );
\sect_total_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[16]_i_1_n_6\,
      Q => sect_total_buf_reg(17),
      R => reset
    );
\sect_total_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[16]_i_1_n_5\,
      Q => sect_total_buf_reg(18),
      R => reset
    );
\sect_total_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[16]_i_1_n_4\,
      Q => sect_total_buf_reg(19),
      R => reset
    );
\sect_total_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[0]_i_1_n_6\,
      Q => sect_total_buf_reg(1),
      R => reset
    );
\sect_total_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[0]_i_1_n_5\,
      Q => sect_total_buf_reg(2),
      R => reset
    );
\sect_total_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[0]_i_1_n_4\,
      Q => sect_total_buf_reg(3),
      R => reset
    );
\sect_total_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[4]_i_1_n_7\,
      Q => sect_total_buf_reg(4),
      R => reset
    );
\sect_total_buf_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[0]_i_1_n_0\,
      CO(3) => \sect_total_buf_reg[4]_i_1_n_0\,
      CO(2) => \sect_total_buf_reg[4]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[4]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[4]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[4]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[4]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[4]_i_1_n_7\,
      S(3) => \sect_total_buf[4]_i_2_n_0\,
      S(2) => \sect_total_buf[4]_i_3_n_0\,
      S(1) => \sect_total_buf[4]_i_4_n_0\,
      S(0) => \sect_total_buf[4]_i_5_n_0\
    );
\sect_total_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[4]_i_1_n_6\,
      Q => sect_total_buf_reg(5),
      R => reset
    );
\sect_total_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[4]_i_1_n_5\,
      Q => sect_total_buf_reg(6),
      R => reset
    );
\sect_total_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[4]_i_1_n_4\,
      Q => sect_total_buf_reg(7),
      R => reset
    );
\sect_total_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[8]_i_1_n_7\,
      Q => sect_total_buf_reg(8),
      R => reset
    );
\sect_total_buf_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_total_buf_reg[4]_i_1_n_0\,
      CO(3) => \sect_total_buf_reg[8]_i_1_n_0\,
      CO(2) => \sect_total_buf_reg[8]_i_1_n_1\,
      CO(1) => \sect_total_buf_reg[8]_i_1_n_2\,
      CO(0) => \sect_total_buf_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \sect_total_buf_reg[8]_i_1_n_4\,
      O(2) => \sect_total_buf_reg[8]_i_1_n_5\,
      O(1) => \sect_total_buf_reg[8]_i_1_n_6\,
      O(0) => \sect_total_buf_reg[8]_i_1_n_7\,
      S(3) => \sect_total_buf[8]_i_2_n_0\,
      S(2) => \sect_total_buf[8]_i_3_n_0\,
      S(1) => \sect_total_buf[8]_i_4_n_0\,
      S(0) => \sect_total_buf[8]_i_5_n_0\
    );
\sect_total_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_16_in,
      D => \sect_total_buf_reg[8]_i_1_n_6\,
      Q => sect_total_buf_reg(9),
      R => reset
    );
\sect_total_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(0),
      Q => sect_total(0),
      R => reset
    );
\sect_total_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(10),
      Q => sect_total(10),
      R => reset
    );
\sect_total_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(11),
      Q => sect_total(11),
      R => reset
    );
\sect_total_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(12),
      Q => sect_total(12),
      R => reset
    );
\sect_total_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(13),
      Q => sect_total(13),
      R => reset
    );
\sect_total_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(14),
      Q => sect_total(14),
      R => reset
    );
\sect_total_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(15),
      Q => sect_total(15),
      R => reset
    );
\sect_total_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(16),
      Q => sect_total(16),
      R => reset
    );
\sect_total_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(17),
      Q => sect_total(17),
      R => reset
    );
\sect_total_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(18),
      Q => sect_total(18),
      R => reset
    );
\sect_total_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(19),
      Q => sect_total(19),
      R => reset
    );
\sect_total_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(1),
      Q => sect_total(1),
      R => reset
    );
\sect_total_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(2),
      Q => sect_total(2),
      R => reset
    );
\sect_total_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(3),
      Q => sect_total(3),
      R => reset
    );
\sect_total_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(4),
      Q => sect_total(4),
      R => reset
    );
\sect_total_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(5),
      Q => sect_total(5),
      R => reset
    );
\sect_total_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(6),
      Q => sect_total(6),
      R => reset
    );
\sect_total_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(7),
      Q => sect_total(7),
      R => reset
    );
\sect_total_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(8),
      Q => sect_total(8),
      R => reset
    );
\sect_total_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => SHIFT_RIGHT(9),
      Q => sect_total(9),
      R => reset
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_109,
      Q => \start_addr_reg_n_0_[10]\,
      R => reset
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_108,
      Q => \start_addr_reg_n_0_[11]\,
      R => reset
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_107,
      Q => \start_addr_reg_n_0_[12]\,
      R => reset
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_106,
      Q => \start_addr_reg_n_0_[13]\,
      R => reset
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_105,
      Q => \start_addr_reg_n_0_[14]\,
      R => reset
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_104,
      Q => \start_addr_reg_n_0_[15]\,
      R => reset
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_103,
      Q => \start_addr_reg_n_0_[16]\,
      R => reset
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_102,
      Q => \start_addr_reg_n_0_[17]\,
      R => reset
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_101,
      Q => \start_addr_reg_n_0_[18]\,
      R => reset
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_100,
      Q => \start_addr_reg_n_0_[19]\,
      R => reset
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_99,
      Q => \start_addr_reg_n_0_[20]\,
      R => reset
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_98,
      Q => \start_addr_reg_n_0_[21]\,
      R => reset
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_97,
      Q => \start_addr_reg_n_0_[22]\,
      R => reset
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_96,
      Q => \start_addr_reg_n_0_[23]\,
      R => reset
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_95,
      Q => \start_addr_reg_n_0_[24]\,
      R => reset
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_94,
      Q => \start_addr_reg_n_0_[25]\,
      R => reset
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_93,
      Q => \start_addr_reg_n_0_[26]\,
      R => reset
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_92,
      Q => \start_addr_reg_n_0_[27]\,
      R => reset
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_91,
      Q => \start_addr_reg_n_0_[28]\,
      R => reset
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_90,
      Q => \start_addr_reg_n_0_[29]\,
      R => reset
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_117,
      Q => \start_addr_reg_n_0_[2]\,
      R => reset
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_89,
      Q => \start_addr_reg_n_0_[30]\,
      R => reset
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_88,
      Q => \start_addr_reg_n_0_[31]\,
      R => reset
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_87,
      Q => \start_addr_reg_n_0_[32]\,
      R => reset
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_86,
      Q => \start_addr_reg_n_0_[33]\,
      R => reset
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_85,
      Q => \start_addr_reg_n_0_[34]\,
      R => reset
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_84,
      Q => \start_addr_reg_n_0_[35]\,
      R => reset
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_83,
      Q => \start_addr_reg_n_0_[36]\,
      R => reset
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_82,
      Q => \start_addr_reg_n_0_[37]\,
      R => reset
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_81,
      Q => \start_addr_reg_n_0_[38]\,
      R => reset
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_80,
      Q => \start_addr_reg_n_0_[39]\,
      R => reset
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_116,
      Q => \start_addr_reg_n_0_[3]\,
      R => reset
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_79,
      Q => \start_addr_reg_n_0_[40]\,
      R => reset
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_78,
      Q => \start_addr_reg_n_0_[41]\,
      R => reset
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_77,
      Q => \start_addr_reg_n_0_[42]\,
      R => reset
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_76,
      Q => \start_addr_reg_n_0_[43]\,
      R => reset
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_75,
      Q => \start_addr_reg_n_0_[44]\,
      R => reset
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_74,
      Q => \start_addr_reg_n_0_[45]\,
      R => reset
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_73,
      Q => \start_addr_reg_n_0_[46]\,
      R => reset
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_72,
      Q => \start_addr_reg_n_0_[47]\,
      R => reset
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_71,
      Q => \start_addr_reg_n_0_[48]\,
      R => reset
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_70,
      Q => \start_addr_reg_n_0_[49]\,
      R => reset
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_115,
      Q => \start_addr_reg_n_0_[4]\,
      R => reset
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_69,
      Q => \start_addr_reg_n_0_[50]\,
      R => reset
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_68,
      Q => \start_addr_reg_n_0_[51]\,
      R => reset
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_67,
      Q => \start_addr_reg_n_0_[52]\,
      R => reset
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_66,
      Q => \start_addr_reg_n_0_[53]\,
      R => reset
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_65,
      Q => \start_addr_reg_n_0_[54]\,
      R => reset
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_64,
      Q => \start_addr_reg_n_0_[55]\,
      R => reset
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_63,
      Q => \start_addr_reg_n_0_[56]\,
      R => reset
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_62,
      Q => \start_addr_reg_n_0_[57]\,
      R => reset
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_61,
      Q => \start_addr_reg_n_0_[58]\,
      R => reset
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_60,
      Q => \start_addr_reg_n_0_[59]\,
      R => reset
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_114,
      Q => \start_addr_reg_n_0_[5]\,
      R => reset
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_59,
      Q => \start_addr_reg_n_0_[60]\,
      R => reset
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_58,
      Q => \start_addr_reg_n_0_[61]\,
      R => reset
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_57,
      Q => \start_addr_reg_n_0_[62]\,
      R => reset
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_56,
      Q => \start_addr_reg_n_0_[63]\,
      R => reset
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_113,
      Q => \start_addr_reg_n_0_[6]\,
      R => reset
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_112,
      Q => \start_addr_reg_n_0_[7]\,
      R => reset
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_111,
      Q => \start_addr_reg_n_0_[8]\,
      R => reset
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => rs_req_n_110,
      Q => \start_addr_reg_n_0_[9]\,
      R => reset
    );
\start_to_4k[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_117,
      O => start_to_4k0(0)
    );
\start_to_4k[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_116,
      O => start_to_4k0(1)
    );
\start_to_4k[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_115,
      O => start_to_4k0(2)
    );
\start_to_4k[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_114,
      O => start_to_4k0(3)
    );
\start_to_4k[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_113,
      O => start_to_4k0(4)
    );
\start_to_4k[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_112,
      O => start_to_4k0(5)
    );
\start_to_4k[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_111,
      O => start_to_4k0(6)
    );
\start_to_4k[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_110,
      O => start_to_4k0(7)
    );
\start_to_4k[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_109,
      O => start_to_4k0(8)
    );
\start_to_4k[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rs_req_n_108,
      O => start_to_4k0(9)
    );
\start_to_4k_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(0),
      Q => start_to_4k(0),
      R => reset
    );
\start_to_4k_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(1),
      Q => start_to_4k(1),
      R => reset
    );
\start_to_4k_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(2),
      Q => start_to_4k(2),
      R => reset
    );
\start_to_4k_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(3),
      Q => start_to_4k(3),
      R => reset
    );
\start_to_4k_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(4),
      Q => start_to_4k(4),
      R => reset
    );
\start_to_4k_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(5),
      Q => start_to_4k(5),
      R => reset
    );
\start_to_4k_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(6),
      Q => start_to_4k(6),
      R => reset
    );
\start_to_4k_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(7),
      Q => start_to_4k(7),
      R => reset
    );
\start_to_4k_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(8),
      Q => start_to_4k(8),
      R => reset
    );
\start_to_4k_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_req,
      D => start_to_4k0(9),
      Q => start_to_4k(9),
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo is
  port (
    gmem_ARREADY : out STD_LOGIC;
    if_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.dout_reg[65]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    tmp_valid_reg_0 : in STD_LOGIC;
    ARREADY_Dummy : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo is
  signal \dout_vld_i_1__0_n_0\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal empty_n_0 : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \fifo_srl_gen.raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[1]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[2]_i_1_n_0\ : STD_LOGIC;
  signal full_n0_in : STD_LOGIC;
  signal \^if_empty_n\ : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal raddr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal re : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[1]_i_1__17\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_1\ : label is "soft_lutpair340";
begin
  if_empty_n <= \^if_empty_n\;
\dout_vld_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEAEAEA"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => \^if_empty_n\,
      I2 => tmp_valid_reg,
      I3 => tmp_valid_reg_0,
      I4 => ARREADY_Dummy,
      O => \dout_vld_i_1__0_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__0_n_0\,
      Q => \^if_empty_n\,
      R => reset
    );
\fifo_depth_gt1_gen.empty_n_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666A666A666A666"
    )
        port map (
      I0 => we_0,
      I1 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I2 => \^if_empty_n\,
      I3 => tmp_valid_reg,
      I4 => tmp_valid_reg_0,
      I5 => ARREADY_Dummy,
      O => empty_n_0
    );
\fifo_depth_gt1_gen.empty_n_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFFFDFD"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg\(3),
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      I3 => re,
      I4 => we_0,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      O => empty_n
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => empty_n,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => reset
    );
\fifo_depth_gt1_gen.full_n_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666266666"
    )
        port map (
      I0 => re,
      I1 => we_0,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg\(3),
      O => full_n0_in
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => full_n0_in,
      Q => gmem_ARREADY,
      S => reset
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      O => minusOp(0)
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => we_0,
      I1 => re,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      O => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__17_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE7E1181"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      I2 => we_0,
      I3 => re,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      O => p_0_in(2)
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE7FFE01018001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      I3 => we_0,
      I4 => re,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg\(3),
      O => p_0_in(3)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => minusOp(0),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(0),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__17_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(1),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => p_0_in(2),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(2),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n_0,
      D => p_0_in(3),
      Q => \fifo_depth_gt1_gen.mOutPtr_reg\(3),
      R => reset
    );
\fifo_srl_gen.U_ffo_srl\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_srl
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      D(0) => D(0),
      Q(63 downto 0) => Q(63 downto 0),
      ap_clk => ap_clk,
      \fifo_depth_gt1_gen.dout_reg[0]_0\ => \^if_empty_n\,
      \fifo_depth_gt1_gen.dout_reg[0]_1\ => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      \fifo_depth_gt1_gen.dout_reg[65]_0\ => \fifo_depth_gt1_gen.dout_reg[65]\,
      \in\(63 downto 0) => \in\(63 downto 0),
      raddr(2 downto 0) => raddr(2 downto 0),
      re => re,
      reset => reset,
      tmp_valid_reg => tmp_valid_reg_0,
      tmp_valid_reg_0 => tmp_valid_reg,
      we_0 => we_0
    );
\fifo_srl_gen.raddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C7C7C7C738383808"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => we_0,
      I2 => re,
      I3 => raddr(1),
      I4 => raddr(2),
      I5 => raddr(0),
      O => \fifo_srl_gen.raddr[0]_i_1_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC3CC2CCCCCCC2CC"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => re,
      I4 => we_0,
      I5 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      O => \fifo_srl_gen.raddr[1]_i_1_n_0\
    );
\fifo_srl_gen.raddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AA8AAAAAAA8AA"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => re,
      I4 => we_0,
      I5 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      O => \fifo_srl_gen.raddr[2]_i_1_n_0\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \fifo_srl_gen.raddr[0]_i_1_n_0\,
      Q => raddr(0),
      R => reset
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \fifo_srl_gen.raddr[1]_i_1_n_0\,
      Q => raddr(1),
      R => reset
    );
\fifo_srl_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \fifo_srl_gen.raddr[2]_i_1_n_0\,
      Q => raddr(2),
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized1\ is
  port (
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_for_outstanding : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 32 downto 0 );
    dout_vld_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    next_beat : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized1\ : entity is "Pooling_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \dout_vld_i_1__1_n_0\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal empty_n0 : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_2__0_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2__0_n_0\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.full_n_reg_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[5]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[5]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[5]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[6]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[7]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[8]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[8]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[8]\ : STD_LOGIC;
  signal \fifo_mem_gen.raddr\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \fifo_mem_gen.waddr[1]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_mem_gen.waddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_mem_gen.waddr[7]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_mem_gen.wnext\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal full_n0 : STD_LOGIC;
  signal mOutPtr13_out : STD_LOGIC;
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal re : STD_LOGIC;
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__3\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[3]_i_1__1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[5]_i_2\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[5]_i_3\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[8]_i_4\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \fifo_mem_gen.waddr[1]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \fifo_mem_gen.waddr[2]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \fifo_mem_gen.waddr[3]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \fifo_mem_gen.waddr[7]_i_2\ : label is "soft_lutpair323";
begin
  E(0) <= \^e\(0);
  beat_valid <= \^beat_valid\;
  \fifo_depth_gt1_gen.full_n_reg_0\ <= \^fifo_depth_gt1_gen.full_n_reg_0\;
\data_p2[32]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => next_beat,
      O => dout_vld_reg_0(0)
    );
\dout_vld_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I1 => \^beat_valid\,
      I2 => next_beat,
      O => \dout_vld_i_1__1_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__1_n_0\,
      Q => \^beat_valid\,
      R => reset
    );
\fifo_depth_gt1_gen.empty_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_i_2__0_n_0\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => empty_n0
    );
\fifo_depth_gt1_gen.empty_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[8]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6]\,
      I4 => mOutPtr13_out,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      O => \fifo_depth_gt1_gen.empty_n_i_2__0_n_0\
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => empty_n0,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => reset
    );
\fifo_depth_gt1_gen.full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF00FF00F700FF0"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7]\,
      I2 => \^e\(0),
      I3 => re,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I5 => \fifo_depth_gt1_gen.full_n_i_2__0_n_0\,
      O => full_n0
    );
\fifo_depth_gt1_gen.full_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[8]\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.full_n_i_2__0_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => full_n0,
      Q => \^fifo_depth_gt1_gen.full_n_reg_0\,
      S => reset
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__3_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9969666699999999"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \^beat_valid\,
      I3 => next_beat,
      I4 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I5 => \^e\(0),
      O => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__0_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7EEEEEE18111111"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => re,
      I3 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I4 => mem_reg(0),
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      O => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__1_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I3 => mOutPtr13_out,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      O => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__1_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I4 => mOutPtr13_out,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.mOutPtr[4]_i_1__0_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAABAAA75554555"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr[5]_i_2_n_0\,
      I1 => re,
      I2 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I3 => mem_reg(0),
      I4 => \fifo_depth_gt1_gen.mOutPtr[5]_i_3_n_0\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\,
      O => \fifo_depth_gt1_gen.mOutPtr[5]_i_1_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.mOutPtr[5]_i_2_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      O => \fifo_depth_gt1_gen.mOutPtr[5]_i_3_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAABAAA75554555"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr[8]_i_3_n_0\,
      I1 => re,
      I2 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I3 => mem_reg(0),
      I4 => \fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6]\,
      O => \fifo_depth_gt1_gen.mOutPtr[6]_i_1_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3EFEC101"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr[8]_i_3_n_0\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6]\,
      I2 => mOutPtr13_out,
      I3 => \fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7]\,
      O => \fifo_depth_gt1_gen.mOutPtr[7]_i_1_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FD0D0D0"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => next_beat,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I4 => mem_reg(0),
      O => empty_n
    );
\fifo_depth_gt1_gen.mOutPtr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFEFFFEA0010001"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr[8]_i_3_n_0\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6]\,
      I3 => mOutPtr13_out,
      I4 => \fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[8]\,
      O => \fifo_depth_gt1_gen.mOutPtr[8]_i_2_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\,
      O => \fifo_depth_gt1_gen.mOutPtr[8]_i_3_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880808"
    )
        port map (
      I0 => mem_reg(0),
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      I3 => next_beat,
      I4 => \^beat_valid\,
      O => mOutPtr13_out
    );
\fifo_depth_gt1_gen.mOutPtr[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      I3 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I4 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      I5 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__3_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[1]_i_1__0_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[2]_i_1__1_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[3]_i_1__1_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[4]_i_1__0_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[5]_i_1_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[6]_i_1_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[7]_i_1_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[8]_i_2_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[8]\,
      R => reset
    );
\fifo_mem_gen.U_ffo_mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_mem
     port map (
      Q(7 downto 0) => waddr(7 downto 0),
      WEBWE(0) => \^e\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      din(33 downto 0) => din(33 downto 0),
      dout(32 downto 0) => dout(32 downto 0),
      \fifo_mem_gen.raddr\(7 downto 0) => \fifo_mem_gen.raddr\(7 downto 0),
      mem_reg_0 => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      mem_reg_1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      mem_reg_2(0) => mem_reg(0),
      next_beat => next_beat,
      raddr(7 downto 0) => raddr(7 downto 0),
      re => re,
      ready_for_outstanding => ready_for_outstanding,
      ready_for_outstanding_reg => \^beat_valid\,
      reset => reset
    );
\fifo_mem_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(0),
      Q => \fifo_mem_gen.raddr\(0),
      R => reset
    );
\fifo_mem_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(1),
      Q => \fifo_mem_gen.raddr\(1),
      R => reset
    );
\fifo_mem_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(2),
      Q => \fifo_mem_gen.raddr\(2),
      R => reset
    );
\fifo_mem_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(3),
      Q => \fifo_mem_gen.raddr\(3),
      R => reset
    );
\fifo_mem_gen.raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(4),
      Q => \fifo_mem_gen.raddr\(4),
      R => reset
    );
\fifo_mem_gen.raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(5),
      Q => \fifo_mem_gen.raddr\(5),
      R => reset
    );
\fifo_mem_gen.raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(6),
      Q => \fifo_mem_gen.raddr\(6),
      R => reset
    );
\fifo_mem_gen.raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => raddr(7),
      Q => \fifo_mem_gen.raddr\(7),
      R => reset
    );
\fifo_mem_gen.waddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2333333333333333"
    )
        port map (
      I0 => \fifo_mem_gen.waddr[7]_i_2_n_0\,
      I1 => waddr(0),
      I2 => waddr(5),
      I3 => waddr(4),
      I4 => waddr(7),
      I5 => waddr(6),
      O => \fifo_mem_gen.wnext\(0)
    );
\fifo_mem_gen.waddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFBF00"
    )
        port map (
      I0 => \fifo_mem_gen.waddr[1]_i_2_n_0\,
      I1 => waddr(3),
      I2 => waddr(2),
      I3 => waddr(1),
      I4 => waddr(0),
      O => \fifo_mem_gen.wnext\(1)
    );
\fifo_mem_gen.waddr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(4),
      I2 => waddr(7),
      I3 => waddr(6),
      O => \fifo_mem_gen.waddr[1]_i_2_n_0\
    );
\fifo_mem_gen.waddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC011C0"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      I4 => \fifo_mem_gen.waddr[3]_i_2_n_0\,
      O => \fifo_mem_gen.wnext\(2)
    );
\fifo_mem_gen.waddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF805580"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(1),
      I2 => waddr(0),
      I3 => waddr(3),
      I4 => \fifo_mem_gen.waddr[3]_i_2_n_0\,
      O => \fifo_mem_gen.wnext\(3)
    );
\fifo_mem_gen.waddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555FFFFFFFF"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(5),
      I2 => waddr(4),
      I3 => waddr(7),
      I4 => waddr(6),
      I5 => waddr(1),
      O => \fifo_mem_gen.waddr[3]_i_2_n_0\
    );
\fifo_mem_gen.waddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF7F00FF0000"
    )
        port map (
      I0 => waddr(7),
      I1 => waddr(6),
      I2 => waddr(5),
      I3 => \fifo_mem_gen.waddr[7]_i_2_n_0\,
      I4 => waddr(0),
      I5 => waddr(4),
      O => \fifo_mem_gen.wnext\(4)
    );
\fifo_mem_gen.waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFF55000000"
    )
        port map (
      I0 => \fifo_mem_gen.waddr[7]_i_2_n_0\,
      I1 => waddr(7),
      I2 => waddr(6),
      I3 => waddr(0),
      I4 => waddr(4),
      I5 => waddr(5),
      O => \fifo_mem_gen.wnext\(5)
    );
\fifo_mem_gen.waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F01CF0F0F0F0F0F0"
    )
        port map (
      I0 => waddr(7),
      I1 => waddr(0),
      I2 => waddr(6),
      I3 => \fifo_mem_gen.waddr[7]_i_2_n_0\,
      I4 => waddr(5),
      I5 => waddr(4),
      O => \fifo_mem_gen.wnext\(6)
    );
\fifo_mem_gen.waddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FF08000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(5),
      I2 => \fifo_mem_gen.waddr[7]_i_2_n_0\,
      I3 => waddr(6),
      I4 => waddr(0),
      I5 => waddr(7),
      O => \fifo_mem_gen.wnext\(7)
    );
\fifo_mem_gen.waddr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(2),
      I2 => waddr(1),
      O => \fifo_mem_gen.waddr[7]_i_2_n_0\
    );
\fifo_mem_gen.waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_mem_gen.wnext\(0),
      Q => waddr(0),
      R => reset
    );
\fifo_mem_gen.waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_mem_gen.wnext\(1),
      Q => waddr(1),
      R => reset
    );
\fifo_mem_gen.waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_mem_gen.wnext\(2),
      Q => waddr(2),
      R => reset
    );
\fifo_mem_gen.waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_mem_gen.wnext\(3),
      Q => waddr(3),
      R => reset
    );
\fifo_mem_gen.waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_mem_gen.wnext\(4),
      Q => waddr(4),
      R => reset
    );
\fifo_mem_gen.waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_mem_gen.wnext\(5),
      Q => waddr(5),
      R => reset
    );
\fifo_mem_gen.waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_mem_gen.wnext\(6),
      Q => waddr(6),
      R => reset
    );
\fifo_mem_gen.waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \fifo_mem_gen.wnext\(7),
      Q => waddr(7),
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized14\ is
  port (
    \fifo_depth_gt1_gen.empty_n_reg_0\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    re : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ost_ctrl_valid : in STD_LOGIC;
    dout_vld_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RREADY_Dummy : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized14\ : entity is "Pooling_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized14\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dout_vld_i_1__3_n_0\ : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_1__2_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_2__1_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_i_3_n_0\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.empty_n_reg_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_1__21_n_0\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.full_n_reg_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[3]_i_4_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \sel0__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[1]_i_1__1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[2]_i_1__2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[3]_i_1__2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[1]_i_1__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[2]_i_1__0\ : label is "soft_lutpair269";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  \fifo_depth_gt1_gen.empty_n_reg_0\ <= \^fifo_depth_gt1_gen.empty_n_reg_0\;
  \fifo_depth_gt1_gen.full_n_reg_0\ <= \^fifo_depth_gt1_gen.full_n_reg_0\;
\dout_vld_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEEEEE"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.empty_n_reg_0\,
      I1 => \^dout_vld_reg_0\,
      I2 => mem_reg(0),
      I3 => dout_vld_reg_1(0),
      I4 => RREADY_Dummy,
      O => \dout_vld_i_1__3_n_0\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__3_n_0\,
      Q => \^dout_vld_reg_0\,
      R => reset
    );
\fifo_depth_gt1_gen.empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70FF8F008F008F00"
    )
        port map (
      I0 => we_0,
      I1 => mem_reg(0),
      I2 => \^dout_vld_reg_0\,
      I3 => \^fifo_depth_gt1_gen.empty_n_reg_0\,
      I4 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I5 => ost_ctrl_valid,
      O => \fifo_depth_gt1_gen.empty_n_i_1__2_n_0\
    );
\fifo_depth_gt1_gen.empty_n_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \sel0__1\(1),
      I1 => \sel0__1\(0),
      I2 => \sel0__1\(3),
      I3 => \sel0__1\(2),
      I4 => \fifo_depth_gt1_gen.empty_n_i_3_n_0\,
      I5 => \sel0__1\(4),
      O => \fifo_depth_gt1_gen.empty_n_i_2__1_n_0\
    );
\fifo_depth_gt1_gen.empty_n_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808880888088808"
    )
        port map (
      I0 => ost_ctrl_valid,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => \^fifo_depth_gt1_gen.empty_n_reg_0\,
      I3 => \^dout_vld_reg_0\,
      I4 => mem_reg(0),
      I5 => we_0,
      O => \fifo_depth_gt1_gen.empty_n_i_3_n_0\
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__2_n_0\,
      D => \fifo_depth_gt1_gen.empty_n_i_2__1_n_0\,
      Q => \^fifo_depth_gt1_gen.empty_n_reg_0\,
      R => reset
    );
\fifo_depth_gt1_gen.full_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sel0__1\(0),
      I1 => \sel0__1\(4),
      I2 => \sel0__1\(2),
      I3 => \sel0__1\(3),
      I4 => \fifo_depth_gt1_gen.empty_n_i_3_n_0\,
      I5 => \sel0__1\(1),
      O => \fifo_depth_gt1_gen.full_n_i_1__21_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__2_n_0\,
      D => \fifo_depth_gt1_gen.full_n_i_1__21_n_0\,
      Q => \^fifo_depth_gt1_gen.full_n_reg_0\,
      S => reset
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__1\(0),
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__1_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_i_3_n_0\,
      I1 => \sel0__1\(1),
      I2 => \sel0__1\(0),
      O => \p_0_in__0\(1)
    );
\fifo_depth_gt1_gen.mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \sel0__1\(0),
      I1 => \sel0__1\(1),
      I2 => \fifo_depth_gt1_gen.empty_n_i_3_n_0\,
      I3 => \sel0__1\(2),
      O => \p_0_in__0\(2)
    );
\fifo_depth_gt1_gen.mOutPtr[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \sel0__1\(1),
      I1 => \sel0__1\(0),
      I2 => \sel0__1\(2),
      I3 => \fifo_depth_gt1_gen.empty_n_i_3_n_0\,
      I4 => \sel0__1\(3),
      O => \p_0_in__0\(3)
    );
\fifo_depth_gt1_gen.mOutPtr[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \sel0__1\(3),
      I1 => \sel0__1\(1),
      I2 => \sel0__1\(0),
      I3 => \sel0__1\(2),
      I4 => \fifo_depth_gt1_gen.empty_n_i_3_n_0\,
      I5 => \sel0__1\(4),
      O => \p_0_in__0\(4)
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__2_n_0\,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__1_n_0\,
      Q => \sel0__1\(0),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__2_n_0\,
      D => \p_0_in__0\(1),
      Q => \sel0__1\(1),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__2_n_0\,
      D => \p_0_in__0\(2),
      Q => \sel0__1\(2),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__2_n_0\,
      D => \p_0_in__0\(3),
      Q => \sel0__1\(3),
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_depth_gt1_gen.empty_n_i_1__2_n_0\,
      D => \p_0_in__0\(4),
      Q => \sel0__1\(4),
      R => reset
    );
\fifo_srl_gen.U_ffo_srl\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_srl__parameterized9\
     port map (
      ap_clk => ap_clk,
      din(0) => din(0),
      \fifo_depth_gt1_gen.dout_reg[0]_0\ => \fifo_depth_gt1_gen.dout_reg[0]\,
      mem_reg(0) => mem_reg(0),
      mem_reg_0 => \^dout_vld_reg_0\,
      re => re,
      reset => reset
    );
\fifo_srl_gen.raddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \fifo_srl_gen.raddr[0]_i_1__0_n_0\
    );
\fifo_srl_gen.raddr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^fifo_depth_gt1_gen.empty_n_reg_0\,
      I2 => \fifo_depth_gt1_gen.empty_n_i_3_n_0\,
      I3 => \^q\(1),
      O => \fifo_srl_gen.raddr[1]_i_1__0_n_0\
    );
\fifo_srl_gen.raddr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80F807"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.empty_n_i_3_n_0\,
      I1 => \^fifo_depth_gt1_gen.empty_n_reg_0\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \fifo_srl_gen.raddr[2]_i_1__0_n_0\
    );
\fifo_srl_gen.raddr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \fifo_srl_gen.raddr[3]_i_3_n_0\,
      I5 => \fifo_srl_gen.raddr[3]_i_4_n_0\,
      O => \fifo_srl_gen.raddr[3]_i_1__0_n_0\
    );
\fifo_srl_gen.raddr[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => \^q\(1),
      I1 => \fifo_depth_gt1_gen.empty_n_i_3_n_0\,
      I2 => \^fifo_depth_gt1_gen.empty_n_reg_0\,
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \fifo_srl_gen.raddr[3]_i_2__0_n_0\
    );
\fifo_srl_gen.raddr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A222A222A222"
    )
        port map (
      I0 => \^fifo_depth_gt1_gen.empty_n_reg_0\,
      I1 => \^dout_vld_reg_0\,
      I2 => mem_reg(0),
      I3 => we_0,
      I4 => ost_ctrl_valid,
      I5 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      O => \fifo_srl_gen.raddr[3]_i_3_n_0\
    );
\fifo_srl_gen.raddr[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000000000000000"
    )
        port map (
      I0 => we_0,
      I1 => mem_reg(0),
      I2 => \^dout_vld_reg_0\,
      I3 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I4 => ost_ctrl_valid,
      I5 => \^fifo_depth_gt1_gen.empty_n_reg_0\,
      O => \fifo_srl_gen.raddr[3]_i_4_n_0\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__0_n_0\,
      D => \fifo_srl_gen.raddr[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => reset
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__0_n_0\,
      D => \fifo_srl_gen.raddr[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => reset
    );
\fifo_srl_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__0_n_0\,
      D => \fifo_srl_gen.raddr[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => reset
    );
\fifo_srl_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.raddr[3]_i_1__0_n_0\,
      D => \fifo_srl_gen.raddr[3]_i_2__0_n_0\,
      Q => \^q\(3),
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized3\ is
  port (
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    \bus_wide_gen.offset_valid\ : out STD_LOGIC;
    p_19_in : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[2]\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \fifo_depth_gt1_gen.dout_reg[2]_0\ : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_valid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]\ : out STD_LOGIC;
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ARREADY_Dummy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.dout_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_depth_gt1_gen.dout_reg[3]_1\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_0\ : in STD_LOGIC;
    p_10_in : in STD_LOGIC;
    if_empty_n : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_1\ : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[3]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \fifo_depth_gt1_gen.dout_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    \bus_wide_gen.data_valid_reg\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized3\ : entity is "Pooling_gmem_m_axi_fifo";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized3\ is
  signal \^bus_wide_gen.offset_valid\ : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \fifo_depth_gt1_gen.empty_n_reg_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.full_n_i_2__1_n_0\ : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.full_n_reg_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_1\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_10\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_16\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_2\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_3\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_4\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_5\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_6\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_7\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_8\ : STD_LOGIC;
  signal \fifo_srl_gen.U_ffo_srl_n_9\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr1__0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr[0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_srl_gen.raddr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_p2[81]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.full_n_i_2__1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \fifo_depth_gt1_gen.mOutPtr[0]_i_1__2\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[0]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \fifo_srl_gen.raddr[3]_i_3__0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \tmp_addr[63]_i_1\ : label is "soft_lutpair329";
begin
  \bus_wide_gen.offset_valid\ <= \^bus_wide_gen.offset_valid\;
  \fifo_depth_gt1_gen.full_n_reg_0\ <= \^fifo_depth_gt1_gen.full_n_reg_0\;
\bus_wide_gen.data_valid_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8F8F00000080"
    )
        port map (
      I0 => \^bus_wide_gen.offset_valid\,
      I1 => \fifo_depth_gt1_gen.dout_reg[3]_0\(0),
      I2 => \bus_wide_gen.ready_for_data__0\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => \bus_wide_gen.split_cnt_buf_reg[1]_1\,
      I5 => \bus_wide_gen.data_valid_reg\,
      O => dout_vld_reg_0
    );
\data_p2[81]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => ARREADY_Dummy,
      O => tmp_valid_reg(0)
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \fifo_srl_gen.U_ffo_srl_n_16\,
      Q => \^bus_wide_gen.offset_valid\,
      R => reset
    );
\fifo_depth_gt1_gen.empty_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_srl_gen.U_ffo_srl_n_2\,
      Q => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      R => reset
    );
\fifo_depth_gt1_gen.full_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      I1 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      O => \fifo_depth_gt1_gen.full_n_i_2__1_n_0\
    );
\fifo_depth_gt1_gen.full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_srl_gen.U_ffo_srl_n_1\,
      Q => \^fifo_depth_gt1_gen.full_n_reg_0\,
      S => reset
    );
\fifo_depth_gt1_gen.mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      O => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__2_n_0\
    );
\fifo_depth_gt1_gen.mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_depth_gt1_gen.mOutPtr[0]_i_1__2_n_0\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_srl_gen.U_ffo_srl_n_6\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_srl_gen.U_ffo_srl_n_5\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_srl_gen.U_ffo_srl_n_4\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      R => reset
    );
\fifo_depth_gt1_gen.mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_n,
      D => \fifo_srl_gen.U_ffo_srl_n_3\,
      Q => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      R => reset
    );
\fifo_srl_gen.U_ffo_srl\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_srl__parameterized1\
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      D(3) => \fifo_srl_gen.U_ffo_srl_n_3\,
      D(2) => \fifo_srl_gen.U_ffo_srl_n_4\,
      D(1) => \fifo_srl_gen.U_ffo_srl_n_5\,
      D(0) => \fifo_srl_gen.U_ffo_srl_n_6\,
      E(0) => empty_n,
      Q(4) => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4]\,
      Q(3) => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3]\,
      Q(2) => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2]\,
      Q(1) => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1]\,
      Q(0) => \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.split_cnt_buf_reg[0]\,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => \bus_wide_gen.split_cnt_buf_reg[1]\,
      \bus_wide_gen.split_cnt_buf_reg[1]_0\(0) => E(0),
      \bus_wide_gen.split_cnt_buf_reg[1]_1\ => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      \bus_wide_gen.split_cnt_buf_reg[1]_2\ => \bus_wide_gen.split_cnt_buf_reg[1]_1\,
      dout_vld_reg => \fifo_depth_gt1_gen.empty_n_reg_n_0\,
      \fifo_depth_gt1_gen.dout_reg[0]_0\ => p_19_in,
      \fifo_depth_gt1_gen.dout_reg[1]_0\(1 downto 0) => \fifo_depth_gt1_gen.dout_reg[1]\(1 downto 0),
      \fifo_depth_gt1_gen.dout_reg[2]_0\ => \fifo_depth_gt1_gen.dout_reg[2]\,
      \fifo_depth_gt1_gen.dout_reg[2]_1\ => \fifo_depth_gt1_gen.dout_reg[2]_0\,
      \fifo_depth_gt1_gen.dout_reg[3]_0\(1 downto 0) => \fifo_depth_gt1_gen.dout_reg[3]\(1 downto 0),
      \fifo_depth_gt1_gen.dout_reg[3]_1\(3 downto 0) => \fifo_srl_gen.raddr_reg\(3 downto 0),
      \fifo_depth_gt1_gen.dout_reg[3]_2\(0) => Q(0),
      \fifo_depth_gt1_gen.dout_reg[3]_3\(0) => \fifo_depth_gt1_gen.dout_reg[3]_0\(0),
      \fifo_depth_gt1_gen.dout_reg[3]_4\ => \^bus_wide_gen.offset_valid\,
      \fifo_depth_gt1_gen.dout_reg[3]_5\ => \fifo_depth_gt1_gen.dout_reg[3]_1\,
      \fifo_depth_gt1_gen.dout_reg[3]_6\(1 downto 0) => \fifo_depth_gt1_gen.dout_reg[3]_2\(1 downto 0),
      \fifo_depth_gt1_gen.empty_n_reg\(0) => \fifo_srl_gen.U_ffo_srl_n_10\,
      \fifo_depth_gt1_gen.empty_n_reg_0\ => \fifo_srl_gen.U_ffo_srl_n_16\,
      \fifo_depth_gt1_gen.full_n_reg\ => \fifo_depth_gt1_gen.full_n_i_2__1_n_0\,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]\ => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ => \^fifo_depth_gt1_gen.full_n_reg_0\,
      \fifo_depth_gt1_gen.mOutPtr_reg[1]\ => \fifo_srl_gen.U_ffo_srl_n_1\,
      \fifo_depth_gt1_gen.mOutPtr_reg[1]_0\ => \fifo_srl_gen.U_ffo_srl_n_2\,
      \fifo_srl_gen.raddr1__0\ => \fifo_srl_gen.raddr1__0\,
      \fifo_srl_gen.raddr_reg[1]\(2) => \fifo_srl_gen.U_ffo_srl_n_7\,
      \fifo_srl_gen.raddr_reg[1]\(1) => \fifo_srl_gen.U_ffo_srl_n_8\,
      \fifo_srl_gen.raddr_reg[1]\(0) => \fifo_srl_gen.U_ffo_srl_n_9\,
      p_10_in => p_10_in,
      reset => reset
    );
\fifo_srl_gen.raddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      O => \fifo_srl_gen.raddr[0]_i_1_n_0\
    );
\fifo_srl_gen.raddr[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \fifo_srl_gen.raddr_reg\(0),
      I1 => \fifo_srl_gen.raddr_reg\(1),
      I2 => \fifo_srl_gen.raddr_reg\(3),
      I3 => \fifo_srl_gen.raddr_reg\(2),
      O => \fifo_srl_gen.raddr1__0\
    );
\fifo_srl_gen.raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_10\,
      D => \fifo_srl_gen.raddr[0]_i_1_n_0\,
      Q => \fifo_srl_gen.raddr_reg\(0),
      R => reset
    );
\fifo_srl_gen.raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_10\,
      D => \fifo_srl_gen.U_ffo_srl_n_9\,
      Q => \fifo_srl_gen.raddr_reg\(1),
      R => reset
    );
\fifo_srl_gen.raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_10\,
      D => \fifo_srl_gen.U_ffo_srl_n_8\,
      Q => \fifo_srl_gen.raddr_reg\(2),
      R => reset
    );
\fifo_srl_gen.raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \fifo_srl_gen.U_ffo_srl_n_10\,
      D => \fifo_srl_gen.U_ffo_srl_n_7\,
      Q => \fifo_srl_gen.raddr_reg\(3),
      R => reset
    );
\tmp_addr[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => ARREADY_Dummy,
      I1 => \^fifo_depth_gt1_gen.full_n_reg_0\,
      I2 => \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\,
      I3 => if_empty_n,
      O => s_ready_t_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_write is
  port (
    m_axi_gmem_BREADY : out STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_write;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_write is
begin
rs_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice__parameterized6\
     port map (
      ap_clk => ap_clk,
      m_axi_gmem_BREADY => m_axi_gmem_BREADY,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      reset => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_store is
  port (
    gmem1_AWREADY : out STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg\ : out STD_LOGIC;
    if_full_n : out STD_LOGIC;
    wrsp_type : out STD_LOGIC;
    ursp_ready : out STD_LOGIC;
    p_32_in : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    tmp_valid_reg_0 : out STD_LOGIC;
    WVALID_Dummy : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg_1\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_valid_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_addr_reg[63]_0\ : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \tmp_len_reg[17]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_2_in : out STD_LOGIC;
    ce0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus_wide_gen.data_gen[1].strb_buf_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_valid_reg_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_loop_init_int_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_WVALID : in STD_LOGIC;
    last_resp : in STD_LOGIC;
    \fifo_depth_gt1_gen.empty_n_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_BREADY : in STD_LOGIC;
    we : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    out_TOP_WREADY : in STD_LOGIC;
    \bus_wide_gen.len_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    if_empty_n : in STD_LOGIC;
    need_wrsp : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 62 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_store;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_store is
  signal \^wvalid_dummy\ : STD_LOGIC;
  signal buff_wdata_n_2 : STD_LOGIC;
  signal buff_wdata_n_6 : STD_LOGIC;
  signal buff_wdata_n_7 : STD_LOGIC;
  signal buff_wdata_n_8 : STD_LOGIC;
  signal buff_wdata_n_9 : STD_LOGIC;
  signal \bus_wide_gen.data_buf0_out\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.first_beat_set_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.first_pad_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.head_offset\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_10_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_11_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_12_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_13_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_14_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_15_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_16_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_17_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_6_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_7_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_8_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_9_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[0]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[0]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[0]_i_6_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[0]_i_7_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[12]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[12]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[12]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[12]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[16]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[16]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[16]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[16]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[20]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[20]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[20]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[20]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[24]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[24]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[24]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[24]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[28]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[28]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[4]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[4]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[4]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[4]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[8]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[8]_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[8]_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[8]_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.offset_empty_n\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_valid_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat0\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_20\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_21\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_22\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_23\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_25\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_29\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_31\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_32\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_33\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_34\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_35\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_36\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_37\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_38\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_9\ : STD_LOGIC;
  signal din_1 : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.full_n_reg_0\ : STD_LOGIC;
  signal fifo_wreq_n_10 : STD_LOGIC;
  signal fifo_wreq_n_11 : STD_LOGIC;
  signal fifo_wreq_n_12 : STD_LOGIC;
  signal fifo_wreq_n_13 : STD_LOGIC;
  signal fifo_wreq_n_14 : STD_LOGIC;
  signal fifo_wreq_n_15 : STD_LOGIC;
  signal fifo_wreq_n_16 : STD_LOGIC;
  signal fifo_wreq_n_17 : STD_LOGIC;
  signal fifo_wreq_n_18 : STD_LOGIC;
  signal fifo_wreq_n_19 : STD_LOGIC;
  signal fifo_wreq_n_20 : STD_LOGIC;
  signal fifo_wreq_n_21 : STD_LOGIC;
  signal fifo_wreq_n_22 : STD_LOGIC;
  signal fifo_wreq_n_23 : STD_LOGIC;
  signal fifo_wreq_n_24 : STD_LOGIC;
  signal fifo_wreq_n_25 : STD_LOGIC;
  signal fifo_wreq_n_26 : STD_LOGIC;
  signal fifo_wreq_n_27 : STD_LOGIC;
  signal fifo_wreq_n_28 : STD_LOGIC;
  signal fifo_wreq_n_29 : STD_LOGIC;
  signal fifo_wreq_n_30 : STD_LOGIC;
  signal fifo_wreq_n_31 : STD_LOGIC;
  signal fifo_wreq_n_32 : STD_LOGIC;
  signal fifo_wreq_n_33 : STD_LOGIC;
  signal fifo_wreq_n_34 : STD_LOGIC;
  signal fifo_wreq_n_35 : STD_LOGIC;
  signal fifo_wreq_n_36 : STD_LOGIC;
  signal fifo_wreq_n_37 : STD_LOGIC;
  signal fifo_wreq_n_38 : STD_LOGIC;
  signal fifo_wreq_n_39 : STD_LOGIC;
  signal fifo_wreq_n_4 : STD_LOGIC;
  signal fifo_wreq_n_40 : STD_LOGIC;
  signal fifo_wreq_n_41 : STD_LOGIC;
  signal fifo_wreq_n_42 : STD_LOGIC;
  signal fifo_wreq_n_43 : STD_LOGIC;
  signal fifo_wreq_n_44 : STD_LOGIC;
  signal fifo_wreq_n_45 : STD_LOGIC;
  signal fifo_wreq_n_46 : STD_LOGIC;
  signal fifo_wreq_n_47 : STD_LOGIC;
  signal fifo_wreq_n_48 : STD_LOGIC;
  signal fifo_wreq_n_49 : STD_LOGIC;
  signal fifo_wreq_n_50 : STD_LOGIC;
  signal fifo_wreq_n_51 : STD_LOGIC;
  signal fifo_wreq_n_52 : STD_LOGIC;
  signal fifo_wreq_n_53 : STD_LOGIC;
  signal fifo_wreq_n_54 : STD_LOGIC;
  signal fifo_wreq_n_55 : STD_LOGIC;
  signal fifo_wreq_n_56 : STD_LOGIC;
  signal fifo_wreq_n_57 : STD_LOGIC;
  signal fifo_wreq_n_58 : STD_LOGIC;
  signal fifo_wreq_n_59 : STD_LOGIC;
  signal fifo_wreq_n_6 : STD_LOGIC;
  signal fifo_wreq_n_60 : STD_LOGIC;
  signal fifo_wreq_n_61 : STD_LOGIC;
  signal fifo_wreq_n_62 : STD_LOGIC;
  signal fifo_wreq_n_63 : STD_LOGIC;
  signal fifo_wreq_n_64 : STD_LOGIC;
  signal fifo_wreq_n_65 : STD_LOGIC;
  signal fifo_wreq_n_66 : STD_LOGIC;
  signal fifo_wreq_n_67 : STD_LOGIC;
  signal fifo_wreq_n_68 : STD_LOGIC;
  signal fifo_wreq_n_69 : STD_LOGIC;
  signal fifo_wreq_n_7 : STD_LOGIC;
  signal fifo_wreq_n_8 : STD_LOGIC;
  signal fifo_wreq_n_9 : STD_LOGIC;
  signal if_empty_n_0 : STD_LOGIC;
  signal \^if_full_n\ : STD_LOGIC;
  signal if_read28_out : STD_LOGIC;
  signal \^p_32_in\ : STD_LOGIC;
  signal p_37_in : STD_LOGIC;
  signal re : STD_LOGIC;
  signal \^tmp_addr_reg[63]_0\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \^tmp_len_reg[17]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^tmp_valid_reg_0\ : STD_LOGIC;
  signal \^ursp_ready\ : STD_LOGIC;
  signal wdata_pack : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal we_0 : STD_LOGIC;
  signal wreq_len : STD_LOGIC_VECTOR ( 1 to 1 );
  signal wrsp_ready : STD_LOGIC;
  signal \^wrsp_type\ : STD_LOGIC;
  signal wrsp_valid : STD_LOGIC;
  signal \NLW_bus_wide_gen.len_cnt_buf_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bus_wide_gen.len_cnt_buf_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_buf_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_buf_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_buf_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_buf_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_buf_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_buf_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_buf_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_buf_reg[8]_i_1\ : label is 11;
begin
  WVALID_Dummy <= \^wvalid_dummy\;
  \fifo_depth_gt1_gen.full_n_reg_0\ <= \^fifo_depth_gt1_gen.full_n_reg_0\;
  if_full_n <= \^if_full_n\;
  p_32_in <= \^p_32_in\;
  \tmp_addr_reg[63]_0\(62 downto 0) <= \^tmp_addr_reg[63]_0\(62 downto 0);
  \tmp_len_reg[17]_0\(1 downto 0) <= \^tmp_len_reg[17]_0\(1 downto 0);
  tmp_valid_reg_0 <= \^tmp_valid_reg_0\;
  ursp_ready <= \^ursp_ready\;
  wrsp_type <= \^wrsp_type\;
buff_wdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized6\
     port map (
      E(0) => buff_wdata_n_2,
      Q(1 downto 0) => Q(1 downto 0),
      WVALID_Dummy => \^wvalid_dummy\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => buff_wdata_n_8,
      \bus_wide_gen.data_gen[0].strb_buf_reg[0]\ => \bus_wide_gen.first_beat_set_reg_n_0\,
      \bus_wide_gen.first_beat_set_reg\ => buff_wdata_n_7,
      \bus_wide_gen.first_beat_set_reg_0\ => \bus_wide_gen.last_beat_set_reg_n_0\,
      \bus_wide_gen.first_beat_set_reg_1\ => \bus_wide_gen.single_beat_reg_n_0\,
      \bus_wide_gen.last_beat_set\ => \bus_wide_gen.last_beat_set\,
      \bus_wide_gen.len_cnt_buf_reg[0]\ => \bus_wide_gen.len_cnt_buf_reg[0]_0\,
      \bus_wide_gen.len_cnt_buf_reg[0]_0\ => \bus_wide_gen.wreq_offset_n_4\,
      \bus_wide_gen.offset_empty_n\ => \bus_wide_gen.offset_empty_n\,
      \bus_wide_gen.offset_pack_reg_reg[31]\ => buff_wdata_n_9,
      \bus_wide_gen.offset_valid_reg\(0) => \bus_wide_gen.single_beat0\,
      \bus_wide_gen.offset_valid_reg_0\ => \^p_32_in\,
      \bus_wide_gen.offset_valid_reg_1\ => buff_wdata_n_6,
      \bus_wide_gen.pad_oh_reg_reg[1]\ => \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\,
      \bus_wide_gen.pad_oh_reg_reg[1]_0\ => \bus_wide_gen.first_pad_reg_n_0\,
      \bus_wide_gen.pad_oh_reg_reg[1]_1\(0) => \bus_wide_gen.head_offset\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      din(7 downto 0) => din(7 downto 0),
      dout(17 downto 0) => wdata_pack(17 downto 0),
      dout_vld_reg_0(0) => \bus_wide_gen.data_buf0_out\,
      dout_vld_reg_1 => \bus_wide_gen.offset_valid_reg_n_0\,
      \fifo_depth_gt1_gen.full_n_reg_0\ => \fifo_depth_gt1_gen.full_n_reg\,
      \fifo_depth_gt1_gen.full_n_reg_1\ => \^fifo_depth_gt1_gen.full_n_reg_0\,
      grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_WVALID => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_WVALID,
      if_empty_n => if_empty_n,
      out_TOP_WREADY => out_TOP_WREADY,
      p_37_in => p_37_in,
      reset => reset
    );
\bus_wide_gen.data_gen[0].data_buf[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => \bus_wide_gen.ready_for_data__0\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \bus_wide_gen.offset_valid_reg_n_0\,
      I3 => \bus_wide_gen.head_offset\,
      I4 => ap_rst_n,
      O => \bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(0),
      Q => D(0),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(10),
      Q => D(10),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(11),
      Q => D(11),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(12),
      Q => D(12),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(13),
      Q => D(13),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(14),
      Q => D(14),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(15),
      Q => D(15),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(1),
      Q => D(1),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(2),
      Q => D(2),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(3),
      Q => D(3),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(4),
      Q => D(4),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(5),
      Q => D(5),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(6),
      Q => D(6),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(7),
      Q => D(7),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(8),
      Q => D(8),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(9),
      Q => D(9),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(16),
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[3]_0\(0),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[0].strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(17),
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[3]_0\(1),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8000000FFFFFFFF"
    )
        port map (
      I0 => \bus_wide_gen.offset_valid_reg_n_0\,
      I1 => \bus_wide_gen.last_beat_set_reg_n_0\,
      I2 => \bus_wide_gen.single_beat_reg_n_0\,
      I3 => din_1,
      I4 => \bus_wide_gen.ready_for_data__0\,
      I5 => ap_rst_n,
      O => \bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_2,
      D => wdata_pack(0),
      Q => D(16),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_2,
      D => wdata_pack(1),
      Q => D(17),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_2,
      D => wdata_pack(2),
      Q => D(18),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_2,
      D => wdata_pack(3),
      Q => D(19),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_2,
      D => wdata_pack(4),
      Q => D(20),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_2,
      D => wdata_pack(5),
      Q => D(21),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_2,
      D => wdata_pack(6),
      Q => D(22),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_2,
      D => wdata_pack(7),
      Q => D(23),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_2,
      D => wdata_pack(8),
      Q => D(24),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_2,
      D => wdata_pack(9),
      Q => D(25),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_2,
      D => wdata_pack(10),
      Q => D(26),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_2,
      D => wdata_pack(11),
      Q => D(27),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_2,
      D => wdata_pack(12),
      Q => D(28),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_2,
      D => wdata_pack(13),
      Q => D(29),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_2,
      D => wdata_pack(14),
      Q => D(30),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_2,
      D => wdata_pack(15),
      Q => D(31),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_2,
      D => wdata_pack(16),
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[3]_0\(2),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_gen[1].strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_2,
      D => wdata_pack(17),
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[3]_0\(3),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1_n_0\
    );
\bus_wide_gen.data_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.data_valid_reg_0\,
      Q => \^wvalid_dummy\,
      R => reset
    );
\bus_wide_gen.first_beat_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_7,
      Q => \bus_wide_gen.first_beat_set_reg_n_0\,
      R => '0'
    );
\bus_wide_gen.first_pad_reg\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_6,
      Q => \bus_wide_gen.first_pad_reg_n_0\,
      S => reset
    );
\bus_wide_gen.last_beat_set_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFAFACCFAFAFA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_buf_reg\(14),
      I1 => \bus_wide_gen.offset_pack_reg_reg_n_0_[14]\,
      I2 => \bus_wide_gen.len_cnt_buf_reg\(15),
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \bus_wide_gen.offset_valid_reg_n_0\,
      I5 => \bus_wide_gen.offset_pack_reg_reg_n_0_[15]\,
      O => \bus_wide_gen.last_beat_set_i_10_n_0\
    );
\bus_wide_gen.last_beat_set_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[4]\,
      I1 => \bus_wide_gen.offset_pack_reg_reg_n_0_[5]\,
      I2 => \bus_wide_gen.offset_pack_reg_reg_n_0_[6]\,
      I3 => \bus_wide_gen.offset_pack_reg_reg_n_0_[7]\,
      I4 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I5 => \bus_wide_gen.offset_valid_reg_n_0\,
      O => \bus_wide_gen.last_beat_set_i_11_n_0\
    );
\bus_wide_gen.last_beat_set_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \bus_wide_gen.last_beat_set_i_15_n_0\,
      I1 => \bus_wide_gen.len_cnt_buf_reg\(2),
      I2 => \bus_wide_gen.len_cnt_buf_reg\(3),
      I3 => \bus_wide_gen.len_cnt_buf_reg\(0),
      I4 => \bus_wide_gen.len_cnt_buf_reg\(1),
      O => \bus_wide_gen.last_beat_set_i_12_n_0\
    );
\bus_wide_gen.last_beat_set_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[27]\,
      I1 => p_37_in,
      I2 => \bus_wide_gen.len_cnt_buf_reg\(27),
      I3 => \bus_wide_gen.offset_pack_reg_reg_n_0_[26]\,
      I4 => \bus_wide_gen.len_cnt_buf_reg\(26),
      I5 => \bus_wide_gen.last_beat_set_i_16_n_0\,
      O => \bus_wide_gen.last_beat_set_i_13_n_0\
    );
\bus_wide_gen.last_beat_set_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[19]\,
      I1 => p_37_in,
      I2 => \bus_wide_gen.len_cnt_buf_reg\(19),
      I3 => \bus_wide_gen.offset_pack_reg_reg_n_0_[18]\,
      I4 => \bus_wide_gen.len_cnt_buf_reg\(18),
      I5 => \bus_wide_gen.last_beat_set_i_17_n_0\,
      O => \bus_wide_gen.last_beat_set_i_14_n_0\
    );
\bus_wide_gen.last_beat_set_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010001"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_buf_reg\(4),
      I1 => \bus_wide_gen.len_cnt_buf_reg\(5),
      I2 => \bus_wide_gen.len_cnt_buf_reg\(6),
      I3 => \bus_wide_gen.len_cnt_buf_reg\(7),
      I4 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I5 => \bus_wide_gen.offset_valid_reg_n_0\,
      O => \bus_wide_gen.last_beat_set_i_15_n_0\
    );
\bus_wide_gen.last_beat_set_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFAFACCFAFAFA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_buf_reg\(29),
      I1 => \bus_wide_gen.offset_pack_reg_reg_n_0_[29]\,
      I2 => \bus_wide_gen.len_cnt_buf_reg\(28),
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \bus_wide_gen.offset_valid_reg_n_0\,
      I5 => \bus_wide_gen.offset_pack_reg_reg_n_0_[28]\,
      O => \bus_wide_gen.last_beat_set_i_16_n_0\
    );
\bus_wide_gen.last_beat_set_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFAFACCFAFAFA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_buf_reg\(20),
      I1 => \bus_wide_gen.offset_pack_reg_reg_n_0_[20]\,
      I2 => \bus_wide_gen.len_cnt_buf_reg\(21),
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \bus_wide_gen.offset_valid_reg_n_0\,
      I5 => \bus_wide_gen.offset_pack_reg_reg_n_0_[21]\,
      O => \bus_wide_gen.last_beat_set_i_17_n_0\
    );
\bus_wide_gen.last_beat_set_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \bus_wide_gen.last_beat_set_i_3_n_0\,
      I1 => \bus_wide_gen.last_beat_set_i_4_n_0\,
      I2 => \bus_wide_gen.last_beat_set_i_5_n_0\,
      I3 => \bus_wide_gen.last_beat_set_i_6_n_0\,
      I4 => \bus_wide_gen.last_beat_set_i_7_n_0\,
      I5 => \bus_wide_gen.last_beat_set_i_8_n_0\,
      O => \bus_wide_gen.last_beat_set\
    );
\bus_wide_gen.last_beat_set_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[9]\,
      I1 => p_37_in,
      I2 => \bus_wide_gen.len_cnt_buf_reg\(9),
      I3 => \bus_wide_gen.offset_pack_reg_reg_n_0_[8]\,
      I4 => \bus_wide_gen.len_cnt_buf_reg\(8),
      I5 => \bus_wide_gen.last_beat_set_i_9_n_0\,
      O => \bus_wide_gen.last_beat_set_i_3_n_0\
    );
\bus_wide_gen.last_beat_set_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[13]\,
      I1 => p_37_in,
      I2 => \bus_wide_gen.len_cnt_buf_reg\(13),
      I3 => \bus_wide_gen.offset_pack_reg_reg_n_0_[12]\,
      I4 => \bus_wide_gen.len_cnt_buf_reg\(12),
      I5 => \bus_wide_gen.last_beat_set_i_10_n_0\,
      O => \bus_wide_gen.last_beat_set_i_4_n_0\
    );
\bus_wide_gen.last_beat_set_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[1]\,
      I1 => \bus_wide_gen.offset_pack_reg_reg_n_0_[0]\,
      I2 => \bus_wide_gen.offset_pack_reg_reg_n_0_[3]\,
      I3 => \bus_wide_gen.offset_pack_reg_reg_n_0_[2]\,
      I4 => \bus_wide_gen.last_beat_set_i_11_n_0\,
      I5 => \bus_wide_gen.last_beat_set_i_12_n_0\,
      O => \bus_wide_gen.last_beat_set_i_5_n_0\
    );
\bus_wide_gen.last_beat_set_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFAFACCFAFAFA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_buf_reg\(22),
      I1 => \bus_wide_gen.offset_pack_reg_reg_n_0_[22]\,
      I2 => \bus_wide_gen.len_cnt_buf_reg\(23),
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \bus_wide_gen.offset_valid_reg_n_0\,
      I5 => \bus_wide_gen.offset_pack_reg_reg_n_0_[23]\,
      O => \bus_wide_gen.last_beat_set_i_6_n_0\
    );
\bus_wide_gen.last_beat_set_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEFFFFAEFEA"
    )
        port map (
      I0 => \bus_wide_gen.last_beat_set_i_13_n_0\,
      I1 => \bus_wide_gen.offset_pack_reg_reg_n_0_[25]\,
      I2 => p_37_in,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(25),
      I4 => \bus_wide_gen.offset_pack_reg_reg_n_0_[24]\,
      I5 => \bus_wide_gen.len_cnt_buf_reg\(24),
      O => \bus_wide_gen.last_beat_set_i_7_n_0\
    );
\bus_wide_gen.last_beat_set_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEFFFFAEFEA"
    )
        port map (
      I0 => \bus_wide_gen.last_beat_set_i_14_n_0\,
      I1 => \bus_wide_gen.offset_pack_reg_reg_n_0_[17]\,
      I2 => p_37_in,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(17),
      I4 => \bus_wide_gen.offset_pack_reg_reg_n_0_[16]\,
      I5 => \bus_wide_gen.len_cnt_buf_reg\(16),
      O => \bus_wide_gen.last_beat_set_i_8_n_0\
    );
\bus_wide_gen.last_beat_set_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFAFACCFAFAFA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_buf_reg\(10),
      I1 => \bus_wide_gen.offset_pack_reg_reg_n_0_[10]\,
      I2 => \bus_wide_gen.len_cnt_buf_reg\(11),
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \bus_wide_gen.offset_valid_reg_n_0\,
      I5 => \bus_wide_gen.offset_pack_reg_reg_n_0_[11]\,
      O => \bus_wide_gen.last_beat_set_i_9_n_0\
    );
\bus_wide_gen.last_beat_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_8,
      Q => \bus_wide_gen.last_beat_set_reg_n_0\,
      R => '0'
    );
\bus_wide_gen.len_cnt_buf[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[3]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(3),
      O => \bus_wide_gen.len_cnt_buf[0]_i_4_n_0\
    );
\bus_wide_gen.len_cnt_buf[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[2]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(2),
      O => \bus_wide_gen.len_cnt_buf[0]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_buf[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[1]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(1),
      O => \bus_wide_gen.len_cnt_buf[0]_i_6_n_0\
    );
\bus_wide_gen.len_cnt_buf[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[0]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(0),
      O => \bus_wide_gen.len_cnt_buf[0]_i_7_n_0\
    );
\bus_wide_gen.len_cnt_buf[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[15]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(15),
      O => \bus_wide_gen.len_cnt_buf[12]_i_2_n_0\
    );
\bus_wide_gen.len_cnt_buf[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[14]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(14),
      O => \bus_wide_gen.len_cnt_buf[12]_i_3_n_0\
    );
\bus_wide_gen.len_cnt_buf[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[13]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(13),
      O => \bus_wide_gen.len_cnt_buf[12]_i_4_n_0\
    );
\bus_wide_gen.len_cnt_buf[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[12]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(12),
      O => \bus_wide_gen.len_cnt_buf[12]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_buf[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[19]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(19),
      O => \bus_wide_gen.len_cnt_buf[16]_i_2_n_0\
    );
\bus_wide_gen.len_cnt_buf[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[18]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(18),
      O => \bus_wide_gen.len_cnt_buf[16]_i_3_n_0\
    );
\bus_wide_gen.len_cnt_buf[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[17]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(17),
      O => \bus_wide_gen.len_cnt_buf[16]_i_4_n_0\
    );
\bus_wide_gen.len_cnt_buf[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[16]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(16),
      O => \bus_wide_gen.len_cnt_buf[16]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_buf[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[23]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(23),
      O => \bus_wide_gen.len_cnt_buf[20]_i_2_n_0\
    );
\bus_wide_gen.len_cnt_buf[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[22]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(22),
      O => \bus_wide_gen.len_cnt_buf[20]_i_3_n_0\
    );
\bus_wide_gen.len_cnt_buf[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[21]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(21),
      O => \bus_wide_gen.len_cnt_buf[20]_i_4_n_0\
    );
\bus_wide_gen.len_cnt_buf[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[20]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(20),
      O => \bus_wide_gen.len_cnt_buf[20]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_buf[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[27]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(27),
      O => \bus_wide_gen.len_cnt_buf[24]_i_2_n_0\
    );
\bus_wide_gen.len_cnt_buf[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[26]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(26),
      O => \bus_wide_gen.len_cnt_buf[24]_i_3_n_0\
    );
\bus_wide_gen.len_cnt_buf[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[25]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(25),
      O => \bus_wide_gen.len_cnt_buf[24]_i_4_n_0\
    );
\bus_wide_gen.len_cnt_buf[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[24]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(24),
      O => \bus_wide_gen.len_cnt_buf[24]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_buf[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[29]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(29),
      O => \bus_wide_gen.len_cnt_buf[28]_i_2_n_0\
    );
\bus_wide_gen.len_cnt_buf[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[28]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(28),
      O => \bus_wide_gen.len_cnt_buf[28]_i_3_n_0\
    );
\bus_wide_gen.len_cnt_buf[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[7]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(7),
      O => \bus_wide_gen.len_cnt_buf[4]_i_2_n_0\
    );
\bus_wide_gen.len_cnt_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[6]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(6),
      O => \bus_wide_gen.len_cnt_buf[4]_i_3_n_0\
    );
\bus_wide_gen.len_cnt_buf[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[5]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(5),
      O => \bus_wide_gen.len_cnt_buf[4]_i_4_n_0\
    );
\bus_wide_gen.len_cnt_buf[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[4]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(4),
      O => \bus_wide_gen.len_cnt_buf[4]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_buf[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[11]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(11),
      O => \bus_wide_gen.len_cnt_buf[8]_i_2_n_0\
    );
\bus_wide_gen.len_cnt_buf[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[10]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(10),
      O => \bus_wide_gen.len_cnt_buf[8]_i_3_n_0\
    );
\bus_wide_gen.len_cnt_buf[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[9]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(9),
      O => \bus_wide_gen.len_cnt_buf[8]_i_4_n_0\
    );
\bus_wide_gen.len_cnt_buf[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[8]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(8),
      O => \bus_wide_gen.len_cnt_buf[8]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_7\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(0),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_4\,
      O(2) => \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_5\,
      O(1) => \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_6\,
      O(0) => \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_7\,
      S(3) => \bus_wide_gen.len_cnt_buf[0]_i_4_n_0\,
      S(2) => \bus_wide_gen.len_cnt_buf[0]_i_5_n_0\,
      S(1) => \bus_wide_gen.len_cnt_buf[0]_i_6_n_0\,
      S(0) => \bus_wide_gen.len_cnt_buf[0]_i_7_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_5\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(10),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_4\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(11),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_7\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(12),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_0\,
      CO(3) => \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_4\,
      O(2) => \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_5\,
      O(1) => \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_6\,
      O(0) => \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_7\,
      S(3) => \bus_wide_gen.len_cnt_buf[12]_i_2_n_0\,
      S(2) => \bus_wide_gen.len_cnt_buf[12]_i_3_n_0\,
      S(1) => \bus_wide_gen.len_cnt_buf[12]_i_4_n_0\,
      S(0) => \bus_wide_gen.len_cnt_buf[12]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_6\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(13),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_5\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(14),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_4\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(15),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_7\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(16),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_0\,
      CO(3) => \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_4\,
      O(2) => \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_5\,
      O(1) => \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_6\,
      O(0) => \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_7\,
      S(3) => \bus_wide_gen.len_cnt_buf[16]_i_2_n_0\,
      S(2) => \bus_wide_gen.len_cnt_buf[16]_i_3_n_0\,
      S(1) => \bus_wide_gen.len_cnt_buf[16]_i_4_n_0\,
      S(0) => \bus_wide_gen.len_cnt_buf[16]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_6\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(17),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_5\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(18),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_4\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(19),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_6\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(1),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_7\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(20),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_0\,
      CO(3) => \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_4\,
      O(2) => \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_5\,
      O(1) => \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_6\,
      O(0) => \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_7\,
      S(3) => \bus_wide_gen.len_cnt_buf[20]_i_2_n_0\,
      S(2) => \bus_wide_gen.len_cnt_buf[20]_i_3_n_0\,
      S(1) => \bus_wide_gen.len_cnt_buf[20]_i_4_n_0\,
      S(0) => \bus_wide_gen.len_cnt_buf[20]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_6\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(21),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_5\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(22),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_4\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(23),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_7\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(24),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_0\,
      CO(3) => \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_4\,
      O(2) => \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_5\,
      O(1) => \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_6\,
      O(0) => \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_7\,
      S(3) => \bus_wide_gen.len_cnt_buf[24]_i_2_n_0\,
      S(2) => \bus_wide_gen.len_cnt_buf[24]_i_3_n_0\,
      S(1) => \bus_wide_gen.len_cnt_buf[24]_i_4_n_0\,
      S(0) => \bus_wide_gen.len_cnt_buf[24]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_6\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(25),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_5\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(26),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_4\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(27),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_7\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(28),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_0\,
      CO(3 downto 1) => \NLW_bus_wide_gen.len_cnt_buf_reg[28]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 2) => \NLW_bus_wide_gen.len_cnt_buf_reg[28]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_6\,
      O(0) => \bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \bus_wide_gen.len_cnt_buf[28]_i_2_n_0\,
      S(0) => \bus_wide_gen.len_cnt_buf[28]_i_3_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_6\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(29),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_5\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(2),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_4\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(3),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_7\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(4),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_0\,
      CO(3) => \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_4\,
      O(2) => \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_5\,
      O(1) => \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_6\,
      O(0) => \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_7\,
      S(3) => \bus_wide_gen.len_cnt_buf[4]_i_2_n_0\,
      S(2) => \bus_wide_gen.len_cnt_buf[4]_i_3_n_0\,
      S(1) => \bus_wide_gen.len_cnt_buf[4]_i_4_n_0\,
      S(0) => \bus_wide_gen.len_cnt_buf[4]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_6\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(5),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_5\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(6),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_4\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(7),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_7\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(8),
      R => reset
    );
\bus_wide_gen.len_cnt_buf_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_0\,
      CO(3) => \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_4\,
      O(2) => \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_5\,
      O(1) => \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_6\,
      O(0) => \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_7\,
      S(3) => \bus_wide_gen.len_cnt_buf[8]_i_2_n_0\,
      S(2) => \bus_wide_gen.len_cnt_buf[8]_i_3_n_0\,
      S(1) => \bus_wide_gen.len_cnt_buf[8]_i_4_n_0\,
      S(0) => \bus_wide_gen.len_cnt_buf[8]_i_5_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_6\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(9),
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_38\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[0]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_28\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[10]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_27\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[11]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_26\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[12]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_25\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[13]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_24\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[14]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_23\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[15]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_22\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[16]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_21\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[17]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_20\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[18]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_19\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[19]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_37\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[1]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_18\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[20]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_17\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[21]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_16\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[22]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_15\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[23]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_14\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[24]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_13\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[25]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_12\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[26]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_11\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[27]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_10\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[28]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_9\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[29]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_36\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[2]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_8\,
      Q => din_1,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_7\,
      Q => \bus_wide_gen.head_offset\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_35\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[3]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_34\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[4]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_33\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[5]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_32\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[6]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_31\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[7]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_30\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[8]\,
      R => reset
    );
\bus_wide_gen.offset_pack_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_29\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[9]\,
      R => reset
    );
\bus_wide_gen.offset_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.wreq_offset_n_6\,
      Q => \bus_wide_gen.offset_valid_reg_n_0\,
      R => reset
    );
\bus_wide_gen.pad_oh_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_9,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\,
      R => reset
    );
\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2_n_0\,
      I1 => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3_n_0\,
      I2 => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4_n_0\,
      I3 => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5_n_0\,
      I4 => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6_n_0\,
      O => \bus_wide_gen.single_beat\
    );
\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \bus_wide_gen.wreq_offset_n_36\,
      I1 => \bus_wide_gen.wreq_offset_n_35\,
      I2 => \bus_wide_gen.wreq_offset_n_38\,
      I3 => \bus_wide_gen.wreq_offset_n_37\,
      I4 => \bus_wide_gen.wreq_offset_n_33\,
      I5 => \bus_wide_gen.wreq_offset_n_34\,
      O => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2_n_0\
    );
\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \bus_wide_gen.wreq_offset_n_18\,
      I1 => \bus_wide_gen.wreq_offset_n_17\,
      I2 => \bus_wide_gen.wreq_offset_n_20\,
      I3 => \bus_wide_gen.wreq_offset_n_19\,
      I4 => \bus_wide_gen.wreq_offset_n_15\,
      I5 => \bus_wide_gen.wreq_offset_n_16\,
      O => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3_n_0\
    );
\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \bus_wide_gen.wreq_offset_n_12\,
      I1 => \bus_wide_gen.wreq_offset_n_11\,
      I2 => \bus_wide_gen.wreq_offset_n_14\,
      I3 => \bus_wide_gen.wreq_offset_n_13\,
      I4 => \bus_wide_gen.wreq_offset_n_9\,
      I5 => \bus_wide_gen.wreq_offset_n_10\,
      O => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4_n_0\
    );
\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \bus_wide_gen.wreq_offset_n_30\,
      I1 => \bus_wide_gen.wreq_offset_n_29\,
      I2 => \bus_wide_gen.wreq_offset_n_32\,
      I3 => \bus_wide_gen.wreq_offset_n_31\,
      I4 => \bus_wide_gen.wreq_offset_n_27\,
      I5 => \bus_wide_gen.wreq_offset_n_28\,
      O => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5_n_0\
    );
\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \bus_wide_gen.wreq_offset_n_24\,
      I1 => \bus_wide_gen.wreq_offset_n_23\,
      I2 => \bus_wide_gen.wreq_offset_n_26\,
      I3 => \bus_wide_gen.wreq_offset_n_25\,
      I4 => \bus_wide_gen.wreq_offset_n_21\,
      I5 => \bus_wide_gen.wreq_offset_n_22\,
      O => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6_n_0\
    );
\bus_wide_gen.single_beat_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.single_beat\,
      Q => \bus_wide_gen.single_beat_reg_n_0\,
      R => reset
    );
\bus_wide_gen.wreq_offset\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized8\
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      Q(0) => din_1,
      ap_clk => ap_clk,
      \bus_wide_gen.offset_empty_n\ => \bus_wide_gen.offset_empty_n\,
      \bus_wide_gen.offset_valid_reg\ => \bus_wide_gen.wreq_offset_n_4\,
      \bus_wide_gen.pad_oh_reg_reg[1]\ => \bus_wide_gen.first_beat_set_reg_n_0\,
      dout_vld_reg_0 => \bus_wide_gen.wreq_offset_n_6\,
      \fifo_depth_gt1_gen.dout_reg[0]\ => \bus_wide_gen.single_beat_reg_n_0\,
      \fifo_depth_gt1_gen.dout_reg[0]_0\ => \bus_wide_gen.last_beat_set_reg_n_0\,
      \fifo_depth_gt1_gen.dout_reg[0]_1\ => \^p_32_in\,
      \fifo_depth_gt1_gen.dout_reg[0]_2\ => \bus_wide_gen.offset_valid_reg_n_0\,
      \fifo_depth_gt1_gen.dout_reg[29]\(1 downto 0) => \^tmp_len_reg[17]_0\(1 downto 0),
      \fifo_depth_gt1_gen.dout_reg[31]\(31) => \bus_wide_gen.wreq_offset_n_7\,
      \fifo_depth_gt1_gen.dout_reg[31]\(30) => \bus_wide_gen.wreq_offset_n_8\,
      \fifo_depth_gt1_gen.dout_reg[31]\(29) => \bus_wide_gen.wreq_offset_n_9\,
      \fifo_depth_gt1_gen.dout_reg[31]\(28) => \bus_wide_gen.wreq_offset_n_10\,
      \fifo_depth_gt1_gen.dout_reg[31]\(27) => \bus_wide_gen.wreq_offset_n_11\,
      \fifo_depth_gt1_gen.dout_reg[31]\(26) => \bus_wide_gen.wreq_offset_n_12\,
      \fifo_depth_gt1_gen.dout_reg[31]\(25) => \bus_wide_gen.wreq_offset_n_13\,
      \fifo_depth_gt1_gen.dout_reg[31]\(24) => \bus_wide_gen.wreq_offset_n_14\,
      \fifo_depth_gt1_gen.dout_reg[31]\(23) => \bus_wide_gen.wreq_offset_n_15\,
      \fifo_depth_gt1_gen.dout_reg[31]\(22) => \bus_wide_gen.wreq_offset_n_16\,
      \fifo_depth_gt1_gen.dout_reg[31]\(21) => \bus_wide_gen.wreq_offset_n_17\,
      \fifo_depth_gt1_gen.dout_reg[31]\(20) => \bus_wide_gen.wreq_offset_n_18\,
      \fifo_depth_gt1_gen.dout_reg[31]\(19) => \bus_wide_gen.wreq_offset_n_19\,
      \fifo_depth_gt1_gen.dout_reg[31]\(18) => \bus_wide_gen.wreq_offset_n_20\,
      \fifo_depth_gt1_gen.dout_reg[31]\(17) => \bus_wide_gen.wreq_offset_n_21\,
      \fifo_depth_gt1_gen.dout_reg[31]\(16) => \bus_wide_gen.wreq_offset_n_22\,
      \fifo_depth_gt1_gen.dout_reg[31]\(15) => \bus_wide_gen.wreq_offset_n_23\,
      \fifo_depth_gt1_gen.dout_reg[31]\(14) => \bus_wide_gen.wreq_offset_n_24\,
      \fifo_depth_gt1_gen.dout_reg[31]\(13) => \bus_wide_gen.wreq_offset_n_25\,
      \fifo_depth_gt1_gen.dout_reg[31]\(12) => \bus_wide_gen.wreq_offset_n_26\,
      \fifo_depth_gt1_gen.dout_reg[31]\(11) => \bus_wide_gen.wreq_offset_n_27\,
      \fifo_depth_gt1_gen.dout_reg[31]\(10) => \bus_wide_gen.wreq_offset_n_28\,
      \fifo_depth_gt1_gen.dout_reg[31]\(9) => \bus_wide_gen.wreq_offset_n_29\,
      \fifo_depth_gt1_gen.dout_reg[31]\(8) => \bus_wide_gen.wreq_offset_n_30\,
      \fifo_depth_gt1_gen.dout_reg[31]\(7) => \bus_wide_gen.wreq_offset_n_31\,
      \fifo_depth_gt1_gen.dout_reg[31]\(6) => \bus_wide_gen.wreq_offset_n_32\,
      \fifo_depth_gt1_gen.dout_reg[31]\(5) => \bus_wide_gen.wreq_offset_n_33\,
      \fifo_depth_gt1_gen.dout_reg[31]\(4) => \bus_wide_gen.wreq_offset_n_34\,
      \fifo_depth_gt1_gen.dout_reg[31]\(3) => \bus_wide_gen.wreq_offset_n_35\,
      \fifo_depth_gt1_gen.dout_reg[31]\(2) => \bus_wide_gen.wreq_offset_n_36\,
      \fifo_depth_gt1_gen.dout_reg[31]\(1) => \bus_wide_gen.wreq_offset_n_37\,
      \fifo_depth_gt1_gen.dout_reg[31]\(0) => \bus_wide_gen.wreq_offset_n_38\,
      \fifo_depth_gt1_gen.dout_reg[31]_0\(0) => \^tmp_addr_reg[63]_0\(0),
      \fifo_depth_gt1_gen.full_n_reg_0\ => \^if_full_n\,
      \fifo_srl_gen.raddr_reg[0]_0\ => \^tmp_valid_reg_0\,
      if_empty_n_0 => if_empty_n_0,
      p_37_in => p_37_in,
      reset => reset,
      tmp_valid_reg(0) => tmp_valid_reg_1(0),
      we => we_0,
      wrsp_ready => wrsp_ready
    );
fifo_wreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(0) => fifo_wreq_n_4,
      E(0) => E(0),
      Q(63) => wreq_len(1),
      Q(62) => fifo_wreq_n_6,
      Q(61) => fifo_wreq_n_7,
      Q(60) => fifo_wreq_n_8,
      Q(59) => fifo_wreq_n_9,
      Q(58) => fifo_wreq_n_10,
      Q(57) => fifo_wreq_n_11,
      Q(56) => fifo_wreq_n_12,
      Q(55) => fifo_wreq_n_13,
      Q(54) => fifo_wreq_n_14,
      Q(53) => fifo_wreq_n_15,
      Q(52) => fifo_wreq_n_16,
      Q(51) => fifo_wreq_n_17,
      Q(50) => fifo_wreq_n_18,
      Q(49) => fifo_wreq_n_19,
      Q(48) => fifo_wreq_n_20,
      Q(47) => fifo_wreq_n_21,
      Q(46) => fifo_wreq_n_22,
      Q(45) => fifo_wreq_n_23,
      Q(44) => fifo_wreq_n_24,
      Q(43) => fifo_wreq_n_25,
      Q(42) => fifo_wreq_n_26,
      Q(41) => fifo_wreq_n_27,
      Q(40) => fifo_wreq_n_28,
      Q(39) => fifo_wreq_n_29,
      Q(38) => fifo_wreq_n_30,
      Q(37) => fifo_wreq_n_31,
      Q(36) => fifo_wreq_n_32,
      Q(35) => fifo_wreq_n_33,
      Q(34) => fifo_wreq_n_34,
      Q(33) => fifo_wreq_n_35,
      Q(32) => fifo_wreq_n_36,
      Q(31) => fifo_wreq_n_37,
      Q(30) => fifo_wreq_n_38,
      Q(29) => fifo_wreq_n_39,
      Q(28) => fifo_wreq_n_40,
      Q(27) => fifo_wreq_n_41,
      Q(26) => fifo_wreq_n_42,
      Q(25) => fifo_wreq_n_43,
      Q(24) => fifo_wreq_n_44,
      Q(23) => fifo_wreq_n_45,
      Q(22) => fifo_wreq_n_46,
      Q(21) => fifo_wreq_n_47,
      Q(20) => fifo_wreq_n_48,
      Q(19) => fifo_wreq_n_49,
      Q(18) => fifo_wreq_n_50,
      Q(17) => fifo_wreq_n_51,
      Q(16) => fifo_wreq_n_52,
      Q(15) => fifo_wreq_n_53,
      Q(14) => fifo_wreq_n_54,
      Q(13) => fifo_wreq_n_55,
      Q(12) => fifo_wreq_n_56,
      Q(11) => fifo_wreq_n_57,
      Q(10) => fifo_wreq_n_58,
      Q(9) => fifo_wreq_n_59,
      Q(8) => fifo_wreq_n_60,
      Q(7) => fifo_wreq_n_61,
      Q(6) => fifo_wreq_n_62,
      Q(5) => fifo_wreq_n_63,
      Q(4) => fifo_wreq_n_64,
      Q(3) => fifo_wreq_n_65,
      Q(2) => fifo_wreq_n_66,
      Q(1) => fifo_wreq_n_67,
      Q(0) => fifo_wreq_n_68,
      ap_clk => ap_clk,
      ap_loop_init_int_reg => ap_loop_init_int_reg,
      \fifo_depth_gt1_gen.full_n_reg_0\ => \fifo_depth_gt1_gen.full_n_reg_1\,
      \fifo_depth_gt1_gen.full_n_reg_1\ => \fifo_depth_gt1_gen.full_n_reg_2\(0),
      \fifo_depth_gt1_gen.full_n_reg_2\ => fifo_wreq_n_69,
      gmem1_AWREADY => gmem1_AWREADY,
      if_empty_n_0 => if_empty_n_0,
      \in\(62 downto 0) => \in\(62 downto 0),
      reset => reset,
      tmp_valid_reg => \^tmp_valid_reg_0\,
      tmp_valid_reg_0 => \^if_full_n\,
      we => we,
      wrsp_ready => wrsp_ready
    );
fifo_wrsp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized10\
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      E(0) => empty_n,
      Q(0) => wreq_len(1),
      ap_clk => ap_clk,
      \fifo_depth_gt1_gen.dout_reg[0]\ => \^wrsp_type\,
      \fifo_depth_gt1_gen.empty_n_reg_0\(0) => \fifo_depth_gt1_gen.empty_n_reg\(0),
      \fifo_depth_gt1_gen.empty_n_reg_1\ => \^ursp_ready\,
      \fifo_depth_gt1_gen.full_n_reg_0\(0) => if_read28_out,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ => \^tmp_valid_reg_0\,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]_1\ => \^if_full_n\,
      if_empty_n_0 => if_empty_n_0,
      last_resp => last_resp,
      need_wrsp => need_wrsp,
      p_2_in => p_2_in,
      re => re,
      reset => reset,
      we => we_0,
      wrsp_ready => wrsp_ready,
      wrsp_valid => wrsp_valid
    );
\tmp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_59,
      Q => \^tmp_addr_reg[63]_0\(9),
      R => reset
    );
\tmp_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_58,
      Q => \^tmp_addr_reg[63]_0\(10),
      R => reset
    );
\tmp_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_57,
      Q => \^tmp_addr_reg[63]_0\(11),
      R => reset
    );
\tmp_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_56,
      Q => \^tmp_addr_reg[63]_0\(12),
      R => reset
    );
\tmp_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_55,
      Q => \^tmp_addr_reg[63]_0\(13),
      R => reset
    );
\tmp_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_54,
      Q => \^tmp_addr_reg[63]_0\(14),
      R => reset
    );
\tmp_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_53,
      Q => \^tmp_addr_reg[63]_0\(15),
      R => reset
    );
\tmp_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_52,
      Q => \^tmp_addr_reg[63]_0\(16),
      R => reset
    );
\tmp_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_51,
      Q => \^tmp_addr_reg[63]_0\(17),
      R => reset
    );
\tmp_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_50,
      Q => \^tmp_addr_reg[63]_0\(18),
      R => reset
    );
\tmp_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_68,
      Q => \^tmp_addr_reg[63]_0\(0),
      R => reset
    );
\tmp_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_49,
      Q => \^tmp_addr_reg[63]_0\(19),
      R => reset
    );
\tmp_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_48,
      Q => \^tmp_addr_reg[63]_0\(20),
      R => reset
    );
\tmp_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_47,
      Q => \^tmp_addr_reg[63]_0\(21),
      R => reset
    );
\tmp_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_46,
      Q => \^tmp_addr_reg[63]_0\(22),
      R => reset
    );
\tmp_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_45,
      Q => \^tmp_addr_reg[63]_0\(23),
      R => reset
    );
\tmp_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_44,
      Q => \^tmp_addr_reg[63]_0\(24),
      R => reset
    );
\tmp_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_43,
      Q => \^tmp_addr_reg[63]_0\(25),
      R => reset
    );
\tmp_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_42,
      Q => \^tmp_addr_reg[63]_0\(26),
      R => reset
    );
\tmp_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_41,
      Q => \^tmp_addr_reg[63]_0\(27),
      R => reset
    );
\tmp_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_40,
      Q => \^tmp_addr_reg[63]_0\(28),
      R => reset
    );
\tmp_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_67,
      Q => \^tmp_addr_reg[63]_0\(1),
      R => reset
    );
\tmp_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_39,
      Q => \^tmp_addr_reg[63]_0\(29),
      R => reset
    );
\tmp_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_38,
      Q => \^tmp_addr_reg[63]_0\(30),
      R => reset
    );
\tmp_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_37,
      Q => \^tmp_addr_reg[63]_0\(31),
      R => reset
    );
\tmp_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_36,
      Q => \^tmp_addr_reg[63]_0\(32),
      R => reset
    );
\tmp_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_35,
      Q => \^tmp_addr_reg[63]_0\(33),
      R => reset
    );
\tmp_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_34,
      Q => \^tmp_addr_reg[63]_0\(34),
      R => reset
    );
\tmp_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_33,
      Q => \^tmp_addr_reg[63]_0\(35),
      R => reset
    );
\tmp_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_32,
      Q => \^tmp_addr_reg[63]_0\(36),
      R => reset
    );
\tmp_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_31,
      Q => \^tmp_addr_reg[63]_0\(37),
      R => reset
    );
\tmp_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_30,
      Q => \^tmp_addr_reg[63]_0\(38),
      R => reset
    );
\tmp_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_66,
      Q => \^tmp_addr_reg[63]_0\(2),
      R => reset
    );
\tmp_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_29,
      Q => \^tmp_addr_reg[63]_0\(39),
      R => reset
    );
\tmp_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_28,
      Q => \^tmp_addr_reg[63]_0\(40),
      R => reset
    );
\tmp_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_27,
      Q => \^tmp_addr_reg[63]_0\(41),
      R => reset
    );
\tmp_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_26,
      Q => \^tmp_addr_reg[63]_0\(42),
      R => reset
    );
\tmp_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_25,
      Q => \^tmp_addr_reg[63]_0\(43),
      R => reset
    );
\tmp_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_24,
      Q => \^tmp_addr_reg[63]_0\(44),
      R => reset
    );
\tmp_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_23,
      Q => \^tmp_addr_reg[63]_0\(45),
      R => reset
    );
\tmp_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_22,
      Q => \^tmp_addr_reg[63]_0\(46),
      R => reset
    );
\tmp_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_21,
      Q => \^tmp_addr_reg[63]_0\(47),
      R => reset
    );
\tmp_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_20,
      Q => \^tmp_addr_reg[63]_0\(48),
      R => reset
    );
\tmp_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_65,
      Q => \^tmp_addr_reg[63]_0\(3),
      R => reset
    );
\tmp_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_19,
      Q => \^tmp_addr_reg[63]_0\(49),
      R => reset
    );
\tmp_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_18,
      Q => \^tmp_addr_reg[63]_0\(50),
      R => reset
    );
\tmp_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_17,
      Q => \^tmp_addr_reg[63]_0\(51),
      R => reset
    );
\tmp_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_16,
      Q => \^tmp_addr_reg[63]_0\(52),
      R => reset
    );
\tmp_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_15,
      Q => \^tmp_addr_reg[63]_0\(53),
      R => reset
    );
\tmp_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_14,
      Q => \^tmp_addr_reg[63]_0\(54),
      R => reset
    );
\tmp_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_13,
      Q => \^tmp_addr_reg[63]_0\(55),
      R => reset
    );
\tmp_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_12,
      Q => \^tmp_addr_reg[63]_0\(56),
      R => reset
    );
\tmp_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_11,
      Q => \^tmp_addr_reg[63]_0\(57),
      R => reset
    );
\tmp_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_10,
      Q => \^tmp_addr_reg[63]_0\(58),
      R => reset
    );
\tmp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_64,
      Q => \^tmp_addr_reg[63]_0\(4),
      R => reset
    );
\tmp_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_9,
      Q => \^tmp_addr_reg[63]_0\(59),
      R => reset
    );
\tmp_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_8,
      Q => \^tmp_addr_reg[63]_0\(60),
      R => reset
    );
\tmp_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_7,
      Q => \^tmp_addr_reg[63]_0\(61),
      R => reset
    );
\tmp_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_6,
      Q => \^tmp_addr_reg[63]_0\(62),
      R => reset
    );
\tmp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_63,
      Q => \^tmp_addr_reg[63]_0\(5),
      R => reset
    );
\tmp_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_62,
      Q => \^tmp_addr_reg[63]_0\(6),
      R => reset
    );
\tmp_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_61,
      Q => \^tmp_addr_reg[63]_0\(7),
      R => reset
    );
\tmp_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_60,
      Q => \^tmp_addr_reg[63]_0\(8),
      R => reset
    );
\tmp_len_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_4,
      Q => \^tmp_len_reg[17]_0\(1),
      R => reset
    );
\tmp_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => '1',
      Q => \^tmp_len_reg[17]_0\(0),
      R => reset
    );
tmp_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_wreq_n_69,
      Q => \^tmp_valid_reg_0\,
      R => reset
    );
user_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized12\
     port map (
      E(0) => empty_n,
      Q(1 downto 0) => Q(1 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ce0 => ce0,
      dout_vld_reg_0 => dout_vld_reg,
      dout_vld_reg_1 => dout_vld_reg_0,
      \fifo_depth_gt1_gen.full_n_reg_0\(0) => \fifo_depth_gt1_gen.empty_n_reg\(0),
      grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_BREADY => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_BREADY,
      last_resp => last_resp,
      ram_reg => \^fifo_depth_gt1_gen.full_n_reg_0\,
      ram_reg_0(0) => ram_reg(0),
      re => re,
      reset => reset,
      ursp_ready => \^ursp_ready\,
      wrsp_type => \^wrsp_type\,
      wrsp_valid => wrsp_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_throttle is
  port (
    AWREADY_Dummy_1 : out STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg\ : out STD_LOGIC;
    \len_cnt_reg[7]\ : out STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : out STD_LOGIC;
    m_axi_gmem1_WVALID : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    \data_p1_reg[67]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \aggressive_gen.last_cnt_reg[1]_0\ : in STD_LOGIC;
    if_empty_n : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[36]_0\ : in STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 65 downto 0 );
    \fifo_depth_gt1_gen.dout_reg[35]\ : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_throttle;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_throttle is
  signal \aggressive_gen.data_fifo_n_3\ : STD_LOGIC;
  signal \aggressive_gen.data_fifo_n_4\ : STD_LOGIC;
  signal \aggressive_gen.data_fifo_n_48\ : STD_LOGIC;
  signal \aggressive_gen.data_fifo_n_5\ : STD_LOGIC;
  signal \aggressive_gen.data_fifo_n_6\ : STD_LOGIC;
  signal \aggressive_gen.data_fifo_n_9\ : STD_LOGIC;
  signal \aggressive_gen.flying_req_reg_n_0\ : STD_LOGIC;
  signal \aggressive_gen.last_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \aggressive_gen.last_cnt_reg\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \aggressive_gen.last_cnt_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \aggressive_gen.req_en\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_10\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_11\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_12\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_13\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_14\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_15\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_16\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_17\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_18\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_19\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_2\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_20\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_21\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_22\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_23\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_24\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_25\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_26\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_27\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_28\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_29\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_3\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_30\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_31\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_32\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_33\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_34\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_35\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_36\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_37\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_38\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_39\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_4\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_40\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_41\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_42\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_43\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_44\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_45\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_46\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_47\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_48\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_49\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_5\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_50\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_51\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_52\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_53\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_54\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_55\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_56\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_57\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_58\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_59\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_6\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_60\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_61\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_62\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_63\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_64\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_65\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_66\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_67\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_7\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_8\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_9\ : STD_LOGIC;
  signal \aggressive_gen.rs_req_n_1\ : STD_LOGIC;
  signal \aggressive_gen.rs_req_ready\ : STD_LOGIC;
  signal if_empty_n_0 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
begin
\aggressive_gen.data_fifo\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized20\
     port map (
      D(3) => \aggressive_gen.data_fifo_n_3\,
      D(2) => \aggressive_gen.data_fifo_n_4\,
      D(1) => \aggressive_gen.data_fifo_n_5\,
      D(0) => \aggressive_gen.data_fifo_n_6\,
      E(0) => \aggressive_gen.data_fifo_n_9\,
      Q(1 downto 0) => Q(1 downto 0),
      WVALID_Dummy => WVALID_Dummy,
      \aggressive_gen.flying_req_reg\ => \aggressive_gen.flying_req_reg_n_0\,
      \aggressive_gen.flying_req_reg_0\ => \aggressive_gen.rs_req_n_1\,
      \aggressive_gen.last_cnt_reg[1]\ => \aggressive_gen.last_cnt_reg[1]_0\,
      \aggressive_gen.last_cnt_reg[4]\(4 downto 1) => \aggressive_gen.last_cnt_reg\(4 downto 1),
      \aggressive_gen.last_cnt_reg[4]\(0) => \aggressive_gen.last_cnt_reg__0\(0),
      \aggressive_gen.req_en\ => \aggressive_gen.req_en\,
      \aggressive_gen.rs_req_ready\ => \aggressive_gen.rs_req_ready\,
      ap_clk => ap_clk,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      dout_vld_reg_0(0) => load_p2,
      dout_vld_reg_1 => \aggressive_gen.data_fifo_n_48\,
      \fifo_depth_gt1_gen.dout_reg[36]\(36 downto 0) => \fifo_depth_gt1_gen.dout_reg[36]\(36 downto 0),
      \fifo_depth_gt1_gen.full_n_reg_0\ => \fifo_depth_gt1_gen.full_n_reg\,
      if_empty_n => if_empty_n,
      if_empty_n_0 => if_empty_n_0,
      \in\(36) => \fifo_depth_gt1_gen.dout_reg[36]_0\,
      \in\(35 downto 0) => \fifo_depth_gt1_gen.dout_reg[35]\(35 downto 0),
      \len_cnt_reg[7]\ => \len_cnt_reg[7]\,
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
      m_axi_gmem1_WVALID => m_axi_gmem1_WVALID,
      reset => reset
    );
\aggressive_gen.flying_req_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \aggressive_gen.data_fifo_n_48\,
      Q => \aggressive_gen.flying_req_reg_n_0\,
      R => reset
    );
\aggressive_gen.last_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \aggressive_gen.last_cnt_reg__0\(0),
      O => \aggressive_gen.last_cnt[0]_i_1_n_0\
    );
\aggressive_gen.last_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \aggressive_gen.data_fifo_n_9\,
      D => \aggressive_gen.last_cnt[0]_i_1_n_0\,
      Q => \aggressive_gen.last_cnt_reg__0\(0),
      R => reset
    );
\aggressive_gen.last_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \aggressive_gen.data_fifo_n_9\,
      D => \aggressive_gen.data_fifo_n_6\,
      Q => \aggressive_gen.last_cnt_reg\(1),
      R => reset
    );
\aggressive_gen.last_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \aggressive_gen.data_fifo_n_9\,
      D => \aggressive_gen.data_fifo_n_5\,
      Q => \aggressive_gen.last_cnt_reg\(2),
      R => reset
    );
\aggressive_gen.last_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \aggressive_gen.data_fifo_n_9\,
      D => \aggressive_gen.data_fifo_n_4\,
      Q => \aggressive_gen.last_cnt_reg\(3),
      R => reset
    );
\aggressive_gen.last_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \aggressive_gen.data_fifo_n_9\,
      D => \aggressive_gen.data_fifo_n_3\,
      Q => \aggressive_gen.last_cnt_reg\(4),
      R => reset
    );
\aggressive_gen.req_fifo\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized18\
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      Q(65) => \aggressive_gen.req_fifo_n_2\,
      Q(64) => \aggressive_gen.req_fifo_n_3\,
      Q(63) => \aggressive_gen.req_fifo_n_4\,
      Q(62) => \aggressive_gen.req_fifo_n_5\,
      Q(61) => \aggressive_gen.req_fifo_n_6\,
      Q(60) => \aggressive_gen.req_fifo_n_7\,
      Q(59) => \aggressive_gen.req_fifo_n_8\,
      Q(58) => \aggressive_gen.req_fifo_n_9\,
      Q(57) => \aggressive_gen.req_fifo_n_10\,
      Q(56) => \aggressive_gen.req_fifo_n_11\,
      Q(55) => \aggressive_gen.req_fifo_n_12\,
      Q(54) => \aggressive_gen.req_fifo_n_13\,
      Q(53) => \aggressive_gen.req_fifo_n_14\,
      Q(52) => \aggressive_gen.req_fifo_n_15\,
      Q(51) => \aggressive_gen.req_fifo_n_16\,
      Q(50) => \aggressive_gen.req_fifo_n_17\,
      Q(49) => \aggressive_gen.req_fifo_n_18\,
      Q(48) => \aggressive_gen.req_fifo_n_19\,
      Q(47) => \aggressive_gen.req_fifo_n_20\,
      Q(46) => \aggressive_gen.req_fifo_n_21\,
      Q(45) => \aggressive_gen.req_fifo_n_22\,
      Q(44) => \aggressive_gen.req_fifo_n_23\,
      Q(43) => \aggressive_gen.req_fifo_n_24\,
      Q(42) => \aggressive_gen.req_fifo_n_25\,
      Q(41) => \aggressive_gen.req_fifo_n_26\,
      Q(40) => \aggressive_gen.req_fifo_n_27\,
      Q(39) => \aggressive_gen.req_fifo_n_28\,
      Q(38) => \aggressive_gen.req_fifo_n_29\,
      Q(37) => \aggressive_gen.req_fifo_n_30\,
      Q(36) => \aggressive_gen.req_fifo_n_31\,
      Q(35) => \aggressive_gen.req_fifo_n_32\,
      Q(34) => \aggressive_gen.req_fifo_n_33\,
      Q(33) => \aggressive_gen.req_fifo_n_34\,
      Q(32) => \aggressive_gen.req_fifo_n_35\,
      Q(31) => \aggressive_gen.req_fifo_n_36\,
      Q(30) => \aggressive_gen.req_fifo_n_37\,
      Q(29) => \aggressive_gen.req_fifo_n_38\,
      Q(28) => \aggressive_gen.req_fifo_n_39\,
      Q(27) => \aggressive_gen.req_fifo_n_40\,
      Q(26) => \aggressive_gen.req_fifo_n_41\,
      Q(25) => \aggressive_gen.req_fifo_n_42\,
      Q(24) => \aggressive_gen.req_fifo_n_43\,
      Q(23) => \aggressive_gen.req_fifo_n_44\,
      Q(22) => \aggressive_gen.req_fifo_n_45\,
      Q(21) => \aggressive_gen.req_fifo_n_46\,
      Q(20) => \aggressive_gen.req_fifo_n_47\,
      Q(19) => \aggressive_gen.req_fifo_n_48\,
      Q(18) => \aggressive_gen.req_fifo_n_49\,
      Q(17) => \aggressive_gen.req_fifo_n_50\,
      Q(16) => \aggressive_gen.req_fifo_n_51\,
      Q(15) => \aggressive_gen.req_fifo_n_52\,
      Q(14) => \aggressive_gen.req_fifo_n_53\,
      Q(13) => \aggressive_gen.req_fifo_n_54\,
      Q(12) => \aggressive_gen.req_fifo_n_55\,
      Q(11) => \aggressive_gen.req_fifo_n_56\,
      Q(10) => \aggressive_gen.req_fifo_n_57\,
      Q(9) => \aggressive_gen.req_fifo_n_58\,
      Q(8) => \aggressive_gen.req_fifo_n_59\,
      Q(7) => \aggressive_gen.req_fifo_n_60\,
      Q(6) => \aggressive_gen.req_fifo_n_61\,
      Q(5) => \aggressive_gen.req_fifo_n_62\,
      Q(4) => \aggressive_gen.req_fifo_n_63\,
      Q(3) => \aggressive_gen.req_fifo_n_64\,
      Q(2) => \aggressive_gen.req_fifo_n_65\,
      Q(1) => \aggressive_gen.req_fifo_n_66\,
      Q(0) => \aggressive_gen.req_fifo_n_67\,
      \aggressive_gen.req_en\ => \aggressive_gen.req_en\,
      \aggressive_gen.rs_req_ready\ => \aggressive_gen.rs_req_ready\,
      ap_clk => ap_clk,
      \fifo_depth_gt1_gen.full_n_reg_0\ => AWREADY_Dummy_1,
      if_empty_n_0 => if_empty_n_0,
      \in\(65 downto 0) => \in\(65 downto 0),
      reset => reset
    );
\aggressive_gen.rs_req\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice__parameterized4\
     port map (
      D(65) => \aggressive_gen.req_fifo_n_2\,
      D(64) => \aggressive_gen.req_fifo_n_3\,
      D(63) => \aggressive_gen.req_fifo_n_4\,
      D(62) => \aggressive_gen.req_fifo_n_5\,
      D(61) => \aggressive_gen.req_fifo_n_6\,
      D(60) => \aggressive_gen.req_fifo_n_7\,
      D(59) => \aggressive_gen.req_fifo_n_8\,
      D(58) => \aggressive_gen.req_fifo_n_9\,
      D(57) => \aggressive_gen.req_fifo_n_10\,
      D(56) => \aggressive_gen.req_fifo_n_11\,
      D(55) => \aggressive_gen.req_fifo_n_12\,
      D(54) => \aggressive_gen.req_fifo_n_13\,
      D(53) => \aggressive_gen.req_fifo_n_14\,
      D(52) => \aggressive_gen.req_fifo_n_15\,
      D(51) => \aggressive_gen.req_fifo_n_16\,
      D(50) => \aggressive_gen.req_fifo_n_17\,
      D(49) => \aggressive_gen.req_fifo_n_18\,
      D(48) => \aggressive_gen.req_fifo_n_19\,
      D(47) => \aggressive_gen.req_fifo_n_20\,
      D(46) => \aggressive_gen.req_fifo_n_21\,
      D(45) => \aggressive_gen.req_fifo_n_22\,
      D(44) => \aggressive_gen.req_fifo_n_23\,
      D(43) => \aggressive_gen.req_fifo_n_24\,
      D(42) => \aggressive_gen.req_fifo_n_25\,
      D(41) => \aggressive_gen.req_fifo_n_26\,
      D(40) => \aggressive_gen.req_fifo_n_27\,
      D(39) => \aggressive_gen.req_fifo_n_28\,
      D(38) => \aggressive_gen.req_fifo_n_29\,
      D(37) => \aggressive_gen.req_fifo_n_30\,
      D(36) => \aggressive_gen.req_fifo_n_31\,
      D(35) => \aggressive_gen.req_fifo_n_32\,
      D(34) => \aggressive_gen.req_fifo_n_33\,
      D(33) => \aggressive_gen.req_fifo_n_34\,
      D(32) => \aggressive_gen.req_fifo_n_35\,
      D(31) => \aggressive_gen.req_fifo_n_36\,
      D(30) => \aggressive_gen.req_fifo_n_37\,
      D(29) => \aggressive_gen.req_fifo_n_38\,
      D(28) => \aggressive_gen.req_fifo_n_39\,
      D(27) => \aggressive_gen.req_fifo_n_40\,
      D(26) => \aggressive_gen.req_fifo_n_41\,
      D(25) => \aggressive_gen.req_fifo_n_42\,
      D(24) => \aggressive_gen.req_fifo_n_43\,
      D(23) => \aggressive_gen.req_fifo_n_44\,
      D(22) => \aggressive_gen.req_fifo_n_45\,
      D(21) => \aggressive_gen.req_fifo_n_46\,
      D(20) => \aggressive_gen.req_fifo_n_47\,
      D(19) => \aggressive_gen.req_fifo_n_48\,
      D(18) => \aggressive_gen.req_fifo_n_49\,
      D(17) => \aggressive_gen.req_fifo_n_50\,
      D(16) => \aggressive_gen.req_fifo_n_51\,
      D(15) => \aggressive_gen.req_fifo_n_52\,
      D(14) => \aggressive_gen.req_fifo_n_53\,
      D(13) => \aggressive_gen.req_fifo_n_54\,
      D(12) => \aggressive_gen.req_fifo_n_55\,
      D(11) => \aggressive_gen.req_fifo_n_56\,
      D(10) => \aggressive_gen.req_fifo_n_57\,
      D(9) => \aggressive_gen.req_fifo_n_58\,
      D(8) => \aggressive_gen.req_fifo_n_59\,
      D(7) => \aggressive_gen.req_fifo_n_60\,
      D(6) => \aggressive_gen.req_fifo_n_61\,
      D(5) => \aggressive_gen.req_fifo_n_62\,
      D(4) => \aggressive_gen.req_fifo_n_63\,
      D(3) => \aggressive_gen.req_fifo_n_64\,
      D(2) => \aggressive_gen.req_fifo_n_65\,
      D(1) => \aggressive_gen.req_fifo_n_66\,
      D(0) => \aggressive_gen.req_fifo_n_67\,
      E(0) => load_p2,
      Q(1 downto 0) => \aggressive_gen.last_cnt_reg\(4 downto 3),
      \aggressive_gen.last_cnt_reg[4]\ => \aggressive_gen.rs_req_n_1\,
      \aggressive_gen.req_en\ => \aggressive_gen.req_en\,
      \aggressive_gen.rs_req_ready\ => \aggressive_gen.rs_req_ready\,
      ap_clk => ap_clk,
      \data_p1_reg[67]_0\(65 downto 0) => \data_p1_reg[67]\(65 downto 0),
      if_empty_n_0 => if_empty_n_0,
      m_axi_gmem1_AWREADY => m_axi_gmem1_AWREADY,
      m_axi_gmem1_AWVALID => m_axi_gmem1_AWVALID,
      reset => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_store is
  port (
    gmem2_AWREADY : out STD_LOGIC;
    gmem2_WREADY : out STD_LOGIC;
    if_full_n : out STD_LOGIC;
    wrsp_type : out STD_LOGIC;
    ursp_ready : out STD_LOGIC;
    p_32_in : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    tmp_valid_reg_0 : out STD_LOGIC;
    WVALID_Dummy : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    \bus_wide_gen.offset_valid_reg_0\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_valid_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_addr_reg[63]_0\ : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \tmp_len_reg[17]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_2_in : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus_wide_gen.data_gen[1].strb_buf_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_valid_reg_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_loop_init_int_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    mOutPtr13_out : in STD_LOGIC;
    we : in STD_LOGIC;
    last_resp : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmem2_BREADY : in STD_LOGIC;
    we_1 : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    out_TOP_WREADY : in STD_LOGIC;
    \bus_wide_gen.len_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    if_empty_n : in STD_LOGIC;
    need_wrsp : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 62 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_store;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_store is
  signal \^wvalid_dummy\ : STD_LOGIC;
  signal buff_wdata_n_10 : STD_LOGIC;
  signal buff_wdata_n_3 : STD_LOGIC;
  signal buff_wdata_n_7 : STD_LOGIC;
  signal buff_wdata_n_8 : STD_LOGIC;
  signal buff_wdata_n_9 : STD_LOGIC;
  signal \bus_wide_gen.data_buf0_out\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.first_beat_set_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.first_pad_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.head_offset\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_10__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_11__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_12__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_13__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_14__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_15__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_16__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_17__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_3__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_4__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_5__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_6__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_7__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_8__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_i_9__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.last_beat_set_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.offset_empty_n\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_pack_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \bus_wide_gen.offset_valid_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat0\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.single_beat_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_20\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_21\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_22\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_23\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_25\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_29\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_31\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_32\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_33\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_34\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_35\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_36\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_37\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_38\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.wreq_offset_n_9\ : STD_LOGIC;
  signal din_1 : STD_LOGIC;
  signal empty_n : STD_LOGIC;
  signal \^fifo_depth_gt1_gen.full_n_reg\ : STD_LOGIC;
  signal fifo_wreq_n_10 : STD_LOGIC;
  signal fifo_wreq_n_11 : STD_LOGIC;
  signal fifo_wreq_n_12 : STD_LOGIC;
  signal fifo_wreq_n_13 : STD_LOGIC;
  signal fifo_wreq_n_14 : STD_LOGIC;
  signal fifo_wreq_n_15 : STD_LOGIC;
  signal fifo_wreq_n_16 : STD_LOGIC;
  signal fifo_wreq_n_17 : STD_LOGIC;
  signal fifo_wreq_n_18 : STD_LOGIC;
  signal fifo_wreq_n_19 : STD_LOGIC;
  signal fifo_wreq_n_20 : STD_LOGIC;
  signal fifo_wreq_n_21 : STD_LOGIC;
  signal fifo_wreq_n_22 : STD_LOGIC;
  signal fifo_wreq_n_23 : STD_LOGIC;
  signal fifo_wreq_n_24 : STD_LOGIC;
  signal fifo_wreq_n_25 : STD_LOGIC;
  signal fifo_wreq_n_26 : STD_LOGIC;
  signal fifo_wreq_n_27 : STD_LOGIC;
  signal fifo_wreq_n_28 : STD_LOGIC;
  signal fifo_wreq_n_29 : STD_LOGIC;
  signal fifo_wreq_n_30 : STD_LOGIC;
  signal fifo_wreq_n_31 : STD_LOGIC;
  signal fifo_wreq_n_32 : STD_LOGIC;
  signal fifo_wreq_n_33 : STD_LOGIC;
  signal fifo_wreq_n_34 : STD_LOGIC;
  signal fifo_wreq_n_35 : STD_LOGIC;
  signal fifo_wreq_n_36 : STD_LOGIC;
  signal fifo_wreq_n_37 : STD_LOGIC;
  signal fifo_wreq_n_38 : STD_LOGIC;
  signal fifo_wreq_n_39 : STD_LOGIC;
  signal fifo_wreq_n_4 : STD_LOGIC;
  signal fifo_wreq_n_40 : STD_LOGIC;
  signal fifo_wreq_n_41 : STD_LOGIC;
  signal fifo_wreq_n_42 : STD_LOGIC;
  signal fifo_wreq_n_43 : STD_LOGIC;
  signal fifo_wreq_n_44 : STD_LOGIC;
  signal fifo_wreq_n_45 : STD_LOGIC;
  signal fifo_wreq_n_46 : STD_LOGIC;
  signal fifo_wreq_n_47 : STD_LOGIC;
  signal fifo_wreq_n_48 : STD_LOGIC;
  signal fifo_wreq_n_49 : STD_LOGIC;
  signal fifo_wreq_n_50 : STD_LOGIC;
  signal fifo_wreq_n_51 : STD_LOGIC;
  signal fifo_wreq_n_52 : STD_LOGIC;
  signal fifo_wreq_n_53 : STD_LOGIC;
  signal fifo_wreq_n_54 : STD_LOGIC;
  signal fifo_wreq_n_55 : STD_LOGIC;
  signal fifo_wreq_n_56 : STD_LOGIC;
  signal fifo_wreq_n_57 : STD_LOGIC;
  signal fifo_wreq_n_58 : STD_LOGIC;
  signal fifo_wreq_n_59 : STD_LOGIC;
  signal fifo_wreq_n_6 : STD_LOGIC;
  signal fifo_wreq_n_60 : STD_LOGIC;
  signal fifo_wreq_n_61 : STD_LOGIC;
  signal fifo_wreq_n_62 : STD_LOGIC;
  signal fifo_wreq_n_63 : STD_LOGIC;
  signal fifo_wreq_n_64 : STD_LOGIC;
  signal fifo_wreq_n_65 : STD_LOGIC;
  signal fifo_wreq_n_66 : STD_LOGIC;
  signal fifo_wreq_n_67 : STD_LOGIC;
  signal fifo_wreq_n_68 : STD_LOGIC;
  signal fifo_wreq_n_69 : STD_LOGIC;
  signal fifo_wreq_n_7 : STD_LOGIC;
  signal fifo_wreq_n_8 : STD_LOGIC;
  signal fifo_wreq_n_9 : STD_LOGIC;
  signal if_empty_n_0 : STD_LOGIC;
  signal \^if_full_n\ : STD_LOGIC;
  signal if_read28_out : STD_LOGIC;
  signal \^p_32_in\ : STD_LOGIC;
  signal p_37_in : STD_LOGIC;
  signal re : STD_LOGIC;
  signal \^tmp_addr_reg[63]_0\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \^tmp_len_reg[17]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^tmp_valid_reg_0\ : STD_LOGIC;
  signal \^ursp_ready\ : STD_LOGIC;
  signal wdata_pack : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal we_0 : STD_LOGIC;
  signal wreq_len : STD_LOGIC_VECTOR ( 1 to 1 );
  signal wrsp_ready : STD_LOGIC;
  signal \^wrsp_type\ : STD_LOGIC;
  signal wrsp_valid : STD_LOGIC;
  signal \NLW_bus_wide_gen.len_cnt_buf_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bus_wide_gen.len_cnt_buf_reg[28]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_buf_reg[28]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0\ : label is 11;
begin
  WVALID_Dummy <= \^wvalid_dummy\;
  \fifo_depth_gt1_gen.full_n_reg\ <= \^fifo_depth_gt1_gen.full_n_reg\;
  if_full_n <= \^if_full_n\;
  p_32_in <= \^p_32_in\;
  \tmp_addr_reg[63]_0\(62 downto 0) <= \^tmp_addr_reg[63]_0\(62 downto 0);
  \tmp_len_reg[17]_0\(1 downto 0) <= \^tmp_len_reg[17]_0\(1 downto 0);
  tmp_valid_reg_0 <= \^tmp_valid_reg_0\;
  ursp_ready <= \^ursp_ready\;
  wrsp_type <= \^wrsp_type\;
buff_wdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized6\
     port map (
      E(0) => buff_wdata_n_3,
      Q(0) => \bus_wide_gen.head_offset\,
      SR(0) => SR(0),
      WVALID_Dummy => \^wvalid_dummy\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => buff_wdata_n_9,
      \bus_wide_gen.data_gen[0].strb_buf_reg[0]\ => \bus_wide_gen.first_beat_set_reg_n_0\,
      \bus_wide_gen.first_beat_set_reg\ => buff_wdata_n_8,
      \bus_wide_gen.first_beat_set_reg_0\ => \bus_wide_gen.last_beat_set_reg_n_0\,
      \bus_wide_gen.first_beat_set_reg_1\ => \bus_wide_gen.single_beat_reg_n_0\,
      \bus_wide_gen.last_beat_set\ => \bus_wide_gen.last_beat_set\,
      \bus_wide_gen.len_cnt_buf_reg[0]\ => \bus_wide_gen.len_cnt_buf_reg[0]_0\,
      \bus_wide_gen.len_cnt_buf_reg[0]_0\ => \bus_wide_gen.wreq_offset_n_4\,
      \bus_wide_gen.offset_empty_n\ => \bus_wide_gen.offset_empty_n\,
      \bus_wide_gen.offset_pack_reg_reg[31]\ => buff_wdata_n_10,
      \bus_wide_gen.offset_valid_reg\ => \bus_wide_gen.offset_valid_reg_0\,
      \bus_wide_gen.offset_valid_reg_0\(0) => \bus_wide_gen.single_beat0\,
      \bus_wide_gen.offset_valid_reg_1\ => \^p_32_in\,
      \bus_wide_gen.offset_valid_reg_2\ => buff_wdata_n_7,
      \bus_wide_gen.pad_oh_reg_reg[1]\ => \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\,
      \bus_wide_gen.pad_oh_reg_reg[1]_0\ => \bus_wide_gen.first_pad_reg_n_0\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      din(7 downto 0) => din(7 downto 0),
      dout(17 downto 0) => wdata_pack(17 downto 0),
      dout_vld_reg_0(0) => \bus_wide_gen.data_buf0_out\,
      dout_vld_reg_1 => \bus_wide_gen.offset_valid_reg_n_0\,
      \fifo_depth_gt1_gen.full_n_reg_0\ => \^fifo_depth_gt1_gen.full_n_reg\,
      gmem2_WREADY => gmem2_WREADY,
      if_empty_n => if_empty_n,
      mOutPtr13_out => mOutPtr13_out,
      out_TOP_WREADY => out_TOP_WREADY,
      p_37_in => p_37_in,
      we => we
    );
\bus_wide_gen.data_gen[0].data_buf[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => \bus_wide_gen.ready_for_data__0\,
      I1 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I2 => \bus_wide_gen.offset_valid_reg_n_0\,
      I3 => \bus_wide_gen.head_offset\,
      I4 => ap_rst_n,
      O => \bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(0),
      Q => D(0),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(10),
      Q => D(10),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(11),
      Q => D(11),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(12),
      Q => D(12),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(13),
      Q => D(13),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(14),
      Q => D(14),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(15),
      Q => D(15),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(1),
      Q => D(1),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(2),
      Q => D(2),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(3),
      Q => D(3),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(4),
      Q => D(4),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(5),
      Q => D(5),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(6),
      Q => D(6),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(7),
      Q => D(7),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(8),
      Q => D(8),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[0].data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(9),
      Q => D(9),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[0].strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(16),
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[3]_0\(0),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[0].strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.data_buf0_out\,
      D => wdata_pack(17),
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[3]_0\(1),
      R => \bus_wide_gen.data_gen[0].data_buf[15]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8000000FFFFFFFF"
    )
        port map (
      I0 => \bus_wide_gen.offset_valid_reg_n_0\,
      I1 => \bus_wide_gen.last_beat_set_reg_n_0\,
      I2 => \bus_wide_gen.single_beat_reg_n_0\,
      I3 => din_1,
      I4 => \bus_wide_gen.ready_for_data__0\,
      I5 => ap_rst_n,
      O => \bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_3,
      D => wdata_pack(0),
      Q => D(16),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_3,
      D => wdata_pack(1),
      Q => D(17),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_3,
      D => wdata_pack(2),
      Q => D(18),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_3,
      D => wdata_pack(3),
      Q => D(19),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_3,
      D => wdata_pack(4),
      Q => D(20),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_3,
      D => wdata_pack(5),
      Q => D(21),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_3,
      D => wdata_pack(6),
      Q => D(22),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_3,
      D => wdata_pack(7),
      Q => D(23),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_3,
      D => wdata_pack(8),
      Q => D(24),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_3,
      D => wdata_pack(9),
      Q => D(25),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_3,
      D => wdata_pack(10),
      Q => D(26),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_3,
      D => wdata_pack(11),
      Q => D(27),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_3,
      D => wdata_pack(12),
      Q => D(28),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_3,
      D => wdata_pack(13),
      Q => D(29),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_3,
      D => wdata_pack(14),
      Q => D(30),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[1].data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_3,
      D => wdata_pack(15),
      Q => D(31),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[1].strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_3,
      D => wdata_pack(16),
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[3]_0\(2),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0\
    );
\bus_wide_gen.data_gen[1].strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_wdata_n_3,
      D => wdata_pack(17),
      Q => \bus_wide_gen.data_gen[1].strb_buf_reg[3]_0\(3),
      R => \bus_wide_gen.data_gen[1].data_buf[31]_i_1__0_n_0\
    );
\bus_wide_gen.data_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.data_valid_reg_0\,
      Q => \^wvalid_dummy\,
      R => SR(0)
    );
\bus_wide_gen.first_beat_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_8,
      Q => \bus_wide_gen.first_beat_set_reg_n_0\,
      R => '0'
    );
\bus_wide_gen.first_pad_reg\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_7,
      Q => \bus_wide_gen.first_pad_reg_n_0\,
      S => SR(0)
    );
\bus_wide_gen.last_beat_set_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFAFACCFAFAFA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_buf_reg\(14),
      I1 => \bus_wide_gen.offset_pack_reg_reg_n_0_[14]\,
      I2 => \bus_wide_gen.len_cnt_buf_reg\(15),
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \bus_wide_gen.offset_valid_reg_n_0\,
      I5 => \bus_wide_gen.offset_pack_reg_reg_n_0_[15]\,
      O => \bus_wide_gen.last_beat_set_i_10__0_n_0\
    );
\bus_wide_gen.last_beat_set_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[4]\,
      I1 => \bus_wide_gen.offset_pack_reg_reg_n_0_[5]\,
      I2 => \bus_wide_gen.offset_pack_reg_reg_n_0_[6]\,
      I3 => \bus_wide_gen.offset_pack_reg_reg_n_0_[7]\,
      I4 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I5 => \bus_wide_gen.offset_valid_reg_n_0\,
      O => \bus_wide_gen.last_beat_set_i_11__0_n_0\
    );
\bus_wide_gen.last_beat_set_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \bus_wide_gen.last_beat_set_i_15__0_n_0\,
      I1 => \bus_wide_gen.len_cnt_buf_reg\(2),
      I2 => \bus_wide_gen.len_cnt_buf_reg\(3),
      I3 => \bus_wide_gen.len_cnt_buf_reg\(0),
      I4 => \bus_wide_gen.len_cnt_buf_reg\(1),
      O => \bus_wide_gen.last_beat_set_i_12__0_n_0\
    );
\bus_wide_gen.last_beat_set_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[27]\,
      I1 => p_37_in,
      I2 => \bus_wide_gen.len_cnt_buf_reg\(27),
      I3 => \bus_wide_gen.offset_pack_reg_reg_n_0_[26]\,
      I4 => \bus_wide_gen.len_cnt_buf_reg\(26),
      I5 => \bus_wide_gen.last_beat_set_i_16__0_n_0\,
      O => \bus_wide_gen.last_beat_set_i_13__0_n_0\
    );
\bus_wide_gen.last_beat_set_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[19]\,
      I1 => p_37_in,
      I2 => \bus_wide_gen.len_cnt_buf_reg\(19),
      I3 => \bus_wide_gen.offset_pack_reg_reg_n_0_[18]\,
      I4 => \bus_wide_gen.len_cnt_buf_reg\(18),
      I5 => \bus_wide_gen.last_beat_set_i_17__0_n_0\,
      O => \bus_wide_gen.last_beat_set_i_14__0_n_0\
    );
\bus_wide_gen.last_beat_set_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010001"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_buf_reg\(4),
      I1 => \bus_wide_gen.len_cnt_buf_reg\(5),
      I2 => \bus_wide_gen.len_cnt_buf_reg\(6),
      I3 => \bus_wide_gen.len_cnt_buf_reg\(7),
      I4 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I5 => \bus_wide_gen.offset_valid_reg_n_0\,
      O => \bus_wide_gen.last_beat_set_i_15__0_n_0\
    );
\bus_wide_gen.last_beat_set_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFAFACCFAFAFA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_buf_reg\(29),
      I1 => \bus_wide_gen.offset_pack_reg_reg_n_0_[29]\,
      I2 => \bus_wide_gen.len_cnt_buf_reg\(28),
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \bus_wide_gen.offset_valid_reg_n_0\,
      I5 => \bus_wide_gen.offset_pack_reg_reg_n_0_[28]\,
      O => \bus_wide_gen.last_beat_set_i_16__0_n_0\
    );
\bus_wide_gen.last_beat_set_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFAFACCFAFAFA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_buf_reg\(20),
      I1 => \bus_wide_gen.offset_pack_reg_reg_n_0_[20]\,
      I2 => \bus_wide_gen.len_cnt_buf_reg\(21),
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \bus_wide_gen.offset_valid_reg_n_0\,
      I5 => \bus_wide_gen.offset_pack_reg_reg_n_0_[21]\,
      O => \bus_wide_gen.last_beat_set_i_17__0_n_0\
    );
\bus_wide_gen.last_beat_set_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \bus_wide_gen.last_beat_set_i_3__0_n_0\,
      I1 => \bus_wide_gen.last_beat_set_i_4__0_n_0\,
      I2 => \bus_wide_gen.last_beat_set_i_5__0_n_0\,
      I3 => \bus_wide_gen.last_beat_set_i_6__0_n_0\,
      I4 => \bus_wide_gen.last_beat_set_i_7__0_n_0\,
      I5 => \bus_wide_gen.last_beat_set_i_8__0_n_0\,
      O => \bus_wide_gen.last_beat_set\
    );
\bus_wide_gen.last_beat_set_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[9]\,
      I1 => p_37_in,
      I2 => \bus_wide_gen.len_cnt_buf_reg\(9),
      I3 => \bus_wide_gen.offset_pack_reg_reg_n_0_[8]\,
      I4 => \bus_wide_gen.len_cnt_buf_reg\(8),
      I5 => \bus_wide_gen.last_beat_set_i_9__0_n_0\,
      O => \bus_wide_gen.last_beat_set_i_3__0_n_0\
    );
\bus_wide_gen.last_beat_set_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[13]\,
      I1 => p_37_in,
      I2 => \bus_wide_gen.len_cnt_buf_reg\(13),
      I3 => \bus_wide_gen.offset_pack_reg_reg_n_0_[12]\,
      I4 => \bus_wide_gen.len_cnt_buf_reg\(12),
      I5 => \bus_wide_gen.last_beat_set_i_10__0_n_0\,
      O => \bus_wide_gen.last_beat_set_i_4__0_n_0\
    );
\bus_wide_gen.last_beat_set_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[1]\,
      I1 => \bus_wide_gen.offset_pack_reg_reg_n_0_[0]\,
      I2 => \bus_wide_gen.offset_pack_reg_reg_n_0_[3]\,
      I3 => \bus_wide_gen.offset_pack_reg_reg_n_0_[2]\,
      I4 => \bus_wide_gen.last_beat_set_i_11__0_n_0\,
      I5 => \bus_wide_gen.last_beat_set_i_12__0_n_0\,
      O => \bus_wide_gen.last_beat_set_i_5__0_n_0\
    );
\bus_wide_gen.last_beat_set_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFAFACCFAFAFA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_buf_reg\(22),
      I1 => \bus_wide_gen.offset_pack_reg_reg_n_0_[22]\,
      I2 => \bus_wide_gen.len_cnt_buf_reg\(23),
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \bus_wide_gen.offset_valid_reg_n_0\,
      I5 => \bus_wide_gen.offset_pack_reg_reg_n_0_[23]\,
      O => \bus_wide_gen.last_beat_set_i_6__0_n_0\
    );
\bus_wide_gen.last_beat_set_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEFFFFAEFEA"
    )
        port map (
      I0 => \bus_wide_gen.last_beat_set_i_13__0_n_0\,
      I1 => \bus_wide_gen.offset_pack_reg_reg_n_0_[25]\,
      I2 => p_37_in,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(25),
      I4 => \bus_wide_gen.offset_pack_reg_reg_n_0_[24]\,
      I5 => \bus_wide_gen.len_cnt_buf_reg\(24),
      O => \bus_wide_gen.last_beat_set_i_7__0_n_0\
    );
\bus_wide_gen.last_beat_set_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEFFFFAEFEA"
    )
        port map (
      I0 => \bus_wide_gen.last_beat_set_i_14__0_n_0\,
      I1 => \bus_wide_gen.offset_pack_reg_reg_n_0_[17]\,
      I2 => p_37_in,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(17),
      I4 => \bus_wide_gen.offset_pack_reg_reg_n_0_[16]\,
      I5 => \bus_wide_gen.len_cnt_buf_reg\(16),
      O => \bus_wide_gen.last_beat_set_i_8__0_n_0\
    );
\bus_wide_gen.last_beat_set_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFAFACCFAFAFA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_buf_reg\(10),
      I1 => \bus_wide_gen.offset_pack_reg_reg_n_0_[10]\,
      I2 => \bus_wide_gen.len_cnt_buf_reg\(11),
      I3 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I4 => \bus_wide_gen.offset_valid_reg_n_0\,
      I5 => \bus_wide_gen.offset_pack_reg_reg_n_0_[11]\,
      O => \bus_wide_gen.last_beat_set_i_9__0_n_0\
    );
\bus_wide_gen.last_beat_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_9,
      Q => \bus_wide_gen.last_beat_set_reg_n_0\,
      R => '0'
    );
\bus_wide_gen.len_cnt_buf[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[3]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(3),
      O => \bus_wide_gen.len_cnt_buf[0]_i_4__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[2]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(2),
      O => \bus_wide_gen.len_cnt_buf[0]_i_5__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[0]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[1]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(1),
      O => \bus_wide_gen.len_cnt_buf[0]_i_6__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[0]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[0]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(0),
      O => \bus_wide_gen.len_cnt_buf[0]_i_7__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[12]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[15]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(15),
      O => \bus_wide_gen.len_cnt_buf[12]_i_2__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[12]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[14]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(14),
      O => \bus_wide_gen.len_cnt_buf[12]_i_3__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[12]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[13]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(13),
      O => \bus_wide_gen.len_cnt_buf[12]_i_4__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[12]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[12]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(12),
      O => \bus_wide_gen.len_cnt_buf[12]_i_5__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[16]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[19]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(19),
      O => \bus_wide_gen.len_cnt_buf[16]_i_2__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[16]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[18]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(18),
      O => \bus_wide_gen.len_cnt_buf[16]_i_3__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[16]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[17]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(17),
      O => \bus_wide_gen.len_cnt_buf[16]_i_4__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[16]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[16]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(16),
      O => \bus_wide_gen.len_cnt_buf[16]_i_5__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[20]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[23]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(23),
      O => \bus_wide_gen.len_cnt_buf[20]_i_2__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[20]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[22]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(22),
      O => \bus_wide_gen.len_cnt_buf[20]_i_3__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[20]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[21]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(21),
      O => \bus_wide_gen.len_cnt_buf[20]_i_4__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[20]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[20]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(20),
      O => \bus_wide_gen.len_cnt_buf[20]_i_5__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[24]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[27]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(27),
      O => \bus_wide_gen.len_cnt_buf[24]_i_2__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[24]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[26]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(26),
      O => \bus_wide_gen.len_cnt_buf[24]_i_3__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[24]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[25]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(25),
      O => \bus_wide_gen.len_cnt_buf[24]_i_4__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[24]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[24]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(24),
      O => \bus_wide_gen.len_cnt_buf[24]_i_5__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[28]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[29]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(29),
      O => \bus_wide_gen.len_cnt_buf[28]_i_2__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[28]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[28]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(28),
      O => \bus_wide_gen.len_cnt_buf[28]_i_3__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[7]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(7),
      O => \bus_wide_gen.len_cnt_buf[4]_i_2__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[4]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[6]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(6),
      O => \bus_wide_gen.len_cnt_buf[4]_i_3__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[4]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[5]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(5),
      O => \bus_wide_gen.len_cnt_buf[4]_i_4__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[4]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[4]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(4),
      O => \bus_wide_gen.len_cnt_buf[4]_i_5__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[11]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(11),
      O => \bus_wide_gen.len_cnt_buf[8]_i_2__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[8]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[10]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(10),
      O => \bus_wide_gen.len_cnt_buf[8]_i_3__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[8]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[9]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(9),
      O => \bus_wide_gen.len_cnt_buf[8]_i_4__0_n_0\
    );
\bus_wide_gen.len_cnt_buf[8]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => \bus_wide_gen.offset_pack_reg_reg_n_0_[8]\,
      I1 => \bus_wide_gen.offset_valid_reg_n_0\,
      I2 => \bus_wide_gen.first_beat_set_reg_n_0\,
      I3 => \bus_wide_gen.len_cnt_buf_reg\(8),
      O => \bus_wide_gen.len_cnt_buf[8]_i_5__0_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_7\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(0),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_4\,
      O(2) => \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_5\,
      O(1) => \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_6\,
      O(0) => \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_7\,
      S(3) => \bus_wide_gen.len_cnt_buf[0]_i_4__0_n_0\,
      S(2) => \bus_wide_gen.len_cnt_buf[0]_i_5__0_n_0\,
      S(1) => \bus_wide_gen.len_cnt_buf[0]_i_6__0_n_0\,
      S(0) => \bus_wide_gen.len_cnt_buf[0]_i_7__0_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_5\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(10),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_4\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(11),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_7\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(12),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_0\,
      CO(3) => \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_4\,
      O(2) => \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_5\,
      O(1) => \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_6\,
      O(0) => \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_7\,
      S(3) => \bus_wide_gen.len_cnt_buf[12]_i_2__0_n_0\,
      S(2) => \bus_wide_gen.len_cnt_buf[12]_i_3__0_n_0\,
      S(1) => \bus_wide_gen.len_cnt_buf[12]_i_4__0_n_0\,
      S(0) => \bus_wide_gen.len_cnt_buf[12]_i_5__0_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_6\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(13),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_5\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(14),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_4\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(15),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_7\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(16),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_buf_reg[12]_i_1__0_n_0\,
      CO(3) => \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_4\,
      O(2) => \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_5\,
      O(1) => \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_6\,
      O(0) => \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_7\,
      S(3) => \bus_wide_gen.len_cnt_buf[16]_i_2__0_n_0\,
      S(2) => \bus_wide_gen.len_cnt_buf[16]_i_3__0_n_0\,
      S(1) => \bus_wide_gen.len_cnt_buf[16]_i_4__0_n_0\,
      S(0) => \bus_wide_gen.len_cnt_buf[16]_i_5__0_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_6\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(17),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_5\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(18),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_4\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(19),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_6\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(1),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_7\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(20),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_buf_reg[16]_i_1__0_n_0\,
      CO(3) => \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_4\,
      O(2) => \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_5\,
      O(1) => \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_6\,
      O(0) => \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_7\,
      S(3) => \bus_wide_gen.len_cnt_buf[20]_i_2__0_n_0\,
      S(2) => \bus_wide_gen.len_cnt_buf[20]_i_3__0_n_0\,
      S(1) => \bus_wide_gen.len_cnt_buf[20]_i_4__0_n_0\,
      S(0) => \bus_wide_gen.len_cnt_buf[20]_i_5__0_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_6\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(21),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_5\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(22),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_4\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(23),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_7\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(24),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_buf_reg[20]_i_1__0_n_0\,
      CO(3) => \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_4\,
      O(2) => \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_5\,
      O(1) => \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_6\,
      O(0) => \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_7\,
      S(3) => \bus_wide_gen.len_cnt_buf[24]_i_2__0_n_0\,
      S(2) => \bus_wide_gen.len_cnt_buf[24]_i_3__0_n_0\,
      S(1) => \bus_wide_gen.len_cnt_buf[24]_i_4__0_n_0\,
      S(0) => \bus_wide_gen.len_cnt_buf[24]_i_5__0_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_6\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(25),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_5\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(26),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_4\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(27),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[28]_i_1__0_n_7\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(28),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_buf_reg[24]_i_1__0_n_0\,
      CO(3 downto 1) => \NLW_bus_wide_gen.len_cnt_buf_reg[28]_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \bus_wide_gen.len_cnt_buf_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 2) => \NLW_bus_wide_gen.len_cnt_buf_reg[28]_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \bus_wide_gen.len_cnt_buf_reg[28]_i_1__0_n_6\,
      O(0) => \bus_wide_gen.len_cnt_buf_reg[28]_i_1__0_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \bus_wide_gen.len_cnt_buf[28]_i_2__0_n_0\,
      S(0) => \bus_wide_gen.len_cnt_buf[28]_i_3__0_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[28]_i_1__0_n_6\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(29),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_5\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(2),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_4\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(3),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_7\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(4),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_buf_reg[0]_i_2__0_n_0\,
      CO(3) => \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_4\,
      O(2) => \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_5\,
      O(1) => \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_6\,
      O(0) => \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_7\,
      S(3) => \bus_wide_gen.len_cnt_buf[4]_i_2__0_n_0\,
      S(2) => \bus_wide_gen.len_cnt_buf[4]_i_3__0_n_0\,
      S(1) => \bus_wide_gen.len_cnt_buf[4]_i_4__0_n_0\,
      S(0) => \bus_wide_gen.len_cnt_buf[4]_i_5__0_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_6\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(5),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_5\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(6),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_4\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(7),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_7\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(8),
      R => SR(0)
    );
\bus_wide_gen.len_cnt_buf_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \bus_wide_gen.len_cnt_buf_reg[4]_i_1__0_n_0\,
      CO(3) => \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_0\,
      CO(2) => \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_1\,
      CO(1) => \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_2\,
      CO(0) => \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_4\,
      O(2) => \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_5\,
      O(1) => \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_6\,
      O(0) => \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_7\,
      S(3) => \bus_wide_gen.len_cnt_buf[8]_i_2__0_n_0\,
      S(2) => \bus_wide_gen.len_cnt_buf[8]_i_3__0_n_0\,
      S(1) => \bus_wide_gen.len_cnt_buf[8]_i_4__0_n_0\,
      S(0) => \bus_wide_gen.len_cnt_buf[8]_i_5__0_n_0\
    );
\bus_wide_gen.len_cnt_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_32_in\,
      D => \bus_wide_gen.len_cnt_buf_reg[8]_i_1__0_n_6\,
      Q => \bus_wide_gen.len_cnt_buf_reg\(9),
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_38\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[0]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_28\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[10]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_27\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[11]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_26\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[12]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_25\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[13]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_24\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[14]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_23\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[15]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_22\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[16]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_21\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[17]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_20\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[18]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_19\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[19]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_37\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[1]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_18\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[20]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_17\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[21]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_16\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[22]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_15\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[23]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_14\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[24]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_13\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[25]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_12\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[26]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_11\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[27]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_10\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[28]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_9\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[29]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_36\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_8\,
      Q => din_1,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_7\,
      Q => \bus_wide_gen.head_offset\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_35\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_34\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[4]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_33\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[5]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_32\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[6]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_31\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[7]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_30\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[8]\,
      R => SR(0)
    );
\bus_wide_gen.offset_pack_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.wreq_offset_n_29\,
      Q => \bus_wide_gen.offset_pack_reg_reg_n_0_[9]\,
      R => SR(0)
    );
\bus_wide_gen.offset_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.wreq_offset_n_6\,
      Q => \bus_wide_gen.offset_valid_reg_n_0\,
      R => SR(0)
    );
\bus_wide_gen.pad_oh_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_wdata_n_10,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_0_[1]\,
      R => SR(0)
    );
\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2_n_0\,
      I1 => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3_n_0\,
      I2 => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4_n_0\,
      I3 => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5_n_0\,
      I4 => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6_n_0\,
      O => \bus_wide_gen.single_beat\
    );
\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \bus_wide_gen.wreq_offset_n_36\,
      I1 => \bus_wide_gen.wreq_offset_n_35\,
      I2 => \bus_wide_gen.wreq_offset_n_38\,
      I3 => \bus_wide_gen.wreq_offset_n_37\,
      I4 => \bus_wide_gen.wreq_offset_n_33\,
      I5 => \bus_wide_gen.wreq_offset_n_34\,
      O => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2_n_0\
    );
\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \bus_wide_gen.wreq_offset_n_18\,
      I1 => \bus_wide_gen.wreq_offset_n_17\,
      I2 => \bus_wide_gen.wreq_offset_n_20\,
      I3 => \bus_wide_gen.wreq_offset_n_19\,
      I4 => \bus_wide_gen.wreq_offset_n_15\,
      I5 => \bus_wide_gen.wreq_offset_n_16\,
      O => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3_n_0\
    );
\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \bus_wide_gen.wreq_offset_n_12\,
      I1 => \bus_wide_gen.wreq_offset_n_11\,
      I2 => \bus_wide_gen.wreq_offset_n_14\,
      I3 => \bus_wide_gen.wreq_offset_n_13\,
      I4 => \bus_wide_gen.wreq_offset_n_9\,
      I5 => \bus_wide_gen.wreq_offset_n_10\,
      O => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4_n_0\
    );
\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \bus_wide_gen.wreq_offset_n_30\,
      I1 => \bus_wide_gen.wreq_offset_n_29\,
      I2 => \bus_wide_gen.wreq_offset_n_32\,
      I3 => \bus_wide_gen.wreq_offset_n_31\,
      I4 => \bus_wide_gen.wreq_offset_n_27\,
      I5 => \bus_wide_gen.wreq_offset_n_28\,
      O => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5_n_0\
    );
\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \bus_wide_gen.wreq_offset_n_24\,
      I1 => \bus_wide_gen.wreq_offset_n_23\,
      I2 => \bus_wide_gen.wreq_offset_n_26\,
      I3 => \bus_wide_gen.wreq_offset_n_25\,
      I4 => \bus_wide_gen.wreq_offset_n_21\,
      I5 => \bus_wide_gen.wreq_offset_n_22\,
      O => \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6_n_0\
    );
\bus_wide_gen.single_beat_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.single_beat0\,
      D => \bus_wide_gen.single_beat\,
      Q => \bus_wide_gen.single_beat_reg_n_0\,
      R => SR(0)
    );
\bus_wide_gen.wreq_offset\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized8\
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      Q(0) => din_1,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \bus_wide_gen.offset_empty_n\ => \bus_wide_gen.offset_empty_n\,
      \bus_wide_gen.offset_valid_reg\ => \bus_wide_gen.wreq_offset_n_4\,
      \bus_wide_gen.pad_oh_reg_reg[1]\ => \bus_wide_gen.first_beat_set_reg_n_0\,
      dout_vld_reg_0 => \bus_wide_gen.wreq_offset_n_6\,
      \fifo_depth_gt1_gen.dout_reg[0]\ => \bus_wide_gen.single_beat_reg_n_0\,
      \fifo_depth_gt1_gen.dout_reg[0]_0\ => \bus_wide_gen.last_beat_set_reg_n_0\,
      \fifo_depth_gt1_gen.dout_reg[0]_1\ => \^p_32_in\,
      \fifo_depth_gt1_gen.dout_reg[0]_2\ => \bus_wide_gen.offset_valid_reg_n_0\,
      \fifo_depth_gt1_gen.dout_reg[29]\(1 downto 0) => \^tmp_len_reg[17]_0\(1 downto 0),
      \fifo_depth_gt1_gen.dout_reg[31]\(31) => \bus_wide_gen.wreq_offset_n_7\,
      \fifo_depth_gt1_gen.dout_reg[31]\(30) => \bus_wide_gen.wreq_offset_n_8\,
      \fifo_depth_gt1_gen.dout_reg[31]\(29) => \bus_wide_gen.wreq_offset_n_9\,
      \fifo_depth_gt1_gen.dout_reg[31]\(28) => \bus_wide_gen.wreq_offset_n_10\,
      \fifo_depth_gt1_gen.dout_reg[31]\(27) => \bus_wide_gen.wreq_offset_n_11\,
      \fifo_depth_gt1_gen.dout_reg[31]\(26) => \bus_wide_gen.wreq_offset_n_12\,
      \fifo_depth_gt1_gen.dout_reg[31]\(25) => \bus_wide_gen.wreq_offset_n_13\,
      \fifo_depth_gt1_gen.dout_reg[31]\(24) => \bus_wide_gen.wreq_offset_n_14\,
      \fifo_depth_gt1_gen.dout_reg[31]\(23) => \bus_wide_gen.wreq_offset_n_15\,
      \fifo_depth_gt1_gen.dout_reg[31]\(22) => \bus_wide_gen.wreq_offset_n_16\,
      \fifo_depth_gt1_gen.dout_reg[31]\(21) => \bus_wide_gen.wreq_offset_n_17\,
      \fifo_depth_gt1_gen.dout_reg[31]\(20) => \bus_wide_gen.wreq_offset_n_18\,
      \fifo_depth_gt1_gen.dout_reg[31]\(19) => \bus_wide_gen.wreq_offset_n_19\,
      \fifo_depth_gt1_gen.dout_reg[31]\(18) => \bus_wide_gen.wreq_offset_n_20\,
      \fifo_depth_gt1_gen.dout_reg[31]\(17) => \bus_wide_gen.wreq_offset_n_21\,
      \fifo_depth_gt1_gen.dout_reg[31]\(16) => \bus_wide_gen.wreq_offset_n_22\,
      \fifo_depth_gt1_gen.dout_reg[31]\(15) => \bus_wide_gen.wreq_offset_n_23\,
      \fifo_depth_gt1_gen.dout_reg[31]\(14) => \bus_wide_gen.wreq_offset_n_24\,
      \fifo_depth_gt1_gen.dout_reg[31]\(13) => \bus_wide_gen.wreq_offset_n_25\,
      \fifo_depth_gt1_gen.dout_reg[31]\(12) => \bus_wide_gen.wreq_offset_n_26\,
      \fifo_depth_gt1_gen.dout_reg[31]\(11) => \bus_wide_gen.wreq_offset_n_27\,
      \fifo_depth_gt1_gen.dout_reg[31]\(10) => \bus_wide_gen.wreq_offset_n_28\,
      \fifo_depth_gt1_gen.dout_reg[31]\(9) => \bus_wide_gen.wreq_offset_n_29\,
      \fifo_depth_gt1_gen.dout_reg[31]\(8) => \bus_wide_gen.wreq_offset_n_30\,
      \fifo_depth_gt1_gen.dout_reg[31]\(7) => \bus_wide_gen.wreq_offset_n_31\,
      \fifo_depth_gt1_gen.dout_reg[31]\(6) => \bus_wide_gen.wreq_offset_n_32\,
      \fifo_depth_gt1_gen.dout_reg[31]\(5) => \bus_wide_gen.wreq_offset_n_33\,
      \fifo_depth_gt1_gen.dout_reg[31]\(4) => \bus_wide_gen.wreq_offset_n_34\,
      \fifo_depth_gt1_gen.dout_reg[31]\(3) => \bus_wide_gen.wreq_offset_n_35\,
      \fifo_depth_gt1_gen.dout_reg[31]\(2) => \bus_wide_gen.wreq_offset_n_36\,
      \fifo_depth_gt1_gen.dout_reg[31]\(1) => \bus_wide_gen.wreq_offset_n_37\,
      \fifo_depth_gt1_gen.dout_reg[31]\(0) => \bus_wide_gen.wreq_offset_n_38\,
      \fifo_depth_gt1_gen.dout_reg[31]_0\(0) => \^tmp_addr_reg[63]_0\(0),
      \fifo_depth_gt1_gen.full_n_reg_0\ => \^if_full_n\,
      \fifo_srl_gen.raddr_reg[0]_0\ => \^tmp_valid_reg_0\,
      if_empty_n_0 => if_empty_n_0,
      p_37_in => p_37_in,
      tmp_valid_reg(0) => tmp_valid_reg_1(0),
      we => we_0,
      wrsp_ready => wrsp_ready
    );
fifo_wreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(0) => fifo_wreq_n_4,
      E(0) => E(0),
      Q(63) => wreq_len(1),
      Q(62) => fifo_wreq_n_6,
      Q(61) => fifo_wreq_n_7,
      Q(60) => fifo_wreq_n_8,
      Q(59) => fifo_wreq_n_9,
      Q(58) => fifo_wreq_n_10,
      Q(57) => fifo_wreq_n_11,
      Q(56) => fifo_wreq_n_12,
      Q(55) => fifo_wreq_n_13,
      Q(54) => fifo_wreq_n_14,
      Q(53) => fifo_wreq_n_15,
      Q(52) => fifo_wreq_n_16,
      Q(51) => fifo_wreq_n_17,
      Q(50) => fifo_wreq_n_18,
      Q(49) => fifo_wreq_n_19,
      Q(48) => fifo_wreq_n_20,
      Q(47) => fifo_wreq_n_21,
      Q(46) => fifo_wreq_n_22,
      Q(45) => fifo_wreq_n_23,
      Q(44) => fifo_wreq_n_24,
      Q(43) => fifo_wreq_n_25,
      Q(42) => fifo_wreq_n_26,
      Q(41) => fifo_wreq_n_27,
      Q(40) => fifo_wreq_n_28,
      Q(39) => fifo_wreq_n_29,
      Q(38) => fifo_wreq_n_30,
      Q(37) => fifo_wreq_n_31,
      Q(36) => fifo_wreq_n_32,
      Q(35) => fifo_wreq_n_33,
      Q(34) => fifo_wreq_n_34,
      Q(33) => fifo_wreq_n_35,
      Q(32) => fifo_wreq_n_36,
      Q(31) => fifo_wreq_n_37,
      Q(30) => fifo_wreq_n_38,
      Q(29) => fifo_wreq_n_39,
      Q(28) => fifo_wreq_n_40,
      Q(27) => fifo_wreq_n_41,
      Q(26) => fifo_wreq_n_42,
      Q(25) => fifo_wreq_n_43,
      Q(24) => fifo_wreq_n_44,
      Q(23) => fifo_wreq_n_45,
      Q(22) => fifo_wreq_n_46,
      Q(21) => fifo_wreq_n_47,
      Q(20) => fifo_wreq_n_48,
      Q(19) => fifo_wreq_n_49,
      Q(18) => fifo_wreq_n_50,
      Q(17) => fifo_wreq_n_51,
      Q(16) => fifo_wreq_n_52,
      Q(15) => fifo_wreq_n_53,
      Q(14) => fifo_wreq_n_54,
      Q(13) => fifo_wreq_n_55,
      Q(12) => fifo_wreq_n_56,
      Q(11) => fifo_wreq_n_57,
      Q(10) => fifo_wreq_n_58,
      Q(9) => fifo_wreq_n_59,
      Q(8) => fifo_wreq_n_60,
      Q(7) => fifo_wreq_n_61,
      Q(6) => fifo_wreq_n_62,
      Q(5) => fifo_wreq_n_63,
      Q(4) => fifo_wreq_n_64,
      Q(3) => fifo_wreq_n_65,
      Q(2) => fifo_wreq_n_66,
      Q(1) => fifo_wreq_n_67,
      Q(0) => fifo_wreq_n_68,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_loop_init_int_reg => ap_loop_init_int_reg,
      \fifo_depth_gt1_gen.full_n_reg_0\ => \fifo_depth_gt1_gen.full_n_reg_0\,
      \fifo_depth_gt1_gen.full_n_reg_1\ => \fifo_depth_gt1_gen.full_n_reg_1\(0),
      \fifo_depth_gt1_gen.full_n_reg_2\ => fifo_wreq_n_69,
      gmem2_AWREADY => gmem2_AWREADY,
      if_empty_n_0 => if_empty_n_0,
      \in\(62 downto 0) => \in\(62 downto 0),
      tmp_valid_reg => \^tmp_valid_reg_0\,
      tmp_valid_reg_0 => \^if_full_n\,
      we_1 => we_1,
      wrsp_ready => wrsp_ready
    );
fifo_wrsp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized10\
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      E(0) => empty_n,
      Q(0) => wreq_len(1),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \fifo_depth_gt1_gen.dout_reg[0]\ => \^wrsp_type\,
      \fifo_depth_gt1_gen.empty_n_reg_0\(0) => Q(0),
      \fifo_depth_gt1_gen.empty_n_reg_1\ => \^ursp_ready\,
      \fifo_depth_gt1_gen.full_n_reg_0\(0) => if_read28_out,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ => \^tmp_valid_reg_0\,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]_1\ => \^if_full_n\,
      if_empty_n_0 => if_empty_n_0,
      last_resp => last_resp,
      need_wrsp => need_wrsp,
      p_2_in => p_2_in,
      re => re,
      we => we_0,
      wrsp_ready => wrsp_ready,
      wrsp_valid => wrsp_valid
    );
\tmp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_59,
      Q => \^tmp_addr_reg[63]_0\(9),
      R => SR(0)
    );
\tmp_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_58,
      Q => \^tmp_addr_reg[63]_0\(10),
      R => SR(0)
    );
\tmp_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_57,
      Q => \^tmp_addr_reg[63]_0\(11),
      R => SR(0)
    );
\tmp_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_56,
      Q => \^tmp_addr_reg[63]_0\(12),
      R => SR(0)
    );
\tmp_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_55,
      Q => \^tmp_addr_reg[63]_0\(13),
      R => SR(0)
    );
\tmp_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_54,
      Q => \^tmp_addr_reg[63]_0\(14),
      R => SR(0)
    );
\tmp_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_53,
      Q => \^tmp_addr_reg[63]_0\(15),
      R => SR(0)
    );
\tmp_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_52,
      Q => \^tmp_addr_reg[63]_0\(16),
      R => SR(0)
    );
\tmp_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_51,
      Q => \^tmp_addr_reg[63]_0\(17),
      R => SR(0)
    );
\tmp_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_50,
      Q => \^tmp_addr_reg[63]_0\(18),
      R => SR(0)
    );
\tmp_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_68,
      Q => \^tmp_addr_reg[63]_0\(0),
      R => SR(0)
    );
\tmp_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_49,
      Q => \^tmp_addr_reg[63]_0\(19),
      R => SR(0)
    );
\tmp_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_48,
      Q => \^tmp_addr_reg[63]_0\(20),
      R => SR(0)
    );
\tmp_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_47,
      Q => \^tmp_addr_reg[63]_0\(21),
      R => SR(0)
    );
\tmp_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_46,
      Q => \^tmp_addr_reg[63]_0\(22),
      R => SR(0)
    );
\tmp_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_45,
      Q => \^tmp_addr_reg[63]_0\(23),
      R => SR(0)
    );
\tmp_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_44,
      Q => \^tmp_addr_reg[63]_0\(24),
      R => SR(0)
    );
\tmp_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_43,
      Q => \^tmp_addr_reg[63]_0\(25),
      R => SR(0)
    );
\tmp_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_42,
      Q => \^tmp_addr_reg[63]_0\(26),
      R => SR(0)
    );
\tmp_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_41,
      Q => \^tmp_addr_reg[63]_0\(27),
      R => SR(0)
    );
\tmp_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_40,
      Q => \^tmp_addr_reg[63]_0\(28),
      R => SR(0)
    );
\tmp_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_67,
      Q => \^tmp_addr_reg[63]_0\(1),
      R => SR(0)
    );
\tmp_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_39,
      Q => \^tmp_addr_reg[63]_0\(29),
      R => SR(0)
    );
\tmp_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_38,
      Q => \^tmp_addr_reg[63]_0\(30),
      R => SR(0)
    );
\tmp_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_37,
      Q => \^tmp_addr_reg[63]_0\(31),
      R => SR(0)
    );
\tmp_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_36,
      Q => \^tmp_addr_reg[63]_0\(32),
      R => SR(0)
    );
\tmp_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_35,
      Q => \^tmp_addr_reg[63]_0\(33),
      R => SR(0)
    );
\tmp_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_34,
      Q => \^tmp_addr_reg[63]_0\(34),
      R => SR(0)
    );
\tmp_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_33,
      Q => \^tmp_addr_reg[63]_0\(35),
      R => SR(0)
    );
\tmp_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_32,
      Q => \^tmp_addr_reg[63]_0\(36),
      R => SR(0)
    );
\tmp_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_31,
      Q => \^tmp_addr_reg[63]_0\(37),
      R => SR(0)
    );
\tmp_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_30,
      Q => \^tmp_addr_reg[63]_0\(38),
      R => SR(0)
    );
\tmp_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_66,
      Q => \^tmp_addr_reg[63]_0\(2),
      R => SR(0)
    );
\tmp_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_29,
      Q => \^tmp_addr_reg[63]_0\(39),
      R => SR(0)
    );
\tmp_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_28,
      Q => \^tmp_addr_reg[63]_0\(40),
      R => SR(0)
    );
\tmp_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_27,
      Q => \^tmp_addr_reg[63]_0\(41),
      R => SR(0)
    );
\tmp_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_26,
      Q => \^tmp_addr_reg[63]_0\(42),
      R => SR(0)
    );
\tmp_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_25,
      Q => \^tmp_addr_reg[63]_0\(43),
      R => SR(0)
    );
\tmp_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_24,
      Q => \^tmp_addr_reg[63]_0\(44),
      R => SR(0)
    );
\tmp_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_23,
      Q => \^tmp_addr_reg[63]_0\(45),
      R => SR(0)
    );
\tmp_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_22,
      Q => \^tmp_addr_reg[63]_0\(46),
      R => SR(0)
    );
\tmp_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_21,
      Q => \^tmp_addr_reg[63]_0\(47),
      R => SR(0)
    );
\tmp_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_20,
      Q => \^tmp_addr_reg[63]_0\(48),
      R => SR(0)
    );
\tmp_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_65,
      Q => \^tmp_addr_reg[63]_0\(3),
      R => SR(0)
    );
\tmp_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_19,
      Q => \^tmp_addr_reg[63]_0\(49),
      R => SR(0)
    );
\tmp_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_18,
      Q => \^tmp_addr_reg[63]_0\(50),
      R => SR(0)
    );
\tmp_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_17,
      Q => \^tmp_addr_reg[63]_0\(51),
      R => SR(0)
    );
\tmp_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_16,
      Q => \^tmp_addr_reg[63]_0\(52),
      R => SR(0)
    );
\tmp_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_15,
      Q => \^tmp_addr_reg[63]_0\(53),
      R => SR(0)
    );
\tmp_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_14,
      Q => \^tmp_addr_reg[63]_0\(54),
      R => SR(0)
    );
\tmp_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_13,
      Q => \^tmp_addr_reg[63]_0\(55),
      R => SR(0)
    );
\tmp_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_12,
      Q => \^tmp_addr_reg[63]_0\(56),
      R => SR(0)
    );
\tmp_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_11,
      Q => \^tmp_addr_reg[63]_0\(57),
      R => SR(0)
    );
\tmp_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_10,
      Q => \^tmp_addr_reg[63]_0\(58),
      R => SR(0)
    );
\tmp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_64,
      Q => \^tmp_addr_reg[63]_0\(4),
      R => SR(0)
    );
\tmp_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_9,
      Q => \^tmp_addr_reg[63]_0\(59),
      R => SR(0)
    );
\tmp_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_8,
      Q => \^tmp_addr_reg[63]_0\(60),
      R => SR(0)
    );
\tmp_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_7,
      Q => \^tmp_addr_reg[63]_0\(61),
      R => SR(0)
    );
\tmp_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_6,
      Q => \^tmp_addr_reg[63]_0\(62),
      R => SR(0)
    );
\tmp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_63,
      Q => \^tmp_addr_reg[63]_0\(5),
      R => SR(0)
    );
\tmp_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_62,
      Q => \^tmp_addr_reg[63]_0\(6),
      R => SR(0)
    );
\tmp_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_61,
      Q => \^tmp_addr_reg[63]_0\(7),
      R => SR(0)
    );
\tmp_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_60,
      Q => \^tmp_addr_reg[63]_0\(8),
      R => SR(0)
    );
\tmp_len_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => fifo_wreq_n_4,
      Q => \^tmp_len_reg[17]_0\(1),
      R => SR(0)
    );
\tmp_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read28_out,
      D => '1',
      Q => \^tmp_len_reg[17]_0\(0),
      R => SR(0)
    );
tmp_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_wreq_n_69,
      Q => \^tmp_valid_reg_0\,
      R => SR(0)
    );
user_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized12\
     port map (
      E(0) => empty_n,
      Q(0) => Q(0),
      SR(0) => SR(0),
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      dout_vld_reg_0 => dout_vld_reg,
      dout_vld_reg_1 => dout_vld_reg_0,
      gmem2_BREADY => gmem2_BREADY,
      last_resp => last_resp,
      ram_reg => \^fifo_depth_gt1_gen.full_n_reg\,
      ram_reg_0(0) => ram_reg(0),
      ram_reg_1(1 downto 0) => ram_reg_0(1 downto 0),
      re => re,
      ursp_ready => \^ursp_ready\,
      wrsp_type => \^wrsp_type\,
      wrsp_valid => wrsp_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_throttle is
  port (
    AWREADY_Dummy_1 : out STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg\ : out STD_LOGIC;
    \len_cnt_reg[7]\ : out STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : out STD_LOGIC;
    m_axi_gmem2_WVALID : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    m_axi_gmem2_AWVALID : out STD_LOGIC;
    \data_p1_reg[67]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \aggressive_gen.last_cnt_reg[1]_0\ : in STD_LOGIC;
    if_empty_n : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    m_axi_gmem2_WREADY : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[36]_0\ : in STD_LOGIC;
    m_axi_gmem2_AWREADY : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 65 downto 0 );
    \fifo_depth_gt1_gen.dout_reg[35]\ : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_throttle;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_throttle is
  signal \aggressive_gen.data_fifo_n_3\ : STD_LOGIC;
  signal \aggressive_gen.data_fifo_n_4\ : STD_LOGIC;
  signal \aggressive_gen.data_fifo_n_48\ : STD_LOGIC;
  signal \aggressive_gen.data_fifo_n_5\ : STD_LOGIC;
  signal \aggressive_gen.data_fifo_n_6\ : STD_LOGIC;
  signal \aggressive_gen.data_fifo_n_9\ : STD_LOGIC;
  signal \aggressive_gen.flying_req_reg_n_0\ : STD_LOGIC;
  signal \aggressive_gen.last_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \aggressive_gen.last_cnt_reg\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \aggressive_gen.last_cnt_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \aggressive_gen.req_en\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_10\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_11\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_12\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_13\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_14\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_15\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_16\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_17\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_18\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_19\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_2\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_20\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_21\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_22\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_23\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_24\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_25\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_26\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_27\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_28\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_29\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_3\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_30\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_31\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_32\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_33\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_34\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_35\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_36\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_37\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_38\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_39\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_4\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_40\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_41\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_42\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_43\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_44\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_45\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_46\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_47\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_48\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_49\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_5\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_50\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_51\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_52\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_53\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_54\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_55\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_56\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_57\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_58\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_59\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_6\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_60\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_61\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_62\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_63\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_64\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_65\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_66\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_67\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_7\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_8\ : STD_LOGIC;
  signal \aggressive_gen.req_fifo_n_9\ : STD_LOGIC;
  signal \aggressive_gen.rs_req_n_1\ : STD_LOGIC;
  signal \aggressive_gen.rs_req_ready\ : STD_LOGIC;
  signal if_empty_n_0 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
begin
\aggressive_gen.data_fifo\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized20\
     port map (
      D(3) => \aggressive_gen.data_fifo_n_3\,
      D(2) => \aggressive_gen.data_fifo_n_4\,
      D(1) => \aggressive_gen.data_fifo_n_5\,
      D(0) => \aggressive_gen.data_fifo_n_6\,
      E(0) => \aggressive_gen.data_fifo_n_9\,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      WVALID_Dummy => WVALID_Dummy,
      \aggressive_gen.flying_req_reg\ => \aggressive_gen.flying_req_reg_n_0\,
      \aggressive_gen.flying_req_reg_0\ => \aggressive_gen.rs_req_n_1\,
      \aggressive_gen.last_cnt_reg[1]\ => \aggressive_gen.last_cnt_reg[1]_0\,
      \aggressive_gen.last_cnt_reg[4]\(4 downto 1) => \aggressive_gen.last_cnt_reg\(4 downto 1),
      \aggressive_gen.last_cnt_reg[4]\(0) => \aggressive_gen.last_cnt_reg__0\(0),
      \aggressive_gen.req_en\ => \aggressive_gen.req_en\,
      \aggressive_gen.rs_req_ready\ => \aggressive_gen.rs_req_ready\,
      ap_clk => ap_clk,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      dout_vld_reg_0(0) => load_p2,
      dout_vld_reg_1 => \aggressive_gen.data_fifo_n_48\,
      \fifo_depth_gt1_gen.dout_reg[36]\(36 downto 0) => \fifo_depth_gt1_gen.dout_reg[36]\(36 downto 0),
      \fifo_depth_gt1_gen.full_n_reg_0\ => \fifo_depth_gt1_gen.full_n_reg\,
      if_empty_n => if_empty_n,
      if_empty_n_0 => if_empty_n_0,
      \in\(36) => \fifo_depth_gt1_gen.dout_reg[36]_0\,
      \in\(35 downto 0) => \fifo_depth_gt1_gen.dout_reg[35]\(35 downto 0),
      \len_cnt_reg[7]\ => \len_cnt_reg[7]\,
      m_axi_gmem2_WREADY => m_axi_gmem2_WREADY,
      m_axi_gmem2_WVALID => m_axi_gmem2_WVALID
    );
\aggressive_gen.flying_req_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \aggressive_gen.data_fifo_n_48\,
      Q => \aggressive_gen.flying_req_reg_n_0\,
      R => SR(0)
    );
\aggressive_gen.last_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \aggressive_gen.last_cnt_reg__0\(0),
      O => \aggressive_gen.last_cnt[0]_i_1__0_n_0\
    );
\aggressive_gen.last_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \aggressive_gen.data_fifo_n_9\,
      D => \aggressive_gen.last_cnt[0]_i_1__0_n_0\,
      Q => \aggressive_gen.last_cnt_reg__0\(0),
      R => SR(0)
    );
\aggressive_gen.last_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \aggressive_gen.data_fifo_n_9\,
      D => \aggressive_gen.data_fifo_n_6\,
      Q => \aggressive_gen.last_cnt_reg\(1),
      R => SR(0)
    );
\aggressive_gen.last_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \aggressive_gen.data_fifo_n_9\,
      D => \aggressive_gen.data_fifo_n_5\,
      Q => \aggressive_gen.last_cnt_reg\(2),
      R => SR(0)
    );
\aggressive_gen.last_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \aggressive_gen.data_fifo_n_9\,
      D => \aggressive_gen.data_fifo_n_4\,
      Q => \aggressive_gen.last_cnt_reg\(3),
      R => SR(0)
    );
\aggressive_gen.last_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \aggressive_gen.data_fifo_n_9\,
      D => \aggressive_gen.data_fifo_n_3\,
      Q => \aggressive_gen.last_cnt_reg\(4),
      R => SR(0)
    );
\aggressive_gen.req_fifo\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized18\
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      Q(65) => \aggressive_gen.req_fifo_n_2\,
      Q(64) => \aggressive_gen.req_fifo_n_3\,
      Q(63) => \aggressive_gen.req_fifo_n_4\,
      Q(62) => \aggressive_gen.req_fifo_n_5\,
      Q(61) => \aggressive_gen.req_fifo_n_6\,
      Q(60) => \aggressive_gen.req_fifo_n_7\,
      Q(59) => \aggressive_gen.req_fifo_n_8\,
      Q(58) => \aggressive_gen.req_fifo_n_9\,
      Q(57) => \aggressive_gen.req_fifo_n_10\,
      Q(56) => \aggressive_gen.req_fifo_n_11\,
      Q(55) => \aggressive_gen.req_fifo_n_12\,
      Q(54) => \aggressive_gen.req_fifo_n_13\,
      Q(53) => \aggressive_gen.req_fifo_n_14\,
      Q(52) => \aggressive_gen.req_fifo_n_15\,
      Q(51) => \aggressive_gen.req_fifo_n_16\,
      Q(50) => \aggressive_gen.req_fifo_n_17\,
      Q(49) => \aggressive_gen.req_fifo_n_18\,
      Q(48) => \aggressive_gen.req_fifo_n_19\,
      Q(47) => \aggressive_gen.req_fifo_n_20\,
      Q(46) => \aggressive_gen.req_fifo_n_21\,
      Q(45) => \aggressive_gen.req_fifo_n_22\,
      Q(44) => \aggressive_gen.req_fifo_n_23\,
      Q(43) => \aggressive_gen.req_fifo_n_24\,
      Q(42) => \aggressive_gen.req_fifo_n_25\,
      Q(41) => \aggressive_gen.req_fifo_n_26\,
      Q(40) => \aggressive_gen.req_fifo_n_27\,
      Q(39) => \aggressive_gen.req_fifo_n_28\,
      Q(38) => \aggressive_gen.req_fifo_n_29\,
      Q(37) => \aggressive_gen.req_fifo_n_30\,
      Q(36) => \aggressive_gen.req_fifo_n_31\,
      Q(35) => \aggressive_gen.req_fifo_n_32\,
      Q(34) => \aggressive_gen.req_fifo_n_33\,
      Q(33) => \aggressive_gen.req_fifo_n_34\,
      Q(32) => \aggressive_gen.req_fifo_n_35\,
      Q(31) => \aggressive_gen.req_fifo_n_36\,
      Q(30) => \aggressive_gen.req_fifo_n_37\,
      Q(29) => \aggressive_gen.req_fifo_n_38\,
      Q(28) => \aggressive_gen.req_fifo_n_39\,
      Q(27) => \aggressive_gen.req_fifo_n_40\,
      Q(26) => \aggressive_gen.req_fifo_n_41\,
      Q(25) => \aggressive_gen.req_fifo_n_42\,
      Q(24) => \aggressive_gen.req_fifo_n_43\,
      Q(23) => \aggressive_gen.req_fifo_n_44\,
      Q(22) => \aggressive_gen.req_fifo_n_45\,
      Q(21) => \aggressive_gen.req_fifo_n_46\,
      Q(20) => \aggressive_gen.req_fifo_n_47\,
      Q(19) => \aggressive_gen.req_fifo_n_48\,
      Q(18) => \aggressive_gen.req_fifo_n_49\,
      Q(17) => \aggressive_gen.req_fifo_n_50\,
      Q(16) => \aggressive_gen.req_fifo_n_51\,
      Q(15) => \aggressive_gen.req_fifo_n_52\,
      Q(14) => \aggressive_gen.req_fifo_n_53\,
      Q(13) => \aggressive_gen.req_fifo_n_54\,
      Q(12) => \aggressive_gen.req_fifo_n_55\,
      Q(11) => \aggressive_gen.req_fifo_n_56\,
      Q(10) => \aggressive_gen.req_fifo_n_57\,
      Q(9) => \aggressive_gen.req_fifo_n_58\,
      Q(8) => \aggressive_gen.req_fifo_n_59\,
      Q(7) => \aggressive_gen.req_fifo_n_60\,
      Q(6) => \aggressive_gen.req_fifo_n_61\,
      Q(5) => \aggressive_gen.req_fifo_n_62\,
      Q(4) => \aggressive_gen.req_fifo_n_63\,
      Q(3) => \aggressive_gen.req_fifo_n_64\,
      Q(2) => \aggressive_gen.req_fifo_n_65\,
      Q(1) => \aggressive_gen.req_fifo_n_66\,
      Q(0) => \aggressive_gen.req_fifo_n_67\,
      SR(0) => SR(0),
      \aggressive_gen.req_en\ => \aggressive_gen.req_en\,
      \aggressive_gen.rs_req_ready\ => \aggressive_gen.rs_req_ready\,
      ap_clk => ap_clk,
      \fifo_depth_gt1_gen.full_n_reg_0\ => AWREADY_Dummy_1,
      if_empty_n_0 => if_empty_n_0,
      \in\(65 downto 0) => \in\(65 downto 0)
    );
\aggressive_gen.rs_req\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice__parameterized4\
     port map (
      D(65) => \aggressive_gen.req_fifo_n_2\,
      D(64) => \aggressive_gen.req_fifo_n_3\,
      D(63) => \aggressive_gen.req_fifo_n_4\,
      D(62) => \aggressive_gen.req_fifo_n_5\,
      D(61) => \aggressive_gen.req_fifo_n_6\,
      D(60) => \aggressive_gen.req_fifo_n_7\,
      D(59) => \aggressive_gen.req_fifo_n_8\,
      D(58) => \aggressive_gen.req_fifo_n_9\,
      D(57) => \aggressive_gen.req_fifo_n_10\,
      D(56) => \aggressive_gen.req_fifo_n_11\,
      D(55) => \aggressive_gen.req_fifo_n_12\,
      D(54) => \aggressive_gen.req_fifo_n_13\,
      D(53) => \aggressive_gen.req_fifo_n_14\,
      D(52) => \aggressive_gen.req_fifo_n_15\,
      D(51) => \aggressive_gen.req_fifo_n_16\,
      D(50) => \aggressive_gen.req_fifo_n_17\,
      D(49) => \aggressive_gen.req_fifo_n_18\,
      D(48) => \aggressive_gen.req_fifo_n_19\,
      D(47) => \aggressive_gen.req_fifo_n_20\,
      D(46) => \aggressive_gen.req_fifo_n_21\,
      D(45) => \aggressive_gen.req_fifo_n_22\,
      D(44) => \aggressive_gen.req_fifo_n_23\,
      D(43) => \aggressive_gen.req_fifo_n_24\,
      D(42) => \aggressive_gen.req_fifo_n_25\,
      D(41) => \aggressive_gen.req_fifo_n_26\,
      D(40) => \aggressive_gen.req_fifo_n_27\,
      D(39) => \aggressive_gen.req_fifo_n_28\,
      D(38) => \aggressive_gen.req_fifo_n_29\,
      D(37) => \aggressive_gen.req_fifo_n_30\,
      D(36) => \aggressive_gen.req_fifo_n_31\,
      D(35) => \aggressive_gen.req_fifo_n_32\,
      D(34) => \aggressive_gen.req_fifo_n_33\,
      D(33) => \aggressive_gen.req_fifo_n_34\,
      D(32) => \aggressive_gen.req_fifo_n_35\,
      D(31) => \aggressive_gen.req_fifo_n_36\,
      D(30) => \aggressive_gen.req_fifo_n_37\,
      D(29) => \aggressive_gen.req_fifo_n_38\,
      D(28) => \aggressive_gen.req_fifo_n_39\,
      D(27) => \aggressive_gen.req_fifo_n_40\,
      D(26) => \aggressive_gen.req_fifo_n_41\,
      D(25) => \aggressive_gen.req_fifo_n_42\,
      D(24) => \aggressive_gen.req_fifo_n_43\,
      D(23) => \aggressive_gen.req_fifo_n_44\,
      D(22) => \aggressive_gen.req_fifo_n_45\,
      D(21) => \aggressive_gen.req_fifo_n_46\,
      D(20) => \aggressive_gen.req_fifo_n_47\,
      D(19) => \aggressive_gen.req_fifo_n_48\,
      D(18) => \aggressive_gen.req_fifo_n_49\,
      D(17) => \aggressive_gen.req_fifo_n_50\,
      D(16) => \aggressive_gen.req_fifo_n_51\,
      D(15) => \aggressive_gen.req_fifo_n_52\,
      D(14) => \aggressive_gen.req_fifo_n_53\,
      D(13) => \aggressive_gen.req_fifo_n_54\,
      D(12) => \aggressive_gen.req_fifo_n_55\,
      D(11) => \aggressive_gen.req_fifo_n_56\,
      D(10) => \aggressive_gen.req_fifo_n_57\,
      D(9) => \aggressive_gen.req_fifo_n_58\,
      D(8) => \aggressive_gen.req_fifo_n_59\,
      D(7) => \aggressive_gen.req_fifo_n_60\,
      D(6) => \aggressive_gen.req_fifo_n_61\,
      D(5) => \aggressive_gen.req_fifo_n_62\,
      D(4) => \aggressive_gen.req_fifo_n_63\,
      D(3) => \aggressive_gen.req_fifo_n_64\,
      D(2) => \aggressive_gen.req_fifo_n_65\,
      D(1) => \aggressive_gen.req_fifo_n_66\,
      D(0) => \aggressive_gen.req_fifo_n_67\,
      E(0) => load_p2,
      Q(1 downto 0) => \aggressive_gen.last_cnt_reg\(4 downto 3),
      SR(0) => SR(0),
      \aggressive_gen.last_cnt_reg[4]\ => \aggressive_gen.rs_req_n_1\,
      \aggressive_gen.req_en\ => \aggressive_gen.req_en\,
      \aggressive_gen.rs_req_ready\ => \aggressive_gen.rs_req_ready\,
      ap_clk => ap_clk,
      \data_p1_reg[67]_0\(65 downto 0) => \data_p1_reg[67]\(65 downto 0),
      if_empty_n_0 => if_empty_n_0,
      m_axi_gmem2_AWREADY => m_axi_gmem2_AWREADY,
      m_axi_gmem2_AWVALID => m_axi_gmem2_AWVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_load is
  port (
    gmem_ARREADY : out STD_LOGIC;
    RREADY_Dummy : out STD_LOGIC;
    if_full_n : out STD_LOGIC;
    tmp_valid_reg_0 : out STD_LOGIC;
    RBURST_READY_Dummy : out STD_LOGIC;
    \bus_wide_gen.data_valid_reg_0\ : out STD_LOGIC;
    \bus_wide_gen.data_valid_reg_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we : out STD_LOGIC;
    \tmp_addr_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \tmp_len_reg[17]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    ARREADY_Dummy : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_RREADY : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]_0\ : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    din : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_load;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_load is
  signal COUNT : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal beat_pack : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal beat_valid : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal \^bus_wide_gen.data_valid_reg_0\ : STD_LOGIC;
  signal \bus_wide_gen.first_beat_reg_n_0\ : STD_LOGIC;
  signal \bus_wide_gen.offset_valid\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_3\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.rreq_offset_n_9\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_20\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_21\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_22\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_23\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_25\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_29\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_31\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_32\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_33\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_34\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_35\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_38\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_39\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_8\ : STD_LOGIC;
  signal \bus_wide_gen.rs_tmp_rdata_n_9\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.tmp_rdata_pack\ : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \bus_wide_gen.tmp_rvalid\ : STD_LOGIC;
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_2 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_3 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_4 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_5 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_55 : STD_LOGIC;
  signal fifo_rreq_n_56 : STD_LOGIC;
  signal fifo_rreq_n_57 : STD_LOGIC;
  signal fifo_rreq_n_58 : STD_LOGIC;
  signal fifo_rreq_n_59 : STD_LOGIC;
  signal fifo_rreq_n_6 : STD_LOGIC;
  signal fifo_rreq_n_60 : STD_LOGIC;
  signal fifo_rreq_n_61 : STD_LOGIC;
  signal fifo_rreq_n_62 : STD_LOGIC;
  signal fifo_rreq_n_63 : STD_LOGIC;
  signal fifo_rreq_n_64 : STD_LOGIC;
  signal fifo_rreq_n_65 : STD_LOGIC;
  signal fifo_rreq_n_66 : STD_LOGIC;
  signal fifo_rreq_n_67 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal fifo_rreq_n_9 : STD_LOGIC;
  signal if_empty_n : STD_LOGIC;
  signal \^if_full_n\ : STD_LOGIC;
  signal if_read13_out : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal next_beat : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal ready_for_outstanding : STD_LOGIC;
  signal \^tmp_addr_reg[63]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^tmp_len_reg[17]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^tmp_valid_reg_0\ : STD_LOGIC;
begin
  \bus_wide_gen.data_valid_reg_0\ <= \^bus_wide_gen.data_valid_reg_0\;
  if_full_n <= \^if_full_n\;
  \tmp_addr_reg[63]_0\(63 downto 0) <= \^tmp_addr_reg[63]_0\(63 downto 0);
  \tmp_len_reg[17]_0\(1 downto 0) <= \^tmp_len_reg[17]_0\(1 downto 0);
  tmp_valid_reg_0 <= \^tmp_valid_reg_0\;
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^bus_wide_gen.data_valid_reg_0\,
      I1 => ap_enable_reg_pp0_iter3,
      O => \bus_wide_gen.data_valid_reg_1\
    );
buff_rdata: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized1\
     port map (
      E(0) => we,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      din(33 downto 0) => din(33 downto 0),
      dout(32 downto 0) => beat_pack(32 downto 0),
      dout_vld_reg_0(0) => load_p2,
      \fifo_depth_gt1_gen.full_n_reg_0\ => RREADY_Dummy,
      mem_reg(0) => mem_reg(0),
      next_beat => next_beat,
      ready_for_outstanding => ready_for_outstanding,
      reset => reset
    );
\bus_wide_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_35\,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(0),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_25\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[10]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_24\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[11]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_23\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[12]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_22\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[13]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_21\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[14]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_20\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[15]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_19\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[16]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_18\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[17]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_17\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[18]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_16\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[19]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_34\,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(1),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_15\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[20]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_14\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[21]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_13\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[22]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_12\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[23]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_11\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[24]\,
      R => \bus_wide_gen.rs_tmp_rdata_n_39\
    );
\bus_wide_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_10\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[25]\,
      R => \bus_wide_gen.rs_tmp_rdata_n_39\
    );
\bus_wide_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_9\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[26]\,
      R => \bus_wide_gen.rs_tmp_rdata_n_39\
    );
\bus_wide_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_8\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[27]\,
      R => \bus_wide_gen.rs_tmp_rdata_n_39\
    );
\bus_wide_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_7\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[28]\,
      R => \bus_wide_gen.rs_tmp_rdata_n_39\
    );
\bus_wide_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_6\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[29]\,
      R => \bus_wide_gen.rs_tmp_rdata_n_39\
    );
\bus_wide_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_33\,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(2),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_5\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[30]\,
      R => \bus_wide_gen.rs_tmp_rdata_n_39\
    );
\bus_wide_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_4\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[31]\,
      R => \bus_wide_gen.rs_tmp_rdata_n_39\
    );
\bus_wide_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_32\,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(3),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_31\,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(4),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_30\,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(5),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_29\,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(6),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_28\,
      Q => \bus_wide_gen.data_buf_reg[7]_0\(7),
      R => '0'
    );
\bus_wide_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_27\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[8]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \bus_wide_gen.rs_tmp_rdata_n_26\,
      Q => \bus_wide_gen.data_buf_reg_n_0_[9]\,
      R => '0'
    );
\bus_wide_gen.data_valid_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \ap_CS_fsm_reg[0]\
    );
\bus_wide_gen.data_valid_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.rreq_offset_n_9\,
      Q => \^bus_wide_gen.data_valid_reg_0\,
      R => reset
    );
\bus_wide_gen.first_beat_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.rs_tmp_rdata_n_2\,
      Q => \bus_wide_gen.first_beat_reg_n_0\,
      R => '0'
    );
\bus_wide_gen.rreq_offset\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized3\
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      E(0) => p_18_in,
      Q(0) => \bus_wide_gen.tmp_rdata_pack\(32),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.data_valid_reg\ => \^bus_wide_gen.data_valid_reg_0\,
      \bus_wide_gen.offset_valid\ => \bus_wide_gen.offset_valid\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.rreq_offset_n_10\,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => \bus_wide_gen.rreq_offset_n_11\,
      \bus_wide_gen.split_cnt_buf_reg[1]_0\ => \bus_wide_gen.first_beat_reg_n_0\,
      \bus_wide_gen.split_cnt_buf_reg[1]_1\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\,
      dout_vld_reg_0 => \bus_wide_gen.rreq_offset_n_9\,
      \fifo_depth_gt1_gen.dout_reg[1]\(1 downto 0) => \^tmp_len_reg[17]_0\(1 downto 0),
      \fifo_depth_gt1_gen.dout_reg[2]\ => \bus_wide_gen.rreq_offset_n_3\,
      \fifo_depth_gt1_gen.dout_reg[2]_0\ => \bus_wide_gen.rreq_offset_n_6\,
      \fifo_depth_gt1_gen.dout_reg[3]\(1 downto 0) => COUNT(4 downto 3),
      \fifo_depth_gt1_gen.dout_reg[3]_0\(0) => \bus_wide_gen.tmp_rvalid\,
      \fifo_depth_gt1_gen.dout_reg[3]_1\ => \bus_wide_gen.rs_tmp_rdata_n_38\,
      \fifo_depth_gt1_gen.dout_reg[3]_2\(1 downto 0) => \^tmp_addr_reg[63]_0\(1 downto 0),
      \fifo_depth_gt1_gen.full_n_reg_0\ => \^if_full_n\,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ => \^tmp_valid_reg_0\,
      if_empty_n => if_empty_n,
      p_10_in => p_10_in,
      p_19_in => p_19_in,
      reset => reset,
      s_ready_t_reg(0) => if_read13_out,
      tmp_valid_reg(0) => E(0)
    );
\bus_wide_gen.rs_tmp_rdata\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice
     port map (
      D(23) => \bus_wide_gen.rs_tmp_rdata_n_12\,
      D(22) => \bus_wide_gen.rs_tmp_rdata_n_13\,
      D(21) => \bus_wide_gen.rs_tmp_rdata_n_14\,
      D(20) => \bus_wide_gen.rs_tmp_rdata_n_15\,
      D(19) => \bus_wide_gen.rs_tmp_rdata_n_16\,
      D(18) => \bus_wide_gen.rs_tmp_rdata_n_17\,
      D(17) => \bus_wide_gen.rs_tmp_rdata_n_18\,
      D(16) => \bus_wide_gen.rs_tmp_rdata_n_19\,
      D(15) => \bus_wide_gen.rs_tmp_rdata_n_20\,
      D(14) => \bus_wide_gen.rs_tmp_rdata_n_21\,
      D(13) => \bus_wide_gen.rs_tmp_rdata_n_22\,
      D(12) => \bus_wide_gen.rs_tmp_rdata_n_23\,
      D(11) => \bus_wide_gen.rs_tmp_rdata_n_24\,
      D(10) => \bus_wide_gen.rs_tmp_rdata_n_25\,
      D(9) => \bus_wide_gen.rs_tmp_rdata_n_26\,
      D(8) => \bus_wide_gen.rs_tmp_rdata_n_27\,
      D(7) => \bus_wide_gen.rs_tmp_rdata_n_28\,
      D(6) => \bus_wide_gen.rs_tmp_rdata_n_29\,
      D(5) => \bus_wide_gen.rs_tmp_rdata_n_30\,
      D(4) => \bus_wide_gen.rs_tmp_rdata_n_31\,
      D(3) => \bus_wide_gen.rs_tmp_rdata_n_32\,
      D(2) => \bus_wide_gen.rs_tmp_rdata_n_33\,
      D(1) => \bus_wide_gen.rs_tmp_rdata_n_34\,
      D(0) => \bus_wide_gen.rs_tmp_rdata_n_35\,
      E(0) => p_18_in,
      Q(0) => \bus_wide_gen.tmp_rvalid\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \bus_wide_gen.rs_tmp_rdata_n_2\,
      beat_valid => beat_valid,
      \bus_wide_gen.data_buf_reg[15]\(15) => \bus_wide_gen.data_buf_reg_n_0_[23]\,
      \bus_wide_gen.data_buf_reg[15]\(14) => \bus_wide_gen.data_buf_reg_n_0_[22]\,
      \bus_wide_gen.data_buf_reg[15]\(13) => \bus_wide_gen.data_buf_reg_n_0_[21]\,
      \bus_wide_gen.data_buf_reg[15]\(12) => \bus_wide_gen.data_buf_reg_n_0_[20]\,
      \bus_wide_gen.data_buf_reg[15]\(11) => \bus_wide_gen.data_buf_reg_n_0_[19]\,
      \bus_wide_gen.data_buf_reg[15]\(10) => \bus_wide_gen.data_buf_reg_n_0_[18]\,
      \bus_wide_gen.data_buf_reg[15]\(9) => \bus_wide_gen.data_buf_reg_n_0_[17]\,
      \bus_wide_gen.data_buf_reg[15]\(8) => \bus_wide_gen.data_buf_reg_n_0_[16]\,
      \bus_wide_gen.data_buf_reg[15]\(7) => \bus_wide_gen.data_buf_reg_n_0_[15]\,
      \bus_wide_gen.data_buf_reg[15]\(6) => \bus_wide_gen.data_buf_reg_n_0_[14]\,
      \bus_wide_gen.data_buf_reg[15]\(5) => \bus_wide_gen.data_buf_reg_n_0_[13]\,
      \bus_wide_gen.data_buf_reg[15]\(4) => \bus_wide_gen.data_buf_reg_n_0_[12]\,
      \bus_wide_gen.data_buf_reg[15]\(3) => \bus_wide_gen.data_buf_reg_n_0_[11]\,
      \bus_wide_gen.data_buf_reg[15]\(2) => \bus_wide_gen.data_buf_reg_n_0_[10]\,
      \bus_wide_gen.data_buf_reg[15]\(1) => \bus_wide_gen.data_buf_reg_n_0_[9]\,
      \bus_wide_gen.data_buf_reg[15]\(0) => \bus_wide_gen.data_buf_reg_n_0_[8]\,
      \bus_wide_gen.data_buf_reg[16]\ => \bus_wide_gen.data_buf_reg_n_0_[24]\,
      \bus_wide_gen.data_buf_reg[17]\ => \bus_wide_gen.data_buf_reg_n_0_[25]\,
      \bus_wide_gen.data_buf_reg[18]\ => \bus_wide_gen.data_buf_reg_n_0_[26]\,
      \bus_wide_gen.data_buf_reg[19]\ => \bus_wide_gen.data_buf_reg_n_0_[27]\,
      \bus_wide_gen.data_buf_reg[20]\ => \bus_wide_gen.data_buf_reg_n_0_[28]\,
      \bus_wide_gen.data_buf_reg[21]\ => \bus_wide_gen.data_buf_reg_n_0_[29]\,
      \bus_wide_gen.data_buf_reg[22]\ => \bus_wide_gen.data_buf_reg_n_0_[30]\,
      \bus_wide_gen.data_buf_reg[23]\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\,
      \bus_wide_gen.data_buf_reg[23]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      \bus_wide_gen.data_buf_reg[23]_1\ => \^bus_wide_gen.data_valid_reg_0\,
      \bus_wide_gen.data_buf_reg[23]_2\(1 downto 0) => Q(3 downto 2),
      \bus_wide_gen.data_buf_reg[23]_3\ => \bus_wide_gen.data_buf_reg[23]_0\,
      \bus_wide_gen.data_buf_reg[23]_4\ => \bus_wide_gen.data_buf_reg_n_0_[31]\,
      \bus_wide_gen.data_buf_reg[23]_5\ => \bus_wide_gen.rreq_offset_n_6\,
      \bus_wide_gen.data_buf_reg[31]\ => \bus_wide_gen.rreq_offset_n_3\,
      \bus_wide_gen.data_buf_reg[8]\(1 downto 0) => COUNT(4 downto 3),
      \bus_wide_gen.data_valid_reg\ => \bus_wide_gen.rs_tmp_rdata_n_39\,
      \bus_wide_gen.first_beat_reg\ => \bus_wide_gen.first_beat_reg_n_0\,
      \bus_wide_gen.offset_valid\ => \bus_wide_gen.offset_valid\,
      \data_p1_reg[32]_0\(8) => \bus_wide_gen.tmp_rdata_pack\(32),
      \data_p1_reg[32]_0\(7) => \bus_wide_gen.rs_tmp_rdata_n_4\,
      \data_p1_reg[32]_0\(6) => \bus_wide_gen.rs_tmp_rdata_n_5\,
      \data_p1_reg[32]_0\(5) => \bus_wide_gen.rs_tmp_rdata_n_6\,
      \data_p1_reg[32]_0\(4) => \bus_wide_gen.rs_tmp_rdata_n_7\,
      \data_p1_reg[32]_0\(3) => \bus_wide_gen.rs_tmp_rdata_n_8\,
      \data_p1_reg[32]_0\(2) => \bus_wide_gen.rs_tmp_rdata_n_9\,
      \data_p1_reg[32]_0\(1) => \bus_wide_gen.rs_tmp_rdata_n_10\,
      \data_p1_reg[32]_0\(0) => \bus_wide_gen.rs_tmp_rdata_n_11\,
      \data_p1_reg[32]_1\ => \bus_wide_gen.rs_tmp_rdata_n_38\,
      \data_p2_reg[32]_0\(32 downto 0) => beat_pack(32 downto 0),
      \data_p2_reg[32]_1\(0) => load_p2,
      grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_RREADY => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_RREADY,
      next_beat => next_beat,
      p_10_in => p_10_in,
      p_19_in => p_19_in,
      reset => reset
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.rreq_offset_n_10\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_0_[0]\,
      R => '0'
    );
\bus_wide_gen.split_cnt_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.rreq_offset_n_11\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_0_[1]\,
      R => '0'
    );
fifo_rreq: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      D(0) => fifo_rreq_n_2,
      Q(63) => fifo_rreq_n_4,
      Q(62) => fifo_rreq_n_5,
      Q(61) => fifo_rreq_n_6,
      Q(60) => fifo_rreq_n_7,
      Q(59) => fifo_rreq_n_8,
      Q(58) => fifo_rreq_n_9,
      Q(57) => fifo_rreq_n_10,
      Q(56) => fifo_rreq_n_11,
      Q(55) => fifo_rreq_n_12,
      Q(54) => fifo_rreq_n_13,
      Q(53) => fifo_rreq_n_14,
      Q(52) => fifo_rreq_n_15,
      Q(51) => fifo_rreq_n_16,
      Q(50) => fifo_rreq_n_17,
      Q(49) => fifo_rreq_n_18,
      Q(48) => fifo_rreq_n_19,
      Q(47) => fifo_rreq_n_20,
      Q(46) => fifo_rreq_n_21,
      Q(45) => fifo_rreq_n_22,
      Q(44) => fifo_rreq_n_23,
      Q(43) => fifo_rreq_n_24,
      Q(42) => fifo_rreq_n_25,
      Q(41) => fifo_rreq_n_26,
      Q(40) => fifo_rreq_n_27,
      Q(39) => fifo_rreq_n_28,
      Q(38) => fifo_rreq_n_29,
      Q(37) => fifo_rreq_n_30,
      Q(36) => fifo_rreq_n_31,
      Q(35) => fifo_rreq_n_32,
      Q(34) => fifo_rreq_n_33,
      Q(33) => fifo_rreq_n_34,
      Q(32) => fifo_rreq_n_35,
      Q(31) => fifo_rreq_n_36,
      Q(30) => fifo_rreq_n_37,
      Q(29) => fifo_rreq_n_38,
      Q(28) => fifo_rreq_n_39,
      Q(27) => fifo_rreq_n_40,
      Q(26) => fifo_rreq_n_41,
      Q(25) => fifo_rreq_n_42,
      Q(24) => fifo_rreq_n_43,
      Q(23) => fifo_rreq_n_44,
      Q(22) => fifo_rreq_n_45,
      Q(21) => fifo_rreq_n_46,
      Q(20) => fifo_rreq_n_47,
      Q(19) => fifo_rreq_n_48,
      Q(18) => fifo_rreq_n_49,
      Q(17) => fifo_rreq_n_50,
      Q(16) => fifo_rreq_n_51,
      Q(15) => fifo_rreq_n_52,
      Q(14) => fifo_rreq_n_53,
      Q(13) => fifo_rreq_n_54,
      Q(12) => fifo_rreq_n_55,
      Q(11) => fifo_rreq_n_56,
      Q(10) => fifo_rreq_n_57,
      Q(9) => fifo_rreq_n_58,
      Q(8) => fifo_rreq_n_59,
      Q(7) => fifo_rreq_n_60,
      Q(6) => fifo_rreq_n_61,
      Q(5) => fifo_rreq_n_62,
      Q(4) => fifo_rreq_n_63,
      Q(3) => fifo_rreq_n_64,
      Q(2) => fifo_rreq_n_65,
      Q(1) => fifo_rreq_n_66,
      Q(0) => fifo_rreq_n_67,
      ap_clk => ap_clk,
      \fifo_depth_gt1_gen.dout_reg[65]\ => fifo_rreq_n_3,
      gmem_ARREADY => gmem_ARREADY,
      if_empty_n => if_empty_n,
      \in\(63 downto 0) => \in\(63 downto 0),
      reset => reset,
      tmp_valid_reg => \^tmp_valid_reg_0\,
      tmp_valid_reg_0 => \^if_full_n\,
      we_0 => we_0
    );
ready_for_outstanding_reg: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => ready_for_outstanding,
      Q => RBURST_READY_Dummy,
      S => reset
    );
\tmp_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_67,
      Q => \^tmp_addr_reg[63]_0\(0),
      R => reset
    );
\tmp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_57,
      Q => \^tmp_addr_reg[63]_0\(10),
      R => reset
    );
\tmp_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_56,
      Q => \^tmp_addr_reg[63]_0\(11),
      R => reset
    );
\tmp_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_55,
      Q => \^tmp_addr_reg[63]_0\(12),
      R => reset
    );
\tmp_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_54,
      Q => \^tmp_addr_reg[63]_0\(13),
      R => reset
    );
\tmp_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_53,
      Q => \^tmp_addr_reg[63]_0\(14),
      R => reset
    );
\tmp_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_52,
      Q => \^tmp_addr_reg[63]_0\(15),
      R => reset
    );
\tmp_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_51,
      Q => \^tmp_addr_reg[63]_0\(16),
      R => reset
    );
\tmp_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_50,
      Q => \^tmp_addr_reg[63]_0\(17),
      R => reset
    );
\tmp_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_49,
      Q => \^tmp_addr_reg[63]_0\(18),
      R => reset
    );
\tmp_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_48,
      Q => \^tmp_addr_reg[63]_0\(19),
      R => reset
    );
\tmp_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_66,
      Q => \^tmp_addr_reg[63]_0\(1),
      R => reset
    );
\tmp_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_47,
      Q => \^tmp_addr_reg[63]_0\(20),
      R => reset
    );
\tmp_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_46,
      Q => \^tmp_addr_reg[63]_0\(21),
      R => reset
    );
\tmp_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_45,
      Q => \^tmp_addr_reg[63]_0\(22),
      R => reset
    );
\tmp_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_44,
      Q => \^tmp_addr_reg[63]_0\(23),
      R => reset
    );
\tmp_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_43,
      Q => \^tmp_addr_reg[63]_0\(24),
      R => reset
    );
\tmp_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_42,
      Q => \^tmp_addr_reg[63]_0\(25),
      R => reset
    );
\tmp_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_41,
      Q => \^tmp_addr_reg[63]_0\(26),
      R => reset
    );
\tmp_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_40,
      Q => \^tmp_addr_reg[63]_0\(27),
      R => reset
    );
\tmp_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_39,
      Q => \^tmp_addr_reg[63]_0\(28),
      R => reset
    );
\tmp_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_38,
      Q => \^tmp_addr_reg[63]_0\(29),
      R => reset
    );
\tmp_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_65,
      Q => \^tmp_addr_reg[63]_0\(2),
      R => reset
    );
\tmp_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_37,
      Q => \^tmp_addr_reg[63]_0\(30),
      R => reset
    );
\tmp_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_36,
      Q => \^tmp_addr_reg[63]_0\(31),
      R => reset
    );
\tmp_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_35,
      Q => \^tmp_addr_reg[63]_0\(32),
      R => reset
    );
\tmp_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_34,
      Q => \^tmp_addr_reg[63]_0\(33),
      R => reset
    );
\tmp_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_33,
      Q => \^tmp_addr_reg[63]_0\(34),
      R => reset
    );
\tmp_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_32,
      Q => \^tmp_addr_reg[63]_0\(35),
      R => reset
    );
\tmp_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_31,
      Q => \^tmp_addr_reg[63]_0\(36),
      R => reset
    );
\tmp_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_30,
      Q => \^tmp_addr_reg[63]_0\(37),
      R => reset
    );
\tmp_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_29,
      Q => \^tmp_addr_reg[63]_0\(38),
      R => reset
    );
\tmp_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_28,
      Q => \^tmp_addr_reg[63]_0\(39),
      R => reset
    );
\tmp_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_64,
      Q => \^tmp_addr_reg[63]_0\(3),
      R => reset
    );
\tmp_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_27,
      Q => \^tmp_addr_reg[63]_0\(40),
      R => reset
    );
\tmp_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_26,
      Q => \^tmp_addr_reg[63]_0\(41),
      R => reset
    );
\tmp_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_25,
      Q => \^tmp_addr_reg[63]_0\(42),
      R => reset
    );
\tmp_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_24,
      Q => \^tmp_addr_reg[63]_0\(43),
      R => reset
    );
\tmp_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_23,
      Q => \^tmp_addr_reg[63]_0\(44),
      R => reset
    );
\tmp_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_22,
      Q => \^tmp_addr_reg[63]_0\(45),
      R => reset
    );
\tmp_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_21,
      Q => \^tmp_addr_reg[63]_0\(46),
      R => reset
    );
\tmp_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_20,
      Q => \^tmp_addr_reg[63]_0\(47),
      R => reset
    );
\tmp_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_19,
      Q => \^tmp_addr_reg[63]_0\(48),
      R => reset
    );
\tmp_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_18,
      Q => \^tmp_addr_reg[63]_0\(49),
      R => reset
    );
\tmp_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_63,
      Q => \^tmp_addr_reg[63]_0\(4),
      R => reset
    );
\tmp_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_17,
      Q => \^tmp_addr_reg[63]_0\(50),
      R => reset
    );
\tmp_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_16,
      Q => \^tmp_addr_reg[63]_0\(51),
      R => reset
    );
\tmp_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_15,
      Q => \^tmp_addr_reg[63]_0\(52),
      R => reset
    );
\tmp_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_14,
      Q => \^tmp_addr_reg[63]_0\(53),
      R => reset
    );
\tmp_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_13,
      Q => \^tmp_addr_reg[63]_0\(54),
      R => reset
    );
\tmp_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_12,
      Q => \^tmp_addr_reg[63]_0\(55),
      R => reset
    );
\tmp_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_11,
      Q => \^tmp_addr_reg[63]_0\(56),
      R => reset
    );
\tmp_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_10,
      Q => \^tmp_addr_reg[63]_0\(57),
      R => reset
    );
\tmp_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_9,
      Q => \^tmp_addr_reg[63]_0\(58),
      R => reset
    );
\tmp_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_8,
      Q => \^tmp_addr_reg[63]_0\(59),
      R => reset
    );
\tmp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_62,
      Q => \^tmp_addr_reg[63]_0\(5),
      R => reset
    );
\tmp_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_7,
      Q => \^tmp_addr_reg[63]_0\(60),
      R => reset
    );
\tmp_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_6,
      Q => \^tmp_addr_reg[63]_0\(61),
      R => reset
    );
\tmp_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_5,
      Q => \^tmp_addr_reg[63]_0\(62),
      R => reset
    );
\tmp_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_4,
      Q => \^tmp_addr_reg[63]_0\(63),
      R => reset
    );
\tmp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_61,
      Q => \^tmp_addr_reg[63]_0\(6),
      R => reset
    );
\tmp_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_60,
      Q => \^tmp_addr_reg[63]_0\(7),
      R => reset
    );
\tmp_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_59,
      Q => \^tmp_addr_reg[63]_0\(8),
      R => reset
    );
\tmp_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_58,
      Q => \^tmp_addr_reg[63]_0\(9),
      R => reset
    );
\tmp_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => '1',
      Q => \^tmp_len_reg[17]_0\(0),
      R => reset
    );
\tmp_len_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => if_read13_out,
      D => fifo_rreq_n_2,
      Q => \^tmp_len_reg[17]_0\(1),
      R => reset
    );
tmp_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rreq_n_3,
      Q => \^tmp_valid_reg_0\,
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_read is
  port (
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    ARREADY_Dummy : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    we : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]\ : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    if_full_n : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    RREADY_Dummy : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    RBURST_READY_Dummy : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    \data_p2_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_p2_reg[81]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_read;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_read is
  signal \^data_p1_reg[32]\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal fifo_burst_n_0 : STD_LOGIC;
  signal fifo_burst_n_1 : STD_LOGIC;
  signal fifo_burst_n_2 : STD_LOGIC;
  signal ost_ctrl_ready : STD_LOGIC;
  signal ost_ctrl_valid : STD_LOGIC;
  signal re : STD_LOGIC;
  signal \^state_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \data_p1_reg[32]\(32 downto 0) <= \^data_p1_reg[32]\(32 downto 0);
  \state_reg[0]\(0) <= \^state_reg[0]\(0);
fifo_burst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized14\
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      RREADY_Dummy => RREADY_Dummy,
      ap_clk => ap_clk,
      din(0) => din(0),
      dout_vld_reg_0 => fifo_burst_n_2,
      dout_vld_reg_1(0) => \^state_reg[0]\(0),
      \fifo_depth_gt1_gen.dout_reg[0]\ => \fifo_depth_gt1_gen.dout_reg[0]\,
      \fifo_depth_gt1_gen.empty_n_reg_0\ => fifo_burst_n_0,
      \fifo_depth_gt1_gen.full_n_reg_0\ => fifo_burst_n_1,
      mem_reg(0) => \^data_p1_reg[32]\(32),
      ost_ctrl_valid => ost_ctrl_valid,
      re => re,
      reset => reset,
      we_0 => we_0
    );
fifo_rctl: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_fifo__parameterized14_4\
     port map (
      RBURST_READY_Dummy => RBURST_READY_Dummy,
      ap_clk => ap_clk,
      ost_ctrl_ready => ost_ctrl_ready,
      ost_ctrl_valid => ost_ctrl_valid,
      reset => reset
    );
rreq_burst_conv: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_burst_converter
     port map (
      D(65 downto 64) => \data_p2_reg[81]\(1 downto 0),
      D(63 downto 0) => \data_p2_reg[63]\(63 downto 0),
      E(0) => E(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.burst_valid_reg_0\ => \could_multi_bursts.burst_valid_reg\,
      \fifo_depth_gt1_gen.dout_reg[0]\ => fifo_burst_n_1,
      if_full_n => if_full_n,
      m_axi_gmem_ARADDR(61 downto 0) => m_axi_gmem_ARADDR(61 downto 0),
      m_axi_gmem_ARLEN(3 downto 0) => m_axi_gmem_ARLEN(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_ready => ost_ctrl_ready,
      ost_ctrl_valid => ost_ctrl_valid,
      reset => reset,
      s_ready_t_reg => ARREADY_Dummy,
      s_ready_t_reg_0 => s_ready_t_reg_0,
      we => we
    );
rs_rdata: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_reg_slice_5
     port map (
      D(32 downto 0) => D(32 downto 0),
      Q(0) => \^state_reg[0]\(0),
      RREADY_Dummy => RREADY_Dummy,
      ap_clk => ap_clk,
      \data_p1_reg[32]_0\(32 downto 0) => \^data_p1_reg[32]\(32 downto 0),
      \fifo_depth_gt1_gen.dout_reg[0]\ => fifo_burst_n_2,
      \fifo_depth_gt1_gen.dout_reg[0]_0\ => fifo_burst_n_0,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      re => re,
      reset => reset,
      s_ready_t_reg_0 => s_ready_t_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_write is
  port (
    out_TOP_WREADY : out STD_LOGIC;
    last_resp : out STD_LOGIC;
    AWREADY_Dummy : out STD_LOGIC;
    if_empty_n : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    need_wrsp : out STD_LOGIC;
    WVALID_Dummy_reg_0 : out STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_WVALID : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    \bus_wide_gen.data_valid_reg\ : out STD_LOGIC;
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    \data_p1_reg[67]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    ap_clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    if_full_n : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    wrsp_type : in STD_LOGIC;
    ursp_ready : in STD_LOGIC;
    m_axi_gmem1_BVALID : in STD_LOGIC;
    \data_p2_reg[63]\ : in STD_LOGIC_VECTOR ( 62 downto 0 );
    \data_p2_reg[81]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_32_in : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \strb_buf_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_write;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_write is
  signal AWADDR_Dummy : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal AWLEN_Dummy : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AWREADY_Dummy_1 : STD_LOGIC;
  signal AWVALID_Dummy : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal WLAST_Dummy_reg_n_0 : STD_LOGIC;
  signal \^wvalid_dummy_reg_0\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal fifo_burst_n_5 : STD_LOGIC;
  signal fifo_burst_n_6 : STD_LOGIC;
  signal fifo_burst_n_7 : STD_LOGIC;
  signal \^if_empty_n\ : STD_LOGIC;
  signal if_full_n_0 : STD_LOGIC;
  signal \len_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal len_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ost_ctrl_info : STD_LOGIC;
  signal ost_ctrl_len : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ost_ctrl_valid : STD_LOGIC;
  signal ost_resp_ready : STD_LOGIC;
  signal \^out_top_wready\ : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pop__1\ : STD_LOGIC;
  signal re : STD_LOGIC;
  signal strb_buf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal we : STD_LOGIC;
  signal wreq_burst_conv_n_69 : STD_LOGIC;
  signal wreq_throttl_n_2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \len_cnt[1]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \len_cnt[2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \len_cnt[3]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \len_cnt[4]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \len_cnt[6]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \len_cnt[7]_i_2\ : label is "soft_lutpair163";
begin
  Q(0) <= \^q\(0);
  WVALID_Dummy_reg_0 <= \^wvalid_dummy_reg_0\;
  if_empty_n <= \^if_empty_n\;
  out_TOP_WREADY <= \^out_top_wready\;
WLAST_Dummy_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_burst_n_6,
      Q => WLAST_Dummy_reg_n_0,
      R => reset
    );
WVALID_Dummy_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_burst_n_5,
      Q => \^wvalid_dummy_reg_0\,
      R => reset
    );
\data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(0),
      Q => \data_buf_reg_n_0_[0]\,
      R => reset
    );
\data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(10),
      Q => \data_buf_reg_n_0_[10]\,
      R => reset
    );
\data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(11),
      Q => \data_buf_reg_n_0_[11]\,
      R => reset
    );
\data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(12),
      Q => \data_buf_reg_n_0_[12]\,
      R => reset
    );
\data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(13),
      Q => \data_buf_reg_n_0_[13]\,
      R => reset
    );
\data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(14),
      Q => \data_buf_reg_n_0_[14]\,
      R => reset
    );
\data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(15),
      Q => \data_buf_reg_n_0_[15]\,
      R => reset
    );
\data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(16),
      Q => \data_buf_reg_n_0_[16]\,
      R => reset
    );
\data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(17),
      Q => \data_buf_reg_n_0_[17]\,
      R => reset
    );
\data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(18),
      Q => \data_buf_reg_n_0_[18]\,
      R => reset
    );
\data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(19),
      Q => \data_buf_reg_n_0_[19]\,
      R => reset
    );
\data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(1),
      Q => \data_buf_reg_n_0_[1]\,
      R => reset
    );
\data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(20),
      Q => \data_buf_reg_n_0_[20]\,
      R => reset
    );
\data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(21),
      Q => \data_buf_reg_n_0_[21]\,
      R => reset
    );
\data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(22),
      Q => \data_buf_reg_n_0_[22]\,
      R => reset
    );
\data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(23),
      Q => \data_buf_reg_n_0_[23]\,
      R => reset
    );
\data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(24),
      Q => \data_buf_reg_n_0_[24]\,
      R => reset
    );
\data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(25),
      Q => \data_buf_reg_n_0_[25]\,
      R => reset
    );
\data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(26),
      Q => \data_buf_reg_n_0_[26]\,
      R => reset
    );
\data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(27),
      Q => \data_buf_reg_n_0_[27]\,
      R => reset
    );
\data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(28),
      Q => \data_buf_reg_n_0_[28]\,
      R => reset
    );
\data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(29),
      Q => \data_buf_reg_n_0_[29]\,
      R => reset
    );
\data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(2),
      Q => \data_buf_reg_n_0_[2]\,
      R => reset
    );
\data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(30),
      Q => \data_buf_reg_n_0_[30]\,
      R => reset
    );
\data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(31),
      Q => \data_buf_reg_n_0_[31]\,
      R => reset
    );
\data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(3),
      Q => \data_buf_reg_n_0_[3]\,
      R => reset
    );
\data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(4),
      Q => \data_buf_reg_n_0_[4]\,
      R => reset
    );
\data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(5),
      Q => \data_buf_reg_n_0_[5]\,
      R => reset
    );
\data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(6),
      Q => \data_buf_reg_n_0_[6]\,
      R => reset
    );
\data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(7),
      Q => \data_buf_reg_n_0_[7]\,
      R => reset
    );
\data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(8),
      Q => \data_buf_reg_n_0_[8]\,
      R => reset
    );
\data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(9),
      Q => \data_buf_reg_n_0_[9]\,
      R => reset
    );
fifo_burst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized16\
     port map (
      AWREADY_Dummy_1 => AWREADY_Dummy_1,
      AWVALID_Dummy => AWVALID_Dummy,
      E(0) => p_5_in,
      Q(5 downto 0) => len_cnt_reg(5 downto 0),
      SR(0) => fifo_burst_n_7,
      WLAST_Dummy_reg => \^wvalid_dummy_reg_0\,
      WLAST_Dummy_reg_0 => \^out_top_wready\,
      WLAST_Dummy_reg_1 => WLAST_Dummy_reg_n_0,
      WVALID_Dummy => WVALID_Dummy,
      WVALID_Dummy_reg => fifo_burst_n_6,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.data_valid_reg\ => \bus_wide_gen.data_valid_reg\,
      dout_vld_reg_0 => \^if_empty_n\,
      dout_vld_reg_1 => fifo_burst_n_5,
      \fifo_depth_gt1_gen.dout_reg[3]\ => wreq_throttl_n_2,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ => wreq_burst_conv_n_69,
      if_full_n_0 => if_full_n_0,
      \in\(3 downto 0) => ost_ctrl_len(3 downto 0),
      ost_ctrl_valid => ost_ctrl_valid,
      ost_resp_ready => ost_resp_ready,
      p_32_in => p_32_in,
      \pop__1\ => \pop__1\,
      re => re,
      reset => reset,
      sel => we
    );
fifo_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_fifo__parameterized10_8\
     port map (
      Q(0) => \^q\(0),
      ap_clk => ap_clk,
      dout_vld_reg_0 => need_wrsp,
      last_resp => last_resp,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_valid => ost_ctrl_valid,
      ost_resp_ready => ost_resp_ready,
      p_2_in => p_2_in,
      reset => reset,
      sel => we,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
\len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => len_cnt_reg(0),
      O => plusOp(0)
    );
\len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => len_cnt_reg(0),
      I1 => len_cnt_reg(1),
      O => plusOp(1)
    );
\len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => len_cnt_reg(0),
      I1 => len_cnt_reg(1),
      I2 => len_cnt_reg(2),
      O => plusOp(2)
    );
\len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => len_cnt_reg(1),
      I1 => len_cnt_reg(0),
      I2 => len_cnt_reg(2),
      I3 => len_cnt_reg(3),
      O => plusOp(3)
    );
\len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => len_cnt_reg(2),
      I1 => len_cnt_reg(0),
      I2 => len_cnt_reg(1),
      I3 => len_cnt_reg(3),
      I4 => len_cnt_reg(4),
      O => plusOp(4)
    );
\len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => len_cnt_reg(3),
      I1 => len_cnt_reg(1),
      I2 => len_cnt_reg(0),
      I3 => len_cnt_reg(2),
      I4 => len_cnt_reg(4),
      I5 => len_cnt_reg(5),
      O => plusOp(5)
    );
\len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \len_cnt[7]_i_3_n_0\,
      I1 => len_cnt_reg(6),
      O => plusOp(6)
    );
\len_cnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \len_cnt[7]_i_3_n_0\,
      I1 => len_cnt_reg(6),
      I2 => len_cnt_reg(7),
      O => plusOp(7)
    );
\len_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => len_cnt_reg(5),
      I1 => len_cnt_reg(3),
      I2 => len_cnt_reg(1),
      I3 => len_cnt_reg(0),
      I4 => len_cnt_reg(2),
      I5 => len_cnt_reg(4),
      O => \len_cnt[7]_i_3_n_0\
    );
\len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => plusOp(0),
      Q => len_cnt_reg(0),
      R => fifo_burst_n_7
    );
\len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => plusOp(1),
      Q => len_cnt_reg(1),
      R => fifo_burst_n_7
    );
\len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => plusOp(2),
      Q => len_cnt_reg(2),
      R => fifo_burst_n_7
    );
\len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => plusOp(3),
      Q => len_cnt_reg(3),
      R => fifo_burst_n_7
    );
\len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => plusOp(4),
      Q => len_cnt_reg(4),
      R => fifo_burst_n_7
    );
\len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => plusOp(5),
      Q => len_cnt_reg(5),
      R => fifo_burst_n_7
    );
\len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => plusOp(6),
      Q => len_cnt_reg(6),
      R => fifo_burst_n_7
    );
\len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => plusOp(7),
      Q => len_cnt_reg(7),
      R => fifo_burst_n_7
    );
rs_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_reg_slice__parameterized6\
     port map (
      Q(0) => \^q\(0),
      ap_clk => ap_clk,
      m_axi_gmem1_BVALID => m_axi_gmem1_BVALID,
      p_2_in => p_2_in,
      reset => reset,
      s_ready_t_reg_0 => s_ready_t_reg
    );
\strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \strb_buf_reg[3]_0\(0),
      Q => strb_buf(0),
      R => reset
    );
\strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \strb_buf_reg[3]_0\(1),
      Q => strb_buf(1),
      R => reset
    );
\strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \strb_buf_reg[3]_0\(2),
      Q => strb_buf(2),
      R => reset
    );
\strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \strb_buf_reg[3]_0\(3),
      Q => strb_buf(3),
      R => reset
    );
wreq_burst_conv: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_burst_converter
     port map (
      AWREADY_Dummy_1 => AWREADY_Dummy_1,
      AWVALID_Dummy => AWVALID_Dummy,
      D(64 downto 63) => \data_p2_reg[81]\(1 downto 0),
      D(62 downto 0) => \data_p2_reg[63]\(62 downto 0),
      E(0) => E(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.sect_handling_reg_0\ => wreq_burst_conv_n_69,
      if_full_n => if_full_n,
      if_full_n_0 => if_full_n_0,
      \in\(65 downto 62) => AWLEN_Dummy(3 downto 0),
      \in\(61 downto 0) => AWADDR_Dummy(63 downto 2),
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_valid => ost_ctrl_valid,
      ost_resp_ready => ost_resp_ready,
      \pop__1\ => \pop__1\,
      re => re,
      reset => reset,
      s_ready_t_reg => AWREADY_Dummy,
      s_ready_t_reg_0 => s_ready_t_reg_0,
      \sect_len_buf_reg[3]_0\(3 downto 0) => ost_ctrl_len(3 downto 0),
      sel => we
    );
wreq_throttl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_throttle
     port map (
      AWREADY_Dummy_1 => AWREADY_Dummy_1,
      AWVALID_Dummy => AWVALID_Dummy,
      Q(1 downto 0) => len_cnt_reg(7 downto 6),
      WVALID_Dummy => WVALID_Dummy,
      \aggressive_gen.last_cnt_reg[1]_0\ => \^wvalid_dummy_reg_0\,
      ap_clk => ap_clk,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      \data_p1_reg[67]\(65 downto 0) => \data_p1_reg[67]\(65 downto 0),
      \fifo_depth_gt1_gen.dout_reg[35]\(35 downto 32) => strb_buf(3 downto 0),
      \fifo_depth_gt1_gen.dout_reg[35]\(31) => \data_buf_reg_n_0_[31]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(30) => \data_buf_reg_n_0_[30]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(29) => \data_buf_reg_n_0_[29]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(28) => \data_buf_reg_n_0_[28]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(27) => \data_buf_reg_n_0_[27]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(26) => \data_buf_reg_n_0_[26]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(25) => \data_buf_reg_n_0_[25]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(24) => \data_buf_reg_n_0_[24]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(23) => \data_buf_reg_n_0_[23]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(22) => \data_buf_reg_n_0_[22]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(21) => \data_buf_reg_n_0_[21]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(20) => \data_buf_reg_n_0_[20]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(19) => \data_buf_reg_n_0_[19]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(18) => \data_buf_reg_n_0_[18]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(17) => \data_buf_reg_n_0_[17]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(16) => \data_buf_reg_n_0_[16]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(15) => \data_buf_reg_n_0_[15]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(14) => \data_buf_reg_n_0_[14]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(13) => \data_buf_reg_n_0_[13]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(12) => \data_buf_reg_n_0_[12]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(11) => \data_buf_reg_n_0_[11]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(10) => \data_buf_reg_n_0_[10]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(9) => \data_buf_reg_n_0_[9]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(8) => \data_buf_reg_n_0_[8]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(7) => \data_buf_reg_n_0_[7]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(6) => \data_buf_reg_n_0_[6]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(5) => \data_buf_reg_n_0_[5]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(4) => \data_buf_reg_n_0_[4]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(3) => \data_buf_reg_n_0_[3]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(2) => \data_buf_reg_n_0_[2]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(1) => \data_buf_reg_n_0_[1]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(0) => \data_buf_reg_n_0_[0]\,
      \fifo_depth_gt1_gen.dout_reg[36]\(36 downto 0) => \fifo_depth_gt1_gen.dout_reg[36]\(36 downto 0),
      \fifo_depth_gt1_gen.dout_reg[36]_0\ => WLAST_Dummy_reg_n_0,
      \fifo_depth_gt1_gen.full_n_reg\ => \^out_top_wready\,
      if_empty_n => \^if_empty_n\,
      \in\(65 downto 62) => AWLEN_Dummy(3 downto 0),
      \in\(61 downto 0) => AWADDR_Dummy(63 downto 2),
      \len_cnt_reg[7]\ => wreq_throttl_n_2,
      m_axi_gmem1_AWREADY => m_axi_gmem1_AWREADY,
      m_axi_gmem1_AWVALID => m_axi_gmem1_AWVALID,
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
      m_axi_gmem1_WVALID => m_axi_gmem1_WVALID,
      reset => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_write is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_TOP_WREADY : out STD_LOGIC;
    last_resp : out STD_LOGIC;
    AWREADY_Dummy : out STD_LOGIC;
    if_empty_n : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    need_wrsp : out STD_LOGIC;
    WVALID_Dummy_reg_0 : out STD_LOGIC;
    \bus_wide_gen.ready_for_data__0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_WVALID : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    \bus_wide_gen.data_valid_reg\ : out STD_LOGIC;
    m_axi_gmem2_AWVALID : out STD_LOGIC;
    \data_p1_reg[67]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    ap_clk : in STD_LOGIC;
    s_ready_t_reg_0 : in STD_LOGIC;
    if_full_n : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    m_axi_gmem2_WREADY : in STD_LOGIC;
    wrsp_type : in STD_LOGIC;
    ursp_ready : in STD_LOGIC;
    m_axi_gmem2_BVALID : in STD_LOGIC;
    \data_p2_reg[63]\ : in STD_LOGIC_VECTOR ( 62 downto 0 );
    \data_p2_reg[81]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_32_in : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem2_AWREADY : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \strb_buf_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_write;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_write is
  signal AWADDR_Dummy : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal AWLEN_Dummy : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AWREADY_Dummy_1 : STD_LOGIC;
  signal AWVALID_Dummy : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal WLAST_Dummy_reg_n_0 : STD_LOGIC;
  signal \^wvalid_dummy_reg_0\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[14]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[15]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[16]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[17]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[18]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[19]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[20]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[21]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[22]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[23]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[24]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[25]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[26]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[27]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_buf_reg_n_0_[9]\ : STD_LOGIC;
  signal fifo_burst_n_5 : STD_LOGIC;
  signal fifo_burst_n_6 : STD_LOGIC;
  signal fifo_burst_n_7 : STD_LOGIC;
  signal \^if_empty_n\ : STD_LOGIC;
  signal if_full_n_0 : STD_LOGIC;
  signal \len_cnt[7]_i_3__0_n_0\ : STD_LOGIC;
  signal len_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ost_ctrl_info : STD_LOGIC;
  signal ost_ctrl_len : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ost_ctrl_valid : STD_LOGIC;
  signal ost_resp_ready : STD_LOGIC;
  signal \^out_top_wready\ : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pop__1\ : STD_LOGIC;
  signal re : STD_LOGIC;
  signal strb_buf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal we : STD_LOGIC;
  signal wreq_burst_conv_n_70 : STD_LOGIC;
  signal wreq_throttl_n_2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \len_cnt[1]_i_1__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \len_cnt[2]_i_1__0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \len_cnt[3]_i_1__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \len_cnt[4]_i_1__0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \len_cnt[6]_i_1__0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \len_cnt[7]_i_2__0\ : label is "soft_lutpair246";
begin
  Q(0) <= \^q\(0);
  SR(0) <= \^sr\(0);
  WVALID_Dummy_reg_0 <= \^wvalid_dummy_reg_0\;
  if_empty_n <= \^if_empty_n\;
  out_TOP_WREADY <= \^out_top_wready\;
WLAST_Dummy_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_burst_n_6,
      Q => WLAST_Dummy_reg_n_0,
      R => \^sr\(0)
    );
WVALID_Dummy_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_burst_n_5,
      Q => \^wvalid_dummy_reg_0\,
      R => \^sr\(0)
    );
\data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(0),
      Q => \data_buf_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(10),
      Q => \data_buf_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(11),
      Q => \data_buf_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(12),
      Q => \data_buf_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(13),
      Q => \data_buf_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(14),
      Q => \data_buf_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(15),
      Q => \data_buf_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(16),
      Q => \data_buf_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(17),
      Q => \data_buf_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(18),
      Q => \data_buf_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(19),
      Q => \data_buf_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(1),
      Q => \data_buf_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(20),
      Q => \data_buf_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(21),
      Q => \data_buf_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(22),
      Q => \data_buf_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(23),
      Q => \data_buf_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(24),
      Q => \data_buf_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(25),
      Q => \data_buf_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(26),
      Q => \data_buf_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(27),
      Q => \data_buf_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(28),
      Q => \data_buf_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(29),
      Q => \data_buf_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(2),
      Q => \data_buf_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(30),
      Q => \data_buf_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(31),
      Q => \data_buf_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(3),
      Q => \data_buf_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(4),
      Q => \data_buf_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(5),
      Q => \data_buf_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(6),
      Q => \data_buf_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(7),
      Q => \data_buf_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(8),
      Q => \data_buf_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => D(9),
      Q => \data_buf_reg_n_0_[9]\,
      R => \^sr\(0)
    );
fifo_burst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized16\
     port map (
      AWREADY_Dummy_1 => AWREADY_Dummy_1,
      AWVALID_Dummy => AWVALID_Dummy,
      E(0) => p_5_in,
      Q(5 downto 0) => len_cnt_reg(5 downto 0),
      SR(0) => \^sr\(0),
      WLAST_Dummy_reg => \^wvalid_dummy_reg_0\,
      WLAST_Dummy_reg_0 => \^out_top_wready\,
      WLAST_Dummy_reg_1 => WLAST_Dummy_reg_n_0,
      WVALID_Dummy => WVALID_Dummy,
      WVALID_Dummy_reg => fifo_burst_n_6,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => fifo_burst_n_7,
      \bus_wide_gen.data_valid_reg\ => \bus_wide_gen.data_valid_reg\,
      dout_vld_reg_0 => \^if_empty_n\,
      dout_vld_reg_1 => fifo_burst_n_5,
      \fifo_depth_gt1_gen.dout_reg[3]\ => wreq_throttl_n_2,
      \fifo_depth_gt1_gen.mOutPtr_reg[0]_0\ => wreq_burst_conv_n_70,
      if_full_n_0 => if_full_n_0,
      \in\(3 downto 0) => ost_ctrl_len(3 downto 0),
      ost_ctrl_valid => ost_ctrl_valid,
      ost_resp_ready => ost_resp_ready,
      p_32_in => p_32_in,
      \pop__1\ => \pop__1\,
      re => re,
      sel => we
    );
fifo_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_fifo__parameterized10_6\
     port map (
      Q(0) => \^q\(0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      dout_vld_reg_0 => need_wrsp,
      last_resp => last_resp,
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_valid => ost_ctrl_valid,
      ost_resp_ready => ost_resp_ready,
      p_2_in => p_2_in,
      sel => we,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
\len_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => len_cnt_reg(0),
      O => plusOp(0)
    );
\len_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => len_cnt_reg(0),
      I1 => len_cnt_reg(1),
      O => plusOp(1)
    );
\len_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => len_cnt_reg(0),
      I1 => len_cnt_reg(1),
      I2 => len_cnt_reg(2),
      O => plusOp(2)
    );
\len_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => len_cnt_reg(1),
      I1 => len_cnt_reg(0),
      I2 => len_cnt_reg(2),
      I3 => len_cnt_reg(3),
      O => plusOp(3)
    );
\len_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => len_cnt_reg(2),
      I1 => len_cnt_reg(0),
      I2 => len_cnt_reg(1),
      I3 => len_cnt_reg(3),
      I4 => len_cnt_reg(4),
      O => plusOp(4)
    );
\len_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => len_cnt_reg(3),
      I1 => len_cnt_reg(1),
      I2 => len_cnt_reg(0),
      I3 => len_cnt_reg(2),
      I4 => len_cnt_reg(4),
      I5 => len_cnt_reg(5),
      O => plusOp(5)
    );
\len_cnt[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \len_cnt[7]_i_3__0_n_0\,
      I1 => len_cnt_reg(6),
      O => plusOp(6)
    );
\len_cnt[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \len_cnt[7]_i_3__0_n_0\,
      I1 => len_cnt_reg(6),
      I2 => len_cnt_reg(7),
      O => plusOp(7)
    );
\len_cnt[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => len_cnt_reg(5),
      I1 => len_cnt_reg(3),
      I2 => len_cnt_reg(1),
      I3 => len_cnt_reg(0),
      I4 => len_cnt_reg(2),
      I5 => len_cnt_reg(4),
      O => \len_cnt[7]_i_3__0_n_0\
    );
\len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => plusOp(0),
      Q => len_cnt_reg(0),
      R => fifo_burst_n_7
    );
\len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => plusOp(1),
      Q => len_cnt_reg(1),
      R => fifo_burst_n_7
    );
\len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => plusOp(2),
      Q => len_cnt_reg(2),
      R => fifo_burst_n_7
    );
\len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => plusOp(3),
      Q => len_cnt_reg(3),
      R => fifo_burst_n_7
    );
\len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => plusOp(4),
      Q => len_cnt_reg(4),
      R => fifo_burst_n_7
    );
\len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => plusOp(5),
      Q => len_cnt_reg(5),
      R => fifo_burst_n_7
    );
\len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => plusOp(6),
      Q => len_cnt_reg(6),
      R => fifo_burst_n_7
    );
\len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => plusOp(7),
      Q => len_cnt_reg(7),
      R => fifo_burst_n_7
    );
rs_resp: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_reg_slice__parameterized6\
     port map (
      Q(0) => \^q\(0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      m_axi_gmem2_BVALID => m_axi_gmem2_BVALID,
      p_2_in => p_2_in,
      s_ready_t_reg_0 => s_ready_t_reg
    );
\strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \strb_buf_reg[3]_0\(0),
      Q => strb_buf(0),
      R => \^sr\(0)
    );
\strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \strb_buf_reg[3]_0\(1),
      Q => strb_buf(1),
      R => \^sr\(0)
    );
\strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \strb_buf_reg[3]_0\(2),
      Q => strb_buf(2),
      R => \^sr\(0)
    );
\strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \strb_buf_reg[3]_0\(3),
      Q => strb_buf(3),
      R => \^sr\(0)
    );
wreq_burst_conv: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_burst_converter
     port map (
      AWREADY_Dummy_1 => AWREADY_Dummy_1,
      AWVALID_Dummy => AWVALID_Dummy,
      D(64 downto 63) => \data_p2_reg[81]\(1 downto 0),
      D(62 downto 0) => \data_p2_reg[63]\(62 downto 0),
      E(0) => E(0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.sect_handling_reg_0\ => wreq_burst_conv_n_70,
      if_full_n => if_full_n,
      if_full_n_0 => if_full_n_0,
      \in\(65 downto 62) => AWLEN_Dummy(3 downto 0),
      \in\(61 downto 0) => AWADDR_Dummy(63 downto 2),
      ost_ctrl_info => ost_ctrl_info,
      ost_ctrl_valid => ost_ctrl_valid,
      ost_resp_ready => ost_resp_ready,
      \pop__1\ => \pop__1\,
      re => re,
      s_ready_t_reg => AWREADY_Dummy,
      s_ready_t_reg_0 => s_ready_t_reg_0,
      \sect_len_buf_reg[3]_0\(3 downto 0) => ost_ctrl_len(3 downto 0),
      sel => we
    );
wreq_throttl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_throttle
     port map (
      AWREADY_Dummy_1 => AWREADY_Dummy_1,
      AWVALID_Dummy => AWVALID_Dummy,
      Q(1 downto 0) => len_cnt_reg(7 downto 6),
      SR(0) => \^sr\(0),
      WVALID_Dummy => WVALID_Dummy,
      \aggressive_gen.last_cnt_reg[1]_0\ => \^wvalid_dummy_reg_0\,
      ap_clk => ap_clk,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      \data_p1_reg[67]\(65 downto 0) => \data_p1_reg[67]\(65 downto 0),
      \fifo_depth_gt1_gen.dout_reg[35]\(35 downto 32) => strb_buf(3 downto 0),
      \fifo_depth_gt1_gen.dout_reg[35]\(31) => \data_buf_reg_n_0_[31]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(30) => \data_buf_reg_n_0_[30]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(29) => \data_buf_reg_n_0_[29]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(28) => \data_buf_reg_n_0_[28]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(27) => \data_buf_reg_n_0_[27]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(26) => \data_buf_reg_n_0_[26]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(25) => \data_buf_reg_n_0_[25]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(24) => \data_buf_reg_n_0_[24]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(23) => \data_buf_reg_n_0_[23]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(22) => \data_buf_reg_n_0_[22]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(21) => \data_buf_reg_n_0_[21]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(20) => \data_buf_reg_n_0_[20]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(19) => \data_buf_reg_n_0_[19]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(18) => \data_buf_reg_n_0_[18]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(17) => \data_buf_reg_n_0_[17]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(16) => \data_buf_reg_n_0_[16]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(15) => \data_buf_reg_n_0_[15]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(14) => \data_buf_reg_n_0_[14]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(13) => \data_buf_reg_n_0_[13]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(12) => \data_buf_reg_n_0_[12]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(11) => \data_buf_reg_n_0_[11]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(10) => \data_buf_reg_n_0_[10]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(9) => \data_buf_reg_n_0_[9]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(8) => \data_buf_reg_n_0_[8]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(7) => \data_buf_reg_n_0_[7]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(6) => \data_buf_reg_n_0_[6]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(5) => \data_buf_reg_n_0_[5]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(4) => \data_buf_reg_n_0_[4]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(3) => \data_buf_reg_n_0_[3]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(2) => \data_buf_reg_n_0_[2]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(1) => \data_buf_reg_n_0_[1]\,
      \fifo_depth_gt1_gen.dout_reg[35]\(0) => \data_buf_reg_n_0_[0]\,
      \fifo_depth_gt1_gen.dout_reg[36]\(36 downto 0) => \fifo_depth_gt1_gen.dout_reg[36]\(36 downto 0),
      \fifo_depth_gt1_gen.dout_reg[36]_0\ => WLAST_Dummy_reg_n_0,
      \fifo_depth_gt1_gen.full_n_reg\ => \^out_top_wready\,
      if_empty_n => \^if_empty_n\,
      \in\(65 downto 62) => AWLEN_Dummy(3 downto 0),
      \in\(61 downto 0) => AWADDR_Dummy(63 downto 2),
      \len_cnt_reg[7]\ => wreq_throttl_n_2,
      m_axi_gmem2_AWREADY => m_axi_gmem2_AWREADY,
      m_axi_gmem2_AWVALID => m_axi_gmem2_AWVALID,
      m_axi_gmem2_WREADY => m_axi_gmem2_WREADY,
      m_axi_gmem2_WVALID => m_axi_gmem2_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi is
  port (
    gmem_ARREADY : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    gmem_RVALID : out STD_LOGIC;
    \could_multi_bursts.burst_valid_reg\ : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    \bus_wide_gen.data_valid_reg\ : out STD_LOGIC;
    \fifo_srl_gen.raddr_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    we : out STD_LOGIC;
    ost_ctrl_info : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    m_axi_gmem_BREADY : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reset : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    we_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_RREADY : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]\ : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \bus_wide_gen.ready_for_data__0\ : in STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi is
  signal ARADDR_Dummy : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal ARLEN_Dummy : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal ARREADY_Dummy : STD_LOGIC;
  signal RBURST_READY_Dummy : STD_LOGIC;
  signal RDATA_Dummy : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal RLAST_Dummy : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RREADY_Dummy : STD_LOGIC;
  signal RVALID_Dummy : STD_LOGIC;
  signal \buff_rdata/we\ : STD_LOGIC;
  signal data_pack : STD_LOGIC_VECTOR ( 32 to 32 );
  signal if_full_n : STD_LOGIC;
  signal load_unit_n_3 : STD_LOGIC;
  signal \rreq_burst_conv/rs_req/load_p2\ : STD_LOGIC;
begin
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_read
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      D(32 downto 0) => D(32 downto 0),
      E(0) => \rreq_burst_conv/rs_req/load_p2\,
      Q(3 downto 0) => \fifo_srl_gen.raddr_reg[3]\(3 downto 0),
      RBURST_READY_Dummy => RBURST_READY_Dummy,
      RREADY_Dummy => RREADY_Dummy,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.burst_valid_reg\ => \could_multi_bursts.burst_valid_reg\,
      \data_p1_reg[32]\(32) => data_pack(32),
      \data_p1_reg[32]\(31 downto 0) => RDATA_Dummy(31 downto 0),
      \data_p2_reg[63]\(63 downto 0) => ARADDR_Dummy(63 downto 0),
      \data_p2_reg[81]\(1) => ARLEN_Dummy(17),
      \data_p2_reg[81]\(0) => ARLEN_Dummy(0),
      din(0) => RLAST_Dummy(0),
      \fifo_depth_gt1_gen.dout_reg[0]\ => \fifo_depth_gt1_gen.dout_reg[0]\,
      if_full_n => if_full_n,
      m_axi_gmem_ARADDR(61 downto 0) => m_axi_gmem_ARADDR(61 downto 0),
      m_axi_gmem_ARLEN(3 downto 0) => m_axi_gmem_ARLEN(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      ost_ctrl_info => ost_ctrl_info,
      reset => reset,
      s_ready_t_reg => s_ready_t_reg,
      s_ready_t_reg_0 => load_unit_n_3,
      \state_reg[0]\(0) => RVALID_Dummy,
      we => we,
      we_0 => \buff_rdata/we\
    );
bus_write: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_write
     port map (
      ap_clk => ap_clk,
      m_axi_gmem_BREADY => m_axi_gmem_BREADY,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      reset => reset
    );
load_unit: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi_load
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      E(0) => \rreq_burst_conv/rs_req/load_p2\,
      Q(3 downto 0) => Q(3 downto 0),
      RBURST_READY_Dummy => RBURST_READY_Dummy,
      RREADY_Dummy => RREADY_Dummy,
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.data_buf_reg[23]_0\ => \bus_wide_gen.data_buf_reg[23]\,
      \bus_wide_gen.data_buf_reg[7]_0\(7 downto 0) => \bus_wide_gen.data_buf_reg[7]\(7 downto 0),
      \bus_wide_gen.data_valid_reg_0\ => gmem_RVALID,
      \bus_wide_gen.data_valid_reg_1\ => \bus_wide_gen.data_valid_reg\,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      din(33) => data_pack(32),
      din(32) => RLAST_Dummy(0),
      din(31 downto 0) => RDATA_Dummy(31 downto 0),
      gmem_ARREADY => gmem_ARREADY,
      grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_RREADY => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_RREADY,
      if_full_n => if_full_n,
      \in\(63 downto 0) => \in\(63 downto 0),
      mem_reg(0) => RVALID_Dummy,
      reset => reset,
      \tmp_addr_reg[63]_0\(63 downto 0) => ARADDR_Dummy(63 downto 0),
      \tmp_len_reg[17]_0\(1) => ARLEN_Dummy(17),
      \tmp_len_reg[17]_0\(0) => ARLEN_Dummy(0),
      tmp_valid_reg_0 => load_unit_n_3,
      we => \buff_rdata/we\,
      we_0 => we_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi is
  port (
    gmem1_AWREADY : out STD_LOGIC;
    gmem1_WREADY : out STD_LOGIC;
    gmem1_BVALID : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    re : out STD_LOGIC;
    m_axi_gmem1_WVALID : out STD_LOGIC;
    \fifo_depth_gt1_gen.dout_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    ce0 : out STD_LOGIC;
    m_axi_gmem1_RREADY : out STD_LOGIC;
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    \data_p1_reg[67]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    ap_clk : in STD_LOGIC;
    reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_loop_init_int_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_WVALID : in STD_LOGIC;
    grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_BREADY : in STD_LOGIC;
    we : in STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    m_axi_gmem1_BVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RVALID : in STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 62 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi is
  signal AWADDR_Dummy : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal AWLEN_Dummy : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal AWREADY_Dummy : STD_LOGIC;
  signal WDATA_Dummy : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal WSTRB_Dummy : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal WVALID_Dummy : STD_LOGIC;
  signal \bus_wide_gen.ready_for_data__0\ : STD_LOGIC;
  signal bus_write_n_47 : STD_LOGIC;
  signal bus_write_n_6 : STD_LOGIC;
  signal if_empty_n : STD_LOGIC;
  signal if_full_n : STD_LOGIC;
  signal last_resp : STD_LOGIC;
  signal need_wrsp : STD_LOGIC;
  signal out_TOP_WREADY : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_32_in : STD_LOGIC;
  signal resp_valid : STD_LOGIC;
  signal store_unit_n_7 : STD_LOGIC;
  signal ursp_ready : STD_LOGIC;
  signal \wreq_burst_conv/rs_req/load_p2\ : STD_LOGIC;
  signal wrsp_type : STD_LOGIC;
begin
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_read
     port map (
      ap_clk => ap_clk,
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      reset => reset
    );
bus_write: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_write
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(31 downto 0) => WDATA_Dummy(31 downto 0),
      E(0) => \wreq_burst_conv/rs_req/load_p2\,
      Q(0) => resp_valid,
      WVALID_Dummy => WVALID_Dummy,
      WVALID_Dummy_reg_0 => bus_write_n_6,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.data_valid_reg\ => bus_write_n_47,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      \data_p1_reg[67]\(65 downto 0) => \data_p1_reg[67]\(65 downto 0),
      \data_p2_reg[63]\(62 downto 0) => AWADDR_Dummy(63 downto 1),
      \data_p2_reg[81]\(1) => AWLEN_Dummy(17),
      \data_p2_reg[81]\(0) => AWLEN_Dummy(1),
      \fifo_depth_gt1_gen.dout_reg[36]\(36 downto 0) => \fifo_depth_gt1_gen.dout_reg[36]\(36 downto 0),
      if_empty_n => if_empty_n,
      if_full_n => if_full_n,
      last_resp => last_resp,
      m_axi_gmem1_AWREADY => m_axi_gmem1_AWREADY,
      m_axi_gmem1_AWVALID => m_axi_gmem1_AWVALID,
      m_axi_gmem1_BVALID => m_axi_gmem1_BVALID,
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
      m_axi_gmem1_WVALID => m_axi_gmem1_WVALID,
      need_wrsp => need_wrsp,
      out_TOP_WREADY => out_TOP_WREADY,
      p_2_in => p_2_in,
      p_32_in => p_32_in,
      reset => reset,
      s_ready_t_reg => s_ready_t_reg,
      s_ready_t_reg_0 => store_unit_n_7,
      \strb_buf_reg[3]_0\(3 downto 0) => WSTRB_Dummy(3 downto 0),
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
store_unit: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi_store
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(31 downto 0) => WDATA_Dummy(31 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      WEA(0) => WEA(0),
      WVALID_Dummy => WVALID_Dummy,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_loop_init_int_reg => ap_loop_init_int_reg,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.data_gen[1].strb_buf_reg[3]_0\(3 downto 0) => WSTRB_Dummy(3 downto 0),
      \bus_wide_gen.data_valid_reg_0\ => bus_write_n_47,
      \bus_wide_gen.len_cnt_buf_reg[0]_0\ => bus_write_n_6,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      ce0 => ce0,
      din(7 downto 0) => din(7 downto 0),
      dout_vld_reg => gmem1_BVALID,
      dout_vld_reg_0 => dout_vld_reg,
      \fifo_depth_gt1_gen.empty_n_reg\(0) => resp_valid,
      \fifo_depth_gt1_gen.full_n_reg\ => gmem1_WREADY,
      \fifo_depth_gt1_gen.full_n_reg_0\ => \fifo_depth_gt1_gen.full_n_reg\,
      \fifo_depth_gt1_gen.full_n_reg_1\ => \fifo_depth_gt1_gen.full_n_reg_0\,
      \fifo_depth_gt1_gen.full_n_reg_2\(0) => re,
      gmem1_AWREADY => gmem1_AWREADY,
      grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_BREADY => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_BREADY,
      grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_WVALID => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_WVALID,
      if_empty_n => if_empty_n,
      if_full_n => if_full_n,
      \in\(62 downto 0) => \in\(62 downto 0),
      last_resp => last_resp,
      need_wrsp => need_wrsp,
      out_TOP_WREADY => out_TOP_WREADY,
      p_2_in => p_2_in,
      p_32_in => p_32_in,
      ram_reg(0) => ram_reg(0),
      reset => reset,
      \tmp_addr_reg[63]_0\(62 downto 0) => AWADDR_Dummy(63 downto 1),
      \tmp_len_reg[17]_0\(1) => AWLEN_Dummy(17),
      \tmp_len_reg[17]_0\(0) => AWLEN_Dummy(1),
      tmp_valid_reg_0 => store_unit_n_7,
      tmp_valid_reg_1(0) => \wreq_burst_conv/rs_req/load_p2\,
      ursp_ready => ursp_ready,
      we => we,
      wrsp_type => wrsp_type
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi is
  port (
    reset : out STD_LOGIC;
    gmem2_AWREADY : out STD_LOGIC;
    gmem2_WREADY : out STD_LOGIC;
    gmem2_BVALID : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg\ : out STD_LOGIC;
    \fifo_depth_gt1_gen.full_n_reg_0\ : out STD_LOGIC;
    re : out STD_LOGIC;
    re_0 : out STD_LOGIC;
    m_axi_gmem2_WVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 36 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    m_axi_gmem2_RREADY : out STD_LOGIC;
    m_axi_gmem2_AWVALID : out STD_LOGIC;
    \data_p1_reg[67]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_loop_init_int_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    mOutPtr13_out : in STD_LOGIC;
    we : in STD_LOGIC;
    gmem2_BREADY : in STD_LOGIC;
    we_1 : in STD_LOGIC;
    m_axi_gmem2_WREADY : in STD_LOGIC;
    m_axi_gmem2_BVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_RVALID : in STD_LOGIC;
    m_axi_gmem2_AWREADY : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 62 downto 0 );
    din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi is
  signal AWADDR_Dummy : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal AWLEN_Dummy : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal AWREADY_Dummy : STD_LOGIC;
  signal WDATA_Dummy : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal WSTRB_Dummy : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal WVALID_Dummy : STD_LOGIC;
  signal \bus_wide_gen.ready_for_data__0\ : STD_LOGIC;
  signal bus_write_n_48 : STD_LOGIC;
  signal bus_write_n_7 : STD_LOGIC;
  signal if_empty_n : STD_LOGIC;
  signal if_full_n : STD_LOGIC;
  signal last_resp : STD_LOGIC;
  signal need_wrsp : STD_LOGIC;
  signal out_TOP_WREADY : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_32_in : STD_LOGIC;
  signal \^reset\ : STD_LOGIC;
  signal resp_valid : STD_LOGIC;
  signal store_unit_n_7 : STD_LOGIC;
  signal ursp_ready : STD_LOGIC;
  signal \wreq_burst_conv/rs_req/load_p2\ : STD_LOGIC;
  signal wrsp_type : STD_LOGIC;
begin
  reset <= \^reset\;
bus_read: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_read
     port map (
      SR(0) => \^reset\,
      ap_clk => ap_clk,
      m_axi_gmem2_RREADY => m_axi_gmem2_RREADY,
      m_axi_gmem2_RVALID => m_axi_gmem2_RVALID
    );
bus_write: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_write
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(31 downto 0) => WDATA_Dummy(31 downto 0),
      E(0) => \wreq_burst_conv/rs_req/load_p2\,
      Q(0) => resp_valid,
      SR(0) => \^reset\,
      WVALID_Dummy => WVALID_Dummy,
      WVALID_Dummy_reg_0 => bus_write_n_7,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.data_valid_reg\ => bus_write_n_48,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      \data_p1_reg[67]\(65 downto 0) => \data_p1_reg[67]\(65 downto 0),
      \data_p2_reg[63]\(62 downto 0) => AWADDR_Dummy(63 downto 1),
      \data_p2_reg[81]\(1) => AWLEN_Dummy(17),
      \data_p2_reg[81]\(0) => AWLEN_Dummy(1),
      \fifo_depth_gt1_gen.dout_reg[36]\(36 downto 0) => Q(36 downto 0),
      if_empty_n => if_empty_n,
      if_full_n => if_full_n,
      last_resp => last_resp,
      m_axi_gmem2_AWREADY => m_axi_gmem2_AWREADY,
      m_axi_gmem2_AWVALID => m_axi_gmem2_AWVALID,
      m_axi_gmem2_BVALID => m_axi_gmem2_BVALID,
      m_axi_gmem2_WREADY => m_axi_gmem2_WREADY,
      m_axi_gmem2_WVALID => m_axi_gmem2_WVALID,
      need_wrsp => need_wrsp,
      out_TOP_WREADY => out_TOP_WREADY,
      p_2_in => p_2_in,
      p_32_in => p_32_in,
      s_ready_t_reg => s_ready_t_reg,
      s_ready_t_reg_0 => store_unit_n_7,
      \strb_buf_reg[3]_0\(3 downto 0) => WSTRB_Dummy(3 downto 0),
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
store_unit: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi_store
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(31 downto 0) => WDATA_Dummy(31 downto 0),
      E(0) => E(0),
      Q(0) => resp_valid,
      SR(0) => \^reset\,
      WEA(0) => WEA(0),
      WVALID_Dummy => WVALID_Dummy,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_loop_init_int_reg => ap_loop_init_int_reg,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.data_gen[1].strb_buf_reg[3]_0\(3 downto 0) => WSTRB_Dummy(3 downto 0),
      \bus_wide_gen.data_valid_reg_0\ => bus_write_n_48,
      \bus_wide_gen.len_cnt_buf_reg[0]_0\ => bus_write_n_7,
      \bus_wide_gen.offset_valid_reg_0\ => re,
      \bus_wide_gen.ready_for_data__0\ => \bus_wide_gen.ready_for_data__0\,
      din(7 downto 0) => din(7 downto 0),
      dout_vld_reg => gmem2_BVALID,
      dout_vld_reg_0 => dout_vld_reg,
      \fifo_depth_gt1_gen.full_n_reg\ => \fifo_depth_gt1_gen.full_n_reg\,
      \fifo_depth_gt1_gen.full_n_reg_0\ => \fifo_depth_gt1_gen.full_n_reg_0\,
      \fifo_depth_gt1_gen.full_n_reg_1\(0) => re_0,
      gmem2_AWREADY => gmem2_AWREADY,
      gmem2_BREADY => gmem2_BREADY,
      gmem2_WREADY => gmem2_WREADY,
      if_empty_n => if_empty_n,
      if_full_n => if_full_n,
      \in\(62 downto 0) => \in\(62 downto 0),
      last_resp => last_resp,
      mOutPtr13_out => mOutPtr13_out,
      need_wrsp => need_wrsp,
      out_TOP_WREADY => out_TOP_WREADY,
      p_2_in => p_2_in,
      p_32_in => p_32_in,
      ram_reg(0) => ram_reg(0),
      ram_reg_0(1 downto 0) => ram_reg_0(1 downto 0),
      \tmp_addr_reg[63]_0\(62 downto 0) => AWADDR_Dummy(63 downto 1),
      \tmp_len_reg[17]_0\(1) => AWLEN_Dummy(17),
      \tmp_len_reg[17]_0\(0) => AWLEN_Dummy(1),
      tmp_valid_reg_0 => store_unit_n_7,
      tmp_valid_reg_1(0) => \wreq_burst_conv/rs_req/load_p2\,
      ursp_ready => ursp_ready,
      we => we,
      we_1 => we_1,
      wrsp_type => wrsp_type
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem_AWVALID : out STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WVALID : out STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_WLAST : out STD_LOGIC;
    m_axi_gmem_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARVALID : out STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_RREADY : out STD_LOGIC;
    m_axi_gmem_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_RLAST : in STD_LOGIC;
    m_axi_gmem_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_BREADY : out STD_LOGIC;
    m_axi_gmem_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    m_axi_gmem1_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem1_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_WVALID : out STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    m_axi_gmem1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_WLAST : out STD_LOGIC;
    m_axi_gmem1_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARVALID : out STD_LOGIC;
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem1_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RVALID : in STD_LOGIC;
    m_axi_gmem1_RREADY : out STD_LOGIC;
    m_axi_gmem1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_RLAST : in STD_LOGIC;
    m_axi_gmem1_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BVALID : in STD_LOGIC;
    m_axi_gmem1_BREADY : out STD_LOGIC;
    m_axi_gmem1_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_AWVALID : out STD_LOGIC;
    m_axi_gmem2_AWREADY : in STD_LOGIC;
    m_axi_gmem2_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem2_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem2_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_WVALID : out STD_LOGIC;
    m_axi_gmem2_WREADY : in STD_LOGIC;
    m_axi_gmem2_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem2_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_WLAST : out STD_LOGIC;
    m_axi_gmem2_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_ARVALID : out STD_LOGIC;
    m_axi_gmem2_ARREADY : in STD_LOGIC;
    m_axi_gmem2_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem2_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem2_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_RVALID : in STD_LOGIC;
    m_axi_gmem2_RREADY : out STD_LOGIC;
    m_axi_gmem2_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem2_RLAST : in STD_LOGIC;
    m_axi_gmem2_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_BVALID : in STD_LOGIC;
    m_axi_gmem2_BREADY : out STD_LOGIC;
    m_axi_gmem2_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_M_AXI_GMEM1_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 64;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 1;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 1;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 1;
  attribute C_M_AXI_GMEM1_CACHE_VALUE : integer;
  attribute C_M_AXI_GMEM1_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 3;
  attribute C_M_AXI_GMEM1_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM1_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 32;
  attribute C_M_AXI_GMEM1_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 1;
  attribute C_M_AXI_GMEM1_PROT_VALUE : integer;
  attribute C_M_AXI_GMEM1_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 0;
  attribute C_M_AXI_GMEM1_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 1;
  attribute C_M_AXI_GMEM1_USER_VALUE : integer;
  attribute C_M_AXI_GMEM1_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 0;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 1;
  attribute C_M_AXI_GMEM2_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM2_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 64;
  attribute C_M_AXI_GMEM2_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 1;
  attribute C_M_AXI_GMEM2_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 1;
  attribute C_M_AXI_GMEM2_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 1;
  attribute C_M_AXI_GMEM2_CACHE_VALUE : integer;
  attribute C_M_AXI_GMEM2_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 3;
  attribute C_M_AXI_GMEM2_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM2_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 32;
  attribute C_M_AXI_GMEM2_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM2_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 1;
  attribute C_M_AXI_GMEM2_PROT_VALUE : integer;
  attribute C_M_AXI_GMEM2_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 0;
  attribute C_M_AXI_GMEM2_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 1;
  attribute C_M_AXI_GMEM2_USER_VALUE : integer;
  attribute C_M_AXI_GMEM2_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 0;
  attribute C_M_AXI_GMEM2_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 1;
  attribute C_M_AXI_GMEM_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 64;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 1;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 1;
  attribute C_M_AXI_GMEM_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 1;
  attribute C_M_AXI_GMEM_CACHE_VALUE : integer;
  attribute C_M_AXI_GMEM_CACHE_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 3;
  attribute C_M_AXI_GMEM_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 32;
  attribute C_M_AXI_GMEM_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 1;
  attribute C_M_AXI_GMEM_PROT_VALUE : integer;
  attribute C_M_AXI_GMEM_PROT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 0;
  attribute C_M_AXI_GMEM_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 1;
  attribute C_M_AXI_GMEM_USER_VALUE : integer;
  attribute C_M_AXI_GMEM_USER_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 0;
  attribute C_M_AXI_GMEM_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 1;
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 6;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling : entity is 32;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling is
  signal \<const0>\ : STD_LOGIC;
  signal I_CH0_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2_4 : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_9 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_6 : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal \bus_read/fifo_burst/fifo_srl_gen.raddr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \bus_read/fifo_burst/we\ : STD_LOGIC;
  signal \bus_read/ost_ctrl_info\ : STD_LOGIC;
  signal ce0 : STD_LOGIC;
  signal \fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\ : STD_LOGIC;
  signal \flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal gmem1_AWREADY : STD_LOGIC;
  signal gmem1_BVALID : STD_LOGIC;
  signal gmem1_WREADY : STD_LOGIC;
  signal gmem1_addr_reg_457 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gmem1_m_axi_U_n_4 : STD_LOGIC;
  signal gmem1_m_axi_U_n_5 : STD_LOGIC;
  signal gmem1_m_axi_U_n_6 : STD_LOGIC;
  signal gmem2_AWREADY : STD_LOGIC;
  signal gmem2_BREADY : STD_LOGIC;
  signal gmem2_BVALID : STD_LOGIC;
  signal gmem2_WREADY : STD_LOGIC;
  signal gmem2_addr_reg_457 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gmem2_m_axi_U_n_48 : STD_LOGIC;
  signal gmem2_m_axi_U_n_49 : STD_LOGIC;
  signal gmem2_m_axi_U_n_5 : STD_LOGIC;
  signal gmem2_m_axi_U_n_6 : STD_LOGIC;
  signal gmem2_m_axi_U_n_7 : STD_LOGIC;
  signal gmem_ARREADY : STD_LOGIC;
  signal gmem_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmem_RVALID : STD_LOGIC;
  signal gmem_addr_reg_417 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal gmem_m_axi_U_n_66 : STD_LOGIC;
  signal gmem_m_axi_U_n_73 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_ap_start_reg_reg_n_0 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR ( 26 downto 6 );
  signal grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_max_pool_image_temp_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_n_66 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_n_69 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_n_70 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_n_71 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_ap_start_reg_reg_n_0 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_AWADDR : STD_LOGIC_VECTOR ( 62 downto 1 );
  signal grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_BREADY : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_WDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_WVALID : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_n_1 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_n_96 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_ap_start_reg_reg_n_0 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR ( 63 downto 27 );
  signal grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_RREADY : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_min_pool_image_temp_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_n_30 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_n_31 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_ap_start_reg_reg_n_0 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_m_axi_gmem2_AWADDR : STD_LOGIC_VECTOR ( 62 downto 1 );
  signal grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_m_axi_gmem2_WDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_1 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_84 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_86 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_87 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_88 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_89 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_90 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_91 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_92 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_93 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_94 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_95 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_96 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_97 : STD_LOGIC;
  signal grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_98 : STD_LOGIC;
  signal in_image : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \in_image_read_reg_136_reg_n_0_[0]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[10]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[11]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[12]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[13]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[14]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[15]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[16]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[17]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[18]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[19]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[1]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[20]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[21]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[22]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[23]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[24]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[25]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[26]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[27]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[28]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[29]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[2]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[30]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[31]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[32]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[33]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[34]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[35]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[36]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[37]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[38]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[39]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[3]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[40]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[41]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[42]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[43]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[44]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[45]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[46]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[47]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[48]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[49]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[4]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[50]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[51]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[52]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[53]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[54]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[55]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[56]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[57]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[58]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[59]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[5]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[60]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[61]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[62]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[63]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[6]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[7]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[8]\ : STD_LOGIC;
  signal \in_image_read_reg_136_reg_n_0_[9]\ : STD_LOGIC;
  signal \load_unit/bus_wide_gen.ready_for_data__0\ : STD_LOGIC;
  signal \load_unit/fifo_rreq/we\ : STD_LOGIC;
  signal \^m_axi_gmem1_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem1_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem2_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem2_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal max_pool_image : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal \max_pool_image_read_reg_131_reg_n_0_[10]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[11]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[12]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[13]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[14]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[15]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[16]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[17]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[18]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[19]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[1]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[20]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[21]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[22]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[23]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[24]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[25]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[26]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[27]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[28]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[29]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[2]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[30]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[31]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[32]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[33]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[34]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[35]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[36]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[37]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[38]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[39]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[3]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[40]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[41]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[42]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[43]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[44]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[45]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[46]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[47]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[48]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[49]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[4]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[50]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[51]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[52]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[53]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[54]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[55]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[56]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[57]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[58]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[59]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[5]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[60]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[61]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[62]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[63]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[6]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[7]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[8]\ : STD_LOGIC;
  signal \max_pool_image_read_reg_131_reg_n_0_[9]\ : STD_LOGIC;
  signal max_pool_image_temp_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal max_pool_image_temp_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal min_pool_image : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal \min_pool_image_read_reg_126_reg_n_0_[10]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[11]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[12]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[13]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[14]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[15]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[16]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[17]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[18]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[19]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[1]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[20]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[21]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[22]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[23]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[24]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[25]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[26]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[27]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[28]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[29]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[2]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[30]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[31]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[32]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[33]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[34]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[35]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[36]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[37]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[38]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[39]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[3]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[40]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[41]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[42]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[43]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[44]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[45]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[46]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[47]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[48]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[49]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[4]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[50]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[51]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[52]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[53]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[54]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[55]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[56]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[57]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[58]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[59]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[5]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[60]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[61]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[62]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[63]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[6]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[7]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[8]\ : STD_LOGIC;
  signal \min_pool_image_read_reg_126_reg_n_0_[9]\ : STD_LOGIC;
  signal min_pool_image_temp_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal min_pool_image_temp_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reset : STD_LOGIC;
  signal \store_unit/buff_wdata/mOutPtr13_out\ : STD_LOGIC;
  signal \store_unit/buff_wdata/re\ : STD_LOGIC;
  signal \store_unit/buff_wdata/we\ : STD_LOGIC;
  signal \store_unit/fifo_wreq/empty_n\ : STD_LOGIC;
  signal \store_unit/fifo_wreq/empty_n_3\ : STD_LOGIC;
  signal \store_unit/fifo_wreq/re\ : STD_LOGIC;
  signal \store_unit/fifo_wreq/re_0\ : STD_LOGIC;
  signal \store_unit/fifo_wreq/we\ : STD_LOGIC;
  signal \store_unit/fifo_wreq/we_2\ : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15\ : label is "U0/\fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 ";
begin
  m_axi_gmem1_ARADDR(63) <= \<const0>\;
  m_axi_gmem1_ARADDR(62) <= \<const0>\;
  m_axi_gmem1_ARADDR(61) <= \<const0>\;
  m_axi_gmem1_ARADDR(60) <= \<const0>\;
  m_axi_gmem1_ARADDR(59) <= \<const0>\;
  m_axi_gmem1_ARADDR(58) <= \<const0>\;
  m_axi_gmem1_ARADDR(57) <= \<const0>\;
  m_axi_gmem1_ARADDR(56) <= \<const0>\;
  m_axi_gmem1_ARADDR(55) <= \<const0>\;
  m_axi_gmem1_ARADDR(54) <= \<const0>\;
  m_axi_gmem1_ARADDR(53) <= \<const0>\;
  m_axi_gmem1_ARADDR(52) <= \<const0>\;
  m_axi_gmem1_ARADDR(51) <= \<const0>\;
  m_axi_gmem1_ARADDR(50) <= \<const0>\;
  m_axi_gmem1_ARADDR(49) <= \<const0>\;
  m_axi_gmem1_ARADDR(48) <= \<const0>\;
  m_axi_gmem1_ARADDR(47) <= \<const0>\;
  m_axi_gmem1_ARADDR(46) <= \<const0>\;
  m_axi_gmem1_ARADDR(45) <= \<const0>\;
  m_axi_gmem1_ARADDR(44) <= \<const0>\;
  m_axi_gmem1_ARADDR(43) <= \<const0>\;
  m_axi_gmem1_ARADDR(42) <= \<const0>\;
  m_axi_gmem1_ARADDR(41) <= \<const0>\;
  m_axi_gmem1_ARADDR(40) <= \<const0>\;
  m_axi_gmem1_ARADDR(39) <= \<const0>\;
  m_axi_gmem1_ARADDR(38) <= \<const0>\;
  m_axi_gmem1_ARADDR(37) <= \<const0>\;
  m_axi_gmem1_ARADDR(36) <= \<const0>\;
  m_axi_gmem1_ARADDR(35) <= \<const0>\;
  m_axi_gmem1_ARADDR(34) <= \<const0>\;
  m_axi_gmem1_ARADDR(33) <= \<const0>\;
  m_axi_gmem1_ARADDR(32) <= \<const0>\;
  m_axi_gmem1_ARADDR(31) <= \<const0>\;
  m_axi_gmem1_ARADDR(30) <= \<const0>\;
  m_axi_gmem1_ARADDR(29) <= \<const0>\;
  m_axi_gmem1_ARADDR(28) <= \<const0>\;
  m_axi_gmem1_ARADDR(27) <= \<const0>\;
  m_axi_gmem1_ARADDR(26) <= \<const0>\;
  m_axi_gmem1_ARADDR(25) <= \<const0>\;
  m_axi_gmem1_ARADDR(24) <= \<const0>\;
  m_axi_gmem1_ARADDR(23) <= \<const0>\;
  m_axi_gmem1_ARADDR(22) <= \<const0>\;
  m_axi_gmem1_ARADDR(21) <= \<const0>\;
  m_axi_gmem1_ARADDR(20) <= \<const0>\;
  m_axi_gmem1_ARADDR(19) <= \<const0>\;
  m_axi_gmem1_ARADDR(18) <= \<const0>\;
  m_axi_gmem1_ARADDR(17) <= \<const0>\;
  m_axi_gmem1_ARADDR(16) <= \<const0>\;
  m_axi_gmem1_ARADDR(15) <= \<const0>\;
  m_axi_gmem1_ARADDR(14) <= \<const0>\;
  m_axi_gmem1_ARADDR(13) <= \<const0>\;
  m_axi_gmem1_ARADDR(12) <= \<const0>\;
  m_axi_gmem1_ARADDR(11) <= \<const0>\;
  m_axi_gmem1_ARADDR(10) <= \<const0>\;
  m_axi_gmem1_ARADDR(9) <= \<const0>\;
  m_axi_gmem1_ARADDR(8) <= \<const0>\;
  m_axi_gmem1_ARADDR(7) <= \<const0>\;
  m_axi_gmem1_ARADDR(6) <= \<const0>\;
  m_axi_gmem1_ARADDR(5) <= \<const0>\;
  m_axi_gmem1_ARADDR(4) <= \<const0>\;
  m_axi_gmem1_ARADDR(3) <= \<const0>\;
  m_axi_gmem1_ARADDR(2) <= \<const0>\;
  m_axi_gmem1_ARADDR(1) <= \<const0>\;
  m_axi_gmem1_ARADDR(0) <= \<const0>\;
  m_axi_gmem1_ARBURST(1) <= \<const0>\;
  m_axi_gmem1_ARBURST(0) <= \<const0>\;
  m_axi_gmem1_ARCACHE(3) <= \<const0>\;
  m_axi_gmem1_ARCACHE(2) <= \<const0>\;
  m_axi_gmem1_ARCACHE(1) <= \<const0>\;
  m_axi_gmem1_ARCACHE(0) <= \<const0>\;
  m_axi_gmem1_ARID(0) <= \<const0>\;
  m_axi_gmem1_ARLEN(7) <= \<const0>\;
  m_axi_gmem1_ARLEN(6) <= \<const0>\;
  m_axi_gmem1_ARLEN(5) <= \<const0>\;
  m_axi_gmem1_ARLEN(4) <= \<const0>\;
  m_axi_gmem1_ARLEN(3) <= \<const0>\;
  m_axi_gmem1_ARLEN(2) <= \<const0>\;
  m_axi_gmem1_ARLEN(1) <= \<const0>\;
  m_axi_gmem1_ARLEN(0) <= \<const0>\;
  m_axi_gmem1_ARLOCK(1) <= \<const0>\;
  m_axi_gmem1_ARLOCK(0) <= \<const0>\;
  m_axi_gmem1_ARPROT(2) <= \<const0>\;
  m_axi_gmem1_ARPROT(1) <= \<const0>\;
  m_axi_gmem1_ARPROT(0) <= \<const0>\;
  m_axi_gmem1_ARQOS(3) <= \<const0>\;
  m_axi_gmem1_ARQOS(2) <= \<const0>\;
  m_axi_gmem1_ARQOS(1) <= \<const0>\;
  m_axi_gmem1_ARQOS(0) <= \<const0>\;
  m_axi_gmem1_ARREGION(3) <= \<const0>\;
  m_axi_gmem1_ARREGION(2) <= \<const0>\;
  m_axi_gmem1_ARREGION(1) <= \<const0>\;
  m_axi_gmem1_ARREGION(0) <= \<const0>\;
  m_axi_gmem1_ARSIZE(2) <= \<const0>\;
  m_axi_gmem1_ARSIZE(1) <= \<const0>\;
  m_axi_gmem1_ARSIZE(0) <= \<const0>\;
  m_axi_gmem1_ARUSER(0) <= \<const0>\;
  m_axi_gmem1_ARVALID <= \<const0>\;
  m_axi_gmem1_AWADDR(63 downto 2) <= \^m_axi_gmem1_awaddr\(63 downto 2);
  m_axi_gmem1_AWADDR(1) <= \<const0>\;
  m_axi_gmem1_AWADDR(0) <= \<const0>\;
  m_axi_gmem1_AWBURST(1) <= \<const0>\;
  m_axi_gmem1_AWBURST(0) <= \<const0>\;
  m_axi_gmem1_AWCACHE(3) <= \<const0>\;
  m_axi_gmem1_AWCACHE(2) <= \<const0>\;
  m_axi_gmem1_AWCACHE(1) <= \<const0>\;
  m_axi_gmem1_AWCACHE(0) <= \<const0>\;
  m_axi_gmem1_AWID(0) <= \<const0>\;
  m_axi_gmem1_AWLEN(7) <= \<const0>\;
  m_axi_gmem1_AWLEN(6) <= \<const0>\;
  m_axi_gmem1_AWLEN(5) <= \<const0>\;
  m_axi_gmem1_AWLEN(4) <= \<const0>\;
  m_axi_gmem1_AWLEN(3 downto 0) <= \^m_axi_gmem1_awlen\(3 downto 0);
  m_axi_gmem1_AWLOCK(1) <= \<const0>\;
  m_axi_gmem1_AWLOCK(0) <= \<const0>\;
  m_axi_gmem1_AWPROT(2) <= \<const0>\;
  m_axi_gmem1_AWPROT(1) <= \<const0>\;
  m_axi_gmem1_AWPROT(0) <= \<const0>\;
  m_axi_gmem1_AWQOS(3) <= \<const0>\;
  m_axi_gmem1_AWQOS(2) <= \<const0>\;
  m_axi_gmem1_AWQOS(1) <= \<const0>\;
  m_axi_gmem1_AWQOS(0) <= \<const0>\;
  m_axi_gmem1_AWREGION(3) <= \<const0>\;
  m_axi_gmem1_AWREGION(2) <= \<const0>\;
  m_axi_gmem1_AWREGION(1) <= \<const0>\;
  m_axi_gmem1_AWREGION(0) <= \<const0>\;
  m_axi_gmem1_AWSIZE(2) <= \<const0>\;
  m_axi_gmem1_AWSIZE(1) <= \<const0>\;
  m_axi_gmem1_AWSIZE(0) <= \<const0>\;
  m_axi_gmem1_AWUSER(0) <= \<const0>\;
  m_axi_gmem1_WID(0) <= \<const0>\;
  m_axi_gmem1_WUSER(0) <= \<const0>\;
  m_axi_gmem2_ARADDR(63) <= \<const0>\;
  m_axi_gmem2_ARADDR(62) <= \<const0>\;
  m_axi_gmem2_ARADDR(61) <= \<const0>\;
  m_axi_gmem2_ARADDR(60) <= \<const0>\;
  m_axi_gmem2_ARADDR(59) <= \<const0>\;
  m_axi_gmem2_ARADDR(58) <= \<const0>\;
  m_axi_gmem2_ARADDR(57) <= \<const0>\;
  m_axi_gmem2_ARADDR(56) <= \<const0>\;
  m_axi_gmem2_ARADDR(55) <= \<const0>\;
  m_axi_gmem2_ARADDR(54) <= \<const0>\;
  m_axi_gmem2_ARADDR(53) <= \<const0>\;
  m_axi_gmem2_ARADDR(52) <= \<const0>\;
  m_axi_gmem2_ARADDR(51) <= \<const0>\;
  m_axi_gmem2_ARADDR(50) <= \<const0>\;
  m_axi_gmem2_ARADDR(49) <= \<const0>\;
  m_axi_gmem2_ARADDR(48) <= \<const0>\;
  m_axi_gmem2_ARADDR(47) <= \<const0>\;
  m_axi_gmem2_ARADDR(46) <= \<const0>\;
  m_axi_gmem2_ARADDR(45) <= \<const0>\;
  m_axi_gmem2_ARADDR(44) <= \<const0>\;
  m_axi_gmem2_ARADDR(43) <= \<const0>\;
  m_axi_gmem2_ARADDR(42) <= \<const0>\;
  m_axi_gmem2_ARADDR(41) <= \<const0>\;
  m_axi_gmem2_ARADDR(40) <= \<const0>\;
  m_axi_gmem2_ARADDR(39) <= \<const0>\;
  m_axi_gmem2_ARADDR(38) <= \<const0>\;
  m_axi_gmem2_ARADDR(37) <= \<const0>\;
  m_axi_gmem2_ARADDR(36) <= \<const0>\;
  m_axi_gmem2_ARADDR(35) <= \<const0>\;
  m_axi_gmem2_ARADDR(34) <= \<const0>\;
  m_axi_gmem2_ARADDR(33) <= \<const0>\;
  m_axi_gmem2_ARADDR(32) <= \<const0>\;
  m_axi_gmem2_ARADDR(31) <= \<const0>\;
  m_axi_gmem2_ARADDR(30) <= \<const0>\;
  m_axi_gmem2_ARADDR(29) <= \<const0>\;
  m_axi_gmem2_ARADDR(28) <= \<const0>\;
  m_axi_gmem2_ARADDR(27) <= \<const0>\;
  m_axi_gmem2_ARADDR(26) <= \<const0>\;
  m_axi_gmem2_ARADDR(25) <= \<const0>\;
  m_axi_gmem2_ARADDR(24) <= \<const0>\;
  m_axi_gmem2_ARADDR(23) <= \<const0>\;
  m_axi_gmem2_ARADDR(22) <= \<const0>\;
  m_axi_gmem2_ARADDR(21) <= \<const0>\;
  m_axi_gmem2_ARADDR(20) <= \<const0>\;
  m_axi_gmem2_ARADDR(19) <= \<const0>\;
  m_axi_gmem2_ARADDR(18) <= \<const0>\;
  m_axi_gmem2_ARADDR(17) <= \<const0>\;
  m_axi_gmem2_ARADDR(16) <= \<const0>\;
  m_axi_gmem2_ARADDR(15) <= \<const0>\;
  m_axi_gmem2_ARADDR(14) <= \<const0>\;
  m_axi_gmem2_ARADDR(13) <= \<const0>\;
  m_axi_gmem2_ARADDR(12) <= \<const0>\;
  m_axi_gmem2_ARADDR(11) <= \<const0>\;
  m_axi_gmem2_ARADDR(10) <= \<const0>\;
  m_axi_gmem2_ARADDR(9) <= \<const0>\;
  m_axi_gmem2_ARADDR(8) <= \<const0>\;
  m_axi_gmem2_ARADDR(7) <= \<const0>\;
  m_axi_gmem2_ARADDR(6) <= \<const0>\;
  m_axi_gmem2_ARADDR(5) <= \<const0>\;
  m_axi_gmem2_ARADDR(4) <= \<const0>\;
  m_axi_gmem2_ARADDR(3) <= \<const0>\;
  m_axi_gmem2_ARADDR(2) <= \<const0>\;
  m_axi_gmem2_ARADDR(1) <= \<const0>\;
  m_axi_gmem2_ARADDR(0) <= \<const0>\;
  m_axi_gmem2_ARBURST(1) <= \<const0>\;
  m_axi_gmem2_ARBURST(0) <= \<const0>\;
  m_axi_gmem2_ARCACHE(3) <= \<const0>\;
  m_axi_gmem2_ARCACHE(2) <= \<const0>\;
  m_axi_gmem2_ARCACHE(1) <= \<const0>\;
  m_axi_gmem2_ARCACHE(0) <= \<const0>\;
  m_axi_gmem2_ARID(0) <= \<const0>\;
  m_axi_gmem2_ARLEN(7) <= \<const0>\;
  m_axi_gmem2_ARLEN(6) <= \<const0>\;
  m_axi_gmem2_ARLEN(5) <= \<const0>\;
  m_axi_gmem2_ARLEN(4) <= \<const0>\;
  m_axi_gmem2_ARLEN(3) <= \<const0>\;
  m_axi_gmem2_ARLEN(2) <= \<const0>\;
  m_axi_gmem2_ARLEN(1) <= \<const0>\;
  m_axi_gmem2_ARLEN(0) <= \<const0>\;
  m_axi_gmem2_ARLOCK(1) <= \<const0>\;
  m_axi_gmem2_ARLOCK(0) <= \<const0>\;
  m_axi_gmem2_ARPROT(2) <= \<const0>\;
  m_axi_gmem2_ARPROT(1) <= \<const0>\;
  m_axi_gmem2_ARPROT(0) <= \<const0>\;
  m_axi_gmem2_ARQOS(3) <= \<const0>\;
  m_axi_gmem2_ARQOS(2) <= \<const0>\;
  m_axi_gmem2_ARQOS(1) <= \<const0>\;
  m_axi_gmem2_ARQOS(0) <= \<const0>\;
  m_axi_gmem2_ARREGION(3) <= \<const0>\;
  m_axi_gmem2_ARREGION(2) <= \<const0>\;
  m_axi_gmem2_ARREGION(1) <= \<const0>\;
  m_axi_gmem2_ARREGION(0) <= \<const0>\;
  m_axi_gmem2_ARSIZE(2) <= \<const0>\;
  m_axi_gmem2_ARSIZE(1) <= \<const0>\;
  m_axi_gmem2_ARSIZE(0) <= \<const0>\;
  m_axi_gmem2_ARUSER(0) <= \<const0>\;
  m_axi_gmem2_ARVALID <= \<const0>\;
  m_axi_gmem2_AWADDR(63 downto 2) <= \^m_axi_gmem2_awaddr\(63 downto 2);
  m_axi_gmem2_AWADDR(1) <= \<const0>\;
  m_axi_gmem2_AWADDR(0) <= \<const0>\;
  m_axi_gmem2_AWBURST(1) <= \<const0>\;
  m_axi_gmem2_AWBURST(0) <= \<const0>\;
  m_axi_gmem2_AWCACHE(3) <= \<const0>\;
  m_axi_gmem2_AWCACHE(2) <= \<const0>\;
  m_axi_gmem2_AWCACHE(1) <= \<const0>\;
  m_axi_gmem2_AWCACHE(0) <= \<const0>\;
  m_axi_gmem2_AWID(0) <= \<const0>\;
  m_axi_gmem2_AWLEN(7) <= \<const0>\;
  m_axi_gmem2_AWLEN(6) <= \<const0>\;
  m_axi_gmem2_AWLEN(5) <= \<const0>\;
  m_axi_gmem2_AWLEN(4) <= \<const0>\;
  m_axi_gmem2_AWLEN(3 downto 0) <= \^m_axi_gmem2_awlen\(3 downto 0);
  m_axi_gmem2_AWLOCK(1) <= \<const0>\;
  m_axi_gmem2_AWLOCK(0) <= \<const0>\;
  m_axi_gmem2_AWPROT(2) <= \<const0>\;
  m_axi_gmem2_AWPROT(1) <= \<const0>\;
  m_axi_gmem2_AWPROT(0) <= \<const0>\;
  m_axi_gmem2_AWQOS(3) <= \<const0>\;
  m_axi_gmem2_AWQOS(2) <= \<const0>\;
  m_axi_gmem2_AWQOS(1) <= \<const0>\;
  m_axi_gmem2_AWQOS(0) <= \<const0>\;
  m_axi_gmem2_AWREGION(3) <= \<const0>\;
  m_axi_gmem2_AWREGION(2) <= \<const0>\;
  m_axi_gmem2_AWREGION(1) <= \<const0>\;
  m_axi_gmem2_AWREGION(0) <= \<const0>\;
  m_axi_gmem2_AWSIZE(2) <= \<const0>\;
  m_axi_gmem2_AWSIZE(1) <= \<const0>\;
  m_axi_gmem2_AWSIZE(0) <= \<const0>\;
  m_axi_gmem2_AWUSER(0) <= \<const0>\;
  m_axi_gmem2_WID(0) <= \<const0>\;
  m_axi_gmem2_WUSER(0) <= \<const0>\;
  m_axi_gmem_ARADDR(63 downto 2) <= \^m_axi_gmem_araddr\(63 downto 2);
  m_axi_gmem_ARADDR(1) <= \<const0>\;
  m_axi_gmem_ARADDR(0) <= \<const0>\;
  m_axi_gmem_ARBURST(1) <= \<const0>\;
  m_axi_gmem_ARBURST(0) <= \<const0>\;
  m_axi_gmem_ARCACHE(3) <= \<const0>\;
  m_axi_gmem_ARCACHE(2) <= \<const0>\;
  m_axi_gmem_ARCACHE(1) <= \<const0>\;
  m_axi_gmem_ARCACHE(0) <= \<const0>\;
  m_axi_gmem_ARID(0) <= \<const0>\;
  m_axi_gmem_ARLEN(7) <= \<const0>\;
  m_axi_gmem_ARLEN(6) <= \<const0>\;
  m_axi_gmem_ARLEN(5) <= \<const0>\;
  m_axi_gmem_ARLEN(4) <= \<const0>\;
  m_axi_gmem_ARLEN(3 downto 0) <= \^m_axi_gmem_arlen\(3 downto 0);
  m_axi_gmem_ARLOCK(1) <= \<const0>\;
  m_axi_gmem_ARLOCK(0) <= \<const0>\;
  m_axi_gmem_ARPROT(2) <= \<const0>\;
  m_axi_gmem_ARPROT(1) <= \<const0>\;
  m_axi_gmem_ARPROT(0) <= \<const0>\;
  m_axi_gmem_ARQOS(3) <= \<const0>\;
  m_axi_gmem_ARQOS(2) <= \<const0>\;
  m_axi_gmem_ARQOS(1) <= \<const0>\;
  m_axi_gmem_ARQOS(0) <= \<const0>\;
  m_axi_gmem_ARREGION(3) <= \<const0>\;
  m_axi_gmem_ARREGION(2) <= \<const0>\;
  m_axi_gmem_ARREGION(1) <= \<const0>\;
  m_axi_gmem_ARREGION(0) <= \<const0>\;
  m_axi_gmem_ARSIZE(2) <= \<const0>\;
  m_axi_gmem_ARSIZE(1) <= \<const0>\;
  m_axi_gmem_ARSIZE(0) <= \<const0>\;
  m_axi_gmem_ARUSER(0) <= \<const0>\;
  m_axi_gmem_AWADDR(63) <= \<const0>\;
  m_axi_gmem_AWADDR(62) <= \<const0>\;
  m_axi_gmem_AWADDR(61) <= \<const0>\;
  m_axi_gmem_AWADDR(60) <= \<const0>\;
  m_axi_gmem_AWADDR(59) <= \<const0>\;
  m_axi_gmem_AWADDR(58) <= \<const0>\;
  m_axi_gmem_AWADDR(57) <= \<const0>\;
  m_axi_gmem_AWADDR(56) <= \<const0>\;
  m_axi_gmem_AWADDR(55) <= \<const0>\;
  m_axi_gmem_AWADDR(54) <= \<const0>\;
  m_axi_gmem_AWADDR(53) <= \<const0>\;
  m_axi_gmem_AWADDR(52) <= \<const0>\;
  m_axi_gmem_AWADDR(51) <= \<const0>\;
  m_axi_gmem_AWADDR(50) <= \<const0>\;
  m_axi_gmem_AWADDR(49) <= \<const0>\;
  m_axi_gmem_AWADDR(48) <= \<const0>\;
  m_axi_gmem_AWADDR(47) <= \<const0>\;
  m_axi_gmem_AWADDR(46) <= \<const0>\;
  m_axi_gmem_AWADDR(45) <= \<const0>\;
  m_axi_gmem_AWADDR(44) <= \<const0>\;
  m_axi_gmem_AWADDR(43) <= \<const0>\;
  m_axi_gmem_AWADDR(42) <= \<const0>\;
  m_axi_gmem_AWADDR(41) <= \<const0>\;
  m_axi_gmem_AWADDR(40) <= \<const0>\;
  m_axi_gmem_AWADDR(39) <= \<const0>\;
  m_axi_gmem_AWADDR(38) <= \<const0>\;
  m_axi_gmem_AWADDR(37) <= \<const0>\;
  m_axi_gmem_AWADDR(36) <= \<const0>\;
  m_axi_gmem_AWADDR(35) <= \<const0>\;
  m_axi_gmem_AWADDR(34) <= \<const0>\;
  m_axi_gmem_AWADDR(33) <= \<const0>\;
  m_axi_gmem_AWADDR(32) <= \<const0>\;
  m_axi_gmem_AWADDR(31) <= \<const0>\;
  m_axi_gmem_AWADDR(30) <= \<const0>\;
  m_axi_gmem_AWADDR(29) <= \<const0>\;
  m_axi_gmem_AWADDR(28) <= \<const0>\;
  m_axi_gmem_AWADDR(27) <= \<const0>\;
  m_axi_gmem_AWADDR(26) <= \<const0>\;
  m_axi_gmem_AWADDR(25) <= \<const0>\;
  m_axi_gmem_AWADDR(24) <= \<const0>\;
  m_axi_gmem_AWADDR(23) <= \<const0>\;
  m_axi_gmem_AWADDR(22) <= \<const0>\;
  m_axi_gmem_AWADDR(21) <= \<const0>\;
  m_axi_gmem_AWADDR(20) <= \<const0>\;
  m_axi_gmem_AWADDR(19) <= \<const0>\;
  m_axi_gmem_AWADDR(18) <= \<const0>\;
  m_axi_gmem_AWADDR(17) <= \<const0>\;
  m_axi_gmem_AWADDR(16) <= \<const0>\;
  m_axi_gmem_AWADDR(15) <= \<const0>\;
  m_axi_gmem_AWADDR(14) <= \<const0>\;
  m_axi_gmem_AWADDR(13) <= \<const0>\;
  m_axi_gmem_AWADDR(12) <= \<const0>\;
  m_axi_gmem_AWADDR(11) <= \<const0>\;
  m_axi_gmem_AWADDR(10) <= \<const0>\;
  m_axi_gmem_AWADDR(9) <= \<const0>\;
  m_axi_gmem_AWADDR(8) <= \<const0>\;
  m_axi_gmem_AWADDR(7) <= \<const0>\;
  m_axi_gmem_AWADDR(6) <= \<const0>\;
  m_axi_gmem_AWADDR(5) <= \<const0>\;
  m_axi_gmem_AWADDR(4) <= \<const0>\;
  m_axi_gmem_AWADDR(3) <= \<const0>\;
  m_axi_gmem_AWADDR(2) <= \<const0>\;
  m_axi_gmem_AWADDR(1) <= \<const0>\;
  m_axi_gmem_AWADDR(0) <= \<const0>\;
  m_axi_gmem_AWBURST(1) <= \<const0>\;
  m_axi_gmem_AWBURST(0) <= \<const0>\;
  m_axi_gmem_AWCACHE(3) <= \<const0>\;
  m_axi_gmem_AWCACHE(2) <= \<const0>\;
  m_axi_gmem_AWCACHE(1) <= \<const0>\;
  m_axi_gmem_AWCACHE(0) <= \<const0>\;
  m_axi_gmem_AWID(0) <= \<const0>\;
  m_axi_gmem_AWLEN(7) <= \<const0>\;
  m_axi_gmem_AWLEN(6) <= \<const0>\;
  m_axi_gmem_AWLEN(5) <= \<const0>\;
  m_axi_gmem_AWLEN(4) <= \<const0>\;
  m_axi_gmem_AWLEN(3) <= \<const0>\;
  m_axi_gmem_AWLEN(2) <= \<const0>\;
  m_axi_gmem_AWLEN(1) <= \<const0>\;
  m_axi_gmem_AWLEN(0) <= \<const0>\;
  m_axi_gmem_AWLOCK(1) <= \<const0>\;
  m_axi_gmem_AWLOCK(0) <= \<const0>\;
  m_axi_gmem_AWPROT(2) <= \<const0>\;
  m_axi_gmem_AWPROT(1) <= \<const0>\;
  m_axi_gmem_AWPROT(0) <= \<const0>\;
  m_axi_gmem_AWQOS(3) <= \<const0>\;
  m_axi_gmem_AWQOS(2) <= \<const0>\;
  m_axi_gmem_AWQOS(1) <= \<const0>\;
  m_axi_gmem_AWQOS(0) <= \<const0>\;
  m_axi_gmem_AWREGION(3) <= \<const0>\;
  m_axi_gmem_AWREGION(2) <= \<const0>\;
  m_axi_gmem_AWREGION(1) <= \<const0>\;
  m_axi_gmem_AWREGION(0) <= \<const0>\;
  m_axi_gmem_AWSIZE(2) <= \<const0>\;
  m_axi_gmem_AWSIZE(1) <= \<const0>\;
  m_axi_gmem_AWSIZE(0) <= \<const0>\;
  m_axi_gmem_AWUSER(0) <= \<const0>\;
  m_axi_gmem_AWVALID <= \<const0>\;
  m_axi_gmem_WDATA(31) <= \<const0>\;
  m_axi_gmem_WDATA(30) <= \<const0>\;
  m_axi_gmem_WDATA(29) <= \<const0>\;
  m_axi_gmem_WDATA(28) <= \<const0>\;
  m_axi_gmem_WDATA(27) <= \<const0>\;
  m_axi_gmem_WDATA(26) <= \<const0>\;
  m_axi_gmem_WDATA(25) <= \<const0>\;
  m_axi_gmem_WDATA(24) <= \<const0>\;
  m_axi_gmem_WDATA(23) <= \<const0>\;
  m_axi_gmem_WDATA(22) <= \<const0>\;
  m_axi_gmem_WDATA(21) <= \<const0>\;
  m_axi_gmem_WDATA(20) <= \<const0>\;
  m_axi_gmem_WDATA(19) <= \<const0>\;
  m_axi_gmem_WDATA(18) <= \<const0>\;
  m_axi_gmem_WDATA(17) <= \<const0>\;
  m_axi_gmem_WDATA(16) <= \<const0>\;
  m_axi_gmem_WDATA(15) <= \<const0>\;
  m_axi_gmem_WDATA(14) <= \<const0>\;
  m_axi_gmem_WDATA(13) <= \<const0>\;
  m_axi_gmem_WDATA(12) <= \<const0>\;
  m_axi_gmem_WDATA(11) <= \<const0>\;
  m_axi_gmem_WDATA(10) <= \<const0>\;
  m_axi_gmem_WDATA(9) <= \<const0>\;
  m_axi_gmem_WDATA(8) <= \<const0>\;
  m_axi_gmem_WDATA(7) <= \<const0>\;
  m_axi_gmem_WDATA(6) <= \<const0>\;
  m_axi_gmem_WDATA(5) <= \<const0>\;
  m_axi_gmem_WDATA(4) <= \<const0>\;
  m_axi_gmem_WDATA(3) <= \<const0>\;
  m_axi_gmem_WDATA(2) <= \<const0>\;
  m_axi_gmem_WDATA(1) <= \<const0>\;
  m_axi_gmem_WDATA(0) <= \<const0>\;
  m_axi_gmem_WID(0) <= \<const0>\;
  m_axi_gmem_WLAST <= \<const0>\;
  m_axi_gmem_WSTRB(3) <= \<const0>\;
  m_axi_gmem_WSTRB(2) <= \<const0>\;
  m_axi_gmem_WSTRB(1) <= \<const0>\;
  m_axi_gmem_WSTRB(0) <= \<const0>\;
  m_axi_gmem_WUSER(0) <= \<const0>\;
  m_axi_gmem_WVALID <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
CTRL_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_CTRL_s_axi
     port map (
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_CTRL_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_CTRL_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_CTRL_WREADY,
      Q(0) => ap_CS_fsm_state1,
      ap_clk => ap_clk,
      ap_start => ap_start,
      in_image(63 downto 0) => in_image(63 downto 0),
      int_ap_ready_reg_0 => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_84,
      interrupt => interrupt,
      max_pool_image(62 downto 0) => max_pool_image(63 downto 1),
      min_pool_image(62 downto 0) => min_pool_image(63 downto 1),
      reset => reset,
      s_axi_CTRL_ARADDR(5 downto 0) => s_axi_CTRL_ARADDR(5 downto 0),
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(3 downto 0) => s_axi_CTRL_AWADDR(5 downto 2),
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 0) => s_axi_CTRL_RDATA(31 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => reset
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => reset
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => reset
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => reset
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => reset
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => reset
    );
\fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \bus_read/fifo_burst/fifo_srl_gen.raddr_reg\(0),
      A1 => \bus_read/fifo_burst/fifo_srl_gen.raddr_reg\(1),
      A2 => \bus_read/fifo_burst/fifo_srl_gen.raddr_reg\(2),
      A3 => \bus_read/fifo_burst/fifo_srl_gen.raddr_reg\(3),
      CE => \bus_read/fifo_burst/we\,
      CLK => ap_clk,
      D => \bus_read/ost_ctrl_info\,
      Q => \fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\
    );
gmem1_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem1_m_axi
     port map (
      E(0) => \store_unit/fifo_wreq/empty_n\,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      WEA(0) => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_n_70,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3_1,
      ap_loop_init_int_reg => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_n_1,
      ap_rst_n => ap_rst_n,
      ce0 => ce0,
      \data_p1_reg[67]\(65 downto 62) => \^m_axi_gmem1_awlen\(3 downto 0),
      \data_p1_reg[67]\(61 downto 0) => \^m_axi_gmem1_awaddr\(63 downto 2),
      din(7 downto 0) => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_WDATA(7 downto 0),
      dout_vld_reg => gmem1_m_axi_U_n_4,
      \fifo_depth_gt1_gen.dout_reg[36]\(36) => m_axi_gmem1_WLAST,
      \fifo_depth_gt1_gen.dout_reg[36]\(35 downto 32) => m_axi_gmem1_WSTRB(3 downto 0),
      \fifo_depth_gt1_gen.dout_reg[36]\(31 downto 0) => m_axi_gmem1_WDATA(31 downto 0),
      \fifo_depth_gt1_gen.full_n_reg\ => gmem1_m_axi_U_n_5,
      \fifo_depth_gt1_gen.full_n_reg_0\ => gmem1_m_axi_U_n_6,
      gmem1_AWREADY => gmem1_AWREADY,
      gmem1_BVALID => gmem1_BVALID,
      gmem1_WREADY => gmem1_WREADY,
      grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_BREADY => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_BREADY,
      grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_WVALID => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_WVALID,
      \in\(62 downto 1) => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_AWADDR(62 downto 1),
      \in\(0) => gmem1_addr_reg_457(0),
      m_axi_gmem1_AWREADY => m_axi_gmem1_AWREADY,
      m_axi_gmem1_AWVALID => m_axi_gmem1_AWVALID,
      m_axi_gmem1_BVALID => m_axi_gmem1_BVALID,
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
      m_axi_gmem1_WVALID => m_axi_gmem1_WVALID,
      ram_reg(0) => ap_CS_fsm_pp0_stage2,
      re => \store_unit/fifo_wreq/re\,
      reset => reset,
      s_ready_t_reg => m_axi_gmem1_BREADY,
      we => \store_unit/fifo_wreq/we\
    );
gmem2_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem2_m_axi
     port map (
      E(0) => \store_unit/fifo_wreq/empty_n_3\,
      Q(36) => m_axi_gmem2_WLAST,
      Q(35 downto 32) => m_axi_gmem2_WSTRB(3 downto 0),
      Q(31 downto 0) => m_axi_gmem2_WDATA(31 downto 0),
      WEA(0) => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_n_30,
      \ap_CS_fsm_reg[2]\ => gmem2_m_axi_U_n_48,
      \ap_CS_fsm_reg[5]\ => gmem2_m_axi_U_n_49,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0_9,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_8,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2_7,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3_6,
      ap_loop_init_int_reg => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_1,
      ap_rst_n => ap_rst_n,
      \data_p1_reg[67]\(65 downto 62) => \^m_axi_gmem2_awlen\(3 downto 0),
      \data_p1_reg[67]\(61 downto 0) => \^m_axi_gmem2_awaddr\(63 downto 2),
      din(7 downto 0) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_m_axi_gmem2_WDATA(7 downto 0),
      dout_vld_reg => gmem2_m_axi_U_n_5,
      \fifo_depth_gt1_gen.full_n_reg\ => gmem2_m_axi_U_n_6,
      \fifo_depth_gt1_gen.full_n_reg_0\ => gmem2_m_axi_U_n_7,
      gmem2_AWREADY => gmem2_AWREADY,
      gmem2_BREADY => gmem2_BREADY,
      gmem2_BVALID => gmem2_BVALID,
      gmem2_WREADY => gmem2_WREADY,
      \in\(62 downto 1) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_m_axi_gmem2_AWADDR(62 downto 1),
      \in\(0) => gmem2_addr_reg_457(0),
      mOutPtr13_out => \store_unit/buff_wdata/mOutPtr13_out\,
      m_axi_gmem2_AWREADY => m_axi_gmem2_AWREADY,
      m_axi_gmem2_AWVALID => m_axi_gmem2_AWVALID,
      m_axi_gmem2_BVALID => m_axi_gmem2_BVALID,
      m_axi_gmem2_RREADY => m_axi_gmem2_RREADY,
      m_axi_gmem2_RVALID => m_axi_gmem2_RVALID,
      m_axi_gmem2_WREADY => m_axi_gmem2_WREADY,
      m_axi_gmem2_WVALID => m_axi_gmem2_WVALID,
      ram_reg(0) => ap_CS_fsm_pp0_stage2_4,
      ram_reg_0(1) => ap_CS_fsm_state6,
      ram_reg_0(0) => ap_CS_fsm_state5,
      re => \store_unit/buff_wdata/re\,
      re_0 => \store_unit/fifo_wreq/re_0\,
      reset => reset,
      s_ready_t_reg => m_axi_gmem2_BREADY,
      we => \store_unit/buff_wdata/we\,
      we_1 => \store_unit/fifo_wreq/we_2\
    );
gmem_m_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_gmem_m_axi
     port map (
      D(32) => m_axi_gmem_RLAST,
      D(31 downto 0) => m_axi_gmem_RDATA(31 downto 0),
      Q(3) => ap_CS_fsm_state4,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => ap_CS_fsm_state1,
      \ap_CS_fsm_reg[0]\ => gmem_m_axi_U_n_73,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_rst_n => ap_rst_n,
      \bus_wide_gen.data_buf_reg[23]\ => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_n_69,
      \bus_wide_gen.data_buf_reg[7]\(7 downto 0) => gmem_RDATA(7 downto 0),
      \bus_wide_gen.data_valid_reg\ => gmem_m_axi_U_n_66,
      \bus_wide_gen.ready_for_data__0\ => \load_unit/bus_wide_gen.ready_for_data__0\,
      \could_multi_bursts.burst_valid_reg\ => m_axi_gmem_ARVALID,
      \fifo_depth_gt1_gen.dout_reg[0]\ => \fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0\,
      \fifo_srl_gen.raddr_reg[3]\(3 downto 0) => \bus_read/fifo_burst/fifo_srl_gen.raddr_reg\(3 downto 0),
      gmem_ARREADY => gmem_ARREADY,
      gmem_RVALID => gmem_RVALID,
      grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_RREADY => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_RREADY,
      \in\(63 downto 0) => I_CH0_ARADDR(63 downto 0),
      m_axi_gmem_ARADDR(61 downto 0) => \^m_axi_gmem_araddr\(63 downto 2),
      m_axi_gmem_ARLEN(3 downto 0) => \^m_axi_gmem_arlen\(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_BREADY => m_axi_gmem_BREADY,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      ost_ctrl_info => \bus_read/ost_ctrl_info\,
      reset => reset,
      s_ready_t_reg => m_axi_gmem_RREADY,
      we => \bus_read/fifo_burst/we\,
      we_0 => \load_unit/fifo_rreq/we\
    );
grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2
     port map (
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      Q(63) => \in_image_read_reg_136_reg_n_0_[63]\,
      Q(62) => \in_image_read_reg_136_reg_n_0_[62]\,
      Q(61) => \in_image_read_reg_136_reg_n_0_[61]\,
      Q(60) => \in_image_read_reg_136_reg_n_0_[60]\,
      Q(59) => \in_image_read_reg_136_reg_n_0_[59]\,
      Q(58) => \in_image_read_reg_136_reg_n_0_[58]\,
      Q(57) => \in_image_read_reg_136_reg_n_0_[57]\,
      Q(56) => \in_image_read_reg_136_reg_n_0_[56]\,
      Q(55) => \in_image_read_reg_136_reg_n_0_[55]\,
      Q(54) => \in_image_read_reg_136_reg_n_0_[54]\,
      Q(53) => \in_image_read_reg_136_reg_n_0_[53]\,
      Q(52) => \in_image_read_reg_136_reg_n_0_[52]\,
      Q(51) => \in_image_read_reg_136_reg_n_0_[51]\,
      Q(50) => \in_image_read_reg_136_reg_n_0_[50]\,
      Q(49) => \in_image_read_reg_136_reg_n_0_[49]\,
      Q(48) => \in_image_read_reg_136_reg_n_0_[48]\,
      Q(47) => \in_image_read_reg_136_reg_n_0_[47]\,
      Q(46) => \in_image_read_reg_136_reg_n_0_[46]\,
      Q(45) => \in_image_read_reg_136_reg_n_0_[45]\,
      Q(44) => \in_image_read_reg_136_reg_n_0_[44]\,
      Q(43) => \in_image_read_reg_136_reg_n_0_[43]\,
      Q(42) => \in_image_read_reg_136_reg_n_0_[42]\,
      Q(41) => \in_image_read_reg_136_reg_n_0_[41]\,
      Q(40) => \in_image_read_reg_136_reg_n_0_[40]\,
      Q(39) => \in_image_read_reg_136_reg_n_0_[39]\,
      Q(38) => \in_image_read_reg_136_reg_n_0_[38]\,
      Q(37) => \in_image_read_reg_136_reg_n_0_[37]\,
      Q(36) => \in_image_read_reg_136_reg_n_0_[36]\,
      Q(35) => \in_image_read_reg_136_reg_n_0_[35]\,
      Q(34) => \in_image_read_reg_136_reg_n_0_[34]\,
      Q(33) => \in_image_read_reg_136_reg_n_0_[33]\,
      Q(32) => \in_image_read_reg_136_reg_n_0_[32]\,
      Q(31) => \in_image_read_reg_136_reg_n_0_[31]\,
      Q(30) => \in_image_read_reg_136_reg_n_0_[30]\,
      Q(29) => \in_image_read_reg_136_reg_n_0_[29]\,
      Q(28) => \in_image_read_reg_136_reg_n_0_[28]\,
      Q(27) => \in_image_read_reg_136_reg_n_0_[27]\,
      Q(26) => \in_image_read_reg_136_reg_n_0_[26]\,
      Q(25) => \in_image_read_reg_136_reg_n_0_[25]\,
      Q(24) => \in_image_read_reg_136_reg_n_0_[24]\,
      Q(23) => \in_image_read_reg_136_reg_n_0_[23]\,
      Q(22) => \in_image_read_reg_136_reg_n_0_[22]\,
      Q(21) => \in_image_read_reg_136_reg_n_0_[21]\,
      Q(20) => \in_image_read_reg_136_reg_n_0_[20]\,
      Q(19) => \in_image_read_reg_136_reg_n_0_[19]\,
      Q(18) => \in_image_read_reg_136_reg_n_0_[18]\,
      Q(17) => \in_image_read_reg_136_reg_n_0_[17]\,
      Q(16) => \in_image_read_reg_136_reg_n_0_[16]\,
      Q(15) => \in_image_read_reg_136_reg_n_0_[15]\,
      Q(14) => \in_image_read_reg_136_reg_n_0_[14]\,
      Q(13) => \in_image_read_reg_136_reg_n_0_[13]\,
      Q(12) => \in_image_read_reg_136_reg_n_0_[12]\,
      Q(11) => \in_image_read_reg_136_reg_n_0_[11]\,
      Q(10) => \in_image_read_reg_136_reg_n_0_[10]\,
      Q(9) => \in_image_read_reg_136_reg_n_0_[9]\,
      Q(8) => \in_image_read_reg_136_reg_n_0_[8]\,
      Q(7) => \in_image_read_reg_136_reg_n_0_[7]\,
      Q(6) => \in_image_read_reg_136_reg_n_0_[6]\,
      Q(5) => \in_image_read_reg_136_reg_n_0_[5]\,
      Q(4) => \in_image_read_reg_136_reg_n_0_[4]\,
      Q(3) => \in_image_read_reg_136_reg_n_0_[3]\,
      Q(2) => \in_image_read_reg_136_reg_n_0_[2]\,
      Q(1) => \in_image_read_reg_136_reg_n_0_[1]\,
      Q(0) => \in_image_read_reg_136_reg_n_0_[0]\,
      WEA(0) => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_n_70,
      \add_ln45_reg_458_reg[11]_0\(11 downto 0) => max_pool_image_temp_address0(11 downto 0),
      \ap_CS_fsm_reg[1]_0\ => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_n_66,
      \ap_CS_fsm_reg[1]_1\ => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_n_69,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      \bus_wide_gen.data_valid_reg\ => gmem_m_axi_U_n_73,
      \bus_wide_gen.ready_for_data__0\ => \load_unit/bus_wide_gen.ready_for_data__0\,
      \fifo_depth_gt1_gen.dout_reg[27]\(3) => ap_CS_fsm_state4,
      \fifo_depth_gt1_gen.dout_reg[27]\(2) => ap_CS_fsm_state3,
      \fifo_depth_gt1_gen.dout_reg[27]\(1) => ap_CS_fsm_state2,
      \fifo_depth_gt1_gen.dout_reg[27]\(0) => ap_CS_fsm_state1,
      gmem_ARREADY => gmem_ARREADY,
      gmem_RVALID => gmem_RVALID,
      \gmem_addr_read_1_reg_435_reg[7]_0\(7 downto 0) => gmem_RDATA(7 downto 0),
      \gmem_addr_reg_417_reg[5]_0\(5 downto 0) => gmem_addr_reg_417(5 downto 0),
      grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(20 downto 0) => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(26 downto 6),
      grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(36 downto 0) => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(63 downto 27),
      grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_RREADY => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_RREADY,
      \icmp_ln36_reg_383_reg[0]_0\ => gmem_m_axi_U_n_66,
      \icmp_ln36_reg_383_reg[0]_1\ => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_ap_start_reg_reg_n_0,
      \in\(36 downto 0) => I_CH0_ARADDR(63 downto 27),
      int_ap_start_reg => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_n_71,
      \max_val_reg_453_reg[7]_0\(7 downto 0) => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_max_pool_image_temp_d0(7 downto 0),
      reset => reset
    );
grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_n_71,
      Q => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_ap_start_reg_reg_n_0,
      R => reset
    );
grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4
     port map (
      ADDRARDADDR(11 downto 0) => address0(11 downto 0),
      D(7 downto 0) => max_pool_image_temp_q0(7 downto 0),
      E(0) => \store_unit/fifo_wreq/empty_n\,
      Q(0) => ap_CS_fsm_pp0_stage2,
      \add_ln53_2_reg_446_reg[63]_0\(62) => \max_pool_image_read_reg_131_reg_n_0_[63]\,
      \add_ln53_2_reg_446_reg[63]_0\(61) => \max_pool_image_read_reg_131_reg_n_0_[62]\,
      \add_ln53_2_reg_446_reg[63]_0\(60) => \max_pool_image_read_reg_131_reg_n_0_[61]\,
      \add_ln53_2_reg_446_reg[63]_0\(59) => \max_pool_image_read_reg_131_reg_n_0_[60]\,
      \add_ln53_2_reg_446_reg[63]_0\(58) => \max_pool_image_read_reg_131_reg_n_0_[59]\,
      \add_ln53_2_reg_446_reg[63]_0\(57) => \max_pool_image_read_reg_131_reg_n_0_[58]\,
      \add_ln53_2_reg_446_reg[63]_0\(56) => \max_pool_image_read_reg_131_reg_n_0_[57]\,
      \add_ln53_2_reg_446_reg[63]_0\(55) => \max_pool_image_read_reg_131_reg_n_0_[56]\,
      \add_ln53_2_reg_446_reg[63]_0\(54) => \max_pool_image_read_reg_131_reg_n_0_[55]\,
      \add_ln53_2_reg_446_reg[63]_0\(53) => \max_pool_image_read_reg_131_reg_n_0_[54]\,
      \add_ln53_2_reg_446_reg[63]_0\(52) => \max_pool_image_read_reg_131_reg_n_0_[53]\,
      \add_ln53_2_reg_446_reg[63]_0\(51) => \max_pool_image_read_reg_131_reg_n_0_[52]\,
      \add_ln53_2_reg_446_reg[63]_0\(50) => \max_pool_image_read_reg_131_reg_n_0_[51]\,
      \add_ln53_2_reg_446_reg[63]_0\(49) => \max_pool_image_read_reg_131_reg_n_0_[50]\,
      \add_ln53_2_reg_446_reg[63]_0\(48) => \max_pool_image_read_reg_131_reg_n_0_[49]\,
      \add_ln53_2_reg_446_reg[63]_0\(47) => \max_pool_image_read_reg_131_reg_n_0_[48]\,
      \add_ln53_2_reg_446_reg[63]_0\(46) => \max_pool_image_read_reg_131_reg_n_0_[47]\,
      \add_ln53_2_reg_446_reg[63]_0\(45) => \max_pool_image_read_reg_131_reg_n_0_[46]\,
      \add_ln53_2_reg_446_reg[63]_0\(44) => \max_pool_image_read_reg_131_reg_n_0_[45]\,
      \add_ln53_2_reg_446_reg[63]_0\(43) => \max_pool_image_read_reg_131_reg_n_0_[44]\,
      \add_ln53_2_reg_446_reg[63]_0\(42) => \max_pool_image_read_reg_131_reg_n_0_[43]\,
      \add_ln53_2_reg_446_reg[63]_0\(41) => \max_pool_image_read_reg_131_reg_n_0_[42]\,
      \add_ln53_2_reg_446_reg[63]_0\(40) => \max_pool_image_read_reg_131_reg_n_0_[41]\,
      \add_ln53_2_reg_446_reg[63]_0\(39) => \max_pool_image_read_reg_131_reg_n_0_[40]\,
      \add_ln53_2_reg_446_reg[63]_0\(38) => \max_pool_image_read_reg_131_reg_n_0_[39]\,
      \add_ln53_2_reg_446_reg[63]_0\(37) => \max_pool_image_read_reg_131_reg_n_0_[38]\,
      \add_ln53_2_reg_446_reg[63]_0\(36) => \max_pool_image_read_reg_131_reg_n_0_[37]\,
      \add_ln53_2_reg_446_reg[63]_0\(35) => \max_pool_image_read_reg_131_reg_n_0_[36]\,
      \add_ln53_2_reg_446_reg[63]_0\(34) => \max_pool_image_read_reg_131_reg_n_0_[35]\,
      \add_ln53_2_reg_446_reg[63]_0\(33) => \max_pool_image_read_reg_131_reg_n_0_[34]\,
      \add_ln53_2_reg_446_reg[63]_0\(32) => \max_pool_image_read_reg_131_reg_n_0_[33]\,
      \add_ln53_2_reg_446_reg[63]_0\(31) => \max_pool_image_read_reg_131_reg_n_0_[32]\,
      \add_ln53_2_reg_446_reg[63]_0\(30) => \max_pool_image_read_reg_131_reg_n_0_[31]\,
      \add_ln53_2_reg_446_reg[63]_0\(29) => \max_pool_image_read_reg_131_reg_n_0_[30]\,
      \add_ln53_2_reg_446_reg[63]_0\(28) => \max_pool_image_read_reg_131_reg_n_0_[29]\,
      \add_ln53_2_reg_446_reg[63]_0\(27) => \max_pool_image_read_reg_131_reg_n_0_[28]\,
      \add_ln53_2_reg_446_reg[63]_0\(26) => \max_pool_image_read_reg_131_reg_n_0_[27]\,
      \add_ln53_2_reg_446_reg[63]_0\(25) => \max_pool_image_read_reg_131_reg_n_0_[26]\,
      \add_ln53_2_reg_446_reg[63]_0\(24) => \max_pool_image_read_reg_131_reg_n_0_[25]\,
      \add_ln53_2_reg_446_reg[63]_0\(23) => \max_pool_image_read_reg_131_reg_n_0_[24]\,
      \add_ln53_2_reg_446_reg[63]_0\(22) => \max_pool_image_read_reg_131_reg_n_0_[23]\,
      \add_ln53_2_reg_446_reg[63]_0\(21) => \max_pool_image_read_reg_131_reg_n_0_[22]\,
      \add_ln53_2_reg_446_reg[63]_0\(20) => \max_pool_image_read_reg_131_reg_n_0_[21]\,
      \add_ln53_2_reg_446_reg[63]_0\(19) => \max_pool_image_read_reg_131_reg_n_0_[20]\,
      \add_ln53_2_reg_446_reg[63]_0\(18) => \max_pool_image_read_reg_131_reg_n_0_[19]\,
      \add_ln53_2_reg_446_reg[63]_0\(17) => \max_pool_image_read_reg_131_reg_n_0_[18]\,
      \add_ln53_2_reg_446_reg[63]_0\(16) => \max_pool_image_read_reg_131_reg_n_0_[17]\,
      \add_ln53_2_reg_446_reg[63]_0\(15) => \max_pool_image_read_reg_131_reg_n_0_[16]\,
      \add_ln53_2_reg_446_reg[63]_0\(14) => \max_pool_image_read_reg_131_reg_n_0_[15]\,
      \add_ln53_2_reg_446_reg[63]_0\(13) => \max_pool_image_read_reg_131_reg_n_0_[14]\,
      \add_ln53_2_reg_446_reg[63]_0\(12) => \max_pool_image_read_reg_131_reg_n_0_[13]\,
      \add_ln53_2_reg_446_reg[63]_0\(11) => \max_pool_image_read_reg_131_reg_n_0_[12]\,
      \add_ln53_2_reg_446_reg[63]_0\(10) => \max_pool_image_read_reg_131_reg_n_0_[11]\,
      \add_ln53_2_reg_446_reg[63]_0\(9) => \max_pool_image_read_reg_131_reg_n_0_[10]\,
      \add_ln53_2_reg_446_reg[63]_0\(8) => \max_pool_image_read_reg_131_reg_n_0_[9]\,
      \add_ln53_2_reg_446_reg[63]_0\(7) => \max_pool_image_read_reg_131_reg_n_0_[8]\,
      \add_ln53_2_reg_446_reg[63]_0\(6) => \max_pool_image_read_reg_131_reg_n_0_[7]\,
      \add_ln53_2_reg_446_reg[63]_0\(5) => \max_pool_image_read_reg_131_reg_n_0_[6]\,
      \add_ln53_2_reg_446_reg[63]_0\(4) => \max_pool_image_read_reg_131_reg_n_0_[5]\,
      \add_ln53_2_reg_446_reg[63]_0\(3) => \max_pool_image_read_reg_131_reg_n_0_[4]\,
      \add_ln53_2_reg_446_reg[63]_0\(2) => \max_pool_image_read_reg_131_reg_n_0_[3]\,
      \add_ln53_2_reg_446_reg[63]_0\(1) => \max_pool_image_read_reg_131_reg_n_0_[2]\,
      \add_ln53_2_reg_446_reg[63]_0\(0) => \max_pool_image_read_reg_131_reg_n_0_[1]\,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_reg1 => ap_done_reg1,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter10 => ap_enable_reg_pp0_iter10,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3_1,
      ap_loop_init_int_reg => gmem1_m_axi_U_n_6,
      ap_rst_n => ap_rst_n,
      din(7 downto 0) => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_WDATA(7 downto 0),
      gmem1_AWREADY => gmem1_AWREADY,
      gmem1_BVALID => gmem1_BVALID,
      gmem1_WREADY => gmem1_WREADY,
      grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_BREADY => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_BREADY,
      grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_WVALID => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_WVALID,
      \icmp_ln50_reg_411_reg[0]_0\ => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_n_1,
      \icmp_ln50_reg_411_reg[0]_1\ => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_n_96,
      \icmp_ln50_reg_411_reg[0]_2\ => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_ap_start_reg_reg_n_0,
      \in\(62 downto 1) => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_m_axi_gmem1_AWADDR(62 downto 1),
      \in\(0) => gmem1_addr_reg_457(0),
      \indvar_flatten6_fu_92_reg[0]_0\ => gmem1_m_axi_U_n_5,
      \indvar_flatten6_fu_92_reg[0]_1\ => gmem1_m_axi_U_n_4,
      ram_reg(1) => ap_CS_fsm_state4,
      ram_reg(0) => ap_CS_fsm_state3,
      ram_reg_0(11 downto 0) => max_pool_image_temp_address0(11 downto 0),
      re => \store_unit/fifo_wreq/re\,
      reset => reset,
      we => \store_unit/fifo_wreq/we\
    );
grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_n_96,
      Q => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_ap_start_reg_reg_n_0,
      R => reset
    );
grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6
     port map (
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      WEA(0) => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_n_30,
      \add_ln63_2_reg_406_reg[63]_0\(63) => \in_image_read_reg_136_reg_n_0_[63]\,
      \add_ln63_2_reg_406_reg[63]_0\(62) => \in_image_read_reg_136_reg_n_0_[62]\,
      \add_ln63_2_reg_406_reg[63]_0\(61) => \in_image_read_reg_136_reg_n_0_[61]\,
      \add_ln63_2_reg_406_reg[63]_0\(60) => \in_image_read_reg_136_reg_n_0_[60]\,
      \add_ln63_2_reg_406_reg[63]_0\(59) => \in_image_read_reg_136_reg_n_0_[59]\,
      \add_ln63_2_reg_406_reg[63]_0\(58) => \in_image_read_reg_136_reg_n_0_[58]\,
      \add_ln63_2_reg_406_reg[63]_0\(57) => \in_image_read_reg_136_reg_n_0_[57]\,
      \add_ln63_2_reg_406_reg[63]_0\(56) => \in_image_read_reg_136_reg_n_0_[56]\,
      \add_ln63_2_reg_406_reg[63]_0\(55) => \in_image_read_reg_136_reg_n_0_[55]\,
      \add_ln63_2_reg_406_reg[63]_0\(54) => \in_image_read_reg_136_reg_n_0_[54]\,
      \add_ln63_2_reg_406_reg[63]_0\(53) => \in_image_read_reg_136_reg_n_0_[53]\,
      \add_ln63_2_reg_406_reg[63]_0\(52) => \in_image_read_reg_136_reg_n_0_[52]\,
      \add_ln63_2_reg_406_reg[63]_0\(51) => \in_image_read_reg_136_reg_n_0_[51]\,
      \add_ln63_2_reg_406_reg[63]_0\(50) => \in_image_read_reg_136_reg_n_0_[50]\,
      \add_ln63_2_reg_406_reg[63]_0\(49) => \in_image_read_reg_136_reg_n_0_[49]\,
      \add_ln63_2_reg_406_reg[63]_0\(48) => \in_image_read_reg_136_reg_n_0_[48]\,
      \add_ln63_2_reg_406_reg[63]_0\(47) => \in_image_read_reg_136_reg_n_0_[47]\,
      \add_ln63_2_reg_406_reg[63]_0\(46) => \in_image_read_reg_136_reg_n_0_[46]\,
      \add_ln63_2_reg_406_reg[63]_0\(45) => \in_image_read_reg_136_reg_n_0_[45]\,
      \add_ln63_2_reg_406_reg[63]_0\(44) => \in_image_read_reg_136_reg_n_0_[44]\,
      \add_ln63_2_reg_406_reg[63]_0\(43) => \in_image_read_reg_136_reg_n_0_[43]\,
      \add_ln63_2_reg_406_reg[63]_0\(42) => \in_image_read_reg_136_reg_n_0_[42]\,
      \add_ln63_2_reg_406_reg[63]_0\(41) => \in_image_read_reg_136_reg_n_0_[41]\,
      \add_ln63_2_reg_406_reg[63]_0\(40) => \in_image_read_reg_136_reg_n_0_[40]\,
      \add_ln63_2_reg_406_reg[63]_0\(39) => \in_image_read_reg_136_reg_n_0_[39]\,
      \add_ln63_2_reg_406_reg[63]_0\(38) => \in_image_read_reg_136_reg_n_0_[38]\,
      \add_ln63_2_reg_406_reg[63]_0\(37) => \in_image_read_reg_136_reg_n_0_[37]\,
      \add_ln63_2_reg_406_reg[63]_0\(36) => \in_image_read_reg_136_reg_n_0_[36]\,
      \add_ln63_2_reg_406_reg[63]_0\(35) => \in_image_read_reg_136_reg_n_0_[35]\,
      \add_ln63_2_reg_406_reg[63]_0\(34) => \in_image_read_reg_136_reg_n_0_[34]\,
      \add_ln63_2_reg_406_reg[63]_0\(33) => \in_image_read_reg_136_reg_n_0_[33]\,
      \add_ln63_2_reg_406_reg[63]_0\(32) => \in_image_read_reg_136_reg_n_0_[32]\,
      \add_ln63_2_reg_406_reg[63]_0\(31) => \in_image_read_reg_136_reg_n_0_[31]\,
      \add_ln63_2_reg_406_reg[63]_0\(30) => \in_image_read_reg_136_reg_n_0_[30]\,
      \add_ln63_2_reg_406_reg[63]_0\(29) => \in_image_read_reg_136_reg_n_0_[29]\,
      \add_ln63_2_reg_406_reg[63]_0\(28) => \in_image_read_reg_136_reg_n_0_[28]\,
      \add_ln63_2_reg_406_reg[63]_0\(27) => \in_image_read_reg_136_reg_n_0_[27]\,
      \add_ln63_2_reg_406_reg[63]_0\(26) => \in_image_read_reg_136_reg_n_0_[26]\,
      \add_ln63_2_reg_406_reg[63]_0\(25) => \in_image_read_reg_136_reg_n_0_[25]\,
      \add_ln63_2_reg_406_reg[63]_0\(24) => \in_image_read_reg_136_reg_n_0_[24]\,
      \add_ln63_2_reg_406_reg[63]_0\(23) => \in_image_read_reg_136_reg_n_0_[23]\,
      \add_ln63_2_reg_406_reg[63]_0\(22) => \in_image_read_reg_136_reg_n_0_[22]\,
      \add_ln63_2_reg_406_reg[63]_0\(21) => \in_image_read_reg_136_reg_n_0_[21]\,
      \add_ln63_2_reg_406_reg[63]_0\(20) => \in_image_read_reg_136_reg_n_0_[20]\,
      \add_ln63_2_reg_406_reg[63]_0\(19) => \in_image_read_reg_136_reg_n_0_[19]\,
      \add_ln63_2_reg_406_reg[63]_0\(18) => \in_image_read_reg_136_reg_n_0_[18]\,
      \add_ln63_2_reg_406_reg[63]_0\(17) => \in_image_read_reg_136_reg_n_0_[17]\,
      \add_ln63_2_reg_406_reg[63]_0\(16) => \in_image_read_reg_136_reg_n_0_[16]\,
      \add_ln63_2_reg_406_reg[63]_0\(15) => \in_image_read_reg_136_reg_n_0_[15]\,
      \add_ln63_2_reg_406_reg[63]_0\(14) => \in_image_read_reg_136_reg_n_0_[14]\,
      \add_ln63_2_reg_406_reg[63]_0\(13) => \in_image_read_reg_136_reg_n_0_[13]\,
      \add_ln63_2_reg_406_reg[63]_0\(12) => \in_image_read_reg_136_reg_n_0_[12]\,
      \add_ln63_2_reg_406_reg[63]_0\(11) => \in_image_read_reg_136_reg_n_0_[11]\,
      \add_ln63_2_reg_406_reg[63]_0\(10) => \in_image_read_reg_136_reg_n_0_[10]\,
      \add_ln63_2_reg_406_reg[63]_0\(9) => \in_image_read_reg_136_reg_n_0_[9]\,
      \add_ln63_2_reg_406_reg[63]_0\(8) => \in_image_read_reg_136_reg_n_0_[8]\,
      \add_ln63_2_reg_406_reg[63]_0\(7) => \in_image_read_reg_136_reg_n_0_[7]\,
      \add_ln63_2_reg_406_reg[63]_0\(6) => \in_image_read_reg_136_reg_n_0_[6]\,
      \add_ln63_2_reg_406_reg[63]_0\(5) => \in_image_read_reg_136_reg_n_0_[5]\,
      \add_ln63_2_reg_406_reg[63]_0\(4) => \in_image_read_reg_136_reg_n_0_[4]\,
      \add_ln63_2_reg_406_reg[63]_0\(3) => \in_image_read_reg_136_reg_n_0_[3]\,
      \add_ln63_2_reg_406_reg[63]_0\(2) => \in_image_read_reg_136_reg_n_0_[2]\,
      \add_ln63_2_reg_406_reg[63]_0\(1) => \in_image_read_reg_136_reg_n_0_[1]\,
      \add_ln63_2_reg_406_reg[63]_0\(0) => \in_image_read_reg_136_reg_n_0_[0]\,
      \ap_CS_fsm_reg[3]_0\ => grp_Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4_fu_102_ap_start_reg_reg_n_0,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_reg1 => ap_done_reg1,
      ap_rst_n => ap_rst_n,
      \fifo_depth_gt1_gen.dout_reg[0]\ => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_n_66,
      \fifo_depth_gt1_gen.dout_reg[5]\(5 downto 0) => gmem_addr_reg_417(5 downto 0),
      gmem_ARREADY => gmem_ARREADY,
      gmem_RVALID => gmem_RVALID,
      \gmem_addr_read_1_reg_435_reg[7]_0\(7 downto 0) => gmem_RDATA(7 downto 0),
      grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(20 downto 0) => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_m_axi_gmem_ARADDR(26 downto 6),
      grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(36 downto 0) => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_ARADDR(63 downto 27),
      grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_RREADY => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_m_axi_gmem_RREADY,
      \icmp_ln61_reg_374_reg[0]_0\ => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_n_31,
      \in\(26 downto 0) => I_CH0_ARADDR(26 downto 0),
      \indvar_flatten13_fu_80_reg[0]_0\ => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_ap_start_reg_reg_n_0,
      min_pool_image_temp_address0(11 downto 0) => min_pool_image_temp_address0(11 downto 0),
      min_pool_image_temp_d0(7 downto 0) => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_min_pool_image_temp_d0(7 downto 0),
      reset => reset,
      we => \load_unit/fifo_rreq/we\
    );
grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_n_31,
      Q => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_ap_start_reg_reg_n_0,
      R => reset
    );
grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8
     port map (
      ADDRARDADDR(11) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_86,
      ADDRARDADDR(10) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_87,
      ADDRARDADDR(9) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_88,
      ADDRARDADDR(8) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_89,
      ADDRARDADDR(7) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_90,
      ADDRARDADDR(6) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_91,
      ADDRARDADDR(5) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_92,
      ADDRARDADDR(4) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_93,
      ADDRARDADDR(3) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_94,
      ADDRARDADDR(2) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_95,
      ADDRARDADDR(1) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_96,
      ADDRARDADDR(0) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_97,
      D(7 downto 0) => min_pool_image_temp_q0(7 downto 0),
      E(0) => \store_unit/fifo_wreq/empty_n_3\,
      Q(0) => ap_CS_fsm_pp0_stage2_4,
      \add_ln79_2_reg_446_reg[63]_0\(62) => \min_pool_image_read_reg_126_reg_n_0_[63]\,
      \add_ln79_2_reg_446_reg[63]_0\(61) => \min_pool_image_read_reg_126_reg_n_0_[62]\,
      \add_ln79_2_reg_446_reg[63]_0\(60) => \min_pool_image_read_reg_126_reg_n_0_[61]\,
      \add_ln79_2_reg_446_reg[63]_0\(59) => \min_pool_image_read_reg_126_reg_n_0_[60]\,
      \add_ln79_2_reg_446_reg[63]_0\(58) => \min_pool_image_read_reg_126_reg_n_0_[59]\,
      \add_ln79_2_reg_446_reg[63]_0\(57) => \min_pool_image_read_reg_126_reg_n_0_[58]\,
      \add_ln79_2_reg_446_reg[63]_0\(56) => \min_pool_image_read_reg_126_reg_n_0_[57]\,
      \add_ln79_2_reg_446_reg[63]_0\(55) => \min_pool_image_read_reg_126_reg_n_0_[56]\,
      \add_ln79_2_reg_446_reg[63]_0\(54) => \min_pool_image_read_reg_126_reg_n_0_[55]\,
      \add_ln79_2_reg_446_reg[63]_0\(53) => \min_pool_image_read_reg_126_reg_n_0_[54]\,
      \add_ln79_2_reg_446_reg[63]_0\(52) => \min_pool_image_read_reg_126_reg_n_0_[53]\,
      \add_ln79_2_reg_446_reg[63]_0\(51) => \min_pool_image_read_reg_126_reg_n_0_[52]\,
      \add_ln79_2_reg_446_reg[63]_0\(50) => \min_pool_image_read_reg_126_reg_n_0_[51]\,
      \add_ln79_2_reg_446_reg[63]_0\(49) => \min_pool_image_read_reg_126_reg_n_0_[50]\,
      \add_ln79_2_reg_446_reg[63]_0\(48) => \min_pool_image_read_reg_126_reg_n_0_[49]\,
      \add_ln79_2_reg_446_reg[63]_0\(47) => \min_pool_image_read_reg_126_reg_n_0_[48]\,
      \add_ln79_2_reg_446_reg[63]_0\(46) => \min_pool_image_read_reg_126_reg_n_0_[47]\,
      \add_ln79_2_reg_446_reg[63]_0\(45) => \min_pool_image_read_reg_126_reg_n_0_[46]\,
      \add_ln79_2_reg_446_reg[63]_0\(44) => \min_pool_image_read_reg_126_reg_n_0_[45]\,
      \add_ln79_2_reg_446_reg[63]_0\(43) => \min_pool_image_read_reg_126_reg_n_0_[44]\,
      \add_ln79_2_reg_446_reg[63]_0\(42) => \min_pool_image_read_reg_126_reg_n_0_[43]\,
      \add_ln79_2_reg_446_reg[63]_0\(41) => \min_pool_image_read_reg_126_reg_n_0_[42]\,
      \add_ln79_2_reg_446_reg[63]_0\(40) => \min_pool_image_read_reg_126_reg_n_0_[41]\,
      \add_ln79_2_reg_446_reg[63]_0\(39) => \min_pool_image_read_reg_126_reg_n_0_[40]\,
      \add_ln79_2_reg_446_reg[63]_0\(38) => \min_pool_image_read_reg_126_reg_n_0_[39]\,
      \add_ln79_2_reg_446_reg[63]_0\(37) => \min_pool_image_read_reg_126_reg_n_0_[38]\,
      \add_ln79_2_reg_446_reg[63]_0\(36) => \min_pool_image_read_reg_126_reg_n_0_[37]\,
      \add_ln79_2_reg_446_reg[63]_0\(35) => \min_pool_image_read_reg_126_reg_n_0_[36]\,
      \add_ln79_2_reg_446_reg[63]_0\(34) => \min_pool_image_read_reg_126_reg_n_0_[35]\,
      \add_ln79_2_reg_446_reg[63]_0\(33) => \min_pool_image_read_reg_126_reg_n_0_[34]\,
      \add_ln79_2_reg_446_reg[63]_0\(32) => \min_pool_image_read_reg_126_reg_n_0_[33]\,
      \add_ln79_2_reg_446_reg[63]_0\(31) => \min_pool_image_read_reg_126_reg_n_0_[32]\,
      \add_ln79_2_reg_446_reg[63]_0\(30) => \min_pool_image_read_reg_126_reg_n_0_[31]\,
      \add_ln79_2_reg_446_reg[63]_0\(29) => \min_pool_image_read_reg_126_reg_n_0_[30]\,
      \add_ln79_2_reg_446_reg[63]_0\(28) => \min_pool_image_read_reg_126_reg_n_0_[29]\,
      \add_ln79_2_reg_446_reg[63]_0\(27) => \min_pool_image_read_reg_126_reg_n_0_[28]\,
      \add_ln79_2_reg_446_reg[63]_0\(26) => \min_pool_image_read_reg_126_reg_n_0_[27]\,
      \add_ln79_2_reg_446_reg[63]_0\(25) => \min_pool_image_read_reg_126_reg_n_0_[26]\,
      \add_ln79_2_reg_446_reg[63]_0\(24) => \min_pool_image_read_reg_126_reg_n_0_[25]\,
      \add_ln79_2_reg_446_reg[63]_0\(23) => \min_pool_image_read_reg_126_reg_n_0_[24]\,
      \add_ln79_2_reg_446_reg[63]_0\(22) => \min_pool_image_read_reg_126_reg_n_0_[23]\,
      \add_ln79_2_reg_446_reg[63]_0\(21) => \min_pool_image_read_reg_126_reg_n_0_[22]\,
      \add_ln79_2_reg_446_reg[63]_0\(20) => \min_pool_image_read_reg_126_reg_n_0_[21]\,
      \add_ln79_2_reg_446_reg[63]_0\(19) => \min_pool_image_read_reg_126_reg_n_0_[20]\,
      \add_ln79_2_reg_446_reg[63]_0\(18) => \min_pool_image_read_reg_126_reg_n_0_[19]\,
      \add_ln79_2_reg_446_reg[63]_0\(17) => \min_pool_image_read_reg_126_reg_n_0_[18]\,
      \add_ln79_2_reg_446_reg[63]_0\(16) => \min_pool_image_read_reg_126_reg_n_0_[17]\,
      \add_ln79_2_reg_446_reg[63]_0\(15) => \min_pool_image_read_reg_126_reg_n_0_[16]\,
      \add_ln79_2_reg_446_reg[63]_0\(14) => \min_pool_image_read_reg_126_reg_n_0_[15]\,
      \add_ln79_2_reg_446_reg[63]_0\(13) => \min_pool_image_read_reg_126_reg_n_0_[14]\,
      \add_ln79_2_reg_446_reg[63]_0\(12) => \min_pool_image_read_reg_126_reg_n_0_[13]\,
      \add_ln79_2_reg_446_reg[63]_0\(11) => \min_pool_image_read_reg_126_reg_n_0_[12]\,
      \add_ln79_2_reg_446_reg[63]_0\(10) => \min_pool_image_read_reg_126_reg_n_0_[11]\,
      \add_ln79_2_reg_446_reg[63]_0\(9) => \min_pool_image_read_reg_126_reg_n_0_[10]\,
      \add_ln79_2_reg_446_reg[63]_0\(8) => \min_pool_image_read_reg_126_reg_n_0_[9]\,
      \add_ln79_2_reg_446_reg[63]_0\(7) => \min_pool_image_read_reg_126_reg_n_0_[8]\,
      \add_ln79_2_reg_446_reg[63]_0\(6) => \min_pool_image_read_reg_126_reg_n_0_[7]\,
      \add_ln79_2_reg_446_reg[63]_0\(5) => \min_pool_image_read_reg_126_reg_n_0_[6]\,
      \add_ln79_2_reg_446_reg[63]_0\(4) => \min_pool_image_read_reg_126_reg_n_0_[5]\,
      \add_ln79_2_reg_446_reg[63]_0\(3) => \min_pool_image_read_reg_126_reg_n_0_[4]\,
      \add_ln79_2_reg_446_reg[63]_0\(2) => \min_pool_image_read_reg_126_reg_n_0_[3]\,
      \add_ln79_2_reg_446_reg[63]_0\(1) => \min_pool_image_read_reg_126_reg_n_0_[2]\,
      \add_ln79_2_reg_446_reg[63]_0\(0) => \min_pool_image_read_reg_126_reg_n_0_[1]\,
      \ap_CS_fsm_reg[0]_0\(2) => ap_CS_fsm_state6,
      \ap_CS_fsm_reg[0]_0\(1) => ap_CS_fsm_state5,
      \ap_CS_fsm_reg[0]_0\(0) => ap_CS_fsm_state1,
      ap_clk => ap_clk,
      ap_done_cache_reg => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_84,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0_9,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_8,
      ap_enable_reg_pp0_iter10 => ap_enable_reg_pp0_iter10_5,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2_7,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3_6,
      ap_loop_init_int_reg => gmem2_m_axi_U_n_7,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      din(7 downto 0) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_m_axi_gmem2_WDATA(7 downto 0),
      gmem2_AWREADY => gmem2_AWREADY,
      gmem2_BREADY => gmem2_BREADY,
      gmem2_BVALID => gmem2_BVALID,
      gmem2_WREADY => gmem2_WREADY,
      grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_ap_start_reg_reg(1) => ap_NS_fsm(5),
      grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_ap_start_reg_reg(0) => ap_NS_fsm(0),
      \icmp_ln76_reg_411_reg[0]_0\ => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_1,
      \icmp_ln76_reg_411_reg[0]_1\ => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_98,
      \icmp_ln76_reg_411_reg[0]_2\ => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_ap_start_reg_reg_n_0,
      \in\(62 downto 1) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_m_axi_gmem2_AWADDR(62 downto 1),
      \in\(0) => gmem2_addr_reg_457(0),
      \indvar_flatten20_fu_92_reg[0]_0\ => gmem2_m_axi_U_n_6,
      \indvar_flatten20_fu_92_reg[0]_1\ => gmem2_m_axi_U_n_5,
      mOutPtr13_out => \store_unit/buff_wdata/mOutPtr13_out\,
      mem_reg => gmem2_m_axi_U_n_49,
      min_pool_image_temp_address0(11 downto 0) => min_pool_image_temp_address0(11 downto 0),
      re => \store_unit/buff_wdata/re\,
      re_1 => \store_unit/fifo_wreq/re_0\,
      reset => reset,
      we => \store_unit/buff_wdata/we\,
      we_0 => \store_unit/fifo_wreq/we_2\
    );
grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_98,
      Q => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_ap_start_reg_reg_n_0,
      R => reset
    );
\in_image_read_reg_136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(0),
      Q => \in_image_read_reg_136_reg_n_0_[0]\,
      R => '0'
    );
\in_image_read_reg_136_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(10),
      Q => \in_image_read_reg_136_reg_n_0_[10]\,
      R => '0'
    );
\in_image_read_reg_136_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(11),
      Q => \in_image_read_reg_136_reg_n_0_[11]\,
      R => '0'
    );
\in_image_read_reg_136_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(12),
      Q => \in_image_read_reg_136_reg_n_0_[12]\,
      R => '0'
    );
\in_image_read_reg_136_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(13),
      Q => \in_image_read_reg_136_reg_n_0_[13]\,
      R => '0'
    );
\in_image_read_reg_136_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(14),
      Q => \in_image_read_reg_136_reg_n_0_[14]\,
      R => '0'
    );
\in_image_read_reg_136_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(15),
      Q => \in_image_read_reg_136_reg_n_0_[15]\,
      R => '0'
    );
\in_image_read_reg_136_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(16),
      Q => \in_image_read_reg_136_reg_n_0_[16]\,
      R => '0'
    );
\in_image_read_reg_136_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(17),
      Q => \in_image_read_reg_136_reg_n_0_[17]\,
      R => '0'
    );
\in_image_read_reg_136_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(18),
      Q => \in_image_read_reg_136_reg_n_0_[18]\,
      R => '0'
    );
\in_image_read_reg_136_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(19),
      Q => \in_image_read_reg_136_reg_n_0_[19]\,
      R => '0'
    );
\in_image_read_reg_136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(1),
      Q => \in_image_read_reg_136_reg_n_0_[1]\,
      R => '0'
    );
\in_image_read_reg_136_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(20),
      Q => \in_image_read_reg_136_reg_n_0_[20]\,
      R => '0'
    );
\in_image_read_reg_136_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(21),
      Q => \in_image_read_reg_136_reg_n_0_[21]\,
      R => '0'
    );
\in_image_read_reg_136_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(22),
      Q => \in_image_read_reg_136_reg_n_0_[22]\,
      R => '0'
    );
\in_image_read_reg_136_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(23),
      Q => \in_image_read_reg_136_reg_n_0_[23]\,
      R => '0'
    );
\in_image_read_reg_136_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(24),
      Q => \in_image_read_reg_136_reg_n_0_[24]\,
      R => '0'
    );
\in_image_read_reg_136_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(25),
      Q => \in_image_read_reg_136_reg_n_0_[25]\,
      R => '0'
    );
\in_image_read_reg_136_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(26),
      Q => \in_image_read_reg_136_reg_n_0_[26]\,
      R => '0'
    );
\in_image_read_reg_136_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(27),
      Q => \in_image_read_reg_136_reg_n_0_[27]\,
      R => '0'
    );
\in_image_read_reg_136_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(28),
      Q => \in_image_read_reg_136_reg_n_0_[28]\,
      R => '0'
    );
\in_image_read_reg_136_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(29),
      Q => \in_image_read_reg_136_reg_n_0_[29]\,
      R => '0'
    );
\in_image_read_reg_136_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(2),
      Q => \in_image_read_reg_136_reg_n_0_[2]\,
      R => '0'
    );
\in_image_read_reg_136_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(30),
      Q => \in_image_read_reg_136_reg_n_0_[30]\,
      R => '0'
    );
\in_image_read_reg_136_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(31),
      Q => \in_image_read_reg_136_reg_n_0_[31]\,
      R => '0'
    );
\in_image_read_reg_136_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(32),
      Q => \in_image_read_reg_136_reg_n_0_[32]\,
      R => '0'
    );
\in_image_read_reg_136_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(33),
      Q => \in_image_read_reg_136_reg_n_0_[33]\,
      R => '0'
    );
\in_image_read_reg_136_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(34),
      Q => \in_image_read_reg_136_reg_n_0_[34]\,
      R => '0'
    );
\in_image_read_reg_136_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(35),
      Q => \in_image_read_reg_136_reg_n_0_[35]\,
      R => '0'
    );
\in_image_read_reg_136_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(36),
      Q => \in_image_read_reg_136_reg_n_0_[36]\,
      R => '0'
    );
\in_image_read_reg_136_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(37),
      Q => \in_image_read_reg_136_reg_n_0_[37]\,
      R => '0'
    );
\in_image_read_reg_136_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(38),
      Q => \in_image_read_reg_136_reg_n_0_[38]\,
      R => '0'
    );
\in_image_read_reg_136_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(39),
      Q => \in_image_read_reg_136_reg_n_0_[39]\,
      R => '0'
    );
\in_image_read_reg_136_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(3),
      Q => \in_image_read_reg_136_reg_n_0_[3]\,
      R => '0'
    );
\in_image_read_reg_136_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(40),
      Q => \in_image_read_reg_136_reg_n_0_[40]\,
      R => '0'
    );
\in_image_read_reg_136_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(41),
      Q => \in_image_read_reg_136_reg_n_0_[41]\,
      R => '0'
    );
\in_image_read_reg_136_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(42),
      Q => \in_image_read_reg_136_reg_n_0_[42]\,
      R => '0'
    );
\in_image_read_reg_136_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(43),
      Q => \in_image_read_reg_136_reg_n_0_[43]\,
      R => '0'
    );
\in_image_read_reg_136_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(44),
      Q => \in_image_read_reg_136_reg_n_0_[44]\,
      R => '0'
    );
\in_image_read_reg_136_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(45),
      Q => \in_image_read_reg_136_reg_n_0_[45]\,
      R => '0'
    );
\in_image_read_reg_136_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(46),
      Q => \in_image_read_reg_136_reg_n_0_[46]\,
      R => '0'
    );
\in_image_read_reg_136_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(47),
      Q => \in_image_read_reg_136_reg_n_0_[47]\,
      R => '0'
    );
\in_image_read_reg_136_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(48),
      Q => \in_image_read_reg_136_reg_n_0_[48]\,
      R => '0'
    );
\in_image_read_reg_136_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(49),
      Q => \in_image_read_reg_136_reg_n_0_[49]\,
      R => '0'
    );
\in_image_read_reg_136_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(4),
      Q => \in_image_read_reg_136_reg_n_0_[4]\,
      R => '0'
    );
\in_image_read_reg_136_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(50),
      Q => \in_image_read_reg_136_reg_n_0_[50]\,
      R => '0'
    );
\in_image_read_reg_136_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(51),
      Q => \in_image_read_reg_136_reg_n_0_[51]\,
      R => '0'
    );
\in_image_read_reg_136_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(52),
      Q => \in_image_read_reg_136_reg_n_0_[52]\,
      R => '0'
    );
\in_image_read_reg_136_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(53),
      Q => \in_image_read_reg_136_reg_n_0_[53]\,
      R => '0'
    );
\in_image_read_reg_136_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(54),
      Q => \in_image_read_reg_136_reg_n_0_[54]\,
      R => '0'
    );
\in_image_read_reg_136_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(55),
      Q => \in_image_read_reg_136_reg_n_0_[55]\,
      R => '0'
    );
\in_image_read_reg_136_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(56),
      Q => \in_image_read_reg_136_reg_n_0_[56]\,
      R => '0'
    );
\in_image_read_reg_136_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(57),
      Q => \in_image_read_reg_136_reg_n_0_[57]\,
      R => '0'
    );
\in_image_read_reg_136_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(58),
      Q => \in_image_read_reg_136_reg_n_0_[58]\,
      R => '0'
    );
\in_image_read_reg_136_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(59),
      Q => \in_image_read_reg_136_reg_n_0_[59]\,
      R => '0'
    );
\in_image_read_reg_136_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(5),
      Q => \in_image_read_reg_136_reg_n_0_[5]\,
      R => '0'
    );
\in_image_read_reg_136_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(60),
      Q => \in_image_read_reg_136_reg_n_0_[60]\,
      R => '0'
    );
\in_image_read_reg_136_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(61),
      Q => \in_image_read_reg_136_reg_n_0_[61]\,
      R => '0'
    );
\in_image_read_reg_136_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(62),
      Q => \in_image_read_reg_136_reg_n_0_[62]\,
      R => '0'
    );
\in_image_read_reg_136_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(63),
      Q => \in_image_read_reg_136_reg_n_0_[63]\,
      R => '0'
    );
\in_image_read_reg_136_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(6),
      Q => \in_image_read_reg_136_reg_n_0_[6]\,
      R => '0'
    );
\in_image_read_reg_136_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(7),
      Q => \in_image_read_reg_136_reg_n_0_[7]\,
      R => '0'
    );
\in_image_read_reg_136_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(8),
      Q => \in_image_read_reg_136_reg_n_0_[8]\,
      R => '0'
    );
\in_image_read_reg_136_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => in_image(9),
      Q => \in_image_read_reg_136_reg_n_0_[9]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(10),
      Q => \max_pool_image_read_reg_131_reg_n_0_[10]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(11),
      Q => \max_pool_image_read_reg_131_reg_n_0_[11]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(12),
      Q => \max_pool_image_read_reg_131_reg_n_0_[12]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(13),
      Q => \max_pool_image_read_reg_131_reg_n_0_[13]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(14),
      Q => \max_pool_image_read_reg_131_reg_n_0_[14]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(15),
      Q => \max_pool_image_read_reg_131_reg_n_0_[15]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(16),
      Q => \max_pool_image_read_reg_131_reg_n_0_[16]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(17),
      Q => \max_pool_image_read_reg_131_reg_n_0_[17]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(18),
      Q => \max_pool_image_read_reg_131_reg_n_0_[18]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(19),
      Q => \max_pool_image_read_reg_131_reg_n_0_[19]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(1),
      Q => \max_pool_image_read_reg_131_reg_n_0_[1]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(20),
      Q => \max_pool_image_read_reg_131_reg_n_0_[20]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(21),
      Q => \max_pool_image_read_reg_131_reg_n_0_[21]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(22),
      Q => \max_pool_image_read_reg_131_reg_n_0_[22]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(23),
      Q => \max_pool_image_read_reg_131_reg_n_0_[23]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(24),
      Q => \max_pool_image_read_reg_131_reg_n_0_[24]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(25),
      Q => \max_pool_image_read_reg_131_reg_n_0_[25]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(26),
      Q => \max_pool_image_read_reg_131_reg_n_0_[26]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(27),
      Q => \max_pool_image_read_reg_131_reg_n_0_[27]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(28),
      Q => \max_pool_image_read_reg_131_reg_n_0_[28]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(29),
      Q => \max_pool_image_read_reg_131_reg_n_0_[29]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(2),
      Q => \max_pool_image_read_reg_131_reg_n_0_[2]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(30),
      Q => \max_pool_image_read_reg_131_reg_n_0_[30]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(31),
      Q => \max_pool_image_read_reg_131_reg_n_0_[31]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(32),
      Q => \max_pool_image_read_reg_131_reg_n_0_[32]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(33),
      Q => \max_pool_image_read_reg_131_reg_n_0_[33]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(34),
      Q => \max_pool_image_read_reg_131_reg_n_0_[34]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(35),
      Q => \max_pool_image_read_reg_131_reg_n_0_[35]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(36),
      Q => \max_pool_image_read_reg_131_reg_n_0_[36]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(37),
      Q => \max_pool_image_read_reg_131_reg_n_0_[37]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(38),
      Q => \max_pool_image_read_reg_131_reg_n_0_[38]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(39),
      Q => \max_pool_image_read_reg_131_reg_n_0_[39]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(3),
      Q => \max_pool_image_read_reg_131_reg_n_0_[3]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(40),
      Q => \max_pool_image_read_reg_131_reg_n_0_[40]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(41),
      Q => \max_pool_image_read_reg_131_reg_n_0_[41]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(42),
      Q => \max_pool_image_read_reg_131_reg_n_0_[42]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(43),
      Q => \max_pool_image_read_reg_131_reg_n_0_[43]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(44),
      Q => \max_pool_image_read_reg_131_reg_n_0_[44]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(45),
      Q => \max_pool_image_read_reg_131_reg_n_0_[45]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(46),
      Q => \max_pool_image_read_reg_131_reg_n_0_[46]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(47),
      Q => \max_pool_image_read_reg_131_reg_n_0_[47]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(48),
      Q => \max_pool_image_read_reg_131_reg_n_0_[48]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(49),
      Q => \max_pool_image_read_reg_131_reg_n_0_[49]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(4),
      Q => \max_pool_image_read_reg_131_reg_n_0_[4]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(50),
      Q => \max_pool_image_read_reg_131_reg_n_0_[50]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(51),
      Q => \max_pool_image_read_reg_131_reg_n_0_[51]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(52),
      Q => \max_pool_image_read_reg_131_reg_n_0_[52]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(53),
      Q => \max_pool_image_read_reg_131_reg_n_0_[53]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(54),
      Q => \max_pool_image_read_reg_131_reg_n_0_[54]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(55),
      Q => \max_pool_image_read_reg_131_reg_n_0_[55]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(56),
      Q => \max_pool_image_read_reg_131_reg_n_0_[56]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(57),
      Q => \max_pool_image_read_reg_131_reg_n_0_[57]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(58),
      Q => \max_pool_image_read_reg_131_reg_n_0_[58]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(59),
      Q => \max_pool_image_read_reg_131_reg_n_0_[59]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(5),
      Q => \max_pool_image_read_reg_131_reg_n_0_[5]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(60),
      Q => \max_pool_image_read_reg_131_reg_n_0_[60]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(61),
      Q => \max_pool_image_read_reg_131_reg_n_0_[61]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(62),
      Q => \max_pool_image_read_reg_131_reg_n_0_[62]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(63),
      Q => \max_pool_image_read_reg_131_reg_n_0_[63]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(6),
      Q => \max_pool_image_read_reg_131_reg_n_0_[6]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(7),
      Q => \max_pool_image_read_reg_131_reg_n_0_[7]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(8),
      Q => \max_pool_image_read_reg_131_reg_n_0_[8]\,
      R => '0'
    );
\max_pool_image_read_reg_131_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => max_pool_image(9),
      Q => \max_pool_image_read_reg_131_reg_n_0_[9]\,
      R => '0'
    );
max_pool_image_temp_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_max_pool_image_temp_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(11 downto 0) => address0(11 downto 0),
      D(7 downto 0) => max_pool_image_temp_q0(7 downto 0),
      WEA(0) => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_n_70,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter10 => ap_enable_reg_pp0_iter10,
      ce0 => ce0,
      ram_reg_0(7 downto 0) => grp_Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_92_max_pool_image_temp_d0(7 downto 0)
    );
\min_pool_image_read_reg_126_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(10),
      Q => \min_pool_image_read_reg_126_reg_n_0_[10]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(11),
      Q => \min_pool_image_read_reg_126_reg_n_0_[11]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(12),
      Q => \min_pool_image_read_reg_126_reg_n_0_[12]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(13),
      Q => \min_pool_image_read_reg_126_reg_n_0_[13]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(14),
      Q => \min_pool_image_read_reg_126_reg_n_0_[14]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(15),
      Q => \min_pool_image_read_reg_126_reg_n_0_[15]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(16),
      Q => \min_pool_image_read_reg_126_reg_n_0_[16]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(17),
      Q => \min_pool_image_read_reg_126_reg_n_0_[17]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(18),
      Q => \min_pool_image_read_reg_126_reg_n_0_[18]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(19),
      Q => \min_pool_image_read_reg_126_reg_n_0_[19]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(1),
      Q => \min_pool_image_read_reg_126_reg_n_0_[1]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(20),
      Q => \min_pool_image_read_reg_126_reg_n_0_[20]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(21),
      Q => \min_pool_image_read_reg_126_reg_n_0_[21]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(22),
      Q => \min_pool_image_read_reg_126_reg_n_0_[22]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(23),
      Q => \min_pool_image_read_reg_126_reg_n_0_[23]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(24),
      Q => \min_pool_image_read_reg_126_reg_n_0_[24]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(25),
      Q => \min_pool_image_read_reg_126_reg_n_0_[25]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(26),
      Q => \min_pool_image_read_reg_126_reg_n_0_[26]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(27),
      Q => \min_pool_image_read_reg_126_reg_n_0_[27]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(28),
      Q => \min_pool_image_read_reg_126_reg_n_0_[28]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(29),
      Q => \min_pool_image_read_reg_126_reg_n_0_[29]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(2),
      Q => \min_pool_image_read_reg_126_reg_n_0_[2]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(30),
      Q => \min_pool_image_read_reg_126_reg_n_0_[30]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(31),
      Q => \min_pool_image_read_reg_126_reg_n_0_[31]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(32),
      Q => \min_pool_image_read_reg_126_reg_n_0_[32]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(33),
      Q => \min_pool_image_read_reg_126_reg_n_0_[33]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(34),
      Q => \min_pool_image_read_reg_126_reg_n_0_[34]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(35),
      Q => \min_pool_image_read_reg_126_reg_n_0_[35]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(36),
      Q => \min_pool_image_read_reg_126_reg_n_0_[36]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(37),
      Q => \min_pool_image_read_reg_126_reg_n_0_[37]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(38),
      Q => \min_pool_image_read_reg_126_reg_n_0_[38]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(39),
      Q => \min_pool_image_read_reg_126_reg_n_0_[39]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(3),
      Q => \min_pool_image_read_reg_126_reg_n_0_[3]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(40),
      Q => \min_pool_image_read_reg_126_reg_n_0_[40]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(41),
      Q => \min_pool_image_read_reg_126_reg_n_0_[41]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(42),
      Q => \min_pool_image_read_reg_126_reg_n_0_[42]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(43),
      Q => \min_pool_image_read_reg_126_reg_n_0_[43]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(44),
      Q => \min_pool_image_read_reg_126_reg_n_0_[44]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(45),
      Q => \min_pool_image_read_reg_126_reg_n_0_[45]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(46),
      Q => \min_pool_image_read_reg_126_reg_n_0_[46]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(47),
      Q => \min_pool_image_read_reg_126_reg_n_0_[47]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(48),
      Q => \min_pool_image_read_reg_126_reg_n_0_[48]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(49),
      Q => \min_pool_image_read_reg_126_reg_n_0_[49]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(4),
      Q => \min_pool_image_read_reg_126_reg_n_0_[4]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(50),
      Q => \min_pool_image_read_reg_126_reg_n_0_[50]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(51),
      Q => \min_pool_image_read_reg_126_reg_n_0_[51]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(52),
      Q => \min_pool_image_read_reg_126_reg_n_0_[52]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(53),
      Q => \min_pool_image_read_reg_126_reg_n_0_[53]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(54),
      Q => \min_pool_image_read_reg_126_reg_n_0_[54]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(55),
      Q => \min_pool_image_read_reg_126_reg_n_0_[55]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(56),
      Q => \min_pool_image_read_reg_126_reg_n_0_[56]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(57),
      Q => \min_pool_image_read_reg_126_reg_n_0_[57]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(58),
      Q => \min_pool_image_read_reg_126_reg_n_0_[58]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(59),
      Q => \min_pool_image_read_reg_126_reg_n_0_[59]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(5),
      Q => \min_pool_image_read_reg_126_reg_n_0_[5]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(60),
      Q => \min_pool_image_read_reg_126_reg_n_0_[60]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(61),
      Q => \min_pool_image_read_reg_126_reg_n_0_[61]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(62),
      Q => \min_pool_image_read_reg_126_reg_n_0_[62]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(63),
      Q => \min_pool_image_read_reg_126_reg_n_0_[63]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(6),
      Q => \min_pool_image_read_reg_126_reg_n_0_[6]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(7),
      Q => \min_pool_image_read_reg_126_reg_n_0_[7]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(8),
      Q => \min_pool_image_read_reg_126_reg_n_0_[8]\,
      R => '0'
    );
\min_pool_image_read_reg_126_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => min_pool_image(9),
      Q => \min_pool_image_read_reg_126_reg_n_0_[9]\,
      R => '0'
    );
min_pool_image_temp_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling_max_pool_image_temp_RAM_AUTO_1R1W_0
     port map (
      ADDRARDADDR(11) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_86,
      ADDRARDADDR(10) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_87,
      ADDRARDADDR(9) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_88,
      ADDRARDADDR(8) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_89,
      ADDRARDADDR(7) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_90,
      ADDRARDADDR(6) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_91,
      ADDRARDADDR(5) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_92,
      ADDRARDADDR(4) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_93,
      ADDRARDADDR(3) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_94,
      ADDRARDADDR(2) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_95,
      ADDRARDADDR(1) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_96,
      ADDRARDADDR(0) => grp_Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_118_n_97,
      D(7 downto 0) => min_pool_image_temp_q0(7 downto 0),
      WEA(0) => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_n_30,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter10 => ap_enable_reg_pp0_iter10_5,
      min_pool_image_temp_d0(7 downto 0) => grp_Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_110_min_pool_image_temp_d0(7 downto 0),
      ram_reg_0 => gmem2_m_axi_U_n_48
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARVALID : out STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWVALID : out STD_LOGIC;
    m_axi_gmem_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_BREADY : out STD_LOGIC;
    m_axi_gmem_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RLAST : in STD_LOGIC;
    m_axi_gmem_RREADY : out STD_LOGIC;
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WLAST : out STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_WVALID : out STD_LOGIC;
    m_axi_gmem1_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem1_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARREADY : in STD_LOGIC;
    m_axi_gmem1_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_ARVALID : out STD_LOGIC;
    m_axi_gmem1_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem1_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem1_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWREADY : in STD_LOGIC;
    m_axi_gmem1_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem1_AWVALID : out STD_LOGIC;
    m_axi_gmem1_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_BREADY : out STD_LOGIC;
    m_axi_gmem1_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_BVALID : in STD_LOGIC;
    m_axi_gmem1_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_RLAST : in STD_LOGIC;
    m_axi_gmem1_RREADY : out STD_LOGIC;
    m_axi_gmem1_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem1_RVALID : in STD_LOGIC;
    m_axi_gmem1_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem1_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem1_WLAST : out STD_LOGIC;
    m_axi_gmem1_WREADY : in STD_LOGIC;
    m_axi_gmem1_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem1_WVALID : out STD_LOGIC;
    m_axi_gmem2_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem2_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem2_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_ARREADY : in STD_LOGIC;
    m_axi_gmem2_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_ARVALID : out STD_LOGIC;
    m_axi_gmem2_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem2_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem2_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_AWREADY : in STD_LOGIC;
    m_axi_gmem2_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem2_AWVALID : out STD_LOGIC;
    m_axi_gmem2_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_BREADY : out STD_LOGIC;
    m_axi_gmem2_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_BVALID : in STD_LOGIC;
    m_axi_gmem2_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem2_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_RLAST : in STD_LOGIC;
    m_axi_gmem2_RREADY : out STD_LOGIC;
    m_axi_gmem2_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem2_RVALID : in STD_LOGIC;
    m_axi_gmem2_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem2_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem2_WLAST : out STD_LOGIC;
    m_axi_gmem2_WREADY : in STD_LOGIC;
    m_axi_gmem2_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem2_WVALID : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_Pooling_0_0,Pooling,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Pooling,Vivado 2024.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_gmem1_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem1_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem2_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem2_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem1_ARVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_gmem2_ARVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_gmem_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_gmem_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_gmem_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_gmem1_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_gmem1_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_gmem1_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem1_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem1_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_gmem1_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_gmem1_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_gmem1_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem1_ARREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem1_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_gmem1_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem1_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_gmem1_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_gmem1_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem1_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem1_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_U0_m_axi_gmem1_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_gmem1_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_gmem1_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem1_AWREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem1_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_gmem1_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem1_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem1_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem2_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_gmem2_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_gmem2_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem2_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem2_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_gmem2_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_gmem2_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_gmem2_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem2_ARREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem2_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_gmem2_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem2_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_gmem2_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_gmem2_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem2_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem2_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_U0_m_axi_gmem2_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_gmem2_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_gmem2_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem2_AWREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem2_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_gmem2_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem2_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem2_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_gmem_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_gmem_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_U0_m_axi_gmem_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_gmem_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_gmem_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem_ARREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_gmem_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_gmem_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_gmem_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_gmem_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_gmem_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_gmem_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem_AWREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_gmem_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_gmem_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_gmem_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_gmem_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_CTRL_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_CTRL_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_M_AXI_GMEM1_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ADDR_WIDTH of U0 : label is 64;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ARUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_AWUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_BUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM1_CACHE_VALUE : integer;
  attribute C_M_AXI_GMEM1_CACHE_VALUE of U0 : label is 3;
  attribute C_M_AXI_GMEM1_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM1_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_GMEM1_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM1_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM1_PROT_VALUE : integer;
  attribute C_M_AXI_GMEM1_PROT_VALUE of U0 : label is 0;
  attribute C_M_AXI_GMEM1_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_RUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM1_USER_VALUE : integer;
  attribute C_M_AXI_GMEM1_USER_VALUE of U0 : label is 0;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM1_WUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM2_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM2_ADDR_WIDTH of U0 : label is 64;
  attribute C_M_AXI_GMEM2_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_ARUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM2_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_AWUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM2_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_BUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM2_CACHE_VALUE : integer;
  attribute C_M_AXI_GMEM2_CACHE_VALUE of U0 : label is 3;
  attribute C_M_AXI_GMEM2_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM2_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_GMEM2_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM2_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM2_PROT_VALUE : integer;
  attribute C_M_AXI_GMEM2_PROT_VALUE of U0 : label is 0;
  attribute C_M_AXI_GMEM2_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_RUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM2_USER_VALUE : integer;
  attribute C_M_AXI_GMEM2_USER_VALUE of U0 : label is 0;
  attribute C_M_AXI_GMEM2_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM2_WUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM_ADDR_WIDTH of U0 : label is 64;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_BUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM_CACHE_VALUE : integer;
  attribute C_M_AXI_GMEM_CACHE_VALUE of U0 : label is 3;
  attribute C_M_AXI_GMEM_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_GMEM_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM_ID_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM_PROT_VALUE : integer;
  attribute C_M_AXI_GMEM_PROT_VALUE of U0 : label is 0;
  attribute C_M_AXI_GMEM_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_RUSER_WIDTH of U0 : label is 1;
  attribute C_M_AXI_GMEM_USER_VALUE : integer;
  attribute C_M_AXI_GMEM_USER_VALUE of U0 : label is 0;
  attribute C_M_AXI_GMEM_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_WUSER_WIDTH of U0 : label is 1;
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of U0 : label is 6;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of U0 : label is 32;
  attribute sdx_kernel : string;
  attribute sdx_kernel of U0 : label is "true";
  attribute sdx_kernel_synth_inst : string;
  attribute sdx_kernel_synth_inst of U0 : label is "U0";
  attribute sdx_kernel_type : string;
  attribute sdx_kernel_type of U0 : label is "hls";
  attribute x_interface_info : string;
  attribute x_interface_info of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:m_axi_gmem:m_axi_gmem1:m_axi_gmem2, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute x_interface_parameter of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute x_interface_parameter of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of m_axi_gmem1_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY";
  attribute x_interface_info of m_axi_gmem1_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID";
  attribute x_interface_info of m_axi_gmem1_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY";
  attribute x_interface_info of m_axi_gmem1_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID";
  attribute x_interface_info of m_axi_gmem1_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY";
  attribute x_interface_info of m_axi_gmem1_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID";
  attribute x_interface_info of m_axi_gmem1_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST";
  attribute x_interface_info of m_axi_gmem1_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY";
  attribute x_interface_info of m_axi_gmem1_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID";
  attribute x_interface_info of m_axi_gmem1_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST";
  attribute x_interface_info of m_axi_gmem1_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY";
  attribute x_interface_info of m_axi_gmem1_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID";
  attribute x_interface_info of m_axi_gmem2_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARREADY";
  attribute x_interface_info of m_axi_gmem2_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARVALID";
  attribute x_interface_info of m_axi_gmem2_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWREADY";
  attribute x_interface_info of m_axi_gmem2_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWVALID";
  attribute x_interface_info of m_axi_gmem2_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BREADY";
  attribute x_interface_info of m_axi_gmem2_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BVALID";
  attribute x_interface_info of m_axi_gmem2_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RLAST";
  attribute x_interface_info of m_axi_gmem2_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RREADY";
  attribute x_interface_info of m_axi_gmem2_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RVALID";
  attribute x_interface_info of m_axi_gmem2_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WLAST";
  attribute x_interface_info of m_axi_gmem2_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WREADY";
  attribute x_interface_info of m_axi_gmem2_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WVALID";
  attribute x_interface_info of m_axi_gmem_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY";
  attribute x_interface_info of m_axi_gmem_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID";
  attribute x_interface_info of m_axi_gmem_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY";
  attribute x_interface_info of m_axi_gmem_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID";
  attribute x_interface_info of m_axi_gmem_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY";
  attribute x_interface_info of m_axi_gmem_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID";
  attribute x_interface_info of m_axi_gmem_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST";
  attribute x_interface_info of m_axi_gmem_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY";
  attribute x_interface_info of m_axi_gmem_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID";
  attribute x_interface_info of m_axi_gmem_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST";
  attribute x_interface_info of m_axi_gmem_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY";
  attribute x_interface_info of m_axi_gmem_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID";
  attribute x_interface_info of s_axi_CTRL_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY";
  attribute x_interface_info of s_axi_CTRL_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID";
  attribute x_interface_info of s_axi_CTRL_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY";
  attribute x_interface_info of s_axi_CTRL_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID";
  attribute x_interface_info of s_axi_CTRL_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY";
  attribute x_interface_info of s_axi_CTRL_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID";
  attribute x_interface_info of s_axi_CTRL_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY";
  attribute x_interface_info of s_axi_CTRL_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID";
  attribute x_interface_info of s_axi_CTRL_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY";
  attribute x_interface_info of s_axi_CTRL_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID";
  attribute x_interface_info of m_axi_gmem1_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR";
  attribute x_interface_parameter of m_axi_gmem1_ARADDR : signal is "XIL_INTERFACENAME m_axi_gmem1, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_gmem1_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST";
  attribute x_interface_info of m_axi_gmem1_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE";
  attribute x_interface_info of m_axi_gmem1_ARID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARID";
  attribute x_interface_info of m_axi_gmem1_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN";
  attribute x_interface_info of m_axi_gmem1_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK";
  attribute x_interface_info of m_axi_gmem1_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT";
  attribute x_interface_info of m_axi_gmem1_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS";
  attribute x_interface_info of m_axi_gmem1_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION";
  attribute x_interface_info of m_axi_gmem1_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE";
  attribute x_interface_info of m_axi_gmem1_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR";
  attribute x_interface_info of m_axi_gmem1_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST";
  attribute x_interface_info of m_axi_gmem1_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE";
  attribute x_interface_info of m_axi_gmem1_AWID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWID";
  attribute x_interface_info of m_axi_gmem1_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN";
  attribute x_interface_info of m_axi_gmem1_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK";
  attribute x_interface_info of m_axi_gmem1_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT";
  attribute x_interface_info of m_axi_gmem1_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS";
  attribute x_interface_info of m_axi_gmem1_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION";
  attribute x_interface_info of m_axi_gmem1_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE";
  attribute x_interface_info of m_axi_gmem1_BID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BID";
  attribute x_interface_info of m_axi_gmem1_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP";
  attribute x_interface_info of m_axi_gmem1_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA";
  attribute x_interface_info of m_axi_gmem1_RID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RID";
  attribute x_interface_info of m_axi_gmem1_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP";
  attribute x_interface_info of m_axi_gmem1_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA";
  attribute x_interface_info of m_axi_gmem1_WID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WID";
  attribute x_interface_info of m_axi_gmem1_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB";
  attribute x_interface_info of m_axi_gmem2_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARADDR";
  attribute x_interface_parameter of m_axi_gmem2_ARADDR : signal is "XIL_INTERFACENAME m_axi_gmem2, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_gmem2_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARBURST";
  attribute x_interface_info of m_axi_gmem2_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARCACHE";
  attribute x_interface_info of m_axi_gmem2_ARID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARID";
  attribute x_interface_info of m_axi_gmem2_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARLEN";
  attribute x_interface_info of m_axi_gmem2_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARLOCK";
  attribute x_interface_info of m_axi_gmem2_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARPROT";
  attribute x_interface_info of m_axi_gmem2_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARQOS";
  attribute x_interface_info of m_axi_gmem2_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARREGION";
  attribute x_interface_info of m_axi_gmem2_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARSIZE";
  attribute x_interface_info of m_axi_gmem2_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWADDR";
  attribute x_interface_info of m_axi_gmem2_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWBURST";
  attribute x_interface_info of m_axi_gmem2_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWCACHE";
  attribute x_interface_info of m_axi_gmem2_AWID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWID";
  attribute x_interface_info of m_axi_gmem2_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWLEN";
  attribute x_interface_info of m_axi_gmem2_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWLOCK";
  attribute x_interface_info of m_axi_gmem2_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWPROT";
  attribute x_interface_info of m_axi_gmem2_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWQOS";
  attribute x_interface_info of m_axi_gmem2_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWREGION";
  attribute x_interface_info of m_axi_gmem2_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWSIZE";
  attribute x_interface_info of m_axi_gmem2_BID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BID";
  attribute x_interface_info of m_axi_gmem2_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BRESP";
  attribute x_interface_info of m_axi_gmem2_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RDATA";
  attribute x_interface_info of m_axi_gmem2_RID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RID";
  attribute x_interface_info of m_axi_gmem2_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RRESP";
  attribute x_interface_info of m_axi_gmem2_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WDATA";
  attribute x_interface_info of m_axi_gmem2_WID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WID";
  attribute x_interface_info of m_axi_gmem2_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WSTRB";
  attribute x_interface_info of m_axi_gmem_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR";
  attribute x_interface_parameter of m_axi_gmem_ARADDR : signal is "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_gmem_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST";
  attribute x_interface_info of m_axi_gmem_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE";
  attribute x_interface_info of m_axi_gmem_ARID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARID";
  attribute x_interface_info of m_axi_gmem_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN";
  attribute x_interface_info of m_axi_gmem_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK";
  attribute x_interface_info of m_axi_gmem_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT";
  attribute x_interface_info of m_axi_gmem_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS";
  attribute x_interface_info of m_axi_gmem_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION";
  attribute x_interface_info of m_axi_gmem_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE";
  attribute x_interface_info of m_axi_gmem_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR";
  attribute x_interface_info of m_axi_gmem_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST";
  attribute x_interface_info of m_axi_gmem_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE";
  attribute x_interface_info of m_axi_gmem_AWID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWID";
  attribute x_interface_info of m_axi_gmem_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN";
  attribute x_interface_info of m_axi_gmem_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK";
  attribute x_interface_info of m_axi_gmem_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT";
  attribute x_interface_info of m_axi_gmem_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS";
  attribute x_interface_info of m_axi_gmem_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION";
  attribute x_interface_info of m_axi_gmem_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE";
  attribute x_interface_info of m_axi_gmem_BID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BID";
  attribute x_interface_info of m_axi_gmem_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP";
  attribute x_interface_info of m_axi_gmem_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA";
  attribute x_interface_info of m_axi_gmem_RID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RID";
  attribute x_interface_info of m_axi_gmem_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP";
  attribute x_interface_info of m_axi_gmem_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA";
  attribute x_interface_info of m_axi_gmem_WID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WID";
  attribute x_interface_info of m_axi_gmem_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB";
  attribute x_interface_info of s_axi_CTRL_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR";
  attribute x_interface_parameter of s_axi_CTRL_ARADDR : signal is "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_CTRL_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR";
  attribute x_interface_info of s_axi_CTRL_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP";
  attribute x_interface_info of s_axi_CTRL_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA";
  attribute x_interface_info of s_axi_CTRL_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP";
  attribute x_interface_info of s_axi_CTRL_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA";
  attribute x_interface_info of s_axi_CTRL_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB";
begin
  m_axi_gmem1_ARADDR(63) <= \<const0>\;
  m_axi_gmem1_ARADDR(62) <= \<const0>\;
  m_axi_gmem1_ARADDR(61) <= \<const0>\;
  m_axi_gmem1_ARADDR(60) <= \<const0>\;
  m_axi_gmem1_ARADDR(59) <= \<const0>\;
  m_axi_gmem1_ARADDR(58) <= \<const0>\;
  m_axi_gmem1_ARADDR(57) <= \<const0>\;
  m_axi_gmem1_ARADDR(56) <= \<const0>\;
  m_axi_gmem1_ARADDR(55) <= \<const0>\;
  m_axi_gmem1_ARADDR(54) <= \<const0>\;
  m_axi_gmem1_ARADDR(53) <= \<const0>\;
  m_axi_gmem1_ARADDR(52) <= \<const0>\;
  m_axi_gmem1_ARADDR(51) <= \<const0>\;
  m_axi_gmem1_ARADDR(50) <= \<const0>\;
  m_axi_gmem1_ARADDR(49) <= \<const0>\;
  m_axi_gmem1_ARADDR(48) <= \<const0>\;
  m_axi_gmem1_ARADDR(47) <= \<const0>\;
  m_axi_gmem1_ARADDR(46) <= \<const0>\;
  m_axi_gmem1_ARADDR(45) <= \<const0>\;
  m_axi_gmem1_ARADDR(44) <= \<const0>\;
  m_axi_gmem1_ARADDR(43) <= \<const0>\;
  m_axi_gmem1_ARADDR(42) <= \<const0>\;
  m_axi_gmem1_ARADDR(41) <= \<const0>\;
  m_axi_gmem1_ARADDR(40) <= \<const0>\;
  m_axi_gmem1_ARADDR(39) <= \<const0>\;
  m_axi_gmem1_ARADDR(38) <= \<const0>\;
  m_axi_gmem1_ARADDR(37) <= \<const0>\;
  m_axi_gmem1_ARADDR(36) <= \<const0>\;
  m_axi_gmem1_ARADDR(35) <= \<const0>\;
  m_axi_gmem1_ARADDR(34) <= \<const0>\;
  m_axi_gmem1_ARADDR(33) <= \<const0>\;
  m_axi_gmem1_ARADDR(32) <= \<const0>\;
  m_axi_gmem1_ARADDR(31) <= \<const0>\;
  m_axi_gmem1_ARADDR(30) <= \<const0>\;
  m_axi_gmem1_ARADDR(29) <= \<const0>\;
  m_axi_gmem1_ARADDR(28) <= \<const0>\;
  m_axi_gmem1_ARADDR(27) <= \<const0>\;
  m_axi_gmem1_ARADDR(26) <= \<const0>\;
  m_axi_gmem1_ARADDR(25) <= \<const0>\;
  m_axi_gmem1_ARADDR(24) <= \<const0>\;
  m_axi_gmem1_ARADDR(23) <= \<const0>\;
  m_axi_gmem1_ARADDR(22) <= \<const0>\;
  m_axi_gmem1_ARADDR(21) <= \<const0>\;
  m_axi_gmem1_ARADDR(20) <= \<const0>\;
  m_axi_gmem1_ARADDR(19) <= \<const0>\;
  m_axi_gmem1_ARADDR(18) <= \<const0>\;
  m_axi_gmem1_ARADDR(17) <= \<const0>\;
  m_axi_gmem1_ARADDR(16) <= \<const0>\;
  m_axi_gmem1_ARADDR(15) <= \<const0>\;
  m_axi_gmem1_ARADDR(14) <= \<const0>\;
  m_axi_gmem1_ARADDR(13) <= \<const0>\;
  m_axi_gmem1_ARADDR(12) <= \<const0>\;
  m_axi_gmem1_ARADDR(11) <= \<const0>\;
  m_axi_gmem1_ARADDR(10) <= \<const0>\;
  m_axi_gmem1_ARADDR(9) <= \<const0>\;
  m_axi_gmem1_ARADDR(8) <= \<const0>\;
  m_axi_gmem1_ARADDR(7) <= \<const0>\;
  m_axi_gmem1_ARADDR(6) <= \<const0>\;
  m_axi_gmem1_ARADDR(5) <= \<const0>\;
  m_axi_gmem1_ARADDR(4) <= \<const0>\;
  m_axi_gmem1_ARADDR(3) <= \<const0>\;
  m_axi_gmem1_ARADDR(2) <= \<const0>\;
  m_axi_gmem1_ARADDR(1) <= \<const0>\;
  m_axi_gmem1_ARADDR(0) <= \<const0>\;
  m_axi_gmem1_ARBURST(1) <= \<const0>\;
  m_axi_gmem1_ARBURST(0) <= \<const1>\;
  m_axi_gmem1_ARCACHE(3) <= \<const0>\;
  m_axi_gmem1_ARCACHE(2) <= \<const0>\;
  m_axi_gmem1_ARCACHE(1) <= \<const1>\;
  m_axi_gmem1_ARCACHE(0) <= \<const1>\;
  m_axi_gmem1_ARID(0) <= \<const0>\;
  m_axi_gmem1_ARLEN(7) <= \<const0>\;
  m_axi_gmem1_ARLEN(6) <= \<const0>\;
  m_axi_gmem1_ARLEN(5) <= \<const0>\;
  m_axi_gmem1_ARLEN(4) <= \<const0>\;
  m_axi_gmem1_ARLEN(3) <= \<const0>\;
  m_axi_gmem1_ARLEN(2) <= \<const0>\;
  m_axi_gmem1_ARLEN(1) <= \<const0>\;
  m_axi_gmem1_ARLEN(0) <= \<const0>\;
  m_axi_gmem1_ARLOCK(1) <= \<const0>\;
  m_axi_gmem1_ARLOCK(0) <= \<const0>\;
  m_axi_gmem1_ARPROT(2) <= \<const0>\;
  m_axi_gmem1_ARPROT(1) <= \<const0>\;
  m_axi_gmem1_ARPROT(0) <= \<const0>\;
  m_axi_gmem1_ARQOS(3) <= \<const0>\;
  m_axi_gmem1_ARQOS(2) <= \<const0>\;
  m_axi_gmem1_ARQOS(1) <= \<const0>\;
  m_axi_gmem1_ARQOS(0) <= \<const0>\;
  m_axi_gmem1_ARREGION(3) <= \<const0>\;
  m_axi_gmem1_ARREGION(2) <= \<const0>\;
  m_axi_gmem1_ARREGION(1) <= \<const0>\;
  m_axi_gmem1_ARREGION(0) <= \<const0>\;
  m_axi_gmem1_ARSIZE(2) <= \<const0>\;
  m_axi_gmem1_ARSIZE(1) <= \<const1>\;
  m_axi_gmem1_ARSIZE(0) <= \<const0>\;
  m_axi_gmem1_ARVALID <= \<const0>\;
  m_axi_gmem1_AWADDR(63 downto 2) <= \^m_axi_gmem1_awaddr\(63 downto 2);
  m_axi_gmem1_AWADDR(1) <= \<const0>\;
  m_axi_gmem1_AWADDR(0) <= \<const0>\;
  m_axi_gmem1_AWBURST(1) <= \<const0>\;
  m_axi_gmem1_AWBURST(0) <= \<const1>\;
  m_axi_gmem1_AWCACHE(3) <= \<const0>\;
  m_axi_gmem1_AWCACHE(2) <= \<const0>\;
  m_axi_gmem1_AWCACHE(1) <= \<const1>\;
  m_axi_gmem1_AWCACHE(0) <= \<const1>\;
  m_axi_gmem1_AWID(0) <= \<const0>\;
  m_axi_gmem1_AWLEN(7) <= \<const0>\;
  m_axi_gmem1_AWLEN(6) <= \<const0>\;
  m_axi_gmem1_AWLEN(5) <= \<const0>\;
  m_axi_gmem1_AWLEN(4) <= \<const0>\;
  m_axi_gmem1_AWLEN(3 downto 0) <= \^m_axi_gmem1_awlen\(3 downto 0);
  m_axi_gmem1_AWLOCK(1) <= \<const0>\;
  m_axi_gmem1_AWLOCK(0) <= \<const0>\;
  m_axi_gmem1_AWPROT(2) <= \<const0>\;
  m_axi_gmem1_AWPROT(1) <= \<const0>\;
  m_axi_gmem1_AWPROT(0) <= \<const0>\;
  m_axi_gmem1_AWQOS(3) <= \<const0>\;
  m_axi_gmem1_AWQOS(2) <= \<const0>\;
  m_axi_gmem1_AWQOS(1) <= \<const0>\;
  m_axi_gmem1_AWQOS(0) <= \<const0>\;
  m_axi_gmem1_AWREGION(3) <= \<const0>\;
  m_axi_gmem1_AWREGION(2) <= \<const0>\;
  m_axi_gmem1_AWREGION(1) <= \<const0>\;
  m_axi_gmem1_AWREGION(0) <= \<const0>\;
  m_axi_gmem1_AWSIZE(2) <= \<const0>\;
  m_axi_gmem1_AWSIZE(1) <= \<const1>\;
  m_axi_gmem1_AWSIZE(0) <= \<const0>\;
  m_axi_gmem1_WID(0) <= \<const0>\;
  m_axi_gmem2_ARADDR(63) <= \<const0>\;
  m_axi_gmem2_ARADDR(62) <= \<const0>\;
  m_axi_gmem2_ARADDR(61) <= \<const0>\;
  m_axi_gmem2_ARADDR(60) <= \<const0>\;
  m_axi_gmem2_ARADDR(59) <= \<const0>\;
  m_axi_gmem2_ARADDR(58) <= \<const0>\;
  m_axi_gmem2_ARADDR(57) <= \<const0>\;
  m_axi_gmem2_ARADDR(56) <= \<const0>\;
  m_axi_gmem2_ARADDR(55) <= \<const0>\;
  m_axi_gmem2_ARADDR(54) <= \<const0>\;
  m_axi_gmem2_ARADDR(53) <= \<const0>\;
  m_axi_gmem2_ARADDR(52) <= \<const0>\;
  m_axi_gmem2_ARADDR(51) <= \<const0>\;
  m_axi_gmem2_ARADDR(50) <= \<const0>\;
  m_axi_gmem2_ARADDR(49) <= \<const0>\;
  m_axi_gmem2_ARADDR(48) <= \<const0>\;
  m_axi_gmem2_ARADDR(47) <= \<const0>\;
  m_axi_gmem2_ARADDR(46) <= \<const0>\;
  m_axi_gmem2_ARADDR(45) <= \<const0>\;
  m_axi_gmem2_ARADDR(44) <= \<const0>\;
  m_axi_gmem2_ARADDR(43) <= \<const0>\;
  m_axi_gmem2_ARADDR(42) <= \<const0>\;
  m_axi_gmem2_ARADDR(41) <= \<const0>\;
  m_axi_gmem2_ARADDR(40) <= \<const0>\;
  m_axi_gmem2_ARADDR(39) <= \<const0>\;
  m_axi_gmem2_ARADDR(38) <= \<const0>\;
  m_axi_gmem2_ARADDR(37) <= \<const0>\;
  m_axi_gmem2_ARADDR(36) <= \<const0>\;
  m_axi_gmem2_ARADDR(35) <= \<const0>\;
  m_axi_gmem2_ARADDR(34) <= \<const0>\;
  m_axi_gmem2_ARADDR(33) <= \<const0>\;
  m_axi_gmem2_ARADDR(32) <= \<const0>\;
  m_axi_gmem2_ARADDR(31) <= \<const0>\;
  m_axi_gmem2_ARADDR(30) <= \<const0>\;
  m_axi_gmem2_ARADDR(29) <= \<const0>\;
  m_axi_gmem2_ARADDR(28) <= \<const0>\;
  m_axi_gmem2_ARADDR(27) <= \<const0>\;
  m_axi_gmem2_ARADDR(26) <= \<const0>\;
  m_axi_gmem2_ARADDR(25) <= \<const0>\;
  m_axi_gmem2_ARADDR(24) <= \<const0>\;
  m_axi_gmem2_ARADDR(23) <= \<const0>\;
  m_axi_gmem2_ARADDR(22) <= \<const0>\;
  m_axi_gmem2_ARADDR(21) <= \<const0>\;
  m_axi_gmem2_ARADDR(20) <= \<const0>\;
  m_axi_gmem2_ARADDR(19) <= \<const0>\;
  m_axi_gmem2_ARADDR(18) <= \<const0>\;
  m_axi_gmem2_ARADDR(17) <= \<const0>\;
  m_axi_gmem2_ARADDR(16) <= \<const0>\;
  m_axi_gmem2_ARADDR(15) <= \<const0>\;
  m_axi_gmem2_ARADDR(14) <= \<const0>\;
  m_axi_gmem2_ARADDR(13) <= \<const0>\;
  m_axi_gmem2_ARADDR(12) <= \<const0>\;
  m_axi_gmem2_ARADDR(11) <= \<const0>\;
  m_axi_gmem2_ARADDR(10) <= \<const0>\;
  m_axi_gmem2_ARADDR(9) <= \<const0>\;
  m_axi_gmem2_ARADDR(8) <= \<const0>\;
  m_axi_gmem2_ARADDR(7) <= \<const0>\;
  m_axi_gmem2_ARADDR(6) <= \<const0>\;
  m_axi_gmem2_ARADDR(5) <= \<const0>\;
  m_axi_gmem2_ARADDR(4) <= \<const0>\;
  m_axi_gmem2_ARADDR(3) <= \<const0>\;
  m_axi_gmem2_ARADDR(2) <= \<const0>\;
  m_axi_gmem2_ARADDR(1) <= \<const0>\;
  m_axi_gmem2_ARADDR(0) <= \<const0>\;
  m_axi_gmem2_ARBURST(1) <= \<const0>\;
  m_axi_gmem2_ARBURST(0) <= \<const1>\;
  m_axi_gmem2_ARCACHE(3) <= \<const0>\;
  m_axi_gmem2_ARCACHE(2) <= \<const0>\;
  m_axi_gmem2_ARCACHE(1) <= \<const1>\;
  m_axi_gmem2_ARCACHE(0) <= \<const1>\;
  m_axi_gmem2_ARID(0) <= \<const0>\;
  m_axi_gmem2_ARLEN(7) <= \<const0>\;
  m_axi_gmem2_ARLEN(6) <= \<const0>\;
  m_axi_gmem2_ARLEN(5) <= \<const0>\;
  m_axi_gmem2_ARLEN(4) <= \<const0>\;
  m_axi_gmem2_ARLEN(3) <= \<const0>\;
  m_axi_gmem2_ARLEN(2) <= \<const0>\;
  m_axi_gmem2_ARLEN(1) <= \<const0>\;
  m_axi_gmem2_ARLEN(0) <= \<const0>\;
  m_axi_gmem2_ARLOCK(1) <= \<const0>\;
  m_axi_gmem2_ARLOCK(0) <= \<const0>\;
  m_axi_gmem2_ARPROT(2) <= \<const0>\;
  m_axi_gmem2_ARPROT(1) <= \<const0>\;
  m_axi_gmem2_ARPROT(0) <= \<const0>\;
  m_axi_gmem2_ARQOS(3) <= \<const0>\;
  m_axi_gmem2_ARQOS(2) <= \<const0>\;
  m_axi_gmem2_ARQOS(1) <= \<const0>\;
  m_axi_gmem2_ARQOS(0) <= \<const0>\;
  m_axi_gmem2_ARREGION(3) <= \<const0>\;
  m_axi_gmem2_ARREGION(2) <= \<const0>\;
  m_axi_gmem2_ARREGION(1) <= \<const0>\;
  m_axi_gmem2_ARREGION(0) <= \<const0>\;
  m_axi_gmem2_ARSIZE(2) <= \<const0>\;
  m_axi_gmem2_ARSIZE(1) <= \<const1>\;
  m_axi_gmem2_ARSIZE(0) <= \<const0>\;
  m_axi_gmem2_ARVALID <= \<const0>\;
  m_axi_gmem2_AWADDR(63 downto 2) <= \^m_axi_gmem2_awaddr\(63 downto 2);
  m_axi_gmem2_AWADDR(1) <= \<const0>\;
  m_axi_gmem2_AWADDR(0) <= \<const0>\;
  m_axi_gmem2_AWBURST(1) <= \<const0>\;
  m_axi_gmem2_AWBURST(0) <= \<const1>\;
  m_axi_gmem2_AWCACHE(3) <= \<const0>\;
  m_axi_gmem2_AWCACHE(2) <= \<const0>\;
  m_axi_gmem2_AWCACHE(1) <= \<const1>\;
  m_axi_gmem2_AWCACHE(0) <= \<const1>\;
  m_axi_gmem2_AWID(0) <= \<const0>\;
  m_axi_gmem2_AWLEN(7) <= \<const0>\;
  m_axi_gmem2_AWLEN(6) <= \<const0>\;
  m_axi_gmem2_AWLEN(5) <= \<const0>\;
  m_axi_gmem2_AWLEN(4) <= \<const0>\;
  m_axi_gmem2_AWLEN(3 downto 0) <= \^m_axi_gmem2_awlen\(3 downto 0);
  m_axi_gmem2_AWLOCK(1) <= \<const0>\;
  m_axi_gmem2_AWLOCK(0) <= \<const0>\;
  m_axi_gmem2_AWPROT(2) <= \<const0>\;
  m_axi_gmem2_AWPROT(1) <= \<const0>\;
  m_axi_gmem2_AWPROT(0) <= \<const0>\;
  m_axi_gmem2_AWQOS(3) <= \<const0>\;
  m_axi_gmem2_AWQOS(2) <= \<const0>\;
  m_axi_gmem2_AWQOS(1) <= \<const0>\;
  m_axi_gmem2_AWQOS(0) <= \<const0>\;
  m_axi_gmem2_AWREGION(3) <= \<const0>\;
  m_axi_gmem2_AWREGION(2) <= \<const0>\;
  m_axi_gmem2_AWREGION(1) <= \<const0>\;
  m_axi_gmem2_AWREGION(0) <= \<const0>\;
  m_axi_gmem2_AWSIZE(2) <= \<const0>\;
  m_axi_gmem2_AWSIZE(1) <= \<const1>\;
  m_axi_gmem2_AWSIZE(0) <= \<const0>\;
  m_axi_gmem2_WID(0) <= \<const0>\;
  m_axi_gmem_ARADDR(63 downto 2) <= \^m_axi_gmem_araddr\(63 downto 2);
  m_axi_gmem_ARADDR(1) <= \<const0>\;
  m_axi_gmem_ARADDR(0) <= \<const0>\;
  m_axi_gmem_ARBURST(1) <= \<const0>\;
  m_axi_gmem_ARBURST(0) <= \<const1>\;
  m_axi_gmem_ARCACHE(3) <= \<const0>\;
  m_axi_gmem_ARCACHE(2) <= \<const0>\;
  m_axi_gmem_ARCACHE(1) <= \<const1>\;
  m_axi_gmem_ARCACHE(0) <= \<const1>\;
  m_axi_gmem_ARID(0) <= \<const0>\;
  m_axi_gmem_ARLEN(7) <= \<const0>\;
  m_axi_gmem_ARLEN(6) <= \<const0>\;
  m_axi_gmem_ARLEN(5) <= \<const0>\;
  m_axi_gmem_ARLEN(4) <= \<const0>\;
  m_axi_gmem_ARLEN(3 downto 0) <= \^m_axi_gmem_arlen\(3 downto 0);
  m_axi_gmem_ARLOCK(1) <= \<const0>\;
  m_axi_gmem_ARLOCK(0) <= \<const0>\;
  m_axi_gmem_ARPROT(2) <= \<const0>\;
  m_axi_gmem_ARPROT(1) <= \<const0>\;
  m_axi_gmem_ARPROT(0) <= \<const0>\;
  m_axi_gmem_ARQOS(3) <= \<const0>\;
  m_axi_gmem_ARQOS(2) <= \<const0>\;
  m_axi_gmem_ARQOS(1) <= \<const0>\;
  m_axi_gmem_ARQOS(0) <= \<const0>\;
  m_axi_gmem_ARREGION(3) <= \<const0>\;
  m_axi_gmem_ARREGION(2) <= \<const0>\;
  m_axi_gmem_ARREGION(1) <= \<const0>\;
  m_axi_gmem_ARREGION(0) <= \<const0>\;
  m_axi_gmem_ARSIZE(2) <= \<const0>\;
  m_axi_gmem_ARSIZE(1) <= \<const1>\;
  m_axi_gmem_ARSIZE(0) <= \<const0>\;
  m_axi_gmem_AWADDR(63) <= \<const0>\;
  m_axi_gmem_AWADDR(62) <= \<const0>\;
  m_axi_gmem_AWADDR(61) <= \<const0>\;
  m_axi_gmem_AWADDR(60) <= \<const0>\;
  m_axi_gmem_AWADDR(59) <= \<const0>\;
  m_axi_gmem_AWADDR(58) <= \<const0>\;
  m_axi_gmem_AWADDR(57) <= \<const0>\;
  m_axi_gmem_AWADDR(56) <= \<const0>\;
  m_axi_gmem_AWADDR(55) <= \<const0>\;
  m_axi_gmem_AWADDR(54) <= \<const0>\;
  m_axi_gmem_AWADDR(53) <= \<const0>\;
  m_axi_gmem_AWADDR(52) <= \<const0>\;
  m_axi_gmem_AWADDR(51) <= \<const0>\;
  m_axi_gmem_AWADDR(50) <= \<const0>\;
  m_axi_gmem_AWADDR(49) <= \<const0>\;
  m_axi_gmem_AWADDR(48) <= \<const0>\;
  m_axi_gmem_AWADDR(47) <= \<const0>\;
  m_axi_gmem_AWADDR(46) <= \<const0>\;
  m_axi_gmem_AWADDR(45) <= \<const0>\;
  m_axi_gmem_AWADDR(44) <= \<const0>\;
  m_axi_gmem_AWADDR(43) <= \<const0>\;
  m_axi_gmem_AWADDR(42) <= \<const0>\;
  m_axi_gmem_AWADDR(41) <= \<const0>\;
  m_axi_gmem_AWADDR(40) <= \<const0>\;
  m_axi_gmem_AWADDR(39) <= \<const0>\;
  m_axi_gmem_AWADDR(38) <= \<const0>\;
  m_axi_gmem_AWADDR(37) <= \<const0>\;
  m_axi_gmem_AWADDR(36) <= \<const0>\;
  m_axi_gmem_AWADDR(35) <= \<const0>\;
  m_axi_gmem_AWADDR(34) <= \<const0>\;
  m_axi_gmem_AWADDR(33) <= \<const0>\;
  m_axi_gmem_AWADDR(32) <= \<const0>\;
  m_axi_gmem_AWADDR(31) <= \<const0>\;
  m_axi_gmem_AWADDR(30) <= \<const0>\;
  m_axi_gmem_AWADDR(29) <= \<const0>\;
  m_axi_gmem_AWADDR(28) <= \<const0>\;
  m_axi_gmem_AWADDR(27) <= \<const0>\;
  m_axi_gmem_AWADDR(26) <= \<const0>\;
  m_axi_gmem_AWADDR(25) <= \<const0>\;
  m_axi_gmem_AWADDR(24) <= \<const0>\;
  m_axi_gmem_AWADDR(23) <= \<const0>\;
  m_axi_gmem_AWADDR(22) <= \<const0>\;
  m_axi_gmem_AWADDR(21) <= \<const0>\;
  m_axi_gmem_AWADDR(20) <= \<const0>\;
  m_axi_gmem_AWADDR(19) <= \<const0>\;
  m_axi_gmem_AWADDR(18) <= \<const0>\;
  m_axi_gmem_AWADDR(17) <= \<const0>\;
  m_axi_gmem_AWADDR(16) <= \<const0>\;
  m_axi_gmem_AWADDR(15) <= \<const0>\;
  m_axi_gmem_AWADDR(14) <= \<const0>\;
  m_axi_gmem_AWADDR(13) <= \<const0>\;
  m_axi_gmem_AWADDR(12) <= \<const0>\;
  m_axi_gmem_AWADDR(11) <= \<const0>\;
  m_axi_gmem_AWADDR(10) <= \<const0>\;
  m_axi_gmem_AWADDR(9) <= \<const0>\;
  m_axi_gmem_AWADDR(8) <= \<const0>\;
  m_axi_gmem_AWADDR(7) <= \<const0>\;
  m_axi_gmem_AWADDR(6) <= \<const0>\;
  m_axi_gmem_AWADDR(5) <= \<const0>\;
  m_axi_gmem_AWADDR(4) <= \<const0>\;
  m_axi_gmem_AWADDR(3) <= \<const0>\;
  m_axi_gmem_AWADDR(2) <= \<const0>\;
  m_axi_gmem_AWADDR(1) <= \<const0>\;
  m_axi_gmem_AWADDR(0) <= \<const0>\;
  m_axi_gmem_AWBURST(1) <= \<const0>\;
  m_axi_gmem_AWBURST(0) <= \<const1>\;
  m_axi_gmem_AWCACHE(3) <= \<const0>\;
  m_axi_gmem_AWCACHE(2) <= \<const0>\;
  m_axi_gmem_AWCACHE(1) <= \<const1>\;
  m_axi_gmem_AWCACHE(0) <= \<const1>\;
  m_axi_gmem_AWID(0) <= \<const0>\;
  m_axi_gmem_AWLEN(7) <= \<const0>\;
  m_axi_gmem_AWLEN(6) <= \<const0>\;
  m_axi_gmem_AWLEN(5) <= \<const0>\;
  m_axi_gmem_AWLEN(4) <= \<const0>\;
  m_axi_gmem_AWLEN(3) <= \<const0>\;
  m_axi_gmem_AWLEN(2) <= \<const0>\;
  m_axi_gmem_AWLEN(1) <= \<const0>\;
  m_axi_gmem_AWLEN(0) <= \<const0>\;
  m_axi_gmem_AWLOCK(1) <= \<const0>\;
  m_axi_gmem_AWLOCK(0) <= \<const0>\;
  m_axi_gmem_AWPROT(2) <= \<const0>\;
  m_axi_gmem_AWPROT(1) <= \<const0>\;
  m_axi_gmem_AWPROT(0) <= \<const0>\;
  m_axi_gmem_AWQOS(3) <= \<const0>\;
  m_axi_gmem_AWQOS(2) <= \<const0>\;
  m_axi_gmem_AWQOS(1) <= \<const0>\;
  m_axi_gmem_AWQOS(0) <= \<const0>\;
  m_axi_gmem_AWREGION(3) <= \<const0>\;
  m_axi_gmem_AWREGION(2) <= \<const0>\;
  m_axi_gmem_AWREGION(1) <= \<const0>\;
  m_axi_gmem_AWREGION(0) <= \<const0>\;
  m_axi_gmem_AWSIZE(2) <= \<const0>\;
  m_axi_gmem_AWSIZE(1) <= \<const1>\;
  m_axi_gmem_AWSIZE(0) <= \<const0>\;
  m_axi_gmem_AWVALID <= \<const0>\;
  m_axi_gmem_WDATA(31) <= \<const0>\;
  m_axi_gmem_WDATA(30) <= \<const0>\;
  m_axi_gmem_WDATA(29) <= \<const0>\;
  m_axi_gmem_WDATA(28) <= \<const0>\;
  m_axi_gmem_WDATA(27) <= \<const0>\;
  m_axi_gmem_WDATA(26) <= \<const0>\;
  m_axi_gmem_WDATA(25) <= \<const0>\;
  m_axi_gmem_WDATA(24) <= \<const0>\;
  m_axi_gmem_WDATA(23) <= \<const0>\;
  m_axi_gmem_WDATA(22) <= \<const0>\;
  m_axi_gmem_WDATA(21) <= \<const0>\;
  m_axi_gmem_WDATA(20) <= \<const0>\;
  m_axi_gmem_WDATA(19) <= \<const0>\;
  m_axi_gmem_WDATA(18) <= \<const0>\;
  m_axi_gmem_WDATA(17) <= \<const0>\;
  m_axi_gmem_WDATA(16) <= \<const0>\;
  m_axi_gmem_WDATA(15) <= \<const0>\;
  m_axi_gmem_WDATA(14) <= \<const0>\;
  m_axi_gmem_WDATA(13) <= \<const0>\;
  m_axi_gmem_WDATA(12) <= \<const0>\;
  m_axi_gmem_WDATA(11) <= \<const0>\;
  m_axi_gmem_WDATA(10) <= \<const0>\;
  m_axi_gmem_WDATA(9) <= \<const0>\;
  m_axi_gmem_WDATA(8) <= \<const0>\;
  m_axi_gmem_WDATA(7) <= \<const0>\;
  m_axi_gmem_WDATA(6) <= \<const0>\;
  m_axi_gmem_WDATA(5) <= \<const0>\;
  m_axi_gmem_WDATA(4) <= \<const0>\;
  m_axi_gmem_WDATA(3) <= \<const0>\;
  m_axi_gmem_WDATA(2) <= \<const0>\;
  m_axi_gmem_WDATA(1) <= \<const0>\;
  m_axi_gmem_WDATA(0) <= \<const0>\;
  m_axi_gmem_WID(0) <= \<const0>\;
  m_axi_gmem_WLAST <= \<const0>\;
  m_axi_gmem_WSTRB(3) <= \<const0>\;
  m_axi_gmem_WSTRB(2) <= \<const0>\;
  m_axi_gmem_WSTRB(1) <= \<const0>\;
  m_axi_gmem_WSTRB(0) <= \<const0>\;
  m_axi_gmem_WVALID <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Pooling
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axi_gmem1_ARADDR(63 downto 0) => NLW_U0_m_axi_gmem1_ARADDR_UNCONNECTED(63 downto 0),
      m_axi_gmem1_ARBURST(1 downto 0) => NLW_U0_m_axi_gmem1_ARBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem1_ARCACHE(3 downto 0) => NLW_U0_m_axi_gmem1_ARCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem1_ARID(0) => NLW_U0_m_axi_gmem1_ARID_UNCONNECTED(0),
      m_axi_gmem1_ARLEN(7 downto 0) => NLW_U0_m_axi_gmem1_ARLEN_UNCONNECTED(7 downto 0),
      m_axi_gmem1_ARLOCK(1 downto 0) => NLW_U0_m_axi_gmem1_ARLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem1_ARPROT(2 downto 0) => NLW_U0_m_axi_gmem1_ARPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem1_ARQOS(3 downto 0) => NLW_U0_m_axi_gmem1_ARQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem1_ARREADY => '0',
      m_axi_gmem1_ARREGION(3 downto 0) => NLW_U0_m_axi_gmem1_ARREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem1_ARSIZE(2 downto 0) => NLW_U0_m_axi_gmem1_ARSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem1_ARUSER(0) => NLW_U0_m_axi_gmem1_ARUSER_UNCONNECTED(0),
      m_axi_gmem1_ARVALID => NLW_U0_m_axi_gmem1_ARVALID_UNCONNECTED,
      m_axi_gmem1_AWADDR(63 downto 2) => \^m_axi_gmem1_awaddr\(63 downto 2),
      m_axi_gmem1_AWADDR(1 downto 0) => NLW_U0_m_axi_gmem1_AWADDR_UNCONNECTED(1 downto 0),
      m_axi_gmem1_AWBURST(1 downto 0) => NLW_U0_m_axi_gmem1_AWBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem1_AWCACHE(3 downto 0) => NLW_U0_m_axi_gmem1_AWCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem1_AWID(0) => NLW_U0_m_axi_gmem1_AWID_UNCONNECTED(0),
      m_axi_gmem1_AWLEN(7 downto 4) => NLW_U0_m_axi_gmem1_AWLEN_UNCONNECTED(7 downto 4),
      m_axi_gmem1_AWLEN(3 downto 0) => \^m_axi_gmem1_awlen\(3 downto 0),
      m_axi_gmem1_AWLOCK(1 downto 0) => NLW_U0_m_axi_gmem1_AWLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem1_AWPROT(2 downto 0) => NLW_U0_m_axi_gmem1_AWPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem1_AWQOS(3 downto 0) => NLW_U0_m_axi_gmem1_AWQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem1_AWREADY => m_axi_gmem1_AWREADY,
      m_axi_gmem1_AWREGION(3 downto 0) => NLW_U0_m_axi_gmem1_AWREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem1_AWSIZE(2 downto 0) => NLW_U0_m_axi_gmem1_AWSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem1_AWUSER(0) => NLW_U0_m_axi_gmem1_AWUSER_UNCONNECTED(0),
      m_axi_gmem1_AWVALID => m_axi_gmem1_AWVALID,
      m_axi_gmem1_BID(0) => '0',
      m_axi_gmem1_BREADY => m_axi_gmem1_BREADY,
      m_axi_gmem1_BRESP(1 downto 0) => B"00",
      m_axi_gmem1_BUSER(0) => '0',
      m_axi_gmem1_BVALID => m_axi_gmem1_BVALID,
      m_axi_gmem1_RDATA(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_gmem1_RID(0) => '0',
      m_axi_gmem1_RLAST => '0',
      m_axi_gmem1_RREADY => m_axi_gmem1_RREADY,
      m_axi_gmem1_RRESP(1 downto 0) => B"00",
      m_axi_gmem1_RUSER(0) => '0',
      m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
      m_axi_gmem1_WDATA(31 downto 0) => m_axi_gmem1_WDATA(31 downto 0),
      m_axi_gmem1_WID(0) => NLW_U0_m_axi_gmem1_WID_UNCONNECTED(0),
      m_axi_gmem1_WLAST => m_axi_gmem1_WLAST,
      m_axi_gmem1_WREADY => m_axi_gmem1_WREADY,
      m_axi_gmem1_WSTRB(3 downto 0) => m_axi_gmem1_WSTRB(3 downto 0),
      m_axi_gmem1_WUSER(0) => NLW_U0_m_axi_gmem1_WUSER_UNCONNECTED(0),
      m_axi_gmem1_WVALID => m_axi_gmem1_WVALID,
      m_axi_gmem2_ARADDR(63 downto 0) => NLW_U0_m_axi_gmem2_ARADDR_UNCONNECTED(63 downto 0),
      m_axi_gmem2_ARBURST(1 downto 0) => NLW_U0_m_axi_gmem2_ARBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem2_ARCACHE(3 downto 0) => NLW_U0_m_axi_gmem2_ARCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem2_ARID(0) => NLW_U0_m_axi_gmem2_ARID_UNCONNECTED(0),
      m_axi_gmem2_ARLEN(7 downto 0) => NLW_U0_m_axi_gmem2_ARLEN_UNCONNECTED(7 downto 0),
      m_axi_gmem2_ARLOCK(1 downto 0) => NLW_U0_m_axi_gmem2_ARLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem2_ARPROT(2 downto 0) => NLW_U0_m_axi_gmem2_ARPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem2_ARQOS(3 downto 0) => NLW_U0_m_axi_gmem2_ARQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem2_ARREADY => '0',
      m_axi_gmem2_ARREGION(3 downto 0) => NLW_U0_m_axi_gmem2_ARREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem2_ARSIZE(2 downto 0) => NLW_U0_m_axi_gmem2_ARSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem2_ARUSER(0) => NLW_U0_m_axi_gmem2_ARUSER_UNCONNECTED(0),
      m_axi_gmem2_ARVALID => NLW_U0_m_axi_gmem2_ARVALID_UNCONNECTED,
      m_axi_gmem2_AWADDR(63 downto 2) => \^m_axi_gmem2_awaddr\(63 downto 2),
      m_axi_gmem2_AWADDR(1 downto 0) => NLW_U0_m_axi_gmem2_AWADDR_UNCONNECTED(1 downto 0),
      m_axi_gmem2_AWBURST(1 downto 0) => NLW_U0_m_axi_gmem2_AWBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem2_AWCACHE(3 downto 0) => NLW_U0_m_axi_gmem2_AWCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem2_AWID(0) => NLW_U0_m_axi_gmem2_AWID_UNCONNECTED(0),
      m_axi_gmem2_AWLEN(7 downto 4) => NLW_U0_m_axi_gmem2_AWLEN_UNCONNECTED(7 downto 4),
      m_axi_gmem2_AWLEN(3 downto 0) => \^m_axi_gmem2_awlen\(3 downto 0),
      m_axi_gmem2_AWLOCK(1 downto 0) => NLW_U0_m_axi_gmem2_AWLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem2_AWPROT(2 downto 0) => NLW_U0_m_axi_gmem2_AWPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem2_AWQOS(3 downto 0) => NLW_U0_m_axi_gmem2_AWQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem2_AWREADY => m_axi_gmem2_AWREADY,
      m_axi_gmem2_AWREGION(3 downto 0) => NLW_U0_m_axi_gmem2_AWREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem2_AWSIZE(2 downto 0) => NLW_U0_m_axi_gmem2_AWSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem2_AWUSER(0) => NLW_U0_m_axi_gmem2_AWUSER_UNCONNECTED(0),
      m_axi_gmem2_AWVALID => m_axi_gmem2_AWVALID,
      m_axi_gmem2_BID(0) => '0',
      m_axi_gmem2_BREADY => m_axi_gmem2_BREADY,
      m_axi_gmem2_BRESP(1 downto 0) => B"00",
      m_axi_gmem2_BUSER(0) => '0',
      m_axi_gmem2_BVALID => m_axi_gmem2_BVALID,
      m_axi_gmem2_RDATA(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_gmem2_RID(0) => '0',
      m_axi_gmem2_RLAST => '0',
      m_axi_gmem2_RREADY => m_axi_gmem2_RREADY,
      m_axi_gmem2_RRESP(1 downto 0) => B"00",
      m_axi_gmem2_RUSER(0) => '0',
      m_axi_gmem2_RVALID => m_axi_gmem2_RVALID,
      m_axi_gmem2_WDATA(31 downto 0) => m_axi_gmem2_WDATA(31 downto 0),
      m_axi_gmem2_WID(0) => NLW_U0_m_axi_gmem2_WID_UNCONNECTED(0),
      m_axi_gmem2_WLAST => m_axi_gmem2_WLAST,
      m_axi_gmem2_WREADY => m_axi_gmem2_WREADY,
      m_axi_gmem2_WSTRB(3 downto 0) => m_axi_gmem2_WSTRB(3 downto 0),
      m_axi_gmem2_WUSER(0) => NLW_U0_m_axi_gmem2_WUSER_UNCONNECTED(0),
      m_axi_gmem2_WVALID => m_axi_gmem2_WVALID,
      m_axi_gmem_ARADDR(63 downto 2) => \^m_axi_gmem_araddr\(63 downto 2),
      m_axi_gmem_ARADDR(1 downto 0) => NLW_U0_m_axi_gmem_ARADDR_UNCONNECTED(1 downto 0),
      m_axi_gmem_ARBURST(1 downto 0) => NLW_U0_m_axi_gmem_ARBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem_ARCACHE(3 downto 0) => NLW_U0_m_axi_gmem_ARCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARID(0) => NLW_U0_m_axi_gmem_ARID_UNCONNECTED(0),
      m_axi_gmem_ARLEN(7 downto 4) => NLW_U0_m_axi_gmem_ARLEN_UNCONNECTED(7 downto 4),
      m_axi_gmem_ARLEN(3 downto 0) => \^m_axi_gmem_arlen\(3 downto 0),
      m_axi_gmem_ARLOCK(1 downto 0) => NLW_U0_m_axi_gmem_ARLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem_ARPROT(2 downto 0) => NLW_U0_m_axi_gmem_ARPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem_ARQOS(3 downto 0) => NLW_U0_m_axi_gmem_ARQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_ARREGION(3 downto 0) => NLW_U0_m_axi_gmem_ARREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARSIZE(2 downto 0) => NLW_U0_m_axi_gmem_ARSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem_ARUSER(0) => NLW_U0_m_axi_gmem_ARUSER_UNCONNECTED(0),
      m_axi_gmem_ARVALID => m_axi_gmem_ARVALID,
      m_axi_gmem_AWADDR(63 downto 0) => NLW_U0_m_axi_gmem_AWADDR_UNCONNECTED(63 downto 0),
      m_axi_gmem_AWBURST(1 downto 0) => NLW_U0_m_axi_gmem_AWBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem_AWCACHE(3 downto 0) => NLW_U0_m_axi_gmem_AWCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWID(0) => NLW_U0_m_axi_gmem_AWID_UNCONNECTED(0),
      m_axi_gmem_AWLEN(7 downto 0) => NLW_U0_m_axi_gmem_AWLEN_UNCONNECTED(7 downto 0),
      m_axi_gmem_AWLOCK(1 downto 0) => NLW_U0_m_axi_gmem_AWLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem_AWPROT(2 downto 0) => NLW_U0_m_axi_gmem_AWPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem_AWQOS(3 downto 0) => NLW_U0_m_axi_gmem_AWQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWREADY => '0',
      m_axi_gmem_AWREGION(3 downto 0) => NLW_U0_m_axi_gmem_AWREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWSIZE(2 downto 0) => NLW_U0_m_axi_gmem_AWSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem_AWUSER(0) => NLW_U0_m_axi_gmem_AWUSER_UNCONNECTED(0),
      m_axi_gmem_AWVALID => NLW_U0_m_axi_gmem_AWVALID_UNCONNECTED,
      m_axi_gmem_BID(0) => '0',
      m_axi_gmem_BREADY => m_axi_gmem_BREADY,
      m_axi_gmem_BRESP(1 downto 0) => B"00",
      m_axi_gmem_BUSER(0) => '0',
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_RDATA(31 downto 0) => m_axi_gmem_RDATA(31 downto 0),
      m_axi_gmem_RID(0) => '0',
      m_axi_gmem_RLAST => m_axi_gmem_RLAST,
      m_axi_gmem_RREADY => m_axi_gmem_RREADY,
      m_axi_gmem_RRESP(1 downto 0) => B"00",
      m_axi_gmem_RUSER(0) => '0',
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      m_axi_gmem_WDATA(31 downto 0) => NLW_U0_m_axi_gmem_WDATA_UNCONNECTED(31 downto 0),
      m_axi_gmem_WID(0) => NLW_U0_m_axi_gmem_WID_UNCONNECTED(0),
      m_axi_gmem_WLAST => NLW_U0_m_axi_gmem_WLAST_UNCONNECTED,
      m_axi_gmem_WREADY => '0',
      m_axi_gmem_WSTRB(3 downto 0) => NLW_U0_m_axi_gmem_WSTRB_UNCONNECTED(3 downto 0),
      m_axi_gmem_WUSER(0) => NLW_U0_m_axi_gmem_WUSER_UNCONNECTED(0),
      m_axi_gmem_WVALID => NLW_U0_m_axi_gmem_WVALID_UNCONNECTED,
      s_axi_CTRL_ARADDR(5 downto 0) => s_axi_CTRL_ARADDR(5 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(5 downto 2) => s_axi_CTRL_AWADDR(5 downto 2),
      s_axi_CTRL_AWADDR(1 downto 0) => B"00",
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BRESP(1 downto 0) => NLW_U0_s_axi_CTRL_BRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 0) => s_axi_CTRL_RDATA(31 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RRESP(1 downto 0) => NLW_U0_s_axi_CTRL_RRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
