# RISC-V SoC Tapeout Program  

This repository documents my 20-week journey in the **RISC-V SoC Tapeout Program**, an initiative by IIT Gandhinagar & VSD. An **end-to-end chip design expertise** â€” from RTL design to actual silicon tapeout.  

---

##  Week 0: Getting Started with Digital VLSI SoC Design & Planning  

### Objectives of week 0
- Understand the fundamentals of **Digital VLSI SoC Design**  
- Explore the **planning phase** of an SoC project  
- Set up the **tools** and **development environment**

---
