// Seed: 1158982547
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    output wor id_2,
    output wire id_3,
    input uwire id_4,
    output uwire id_5,
    output tri id_6,
    input tri id_7,
    output supply1 id_8,
    input wire id_9,
    input supply1 id_10,
    output wor id_11,
    input tri0 id_12,
    input uwire id_13,
    output wand id_14,
    input tri1 id_15,
    input supply0 id_16,
    input tri0 id_17,
    input supply1 id_18,
    input tri0 id_19,
    input tri1 id_20,
    input tri0 id_21,
    input tri0 id_22,
    output supply1 id_23,
    input supply0 id_24,
    input supply1 id_25
);
  wire id_27;
  module_0(
      id_27, id_27, id_27, id_27
  );
endmodule
