(pcb /home/jules/cpus/c61/implementation/schematic/schematic.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.6+dfsg1-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  100330 -160020  85090 -160020  85090 -15240  242570 -15240
            242570 -160020  100330 -160020  100330 -160020)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_THT:CP_Radial_D6.3mm_P2.50mm
      (place C1 105410 -17780 front 270 (PN 22u))
      (place C2 97790 -17780 front 270 (PN 22u))
    )
    (component Capacitors_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (place C3 128270 -46990 front 0 (PN 100n))
      (place C4 127000 -30480 front 180 (PN 47p))
      (place C5 97790 -57150 front 0 (PN 22p))
      (place C6 86360 -73660 front 270 (PN 10p))
    )
    (component LEDs:LED_D3.0mm
      (place D3 118110 -20320 front 90 (PN LED))
    )
    (component Pin_Headers:Pin_Header_Straight_2x03_Pitch2.54mm
      (place J1 110490 -20320 front 0 (PN CONN_02X03_PWR))
    )
    (component "local:JPArray-03x04-Connected"
      (place J2 104140 -27940 front 270 (PN jumperblock_4))
    )
    (component Pin_Headers:Pin_Header_Straight_2x05_Pitch2.54mm
      (place J3 140970 -71120 front 0 (PN CONN_02X05))
    )
    (component "TO_SOT_Packages_THT:TO-92_Inline_Narrow_Oval"
      (place Q1 123190 -25400 front 0 (PN BC548A))
    )
    (component Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R1 123190 -41910 front 0 (PN 2K2))
      (place R2 129540 -34290 front 180 (PN 36K))
      (place R3 118110 -22860 front 270 (PN 100R))
      (place R4 119380 -34290 front 270 (PN 1K))
      (place R5 86360 -71120 front 90 (PN 1K3))
      (place R6 125730 -46990 front 180 (PN 1K))
    )
    (component Resistors_SMD:R_1206_HandSoldering
      (place R7 118110 -83820 front 180 (PN 330R))
      (place R8 143510 -54610 front 0 (PN 330R))
      (place R9 154940 -52070 front 0 (PN 330R))
      (place R10 177800 -85090 front 0 (PN 330R))
      (place R11 118110 -88900 front 180 (PN 330R))
      (place R12 118110 -91440 front 0 (PN 330R))
      (place R13 162560 -87630 front 0 (PN 330R))
      (place R14 148590 -87630 front 0 (PN 330R))
      (place R15 149860 -82550 front 0 (PN 330R))
      (place R16 118110 -86360 front 180 (PN 330R))
      (place R17 124460 -91440 front 180 (PN 330R))
      (place R18 156210 -100330 front 0 (PN 330R))
      (place R19 129540 -83820 front 0 (PN 330R))
      (place R20 143510 -96520 front 0 (PN 330R))
      (place R21 129540 -76200 front 0 (PN 330R))
      (place R22 135890 -67310 front 0 (PN 330R))
      (place R23 129540 -81280 front 0 (PN 330R))
      (place R24 119380 -74930 front 0 (PN 330R))
      (place R25 119380 -71120 front 0 (PN 330R))
      (place R26 119380 -78740 front 0 (PN 330R))
      (place R27 129540 -71120 front 0 (PN 330R))
      (place R28 129540 -68580 front 0 (PN 330R))
      (place R29 119380 -67310 front 0 (PN 330R))
      (place R30 129540 -78740 front 0 (PN 330R))
      (place R31 129540 -73660 front 0 (PN 330R))
      (place R32 129540 -86360 front 0 (PN 330R))
      (place R33 170180 -87630 front 180 (PN 330R))
      (place R34 162560 -92710 front 180 (PN 330R))
      (place R35 151130 -96520 front 0 (PN 330R))
    )
    (component "Housings_DIP:DIP-16_W7.62mm_LongPads"
      (place U3 113030 -34290 front 270 (PN 74LS85))
    )
    (component "Housings_DIP:DIP-14_W7.62mm_LongPads"
      (place U4 102870 -63500 front 0 (PN 74HC86))
      (place U1 97790 -53340 front 90 (PN 74HC93))
      (place U2 90170 -63500 front 0 (PN 74HC04))
      (place U7 123190 -111760 front 180 (PN 74LS21))
    )
    (component "Housings_DIP:DIP-20_W7.62mm_LongPads"
      (place U5 102870 -113030 front 0 (PN 74LS574))
      (place U6 102870 -83820 front 0 (PN 74LS574))
      (place U8 90170 -83820 front 0 (PN 74LS574))
    )
    (component "TO_SOT_Packages_SMD:SOT-23-6_Handsoldering"
      (place U9 130810 -102870 front 0 (PN 74LVC1G57))
      (place U10 130810 -97790 front 0 (PN 74LVC1G57))
    )
    (component "Housings_SOIC:SOIC-16_3.9x9.9mm_Pitch1.27mm"
      (place U11 181610 -63500 front 0 (PN 74HC365))
      (place U13 190500 -64770 front 0 (PN 74HC365))
    )
    (component "Package_QFP:TQFP-100_14x14mm_P0.5mm"
      (place U12 163830 -64770 front 0 (PN EPM240T100C5_REGFILE8X6_V1))
    )
    (component Crystals:Crystal_HC50_Vertical
      (place Y1 129540 -19050 front 180 (PN 24MHz))
    )
    (component Diodes_SMD:D_0805
      (place D1 121920 -38100 front 90 (PN 1N4148))
      (place D2 124460 -38100 front 270 (PN 1N4148))
      (place D4 142240 -58420 front 0 (PN 1N4148))
      (place D5 148590 -67310 front 90 (PN 1N4148))
      (place D6 156210 -90170 front 0 (PN 1N4148))
      (place D7 157480 -82550 front 0 (PN 1N4148))
      (place D8 140970 -92710 front 0 (PN 1N4148))
      (place D9 144780 -87630 front 90 (PN 1N4148))
      (place D10 144780 -92710 front 0 (PN 1N4148))
      (place D11 170180 -83820 front 270 (PN 1N4148))
      (place D12 153670 -87630 front 90 (PN 1N4148))
      (place D13 142240 -87630 front 90 (PN 1N4148))
      (place D14 137160 -92710 front 0 (PN 1N4148))
      (place D15 134620 -83820 front 180 (PN 1N4148))
      (place D16 134620 -76200 front 180 (PN 1N4148))
      (place D17 161290 -82550 front 0 (PN 1N4148))
      (place D18 148590 -92710 front 180 (PN 1N4148))
      (place D19 137160 -64770 front 0 (PN 1N4148))
      (place D20 134620 -81280 front 180 (PN 1N4148))
      (place D21 124460 -73660 front 270 (PN 1N4148))
      (place D22 132080 -64770 front 0 (PN 1N4148))
      (place D23 124460 -77470 front 270 (PN 1N4148))
      (place D24 134620 -71120 front 180 (PN 1N4148))
      (place D25 124460 -69850 front 90 (PN 1N4148))
      (place D26 135890 -60960 front 0 (PN 1N4148))
      (place D27 158750 -86360 front 90 (PN 1N4148))
      (place D28 154940 -85090 front 180 (PN 1N4148))
      (place D29 134620 -86360 front 180 (PN 1N4148))
      (place D30 167640 -83820 front 270 (PN 1N4148))
      (place D31 156210 -92710 front 0 (PN 1N4148))
      (place D32 152400 -92710 front 0 (PN 1N4148))
    )
    (component Capacitors_SMD:C_0805_HandSoldering
      (place C7 173990 -52070 front 0 (PN 100n))
      (place C8 173990 -73660 front 0 (PN 100n))
      (place C9 149860 -55880 front 0 (PN 100n))
      (place C10 152400 -72390 front 90 (PN 100n))
      (place C11 161290 -52070 front 180 (PN 100n))
      (place C12 148590 -63500 front 90 (PN 100n))
    )
  )
  (library
    (image Capacitors_THT:CP_Radial_D6.3mm_P2.50mm
      (outline (path signal 100  4400 0  4245.83 -973.404  3798.4 -1851.52  3101.52 -2548.4
            2223.4 -2995.83  1250 -3150  276.596 -2995.83  -601.524 -2548.4
            -1298.4 -1851.52  -1745.83 -973.404  -1900 0  -1745.83 973.404
            -1298.4 1851.52  -601.524 2548.4  276.596 2995.83  1250 3150
            2223.4 2995.83  3101.52 2548.4  3798.4 1851.52  4245.83 973.404))
      (outline (path signal 100  -2200 0  -1000 0))
      (outline (path signal 100  -1600 650  -1600 -650))
      (outline (path signal 120  1250 3200  1250 -3200))
      (outline (path signal 120  1290 3200  1290 -3200))
      (outline (path signal 120  1330 3200  1330 -3200))
      (outline (path signal 120  1370 3198  1370 -3198))
      (outline (path signal 120  1410 3197  1410 -3197))
      (outline (path signal 120  1450 3194  1450 -3194))
      (outline (path signal 120  1490 3192  1490 -3192))
      (outline (path signal 120  1530 3188  1530 980))
      (outline (path signal 120  1530 -980  1530 -3188))
      (outline (path signal 120  1570 3185  1570 980))
      (outline (path signal 120  1570 -980  1570 -3185))
      (outline (path signal 120  1610 3180  1610 980))
      (outline (path signal 120  1610 -980  1610 -3180))
      (outline (path signal 120  1650 3176  1650 980))
      (outline (path signal 120  1650 -980  1650 -3176))
      (outline (path signal 120  1690 3170  1690 980))
      (outline (path signal 120  1690 -980  1690 -3170))
      (outline (path signal 120  1730 3165  1730 980))
      (outline (path signal 120  1730 -980  1730 -3165))
      (outline (path signal 120  1770 3158  1770 980))
      (outline (path signal 120  1770 -980  1770 -3158))
      (outline (path signal 120  1810 3152  1810 980))
      (outline (path signal 120  1810 -980  1810 -3152))
      (outline (path signal 120  1850 3144  1850 980))
      (outline (path signal 120  1850 -980  1850 -3144))
      (outline (path signal 120  1890 3137  1890 980))
      (outline (path signal 120  1890 -980  1890 -3137))
      (outline (path signal 120  1930 3128  1930 980))
      (outline (path signal 120  1930 -980  1930 -3128))
      (outline (path signal 120  1971 3119  1971 980))
      (outline (path signal 120  1971 -980  1971 -3119))
      (outline (path signal 120  2011 3110  2011 980))
      (outline (path signal 120  2011 -980  2011 -3110))
      (outline (path signal 120  2051 3100  2051 980))
      (outline (path signal 120  2051 -980  2051 -3100))
      (outline (path signal 120  2091 3090  2091 980))
      (outline (path signal 120  2091 -980  2091 -3090))
      (outline (path signal 120  2131 3079  2131 980))
      (outline (path signal 120  2131 -980  2131 -3079))
      (outline (path signal 120  2171 3067  2171 980))
      (outline (path signal 120  2171 -980  2171 -3067))
      (outline (path signal 120  2211 3055  2211 980))
      (outline (path signal 120  2211 -980  2211 -3055))
      (outline (path signal 120  2251 3042  2251 980))
      (outline (path signal 120  2251 -980  2251 -3042))
      (outline (path signal 120  2291 3029  2291 980))
      (outline (path signal 120  2291 -980  2291 -3029))
      (outline (path signal 120  2331 3015  2331 980))
      (outline (path signal 120  2331 -980  2331 -3015))
      (outline (path signal 120  2371 3001  2371 980))
      (outline (path signal 120  2371 -980  2371 -3001))
      (outline (path signal 120  2411 2986  2411 980))
      (outline (path signal 120  2411 -980  2411 -2986))
      (outline (path signal 120  2451 2970  2451 980))
      (outline (path signal 120  2451 -980  2451 -2970))
      (outline (path signal 120  2491 2954  2491 980))
      (outline (path signal 120  2491 -980  2491 -2954))
      (outline (path signal 120  2531 2937  2531 980))
      (outline (path signal 120  2531 -980  2531 -2937))
      (outline (path signal 120  2571 2919  2571 980))
      (outline (path signal 120  2571 -980  2571 -2919))
      (outline (path signal 120  2611 2901  2611 980))
      (outline (path signal 120  2611 -980  2611 -2901))
      (outline (path signal 120  2651 2882  2651 980))
      (outline (path signal 120  2651 -980  2651 -2882))
      (outline (path signal 120  2691 2863  2691 980))
      (outline (path signal 120  2691 -980  2691 -2863))
      (outline (path signal 120  2731 2843  2731 980))
      (outline (path signal 120  2731 -980  2731 -2843))
      (outline (path signal 120  2771 2822  2771 980))
      (outline (path signal 120  2771 -980  2771 -2822))
      (outline (path signal 120  2811 2800  2811 980))
      (outline (path signal 120  2811 -980  2811 -2800))
      (outline (path signal 120  2851 2778  2851 980))
      (outline (path signal 120  2851 -980  2851 -2778))
      (outline (path signal 120  2891 2755  2891 980))
      (outline (path signal 120  2891 -980  2891 -2755))
      (outline (path signal 120  2931 2731  2931 980))
      (outline (path signal 120  2931 -980  2931 -2731))
      (outline (path signal 120  2971 2706  2971 980))
      (outline (path signal 120  2971 -980  2971 -2706))
      (outline (path signal 120  3011 2681  3011 980))
      (outline (path signal 120  3011 -980  3011 -2681))
      (outline (path signal 120  3051 2654  3051 980))
      (outline (path signal 120  3051 -980  3051 -2654))
      (outline (path signal 120  3091 2627  3091 980))
      (outline (path signal 120  3091 -980  3091 -2627))
      (outline (path signal 120  3131 2599  3131 980))
      (outline (path signal 120  3131 -980  3131 -2599))
      (outline (path signal 120  3171 2570  3171 980))
      (outline (path signal 120  3171 -980  3171 -2570))
      (outline (path signal 120  3211 2540  3211 980))
      (outline (path signal 120  3211 -980  3211 -2540))
      (outline (path signal 120  3251 2510  3251 980))
      (outline (path signal 120  3251 -980  3251 -2510))
      (outline (path signal 120  3291 2478  3291 980))
      (outline (path signal 120  3291 -980  3291 -2478))
      (outline (path signal 120  3331 2445  3331 980))
      (outline (path signal 120  3331 -980  3331 -2445))
      (outline (path signal 120  3371 2411  3371 980))
      (outline (path signal 120  3371 -980  3371 -2411))
      (outline (path signal 120  3411 2375  3411 980))
      (outline (path signal 120  3411 -980  3411 -2375))
      (outline (path signal 120  3451 2339  3451 980))
      (outline (path signal 120  3451 -980  3451 -2339))
      (outline (path signal 120  3491 2301  3491 -2301))
      (outline (path signal 120  3531 2262  3531 -2262))
      (outline (path signal 120  3571 2222  3571 -2222))
      (outline (path signal 120  3611 2180  3611 -2180))
      (outline (path signal 120  3651 2137  3651 -2137))
      (outline (path signal 120  3691 2092  3691 -2092))
      (outline (path signal 120  3731 2045  3731 -2045))
      (outline (path signal 120  3771 1997  3771 -1997))
      (outline (path signal 120  3811 1946  3811 -1946))
      (outline (path signal 120  3851 1894  3851 -1894))
      (outline (path signal 120  3891 1839  3891 -1839))
      (outline (path signal 120  3931 1781  3931 -1781))
      (outline (path signal 120  3971 1721  3971 -1721))
      (outline (path signal 120  4011 1658  4011 -1658))
      (outline (path signal 120  4051 1591  4051 -1591))
      (outline (path signal 120  4091 1520  4091 -1520))
      (outline (path signal 120  4131 1445  4131 -1445))
      (outline (path signal 120  4171 1364  4171 -1364))
      (outline (path signal 120  4211 1278  4211 -1278))
      (outline (path signal 120  4251 1184  4251 -1184))
      (outline (path signal 120  4291 1081  4291 -1081))
      (outline (path signal 120  4331 966  4331 -966))
      (outline (path signal 120  4371 834  4371 -834))
      (outline (path signal 120  4411 676  4411 -676))
      (outline (path signal 120  4451 468  4451 -468))
      (outline (path signal 120  -2200 0  -1000 0))
      (outline (path signal 120  -1600 650  -1600 -650))
      (outline (path signal 50  -2250 3500  -2250 -3500))
      (outline (path signal 50  -2250 -3500  4750 -3500))
      (outline (path signal 50  4750 -3500  4750 3500))
      (outline (path signal 50  4750 3500  -2250 3500))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitors_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (outline (path signal 100  350 950  350 -950))
      (outline (path signal 100  350 -950  4650 -950))
      (outline (path signal 100  4650 -950  4650 950))
      (outline (path signal 100  4650 950  350 950))
      (outline (path signal 120  290 1010  4710 1010))
      (outline (path signal 120  290 -1010  4710 -1010))
      (outline (path signal 120  290 1010  290 996))
      (outline (path signal 120  290 -996  290 -1010))
      (outline (path signal 120  4710 1010  4710 996))
      (outline (path signal 120  4710 -996  4710 -1010))
      (outline (path signal 50  -1050 1300  -1050 -1300))
      (outline (path signal 50  -1050 -1300  6050 -1300))
      (outline (path signal 50  6050 -1300  6050 1300))
      (outline (path signal 50  6050 1300  -1050 1300))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image LEDs:LED_D3.0mm
      (outline (path signal 100  2770 0  2696.59 -463.525  2483.53 -881.678  2151.68 -1213.53
            1733.53 -1426.59  1270 -1500  806.475 -1426.59  388.322 -1213.53
            56.475 -881.678  -156.585 -463.525  -230 0  -156.585 463.525
            56.475 881.678  388.322 1213.53  806.475 1426.59  1270 1500
            1733.53 1426.59  2151.68 1213.53  2483.53 881.678  2696.59 463.525))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 50  3700 2250  -1150 2250))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image Pin_Headers:Pin_Header_Straight_2x03_Pitch2.54mm
      (outline (path signal 100  -1270 1270  -1270 -6350))
      (outline (path signal 100  -1270 -6350  3810 -6350))
      (outline (path signal 100  3810 -6350  3810 1270))
      (outline (path signal 100  3810 1270  -1270 1270))
      (outline (path signal 120  -1390 -1270  -1390 -6470))
      (outline (path signal 120  -1390 -6470  3930 -6470))
      (outline (path signal 120  3930 -6470  3930 1390))
      (outline (path signal 120  3930 1390  1270 1390))
      (outline (path signal 120  1270 1390  1270 -1270))
      (outline (path signal 120  1270 -1270  -1390 -1270))
      (outline (path signal 120  -1390 0  -1390 1390))
      (outline (path signal 120  -1390 1390  0 1390))
      (outline (path signal 50  -1600 1600  -1600 -6600))
      (outline (path signal 50  -1600 -6600  4100 -6600))
      (outline (path signal 50  4100 -6600  4100 1600))
      (outline (path signal 50  4100 1600  -1600 1600))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
    )
    (image "local:JPArray-03x04-Connected"
      (outline (path signal 300  2540 -762  2540 -1778))
      (outline (path signal 300  2540 -3302  2540 -4318))
      (outline (path signal 300  2540 -5715  2540 -6731))
      (outline (path signal 300  -2540 -5842  -2540 -6858))
      (outline (path signal 300  -2540 -3302  -2540 -4318))
      (outline (path signal 300  -2540 -762  -2540 -1778))
      (outline (path signal 120  -1404 1390  -3900 1390))
      (outline (path signal 120  -1397 1390  -1397 -1270))
      (outline (path signal 100  -3810 -8890  -1270 -8890))
      (outline (path signal 100  -3810 1270  -1270 1270))
      (outline (path signal 100  -3810 1270  -3810 -8890))
      (outline (path signal 100  -1270 -8890  3810 -8890))
      (outline (path signal 100  3810 -8890  3810 1270))
      (outline (path signal 100  3810 1270  -1270 1270))
      (outline (path signal 120  -3930 1400  -3930 -9010))
      (outline (path signal 120  -3900 -9010  3930 -9010))
      (outline (path signal 120  3930 -9010  3930 1390))
      (outline (path signal 120  3930 1390  1270 1390))
      (outline (path signal 120  1270 1390  1270 -1270))
      (outline (path signal 120  1270 -1270  -1390 -1270))
      (outline (path signal 120  -755 1390  635 1390))
      (outline (path signal 50  -4100 1600  -4100 -9200))
      (outline (path signal 50  -4100 -9200  4100 -9200))
      (outline (path signal 50  4100 -9200  4100 1600))
      (outline (path signal 50  4100 1600  -4100 1600))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um @1 2540 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um @2 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um @3 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -7620)
      (pin Round[A]Pad_1524_um 5 -2540 0)
      (pin Round[A]Pad_1524_um @4 -2540 -2540)
      (pin Round[A]Pad_1524_um @5 -2540 -5080)
      (pin Round[A]Pad_1524_um @6 -2540 -7620)
    )
    (image Pin_Headers:Pin_Header_Straight_2x05_Pitch2.54mm
      (outline (path signal 100  -1270 1270  -1270 -11430))
      (outline (path signal 100  -1270 -11430  3810 -11430))
      (outline (path signal 100  3810 -11430  3810 1270))
      (outline (path signal 100  3810 1270  -1270 1270))
      (outline (path signal 120  -1390 -1270  -1390 -11550))
      (outline (path signal 120  -1390 -11550  3930 -11550))
      (outline (path signal 120  3930 -11550  3930 1390))
      (outline (path signal 120  3930 1390  1270 1390))
      (outline (path signal 120  1270 1390  1270 -1270))
      (outline (path signal 120  1270 -1270  -1390 -1270))
      (outline (path signal 120  -1390 0  -1390 1390))
      (outline (path signal 120  -1390 1390  0 1390))
      (outline (path signal 50  -1600 1600  -1600 -11700))
      (outline (path signal 50  -1600 -11700  4100 -11700))
      (outline (path signal 50  4100 -11700  4100 1600))
      (outline (path signal 50  4100 1600  -1600 1600))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
    )
    (image "TO_SOT_Packages_THT:TO-92_Inline_Narrow_Oval"
      (outline (path signal 50  -1650 2900  4150 2900))
      (outline (path signal 50  4150 2900  4150 -2200))
      (outline (path signal 50  4150 -2200  -1650 -2200))
      (outline (path signal 50  -1650 -2200  -1650 2900))
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (pin Oval[A]Pad_899.16x1501.14_um (rotate 180) 2 1270 0)
      (pin Oval[A]Pad_899.16x1501.14_um (rotate 180) 3 2540 0)
      (pin Rect[A]Pad_899.16x1501.14_um (rotate 180) 1 0 0)
    )
    (image Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  600 980  600 1310))
      (outline (path signal 120  600 1310  7020 1310))
      (outline (path signal 120  7020 1310  7020 980))
      (outline (path signal 120  600 -980  600 -1310))
      (outline (path signal 120  600 -1310  7020 -1310))
      (outline (path signal 120  7020 -1310  7020 -980))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 50  -1050 -1600  8700 -1600))
      (outline (path signal 50  8700 -1600  8700 1600))
      (outline (path signal 50  8700 1600  -1050 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Resistors_SMD:R_1206_HandSoldering
      (outline (path signal 100  -1600 -800  -1600 800))
      (outline (path signal 100  1600 -800  -1600 -800))
      (outline (path signal 100  1600 800  1600 -800))
      (outline (path signal 100  -1600 800  1600 800))
      (outline (path signal 120  1000 -1070  -1000 -1070))
      (outline (path signal 120  -1000 1070  1000 1070))
      (outline (path signal 50  -3250 1110  3250 1110))
      (outline (path signal 50  -3250 1110  -3250 -1100))
      (outline (path signal 50  3250 -1100  3250 1110))
      (outline (path signal 50  3250 -1100  -3250 -1100))
      (pin Rect[T]Pad_2000x1700_um 1 -2000 0)
      (pin Rect[T]Pad_2000x1700_um 2 2000 0)
    )
    (image "Housings_DIP:DIP-16_W7.62mm_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1390  1440 1390))
      (outline (path signal 120  1440 1390  1440 -19170))
      (outline (path signal 120  1440 -19170  6180 -19170))
      (outline (path signal 120  6180 -19170  6180 1390))
      (outline (path signal 120  6180 1390  4810 1390))
      (outline (path signal 50  -1500 1600  -1500 -19300))
      (outline (path signal 50  -1500 -19300  9100 -19300))
      (outline (path signal 50  9100 -19300  9100 1600))
      (outline (path signal 50  9100 1600  -1500 1600))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 16 7620 0)
    )
    (image "Housings_DIP:DIP-14_W7.62mm_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1390  1440 1390))
      (outline (path signal 120  1440 1390  1440 -16630))
      (outline (path signal 120  1440 -16630  6180 -16630))
      (outline (path signal 120  6180 -16630  6180 1390))
      (outline (path signal 120  6180 1390  4810 1390))
      (outline (path signal 50  -1500 1600  -1500 -16800))
      (outline (path signal 50  -1500 -16800  9100 -16800))
      (outline (path signal 50  9100 -16800  9100 1600))
      (outline (path signal 50  9100 1600  -1500 1600))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
    )
    (image "Housings_DIP:DIP-20_W7.62mm_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1390  1440 1390))
      (outline (path signal 120  1440 1390  1440 -24250))
      (outline (path signal 120  1440 -24250  6180 -24250))
      (outline (path signal 120  6180 -24250  6180 1390))
      (outline (path signal 120  6180 1390  4810 1390))
      (outline (path signal 50  -1500 1600  -1500 -24400))
      (outline (path signal 50  -1500 -24400  9100 -24400))
      (outline (path signal 50  9100 -24400  9100 1600))
      (outline (path signal 50  9100 1600  -1500 1600))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 20 7620 0)
    )
    (image "TO_SOT_Packages_SMD:SOT-23-6_Handsoldering"
      (outline (path signal 120  -900 -1610  900 -1610))
      (outline (path signal 120  900 1610  -2050 1610))
      (outline (path signal 50  -2400 -1800  -2400 1800))
      (outline (path signal 50  2400 -1800  -2400 -1800))
      (outline (path signal 50  2400 1800  2400 -1800))
      (outline (path signal 50  -2400 1800  2400 1800))
      (outline (path signal 100  -900 900  -250 1550))
      (outline (path signal 100  900 1550  -250 1550))
      (outline (path signal 100  -900 900  -900 -1550))
      (outline (path signal 100  900 -1550  -900 -1550))
      (outline (path signal 100  900 1550  900 -1550))
      (pin Rect[T]Pad_1560x650_um 1 -1350 950)
      (pin Rect[T]Pad_1560x650_um 2 -1350 0)
      (pin Rect[T]Pad_1560x650_um 3 -1350 -950)
      (pin Rect[T]Pad_1560x650_um 4 1350 -950)
      (pin Rect[T]Pad_1560x650_um 6 1350 950)
      (pin Rect[T]Pad_1560x650_um 5 1350 0)
    )
    (image "Housings_SOIC:SOIC-16_3.9x9.9mm_Pitch1.27mm"
      (outline (path signal 150  -950 4950  1950 4950))
      (outline (path signal 150  1950 4950  1950 -4950))
      (outline (path signal 150  1950 -4950  -1950 -4950))
      (outline (path signal 150  -1950 -4950  -1950 3950))
      (outline (path signal 150  -1950 3950  -950 4950))
      (outline (path signal 50  -3700 5250  -3700 -5250))
      (outline (path signal 50  3700 5250  3700 -5250))
      (outline (path signal 50  -3700 5250  3700 5250))
      (outline (path signal 50  -3700 -5250  3700 -5250))
      (outline (path signal 150  -2075 5075  -2075 5050))
      (outline (path signal 150  2075 5075  2075 4970))
      (outline (path signal 150  2075 -5075  2075 -4970))
      (outline (path signal 150  -2075 -5075  -2075 -4970))
      (outline (path signal 150  -2075 5075  2075 5075))
      (outline (path signal 150  -2075 -5075  2075 -5075))
      (outline (path signal 150  -2075 5050  -3450 5050))
      (pin Rect[T]Pad_1500x600_um 1 -2700 4445)
      (pin Rect[T]Pad_1500x600_um 2 -2700 3175)
      (pin Rect[T]Pad_1500x600_um 3 -2700 1905)
      (pin Rect[T]Pad_1500x600_um 4 -2700 635)
      (pin Rect[T]Pad_1500x600_um 5 -2700 -635)
      (pin Rect[T]Pad_1500x600_um 6 -2700 -1905)
      (pin Rect[T]Pad_1500x600_um 7 -2700 -3175)
      (pin Rect[T]Pad_1500x600_um 8 -2700 -4445)
      (pin Rect[T]Pad_1500x600_um 9 2700 -4445)
      (pin Rect[T]Pad_1500x600_um 10 2700 -3175)
      (pin Rect[T]Pad_1500x600_um 11 2700 -1905)
      (pin Rect[T]Pad_1500x600_um 12 2700 -635)
      (pin Rect[T]Pad_1500x600_um 13 2700 635)
      (pin Rect[T]Pad_1500x600_um 14 2700 1905)
      (pin Rect[T]Pad_1500x600_um 15 2700 3175)
      (pin Rect[T]Pad_1500x600_um 16 2700 4445)
    )
    (image "Package_QFP:TQFP-100_14x14mm_P0.5mm"
      (outline (path signal 120  -6410 7110  -7110 7110))
      (outline (path signal 120  -7110 7110  -7110 6410))
      (outline (path signal 120  6410 7110  7110 7110))
      (outline (path signal 120  7110 7110  7110 6410))
      (outline (path signal 120  6410 -7110  7110 -7110))
      (outline (path signal 120  7110 -7110  7110 -6410))
      (outline (path signal 120  -6410 -7110  -7110 -7110))
      (outline (path signal 120  -7110 -7110  -7110 -6410))
      (outline (path signal 120  -7110 6410  -8400 6410))
      (outline (path signal 100  -6000 7000  7000 7000))
      (outline (path signal 100  7000 7000  7000 -7000))
      (outline (path signal 100  7000 -7000  -7000 -7000))
      (outline (path signal 100  -7000 -7000  -7000 6000))
      (outline (path signal 100  -7000 6000  -6000 7000))
      (outline (path signal 50  0 8650  -6400 8650))
      (outline (path signal 50  -6400 8650  -6400 7250))
      (outline (path signal 50  -6400 7250  -7250 7250))
      (outline (path signal 50  -7250 7250  -7250 6400))
      (outline (path signal 50  -7250 6400  -8650 6400))
      (outline (path signal 50  -8650 6400  -8650 0))
      (outline (path signal 50  0 8650  6400 8650))
      (outline (path signal 50  6400 8650  6400 7250))
      (outline (path signal 50  6400 7250  7250 7250))
      (outline (path signal 50  7250 7250  7250 6400))
      (outline (path signal 50  7250 6400  8650 6400))
      (outline (path signal 50  8650 6400  8650 0))
      (outline (path signal 50  0 -8650  6400 -8650))
      (outline (path signal 50  6400 -8650  6400 -7250))
      (outline (path signal 50  6400 -7250  7250 -7250))
      (outline (path signal 50  7250 -7250  7250 -6400))
      (outline (path signal 50  7250 -6400  8650 -6400))
      (outline (path signal 50  8650 -6400  8650 0))
      (outline (path signal 50  0 -8650  -6400 -8650))
      (outline (path signal 50  -6400 -8650  -6400 -7250))
      (outline (path signal 50  -6400 -7250  -7250 -7250))
      (outline (path signal 50  -7250 -7250  -7250 -6400))
      (outline (path signal 50  -7250 -6400  -8650 -6400))
      (outline (path signal 50  -8650 -6400  -8650 0))
      (pin Rect[T]Pad_1500x300_um 1 -7650 6000)
      (pin Rect[T]Pad_1500x300_um 2 -7650 5500)
      (pin Rect[T]Pad_1500x300_um 3 -7650 5000)
      (pin Rect[T]Pad_1500x300_um 4 -7650 4500)
      (pin Rect[T]Pad_1500x300_um 5 -7650 4000)
      (pin Rect[T]Pad_1500x300_um 6 -7650 3500)
      (pin Rect[T]Pad_1500x300_um 7 -7650 3000)
      (pin Rect[T]Pad_1500x300_um 8 -7650 2500)
      (pin Rect[T]Pad_1500x300_um 9 -7650 2000)
      (pin Rect[T]Pad_1500x300_um 10 -7650 1500)
      (pin Rect[T]Pad_1500x300_um 11 -7650 1000)
      (pin Rect[T]Pad_1500x300_um 12 -7650 500)
      (pin Rect[T]Pad_1500x300_um 13 -7650 0)
      (pin Rect[T]Pad_1500x300_um 14 -7650 -500)
      (pin Rect[T]Pad_1500x300_um 15 -7650 -1000)
      (pin Rect[T]Pad_1500x300_um 16 -7650 -1500)
      (pin Rect[T]Pad_1500x300_um 17 -7650 -2000)
      (pin Rect[T]Pad_1500x300_um 18 -7650 -2500)
      (pin Rect[T]Pad_1500x300_um 19 -7650 -3000)
      (pin Rect[T]Pad_1500x300_um 20 -7650 -3500)
      (pin Rect[T]Pad_1500x300_um 21 -7650 -4000)
      (pin Rect[T]Pad_1500x300_um 22 -7650 -4500)
      (pin Rect[T]Pad_1500x300_um 23 -7650 -5000)
      (pin Rect[T]Pad_1500x300_um 24 -7650 -5500)
      (pin Rect[T]Pad_1500x300_um 25 -7650 -6000)
      (pin Rect[T]Pad_300x1500_um 26 -6000 -7650)
      (pin Rect[T]Pad_300x1500_um 27 -5500 -7650)
      (pin Rect[T]Pad_300x1500_um 28 -5000 -7650)
      (pin Rect[T]Pad_300x1500_um 29 -4500 -7650)
      (pin Rect[T]Pad_300x1500_um 30 -4000 -7650)
      (pin Rect[T]Pad_300x1500_um 31 -3500 -7650)
      (pin Rect[T]Pad_300x1500_um 32 -3000 -7650)
      (pin Rect[T]Pad_300x1500_um 33 -2500 -7650)
      (pin Rect[T]Pad_300x1500_um 34 -2000 -7650)
      (pin Rect[T]Pad_300x1500_um 35 -1500 -7650)
      (pin Rect[T]Pad_300x1500_um 36 -1000 -7650)
      (pin Rect[T]Pad_300x1500_um 37 -500 -7650)
      (pin Rect[T]Pad_300x1500_um 38 0 -7650)
      (pin Rect[T]Pad_300x1500_um 39 500 -7650)
      (pin Rect[T]Pad_300x1500_um 40 1000 -7650)
      (pin Rect[T]Pad_300x1500_um 41 1500 -7650)
      (pin Rect[T]Pad_300x1500_um 42 2000 -7650)
      (pin Rect[T]Pad_300x1500_um 43 2500 -7650)
      (pin Rect[T]Pad_300x1500_um 44 3000 -7650)
      (pin Rect[T]Pad_300x1500_um 45 3500 -7650)
      (pin Rect[T]Pad_300x1500_um 46 4000 -7650)
      (pin Rect[T]Pad_300x1500_um 47 4500 -7650)
      (pin Rect[T]Pad_300x1500_um 48 5000 -7650)
      (pin Rect[T]Pad_300x1500_um 49 5500 -7650)
      (pin Rect[T]Pad_300x1500_um 50 6000 -7650)
      (pin Rect[T]Pad_1500x300_um 51 7650 -6000)
      (pin Rect[T]Pad_1500x300_um 52 7650 -5500)
      (pin Rect[T]Pad_1500x300_um 53 7650 -5000)
      (pin Rect[T]Pad_1500x300_um 54 7650 -4500)
      (pin Rect[T]Pad_1500x300_um 55 7650 -4000)
      (pin Rect[T]Pad_1500x300_um 56 7650 -3500)
      (pin Rect[T]Pad_1500x300_um 57 7650 -3000)
      (pin Rect[T]Pad_1500x300_um 58 7650 -2500)
      (pin Rect[T]Pad_1500x300_um 59 7650 -2000)
      (pin Rect[T]Pad_1500x300_um 60 7650 -1500)
      (pin Rect[T]Pad_1500x300_um 61 7650 -1000)
      (pin Rect[T]Pad_1500x300_um 62 7650 -500)
      (pin Rect[T]Pad_1500x300_um 63 7650 0)
      (pin Rect[T]Pad_1500x300_um 64 7650 500)
      (pin Rect[T]Pad_1500x300_um 65 7650 1000)
      (pin Rect[T]Pad_1500x300_um 66 7650 1500)
      (pin Rect[T]Pad_1500x300_um 67 7650 2000)
      (pin Rect[T]Pad_1500x300_um 68 7650 2500)
      (pin Rect[T]Pad_1500x300_um 69 7650 3000)
      (pin Rect[T]Pad_1500x300_um 70 7650 3500)
      (pin Rect[T]Pad_1500x300_um 71 7650 4000)
      (pin Rect[T]Pad_1500x300_um 72 7650 4500)
      (pin Rect[T]Pad_1500x300_um 73 7650 5000)
      (pin Rect[T]Pad_1500x300_um 74 7650 5500)
      (pin Rect[T]Pad_1500x300_um 75 7650 6000)
      (pin Rect[T]Pad_300x1500_um 76 6000 7650)
      (pin Rect[T]Pad_300x1500_um 77 5500 7650)
      (pin Rect[T]Pad_300x1500_um 78 5000 7650)
      (pin Rect[T]Pad_300x1500_um 79 4500 7650)
      (pin Rect[T]Pad_300x1500_um 80 4000 7650)
      (pin Rect[T]Pad_300x1500_um 81 3500 7650)
      (pin Rect[T]Pad_300x1500_um 82 3000 7650)
      (pin Rect[T]Pad_300x1500_um 83 2500 7650)
      (pin Rect[T]Pad_300x1500_um 84 2000 7650)
      (pin Rect[T]Pad_300x1500_um 85 1500 7650)
      (pin Rect[T]Pad_300x1500_um 86 1000 7650)
      (pin Rect[T]Pad_300x1500_um 87 500 7650)
      (pin Rect[T]Pad_300x1500_um 88 0 7650)
      (pin Rect[T]Pad_300x1500_um 89 -500 7650)
      (pin Rect[T]Pad_300x1500_um 90 -1000 7650)
      (pin Rect[T]Pad_300x1500_um 91 -1500 7650)
      (pin Rect[T]Pad_300x1500_um 92 -2000 7650)
      (pin Rect[T]Pad_300x1500_um 93 -2500 7650)
      (pin Rect[T]Pad_300x1500_um 94 -3000 7650)
      (pin Rect[T]Pad_300x1500_um 95 -3500 7650)
      (pin Rect[T]Pad_300x1500_um 96 -4000 7650)
      (pin Rect[T]Pad_300x1500_um 97 -4500 7650)
      (pin Rect[T]Pad_300x1500_um 98 -5000 7650)
      (pin Rect[T]Pad_300x1500_um 99 -5500 7650)
      (pin Rect[T]Pad_300x1500_um 100 -6000 7650)
    )
    (image Crystals:Crystal_HC50_Vertical
      (outline (path signal 100  -750 2325  5650 2325))
      (outline (path signal 100  -750 -2325  5650 -2325))
      (outline (path signal 100  -750 1900  5650 1900))
      (outline (path signal 100  -750 -1900  5650 -1900))
      (outline (path signal 120  -750 2525  5650 2525))
      (outline (path signal 120  -750 -2525  5650 -2525))
      (outline (path signal 50  -3600 2800  -3600 -2800))
      (outline (path signal 50  -3600 -2800  8500 -2800))
      (outline (path signal 50  8500 -2800  8500 2800))
      (outline (path signal 50  8500 2800  -3600 2800))
      (pin Round[A]Pad_2300_um 1 0 0)
      (pin Round[A]Pad_2300_um 2 4900 0)
    )
    (image Diodes_SMD:D_0805
      (outline (path signal 120  -1600 800  -1600 -800))
      (outline (path signal 50  -1700 -880  -1700 880))
      (outline (path signal 50  1700 -880  -1700 -880))
      (outline (path signal 50  1700 880  1700 -880))
      (outline (path signal 50  -1700 880  1700 880))
      (outline (path signal 100  200 0  400 0))
      (outline (path signal 100  -100 0  -300 0))
      (outline (path signal 100  -100 200  -100 -200))
      (outline (path signal 100  200 -200  200 200))
      (outline (path signal 100  -100 0  200 -200))
      (outline (path signal 100  200 200  -100 0))
      (outline (path signal 100  -1000 -625  -1000 625))
      (outline (path signal 100  1000 -625  -1000 -625))
      (outline (path signal 100  1000 625  1000 -625))
      (outline (path signal 100  -1000 625  1000 625))
      (outline (path signal 120  -1600 -800  1000 -800))
      (outline (path signal 120  -1600 800  1000 800))
      (pin Rect[T]Pad_800x900_um 1 -1050 0)
      (pin Rect[T]Pad_800x900_um 2 1050 0)
    )
    (image Capacitors_SMD:C_0805_HandSoldering
      (outline (path signal 100  -1000 -620  -1000 620))
      (outline (path signal 100  1000 -620  -1000 -620))
      (outline (path signal 100  1000 620  1000 -620))
      (outline (path signal 100  -1000 620  1000 620))
      (outline (path signal 120  500 850  -500 850))
      (outline (path signal 120  -500 -850  500 -850))
      (outline (path signal 50  -2250 880  2250 880))
      (outline (path signal 50  -2250 880  -2250 -870))
      (outline (path signal 50  2250 -870  2250 880))
      (outline (path signal 50  2250 -870  -2250 -870))
      (pin Rect[T]Pad_1500x1250_um 1 -1250 0)
      (pin Rect[T]Pad_1500x1250_um 2 1250 0)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2300_um
      (shape (circle F.Cu 2300))
      (shape (circle B.Cu 2300))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_899.16x1501.14_um
      (shape (path F.Cu 899.16  0 -300.99  0 300.99))
      (shape (path B.Cu 899.16  0 -300.99  0 300.99))
      (attach off)
    )
    (padstack Rect[T]Pad_2000x1700_um
      (shape (rect F.Cu -1000 -850 1000 850))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[T]Pad_300x1500_um
      (shape (rect F.Cu -150 -750 150 750))
      (attach off)
    )
    (padstack Rect[T]Pad_800x900_um
      (shape (rect F.Cu -400 -450 400 450))
      (attach off)
    )
    (padstack Rect[A]Pad_899.16x1501.14_um
      (shape (rect F.Cu -449.58 -750.57 449.58 750.57))
      (shape (rect B.Cu -449.58 -750.57 449.58 750.57))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x300_um
      (shape (rect F.Cu -750 -150 750 150))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x600_um
      (shape (rect F.Cu -750 -300 750 300))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x1250_um
      (shape (rect F.Cu -750 -625 750 625))
      (attach off)
    )
    (padstack Rect[T]Pad_1560x650_um
      (shape (rect F.Cu -780 -325 780 325))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net +5V
      (pins C1-1 C3-1 J1-2 J2-5 R1-1 R4-1 R6-1 U3-3 U3-16 U4-14 U5-20 U6-20 U8-20
        U9-5 U10-3 U10-5 U11-16 U13-16 U1-5 U2-14 U7-9 U7-14)
    )
    (net GND
      (pins C1-2 C2-2 C3-2 C4-2 C5-2 C6-2 J1-5 J1-6 J2-6 J3-2 J3-10 Q1-3 R3-2 U3-1
        U3-2 U3-4 U3-15 U3-8 U4-7 U5-1 U5-10 U6-1 U6-10 U8-1 U8-8 U8-9 U8-10 U9-2
        U9-3 U10-2 U11-8 U11-15 U12-10 U12-11 U12-32 U12-46 U12-60 U12-65 U12-79 U12-93
        U13-8 U13-15 D2-1 U1-10 U2-7 U7-7 C7-1 C8-1 C9-1 C10-1 C11-1 C12-1)
    )
    (net +3V3
      (pins J3-4 U12-9 U12-13 U12-31 U12-45 U12-59 U12-63 U12-80 U12-94 D4-1 D5-1
        D6-1 D7-1 D8-1 D9-1 D10-1 D11-1 D12-1 D13-1 D14-1 D15-1 D16-1 D17-1 D18-1
        D19-1 D20-1 D21-1 D22-1 D23-1 D24-1 D25-1 D26-1 D27-1 D28-1 D29-1 D30-1 D31-1
        D32-1 C7-2 C8-2 C9-2 C10-2 C11-2 C12-2)
    )
    (net "Net-(C4-Pad1)"
      (pins C4-1 Q1-2 R2-1 Y1-1)
    )
    (net "Net-(C5-Pad1)"
      (pins C5-1 Q1-1 R4-2 Y1-2 U1-1)
    )
    (net "Net-(C6-Pad1)"
      (pins C6-1 R5-1 U2-3)
    )
    (net "Net-(D1-Pad1)"
      (pins D1-1 D2-2)
    )
    (net "Net-(D1-Pad2)"
      (pins R1-2 R2-2 D1-2)
    )
    (net "Net-(D3-Pad1)"
      (pins D3-1 R3-1)
    )
    (net "Net-(D4-Pad2)"
      (pins R9-2 U12-99 D4-2)
    )
    (net "Net-(D5-Pad2)"
      (pins R11-2 U12-1 U12-15 D5-2)
    )
    (net "Net-(D6-Pad2)"
      (pins R13-2 U12-3 U12-17 D6-2)
    )
    (net "Net-(D7-Pad2)"
      (pins R15-2 U12-5 U12-20 D7-2)
    )
    (net "Net-(D8-Pad2)"
      (pins R7-2 U12-14 D8-2)
    )
    (net "Net-(D9-Pad2)"
      (pins R12-2 U12-2 U12-16 D9-2)
    )
    (net "Net-(D10-Pad2)"
      (pins R8-2 U12-100 D10-2)
    )
    (net "Net-(D11-Pad2)"
      (pins R10-2 U12-98 D11-2)
    )
    (net "Net-(D12-Pad2)"
      (pins R14-2 U12-4 U12-19 D12-2)
    )
    (net "Net-(D13-Pad2)"
      (pins R16-2 U12-6 U12-21 D13-2)
    )
    (net "Net-(D14-Pad2)"
      (pins R17-2 U12-8 U12-95 D14-2)
    )
    (net "Net-(D15-Pad2)"
      (pins R19-2 U12-26 D15-2)
    )
    (net "Net-(D16-Pad2)"
      (pins R21-2 U12-28 D16-2)
    )
    (net "Net-(D17-Pad2)"
      (pins R18-2 U12-18 D17-2)
    )
    (net "Net-(D18-Pad2)"
      (pins R20-2 U12-27 D18-2)
    )
    (net "Net-(D19-Pad2)"
      (pins R22-2 U12-7 D19-2)
    )
    (net "Net-(D20-Pad2)"
      (pins R23-2 U12-29 D20-2)
    )
    (net "Net-(D21-Pad2)"
      (pins R24-2 U12-88 D21-2)
    )
    (net "Net-(D22-Pad2)"
      (pins R25-2 U12-89 D22-2)
    )
    (net "Net-(D23-Pad2)"
      (pins R26-2 U12-90 D23-2)
    )
    (net "Net-(D24-Pad2)"
      (pins R27-2 U12-91 D24-2)
    )
    (net "Net-(D25-Pad2)"
      (pins R28-2 U12-96 D25-2)
    )
    (net "Net-(D26-Pad2)"
      (pins R29-2 U12-97 D26-2)
    )
    (net "Net-(D27-Pad2)"
      (pins R30-2 U12-34 D27-2)
    )
    (net "Net-(D28-Pad2)"
      (pins R31-2 U12-35 D28-2)
    )
    (net "Net-(D29-Pad2)"
      (pins R32-2 U12-36 D29-2)
    )
    (net "Net-(D30-Pad2)"
      (pins R33-2 U12-37 D30-2)
    )
    (net "Net-(D31-Pad2)"
      (pins R34-2 U12-38 D31-2)
    )
    (net "Net-(D32-Pad2)"
      (pins R35-2 U12-39 D32-2)
    )
    (net "Net-(J2-Pad1)"
      (pins J2-1 U3-13)
    )
    (net "Net-(J2-Pad2)"
      (pins J2-2 U3-12)
    )
    (net "Net-(J2-Pad3)"
      (pins J2-3 U3-10)
    )
    (net "Net-(J3-Pad1)"
      (pins J3-1 U12-24)
    )
    (net "Net-(J3-Pad3)"
      (pins J3-3 U12-25)
    )
    (net "Net-(J3-Pad5)"
      (pins J3-5 U12-22)
    )
    (net "Net-(J3-Pad9)"
      (pins J3-9 U12-23)
    )
    (net "Net-(R5-Pad2)"
      (pins R5-2 U2-2)
    )
    (net "/Instrution Fetch/ra_sel"
      (pins R6-2 U6-15 U11-1 U2-9)
    )
    (net clk_edge
      (pins R7-1 U4-3)
    )
    (net "/Instrution Fetch/ra0"
      (pins R11-1 U6-18 U7-1)
    )
    (net "/Instrution Fetch/ra1"
      (pins R12-1 U6-17 U7-2)
    )
    (net "/Instrution Fetch/ra2"
      (pins R13-1 U6-16 U7-4)
    )
    (net "/Instrution Fetch/rb0"
      (pins R14-1 U5-13)
    )
    (net "/Instrution Fetch/rb1"
      (pins R15-1 U5-12)
    )
    (net "/Instrution Fetch/rb2"
      (pins R16-1 U6-19)
    )
    (net clk0del
      (pins R17-1 U4-2 U2-4)
    )
    (net "/Instrution Fetch/op_ext"
      (pins R18-1 U9-6 U10-6 U7-8)
    )
    (net "Net-(U1-Pad8)"
      (pins U3-11 U1-8)
    )
    (net "Net-(U1-Pad9)"
      (pins U3-14 U1-9)
    )
    (net clk0
      (pins U4-1 U5-11 U6-11 U8-11 U1-12 U2-1 U2-5)
    )
    (net "/Instrution Fetch/ra_sel_inv"
      (pins U13-1 U2-8 U7-5)
    )
    (net "Net-(U1-Pad11)"
      (pins U3-9 U1-11)
    )
    (net "/Instrution Fetch/imm_1"
      (pins U5-18 U10-1)
    )
    (net "/Instrution Fetch/imm_0"
      (pins U5-19 U9-1)
    )
    (net "/Instrution Fetch/insn_2"
      (pins U6-12 U7-13)
    )
    (net "/Instrution Fetch/insn_1"
      (pins U6-13 U7-12)
    )
    (net "/Instrution Fetch/insn_0"
      (pins U6-14 U7-10)
    )
    (net "Net-(U11-Pad2)"
      (pins U11-2 U12-72)
    )
    (net "/registers/op mux/raq0"
      (pins U11-3 U13-3)
    )
    (net "Net-(U11-Pad4)"
      (pins U11-4 U12-73)
    )
    (net "/registers/op mux/raq1"
      (pins U11-5 U13-5)
    )
    (net "Net-(U11-Pad6)"
      (pins U11-6 U12-74)
    )
    (net "/registers/op mux/raq2"
      (pins U11-7 U13-7)
    )
    (net "/registers/op mux/raq3"
      (pins U11-9 U13-9)
    )
    (net "Net-(U11-Pad10)"
      (pins U11-10 U12-75)
    )
    (net "/registers/op mux/raq4"
      (pins U11-11 U13-11)
    )
    (net "Net-(U11-Pad12)"
      (pins U11-12 U12-76)
    )
    (net "/registers/op mux/raq5"
      (pins U11-13 U13-13)
    )
    (net "Net-(U11-Pad14)"
      (pins U11-14 U12-77)
    )
    (net "Net-(U12-Pad52)"
      (pins U12-52 U13-2)
    )
    (net "Net-(U12-Pad53)"
      (pins U12-53 U13-4)
    )
    (net "Net-(U12-Pad54)"
      (pins U12-54 U13-6)
    )
    (net "Net-(U12-Pad55)"
      (pins U12-55 U13-10)
    )
    (net "Net-(U12-Pad56)"
      (pins U12-56 U13-12)
    )
    (net "Net-(U12-Pad57)"
      (pins U12-57 U13-14)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 D3-2 J1-4)
    )
    (net "Net-(U1-Pad14)"
      (pins U3-6 U1-2 U1-3 U1-14)
    )
    (class kicad_default "" +3V3 +5V "/Instrution Fetch/imm_0" "/Instrution Fetch/imm_1"
      "/Instrution Fetch/imm_2" "/Instrution Fetch/imm_3" "/Instrution Fetch/imm_4"
      "/Instrution Fetch/imm_5" "/Instrution Fetch/insn_0" "/Instrution Fetch/insn_1"
      "/Instrution Fetch/insn_2" "/Instrution Fetch/insn_addr_0" "/Instrution Fetch/insn_addr_1"
      "/Instrution Fetch/insn_addr_2" "/Instrution Fetch/insn_addr_3" "/Instrution Fetch/insn_addr_4"
      "/Instrution Fetch/insn_addr_5" "/Instrution Fetch/insn_data_0" "/Instrution Fetch/insn_data_1"
      "/Instrution Fetch/insn_data_10" "/Instrution Fetch/insn_data_11" "/Instrution Fetch/insn_data_12"
      "/Instrution Fetch/insn_data_13" "/Instrution Fetch/insn_data_14" "/Instrution Fetch/insn_data_15"
      "/Instrution Fetch/insn_data_2" "/Instrution Fetch/insn_data_3" "/Instrution Fetch/insn_data_4"
      "/Instrution Fetch/insn_data_5" "/Instrution Fetch/insn_data_6" "/Instrution Fetch/insn_data_7"
      "/Instrution Fetch/insn_data_8" "/Instrution Fetch/insn_data_9" "/Instrution Fetch/is_jmp_s1"
      "/Instrution Fetch/last_addr_0" "/Instrution Fetch/last_addr_1" "/Instrution Fetch/last_addr_2"
      "/Instrution Fetch/last_addr_3" "/Instrution Fetch/last_addr_4" "/Instrution Fetch/last_addr_5"
      "/Instrution Fetch/op_ext" "/Instrution Fetch/ra0" "/Instrution Fetch/ra1"
      "/Instrution Fetch/ra2" "/Instrution Fetch/ra_sel" "/Instrution Fetch/ra_sel_inv"
      "/Instrution Fetch/rb0" "/Instrution Fetch/rb1" "/Instrution Fetch/rb2"
      "/Instrution Fetch/src_sel_0" "/registers/op mux/raq0" "/registers/op mux/raq1"
      "/registers/op mux/raq2" "/registers/op mux/raq3" "/registers/op mux/raq4"
      "/registers/op mux/raq5" "/registers/op mux/raqi0" "/registers/op mux/raqi1"
      "/registers/op mux/raqi2" "/registers/op mux/raqi3" "/registers/op mux/raqi4"
      "/registers/op mux/raqi5" "/registers/op mux/rb0q0" "/registers/op mux/rb0q1"
      "/registers/op mux/rb0q2" "/registers/op mux/rb0q3" "/registers/op mux/rb0q4"
      "/registers/op mux/rb0q5" "/registers/op mux/rb1q0" "/registers/op mux/rb1q1"
      "/registers/op mux/rb1q2" "/registers/op mux/rb1q3" "/registers/op mux/rb1q4"
      "/registers/op mux/rb1q5" "/registers/op mux/rw0_0" "/registers/op mux/rw0_1"
      "/registers/op mux/rw0_2" "/registers/op mux/rw1_0" "/registers/op mux/rw1_1"
      "/registers/op mux/rw1_2" "/registers/op mux/wd0_0" "/registers/op mux/wd0_1"
      "/registers/op mux/wd0_2" "/registers/op mux/wd0_3" "/registers/op mux/wd0_4"
      "/registers/op mux/wd0_5" "/registers/op mux/wd1_0" "/registers/op mux/wd1_1"
      "/registers/op mux/wd1_2" "/registers/op mux/wd1_3" "/registers/op mux/wd1_4"
      "/registers/op mux/wd1_5" "/registers/op mux/we0" "/registers/op mux/we1"
      GND "Net-(C2-Pad1)" "Net-(C4-Pad1)" "Net-(C5-Pad1)" "Net-(C6-Pad1)"
      "Net-(D1-Pad1)" "Net-(D1-Pad2)" "Net-(D10-Pad2)" "Net-(D11-Pad2)" "Net-(D12-Pad2)"
      "Net-(D13-Pad2)" "Net-(D14-Pad2)" "Net-(D15-Pad2)" "Net-(D16-Pad2)"
      "Net-(D17-Pad2)" "Net-(D18-Pad2)" "Net-(D19-Pad2)" "Net-(D20-Pad2)"
      "Net-(D21-Pad2)" "Net-(D22-Pad2)" "Net-(D23-Pad2)" "Net-(D24-Pad2)"
      "Net-(D25-Pad2)" "Net-(D26-Pad2)" "Net-(D27-Pad2)" "Net-(D28-Pad2)"
      "Net-(D29-Pad2)" "Net-(D3-Pad1)" "Net-(D30-Pad2)" "Net-(D31-Pad2)" "Net-(D32-Pad2)"
      "Net-(D4-Pad2)" "Net-(D5-Pad2)" "Net-(D6-Pad2)" "Net-(D7-Pad2)" "Net-(D8-Pad2)"
      "Net-(D9-Pad2)" "Net-(J1-Pad1)" "Net-(J1-Pad3)" "Net-(J2-Pad1)" "Net-(J2-Pad2)"
      "Net-(J2-Pad3)" "Net-(J2-Pad4)" "Net-(J3-Pad1)" "Net-(J3-Pad3)" "Net-(J3-Pad5)"
      "Net-(J3-Pad6)" "Net-(J3-Pad7)" "Net-(J3-Pad8)" "Net-(J3-Pad9)" "Net-(R5-Pad2)"
      "Net-(U1-Pad11)" "Net-(U1-Pad14)" "Net-(U1-Pad8)" "Net-(U1-Pad9)" "Net-(U10-Pad4)"
      "Net-(U11-Pad10)" "Net-(U11-Pad12)" "Net-(U11-Pad14)" "Net-(U11-Pad2)"
      "Net-(U11-Pad4)" "Net-(U11-Pad6)" "Net-(U12-Pad52)" "Net-(U12-Pad53)"
      "Net-(U12-Pad54)" "Net-(U12-Pad55)" "Net-(U12-Pad56)" "Net-(U12-Pad57)"
      "Net-(U3-Pad5)" "Net-(U3-Pad7)" "Net-(U8-Pad12)" "Net-(U8-Pad13)" clk0
      clk0del clk1 clk_edge
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
