<module name="WUGEN" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="WUGEN_REVISION" acronym="WUGEN_REVISION" offset="0x0" width="32" description="This register contains the IP revision code">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x-TI internal data" description="IP Revision" range="" rwaccess="R"/>
  </register>
  <register id="WUGEN_SYSCONFIG" acronym="WUGEN_SYSCONFIG" offset="0x8" width="32" description="This register allows controlling various parameters of the WUGEN module">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="reserved write 0's for future compatibility reads return 0's" range="" rwaccess="RW"/>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="1" description="Internal auto-clock gating strategy0: Clock is free running1: Automatic clock gating strategy is applied" range="" rwaccess="RW"/>
  </register>
  <register id="WUGEN_MEVT0" acronym="WUGEN_MEVT0" offset="0x60" width="32" description="This register contains the interrupt mask (LSB)">
    <bitfield id="MIRQ31" width="1" begin="31" end="31" resetval="1" description="Interrupt Mask bit #31" range="" rwaccess="R"/>
    <bitfield id="MIRQ30" width="1" begin="30" end="30" resetval="1" description="Interrupt Mask bit #30" range="" rwaccess="R"/>
    <bitfield id="MIRQ29" width="1" begin="29" end="29" resetval="1" description="Interrupt Mask bit #29" range="" rwaccess="R"/>
    <bitfield id="MIRQ28" width="1" begin="28" end="28" resetval="1" description="Interrupt Mask bit #28" range="" rwaccess="R"/>
    <bitfield id="MIRQ27" width="1" begin="27" end="27" resetval="1" description="Interrupt Mask bit #27" range="" rwaccess="R"/>
    <bitfield id="MIRQ26" width="1" begin="26" end="26" resetval="1" description="Interrupt Mask bit #26" range="" rwaccess="R"/>
    <bitfield id="MIRQ25" width="1" begin="25" end="25" resetval="1" description="Interrupt Mask bit #25" range="" rwaccess="R"/>
    <bitfield id="MIRQ24" width="1" begin="24" end="24" resetval="1" description="Interrupt Mask bit #24" range="" rwaccess="R"/>
    <bitfield id="MIRQ23" width="1" begin="23" end="23" resetval="1" description="Interrupt Mask bit #23" range="" rwaccess="R"/>
    <bitfield id="MIRQ22" width="1" begin="22" end="22" resetval="1" description="Interrupt Mask bit #22" range="" rwaccess="R"/>
    <bitfield id="MIRQ21" width="1" begin="21" end="21" resetval="1" description="Interrupt Mask bit #21" range="" rwaccess="R"/>
    <bitfield id="MIRQ20" width="1" begin="20" end="20" resetval="1" description="Interrupt Mask bit #20" range="" rwaccess="R"/>
    <bitfield id="MIRQ19" width="1" begin="19" end="19" resetval="1" description="Interrupt Mask bit #19" range="" rwaccess="R"/>
    <bitfield id="MIRQ18" width="1" begin="18" end="18" resetval="1" description="Interrupt Mask bit #18" range="" rwaccess="R"/>
    <bitfield id="MIRQ17" width="1" begin="17" end="17" resetval="1" description="Interrupt Mask bit #17" range="" rwaccess="R"/>
    <bitfield id="MIRQ16" width="1" begin="16" end="16" resetval="1" description="Interrupt Mask bit #16" range="" rwaccess="R"/>
    <bitfield id="MIRQ15" width="1" begin="15" end="15" resetval="1" description="Interrupt Mask bit #15" range="" rwaccess="R"/>
    <bitfield id="MIRQ14" width="1" begin="14" end="14" resetval="1" description="Interrupt Mask bit #14" range="" rwaccess="R"/>
    <bitfield id="MIRQ13" width="1" begin="13" end="13" resetval="1" description="Interrupt Mask bit #13" range="" rwaccess="R"/>
    <bitfield id="MIRQ12" width="1" begin="12" end="12" resetval="1" description="Interrupt Mask bit #12" range="" rwaccess="R"/>
    <bitfield id="MIRQ11" width="1" begin="11" end="11" resetval="1" description="Interrupt Mask bit #11" range="" rwaccess="R"/>
    <bitfield id="MIRQ10" width="1" begin="10" end="10" resetval="1" description="Interrupt Mask bit #10" range="" rwaccess="R"/>
    <bitfield id="MIRQ9" width="1" begin="9" end="9" resetval="1" description="Interrupt Mask bit #9" range="" rwaccess="R"/>
    <bitfield id="MIRQ8" width="1" begin="8" end="8" resetval="1" description="Interrupt Mask bit #8" range="" rwaccess="R"/>
    <bitfield id="MIRQ7" width="1" begin="7" end="7" resetval="1" description="Interrupt Mask bit #7" range="" rwaccess="R"/>
    <bitfield id="MIRQ6" width="1" begin="6" end="6" resetval="1" description="Interrupt Mask bit #6" range="" rwaccess="R"/>
    <bitfield id="MIRQ5" width="1" begin="5" end="5" resetval="1" description="Interrupt Mask bit #5" range="" rwaccess="R"/>
    <bitfield id="MIRQ4" width="1" begin="4" end="4" resetval="1" description="Interrupt Mask bit #4" range="" rwaccess="R"/>
    <bitfield id="MIRQ3" width="1" begin="3" end="3" resetval="1" description="Interrupt Mask bit #3" range="" rwaccess="R"/>
    <bitfield id="MIRQ2" width="1" begin="2" end="2" resetval="1" description="Interrupt Mask bit #2" range="" rwaccess="R"/>
    <bitfield id="MIRQ1" width="1" begin="1" end="1" resetval="1" description="Interrupt Mask bit #1" range="" rwaccess="R"/>
    <bitfield id="MIRQ0" width="1" begin="0" end="0" resetval="1" description="Interrupt Mask bit #0" range="" rwaccess="R"/>
  </register>
  <register id="WUGEN_MEVT1" acronym="WUGEN_MEVT1" offset="0x64" width="32" description="This register contains the interrupt mask (MSB)">
    <bitfield id="MIRQ63" width="1" begin="31" end="31" resetval="1" description="Interrupt Mask bit #63" range="" rwaccess="R"/>
    <bitfield id="MIRQ62" width="1" begin="30" end="30" resetval="1" description="Interrupt Mask bit #62" range="" rwaccess="R"/>
    <bitfield id="MIRQ61" width="1" begin="29" end="29" resetval="1" description="Interrupt Mask bit #61" range="" rwaccess="R"/>
    <bitfield id="MIRQ60" width="1" begin="28" end="28" resetval="1" description="Interrupt Mask bit #60" range="" rwaccess="R"/>
    <bitfield id="MIRQ59" width="1" begin="27" end="27" resetval="1" description="Interrupt Mask bit #59" range="" rwaccess="R"/>
    <bitfield id="MIRQ58" width="1" begin="26" end="26" resetval="1" description="Interrupt Mask bit #58" range="" rwaccess="R"/>
    <bitfield id="MIRQ57" width="1" begin="25" end="25" resetval="1" description="Interrupt Mask bit #57" range="" rwaccess="R"/>
    <bitfield id="MIRQ56" width="1" begin="24" end="24" resetval="1" description="Interrupt Mask bit #56" range="" rwaccess="R"/>
    <bitfield id="MIRQ55" width="1" begin="23" end="23" resetval="1" description="Interrupt Mask bit #55" range="" rwaccess="R"/>
    <bitfield id="MIRQ54" width="1" begin="22" end="22" resetval="1" description="Interrupt Mask bit #54" range="" rwaccess="R"/>
    <bitfield id="MIRQ53" width="1" begin="21" end="21" resetval="1" description="Interrupt Mask bit #53" range="" rwaccess="R"/>
    <bitfield id="MIRQ52" width="1" begin="20" end="20" resetval="1" description="Interrupt Mask bit #52" range="" rwaccess="R"/>
    <bitfield id="MIRQ51" width="1" begin="19" end="19" resetval="1" description="Interrupt Mask bit #51" range="" rwaccess="R"/>
    <bitfield id="MIRQ50" width="1" begin="18" end="18" resetval="1" description="Interrupt Mask bit #50" range="" rwaccess="R"/>
    <bitfield id="MIRQ49" width="1" begin="17" end="17" resetval="1" description="Interrupt Mask bit #49" range="" rwaccess="R"/>
    <bitfield id="MIRQ48" width="1" begin="16" end="16" resetval="1" description="Interrupt Mask bit #48" range="" rwaccess="R"/>
    <bitfield id="MIRQ47" width="1" begin="15" end="15" resetval="1" description="Interrupt Mask bit #47" range="" rwaccess="R"/>
    <bitfield id="MIRQ46" width="1" begin="14" end="14" resetval="1" description="Interrupt Mask bit #46" range="" rwaccess="R"/>
    <bitfield id="MIRQ45" width="1" begin="13" end="13" resetval="1" description="Interrupt Mask bit #45" range="" rwaccess="R"/>
    <bitfield id="MIRQ44" width="1" begin="12" end="12" resetval="1" description="Interrupt Mask bit #44" range="" rwaccess="R"/>
    <bitfield id="MIRQ43" width="1" begin="11" end="11" resetval="1" description="Interrupt Mask bit #43" range="" rwaccess="R"/>
    <bitfield id="MIRQ42" width="1" begin="10" end="10" resetval="1" description="Interrupt Mask bit #42" range="" rwaccess="R"/>
    <bitfield id="MIRQ41" width="1" begin="9" end="9" resetval="1" description="Interrupt Mask bit #41" range="" rwaccess="R"/>
    <bitfield id="MIRQ40" width="1" begin="8" end="8" resetval="1" description="Interrupt Mask bit #40" range="" rwaccess="R"/>
    <bitfield id="MIRQ39" width="1" begin="7" end="7" resetval="1" description="Interrupt Mask bit #39" range="" rwaccess="R"/>
    <bitfield id="MIRQ38" width="1" begin="6" end="6" resetval="1" description="Interrupt Mask bit #38" range="" rwaccess="R"/>
    <bitfield id="MIRQ37" width="1" begin="5" end="5" resetval="1" description="Interrupt Mask bit #37" range="" rwaccess="R"/>
    <bitfield id="MIRQ36" width="1" begin="4" end="4" resetval="1" description="Interrupt Mask bit #36" range="" rwaccess="R"/>
    <bitfield id="MIRQ35" width="1" begin="3" end="3" resetval="1" description="Interrupt Mask bit #35" range="" rwaccess="R"/>
    <bitfield id="MIRQ34" width="1" begin="2" end="2" resetval="1" description="Interrupt Mask bit #34" range="" rwaccess="R"/>
    <bitfield id="MIRQ33" width="1" begin="1" end="1" resetval="1" description="Interrupt Mask bit #33" range="" rwaccess="R"/>
    <bitfield id="MIRQ32" width="1" begin="0" end="0" resetval="1" description="Interrupt Mask bit #32" range="" rwaccess="R"/>
  </register>
  <register id="WUGEN_MEVT2" acronym="WUGEN_MEVT2" offset="0x68" width="32" description="This register contains the interrupt mask (MSB)">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MIRQ78" width="1" begin="14" end="14" resetval="1" description="Interrupt Mask bit #78" range="" rwaccess="R"/>
    <bitfield id="MIRQ77" width="1" begin="13" end="13" resetval="1" description="Interrupt Mask bit #77" range="" rwaccess="R"/>
    <bitfield id="MIRQ76" width="1" begin="12" end="12" resetval="1" description="Interrupt Mask bit #76" range="" rwaccess="R"/>
    <bitfield id="MIRQ75" width="1" begin="11" end="11" resetval="1" description="Interrupt Mask bit #75" range="" rwaccess="R"/>
    <bitfield id="MIRQ74" width="1" begin="10" end="10" resetval="1" description="Interrupt Mask bit #74" range="" rwaccess="R"/>
    <bitfield id="MIRQ73" width="1" begin="9" end="9" resetval="1" description="Interrupt Mask bit #73" range="" rwaccess="R"/>
    <bitfield id="MIRQ72" width="1" begin="8" end="8" resetval="1" description="Interrupt Mask bit #72" range="" rwaccess="R"/>
    <bitfield id="MIRQ71" width="1" begin="7" end="7" resetval="1" description="Interrupt Mask bit #71" range="" rwaccess="R"/>
    <bitfield id="MIRQ70" width="1" begin="6" end="6" resetval="1" description="Interrupt Mask bit #70" range="" rwaccess="R"/>
    <bitfield id="MIRQ69" width="1" begin="5" end="5" resetval="1" description="Interrupt Mask bit #69" range="" rwaccess="R"/>
    <bitfield id="MIRQ68" width="1" begin="4" end="4" resetval="1" description="Interrupt Mask bit #68" range="" rwaccess="R"/>
    <bitfield id="MIRQ67" width="1" begin="3" end="3" resetval="1" description="Interrupt Mask bit #67" range="" rwaccess="R"/>
    <bitfield id="MIRQ66" width="1" begin="2" end="2" resetval="1" description="Interrupt Mask bit #66" range="" rwaccess="R"/>
    <bitfield id="MIRQ65" width="1" begin="1" end="1" resetval="1" description="Interrupt Mask bit #65" range="" rwaccess="R"/>
    <bitfield id="MIRQ64" width="1" begin="0" end="0" resetval="1" description="Interrupt Mask bit #64" range="" rwaccess="R"/>
  </register>
  <register id="WUGEN_MEVT3" acronym="WUGEN_MEVT3" offset="0x6C" width="32" description="This register contains the dma request mask">
    <bitfield id="MDMARQ31" width="1" begin="31" end="31" resetval="1" description="DMA request Mask bit #31" range="" rwaccess="R"/>
    <bitfield id="MDMARQ30" width="1" begin="30" end="30" resetval="1" description="DMA request Mask bit #30" range="" rwaccess="R"/>
    <bitfield id="MDMARQ29" width="1" begin="29" end="29" resetval="1" description="DMA request Mask bit #29" range="" rwaccess="R"/>
    <bitfield id="MDMARQ28" width="1" begin="28" end="28" resetval="1" description="DMA request Mask bit #28" range="" rwaccess="R"/>
    <bitfield id="MDMARQ27" width="1" begin="27" end="27" resetval="1" description="DMA request Mask bit #27" range="" rwaccess="R"/>
    <bitfield id="MDMARQ26" width="1" begin="26" end="26" resetval="1" description="DMA request Mask bit #26" range="" rwaccess="R"/>
    <bitfield id="MDMARQ25" width="1" begin="25" end="25" resetval="1" description="DMA request Mask bit #25" range="" rwaccess="R"/>
    <bitfield id="MDMARQ24" width="1" begin="24" end="24" resetval="1" description="DMA request Mask bit #24" range="" rwaccess="R"/>
    <bitfield id="MDMARQ23" width="1" begin="23" end="23" resetval="1" description="DMA request Mask bit #23" range="" rwaccess="R"/>
    <bitfield id="MDMARQ22" width="1" begin="22" end="22" resetval="1" description="DMA request Mask bit #22" range="" rwaccess="R"/>
    <bitfield id="MDMARQ21" width="1" begin="21" end="21" resetval="1" description="DMA request Mask bit #21" range="" rwaccess="R"/>
    <bitfield id="MDMARQ20" width="1" begin="20" end="20" resetval="1" description="DMA request Mask bit #20" range="" rwaccess="R"/>
    <bitfield id="MDMARQ19" width="1" begin="19" end="19" resetval="1" description="DMA request Mask bit #19" range="" rwaccess="R"/>
    <bitfield id="MDMARQ18" width="1" begin="18" end="18" resetval="1" description="DMA request Mask bit #18" range="" rwaccess="R"/>
    <bitfield id="MDMARQ17" width="1" begin="17" end="17" resetval="1" description="DMA request Mask bit #17" range="" rwaccess="R"/>
    <bitfield id="MDMARQ16" width="1" begin="16" end="16" resetval="1" description="DMA request Mask bit #16" range="" rwaccess="R"/>
    <bitfield id="MDMARQ15" width="1" begin="15" end="15" resetval="1" description="DMA request Mask bit #15" range="" rwaccess="R"/>
    <bitfield id="MDMARQ14" width="1" begin="14" end="14" resetval="1" description="DMA request Mask bit #14" range="" rwaccess="R"/>
    <bitfield id="MDMARQ13" width="1" begin="13" end="13" resetval="1" description="DMA request Mask bit #13" range="" rwaccess="R"/>
    <bitfield id="MDMARQ12" width="1" begin="12" end="12" resetval="1" description="DMA request Mask bit #12" range="" rwaccess="R"/>
    <bitfield id="MDMARQ11" width="1" begin="11" end="11" resetval="1" description="DMA request Mask bit #11" range="" rwaccess="R"/>
    <bitfield id="MDMARQ10" width="1" begin="10" end="10" resetval="1" description="DMA request Mask bit #10" range="" rwaccess="R"/>
    <bitfield id="MDMARQ9" width="1" begin="9" end="9" resetval="1" description="DMA request Mask bit #9" range="" rwaccess="R"/>
    <bitfield id="MDMARQ8" width="1" begin="8" end="8" resetval="1" description="DMA request Mask bit #8" range="" rwaccess="R"/>
    <bitfield id="MDMARQ7" width="1" begin="7" end="7" resetval="1" description="DMA request Mask bit #7" range="" rwaccess="R"/>
    <bitfield id="MDMARQ6" width="1" begin="6" end="6" resetval="1" description="DMA request Mask bit #6" range="" rwaccess="R"/>
    <bitfield id="MDMARQ5" width="1" begin="5" end="5" resetval="1" description="DMA request Mask bit #5" range="" rwaccess="R"/>
    <bitfield id="MDMARQ4" width="1" begin="4" end="4" resetval="1" description="DMA request Mask bit #4" range="" rwaccess="R"/>
    <bitfield id="MDMARQ3" width="1" begin="3" end="3" resetval="1" description="DMA request Mask bit #3" range="" rwaccess="R"/>
    <bitfield id="MDMARQ2" width="1" begin="2" end="2" resetval="1" description="DMA request Mask bit #2" range="" rwaccess="R"/>
    <bitfield id="MDMARQ1" width="1" begin="1" end="1" resetval="1" description="DMA request Mask bit #1" range="" rwaccess="R"/>
    <bitfield id="MDMARQ0" width="1" begin="0" end="0" resetval="1" description="DMA request Mask bit #0" range="" rwaccess="R"/>
  </register>
  <register id="WUGEN_MEVT4" acronym="WUGEN_MEVT4" offset="0x70" width="32" description="This register contains the dma request mask">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MDMARQ58" width="1" begin="26" end="26" resetval="1" description="DMA request Mask bit #58" range="" rwaccess="R"/>
    <bitfield id="MDMARQ57" width="1" begin="25" end="25" resetval="1" description="DMA request Mask bit #57" range="" rwaccess="R"/>
    <bitfield id="MDMARQ56" width="1" begin="24" end="24" resetval="1" description="DMA request Mask bit #56" range="" rwaccess="R"/>
    <bitfield id="MDMARQ55" width="1" begin="23" end="23" resetval="1" description="DMA request Mask bit #55" range="" rwaccess="R"/>
    <bitfield id="MDMARQ54" width="1" begin="22" end="22" resetval="1" description="DMA request Mask bit #54" range="" rwaccess="R"/>
    <bitfield id="MDMARQ53" width="1" begin="21" end="21" resetval="1" description="DMA request Mask bit #53" range="" rwaccess="R"/>
    <bitfield id="MDMARQ52" width="1" begin="20" end="20" resetval="1" description="DMA request Mask bit #52" range="" rwaccess="R"/>
    <bitfield id="MDMARQ51" width="1" begin="19" end="19" resetval="1" description="DMA request Mask bit #51" range="" rwaccess="R"/>
    <bitfield id="MDMARQ50" width="1" begin="18" end="18" resetval="1" description="DMA request Mask bit #50" range="" rwaccess="R"/>
    <bitfield id="MDMARQ49" width="1" begin="17" end="17" resetval="1" description="DMA request Mask bit #49" range="" rwaccess="R"/>
    <bitfield id="MDMARQ48" width="1" begin="16" end="16" resetval="1" description="DMA request Mask bit #48" range="" rwaccess="R"/>
    <bitfield id="MDMARQ47" width="1" begin="15" end="15" resetval="1" description="DMA request Mask bit #47" range="" rwaccess="R"/>
    <bitfield id="MDMARQ46" width="1" begin="14" end="14" resetval="1" description="DMA request Mask bit #46" range="" rwaccess="R"/>
    <bitfield id="MDMARQ45" width="1" begin="13" end="13" resetval="1" description="DMA request Mask bit #45" range="" rwaccess="R"/>
    <bitfield id="MDMARQ44" width="1" begin="12" end="12" resetval="1" description="DMA request Mask bit #44" range="" rwaccess="R"/>
    <bitfield id="MDMARQ43" width="1" begin="11" end="11" resetval="1" description="DMA request Mask bit #43" range="" rwaccess="R"/>
    <bitfield id="MDMARQ42" width="1" begin="10" end="10" resetval="1" description="DMA request Mask bit #42" range="" rwaccess="R"/>
    <bitfield id="MDMARQ41" width="1" begin="9" end="9" resetval="1" description="DMA request Mask bit #41" range="" rwaccess="R"/>
    <bitfield id="MDMARQ40" width="1" begin="8" end="8" resetval="1" description="DMA request Mask bit #40" range="" rwaccess="R"/>
    <bitfield id="MDMARQ39" width="1" begin="7" end="7" resetval="1" description="DMA request Mask bit #39" range="" rwaccess="R"/>
    <bitfield id="MDMARQ38" width="1" begin="6" end="6" resetval="1" description="DMA request Mask bit #38" range="" rwaccess="R"/>
    <bitfield id="MDMARQ37" width="1" begin="5" end="5" resetval="1" description="DMA request Mask bit #37" range="" rwaccess="R"/>
    <bitfield id="MDMARQ36" width="1" begin="4" end="4" resetval="1" description="DMA request Mask bit #36" range="" rwaccess="R"/>
    <bitfield id="MDMARQ35" width="1" begin="3" end="3" resetval="1" description="DMA request Mask bit #35" range="" rwaccess="R"/>
    <bitfield id="MDMARQ34" width="1" begin="2" end="2" resetval="1" description="DMA request Mask bit #34" range="" rwaccess="R"/>
    <bitfield id="MDMARQ33" width="1" begin="1" end="1" resetval="1" description="DMA request Mask bit #33" range="" rwaccess="R"/>
    <bitfield id="MDMARQ32" width="1" begin="0" end="0" resetval="1" description="DMA request Mask bit #32" range="" rwaccess="R"/>
  </register>
  <register id="WUGEN_MEVTCLR0" acronym="WUGEN_MEVTCLR0" offset="0x74" width="32" description="This register is used to clear the interrupt mask bits (LSB)write 0: no effect write 1: clears the corresponding mask bit in the register reads always return 0">
    <bitfield id="MIRQCLR31" width="1" begin="31" end="31" resetval="0" description="MIRQ clear #31" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR30" width="1" begin="30" end="30" resetval="0" description="MIRQ clear #30" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR29" width="1" begin="29" end="29" resetval="0" description="MIRQ clear #29" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR28" width="1" begin="28" end="28" resetval="0" description="MIRQ clear #28" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR27" width="1" begin="27" end="27" resetval="0" description="MIRQ clear #27" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR26" width="1" begin="26" end="26" resetval="0" description="MIRQ clear #26" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR25" width="1" begin="25" end="25" resetval="0" description="MIRQ clear #25" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR24" width="1" begin="24" end="24" resetval="0" description="MIRQ clear #24" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR23" width="1" begin="23" end="23" resetval="0" description="MIRQ clear #23" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR22" width="1" begin="22" end="22" resetval="0" description="MIRQ clear #22" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR21" width="1" begin="21" end="21" resetval="0" description="MIRQ clear #21" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR20" width="1" begin="20" end="20" resetval="0" description="MIRQ clear #20" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR19" width="1" begin="19" end="19" resetval="0" description="MIRQ clear #19" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR18" width="1" begin="18" end="18" resetval="0" description="MIRQ clear #18" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR17" width="1" begin="17" end="17" resetval="0" description="MIRQ clear #17" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR16" width="1" begin="16" end="16" resetval="0" description="MIRQ clear #16" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR15" width="1" begin="15" end="15" resetval="0" description="MIRQ clear #15" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR14" width="1" begin="14" end="14" resetval="0" description="MIRQ clear #14" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR13" width="1" begin="13" end="13" resetval="0" description="MIRQ clear #13" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR12" width="1" begin="12" end="12" resetval="0" description="MIRQ clear #12" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR11" width="1" begin="11" end="11" resetval="0" description="MIRQ clear #11" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR10" width="1" begin="10" end="10" resetval="0" description="MIRQ clear #10" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR9" width="1" begin="9" end="9" resetval="0" description="MIRQ clear #9" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR8" width="1" begin="8" end="8" resetval="0" description="MIRQ clear #8" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR7" width="1" begin="7" end="7" resetval="0" description="MIRQ clear #7" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR6" width="1" begin="6" end="6" resetval="0" description="MIRQ clear #6" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR5" width="1" begin="5" end="5" resetval="0" description="MIRQ clear #5" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR4" width="1" begin="4" end="4" resetval="0" description="MIRQ clear #4" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR3" width="1" begin="3" end="3" resetval="0" description="MIRQ clear #3" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR2" width="1" begin="2" end="2" resetval="0" description="MIRQ clear #2" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR1" width="1" begin="1" end="1" resetval="0" description="MIRQ clear #1" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR0" width="1" begin="0" end="0" resetval="0" description="MIRQ clear #0" range="" rwaccess="W W1toSet"/>
  </register>
  <register id="WUGEN_MEVTCLR1" acronym="WUGEN_MEVTCLR1" offset="0x78" width="32" description="This register is used to clear the interrupt mask bits (MSB)write 0: no effect write 1: clears the corresponding mask bit in the register reads always return 0">
    <bitfield id="MIRQCLR63" width="1" begin="31" end="31" resetval="0" description="MIRQ clear #63" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR62" width="1" begin="30" end="30" resetval="0" description="MIRQ clear #62" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR61" width="1" begin="29" end="29" resetval="0" description="MIRQ clear #61" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR60" width="1" begin="28" end="28" resetval="0" description="MIRQ clear #60" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR59" width="1" begin="27" end="27" resetval="0" description="MIRQ clear #59" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR58" width="1" begin="26" end="26" resetval="0" description="MIRQ clear #58" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR57" width="1" begin="25" end="25" resetval="0" description="MIRQ clear #57" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR56" width="1" begin="24" end="24" resetval="0" description="MIRQ clear #56" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR55" width="1" begin="23" end="23" resetval="0" description="MIRQ clear #55" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR54" width="1" begin="22" end="22" resetval="0" description="MIRQ clear #54" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR53" width="1" begin="21" end="21" resetval="0" description="MIRQ clear #53" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR52" width="1" begin="20" end="20" resetval="0" description="MIRQ clear #52" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR51" width="1" begin="19" end="19" resetval="0" description="MIRQ clear #51" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR50" width="1" begin="18" end="18" resetval="0" description="MIRQ clear #50" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR49" width="1" begin="17" end="17" resetval="0" description="MIRQ clear #49" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR48" width="1" begin="16" end="16" resetval="0" description="MIRQ clear #48" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR47" width="1" begin="15" end="15" resetval="0" description="MIRQ clear #47" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR46" width="1" begin="14" end="14" resetval="0" description="MIRQ clear #46" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR45" width="1" begin="13" end="13" resetval="0" description="MIRQ clear #45" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR44" width="1" begin="12" end="12" resetval="0" description="MIRQ clear #44" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR43" width="1" begin="11" end="11" resetval="0" description="MIRQ clear #43" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR42" width="1" begin="10" end="10" resetval="0" description="MIRQ clear #42" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR41" width="1" begin="9" end="9" resetval="0" description="MIRQ clear #41" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR40" width="1" begin="8" end="8" resetval="0" description="MIRQ clear #40" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR39" width="1" begin="7" end="7" resetval="0" description="MIRQ clear #39" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR38" width="1" begin="6" end="6" resetval="0" description="MIRQ clear #38" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR37" width="1" begin="5" end="5" resetval="0" description="MIRQ clear #37" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR36" width="1" begin="4" end="4" resetval="0" description="MIRQ clear #36" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR35" width="1" begin="3" end="3" resetval="0" description="MIRQ clear #35" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR34" width="1" begin="2" end="2" resetval="0" description="MIRQ clear #34" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR33" width="1" begin="1" end="1" resetval="0" description="MIRQ clear #33" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR32" width="1" begin="0" end="0" resetval="0" description="MIRQ clear #32" range="" rwaccess="W W1toSet"/>
  </register>
  <register id="WUGEN_MEVTCLR2" acronym="WUGEN_MEVTCLR2" offset="0x7C" width="32" description="This register is used to clear the interrupt mask bits (MSB)write 0: no effect write 1: clears the corresponding mask bit in the register reads always return 0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MIRQCLR78" width="1" begin="14" end="14" resetval="0" description="MIRQ clear #78" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR77" width="1" begin="13" end="13" resetval="0" description="MIRQ clear #77" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR76" width="1" begin="12" end="12" resetval="0" description="MIRQ clear #76" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR75" width="1" begin="11" end="11" resetval="0" description="MIRQ clear #75" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR74" width="1" begin="10" end="10" resetval="0" description="MIRQ clear #74" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR73" width="1" begin="9" end="9" resetval="0" description="MIRQ clear #73" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR72" width="1" begin="8" end="8" resetval="0" description="MIRQ clear #72" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR71" width="1" begin="7" end="7" resetval="0" description="MIRQ clear #71" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR70" width="1" begin="6" end="6" resetval="0" description="MIRQ clear #70" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR69" width="1" begin="5" end="5" resetval="0" description="MIRQ clear #69" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR68" width="1" begin="4" end="4" resetval="0" description="MIRQ clear #68" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR67" width="1" begin="3" end="3" resetval="0" description="MIRQ clear #67" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR66" width="1" begin="2" end="2" resetval="0" description="MIRQ clear #66" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR65" width="1" begin="1" end="1" resetval="0" description="MIRQ clear #65" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQCLR64" width="1" begin="0" end="0" resetval="0" description="MIRQ clear #64" range="" rwaccess="W W1toSet"/>
  </register>
  <register id="WUGEN_MEVTCLR3" acronym="WUGEN_MEVTCLR3" offset="0x80" width="32" description="This register is used to clear the dma request mask bitswrite 0: no effect write 1: clears the corresponding mask bit in the register reads always return 0">
    <bitfield id="MDMARQCLR31" width="1" begin="31" end="31" resetval="0" description="MDMARQ clear #31" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR30" width="1" begin="30" end="30" resetval="0" description="MDMARQ clear #30" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR29" width="1" begin="29" end="29" resetval="0" description="MDMARQ clear #29" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR28" width="1" begin="28" end="28" resetval="0" description="MDMARQ clear #28" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR27" width="1" begin="27" end="27" resetval="0" description="MDMARQ clear #27" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR26" width="1" begin="26" end="26" resetval="0" description="MDMARQ clear #26" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR25" width="1" begin="25" end="25" resetval="0" description="MDMARQ clear #25" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR24" width="1" begin="24" end="24" resetval="0" description="MDMARQ clear #24" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR23" width="1" begin="23" end="23" resetval="0" description="MDMARQ clear #23" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR22" width="1" begin="22" end="22" resetval="0" description="MDMARQ clear #22" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR21" width="1" begin="21" end="21" resetval="0" description="MDMARQ clear #21" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR20" width="1" begin="20" end="20" resetval="0" description="MDMARQ clear #20" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR19" width="1" begin="19" end="19" resetval="0" description="MDMARQ clear #19" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR18" width="1" begin="18" end="18" resetval="0" description="MDMARQ clear #18" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR17" width="1" begin="17" end="17" resetval="0" description="MDMARQ clear #17" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR16" width="1" begin="16" end="16" resetval="0" description="MDMARQ clear #16" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR15" width="1" begin="15" end="15" resetval="0" description="MDMARQ clear #15" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR14" width="1" begin="14" end="14" resetval="0" description="MDMARQ clear #14" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR13" width="1" begin="13" end="13" resetval="0" description="MDMARQ clear #13" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR12" width="1" begin="12" end="12" resetval="0" description="MDMARQ clear #12" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR11" width="1" begin="11" end="11" resetval="0" description="MDMARQ clear #11" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR10" width="1" begin="10" end="10" resetval="0" description="MDMARQ clear #10" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR9" width="1" begin="9" end="9" resetval="0" description="MDMARQ clear #9" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR8" width="1" begin="8" end="8" resetval="0" description="MDMARQ clear #8" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR7" width="1" begin="7" end="7" resetval="0" description="MDMARQ clear #7" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR6" width="1" begin="6" end="6" resetval="0" description="MDMARQ clear #6" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR5" width="1" begin="5" end="5" resetval="0" description="MDMARQ clear #5" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR4" width="1" begin="4" end="4" resetval="0" description="MDMARQ clear #4" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR3" width="1" begin="3" end="3" resetval="0" description="MDMARQ clear #3" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR2" width="1" begin="2" end="2" resetval="0" description="MDMARQ clear #2" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR1" width="1" begin="1" end="1" resetval="0" description="MDMARQ clear #1" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR0" width="1" begin="0" end="0" resetval="0" description="MDMARQ clear #0" range="" rwaccess="W W1toSet"/>
  </register>
  <register id="WUGEN_MEVTCLR4" acronym="WUGEN_MEVTCLR4" offset="0x84" width="32" description="This register is used to clear the dma request mask bitswrite 0: no effect write 1: clears the corresponding mask bit in the register reads always return 0">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MDMARQCLR58" width="1" begin="26" end="26" resetval="0" description="MDMARQ clear #58" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR57" width="1" begin="25" end="25" resetval="0" description="MDMARQ clear #57" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR56" width="1" begin="24" end="24" resetval="0" description="MDMARQ clear #56" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR55" width="1" begin="23" end="23" resetval="0" description="MDMARQ clear #55" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR54" width="1" begin="22" end="22" resetval="0" description="MDMARQ clear #54" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR53" width="1" begin="21" end="21" resetval="0" description="MDMARQ clear #53" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR52" width="1" begin="20" end="20" resetval="0" description="MDMARQ clear #52" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR51" width="1" begin="19" end="19" resetval="0" description="MDMARQ clear #51" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR50" width="1" begin="18" end="18" resetval="0" description="MDMARQ clear #50" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR49" width="1" begin="17" end="17" resetval="0" description="MDMARQ clear #49" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR48" width="1" begin="16" end="16" resetval="0" description="MDMARQ clear #48" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR47" width="1" begin="15" end="15" resetval="0" description="MDMARQ clear #47" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR46" width="1" begin="14" end="14" resetval="0" description="MDMARQ clear #46" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR45" width="1" begin="13" end="13" resetval="0" description="MDMARQ clear #45" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR44" width="1" begin="12" end="12" resetval="0" description="MDMARQ clear #44" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR43" width="1" begin="11" end="11" resetval="0" description="MDMARQ clear #43" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR42" width="1" begin="10" end="10" resetval="0" description="MDMARQ clear #42" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR41" width="1" begin="9" end="9" resetval="0" description="MDMARQ clear #41" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR40" width="1" begin="8" end="8" resetval="0" description="MDMARQ clear #40" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR39" width="1" begin="7" end="7" resetval="0" description="MDMARQ clear #39" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR38" width="1" begin="6" end="6" resetval="0" description="MDMARQ clear #38" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR37" width="1" begin="5" end="5" resetval="0" description="MDMARQ clear #37" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR36" width="1" begin="4" end="4" resetval="0" description="MDMARQ clear #36" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR35" width="1" begin="3" end="3" resetval="0" description="MDMARQ clear #35" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR34" width="1" begin="2" end="2" resetval="0" description="MDMARQ clear #34" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR33" width="1" begin="1" end="1" resetval="0" description="MDMARQ clear #33" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQCLR32" width="1" begin="0" end="0" resetval="0" description="MDMARQ clear #32" range="" rwaccess="W W1toSet"/>
  </register>
  <register id="WUGEN_MEVTSET0" acronym="WUGEN_MEVTSET0" offset="0x88" width="32" description="This register is used to set the interrupt mask bits (LSB)write 0: no effect write 1: sets the corresponding mask bit in the register reads always return 0">
    <bitfield id="MIRQSET31" width="1" begin="31" end="31" resetval="0" description="MIRQ set #31" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET30" width="1" begin="30" end="30" resetval="0" description="MIRQ set #30" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET29" width="1" begin="29" end="29" resetval="0" description="MIRQ set #29" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET28" width="1" begin="28" end="28" resetval="0" description="MIRQ set #28" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET27" width="1" begin="27" end="27" resetval="0" description="MIRQ set #27" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET26" width="1" begin="26" end="26" resetval="0" description="MIRQ set #26" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET25" width="1" begin="25" end="25" resetval="0" description="MIRQ set #25" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET24" width="1" begin="24" end="24" resetval="0" description="MIRQ set #24" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET23" width="1" begin="23" end="23" resetval="0" description="MIRQ set #23" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET22" width="1" begin="22" end="22" resetval="0" description="MIRQ set #22" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET21" width="1" begin="21" end="21" resetval="0" description="MIRQ set #21" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET20" width="1" begin="20" end="20" resetval="0" description="MIRQ set #20" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET19" width="1" begin="19" end="19" resetval="0" description="MIRQ set #19" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET18" width="1" begin="18" end="18" resetval="0" description="MIRQ set #18" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET17" width="1" begin="17" end="17" resetval="0" description="MIRQ set #17" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET16" width="1" begin="16" end="16" resetval="0" description="MIRQ set #16" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET15" width="1" begin="15" end="15" resetval="0" description="MIRQ set #15" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET14" width="1" begin="14" end="14" resetval="0" description="MIRQ set #14" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET13" width="1" begin="13" end="13" resetval="0" description="MIRQ set #13" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET12" width="1" begin="12" end="12" resetval="0" description="MIRQ set #12" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET11" width="1" begin="11" end="11" resetval="0" description="MIRQ set #11" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET10" width="1" begin="10" end="10" resetval="0" description="MIRQ set #10" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET9" width="1" begin="9" end="9" resetval="0" description="MIRQ set #9" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET8" width="1" begin="8" end="8" resetval="0" description="MIRQ set #8" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET7" width="1" begin="7" end="7" resetval="0" description="MIRQ set #7" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET6" width="1" begin="6" end="6" resetval="0" description="MIRQ set #6" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET5" width="1" begin="5" end="5" resetval="0" description="MIRQ set #5" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET4" width="1" begin="4" end="4" resetval="0" description="MIRQ set #4" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET3" width="1" begin="3" end="3" resetval="0" description="MIRQ set #3" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET2" width="1" begin="2" end="2" resetval="0" description="MIRQ set #2" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET1" width="1" begin="1" end="1" resetval="0" description="MIRQ set #1" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET0" width="1" begin="0" end="0" resetval="0" description="MIRQ set #0" range="" rwaccess="W W1toSet"/>
  </register>
  <register id="WUGEN_MEVTSET1" acronym="WUGEN_MEVTSET1" offset="0x8C" width="32" description="This register is used to set the interrupt mask bits (MSB)write 0: no effect write 1: sets the corresponding mask bit in the register reads always return 0">
    <bitfield id="MIRQSET63" width="1" begin="31" end="31" resetval="0" description="MIRQ set #63" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET62" width="1" begin="30" end="30" resetval="0" description="MIRQ set #62" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET61" width="1" begin="29" end="29" resetval="0" description="MIRQ set #61" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET60" width="1" begin="28" end="28" resetval="0" description="MIRQ set #60" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET59" width="1" begin="27" end="27" resetval="0" description="MIRQ set #59" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET58" width="1" begin="26" end="26" resetval="0" description="MIRQ set #58" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET57" width="1" begin="25" end="25" resetval="0" description="MIRQ set #57" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET56" width="1" begin="24" end="24" resetval="0" description="MIRQ set #56" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET55" width="1" begin="23" end="23" resetval="0" description="MIRQ set #55" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET54" width="1" begin="22" end="22" resetval="0" description="MIRQ set #22" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET53" width="1" begin="21" end="21" resetval="0" description="MIRQ set #53" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET52" width="1" begin="20" end="20" resetval="0" description="MIRQ set #52" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET51" width="1" begin="19" end="19" resetval="0" description="MIRQ set #51" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET50" width="1" begin="18" end="18" resetval="0" description="MIRQ set #50" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET49" width="1" begin="17" end="17" resetval="0" description="MIRQ set #49" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET48" width="1" begin="16" end="16" resetval="0" description="MIRQ set #48" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET47" width="1" begin="15" end="15" resetval="0" description="MIRQ set #47" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET46" width="1" begin="14" end="14" resetval="0" description="MIRQ set #46" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET45" width="1" begin="13" end="13" resetval="0" description="MIRQ set #45" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET44" width="1" begin="12" end="12" resetval="0" description="MIRQ set #44" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET43" width="1" begin="11" end="11" resetval="0" description="MIRQ set #43" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET42" width="1" begin="10" end="10" resetval="0" description="MIRQ set #42" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET41" width="1" begin="9" end="9" resetval="0" description="MIRQ set #41" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET40" width="1" begin="8" end="8" resetval="0" description="MIRQ set #40" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET39" width="1" begin="7" end="7" resetval="0" description="MIRQ set #39" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET38" width="1" begin="6" end="6" resetval="0" description="MIRQ set #38" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET37" width="1" begin="5" end="5" resetval="0" description="MIRQ set #37" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET36" width="1" begin="4" end="4" resetval="0" description="MIRQ set #36" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET35" width="1" begin="3" end="3" resetval="0" description="MIRQ set #35" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET34" width="1" begin="2" end="2" resetval="0" description="MIRQ set #34" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET33" width="1" begin="1" end="1" resetval="0" description="MIRQ set #33" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET32" width="1" begin="0" end="0" resetval="0" description="MIRQ set #32" range="" rwaccess="W W1toSet"/>
  </register>
  <register id="WUGEN_MEVTSET2" acronym="WUGEN_MEVTSET2" offset="0x90" width="32" description="This register is used to set the interrupt mask bits (MSB)write 0: no effect write 1: sets the corresponding mask bit in the register reads always return 0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MIRQSET78" width="1" begin="14" end="14" resetval="0" description="MIRQ set #78" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET77" width="1" begin="13" end="13" resetval="0" description="MIRQ set #77" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET76" width="1" begin="12" end="12" resetval="0" description="MIRQ set #76" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET75" width="1" begin="11" end="11" resetval="0" description="MIRQ set #75" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET74" width="1" begin="10" end="10" resetval="0" description="MIRQ set #74" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET73" width="1" begin="9" end="9" resetval="0" description="MIRQ set #73" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET72" width="1" begin="8" end="8" resetval="0" description="MIRQ set #72" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET71" width="1" begin="7" end="7" resetval="0" description="MIRQ set #71" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET70" width="1" begin="6" end="6" resetval="0" description="MIRQ set #70s" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET69" width="1" begin="5" end="5" resetval="0" description="MIRQ set #69" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET68" width="1" begin="4" end="4" resetval="0" description="MIRQ set #68" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET67" width="1" begin="3" end="3" resetval="0" description="MIRQ set #67" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET66" width="1" begin="2" end="2" resetval="0" description="MIRQ set #66" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET65" width="1" begin="1" end="1" resetval="0" description="MIRQ set #65" range="" rwaccess="W W1toSet"/>
    <bitfield id="MIRQSET64" width="1" begin="0" end="0" resetval="0" description="MIRQ set #64" range="" rwaccess="W W1toSet"/>
  </register>
  <register id="WUGEN_MEVTSET3" acronym="WUGEN_MEVTSET3" offset="0x94" width="32" description="This register is used to set the dma requests mask bitswrite 0: no effect write 1: sets the corresponding mask bit in the register reads always return 0">
    <bitfield id="MDMARQSET31" width="1" begin="31" end="31" resetval="0" description="MDMARQ set #31" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET30" width="1" begin="30" end="30" resetval="0" description="MDMARQ set #30" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET29" width="1" begin="29" end="29" resetval="0" description="MDMARQ set #29" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET28" width="1" begin="28" end="28" resetval="0" description="MDMARQ set #28" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET27" width="1" begin="27" end="27" resetval="0" description="MDMARQ set #27" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET26" width="1" begin="26" end="26" resetval="0" description="MDMARQ set #26" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET25" width="1" begin="25" end="25" resetval="0" description="MDMARQ set #25" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET24" width="1" begin="24" end="24" resetval="0" description="MDMARQ set #24" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET23" width="1" begin="23" end="23" resetval="0" description="MDMARQ set #23" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET22" width="1" begin="22" end="22" resetval="0" description="MDMARQ set #22" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET21" width="1" begin="21" end="21" resetval="0" description="MDMARQ set #21" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET20" width="1" begin="20" end="20" resetval="0" description="MDMARQ set #20" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET19" width="1" begin="19" end="19" resetval="0" description="MDMARQ set #19" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET18" width="1" begin="18" end="18" resetval="0" description="MDMARQ set #18" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET17" width="1" begin="17" end="17" resetval="0" description="MDMARQ set #17" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET16" width="1" begin="16" end="16" resetval="0" description="MDMARQ set #16" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET15" width="1" begin="15" end="15" resetval="0" description="MDMARQ set #15" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET14" width="1" begin="14" end="14" resetval="0" description="MDMARQ set #14" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET13" width="1" begin="13" end="13" resetval="0" description="MDMARQ set #13" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET12" width="1" begin="12" end="12" resetval="0" description="MDMARQ set #12" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET11" width="1" begin="11" end="11" resetval="0" description="MDMARQ set #11" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET10" width="1" begin="10" end="10" resetval="0" description="MDMARQ set #10" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET9" width="1" begin="9" end="9" resetval="0" description="MDMARQ set #9" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET8" width="1" begin="8" end="8" resetval="0" description="MDMARQ set #8" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET7" width="1" begin="7" end="7" resetval="0" description="MDMARQ set #7" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET6" width="1" begin="6" end="6" resetval="0" description="MDMARQ set #6" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET5" width="1" begin="5" end="5" resetval="0" description="MDMARQ set #5" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET4" width="1" begin="4" end="4" resetval="0" description="MDMARQ set #4" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET3" width="1" begin="3" end="3" resetval="0" description="MDMARQ set #3" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET2" width="1" begin="2" end="2" resetval="0" description="MDMARQ set #2" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET1" width="1" begin="1" end="1" resetval="0" description="MDMARQ set #1" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET0" width="1" begin="0" end="0" resetval="0" description="MDMARQ set #0" range="" rwaccess="W W1toSet"/>
  </register>
  <register id="WUGEN_MEVTSET4" acronym="WUGEN_MEVTSET4" offset="0x98" width="32" description="This register is used to set the dma requests mask bitswrite 0: no effect write 1: sets the corresponding mask bit in the register reads always return 0">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="MDMARQSET58" width="1" begin="26" end="26" resetval="0" description="MDMARQ set #58" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET57" width="1" begin="25" end="25" resetval="0" description="MDMARQ set #57" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET56" width="1" begin="24" end="24" resetval="0" description="MDMARQ set #56" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET55" width="1" begin="23" end="23" resetval="0" description="MDMARQ set #55" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET54" width="1" begin="22" end="22" resetval="0" description="MDMARQ set #54" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET53" width="1" begin="21" end="21" resetval="0" description="MDMARQ set #53" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET52" width="1" begin="20" end="20" resetval="0" description="MDMARQ set #52" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET51" width="1" begin="19" end="19" resetval="0" description="MDMARQ set #51" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET50" width="1" begin="18" end="18" resetval="0" description="MDMARQ set #50" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET49" width="1" begin="17" end="17" resetval="0" description="MDMARQ set #49" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET48" width="1" begin="16" end="16" resetval="0" description="MDMARQ set #48" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET47" width="1" begin="15" end="15" resetval="0" description="MDMARQ set #47" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET46" width="1" begin="14" end="14" resetval="0" description="MDMARQ set #46" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET45" width="1" begin="13" end="13" resetval="0" description="MDMARQ set #45" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET44" width="1" begin="12" end="12" resetval="0" description="MDMARQ set #44" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET43" width="1" begin="11" end="11" resetval="0" description="MDMARQ set #43" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET42" width="1" begin="10" end="10" resetval="0" description="MDMARQ set #42" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET41" width="1" begin="9" end="9" resetval="0" description="MDMARQ set #41" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET40" width="1" begin="8" end="8" resetval="0" description="MDMARQ set #40" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET39" width="1" begin="7" end="7" resetval="0" description="MDMARQ set #39" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET38" width="1" begin="6" end="6" resetval="0" description="MDMARQ set #38" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET37" width="1" begin="5" end="5" resetval="0" description="MDMARQ set #37" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET36" width="1" begin="4" end="4" resetval="0" description="MDMARQ set #36" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET35" width="1" begin="3" end="3" resetval="0" description="MDMARQ set #35" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET34" width="1" begin="2" end="2" resetval="0" description="MDMARQ set #34" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET33" width="1" begin="1" end="1" resetval="0" description="MDMARQ set #33" range="" rwaccess="W W1toSet"/>
    <bitfield id="MDMARQSET32" width="1" begin="0" end="0" resetval="0" description="MDMARQ set #32" range="" rwaccess="W W1toSet"/>
  </register>
  <register id="WUGEN_PENDEVT0" acronym="WUGEN_PENDEVT0" offset="0x9C" width="32" description="This register holds the masked pending interrupts (LSB)">
    <bitfield id="PENDIRQ31" width="1" begin="31" end="31" resetval="0" description="Masked pending interrupt number 31" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ30" width="1" begin="30" end="30" resetval="0" description="Masked pending interrupt number 30" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ29" width="1" begin="29" end="29" resetval="0" description="Masked pending interrupt number 29" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ28" width="1" begin="28" end="28" resetval="0" description="Masked pending interrupt number 28" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ27" width="1" begin="27" end="27" resetval="0" description="Masked pending interrupt number 27" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ26" width="1" begin="26" end="26" resetval="0" description="Masked pending interrupt number 26" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ25" width="1" begin="25" end="25" resetval="0" description="Masked pending interrupt number 25" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ24" width="1" begin="24" end="24" resetval="0" description="Masked pending interrupt number 24" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ23" width="1" begin="23" end="23" resetval="0" description="Masked pending interrupt number 23" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ22" width="1" begin="22" end="22" resetval="0" description="Masked pending interrupt number 22" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ21" width="1" begin="21" end="21" resetval="0" description="Masked pending interrupt number 21" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ20" width="1" begin="20" end="20" resetval="0" description="Masked pending interrupt number 20" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ19" width="1" begin="19" end="19" resetval="0" description="Masked pending interrupt number 19" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ18" width="1" begin="18" end="18" resetval="0" description="Masked pending interrupt number 18" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ17" width="1" begin="17" end="17" resetval="0" description="Masked pending interrupt number 17" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ16" width="1" begin="16" end="16" resetval="0" description="Masked pending interrupt number 16" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ15" width="1" begin="15" end="15" resetval="0" description="Masked pending interrupt number 15" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ14" width="1" begin="14" end="14" resetval="0" description="Masked pending interrupt number 14" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ13" width="1" begin="13" end="13" resetval="0" description="Masked pending interrupt number 13" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ12" width="1" begin="12" end="12" resetval="0" description="Masked pending interrupt number 12" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ11" width="1" begin="11" end="11" resetval="0" description="Masked pending interrupt number 11" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ10" width="1" begin="10" end="10" resetval="0" description="Masked pending interrupt number 10" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ9" width="1" begin="9" end="9" resetval="0" description="Masked pending interrupt number 9" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ8" width="1" begin="8" end="8" resetval="0" description="Masked pending interrupt number 8" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ7" width="1" begin="7" end="7" resetval="0" description="Masked pending interrupt number 7" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ6" width="1" begin="6" end="6" resetval="0" description="Masked pending interrupt number 6" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ5" width="1" begin="5" end="5" resetval="0" description="Masked pending interrupt number 5" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ4" width="1" begin="4" end="4" resetval="0" description="Masked pending interrupt number 4" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ3" width="1" begin="3" end="3" resetval="0" description="Masked pending interrupt number 3" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ2" width="1" begin="2" end="2" resetval="0" description="Masked pending interrupt number 2" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ1" width="1" begin="1" end="1" resetval="0" description="Masked pending interrupt number 1" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ0" width="1" begin="0" end="0" resetval="0" description="Masked pending interrupt number 0" range="" rwaccess="R"/>
  </register>
  <register id="WUGEN_PENDEVT1" acronym="WUGEN_PENDEVT1" offset="0xA0" width="32" description="This register holds the masked pending interrupts (MSB)">
    <bitfield id="PENDIRQ63" width="1" begin="31" end="31" resetval="0" description="Masked pending interrupt number 63" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ62" width="1" begin="30" end="30" resetval="0" description="Masked pending interrupt number 62" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ61" width="1" begin="29" end="29" resetval="0" description="Masked pending interrupt number 61" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ60" width="1" begin="28" end="28" resetval="0" description="Masked pending interrupt number 60" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ59" width="1" begin="27" end="27" resetval="0" description="Masked pending interrupt number 59" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ58" width="1" begin="26" end="26" resetval="0" description="Masked pending interrupt number 58" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ57" width="1" begin="25" end="25" resetval="0" description="Masked pending interrupt number 57" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ56" width="1" begin="24" end="24" resetval="0" description="Masked pending interrupt number 56" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ55" width="1" begin="23" end="23" resetval="0" description="Masked pending interrupt number 55" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ54" width="1" begin="22" end="22" resetval="0" description="Masked pending interrupt number 54" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ53" width="1" begin="21" end="21" resetval="0" description="Masked pending interrupt number 53" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ52" width="1" begin="20" end="20" resetval="0" description="Masked pending interrupt number 52" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ51" width="1" begin="19" end="19" resetval="0" description="Masked pending interrupt number 51" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ50" width="1" begin="18" end="18" resetval="0" description="Masked pending interrupt number 50" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ49" width="1" begin="17" end="17" resetval="0" description="Masked pending interrupt number 49" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ48" width="1" begin="16" end="16" resetval="0" description="Masked pending interrupt number 48" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ47" width="1" begin="15" end="15" resetval="0" description="Masked pending interrupt number 47" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ46" width="1" begin="14" end="14" resetval="0" description="Masked pending interrupt number 46" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ45" width="1" begin="13" end="13" resetval="0" description="Masked pending interrupt number 45" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ44" width="1" begin="12" end="12" resetval="0" description="Masked pending interrupt number 44" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ43" width="1" begin="11" end="11" resetval="0" description="Masked pending interrupt number 43" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ42" width="1" begin="10" end="10" resetval="0" description="Masked pending interrupt number 42" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ41" width="1" begin="9" end="9" resetval="0" description="Masked pending interrupt number 41" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ40" width="1" begin="8" end="8" resetval="0" description="Masked pending interrupt number 40" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ39" width="1" begin="7" end="7" resetval="0" description="Masked pending interrupt number 39" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ38" width="1" begin="6" end="6" resetval="0" description="Masked pending interrupt number 38" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ37" width="1" begin="5" end="5" resetval="0" description="Masked pending interrupt number 37" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ36" width="1" begin="4" end="4" resetval="0" description="Masked pending interrupt number 36" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ35" width="1" begin="3" end="3" resetval="0" description="Masked pending interrupt number 35" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ34" width="1" begin="2" end="2" resetval="0" description="Masked pending interrupt number 34" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ33" width="1" begin="1" end="1" resetval="0" description="Masked pending interrupt number 33" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ32" width="1" begin="0" end="0" resetval="0" description="Masked pending interrupt number 32" range="" rwaccess="R"/>
  </register>
  <register id="WUGEN_PENDEVT2" acronym="WUGEN_PENDEVT2" offset="0xA4" width="32" description="This register holds the masked pending interrupts (MSB)">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PENDIRQ78" width="1" begin="14" end="14" resetval="0" description="Masked pending interrupt number 78" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ77" width="1" begin="13" end="13" resetval="0" description="Masked pending interrupt number 77" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ76" width="1" begin="12" end="12" resetval="0" description="Masked pending interrupt number 76" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ75" width="1" begin="11" end="11" resetval="0" description="Masked pending interrupt number 75" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ74" width="1" begin="10" end="10" resetval="0" description="Masked pending interrupt number 74" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ73" width="1" begin="9" end="9" resetval="0" description="Masked pending interrupt number 73" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ72" width="1" begin="8" end="8" resetval="0" description="Masked pending interrupt number 72" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ71" width="1" begin="7" end="7" resetval="0" description="Masked pending interrupt number 71" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ70" width="1" begin="6" end="6" resetval="0" description="Masked pending interrupt number 70" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ69" width="1" begin="5" end="5" resetval="0" description="Masked pending interrupt number 69" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ68" width="1" begin="4" end="4" resetval="0" description="Masked pending interrupt number 68" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ67" width="1" begin="3" end="3" resetval="0" description="Masked pending interrupt number 67" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ66" width="1" begin="2" end="2" resetval="0" description="Masked pending interrupt number 66" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ65" width="1" begin="1" end="1" resetval="0" description="Masked pending interrupt number 65" range="" rwaccess="R"/>
    <bitfield id="PENDIRQ64" width="1" begin="0" end="0" resetval="0" description="Masked pending interrupt number 64" range="" rwaccess="R"/>
  </register>
  <register id="WUGEN_PENDEVT3" acronym="WUGEN_PENDEVT3" offset="0xA8" width="32" description="This register holds the masked pending dma requests">
    <bitfield id="PENDDMARQ31" width="1" begin="31" end="31" resetval="0" description="Masked pending dma request number 31" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ30" width="1" begin="30" end="30" resetval="0" description="Masked pending dma request number 30" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ29" width="1" begin="29" end="29" resetval="0" description="Masked pending dma request number 29" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ28" width="1" begin="28" end="28" resetval="0" description="Masked pending dma request number 28" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ27" width="1" begin="27" end="27" resetval="0" description="Masked pending dma request number 27" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ26" width="1" begin="26" end="26" resetval="0" description="Masked pending dma request number 26" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ25" width="1" begin="25" end="25" resetval="0" description="Masked pending dma request number 25" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ24" width="1" begin="24" end="24" resetval="0" description="Masked pending dma request number 24" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ23" width="1" begin="23" end="23" resetval="0" description="Masked pending dma request number 23" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ22" width="1" begin="22" end="22" resetval="0" description="Masked pending dma request number 22" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ21" width="1" begin="21" end="21" resetval="0" description="Masked pending dma request number 21" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ20" width="1" begin="20" end="20" resetval="0" description="Masked pending dma request number 20" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ19" width="1" begin="19" end="19" resetval="0" description="Masked pending dma request number 19" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ18" width="1" begin="18" end="18" resetval="0" description="Masked pending dma request number 18" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ17" width="1" begin="17" end="17" resetval="0" description="Masked pending dma request number 17" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ16" width="1" begin="16" end="16" resetval="0" description="Masked pending dma request number 16" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ15" width="1" begin="15" end="15" resetval="0" description="Masked pending dma request number 15" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ14" width="1" begin="14" end="14" resetval="0" description="Masked pending dma request number 14" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ13" width="1" begin="13" end="13" resetval="0" description="Masked pending dma request number 13" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ12" width="1" begin="12" end="12" resetval="0" description="Masked pending dma request number 12" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ11" width="1" begin="11" end="11" resetval="0" description="Masked pending dma request number 11" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ10" width="1" begin="10" end="10" resetval="0" description="Masked pending dma request number 10" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ9" width="1" begin="9" end="9" resetval="0" description="Masked pending dma request number 9" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ8" width="1" begin="8" end="8" resetval="0" description="Masked pending dma request number 8" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ7" width="1" begin="7" end="7" resetval="0" description="Masked pending dma request number 7" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ6" width="1" begin="6" end="6" resetval="0" description="Masked pending dma request number 6" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ5" width="1" begin="5" end="5" resetval="0" description="Masked pending dma request number 5" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ4" width="1" begin="4" end="4" resetval="0" description="Masked pending dma request number 4" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ3" width="1" begin="3" end="3" resetval="0" description="Masked pending dma request number 3" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ2" width="1" begin="2" end="2" resetval="0" description="Masked pending dma request number 2" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ1" width="1" begin="1" end="1" resetval="0" description="Masked pending dma request number 1" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ0" width="1" begin="0" end="0" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="R"/>
  </register>
  <register id="WUGEN_PENDEVT4" acronym="WUGEN_PENDEVT4" offset="0xAC" width="32" description="This register holds the masked pending dma requests">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ58" width="1" begin="26" end="26" resetval="0" description="Masked pending dma request number 58" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ57" width="1" begin="25" end="25" resetval="0" description="Masked pending dma request number 57" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ56" width="1" begin="24" end="24" resetval="0" description="Masked pending dma request number 56" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ55" width="1" begin="23" end="23" resetval="0" description="Masked pending dma request number 55" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ54" width="1" begin="22" end="22" resetval="0" description="Masked pending dma request number 54" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ53" width="1" begin="21" end="21" resetval="0" description="Masked pending dma request number 53" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ52" width="1" begin="20" end="20" resetval="0" description="Masked pending dma request number 52" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ51" width="1" begin="19" end="19" resetval="0" description="Masked pending dma request number 51" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ50" width="1" begin="18" end="18" resetval="0" description="Masked pending dma request number 50" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ49" width="1" begin="17" end="17" resetval="0" description="Masked pending dma request number 49" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ48" width="1" begin="16" end="16" resetval="0" description="Masked pending dma request number 48" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ47" width="1" begin="15" end="15" resetval="0" description="Masked pending dma request number 47" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ46" width="1" begin="14" end="14" resetval="0" description="Masked pending dma request number 46" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ45" width="1" begin="13" end="13" resetval="0" description="Masked pending dma request number 45" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ44" width="1" begin="12" end="12" resetval="0" description="Masked pending dma request number 44" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ43" width="1" begin="11" end="11" resetval="0" description="Masked pending dma request number 43" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ42" width="1" begin="10" end="10" resetval="0" description="Masked pending dma request number 42" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ41" width="1" begin="9" end="9" resetval="0" description="Masked pending dma request number 41" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ40" width="1" begin="8" end="8" resetval="0" description="Masked pending dma request number 40" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ39" width="1" begin="7" end="7" resetval="0" description="Masked pending dma request number 39" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ38" width="1" begin="6" end="6" resetval="0" description="Masked pending dma request number 38" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ37" width="1" begin="5" end="5" resetval="0" description="Masked pending dma request number 37" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ36" width="1" begin="4" end="4" resetval="0" description="Masked pending dma request number 36" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ35" width="1" begin="3" end="3" resetval="0" description="Masked pending dma request number 35" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ34" width="1" begin="2" end="2" resetval="0" description="Masked pending dma request number 34" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ33" width="1" begin="1" end="1" resetval="0" description="Masked pending dma request number 33" range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ32" width="1" begin="0" end="0" resetval="0" description="Masked pending dma request number 32" range="" rwaccess="R"/>
  </register>
  <register id="WUGEN_PENDEVTCLR0" acronym="WUGEN_PENDEVTCLR0" offset="0xB0" width="32" description="This register clears the masked pending interrupts (LSB) :write 0: no effect write 1: clears the corresponding mask bit in the register reads always return 0">
    <bitfield id="PENDIRQ31" width="1" begin="31" end="31" resetval="0" description="Masked pending interrupt number 31" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ30" width="1" begin="30" end="30" resetval="0" description="Masked pending interrupt number 30" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ29" width="1" begin="29" end="29" resetval="0" description="Masked pending interrupt number 29" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ28" width="1" begin="28" end="28" resetval="0" description="Masked pending interrupt number 28" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ27" width="1" begin="27" end="27" resetval="0" description="Masked pending interrupt number 27" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ26" width="1" begin="26" end="26" resetval="0" description="Masked pending interrupt number 26" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ25" width="1" begin="25" end="25" resetval="0" description="Masked pending interrupt number 25" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ24" width="1" begin="24" end="24" resetval="0" description="Masked pending interrupt number 24" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ23" width="1" begin="23" end="23" resetval="0" description="Masked pending interrupt number 23" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ22" width="1" begin="22" end="22" resetval="0" description="Masked pending interrupt number 22" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ21" width="1" begin="21" end="21" resetval="0" description="Masked pending interrupt number 21" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ20" width="1" begin="20" end="20" resetval="0" description="Masked pending interrupt number 20" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ19" width="1" begin="19" end="19" resetval="0" description="Masked pending interrupt number 19" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ18" width="1" begin="18" end="18" resetval="0" description="Masked pending interrupt number 18" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ17" width="1" begin="17" end="17" resetval="0" description="Masked pending interrupt number 17" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ16" width="1" begin="16" end="16" resetval="0" description="Masked pending interrupt number 16" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ15" width="1" begin="15" end="15" resetval="0" description="Masked pending interrupt number 15" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ14" width="1" begin="14" end="14" resetval="0" description="Masked pending interrupt number 14" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ13" width="1" begin="13" end="13" resetval="0" description="Masked pending interrupt number 13" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ12" width="1" begin="12" end="12" resetval="0" description="Masked pending interrupt number 12" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ11" width="1" begin="11" end="11" resetval="0" description="Masked pending interrupt number 11" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ10" width="1" begin="10" end="10" resetval="0" description="Masked pending interrupt number 10" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ9" width="1" begin="9" end="9" resetval="0" description="Masked pending interrupt number 9" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ8" width="1" begin="8" end="8" resetval="0" description="Masked pending interrupt number 8" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ7" width="1" begin="7" end="7" resetval="0" description="Masked pending interrupt number 7" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ6" width="1" begin="6" end="6" resetval="0" description="Masked pending interrupt number 6" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ5" width="1" begin="5" end="5" resetval="0" description="Masked pending interrupt number 5" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ4" width="1" begin="4" end="4" resetval="0" description="Masked pending interrupt number 4" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ3" width="1" begin="3" end="3" resetval="0" description="Masked pending interrupt number 3" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ2" width="1" begin="2" end="2" resetval="0" description="Masked pending interrupt number 2" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ1" width="1" begin="1" end="1" resetval="0" description="Masked pending interrupt number 1" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ0" width="1" begin="0" end="0" resetval="0" description="Masked pending interrupt number 0" range="" rwaccess="W"/>
  </register>
  <register id="WUGEN_PENDEVTCLR1" acronym="WUGEN_PENDEVTCLR1" offset="0xB4" width="32" description="This register clears the masked pending interrupts (MSB) :write 0: no effect write 1: clears the corresponding mask bit in the register reads always return 0">
    <bitfield id="PENDIRQ63" width="1" begin="31" end="31" resetval="0" description="Masked pending interrupt number 63" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ62" width="1" begin="30" end="30" resetval="0" description="Masked pending interrupt number 62" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ61" width="1" begin="29" end="29" resetval="0" description="Masked pending interrupt number 61" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ60" width="1" begin="28" end="28" resetval="0" description="Masked pending interrupt number 60" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ59" width="1" begin="27" end="27" resetval="0" description="Masked pending interrupt number 59" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ58" width="1" begin="26" end="26" resetval="0" description="Masked pending interrupt number 58" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ57" width="1" begin="25" end="25" resetval="0" description="Masked pending interrupt number 57" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ56" width="1" begin="24" end="24" resetval="0" description="Masked pending interrupt number 56" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ55" width="1" begin="23" end="23" resetval="0" description="Masked pending interrupt number 55" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ54" width="1" begin="22" end="22" resetval="0" description="Masked pending interrupt number 54" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ53" width="1" begin="21" end="21" resetval="0" description="Masked pending interrupt number 53" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ52" width="1" begin="20" end="20" resetval="0" description="Masked pending interrupt number 52" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ51" width="1" begin="19" end="19" resetval="0" description="Masked pending interrupt number 51" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ50" width="1" begin="18" end="18" resetval="0" description="Masked pending interrupt number 50" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ49" width="1" begin="17" end="17" resetval="0" description="Masked pending interrupt number 49" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ48" width="1" begin="16" end="16" resetval="0" description="Masked pending interrupt number 48" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ47" width="1" begin="15" end="15" resetval="0" description="Masked pending interrupt number 47" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ46" width="1" begin="14" end="14" resetval="0" description="Masked pending interrupt number 46" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ45" width="1" begin="13" end="13" resetval="0" description="Masked pending interrupt number 45" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ44" width="1" begin="12" end="12" resetval="0" description="Masked pending interrupt number 44" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ43" width="1" begin="11" end="11" resetval="0" description="Masked pending interrupt number 43" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ42" width="1" begin="10" end="10" resetval="0" description="Masked pending interrupt number 42" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ41" width="1" begin="9" end="9" resetval="0" description="Masked pending interrupt number 41" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ40" width="1" begin="8" end="8" resetval="0" description="Masked pending interrupt number 40" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ39" width="1" begin="7" end="7" resetval="0" description="Masked pending interrupt number 39" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ38" width="1" begin="6" end="6" resetval="0" description="Masked pending interrupt number 38" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ37" width="1" begin="5" end="5" resetval="0" description="Masked pending interrupt number 37" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ36" width="1" begin="4" end="4" resetval="0" description="Masked pending interrupt number 36" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ35" width="1" begin="3" end="3" resetval="0" description="Masked pending interrupt number 35" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ34" width="1" begin="2" end="2" resetval="0" description="Masked pending interrupt number 34" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ33" width="1" begin="1" end="1" resetval="0" description="Masked pending interrupt number 33" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ32" width="1" begin="0" end="0" resetval="0" description="Masked pending interrupt number 32" range="" rwaccess="W"/>
  </register>
  <register id="WUGEN_PENDEVTCLR2" acronym="WUGEN_PENDEVTCLR2" offset="0xB8" width="32" description="This register clears the masked pending interrupts (LSB) :write 0: no effect write 1: clears the corresponding mask bit in the register reads always return 0">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PENDIRQ78" width="1" begin="14" end="14" resetval="0" description="Masked pending interrupt number 78" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ77" width="1" begin="13" end="13" resetval="0" description="Masked pending interrupt number 77" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ76" width="1" begin="12" end="12" resetval="0" description="Masked pending interrupt number 76" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ75" width="1" begin="11" end="11" resetval="0" description="Masked pending interrupt number 75" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ74" width="1" begin="10" end="10" resetval="0" description="Masked pending interrupt number 74" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ73" width="1" begin="9" end="9" resetval="0" description="Masked pending interrupt number 73" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ72" width="1" begin="8" end="8" resetval="0" description="Masked pending interrupt number 72" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ71" width="1" begin="7" end="7" resetval="0" description="Masked pending interrupt number 71" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ70" width="1" begin="6" end="6" resetval="0" description="Masked pending interrupt number 70" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ69" width="1" begin="5" end="5" resetval="0" description="Masked pending interrupt number 69" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ68" width="1" begin="4" end="4" resetval="0" description="Masked pending interrupt number 68" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ67" width="1" begin="3" end="3" resetval="0" description="Masked pending interrupt number 67" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ66" width="1" begin="2" end="2" resetval="0" description="Masked pending interrupt number 66" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ65" width="1" begin="1" end="1" resetval="0" description="Masked pending interrupt number 65" range="" rwaccess="W"/>
    <bitfield id="PENDIRQ64" width="1" begin="0" end="0" resetval="0" description="Masked pending interrupt number 64" range="" rwaccess="W"/>
  </register>
  <register id="WUGEN_PENDEVTCLR3" acronym="WUGEN_PENDEVTCLR3" offset="0xBC" width="32" description="This register clears the masked pending dma_requests:write 0: no effect write 1: clears the corresponding mask bit in the register reads always return 0">
    <bitfield id="PENDDMARQ31" width="1" begin="31" end="31" resetval="0" description="Masked pending dma request number 31" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ30" width="1" begin="30" end="30" resetval="0" description="Masked pending dma request number 30" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ29" width="1" begin="29" end="29" resetval="0" description="Masked pending dma request number 29" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ28" width="1" begin="28" end="28" resetval="0" description="Masked pending dma request number 28" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ27" width="1" begin="27" end="27" resetval="0" description="Masked pending dma request number 27" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ26" width="1" begin="26" end="26" resetval="0" description="Masked pending dma request number 26" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ25" width="1" begin="25" end="25" resetval="0" description="Masked pending dma request number 25" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ24" width="1" begin="24" end="24" resetval="0" description="Masked pending dma request number 24" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ23" width="1" begin="23" end="23" resetval="0" description="Masked pending dma request number 23" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ22" width="1" begin="22" end="22" resetval="0" description="Masked pending dma request number 22" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ21" width="1" begin="21" end="21" resetval="0" description="Masked pending dma request number 21" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ20" width="1" begin="20" end="20" resetval="0" description="Masked pending dma request number 20" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ19" width="1" begin="19" end="19" resetval="0" description="Masked pending dma request number 19" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ18" width="1" begin="18" end="18" resetval="0" description="Masked pending dma request number 18" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ17" width="1" begin="17" end="17" resetval="0" description="Masked pending dma request number 17" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ16" width="1" begin="16" end="16" resetval="0" description="Masked pending dma request number 16" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ15" width="1" begin="15" end="15" resetval="0" description="Masked pending dma request number 15" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ14" width="1" begin="14" end="14" resetval="0" description="Masked pending dma request number 14" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ13" width="1" begin="13" end="13" resetval="0" description="Masked pending dma request number 13" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ12" width="1" begin="12" end="12" resetval="0" description="Masked pending dma request number 12" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ11" width="1" begin="11" end="11" resetval="0" description="Masked pending dma request number 11" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ10" width="1" begin="10" end="10" resetval="0" description="Masked pending dma request number 10" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ9" width="1" begin="9" end="9" resetval="0" description="Masked pending dma request number 9" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ8" width="1" begin="8" end="8" resetval="0" description="Masked pending dma request number 8" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ7" width="1" begin="7" end="7" resetval="0" description="Masked pending dma request number 7" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ6" width="1" begin="6" end="6" resetval="0" description="Masked pending dma request number 6" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ5" width="1" begin="5" end="5" resetval="0" description="Masked pending dma request number 5" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ4" width="1" begin="4" end="4" resetval="0" description="Masked pending dma request number 4" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ3" width="1" begin="3" end="3" resetval="0" description="Masked pending dma request number 3" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ2" width="1" begin="2" end="2" resetval="0" description="Masked pending dma request number 2" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ1" width="1" begin="1" end="1" resetval="0" description="Masked pending dma request number 1" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ0" width="1" begin="0" end="0" resetval="0" description="Masked pending dma request number 0" range="" rwaccess="W"/>
  </register>
  <register id="WUGEN_PENDEVTCLR4" acronym="WUGEN_PENDEVTCLR4" offset="0xC0" width="32" description="This register clears the masked pending dma_requests:write 0: no effect write 1: clears the corresponding mask bit in the register reads always return 0">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PENDDMARQ58" width="1" begin="26" end="26" resetval="0" description="Masked pending dma request number 58" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ57" width="1" begin="25" end="25" resetval="0" description="Masked pending dma request number 57" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ56" width="1" begin="24" end="24" resetval="0" description="Masked pending dma request number 56" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ55" width="1" begin="23" end="23" resetval="0" description="Masked pending dma request number 55" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ54" width="1" begin="22" end="22" resetval="0" description="Masked pending dma request number 54" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ53" width="1" begin="21" end="21" resetval="0" description="Masked pending dma request number 53" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ52" width="1" begin="20" end="20" resetval="0" description="Masked pending dma request number 52" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ51" width="1" begin="19" end="19" resetval="0" description="Masked pending dma request number 51" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ50" width="1" begin="18" end="18" resetval="0" description="Masked pending dma request number 50" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ49" width="1" begin="17" end="17" resetval="0" description="Masked pending dma request number 49" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ48" width="1" begin="16" end="16" resetval="0" description="Masked pending dma request number 48" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ47" width="1" begin="15" end="15" resetval="0" description="Masked pending dma request number 47" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ46" width="1" begin="14" end="14" resetval="0" description="Masked pending dma request number 46" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ45" width="1" begin="13" end="13" resetval="0" description="Masked pending dma request number 45" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ44" width="1" begin="12" end="12" resetval="0" description="Masked pending dma request number 44" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ43" width="1" begin="11" end="11" resetval="0" description="Masked pending dma request number 43" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ42" width="1" begin="10" end="10" resetval="0" description="Masked pending dma request number 42" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ41" width="1" begin="9" end="9" resetval="0" description="Masked pending dma request number 41" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ40" width="1" begin="8" end="8" resetval="0" description="Masked pending dma request number 40" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ39" width="1" begin="7" end="7" resetval="0" description="Masked pending dma request number 39" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ38" width="1" begin="6" end="6" resetval="0" description="Masked pending dma request number 38" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ37" width="1" begin="5" end="5" resetval="0" description="Masked pending dma request number 37" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ36" width="1" begin="4" end="4" resetval="0" description="Masked pending dma request number 36" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ35" width="1" begin="3" end="3" resetval="0" description="Masked pending dma request number 35" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ34" width="1" begin="2" end="2" resetval="0" description="Masked pending dma request number 34" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ33" width="1" begin="1" end="1" resetval="0" description="Masked pending dma request number 33" range="" rwaccess="W"/>
    <bitfield id="PENDDMARQ32" width="1" begin="0" end="0" resetval="0" description="Masked pending dma request number 32" range="" rwaccess="W"/>
  </register>
</module>
