

================================================================
== Vivado HLS Report for 'estimate_ISI_encode'
================================================================
* Date:           Tue Aug 10 15:34:10 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        ISI_FLOAT
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.587|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  289|  3745|  289|  3745|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+------+----------+-----------+-----------+------+----------+
        |                |   Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+------+----------+-----------+-----------+------+----------+
        |- estimate_ISI  |  288|  3744|  3 ~ 39  |          -|          -|    96|    no    |
        +----------------+-----+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1126|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       10|     14|    1778|   3295|    -|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    337|    -|
|Register         |        -|      -|     567|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       11|     14|    2345|   4758|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|      6|       2|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+----------------------------------------------------+---------+-------+-----+------+-----+
    |                        Instance                       |                       Module                       | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-------------------------------------------------------+----------------------------------------------------+---------+-------+-----+------+-----+
    |estimate_ISI_encode_AXILiteS_s_axi_U                   |estimate_ISI_encode_AXILiteS_s_axi                  |       10|      0|  474|   454|    0|
    |estimate_ISI_encode_dcmp_64ns_64ns_1_2_1_U3            |estimate_ISI_encode_dcmp_64ns_64ns_1_2_1            |        0|      0|  130|   469|    0|
    |estimate_ISI_encode_dmul_64ns_64ns_64_6_max_dsp_1_U2   |estimate_ISI_encode_dmul_64ns_64ns_64_6_max_dsp_1   |        0|     11|  317|   578|    0|
    |estimate_ISI_encode_dsub_64ns_64ns_64_5_full_dsp_1_U1  |estimate_ISI_encode_dsub_64ns_64ns_64_5_full_dsp_1  |        0|      3|  445|  1149|    0|
    |estimate_ISI_encode_sitodp_32ns_64_6_1_U4              |estimate_ISI_encode_sitodp_32ns_64_6_1              |        0|      0|  412|   645|    0|
    +-------------------------------------------------------+----------------------------------------------------+---------+-------+-----+------+-----+
    |Total                                                  |                                                    |       10|     14| 1778|  3295|    0|
    +-------------------------------------------------------+----------------------------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |ISI_U  |estimate_ISI_encode_ISI  |        1|  0|   0|    0|    96|   32|     1|         3072|
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                         |        1|  0|   0|    0|    96|   32|     1|         3072|
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |add_ln502_fu_423_p2    |     +    |      0|  0|   12|          11|          12|
    |j_fu_268_p2            |     +    |      0|  0|   15|           7|           1|
    |result_V_1_fu_509_p2   |     -    |      0|  0|   39|           1|          32|
    |sub_ln11_fu_291_p2     |     -    |      0|  0|   39|          32|          32|
    |sub_ln1311_fu_437_p2   |     -    |      0|  0|   13|          10|          11|
    |sub_ln14_fu_296_p2     |     -    |      0|  0|   39|          32|          32|
    |and_ln14_1_fu_374_p2   |    and   |      0|  0|    2|           1|           1|
    |and_ln14_fu_368_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln32_fu_541_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln34_fu_559_p2     |    and   |      0|  0|    2|           1|           1|
    |icmp_ln10_fu_285_p2    |   icmp   |      0|  0|   18|          32|           1|
    |icmp_ln14_1_fu_342_p2  |   icmp   |      0|  0|   29|          52|           1|
    |icmp_ln14_2_fu_348_p2  |   icmp   |      0|  0|   13|          11|           2|
    |icmp_ln14_3_fu_354_p2  |   icmp   |      0|  0|   29|          52|           1|
    |icmp_ln14_fu_336_p2    |   icmp   |      0|  0|   13|          11|           2|
    |icmp_ln32_fu_521_p2    |   icmp   |      0|  0|   18|          32|           4|
    |icmp_ln34_1_fu_553_p2  |   icmp   |      0|  0|   18|          32|           7|
    |icmp_ln34_fu_547_p2    |   icmp   |      0|  0|   18|          32|           4|
    |icmp_ln8_fu_262_p2     |   icmp   |      0|  0|   11|           7|           7|
    |icmp_ln9_fu_279_p2     |   icmp   |      0|  0|   18|          32|           1|
    |r_V_fu_467_p2          |   lshr   |      0|  0|  162|          54|          54|
    |or_ln14_1_fu_364_p2    |    or    |      0|  0|    2|           1|           1|
    |or_ln14_fu_360_p2      |    or    |      0|  0|    2|           1|           1|
    |p_Val2_5_fu_501_p3     |  select  |      0|  0|   32|           1|          32|
    |p_Val2_6_fu_514_p3     |  select  |      0|  0|   32|           1|          32|
    |select_ln32_fu_583_p3  |  select  |      0|  0|   29|           1|           4|
    |select_ln34_fu_575_p3  |  select  |      0|  0|   29|           1|          29|
    |ush_fu_447_p3          |  select  |      0|  0|   12|           1|          12|
    |r_V_1_fu_473_p2        |    shl   |      0|  0|  474|         137|         137|
    |xor_ln32_fu_535_p2     |    xor   |      0|  0|    2|           1|           2|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      0|  0| 1126|         589|         458|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ISIPre_address0    |   15|          3|    7|         21|
    |ISI_address0       |   15|          3|    7|         21|
    |ISI_d0             |   15|          3|   32|         96|
    |ap_NS_fsm          |  181|         41|    1|         41|
    |grp_fu_236_p0      |   15|          3|   64|        192|
    |grp_fu_236_p1      |   21|          4|   64|        256|
    |grp_fu_246_p0      |   21|          4|   32|        128|
    |j_0_reg_221        |    9|          2|    7|         14|
    |output_r_address0  |   15|          3|    7|         21|
    |output_r_d0        |   15|          3|   32|         96|
    |spksPre_address0   |   15|          3|    7|         21|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  337|         72|  260|        907|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ISIPre_addr_reg_649    |   7|   0|    7|          0|
    |ISI_addr_reg_654       |   7|   0|    7|          0|
    |and_ln14_1_reg_701     |   1|   0|    1|          0|
    |ap_CS_fsm              |  40|   0|   40|          0|
    |icmp_ln10_reg_633      |   1|   0|    1|          0|
    |icmp_ln14_1_reg_686    |   1|   0|    1|          0|
    |icmp_ln14_2_reg_691    |   1|   0|    1|          0|
    |icmp_ln14_3_reg_696    |   1|   0|    1|          0|
    |icmp_ln14_reg_681      |   1|   0|    1|          0|
    |icmp_ln9_reg_624       |   1|   0|    1|          0|
    |j_0_reg_221            |   7|   0|    7|          0|
    |j_reg_604              |   7|   0|    7|          0|
    |p_Result_s_reg_710     |   1|   0|    1|          0|
    |p_Val2_5_reg_715       |  32|   0|   32|          0|
    |reg_250                |  64|   0|   64|          0|
    |reg_256                |  64|   0|   64|          0|
    |select_ln32_reg_721    |  29|   0|   29|          0|
    |spksPre_addr_reg_637   |   7|   0|    7|          0|
    |spksTime_read_reg_595  |  32|   0|   32|          0|
    |sub_ln11_reg_642       |  32|   0|   32|          0|
    |sub_ln14_reg_664       |  32|   0|   32|          0|
    |tmp_4_reg_669          |  64|   0|   64|          0|
    |tmp_reg_675            |  64|   0|   64|          0|
    |x_assign_reg_705       |  64|   0|   64|          0|
    |zext_ln9_reg_609       |   7|   0|   64|         57|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 567|   0|  624|         57|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------+-----+-----+------------+---------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_AWADDR   |  in |   12|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_ARADDR   |  in |   12|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS      |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS      |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs | estimate_ISI_encode | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | estimate_ISI_encode | return value |
|interrupt               | out |    1| ap_ctrl_hs | estimate_ISI_encode | return value |
+------------------------+-----+-----+------------+---------------------+--------------+

