\hypertarget{group___a_d_c___register___masks}{}\section{A\+DC Register Masks}
\label{group___a_d_c___register___masks}\index{ADC Register Masks@{ADC Register Masks}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gad1b5275cc9fbdba08614fca93c5e30ef}\label{group___a_d_c___register___masks_gad1b5275cc9fbdba08614fca93c5e30ef}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C1\+\_\+\+C\+O\+U\+NT}~(2\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga2017fd646769acfc9ad3fab489690612}\label{group___a_d_c___register___masks_ga2017fd646769acfc9ad3fab489690612}} 
\#define {\bfseries A\+D\+C\+\_\+\+R\+\_\+\+C\+O\+U\+NT}~(2\+U)
\end{DoxyCompactItemize}
\subsection*{S\+C1 -\/ A\+DC Status and Control Registers 1}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga7450ced3c2b2df20023c2152f1470640}\label{group___a_d_c___register___masks_ga7450ced3c2b2df20023c2152f1470640}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C1\+\_\+\+A\+D\+C\+H\+\_\+\+M\+A\+SK}~(0x1\+F\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gab2ba46d5132224f2920c1881e2c1b6fe}\label{group___a_d_c___register___masks_gab2ba46d5132224f2920c1881e2c1b6fe}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C1\+\_\+\+A\+D\+C\+H\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gab2ec3f01d5b560d3f839439b038f3981}{A\+D\+C\+\_\+\+S\+C1\+\_\+\+A\+D\+CH}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C1\+\_\+\+A\+D\+C\+H\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C1\+\_\+\+A\+D\+C\+H\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gadc514fb491cf08eb3fb0f27298388645}\label{group___a_d_c___register___masks_gadc514fb491cf08eb3fb0f27298388645}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C1\+\_\+\+D\+I\+F\+F\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga1385c936a9440856068dcb917ed9c658}\label{group___a_d_c___register___masks_ga1385c936a9440856068dcb917ed9c658}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C1\+\_\+\+D\+I\+F\+F\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga565092499830413abb547372e66efab1}{A\+D\+C\+\_\+\+S\+C1\+\_\+\+D\+I\+FF}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C1\+\_\+\+D\+I\+F\+F\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C1\+\_\+\+D\+I\+F\+F\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gaa698d898e077003de10a42184de8f124}\label{group___a_d_c___register___masks_gaa698d898e077003de10a42184de8f124}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C1\+\_\+\+A\+I\+E\+N\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gaf2cde8fb207dd348e6313d6d0a5b3761}\label{group___a_d_c___register___masks_gaf2cde8fb207dd348e6313d6d0a5b3761}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C1\+\_\+\+A\+I\+E\+N\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga63500f6af77c0494e67395a35716285b}{A\+D\+C\+\_\+\+S\+C1\+\_\+\+A\+I\+EN}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C1\+\_\+\+A\+I\+E\+N\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C1\+\_\+\+A\+I\+E\+N\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga698a3a178a5b412febc8c0cc849e8896}\label{group___a_d_c___register___masks_ga698a3a178a5b412febc8c0cc849e8896}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C1\+\_\+\+C\+O\+C\+O\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gad708b138ec734a371a20a990f0c9a27f}\label{group___a_d_c___register___masks_gad708b138ec734a371a20a990f0c9a27f}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C1\+\_\+\+C\+O\+C\+O\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga9393e3e7b4f420e8871e93d81302ddef}{A\+D\+C\+\_\+\+S\+C1\+\_\+\+C\+O\+CO}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C1\+\_\+\+C\+O\+C\+O\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C1\+\_\+\+C\+O\+C\+O\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C\+F\+G1 -\/ A\+DC Configuration Register 1}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga849c3ef9995df85776d7d739475cfdd0}\label{group___a_d_c___register___masks_ga849c3ef9995df85776d7d739475cfdd0}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+I\+C\+L\+K\+\_\+\+M\+A\+SK}~(0x3\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga889634c9b4122a2d39f3a986688a1662}\label{group___a_d_c___register___masks_ga889634c9b4122a2d39f3a986688a1662}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+I\+C\+L\+K\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga1f7b28bec60a20af8775724a4b33a6e6}{A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+I\+C\+LK}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+I\+C\+L\+K\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+I\+C\+L\+K\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gad484c90743265c228af52bf695aaec83}\label{group___a_d_c___register___masks_gad484c90743265c228af52bf695aaec83}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+M\+O\+D\+E\+\_\+\+M\+A\+SK}~(0x\+C\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga0dc0ce86ab632e5fa2344da9f8617f64}\label{group___a_d_c___register___masks_ga0dc0ce86ab632e5fa2344da9f8617f64}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+M\+O\+D\+E\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gabdbbdc3e2263f1d453aac3fef184d997}{A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+M\+O\+DE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+M\+O\+D\+E\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+M\+O\+D\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga3f96490246c5bef5f9ccede781423b22}\label{group___a_d_c___register___masks_ga3f96490246c5bef5f9ccede781423b22}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+L\+S\+M\+P\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gab2cd2b0ee8a3e6c0e3710e5477ba4f25}\label{group___a_d_c___register___masks_gab2cd2b0ee8a3e6c0e3710e5477ba4f25}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+L\+S\+M\+P\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga83a0b2b8e5d22c85bc752995eadc23c8}{A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+L\+S\+MP}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+L\+S\+M\+P\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+L\+S\+M\+P\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gaffbe8246d864b7889a3ce04b94e6d948}\label{group___a_d_c___register___masks_gaffbe8246d864b7889a3ce04b94e6d948}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+I\+V\+\_\+\+M\+A\+SK}~(0x60\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gacbe42773bc1f15c2870c2422c89bfe67}\label{group___a_d_c___register___masks_gacbe42773bc1f15c2870c2422c89bfe67}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+I\+V\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga7407a87e3d32012930901336c97b7694}{A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+IV}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+I\+V\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+I\+V\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga308bdf4f339315924bd36b1f2aa3d254}\label{group___a_d_c___register___masks_ga308bdf4f339315924bd36b1f2aa3d254}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+L\+P\+C\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga15e7cf514347ab7f32e2104b1776704e}\label{group___a_d_c___register___masks_ga15e7cf514347ab7f32e2104b1776704e}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+L\+P\+C\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga614be72cb30e582c26d0b006b1aa9480}{A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+L\+PC}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+L\+P\+C\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+L\+P\+C\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C\+F\+G2 -\/ A\+DC Configuration Register 2}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga99f0b4983922eca1e6ed86d053fe41db}\label{group___a_d_c___register___masks_ga99f0b4983922eca1e6ed86d053fe41db}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+A\+D\+L\+S\+T\+S\+\_\+\+M\+A\+SK}~(0x3\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga8d39dceb9fa2550294f0623cc1fbc3f3}\label{group___a_d_c___register___masks_ga8d39dceb9fa2550294f0623cc1fbc3f3}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+A\+D\+L\+S\+T\+S\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gae23653c06f0dfe00b27a15ef15138c8e}{A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+A\+D\+L\+S\+TS}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+A\+D\+L\+S\+T\+S\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+A\+D\+L\+S\+T\+S\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga73cb928c5cacb18e02a3f0d67dcf1e6f}\label{group___a_d_c___register___masks_ga73cb928c5cacb18e02a3f0d67dcf1e6f}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+A\+D\+H\+S\+C\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga447389268d77124eb2012fd98bfe07ce}\label{group___a_d_c___register___masks_ga447389268d77124eb2012fd98bfe07ce}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+A\+D\+H\+S\+C\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga450ab5053af7a32f369bc1436b35d7f5}{A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+A\+D\+H\+SC}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+A\+D\+H\+S\+C\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+A\+D\+H\+S\+C\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga1158034a83b78e238c3f8ca481ab9b27}\label{group___a_d_c___register___masks_ga1158034a83b78e238c3f8ca481ab9b27}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+A\+D\+A\+C\+K\+E\+N\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gad009e6fe93b9f44fb0f79cd479d8bb1a}\label{group___a_d_c___register___masks_gad009e6fe93b9f44fb0f79cd479d8bb1a}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+A\+D\+A\+C\+K\+E\+N\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga50dca8b1fee08be88a54965c18aa3f34}{A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+A\+D\+A\+C\+K\+EN}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+A\+D\+A\+C\+K\+E\+N\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+A\+D\+A\+C\+K\+E\+N\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga5c50199c9b27cb92554a647909c6338a}\label{group___a_d_c___register___masks_ga5c50199c9b27cb92554a647909c6338a}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+M\+U\+X\+S\+E\+L\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga3d74b5bda99558af8b4f0e986ef7ea9b}\label{group___a_d_c___register___masks_ga3d74b5bda99558af8b4f0e986ef7ea9b}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+M\+U\+X\+S\+E\+L\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga6aeafd3ea1d2b27884cf4d6b15818398}{A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+M\+U\+X\+S\+EL}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+M\+U\+X\+S\+E\+L\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+M\+U\+X\+S\+E\+L\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{R -\/ A\+DC Data Result Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga7dadc81f58826b303fb83918820cd177}\label{group___a_d_c___register___masks_ga7dadc81f58826b303fb83918820cd177}} 
\#define {\bfseries A\+D\+C\+\_\+\+R\+\_\+\+D\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga8e2365e522772584a5ee2dd6a8b0987a}\label{group___a_d_c___register___masks_ga8e2365e522772584a5ee2dd6a8b0987a}} 
\#define {\bfseries A\+D\+C\+\_\+\+R\+\_\+\+D\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga170d774b5b873c5b8355cd8a57810f32}{A\+D\+C\+\_\+\+R\+\_\+D}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+R\+\_\+\+D\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+R\+\_\+\+D\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C\+V1 -\/ Compare Value Registers}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gad67c3b5f385cd9b26be8257134e1e3cf}\label{group___a_d_c___register___masks_gad67c3b5f385cd9b26be8257134e1e3cf}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+V1\+\_\+\+C\+V\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga1925520ab1dd2eb81e0e4505af905c13}\label{group___a_d_c___register___masks_ga1925520ab1dd2eb81e0e4505af905c13}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+V1\+\_\+\+C\+V\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga941b887791f6ce780cb100ff3ef98407}{A\+D\+C\+\_\+\+C\+V1\+\_\+\+CV}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+V1\+\_\+\+C\+V\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+V1\+\_\+\+C\+V\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C\+V2 -\/ Compare Value Registers}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gab61d022e3c8d84d77f2895a91c049023}\label{group___a_d_c___register___masks_gab61d022e3c8d84d77f2895a91c049023}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+V2\+\_\+\+C\+V\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga5ecccc775bd06291531df6e989024d38}\label{group___a_d_c___register___masks_ga5ecccc775bd06291531df6e989024d38}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+V2\+\_\+\+C\+V\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gaa4d71a13e422a14048307c0acab90841}{A\+D\+C\+\_\+\+C\+V2\+\_\+\+CV}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+V2\+\_\+\+C\+V\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+V2\+\_\+\+C\+V\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{S\+C2 -\/ Status and Control Register 2}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gaa821d1e2e4575c757e9446da61b2230a}\label{group___a_d_c___register___masks_gaa821d1e2e4575c757e9446da61b2230a}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C2\+\_\+\+R\+E\+F\+S\+E\+L\+\_\+\+M\+A\+SK}~(0x3\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gaab9b293eb54de2d9d246766002e44556}\label{group___a_d_c___register___masks_gaab9b293eb54de2d9d246766002e44556}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C2\+\_\+\+R\+E\+F\+S\+E\+L\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gacac3b41d5c2bb74a8c614f200f0c0a36}{A\+D\+C\+\_\+\+S\+C2\+\_\+\+R\+E\+F\+S\+EL}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C2\+\_\+\+R\+E\+F\+S\+E\+L\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C2\+\_\+\+R\+E\+F\+S\+E\+L\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga50fc5fed4844c3ceb8da9b595029da11}\label{group___a_d_c___register___masks_ga50fc5fed4844c3ceb8da9b595029da11}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C2\+\_\+\+D\+M\+A\+E\+N\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga5554f538c0c6d7b3e2dfa502fdfed488}\label{group___a_d_c___register___masks_ga5554f538c0c6d7b3e2dfa502fdfed488}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C2\+\_\+\+D\+M\+A\+E\+N\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga8917f7dbaa5ca1d78f2fddb82a9e004d}{A\+D\+C\+\_\+\+S\+C2\+\_\+\+D\+M\+A\+EN}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C2\+\_\+\+D\+M\+A\+E\+N\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C2\+\_\+\+D\+M\+A\+E\+N\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga25f7f0c6a6513cbfbd4684513b373f9c}\label{group___a_d_c___register___masks_ga25f7f0c6a6513cbfbd4684513b373f9c}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+C\+R\+E\+N\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga34954b7e5cb86e290b281e2f97b63187}\label{group___a_d_c___register___masks_ga34954b7e5cb86e290b281e2f97b63187}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+C\+R\+E\+N\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gad7fb3f932510bfc9289e81b533ab0e3c}{A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+C\+R\+EN}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+C\+R\+E\+N\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+C\+R\+E\+N\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gaf61a6fdf74bec8c24415e590dc98b572}\label{group___a_d_c___register___masks_gaf61a6fdf74bec8c24415e590dc98b572}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+C\+F\+G\+T\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gaa27da559ff9959f248db75fbb95dae6b}\label{group___a_d_c___register___masks_gaa27da559ff9959f248db75fbb95dae6b}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+C\+F\+G\+T\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga9c0a129086504b0b4a517d9ac2c48690}{A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+C\+F\+GT}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+C\+F\+G\+T\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+C\+F\+G\+T\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gace8c45960f30bb960fd14d268b7eafde}\label{group___a_d_c___register___masks_gace8c45960f30bb960fd14d268b7eafde}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+C\+F\+E\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga195dec335492d561b06a4cc443bae019}\label{group___a_d_c___register___masks_ga195dec335492d561b06a4cc443bae019}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+C\+F\+E\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gaa7694354f2e8d79359a86e4facdc1996}{A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+C\+FE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+C\+F\+E\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+C\+F\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga25669c020c8970b55cd619752bdc84d2}\label{group___a_d_c___register___masks_ga25669c020c8970b55cd619752bdc84d2}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+D\+T\+R\+G\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gaaf095f7499b92bc748f7fa7c0aaa8bc1}\label{group___a_d_c___register___masks_gaaf095f7499b92bc748f7fa7c0aaa8bc1}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+D\+T\+R\+G\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gaf29a088073467afcfa39e0265ffd3a6a}{A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+D\+T\+RG}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+D\+T\+R\+G\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+D\+T\+R\+G\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gad053a37ef205c8611605d1dc4e89bf8d}\label{group___a_d_c___register___masks_gad053a37ef205c8611605d1dc4e89bf8d}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+D\+A\+C\+T\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga0e05ad49280a025a87a91279caaf7403}\label{group___a_d_c___register___masks_ga0e05ad49280a025a87a91279caaf7403}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+D\+A\+C\+T\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga9e4b9ffe90e9fcdd17e39d5a9c076959}{A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+D\+A\+CT}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+D\+A\+C\+T\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+D\+A\+C\+T\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{S\+C3 -\/ Status and Control Register 3}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga677b69b096f22ecc80fff1a789d3c48d}\label{group___a_d_c___register___masks_ga677b69b096f22ecc80fff1a789d3c48d}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C3\+\_\+\+A\+V\+G\+S\+\_\+\+M\+A\+SK}~(0x3\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gad00e65ae5553df8fbeef6430a61d2f74}\label{group___a_d_c___register___masks_gad00e65ae5553df8fbeef6430a61d2f74}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C3\+\_\+\+A\+V\+G\+S\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gac693b130e0a9400fe61d0a23f5d59780}{A\+D\+C\+\_\+\+S\+C3\+\_\+\+A\+V\+GS}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C3\+\_\+\+A\+V\+G\+S\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C3\+\_\+\+A\+V\+G\+S\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gafcb3a8cfe1a126545673ddcf733b74da}\label{group___a_d_c___register___masks_gafcb3a8cfe1a126545673ddcf733b74da}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C3\+\_\+\+A\+V\+G\+E\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga56d9621785ea853cf450f1b06d15e1d5}\label{group___a_d_c___register___masks_ga56d9621785ea853cf450f1b06d15e1d5}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C3\+\_\+\+A\+V\+G\+E\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga85f16b549c4fb29fb7e24ab525fdca12}{A\+D\+C\+\_\+\+S\+C3\+\_\+\+A\+V\+GE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C3\+\_\+\+A\+V\+G\+E\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C3\+\_\+\+A\+V\+G\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga9054cd805b818a928ca4309c717466db}\label{group___a_d_c___register___masks_ga9054cd805b818a928ca4309c717466db}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C3\+\_\+\+A\+D\+C\+O\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga8e5f5e3a1378880d2a03d1662f39c308}\label{group___a_d_c___register___masks_ga8e5f5e3a1378880d2a03d1662f39c308}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C3\+\_\+\+A\+D\+C\+O\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gaa0533bb7840bfc57b7f764013808b74d}{A\+D\+C\+\_\+\+S\+C3\+\_\+\+A\+D\+CO}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C3\+\_\+\+A\+D\+C\+O\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C3\+\_\+\+A\+D\+C\+O\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga3a706436447b6113727826e303c3fbe6}\label{group___a_d_c___register___masks_ga3a706436447b6113727826e303c3fbe6}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C3\+\_\+\+C\+A\+L\+F\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga9fd60a35fc4c15b563078ecbd3eaa449}\label{group___a_d_c___register___masks_ga9fd60a35fc4c15b563078ecbd3eaa449}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C3\+\_\+\+C\+A\+L\+F\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga671f5531ad1accd17cbea2f319523a2d}{A\+D\+C\+\_\+\+S\+C3\+\_\+\+C\+A\+LF}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C3\+\_\+\+C\+A\+L\+F\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C3\+\_\+\+C\+A\+L\+F\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga0ec589c9101684eeac4af85452ed3673}\label{group___a_d_c___register___masks_ga0ec589c9101684eeac4af85452ed3673}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C3\+\_\+\+C\+A\+L\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga808101f85e6ceff194c212faacf4bd9d}\label{group___a_d_c___register___masks_ga808101f85e6ceff194c212faacf4bd9d}} 
\#define {\bfseries A\+D\+C\+\_\+\+S\+C3\+\_\+\+C\+A\+L\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga1bfd643a932720e0eba32688dca9c795}{A\+D\+C\+\_\+\+S\+C3\+\_\+\+C\+AL}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C3\+\_\+\+C\+A\+L\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C3\+\_\+\+C\+A\+L\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{O\+FS -\/ A\+DC Offset Correction Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga1532ae43eb63d6c071f531cca89fdb68}\label{group___a_d_c___register___masks_ga1532ae43eb63d6c071f531cca89fdb68}} 
\#define {\bfseries A\+D\+C\+\_\+\+O\+F\+S\+\_\+\+O\+F\+S\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga86de5d25a5433db6e96700e2d000ad07}\label{group___a_d_c___register___masks_ga86de5d25a5433db6e96700e2d000ad07}} 
\#define {\bfseries A\+D\+C\+\_\+\+O\+F\+S\+\_\+\+O\+F\+S\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gad48888faa6b880f4011253b53413f37b}{A\+D\+C\+\_\+\+O\+F\+S\+\_\+\+O\+FS}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+O\+F\+S\+\_\+\+O\+F\+S\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+O\+F\+S\+\_\+\+O\+F\+S\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{PG -\/ A\+DC Plus-\/\+Side Gain Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga0619279d8dcf43af1fda9f27090ae51b}\label{group___a_d_c___register___masks_ga0619279d8dcf43af1fda9f27090ae51b}} 
\#define {\bfseries A\+D\+C\+\_\+\+P\+G\+\_\+\+P\+G\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga014623fb35c473d12ff7fc64c3e8cfe3}\label{group___a_d_c___register___masks_ga014623fb35c473d12ff7fc64c3e8cfe3}} 
\#define {\bfseries A\+D\+C\+\_\+\+P\+G\+\_\+\+P\+G\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga4b6bf1c895aa431e08bed733de13e71e}{A\+D\+C\+\_\+\+P\+G\+\_\+\+PG}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+P\+G\+\_\+\+P\+G\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+P\+G\+\_\+\+P\+G\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{MG -\/ A\+DC Minus-\/\+Side Gain Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga9f415258af1bad0159dd605efccd043b}\label{group___a_d_c___register___masks_ga9f415258af1bad0159dd605efccd043b}} 
\#define {\bfseries A\+D\+C\+\_\+\+M\+G\+\_\+\+M\+G\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga4b2717da089f0de5bd41ef91001b7cfe}\label{group___a_d_c___register___masks_ga4b2717da089f0de5bd41ef91001b7cfe}} 
\#define {\bfseries A\+D\+C\+\_\+\+M\+G\+\_\+\+M\+G\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gaca09277ff124324eca091b84eb116176}{A\+D\+C\+\_\+\+M\+G\+\_\+\+MG}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+M\+G\+\_\+\+M\+G\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+M\+G\+\_\+\+M\+G\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C\+L\+PD -\/ A\+DC Plus-\/\+Side General Calibration Value Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gaae8d6090ede9d73497ae3e0b4fa2c6cd}\label{group___a_d_c___register___masks_gaae8d6090ede9d73497ae3e0b4fa2c6cd}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+P\+D\+\_\+\+C\+L\+P\+D\+\_\+\+M\+A\+SK}~(0x3\+F\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga14a354b0de262fc93f30472e99bbe9bc}\label{group___a_d_c___register___masks_ga14a354b0de262fc93f30472e99bbe9bc}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+P\+D\+\_\+\+C\+L\+P\+D\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gad24bf778e8245118707b43a195a7ddf3}{A\+D\+C\+\_\+\+C\+L\+P\+D\+\_\+\+C\+L\+PD}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+P\+D\+\_\+\+C\+L\+P\+D\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+P\+D\+\_\+\+C\+L\+P\+D\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C\+L\+PS -\/ A\+DC Plus-\/\+Side General Calibration Value Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gaccedf61066feb0b1c6d6bd7794d2a79c}\label{group___a_d_c___register___masks_gaccedf61066feb0b1c6d6bd7794d2a79c}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+P\+S\+\_\+\+C\+L\+P\+S\+\_\+\+M\+A\+SK}~(0x3\+F\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga94f5e6c337622e8c4b8d03201e1c2d11}\label{group___a_d_c___register___masks_ga94f5e6c337622e8c4b8d03201e1c2d11}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+P\+S\+\_\+\+C\+L\+P\+S\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga7b8e212b6c7c8504784c5af551e2b6bd}{A\+D\+C\+\_\+\+C\+L\+P\+S\+\_\+\+C\+L\+PS}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+P\+S\+\_\+\+C\+L\+P\+S\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+P\+S\+\_\+\+C\+L\+P\+S\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C\+L\+P4 -\/ A\+DC Plus-\/\+Side General Calibration Value Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga877d163ca4067627ebb29125d75eb757}\label{group___a_d_c___register___masks_ga877d163ca4067627ebb29125d75eb757}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+P4\+\_\+\+C\+L\+P4\+\_\+\+M\+A\+SK}~(0x3\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gaee16600c1dd7fefead073d24320818a4}\label{group___a_d_c___register___masks_gaee16600c1dd7fefead073d24320818a4}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+P4\+\_\+\+C\+L\+P4\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gac1366655a895ce73fc06cd74002258a5}{A\+D\+C\+\_\+\+C\+L\+P4\+\_\+\+C\+L\+P4}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+P4\+\_\+\+C\+L\+P4\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+P4\+\_\+\+C\+L\+P4\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C\+L\+P3 -\/ A\+DC Plus-\/\+Side General Calibration Value Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gaeae73e0daf3e9a9174024850a719768d}\label{group___a_d_c___register___masks_gaeae73e0daf3e9a9174024850a719768d}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+P3\+\_\+\+C\+L\+P3\+\_\+\+M\+A\+SK}~(0x1\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga9eef257b72d4181481aa5e3bf0a85732}\label{group___a_d_c___register___masks_ga9eef257b72d4181481aa5e3bf0a85732}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+P3\+\_\+\+C\+L\+P3\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga3f0884b7fa6046cdcb1cce1eb2511baf}{A\+D\+C\+\_\+\+C\+L\+P3\+\_\+\+C\+L\+P3}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+P3\+\_\+\+C\+L\+P3\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+P3\+\_\+\+C\+L\+P3\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C\+L\+P2 -\/ A\+DC Plus-\/\+Side General Calibration Value Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga2d10a369ac0c13f4ee3535e9f45a5d17}\label{group___a_d_c___register___masks_ga2d10a369ac0c13f4ee3535e9f45a5d17}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+P2\+\_\+\+C\+L\+P2\+\_\+\+M\+A\+SK}~(0x\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga071963a7a6ff4f1b72c79c66aee09043}\label{group___a_d_c___register___masks_ga071963a7a6ff4f1b72c79c66aee09043}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+P2\+\_\+\+C\+L\+P2\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga9b88c4499b2da56a5919cb15dcdc5dab}{A\+D\+C\+\_\+\+C\+L\+P2\+\_\+\+C\+L\+P2}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+P2\+\_\+\+C\+L\+P2\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+P2\+\_\+\+C\+L\+P2\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C\+L\+P1 -\/ A\+DC Plus-\/\+Side General Calibration Value Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga597fddbb6d859ea54a49dd4a1eea72fb}\label{group___a_d_c___register___masks_ga597fddbb6d859ea54a49dd4a1eea72fb}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+P1\+\_\+\+C\+L\+P1\+\_\+\+M\+A\+SK}~(0x7\+F\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gab34e145666bb569d17f381665d6f5156}\label{group___a_d_c___register___masks_gab34e145666bb569d17f381665d6f5156}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+P1\+\_\+\+C\+L\+P1\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gaf48a7a2edeb5d0485c5cdfdf19bd3e18}{A\+D\+C\+\_\+\+C\+L\+P1\+\_\+\+C\+L\+P1}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+P1\+\_\+\+C\+L\+P1\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+P1\+\_\+\+C\+L\+P1\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C\+L\+P0 -\/ A\+DC Plus-\/\+Side General Calibration Value Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga7a8099e7e4fcb450308767ab0df8e458}\label{group___a_d_c___register___masks_ga7a8099e7e4fcb450308767ab0df8e458}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+P0\+\_\+\+C\+L\+P0\+\_\+\+M\+A\+SK}~(0x3\+F\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gad3035c445e10948c653ac0a028008109}\label{group___a_d_c___register___masks_gad3035c445e10948c653ac0a028008109}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+P0\+\_\+\+C\+L\+P0\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga8ec1b8f6f0baa869f77385865e51a20d}{A\+D\+C\+\_\+\+C\+L\+P0\+\_\+\+C\+L\+P0}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+P0\+\_\+\+C\+L\+P0\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+P0\+\_\+\+C\+L\+P0\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C\+L\+MD -\/ A\+DC Minus-\/\+Side General Calibration Value Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga45c4117ad9fba213c3d338cf6280cb75}\label{group___a_d_c___register___masks_ga45c4117ad9fba213c3d338cf6280cb75}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+M\+D\+\_\+\+C\+L\+M\+D\+\_\+\+M\+A\+SK}~(0x3\+F\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga872bf108b50c6dd439ddc1294f104fe5}\label{group___a_d_c___register___masks_ga872bf108b50c6dd439ddc1294f104fe5}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+M\+D\+\_\+\+C\+L\+M\+D\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga8066beb7ed493b4d9964fffd3cdefd7a}{A\+D\+C\+\_\+\+C\+L\+M\+D\+\_\+\+C\+L\+MD}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+M\+D\+\_\+\+C\+L\+M\+D\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+M\+D\+\_\+\+C\+L\+M\+D\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C\+L\+MS -\/ A\+DC Minus-\/\+Side General Calibration Value Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga108adc09b24001dddfd498e14213fea6}\label{group___a_d_c___register___masks_ga108adc09b24001dddfd498e14213fea6}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+M\+S\+\_\+\+C\+L\+M\+S\+\_\+\+M\+A\+SK}~(0x3\+F\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gabe0e92adb89c86d0523958a947288808}\label{group___a_d_c___register___masks_gabe0e92adb89c86d0523958a947288808}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+M\+S\+\_\+\+C\+L\+M\+S\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga83a90dcd2d54b25cc64ad18d6b9d4f07}{A\+D\+C\+\_\+\+C\+L\+M\+S\+\_\+\+C\+L\+MS}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+M\+S\+\_\+\+C\+L\+M\+S\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+M\+S\+\_\+\+C\+L\+M\+S\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C\+L\+M4 -\/ A\+DC Minus-\/\+Side General Calibration Value Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga9f8f5b63268c5b87f04ee884579a385b}\label{group___a_d_c___register___masks_ga9f8f5b63268c5b87f04ee884579a385b}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+M4\+\_\+\+C\+L\+M4\+\_\+\+M\+A\+SK}~(0x3\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gafa9121fc54ce9386fdc4c1d05f45d0de}\label{group___a_d_c___register___masks_gafa9121fc54ce9386fdc4c1d05f45d0de}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+M4\+\_\+\+C\+L\+M4\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gad44edd7b22b26259838f02e5348e2449}{A\+D\+C\+\_\+\+C\+L\+M4\+\_\+\+C\+L\+M4}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+M4\+\_\+\+C\+L\+M4\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+M4\+\_\+\+C\+L\+M4\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C\+L\+M3 -\/ A\+DC Minus-\/\+Side General Calibration Value Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga546b5a27d980deed324add231c050a6f}\label{group___a_d_c___register___masks_ga546b5a27d980deed324add231c050a6f}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+M3\+\_\+\+C\+L\+M3\+\_\+\+M\+A\+SK}~(0x1\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga9bdd0a97bea9576ea5c9eccd54c08940}\label{group___a_d_c___register___masks_ga9bdd0a97bea9576ea5c9eccd54c08940}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+M3\+\_\+\+C\+L\+M3\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gaccf9cd66317e1c61f7daacabd0d95904}{A\+D\+C\+\_\+\+C\+L\+M3\+\_\+\+C\+L\+M3}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+M3\+\_\+\+C\+L\+M3\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+M3\+\_\+\+C\+L\+M3\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C\+L\+M2 -\/ A\+DC Minus-\/\+Side General Calibration Value Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga815d6f1bf2d38384c8fd0dd4f07f7a08}\label{group___a_d_c___register___masks_ga815d6f1bf2d38384c8fd0dd4f07f7a08}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+M2\+\_\+\+C\+L\+M2\+\_\+\+M\+A\+SK}~(0x\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga945ed262c088eecda09d679df33ab193}\label{group___a_d_c___register___masks_ga945ed262c088eecda09d679df33ab193}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+M2\+\_\+\+C\+L\+M2\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga2366c7a7142228c95c81d4d11c90b2b1}{A\+D\+C\+\_\+\+C\+L\+M2\+\_\+\+C\+L\+M2}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+M2\+\_\+\+C\+L\+M2\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+M2\+\_\+\+C\+L\+M2\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C\+L\+M1 -\/ A\+DC Minus-\/\+Side General Calibration Value Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gaf576a4eb27b1478ea37a1b35bf6b869f}\label{group___a_d_c___register___masks_gaf576a4eb27b1478ea37a1b35bf6b869f}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+M1\+\_\+\+C\+L\+M1\+\_\+\+M\+A\+SK}~(0x7\+F\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gae83765be6a54aab249c89a0f47afb023}\label{group___a_d_c___register___masks_gae83765be6a54aab249c89a0f47afb023}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+M1\+\_\+\+C\+L\+M1\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_gac77d03fd2d07583049ec6496092b3a40}{A\+D\+C\+\_\+\+C\+L\+M1\+\_\+\+C\+L\+M1}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+M1\+\_\+\+C\+L\+M1\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+M1\+\_\+\+C\+L\+M1\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C\+L\+M0 -\/ A\+DC Minus-\/\+Side General Calibration Value Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_ga2f9f36fb3b4eceab2198582865dc5b14}\label{group___a_d_c___register___masks_ga2f9f36fb3b4eceab2198582865dc5b14}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+M0\+\_\+\+C\+L\+M0\+\_\+\+M\+A\+SK}~(0x3\+F\+U)
\item 
\mbox{\Hypertarget{group___a_d_c___register___masks_gaf5a5fd710a47f83c5ee3fd083f430a66}\label{group___a_d_c___register___masks_gaf5a5fd710a47f83c5ee3fd083f430a66}} 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+M0\+\_\+\+C\+L\+M0\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___register___masks_ga388deb317a8fa21fa77fc0d5df262966}{A\+D\+C\+\_\+\+C\+L\+M0\+\_\+\+C\+L\+M0}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+M0\+\_\+\+C\+L\+M0\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+M0\+\_\+\+C\+L\+M0\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c___register___masks_ga1f7b28bec60a20af8775724a4b33a6e6}\label{group___a_d_c___register___masks_ga1f7b28bec60a20af8775724a4b33a6e6}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG1\_ADICLK@{ADC\_CFG1\_ADICLK}}
\index{ADC\_CFG1\_ADICLK@{ADC\_CFG1\_ADICLK}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_CFG1\_ADICLK}{ADC\_CFG1\_ADICLK}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+I\+C\+LK(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+I\+C\+L\+K\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+I\+C\+L\+K\+\_\+\+M\+A\+SK)}

A\+D\+I\+C\+LK -\/ Input Clock Select 0b00..Bus clock 0b01..Bus clock divided by 2(B\+U\+S\+C\+L\+K/2) 0b10..Alternate clock (A\+L\+T\+C\+LK) 0b11..Asynchronous clock (A\+D\+A\+CK) \mbox{\Hypertarget{group___a_d_c___register___masks_ga7407a87e3d32012930901336c97b7694}\label{group___a_d_c___register___masks_ga7407a87e3d32012930901336c97b7694}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG1\_ADIV@{ADC\_CFG1\_ADIV}}
\index{ADC\_CFG1\_ADIV@{ADC\_CFG1\_ADIV}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_CFG1\_ADIV}{ADC\_CFG1\_ADIV}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+IV(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+I\+V\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+I\+V\+\_\+\+M\+A\+SK)}

A\+D\+IV -\/ Clock Divide Select 0b00..The divide ratio is 1 and the clock rate is input clock. 0b01..The divide ratio is 2 and the clock rate is (input clock)/2. 0b10..The divide ratio is 4 and the clock rate is (input clock)/4. 0b11..The divide ratio is 8 and the clock rate is (input clock)/8. \mbox{\Hypertarget{group___a_d_c___register___masks_ga614be72cb30e582c26d0b006b1aa9480}\label{group___a_d_c___register___masks_ga614be72cb30e582c26d0b006b1aa9480}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG1\_ADLPC@{ADC\_CFG1\_ADLPC}}
\index{ADC\_CFG1\_ADLPC@{ADC\_CFG1\_ADLPC}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_CFG1\_ADLPC}{ADC\_CFG1\_ADLPC}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+L\+PC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+L\+P\+C\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+L\+P\+C\+\_\+\+M\+A\+SK)}

A\+D\+L\+PC -\/ Low-\/\+Power Configuration 0b0..Normal power configuration. 0b1..Low-\/power configuration. The power is reduced at the expense of maximum clock speed. \mbox{\Hypertarget{group___a_d_c___register___masks_ga83a0b2b8e5d22c85bc752995eadc23c8}\label{group___a_d_c___register___masks_ga83a0b2b8e5d22c85bc752995eadc23c8}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG1\_ADLSMP@{ADC\_CFG1\_ADLSMP}}
\index{ADC\_CFG1\_ADLSMP@{ADC\_CFG1\_ADLSMP}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_CFG1\_ADLSMP}{ADC\_CFG1\_ADLSMP}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+L\+S\+MP(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+L\+S\+M\+P\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+A\+D\+L\+S\+M\+P\+\_\+\+M\+A\+SK)}

A\+D\+L\+S\+MP -\/ Sample Time Configuration 0b0..Short sample time. 0b1..Long sample time. \mbox{\Hypertarget{group___a_d_c___register___masks_gabdbbdc3e2263f1d453aac3fef184d997}\label{group___a_d_c___register___masks_gabdbbdc3e2263f1d453aac3fef184d997}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG1\_MODE@{ADC\_CFG1\_MODE}}
\index{ADC\_CFG1\_MODE@{ADC\_CFG1\_MODE}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_CFG1\_MODE}{ADC\_CFG1\_MODE}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+M\+O\+DE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+M\+O\+D\+E\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+F\+G1\+\_\+\+M\+O\+D\+E\+\_\+\+M\+A\+SK)}

M\+O\+DE -\/ Conversion mode selection 0b00..When D\+I\+FF=0\+:It is single-\/ended 8-\/bit conversion; when D\+I\+FF=1, it is differential 9-\/bit conversion with 2\textquotesingle{}s complement output. 0b01..When D\+I\+FF=0\+:It is single-\/ended 12-\/bit conversion ; when D\+I\+FF=1, it is differential 13-\/bit conversion with 2\textquotesingle{}s complement output. 0b10..When D\+I\+FF=0\+:It is single-\/ended 10-\/bit conversion. ; when D\+I\+FF=1, it is differential 11-\/bit conversion with 2\textquotesingle{}s complement output 0b11..When D\+I\+FF=0\+:It is single-\/ended 16-\/bit conversion..; when D\+I\+FF=1, it is differential 16-\/bit conversion with 2\textquotesingle{}s complement output \mbox{\Hypertarget{group___a_d_c___register___masks_ga50dca8b1fee08be88a54965c18aa3f34}\label{group___a_d_c___register___masks_ga50dca8b1fee08be88a54965c18aa3f34}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG2\_ADACKEN@{ADC\_CFG2\_ADACKEN}}
\index{ADC\_CFG2\_ADACKEN@{ADC\_CFG2\_ADACKEN}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_CFG2\_ADACKEN}{ADC\_CFG2\_ADACKEN}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+A\+D\+A\+C\+K\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+A\+D\+A\+C\+K\+E\+N\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+A\+D\+A\+C\+K\+E\+N\+\_\+\+M\+A\+SK)}

A\+D\+A\+C\+K\+EN -\/ Asynchronous Clock Output Enable 0b0..Asynchronous clock output disabled; Asynchronous clock is enabled only if selected by A\+D\+I\+C\+LK and a conversion is active. 0b1..Asynchronous clock and clock output is enabled regardless of the state of the A\+DC. \mbox{\Hypertarget{group___a_d_c___register___masks_ga450ab5053af7a32f369bc1436b35d7f5}\label{group___a_d_c___register___masks_ga450ab5053af7a32f369bc1436b35d7f5}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG2\_ADHSC@{ADC\_CFG2\_ADHSC}}
\index{ADC\_CFG2\_ADHSC@{ADC\_CFG2\_ADHSC}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_CFG2\_ADHSC}{ADC\_CFG2\_ADHSC}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+A\+D\+H\+SC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+A\+D\+H\+S\+C\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+A\+D\+H\+S\+C\+\_\+\+M\+A\+SK)}

A\+D\+H\+SC -\/ High-\/\+Speed Configuration 0b0..Normal conversion sequence selected. 0b1..High-\/speed conversion sequence selected with 2 additional A\+D\+CK cycles to total conversion time. \mbox{\Hypertarget{group___a_d_c___register___masks_gae23653c06f0dfe00b27a15ef15138c8e}\label{group___a_d_c___register___masks_gae23653c06f0dfe00b27a15ef15138c8e}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG2\_ADLSTS@{ADC\_CFG2\_ADLSTS}}
\index{ADC\_CFG2\_ADLSTS@{ADC\_CFG2\_ADLSTS}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_CFG2\_ADLSTS}{ADC\_CFG2\_ADLSTS}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+A\+D\+L\+S\+TS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+A\+D\+L\+S\+T\+S\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+A\+D\+L\+S\+T\+S\+\_\+\+M\+A\+SK)}

A\+D\+L\+S\+TS -\/ Long Sample Time Select 0b00..Default longest sample time; 20 extra A\+D\+CK cycles; 24 A\+D\+CK cycles total. 0b01..12 extra A\+D\+CK cycles; 16 A\+D\+CK cycles total sample time. 0b10..6 extra A\+D\+CK cycles; 10 A\+D\+CK cycles total sample time. 0b11..2 extra A\+D\+CK cycles; 6 A\+D\+CK cycles total sample time. \mbox{\Hypertarget{group___a_d_c___register___masks_ga6aeafd3ea1d2b27884cf4d6b15818398}\label{group___a_d_c___register___masks_ga6aeafd3ea1d2b27884cf4d6b15818398}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CFG2\_MUXSEL@{ADC\_CFG2\_MUXSEL}}
\index{ADC\_CFG2\_MUXSEL@{ADC\_CFG2\_MUXSEL}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_CFG2\_MUXSEL}{ADC\_CFG2\_MUXSEL}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+M\+U\+X\+S\+EL(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+M\+U\+X\+S\+E\+L\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+F\+G2\+\_\+\+M\+U\+X\+S\+E\+L\+\_\+\+M\+A\+SK)}

M\+U\+X\+S\+EL -\/ A\+DC Mux Select 0b0..A\+Dxxa channels are selected. 0b1..A\+Dxxb channels are selected. \mbox{\Hypertarget{group___a_d_c___register___masks_ga388deb317a8fa21fa77fc0d5df262966}\label{group___a_d_c___register___masks_ga388deb317a8fa21fa77fc0d5df262966}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLM0\_CLM0@{ADC\_CLM0\_CLM0}}
\index{ADC\_CLM0\_CLM0@{ADC\_CLM0\_CLM0}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_CLM0\_CLM0}{ADC\_CLM0\_CLM0}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+L\+M0\+\_\+\+C\+L\+M0(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+M0\+\_\+\+C\+L\+M0\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+M0\+\_\+\+C\+L\+M0\+\_\+\+M\+A\+SK)}

C\+L\+M0 -\/ Calibration Value \mbox{\Hypertarget{group___a_d_c___register___masks_gac77d03fd2d07583049ec6496092b3a40}\label{group___a_d_c___register___masks_gac77d03fd2d07583049ec6496092b3a40}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLM1\_CLM1@{ADC\_CLM1\_CLM1}}
\index{ADC\_CLM1\_CLM1@{ADC\_CLM1\_CLM1}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_CLM1\_CLM1}{ADC\_CLM1\_CLM1}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+L\+M1\+\_\+\+C\+L\+M1(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+M1\+\_\+\+C\+L\+M1\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+M1\+\_\+\+C\+L\+M1\+\_\+\+M\+A\+SK)}

C\+L\+M1 -\/ Calibration Value \mbox{\Hypertarget{group___a_d_c___register___masks_ga2366c7a7142228c95c81d4d11c90b2b1}\label{group___a_d_c___register___masks_ga2366c7a7142228c95c81d4d11c90b2b1}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLM2\_CLM2@{ADC\_CLM2\_CLM2}}
\index{ADC\_CLM2\_CLM2@{ADC\_CLM2\_CLM2}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_CLM2\_CLM2}{ADC\_CLM2\_CLM2}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+L\+M2\+\_\+\+C\+L\+M2(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+M2\+\_\+\+C\+L\+M2\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+M2\+\_\+\+C\+L\+M2\+\_\+\+M\+A\+SK)}

C\+L\+M2 -\/ Calibration Value \mbox{\Hypertarget{group___a_d_c___register___masks_gaccf9cd66317e1c61f7daacabd0d95904}\label{group___a_d_c___register___masks_gaccf9cd66317e1c61f7daacabd0d95904}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLM3\_CLM3@{ADC\_CLM3\_CLM3}}
\index{ADC\_CLM3\_CLM3@{ADC\_CLM3\_CLM3}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_CLM3\_CLM3}{ADC\_CLM3\_CLM3}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+L\+M3\+\_\+\+C\+L\+M3(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+M3\+\_\+\+C\+L\+M3\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+M3\+\_\+\+C\+L\+M3\+\_\+\+M\+A\+SK)}

C\+L\+M3 -\/ Calibration Value \mbox{\Hypertarget{group___a_d_c___register___masks_gad44edd7b22b26259838f02e5348e2449}\label{group___a_d_c___register___masks_gad44edd7b22b26259838f02e5348e2449}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLM4\_CLM4@{ADC\_CLM4\_CLM4}}
\index{ADC\_CLM4\_CLM4@{ADC\_CLM4\_CLM4}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_CLM4\_CLM4}{ADC\_CLM4\_CLM4}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+L\+M4\+\_\+\+C\+L\+M4(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+M4\+\_\+\+C\+L\+M4\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+M4\+\_\+\+C\+L\+M4\+\_\+\+M\+A\+SK)}

C\+L\+M4 -\/ Calibration Value \mbox{\Hypertarget{group___a_d_c___register___masks_ga8066beb7ed493b4d9964fffd3cdefd7a}\label{group___a_d_c___register___masks_ga8066beb7ed493b4d9964fffd3cdefd7a}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLMD\_CLMD@{ADC\_CLMD\_CLMD}}
\index{ADC\_CLMD\_CLMD@{ADC\_CLMD\_CLMD}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_CLMD\_CLMD}{ADC\_CLMD\_CLMD}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+L\+M\+D\+\_\+\+C\+L\+MD(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+M\+D\+\_\+\+C\+L\+M\+D\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+M\+D\+\_\+\+C\+L\+M\+D\+\_\+\+M\+A\+SK)}

C\+L\+MD -\/ Calibration Value \mbox{\Hypertarget{group___a_d_c___register___masks_ga83a90dcd2d54b25cc64ad18d6b9d4f07}\label{group___a_d_c___register___masks_ga83a90dcd2d54b25cc64ad18d6b9d4f07}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLMS\_CLMS@{ADC\_CLMS\_CLMS}}
\index{ADC\_CLMS\_CLMS@{ADC\_CLMS\_CLMS}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_CLMS\_CLMS}{ADC\_CLMS\_CLMS}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+L\+M\+S\+\_\+\+C\+L\+MS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+M\+S\+\_\+\+C\+L\+M\+S\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+M\+S\+\_\+\+C\+L\+M\+S\+\_\+\+M\+A\+SK)}

C\+L\+MS -\/ Calibration Value \mbox{\Hypertarget{group___a_d_c___register___masks_ga8ec1b8f6f0baa869f77385865e51a20d}\label{group___a_d_c___register___masks_ga8ec1b8f6f0baa869f77385865e51a20d}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLP0\_CLP0@{ADC\_CLP0\_CLP0}}
\index{ADC\_CLP0\_CLP0@{ADC\_CLP0\_CLP0}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_CLP0\_CLP0}{ADC\_CLP0\_CLP0}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+L\+P0\+\_\+\+C\+L\+P0(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+P0\+\_\+\+C\+L\+P0\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+P0\+\_\+\+C\+L\+P0\+\_\+\+M\+A\+SK)}

C\+L\+P0 -\/ Calibration Value \mbox{\Hypertarget{group___a_d_c___register___masks_gaf48a7a2edeb5d0485c5cdfdf19bd3e18}\label{group___a_d_c___register___masks_gaf48a7a2edeb5d0485c5cdfdf19bd3e18}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLP1\_CLP1@{ADC\_CLP1\_CLP1}}
\index{ADC\_CLP1\_CLP1@{ADC\_CLP1\_CLP1}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_CLP1\_CLP1}{ADC\_CLP1\_CLP1}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+L\+P1\+\_\+\+C\+L\+P1(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+P1\+\_\+\+C\+L\+P1\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+P1\+\_\+\+C\+L\+P1\+\_\+\+M\+A\+SK)}

C\+L\+P1 -\/ Calibration Value \mbox{\Hypertarget{group___a_d_c___register___masks_ga9b88c4499b2da56a5919cb15dcdc5dab}\label{group___a_d_c___register___masks_ga9b88c4499b2da56a5919cb15dcdc5dab}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLP2\_CLP2@{ADC\_CLP2\_CLP2}}
\index{ADC\_CLP2\_CLP2@{ADC\_CLP2\_CLP2}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_CLP2\_CLP2}{ADC\_CLP2\_CLP2}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+L\+P2\+\_\+\+C\+L\+P2(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+P2\+\_\+\+C\+L\+P2\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+P2\+\_\+\+C\+L\+P2\+\_\+\+M\+A\+SK)}

C\+L\+P2 -\/ Calibration Value \mbox{\Hypertarget{group___a_d_c___register___masks_ga3f0884b7fa6046cdcb1cce1eb2511baf}\label{group___a_d_c___register___masks_ga3f0884b7fa6046cdcb1cce1eb2511baf}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLP3\_CLP3@{ADC\_CLP3\_CLP3}}
\index{ADC\_CLP3\_CLP3@{ADC\_CLP3\_CLP3}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_CLP3\_CLP3}{ADC\_CLP3\_CLP3}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+L\+P3\+\_\+\+C\+L\+P3(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+P3\+\_\+\+C\+L\+P3\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+P3\+\_\+\+C\+L\+P3\+\_\+\+M\+A\+SK)}

C\+L\+P3 -\/ Calibration Value \mbox{\Hypertarget{group___a_d_c___register___masks_gac1366655a895ce73fc06cd74002258a5}\label{group___a_d_c___register___masks_gac1366655a895ce73fc06cd74002258a5}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLP4\_CLP4@{ADC\_CLP4\_CLP4}}
\index{ADC\_CLP4\_CLP4@{ADC\_CLP4\_CLP4}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_CLP4\_CLP4}{ADC\_CLP4\_CLP4}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+L\+P4\+\_\+\+C\+L\+P4(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+P4\+\_\+\+C\+L\+P4\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+P4\+\_\+\+C\+L\+P4\+\_\+\+M\+A\+SK)}

C\+L\+P4 -\/ Calibration Value \mbox{\Hypertarget{group___a_d_c___register___masks_gad24bf778e8245118707b43a195a7ddf3}\label{group___a_d_c___register___masks_gad24bf778e8245118707b43a195a7ddf3}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLPD\_CLPD@{ADC\_CLPD\_CLPD}}
\index{ADC\_CLPD\_CLPD@{ADC\_CLPD\_CLPD}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_CLPD\_CLPD}{ADC\_CLPD\_CLPD}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+L\+P\+D\+\_\+\+C\+L\+PD(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+P\+D\+\_\+\+C\+L\+P\+D\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+P\+D\+\_\+\+C\+L\+P\+D\+\_\+\+M\+A\+SK)}

C\+L\+PD -\/ Calibration Value \mbox{\Hypertarget{group___a_d_c___register___masks_ga7b8e212b6c7c8504784c5af551e2b6bd}\label{group___a_d_c___register___masks_ga7b8e212b6c7c8504784c5af551e2b6bd}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CLPS\_CLPS@{ADC\_CLPS\_CLPS}}
\index{ADC\_CLPS\_CLPS@{ADC\_CLPS\_CLPS}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_CLPS\_CLPS}{ADC\_CLPS\_CLPS}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+L\+P\+S\+\_\+\+C\+L\+PS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+L\+P\+S\+\_\+\+C\+L\+P\+S\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+L\+P\+S\+\_\+\+C\+L\+P\+S\+\_\+\+M\+A\+SK)}

C\+L\+PS -\/ Calibration Value \mbox{\Hypertarget{group___a_d_c___register___masks_ga941b887791f6ce780cb100ff3ef98407}\label{group___a_d_c___register___masks_ga941b887791f6ce780cb100ff3ef98407}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CV1\_CV@{ADC\_CV1\_CV}}
\index{ADC\_CV1\_CV@{ADC\_CV1\_CV}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_CV1\_CV}{ADC\_CV1\_CV}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+V1\+\_\+\+CV(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+V1\+\_\+\+C\+V\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+V1\+\_\+\+C\+V\+\_\+\+M\+A\+SK)}

CV -\/ Compare Value. \mbox{\Hypertarget{group___a_d_c___register___masks_gaa4d71a13e422a14048307c0acab90841}\label{group___a_d_c___register___masks_gaa4d71a13e422a14048307c0acab90841}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_CV2\_CV@{ADC\_CV2\_CV}}
\index{ADC\_CV2\_CV@{ADC\_CV2\_CV}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_CV2\_CV}{ADC\_CV2\_CV}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+C\+V2\+\_\+\+CV(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+C\+V2\+\_\+\+C\+V\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+C\+V2\+\_\+\+C\+V\+\_\+\+M\+A\+SK)}

CV -\/ Compare Value. \mbox{\Hypertarget{group___a_d_c___register___masks_gaca09277ff124324eca091b84eb116176}\label{group___a_d_c___register___masks_gaca09277ff124324eca091b84eb116176}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_MG\_MG@{ADC\_MG\_MG}}
\index{ADC\_MG\_MG@{ADC\_MG\_MG}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_MG\_MG}{ADC\_MG\_MG}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+M\+G\+\_\+\+MG(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+M\+G\+\_\+\+M\+G\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+M\+G\+\_\+\+M\+G\+\_\+\+M\+A\+SK)}

MG -\/ Minus-\/\+Side Gain \mbox{\Hypertarget{group___a_d_c___register___masks_gad48888faa6b880f4011253b53413f37b}\label{group___a_d_c___register___masks_gad48888faa6b880f4011253b53413f37b}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_OFS\_OFS@{ADC\_OFS\_OFS}}
\index{ADC\_OFS\_OFS@{ADC\_OFS\_OFS}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_OFS\_OFS}{ADC\_OFS\_OFS}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+O\+F\+S\+\_\+\+O\+FS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+O\+F\+S\+\_\+\+O\+F\+S\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+O\+F\+S\+\_\+\+O\+F\+S\+\_\+\+M\+A\+SK)}

O\+FS -\/ Offset Error Correction Value \mbox{\Hypertarget{group___a_d_c___register___masks_ga4b6bf1c895aa431e08bed733de13e71e}\label{group___a_d_c___register___masks_ga4b6bf1c895aa431e08bed733de13e71e}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_PG\_PG@{ADC\_PG\_PG}}
\index{ADC\_PG\_PG@{ADC\_PG\_PG}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_PG\_PG}{ADC\_PG\_PG}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+P\+G\+\_\+\+PG(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+P\+G\+\_\+\+P\+G\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+P\+G\+\_\+\+P\+G\+\_\+\+M\+A\+SK)}

PG -\/ Plus-\/\+Side Gain \mbox{\Hypertarget{group___a_d_c___register___masks_ga170d774b5b873c5b8355cd8a57810f32}\label{group___a_d_c___register___masks_ga170d774b5b873c5b8355cd8a57810f32}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_R\_D@{ADC\_R\_D}}
\index{ADC\_R\_D@{ADC\_R\_D}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_R\_D}{ADC\_R\_D}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+R\+\_\+D(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+R\+\_\+\+D\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+R\+\_\+\+D\+\_\+\+M\+A\+SK)}

D -\/ Data result \mbox{\Hypertarget{group___a_d_c___register___masks_gab2ec3f01d5b560d3f839439b038f3981}\label{group___a_d_c___register___masks_gab2ec3f01d5b560d3f839439b038f3981}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC1\_ADCH@{ADC\_SC1\_ADCH}}
\index{ADC\_SC1\_ADCH@{ADC\_SC1\_ADCH}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_SC1\_ADCH}{ADC\_SC1\_ADCH}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+S\+C1\+\_\+\+A\+D\+CH(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C1\+\_\+\+A\+D\+C\+H\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C1\+\_\+\+A\+D\+C\+H\+\_\+\+M\+A\+SK)}

A\+D\+CH -\/ Input channel select 0b00000..When D\+I\+FF=0, D\+A\+D\+P0 is selected as input; when D\+I\+FF=1, D\+A\+D0 is selected as input. 0b00001..When D\+I\+FF=0, D\+A\+D\+P1 is selected as input; when D\+I\+FF=1, D\+A\+D1 is selected as input. 0b00010..When D\+I\+FF=0, D\+A\+D\+P2 is selected as input; when D\+I\+FF=1, D\+A\+D2 is selected as input. 0b00011..When D\+I\+FF=0, D\+A\+D\+P3 is selected as input; when D\+I\+FF=1, D\+A\+D3 is selected as input. 0b00100..When D\+I\+FF=0, A\+D4 is selected as input; when D\+I\+FF=1, it is reserved. 0b00101..When D\+I\+FF=0, A\+D5 is selected as input; when D\+I\+FF=1, it is reserved. 0b00110..When D\+I\+FF=0, A\+D6 is selected as input; when D\+I\+FF=1, it is reserved. 0b00111..When D\+I\+FF=0, A\+D7 is selected as input; when D\+I\+FF=1, it is reserved. 0b01000..When D\+I\+FF=0, A\+D8 is selected as input; when D\+I\+FF=1, it is reserved. 0b01001..When D\+I\+FF=0, A\+D9 is selected as input; when D\+I\+FF=1, it is reserved. 0b01010..When D\+I\+FF=0, A\+D10 is selected as input; when D\+I\+FF=1, it is reserved. 0b01011..When D\+I\+FF=0, A\+D11 is selected as input; when D\+I\+FF=1, it is reserved. 0b01100..When D\+I\+FF=0, A\+D12 is selected as input; when D\+I\+FF=1, it is reserved. 0b01101..When D\+I\+FF=0, A\+D13 is selected as input; when D\+I\+FF=1, it is reserved. 0b01110..When D\+I\+FF=0, A\+D14 is selected as input; when D\+I\+FF=1, it is reserved. 0b01111..When D\+I\+FF=0, A\+D15 is selected as input; when D\+I\+FF=1, it is reserved. 0b10000..When D\+I\+FF=0, A\+D16 is selected as input; when D\+I\+FF=1, it is reserved. 0b10001..When D\+I\+FF=0, A\+D17 is selected as input; when D\+I\+FF=1, it is reserved. 0b10010..When D\+I\+FF=0, A\+D18 is selected as input; when D\+I\+FF=1, it is reserved. 0b10011..When D\+I\+FF=0, A\+D19 is selected as input; when D\+I\+FF=1, it is reserved. 0b10100..When D\+I\+FF=0, A\+D20 is selected as input; when D\+I\+FF=1, it is reserved. 0b10101..When D\+I\+FF=0, A\+D21 is selected as input; when D\+I\+FF=1, it is reserved. 0b10110..When D\+I\+FF=0, A\+D22 is selected as input; when D\+I\+FF=1, it is reserved. 0b10111..When D\+I\+FF=0, A\+D23 is selected as input; when D\+I\+FF=1, it is reserved. 0b11000..Reserved. 0b11001..Reserved. 0b11010..When D\+I\+FF=0, Temp Sensor (single-\/ended) is selected as input; when D\+I\+FF=1, Temp Sensor (differential) is selected as input. 0b11011..When D\+I\+FF=0, Bandgap (single-\/ended) is selected as input; when D\+I\+FF=1, Bandgap (differential) is selected as input. 0b11100..Reserved. 0b11101..When D\+I\+FF=0,V\+R\+E\+F\+SH is selected as input; when D\+I\+FF=1, -\/V\+R\+E\+F\+SH (differential) is selected as input. Voltage reference selected is determined by S\+C2\mbox{[}R\+E\+F\+S\+EL\mbox{]}. 0b11110..When D\+I\+FF=0,V\+R\+E\+F\+SL is selected as input; when D\+I\+FF=1, it is reserved. Voltage reference selected is determined by S\+C2\mbox{[}R\+E\+F\+S\+EL\mbox{]}. 0b11111..Module is disabled. \mbox{\Hypertarget{group___a_d_c___register___masks_ga63500f6af77c0494e67395a35716285b}\label{group___a_d_c___register___masks_ga63500f6af77c0494e67395a35716285b}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC1\_AIEN@{ADC\_SC1\_AIEN}}
\index{ADC\_SC1\_AIEN@{ADC\_SC1\_AIEN}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_SC1\_AIEN}{ADC\_SC1\_AIEN}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+S\+C1\+\_\+\+A\+I\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C1\+\_\+\+A\+I\+E\+N\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C1\+\_\+\+A\+I\+E\+N\+\_\+\+M\+A\+SK)}

A\+I\+EN -\/ Interrupt Enable 0b0..Conversion complete interrupt is disabled. 0b1..Conversion complete interrupt is enabled. \mbox{\Hypertarget{group___a_d_c___register___masks_ga9393e3e7b4f420e8871e93d81302ddef}\label{group___a_d_c___register___masks_ga9393e3e7b4f420e8871e93d81302ddef}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC1\_COCO@{ADC\_SC1\_COCO}}
\index{ADC\_SC1\_COCO@{ADC\_SC1\_COCO}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_SC1\_COCO}{ADC\_SC1\_COCO}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+S\+C1\+\_\+\+C\+O\+CO(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C1\+\_\+\+C\+O\+C\+O\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C1\+\_\+\+C\+O\+C\+O\+\_\+\+M\+A\+SK)}

C\+O\+CO -\/ Conversion Complete Flag 0b0..Conversion is not completed. 0b1..Conversion is completed. \mbox{\Hypertarget{group___a_d_c___register___masks_ga565092499830413abb547372e66efab1}\label{group___a_d_c___register___masks_ga565092499830413abb547372e66efab1}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC1\_DIFF@{ADC\_SC1\_DIFF}}
\index{ADC\_SC1\_DIFF@{ADC\_SC1\_DIFF}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_SC1\_DIFF}{ADC\_SC1\_DIFF}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+S\+C1\+\_\+\+D\+I\+FF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C1\+\_\+\+D\+I\+F\+F\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C1\+\_\+\+D\+I\+F\+F\+\_\+\+M\+A\+SK)}

D\+I\+FF -\/ Differential Mode Enable 0b0..Single-\/ended conversions and input channels are selected. 0b1..Differential conversions and input channels are selected. \mbox{\Hypertarget{group___a_d_c___register___masks_gaa7694354f2e8d79359a86e4facdc1996}\label{group___a_d_c___register___masks_gaa7694354f2e8d79359a86e4facdc1996}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC2\_ACFE@{ADC\_SC2\_ACFE}}
\index{ADC\_SC2\_ACFE@{ADC\_SC2\_ACFE}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_SC2\_ACFE}{ADC\_SC2\_ACFE}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+C\+FE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+C\+F\+E\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+C\+F\+E\+\_\+\+M\+A\+SK)}

A\+C\+FE -\/ Compare Function Enable 0b0..Compare function disabled. 0b1..Compare function enabled. \mbox{\Hypertarget{group___a_d_c___register___masks_ga9c0a129086504b0b4a517d9ac2c48690}\label{group___a_d_c___register___masks_ga9c0a129086504b0b4a517d9ac2c48690}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC2\_ACFGT@{ADC\_SC2\_ACFGT}}
\index{ADC\_SC2\_ACFGT@{ADC\_SC2\_ACFGT}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_SC2\_ACFGT}{ADC\_SC2\_ACFGT}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+C\+F\+GT(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+C\+F\+G\+T\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+C\+F\+G\+T\+\_\+\+M\+A\+SK)}

A\+C\+F\+GT -\/ Compare Function Greater Than Enable 0b0..Configures less than threshold, outside range not inclusive and inside range not inclusive; functionality based on the values placed in C\+V1 and C\+V2. 0b1..Configures greater than or equal to threshold, outside and inside ranges inclusive; functionality based on the values placed in C\+V1 and C\+V2. \mbox{\Hypertarget{group___a_d_c___register___masks_gad7fb3f932510bfc9289e81b533ab0e3c}\label{group___a_d_c___register___masks_gad7fb3f932510bfc9289e81b533ab0e3c}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC2\_ACREN@{ADC\_SC2\_ACREN}}
\index{ADC\_SC2\_ACREN@{ADC\_SC2\_ACREN}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_SC2\_ACREN}{ADC\_SC2\_ACREN}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+C\+R\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+C\+R\+E\+N\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+C\+R\+E\+N\+\_\+\+M\+A\+SK)}

A\+C\+R\+EN -\/ Compare Function Range Enable 0b0..Range function disabled. Only C\+V1 is compared. 0b1..Range function enabled. Both C\+V1 and C\+V2 are compared. \mbox{\Hypertarget{group___a_d_c___register___masks_ga9e4b9ffe90e9fcdd17e39d5a9c076959}\label{group___a_d_c___register___masks_ga9e4b9ffe90e9fcdd17e39d5a9c076959}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC2\_ADACT@{ADC\_SC2\_ADACT}}
\index{ADC\_SC2\_ADACT@{ADC\_SC2\_ADACT}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_SC2\_ADACT}{ADC\_SC2\_ADACT}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+D\+A\+CT(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+D\+A\+C\+T\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+D\+A\+C\+T\+\_\+\+M\+A\+SK)}

A\+D\+A\+CT -\/ Conversion Active 0b0..Conversion not in progress. 0b1..Conversion in progress. \mbox{\Hypertarget{group___a_d_c___register___masks_gaf29a088073467afcfa39e0265ffd3a6a}\label{group___a_d_c___register___masks_gaf29a088073467afcfa39e0265ffd3a6a}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC2\_ADTRG@{ADC\_SC2\_ADTRG}}
\index{ADC\_SC2\_ADTRG@{ADC\_SC2\_ADTRG}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_SC2\_ADTRG}{ADC\_SC2\_ADTRG}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+D\+T\+RG(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+D\+T\+R\+G\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C2\+\_\+\+A\+D\+T\+R\+G\+\_\+\+M\+A\+SK)}

A\+D\+T\+RG -\/ Conversion Trigger Select 0b0..Software trigger selected. 0b1..Hardware trigger selected. \mbox{\Hypertarget{group___a_d_c___register___masks_ga8917f7dbaa5ca1d78f2fddb82a9e004d}\label{group___a_d_c___register___masks_ga8917f7dbaa5ca1d78f2fddb82a9e004d}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC2\_DMAEN@{ADC\_SC2\_DMAEN}}
\index{ADC\_SC2\_DMAEN@{ADC\_SC2\_DMAEN}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_SC2\_DMAEN}{ADC\_SC2\_DMAEN}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+S\+C2\+\_\+\+D\+M\+A\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C2\+\_\+\+D\+M\+A\+E\+N\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C2\+\_\+\+D\+M\+A\+E\+N\+\_\+\+M\+A\+SK)}

D\+M\+A\+EN -\/ D\+MA Enable 0b0..D\+MA is disabled. 0b1..D\+MA is enabled and will assert the A\+DC D\+MA request during an A\+DC conversion complete event noted when any of the S\+C1n\mbox{[}C\+O\+CO\mbox{]} flags is asserted. \mbox{\Hypertarget{group___a_d_c___register___masks_gacac3b41d5c2bb74a8c614f200f0c0a36}\label{group___a_d_c___register___masks_gacac3b41d5c2bb74a8c614f200f0c0a36}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC2\_REFSEL@{ADC\_SC2\_REFSEL}}
\index{ADC\_SC2\_REFSEL@{ADC\_SC2\_REFSEL}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_SC2\_REFSEL}{ADC\_SC2\_REFSEL}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+S\+C2\+\_\+\+R\+E\+F\+S\+EL(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C2\+\_\+\+R\+E\+F\+S\+E\+L\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C2\+\_\+\+R\+E\+F\+S\+E\+L\+\_\+\+M\+A\+SK)}

R\+E\+F\+S\+EL -\/ Voltage Reference Selection 0b00..Default voltage reference pin pair, that is, external pins V\+R\+E\+FH and V\+R\+E\+FL 0b01..Alternate reference pair, that is, V\+A\+L\+TH and V\+A\+L\+TL . This pair may be additional external pins or internal sources depending on the M\+CU configuration. See the chip configuration information for details specific to this M\+CU 0b10..Reserved 0b11..Reserved \mbox{\Hypertarget{group___a_d_c___register___masks_gaa0533bb7840bfc57b7f764013808b74d}\label{group___a_d_c___register___masks_gaa0533bb7840bfc57b7f764013808b74d}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC3\_ADCO@{ADC\_SC3\_ADCO}}
\index{ADC\_SC3\_ADCO@{ADC\_SC3\_ADCO}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_SC3\_ADCO}{ADC\_SC3\_ADCO}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+S\+C3\+\_\+\+A\+D\+CO(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C3\+\_\+\+A\+D\+C\+O\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C3\+\_\+\+A\+D\+C\+O\+\_\+\+M\+A\+SK)}

A\+D\+CO -\/ Continuous Conversion Enable 0b0..One conversion or one set of conversions if the hardware average function is enabled, that is, A\+V\+GE=1, after initiating a conversion. 0b1..Continuous conversions or sets of conversions if the hardware average function is enabled, that is, A\+V\+GE=1, after initiating a conversion. \mbox{\Hypertarget{group___a_d_c___register___masks_ga85f16b549c4fb29fb7e24ab525fdca12}\label{group___a_d_c___register___masks_ga85f16b549c4fb29fb7e24ab525fdca12}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC3\_AVGE@{ADC\_SC3\_AVGE}}
\index{ADC\_SC3\_AVGE@{ADC\_SC3\_AVGE}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_SC3\_AVGE}{ADC\_SC3\_AVGE}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+S\+C3\+\_\+\+A\+V\+GE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C3\+\_\+\+A\+V\+G\+E\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C3\+\_\+\+A\+V\+G\+E\+\_\+\+M\+A\+SK)}

A\+V\+GE -\/ Hardware Average Enable 0b0..Hardware average function disabled. 0b1..Hardware average function enabled. \mbox{\Hypertarget{group___a_d_c___register___masks_gac693b130e0a9400fe61d0a23f5d59780}\label{group___a_d_c___register___masks_gac693b130e0a9400fe61d0a23f5d59780}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC3\_AVGS@{ADC\_SC3\_AVGS}}
\index{ADC\_SC3\_AVGS@{ADC\_SC3\_AVGS}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_SC3\_AVGS}{ADC\_SC3\_AVGS}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+S\+C3\+\_\+\+A\+V\+GS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C3\+\_\+\+A\+V\+G\+S\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C3\+\_\+\+A\+V\+G\+S\+\_\+\+M\+A\+SK)}

A\+V\+GS -\/ Hardware Average Select 0b00..4 samples averaged. 0b01..8 samples averaged. 0b10..16 samples averaged. 0b11..32 samples averaged. \mbox{\Hypertarget{group___a_d_c___register___masks_ga1bfd643a932720e0eba32688dca9c795}\label{group___a_d_c___register___masks_ga1bfd643a932720e0eba32688dca9c795}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC3\_CAL@{ADC\_SC3\_CAL}}
\index{ADC\_SC3\_CAL@{ADC\_SC3\_CAL}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_SC3\_CAL}{ADC\_SC3\_CAL}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+S\+C3\+\_\+\+C\+AL(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C3\+\_\+\+C\+A\+L\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C3\+\_\+\+C\+A\+L\+\_\+\+M\+A\+SK)}

C\+AL -\/ Calibration \mbox{\Hypertarget{group___a_d_c___register___masks_ga671f5531ad1accd17cbea2f319523a2d}\label{group___a_d_c___register___masks_ga671f5531ad1accd17cbea2f319523a2d}} 
\index{ADC Register Masks@{ADC Register Masks}!ADC\_SC3\_CALF@{ADC\_SC3\_CALF}}
\index{ADC\_SC3\_CALF@{ADC\_SC3\_CALF}!ADC Register Masks@{ADC Register Masks}}
\subsubsection{\texorpdfstring{ADC\_SC3\_CALF}{ADC\_SC3\_CALF}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+S\+C3\+\_\+\+C\+A\+LF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ A\+D\+C\+\_\+\+S\+C3\+\_\+\+C\+A\+L\+F\+\_\+\+S\+H\+I\+FT)) \& A\+D\+C\+\_\+\+S\+C3\+\_\+\+C\+A\+L\+F\+\_\+\+M\+A\+SK)}

C\+A\+LF -\/ Calibration Failed Flag 0b0..Calibration completed normally. 0b1..Calibration failed. A\+DC accuracy specifications are not guaranteed. 