// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module FauFTB(
  input          clock,
  input          reset,
  input  [47:0]  io_reset_vector,
  input  [49:0]  io_in_bits_s0_pc_0,
  input  [49:0]  io_in_bits_s0_pc_1,
  input  [49:0]  io_in_bits_s0_pc_2,
  input  [49:0]  io_in_bits_s0_pc_3,
  output [49:0]  io_out_s1_pc_0,
  output [49:0]  io_out_s1_pc_1,
  output [49:0]  io_out_s1_pc_2,
  output [49:0]  io_out_s1_pc_3,
  output         io_out_s1_full_pred_0_br_taken_mask_0,
  output         io_out_s1_full_pred_0_br_taken_mask_1,
  output         io_out_s1_full_pred_0_slot_valids_0,
  output         io_out_s1_full_pred_0_slot_valids_1,
  output [49:0]  io_out_s1_full_pred_0_targets_0,
  output [49:0]  io_out_s1_full_pred_0_targets_1,
  output [3:0]   io_out_s1_full_pred_0_offsets_0,
  output [3:0]   io_out_s1_full_pred_0_offsets_1,
  output [49:0]  io_out_s1_full_pred_0_fallThroughAddr,
  output         io_out_s1_full_pred_0_is_br_sharing,
  output         io_out_s1_full_pred_0_hit,
  output         io_out_s1_full_pred_1_br_taken_mask_0,
  output         io_out_s1_full_pred_1_br_taken_mask_1,
  output         io_out_s1_full_pred_1_slot_valids_0,
  output         io_out_s1_full_pred_1_slot_valids_1,
  output [49:0]  io_out_s1_full_pred_1_targets_0,
  output [49:0]  io_out_s1_full_pred_1_targets_1,
  output [3:0]   io_out_s1_full_pred_1_offsets_0,
  output [3:0]   io_out_s1_full_pred_1_offsets_1,
  output [49:0]  io_out_s1_full_pred_1_fallThroughAddr,
  output         io_out_s1_full_pred_1_is_br_sharing,
  output         io_out_s1_full_pred_1_hit,
  output         io_out_s1_full_pred_2_br_taken_mask_0,
  output         io_out_s1_full_pred_2_br_taken_mask_1,
  output         io_out_s1_full_pred_2_slot_valids_0,
  output         io_out_s1_full_pred_2_slot_valids_1,
  output [49:0]  io_out_s1_full_pred_2_targets_0,
  output [49:0]  io_out_s1_full_pred_2_targets_1,
  output [3:0]   io_out_s1_full_pred_2_offsets_0,
  output [3:0]   io_out_s1_full_pred_2_offsets_1,
  output [49:0]  io_out_s1_full_pred_2_fallThroughAddr,
  output         io_out_s1_full_pred_2_is_br_sharing,
  output         io_out_s1_full_pred_2_hit,
  output         io_out_s1_full_pred_3_br_taken_mask_0,
  output         io_out_s1_full_pred_3_br_taken_mask_1,
  output         io_out_s1_full_pred_3_slot_valids_0,
  output         io_out_s1_full_pred_3_slot_valids_1,
  output [49:0]  io_out_s1_full_pred_3_targets_0,
  output [49:0]  io_out_s1_full_pred_3_targets_1,
  output [3:0]   io_out_s1_full_pred_3_offsets_0,
  output [3:0]   io_out_s1_full_pred_3_offsets_1,
  output [49:0]  io_out_s1_full_pred_3_fallThroughAddr,
  output         io_out_s1_full_pred_3_fallThroughErr,
  output         io_out_s1_full_pred_3_is_br_sharing,
  output         io_out_s1_full_pred_3_hit,
  output [259:0] io_out_last_stage_meta,
  output         io_fauftb_entry_out_isCall,
  output         io_fauftb_entry_out_isRet,
  output         io_fauftb_entry_out_isJalr,
  output         io_fauftb_entry_out_valid,
  output [3:0]   io_fauftb_entry_out_brSlots_0_offset,
  output         io_fauftb_entry_out_brSlots_0_sharing,
  output         io_fauftb_entry_out_brSlots_0_valid,
  output [11:0]  io_fauftb_entry_out_brSlots_0_lower,
  output [1:0]   io_fauftb_entry_out_brSlots_0_tarStat,
  output [3:0]   io_fauftb_entry_out_tailSlot_offset,
  output         io_fauftb_entry_out_tailSlot_sharing,
  output         io_fauftb_entry_out_tailSlot_valid,
  output [19:0]  io_fauftb_entry_out_tailSlot_lower,
  output [1:0]   io_fauftb_entry_out_tailSlot_tarStat,
  output [3:0]   io_fauftb_entry_out_pftAddr,
  output         io_fauftb_entry_out_carry,
  output         io_fauftb_entry_out_last_may_be_rvi_call,
  output         io_fauftb_entry_out_strong_bias_0,
  output         io_fauftb_entry_out_strong_bias_1,
  output         io_fauftb_entry_hit_out,
  input          io_ctrl_ubtb_enable,
  input          io_s0_fire_0,
  input          io_s0_fire_1,
  input          io_s0_fire_2,
  input          io_s0_fire_3,
  input          io_s1_fire_0,
  input          io_s1_fire_1,
  input          io_s1_fire_2,
  input          io_s1_fire_3,
  input          io_s2_fire_0,
  input          io_s2_fire_1,
  input          io_s2_fire_2,
  input          io_s2_fire_3,
  input          io_update_valid,
  input  [49:0]  io_update_bits_pc,
  input          io_update_bits_ftb_entry_isCall,
  input          io_update_bits_ftb_entry_isRet,
  input          io_update_bits_ftb_entry_isJalr,
  input          io_update_bits_ftb_entry_valid,
  input  [3:0]   io_update_bits_ftb_entry_brSlots_0_offset,
  input          io_update_bits_ftb_entry_brSlots_0_sharing,
  input          io_update_bits_ftb_entry_brSlots_0_valid,
  input  [11:0]  io_update_bits_ftb_entry_brSlots_0_lower,
  input  [1:0]   io_update_bits_ftb_entry_brSlots_0_tarStat,
  input  [3:0]   io_update_bits_ftb_entry_tailSlot_offset,
  input          io_update_bits_ftb_entry_tailSlot_sharing,
  input          io_update_bits_ftb_entry_tailSlot_valid,
  input  [19:0]  io_update_bits_ftb_entry_tailSlot_lower,
  input  [1:0]   io_update_bits_ftb_entry_tailSlot_tarStat,
  input  [3:0]   io_update_bits_ftb_entry_pftAddr,
  input          io_update_bits_ftb_entry_carry,
  input          io_update_bits_ftb_entry_last_may_be_rvi_call,
  input          io_update_bits_ftb_entry_strong_bias_0,
  input          io_update_bits_ftb_entry_strong_bias_1,
  input          io_update_bits_br_taken_mask_0,
  input          io_update_bits_br_taken_mask_1,
  input  [259:0] io_update_bits_meta,
  output [5:0]   io_perf_0_value,
  output [5:0]   io_perf_1_value
);

  reg          resp_meta_hit_r_1;
  wire         _ways_31_io_resp_isCall;
  wire         _ways_31_io_resp_isRet;
  wire         _ways_31_io_resp_isJalr;
  wire         _ways_31_io_resp_valid;
  wire [3:0]   _ways_31_io_resp_brSlots_0_offset;
  wire         _ways_31_io_resp_brSlots_0_sharing;
  wire         _ways_31_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_31_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_31_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_31_io_resp_tailSlot_offset;
  wire         _ways_31_io_resp_tailSlot_sharing;
  wire         _ways_31_io_resp_tailSlot_valid;
  wire [19:0]  _ways_31_io_resp_tailSlot_lower;
  wire [1:0]   _ways_31_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_31_io_resp_pftAddr;
  wire         _ways_31_io_resp_carry;
  wire         _ways_31_io_resp_last_may_be_rvi_call;
  wire         _ways_31_io_resp_strong_bias_0;
  wire         _ways_31_io_resp_strong_bias_1;
  wire         _ways_31_io_resp_hit;
  wire         _ways_31_io_update_hit;
  wire         _ways_30_io_resp_isCall;
  wire         _ways_30_io_resp_isRet;
  wire         _ways_30_io_resp_isJalr;
  wire         _ways_30_io_resp_valid;
  wire [3:0]   _ways_30_io_resp_brSlots_0_offset;
  wire         _ways_30_io_resp_brSlots_0_sharing;
  wire         _ways_30_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_30_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_30_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_30_io_resp_tailSlot_offset;
  wire         _ways_30_io_resp_tailSlot_sharing;
  wire         _ways_30_io_resp_tailSlot_valid;
  wire [19:0]  _ways_30_io_resp_tailSlot_lower;
  wire [1:0]   _ways_30_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_30_io_resp_pftAddr;
  wire         _ways_30_io_resp_carry;
  wire         _ways_30_io_resp_last_may_be_rvi_call;
  wire         _ways_30_io_resp_strong_bias_0;
  wire         _ways_30_io_resp_strong_bias_1;
  wire         _ways_30_io_resp_hit;
  wire         _ways_30_io_update_hit;
  wire         _ways_29_io_resp_isCall;
  wire         _ways_29_io_resp_isRet;
  wire         _ways_29_io_resp_isJalr;
  wire         _ways_29_io_resp_valid;
  wire [3:0]   _ways_29_io_resp_brSlots_0_offset;
  wire         _ways_29_io_resp_brSlots_0_sharing;
  wire         _ways_29_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_29_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_29_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_29_io_resp_tailSlot_offset;
  wire         _ways_29_io_resp_tailSlot_sharing;
  wire         _ways_29_io_resp_tailSlot_valid;
  wire [19:0]  _ways_29_io_resp_tailSlot_lower;
  wire [1:0]   _ways_29_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_29_io_resp_pftAddr;
  wire         _ways_29_io_resp_carry;
  wire         _ways_29_io_resp_last_may_be_rvi_call;
  wire         _ways_29_io_resp_strong_bias_0;
  wire         _ways_29_io_resp_strong_bias_1;
  wire         _ways_29_io_resp_hit;
  wire         _ways_29_io_update_hit;
  wire         _ways_28_io_resp_isCall;
  wire         _ways_28_io_resp_isRet;
  wire         _ways_28_io_resp_isJalr;
  wire         _ways_28_io_resp_valid;
  wire [3:0]   _ways_28_io_resp_brSlots_0_offset;
  wire         _ways_28_io_resp_brSlots_0_sharing;
  wire         _ways_28_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_28_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_28_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_28_io_resp_tailSlot_offset;
  wire         _ways_28_io_resp_tailSlot_sharing;
  wire         _ways_28_io_resp_tailSlot_valid;
  wire [19:0]  _ways_28_io_resp_tailSlot_lower;
  wire [1:0]   _ways_28_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_28_io_resp_pftAddr;
  wire         _ways_28_io_resp_carry;
  wire         _ways_28_io_resp_last_may_be_rvi_call;
  wire         _ways_28_io_resp_strong_bias_0;
  wire         _ways_28_io_resp_strong_bias_1;
  wire         _ways_28_io_resp_hit;
  wire         _ways_28_io_update_hit;
  wire         _ways_27_io_resp_isCall;
  wire         _ways_27_io_resp_isRet;
  wire         _ways_27_io_resp_isJalr;
  wire         _ways_27_io_resp_valid;
  wire [3:0]   _ways_27_io_resp_brSlots_0_offset;
  wire         _ways_27_io_resp_brSlots_0_sharing;
  wire         _ways_27_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_27_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_27_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_27_io_resp_tailSlot_offset;
  wire         _ways_27_io_resp_tailSlot_sharing;
  wire         _ways_27_io_resp_tailSlot_valid;
  wire [19:0]  _ways_27_io_resp_tailSlot_lower;
  wire [1:0]   _ways_27_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_27_io_resp_pftAddr;
  wire         _ways_27_io_resp_carry;
  wire         _ways_27_io_resp_last_may_be_rvi_call;
  wire         _ways_27_io_resp_strong_bias_0;
  wire         _ways_27_io_resp_strong_bias_1;
  wire         _ways_27_io_resp_hit;
  wire         _ways_27_io_update_hit;
  wire         _ways_26_io_resp_isCall;
  wire         _ways_26_io_resp_isRet;
  wire         _ways_26_io_resp_isJalr;
  wire         _ways_26_io_resp_valid;
  wire [3:0]   _ways_26_io_resp_brSlots_0_offset;
  wire         _ways_26_io_resp_brSlots_0_sharing;
  wire         _ways_26_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_26_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_26_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_26_io_resp_tailSlot_offset;
  wire         _ways_26_io_resp_tailSlot_sharing;
  wire         _ways_26_io_resp_tailSlot_valid;
  wire [19:0]  _ways_26_io_resp_tailSlot_lower;
  wire [1:0]   _ways_26_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_26_io_resp_pftAddr;
  wire         _ways_26_io_resp_carry;
  wire         _ways_26_io_resp_last_may_be_rvi_call;
  wire         _ways_26_io_resp_strong_bias_0;
  wire         _ways_26_io_resp_strong_bias_1;
  wire         _ways_26_io_resp_hit;
  wire         _ways_26_io_update_hit;
  wire         _ways_25_io_resp_isCall;
  wire         _ways_25_io_resp_isRet;
  wire         _ways_25_io_resp_isJalr;
  wire         _ways_25_io_resp_valid;
  wire [3:0]   _ways_25_io_resp_brSlots_0_offset;
  wire         _ways_25_io_resp_brSlots_0_sharing;
  wire         _ways_25_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_25_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_25_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_25_io_resp_tailSlot_offset;
  wire         _ways_25_io_resp_tailSlot_sharing;
  wire         _ways_25_io_resp_tailSlot_valid;
  wire [19:0]  _ways_25_io_resp_tailSlot_lower;
  wire [1:0]   _ways_25_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_25_io_resp_pftAddr;
  wire         _ways_25_io_resp_carry;
  wire         _ways_25_io_resp_last_may_be_rvi_call;
  wire         _ways_25_io_resp_strong_bias_0;
  wire         _ways_25_io_resp_strong_bias_1;
  wire         _ways_25_io_resp_hit;
  wire         _ways_25_io_update_hit;
  wire         _ways_24_io_resp_isCall;
  wire         _ways_24_io_resp_isRet;
  wire         _ways_24_io_resp_isJalr;
  wire         _ways_24_io_resp_valid;
  wire [3:0]   _ways_24_io_resp_brSlots_0_offset;
  wire         _ways_24_io_resp_brSlots_0_sharing;
  wire         _ways_24_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_24_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_24_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_24_io_resp_tailSlot_offset;
  wire         _ways_24_io_resp_tailSlot_sharing;
  wire         _ways_24_io_resp_tailSlot_valid;
  wire [19:0]  _ways_24_io_resp_tailSlot_lower;
  wire [1:0]   _ways_24_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_24_io_resp_pftAddr;
  wire         _ways_24_io_resp_carry;
  wire         _ways_24_io_resp_last_may_be_rvi_call;
  wire         _ways_24_io_resp_strong_bias_0;
  wire         _ways_24_io_resp_strong_bias_1;
  wire         _ways_24_io_resp_hit;
  wire         _ways_24_io_update_hit;
  wire         _ways_23_io_resp_isCall;
  wire         _ways_23_io_resp_isRet;
  wire         _ways_23_io_resp_isJalr;
  wire         _ways_23_io_resp_valid;
  wire [3:0]   _ways_23_io_resp_brSlots_0_offset;
  wire         _ways_23_io_resp_brSlots_0_sharing;
  wire         _ways_23_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_23_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_23_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_23_io_resp_tailSlot_offset;
  wire         _ways_23_io_resp_tailSlot_sharing;
  wire         _ways_23_io_resp_tailSlot_valid;
  wire [19:0]  _ways_23_io_resp_tailSlot_lower;
  wire [1:0]   _ways_23_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_23_io_resp_pftAddr;
  wire         _ways_23_io_resp_carry;
  wire         _ways_23_io_resp_last_may_be_rvi_call;
  wire         _ways_23_io_resp_strong_bias_0;
  wire         _ways_23_io_resp_strong_bias_1;
  wire         _ways_23_io_resp_hit;
  wire         _ways_23_io_update_hit;
  wire         _ways_22_io_resp_isCall;
  wire         _ways_22_io_resp_isRet;
  wire         _ways_22_io_resp_isJalr;
  wire         _ways_22_io_resp_valid;
  wire [3:0]   _ways_22_io_resp_brSlots_0_offset;
  wire         _ways_22_io_resp_brSlots_0_sharing;
  wire         _ways_22_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_22_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_22_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_22_io_resp_tailSlot_offset;
  wire         _ways_22_io_resp_tailSlot_sharing;
  wire         _ways_22_io_resp_tailSlot_valid;
  wire [19:0]  _ways_22_io_resp_tailSlot_lower;
  wire [1:0]   _ways_22_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_22_io_resp_pftAddr;
  wire         _ways_22_io_resp_carry;
  wire         _ways_22_io_resp_last_may_be_rvi_call;
  wire         _ways_22_io_resp_strong_bias_0;
  wire         _ways_22_io_resp_strong_bias_1;
  wire         _ways_22_io_resp_hit;
  wire         _ways_22_io_update_hit;
  wire         _ways_21_io_resp_isCall;
  wire         _ways_21_io_resp_isRet;
  wire         _ways_21_io_resp_isJalr;
  wire         _ways_21_io_resp_valid;
  wire [3:0]   _ways_21_io_resp_brSlots_0_offset;
  wire         _ways_21_io_resp_brSlots_0_sharing;
  wire         _ways_21_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_21_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_21_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_21_io_resp_tailSlot_offset;
  wire         _ways_21_io_resp_tailSlot_sharing;
  wire         _ways_21_io_resp_tailSlot_valid;
  wire [19:0]  _ways_21_io_resp_tailSlot_lower;
  wire [1:0]   _ways_21_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_21_io_resp_pftAddr;
  wire         _ways_21_io_resp_carry;
  wire         _ways_21_io_resp_last_may_be_rvi_call;
  wire         _ways_21_io_resp_strong_bias_0;
  wire         _ways_21_io_resp_strong_bias_1;
  wire         _ways_21_io_resp_hit;
  wire         _ways_21_io_update_hit;
  wire         _ways_20_io_resp_isCall;
  wire         _ways_20_io_resp_isRet;
  wire         _ways_20_io_resp_isJalr;
  wire         _ways_20_io_resp_valid;
  wire [3:0]   _ways_20_io_resp_brSlots_0_offset;
  wire         _ways_20_io_resp_brSlots_0_sharing;
  wire         _ways_20_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_20_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_20_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_20_io_resp_tailSlot_offset;
  wire         _ways_20_io_resp_tailSlot_sharing;
  wire         _ways_20_io_resp_tailSlot_valid;
  wire [19:0]  _ways_20_io_resp_tailSlot_lower;
  wire [1:0]   _ways_20_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_20_io_resp_pftAddr;
  wire         _ways_20_io_resp_carry;
  wire         _ways_20_io_resp_last_may_be_rvi_call;
  wire         _ways_20_io_resp_strong_bias_0;
  wire         _ways_20_io_resp_strong_bias_1;
  wire         _ways_20_io_resp_hit;
  wire         _ways_20_io_update_hit;
  wire         _ways_19_io_resp_isCall;
  wire         _ways_19_io_resp_isRet;
  wire         _ways_19_io_resp_isJalr;
  wire         _ways_19_io_resp_valid;
  wire [3:0]   _ways_19_io_resp_brSlots_0_offset;
  wire         _ways_19_io_resp_brSlots_0_sharing;
  wire         _ways_19_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_19_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_19_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_19_io_resp_tailSlot_offset;
  wire         _ways_19_io_resp_tailSlot_sharing;
  wire         _ways_19_io_resp_tailSlot_valid;
  wire [19:0]  _ways_19_io_resp_tailSlot_lower;
  wire [1:0]   _ways_19_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_19_io_resp_pftAddr;
  wire         _ways_19_io_resp_carry;
  wire         _ways_19_io_resp_last_may_be_rvi_call;
  wire         _ways_19_io_resp_strong_bias_0;
  wire         _ways_19_io_resp_strong_bias_1;
  wire         _ways_19_io_resp_hit;
  wire         _ways_19_io_update_hit;
  wire         _ways_18_io_resp_isCall;
  wire         _ways_18_io_resp_isRet;
  wire         _ways_18_io_resp_isJalr;
  wire         _ways_18_io_resp_valid;
  wire [3:0]   _ways_18_io_resp_brSlots_0_offset;
  wire         _ways_18_io_resp_brSlots_0_sharing;
  wire         _ways_18_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_18_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_18_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_18_io_resp_tailSlot_offset;
  wire         _ways_18_io_resp_tailSlot_sharing;
  wire         _ways_18_io_resp_tailSlot_valid;
  wire [19:0]  _ways_18_io_resp_tailSlot_lower;
  wire [1:0]   _ways_18_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_18_io_resp_pftAddr;
  wire         _ways_18_io_resp_carry;
  wire         _ways_18_io_resp_last_may_be_rvi_call;
  wire         _ways_18_io_resp_strong_bias_0;
  wire         _ways_18_io_resp_strong_bias_1;
  wire         _ways_18_io_resp_hit;
  wire         _ways_18_io_update_hit;
  wire         _ways_17_io_resp_isCall;
  wire         _ways_17_io_resp_isRet;
  wire         _ways_17_io_resp_isJalr;
  wire         _ways_17_io_resp_valid;
  wire [3:0]   _ways_17_io_resp_brSlots_0_offset;
  wire         _ways_17_io_resp_brSlots_0_sharing;
  wire         _ways_17_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_17_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_17_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_17_io_resp_tailSlot_offset;
  wire         _ways_17_io_resp_tailSlot_sharing;
  wire         _ways_17_io_resp_tailSlot_valid;
  wire [19:0]  _ways_17_io_resp_tailSlot_lower;
  wire [1:0]   _ways_17_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_17_io_resp_pftAddr;
  wire         _ways_17_io_resp_carry;
  wire         _ways_17_io_resp_last_may_be_rvi_call;
  wire         _ways_17_io_resp_strong_bias_0;
  wire         _ways_17_io_resp_strong_bias_1;
  wire         _ways_17_io_resp_hit;
  wire         _ways_17_io_update_hit;
  wire         _ways_16_io_resp_isCall;
  wire         _ways_16_io_resp_isRet;
  wire         _ways_16_io_resp_isJalr;
  wire         _ways_16_io_resp_valid;
  wire [3:0]   _ways_16_io_resp_brSlots_0_offset;
  wire         _ways_16_io_resp_brSlots_0_sharing;
  wire         _ways_16_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_16_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_16_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_16_io_resp_tailSlot_offset;
  wire         _ways_16_io_resp_tailSlot_sharing;
  wire         _ways_16_io_resp_tailSlot_valid;
  wire [19:0]  _ways_16_io_resp_tailSlot_lower;
  wire [1:0]   _ways_16_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_16_io_resp_pftAddr;
  wire         _ways_16_io_resp_carry;
  wire         _ways_16_io_resp_last_may_be_rvi_call;
  wire         _ways_16_io_resp_strong_bias_0;
  wire         _ways_16_io_resp_strong_bias_1;
  wire         _ways_16_io_resp_hit;
  wire         _ways_16_io_update_hit;
  wire         _ways_15_io_resp_isCall;
  wire         _ways_15_io_resp_isRet;
  wire         _ways_15_io_resp_isJalr;
  wire         _ways_15_io_resp_valid;
  wire [3:0]   _ways_15_io_resp_brSlots_0_offset;
  wire         _ways_15_io_resp_brSlots_0_sharing;
  wire         _ways_15_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_15_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_15_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_15_io_resp_tailSlot_offset;
  wire         _ways_15_io_resp_tailSlot_sharing;
  wire         _ways_15_io_resp_tailSlot_valid;
  wire [19:0]  _ways_15_io_resp_tailSlot_lower;
  wire [1:0]   _ways_15_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_15_io_resp_pftAddr;
  wire         _ways_15_io_resp_carry;
  wire         _ways_15_io_resp_last_may_be_rvi_call;
  wire         _ways_15_io_resp_strong_bias_0;
  wire         _ways_15_io_resp_strong_bias_1;
  wire         _ways_15_io_resp_hit;
  wire         _ways_15_io_update_hit;
  wire         _ways_14_io_resp_isCall;
  wire         _ways_14_io_resp_isRet;
  wire         _ways_14_io_resp_isJalr;
  wire         _ways_14_io_resp_valid;
  wire [3:0]   _ways_14_io_resp_brSlots_0_offset;
  wire         _ways_14_io_resp_brSlots_0_sharing;
  wire         _ways_14_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_14_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_14_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_14_io_resp_tailSlot_offset;
  wire         _ways_14_io_resp_tailSlot_sharing;
  wire         _ways_14_io_resp_tailSlot_valid;
  wire [19:0]  _ways_14_io_resp_tailSlot_lower;
  wire [1:0]   _ways_14_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_14_io_resp_pftAddr;
  wire         _ways_14_io_resp_carry;
  wire         _ways_14_io_resp_last_may_be_rvi_call;
  wire         _ways_14_io_resp_strong_bias_0;
  wire         _ways_14_io_resp_strong_bias_1;
  wire         _ways_14_io_resp_hit;
  wire         _ways_14_io_update_hit;
  wire         _ways_13_io_resp_isCall;
  wire         _ways_13_io_resp_isRet;
  wire         _ways_13_io_resp_isJalr;
  wire         _ways_13_io_resp_valid;
  wire [3:0]   _ways_13_io_resp_brSlots_0_offset;
  wire         _ways_13_io_resp_brSlots_0_sharing;
  wire         _ways_13_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_13_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_13_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_13_io_resp_tailSlot_offset;
  wire         _ways_13_io_resp_tailSlot_sharing;
  wire         _ways_13_io_resp_tailSlot_valid;
  wire [19:0]  _ways_13_io_resp_tailSlot_lower;
  wire [1:0]   _ways_13_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_13_io_resp_pftAddr;
  wire         _ways_13_io_resp_carry;
  wire         _ways_13_io_resp_last_may_be_rvi_call;
  wire         _ways_13_io_resp_strong_bias_0;
  wire         _ways_13_io_resp_strong_bias_1;
  wire         _ways_13_io_resp_hit;
  wire         _ways_13_io_update_hit;
  wire         _ways_12_io_resp_isCall;
  wire         _ways_12_io_resp_isRet;
  wire         _ways_12_io_resp_isJalr;
  wire         _ways_12_io_resp_valid;
  wire [3:0]   _ways_12_io_resp_brSlots_0_offset;
  wire         _ways_12_io_resp_brSlots_0_sharing;
  wire         _ways_12_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_12_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_12_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_12_io_resp_tailSlot_offset;
  wire         _ways_12_io_resp_tailSlot_sharing;
  wire         _ways_12_io_resp_tailSlot_valid;
  wire [19:0]  _ways_12_io_resp_tailSlot_lower;
  wire [1:0]   _ways_12_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_12_io_resp_pftAddr;
  wire         _ways_12_io_resp_carry;
  wire         _ways_12_io_resp_last_may_be_rvi_call;
  wire         _ways_12_io_resp_strong_bias_0;
  wire         _ways_12_io_resp_strong_bias_1;
  wire         _ways_12_io_resp_hit;
  wire         _ways_12_io_update_hit;
  wire         _ways_11_io_resp_isCall;
  wire         _ways_11_io_resp_isRet;
  wire         _ways_11_io_resp_isJalr;
  wire         _ways_11_io_resp_valid;
  wire [3:0]   _ways_11_io_resp_brSlots_0_offset;
  wire         _ways_11_io_resp_brSlots_0_sharing;
  wire         _ways_11_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_11_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_11_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_11_io_resp_tailSlot_offset;
  wire         _ways_11_io_resp_tailSlot_sharing;
  wire         _ways_11_io_resp_tailSlot_valid;
  wire [19:0]  _ways_11_io_resp_tailSlot_lower;
  wire [1:0]   _ways_11_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_11_io_resp_pftAddr;
  wire         _ways_11_io_resp_carry;
  wire         _ways_11_io_resp_last_may_be_rvi_call;
  wire         _ways_11_io_resp_strong_bias_0;
  wire         _ways_11_io_resp_strong_bias_1;
  wire         _ways_11_io_resp_hit;
  wire         _ways_11_io_update_hit;
  wire         _ways_10_io_resp_isCall;
  wire         _ways_10_io_resp_isRet;
  wire         _ways_10_io_resp_isJalr;
  wire         _ways_10_io_resp_valid;
  wire [3:0]   _ways_10_io_resp_brSlots_0_offset;
  wire         _ways_10_io_resp_brSlots_0_sharing;
  wire         _ways_10_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_10_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_10_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_10_io_resp_tailSlot_offset;
  wire         _ways_10_io_resp_tailSlot_sharing;
  wire         _ways_10_io_resp_tailSlot_valid;
  wire [19:0]  _ways_10_io_resp_tailSlot_lower;
  wire [1:0]   _ways_10_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_10_io_resp_pftAddr;
  wire         _ways_10_io_resp_carry;
  wire         _ways_10_io_resp_last_may_be_rvi_call;
  wire         _ways_10_io_resp_strong_bias_0;
  wire         _ways_10_io_resp_strong_bias_1;
  wire         _ways_10_io_resp_hit;
  wire         _ways_10_io_update_hit;
  wire         _ways_9_io_resp_isCall;
  wire         _ways_9_io_resp_isRet;
  wire         _ways_9_io_resp_isJalr;
  wire         _ways_9_io_resp_valid;
  wire [3:0]   _ways_9_io_resp_brSlots_0_offset;
  wire         _ways_9_io_resp_brSlots_0_sharing;
  wire         _ways_9_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_9_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_9_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_9_io_resp_tailSlot_offset;
  wire         _ways_9_io_resp_tailSlot_sharing;
  wire         _ways_9_io_resp_tailSlot_valid;
  wire [19:0]  _ways_9_io_resp_tailSlot_lower;
  wire [1:0]   _ways_9_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_9_io_resp_pftAddr;
  wire         _ways_9_io_resp_carry;
  wire         _ways_9_io_resp_last_may_be_rvi_call;
  wire         _ways_9_io_resp_strong_bias_0;
  wire         _ways_9_io_resp_strong_bias_1;
  wire         _ways_9_io_resp_hit;
  wire         _ways_9_io_update_hit;
  wire         _ways_8_io_resp_isCall;
  wire         _ways_8_io_resp_isRet;
  wire         _ways_8_io_resp_isJalr;
  wire         _ways_8_io_resp_valid;
  wire [3:0]   _ways_8_io_resp_brSlots_0_offset;
  wire         _ways_8_io_resp_brSlots_0_sharing;
  wire         _ways_8_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_8_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_8_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_8_io_resp_tailSlot_offset;
  wire         _ways_8_io_resp_tailSlot_sharing;
  wire         _ways_8_io_resp_tailSlot_valid;
  wire [19:0]  _ways_8_io_resp_tailSlot_lower;
  wire [1:0]   _ways_8_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_8_io_resp_pftAddr;
  wire         _ways_8_io_resp_carry;
  wire         _ways_8_io_resp_last_may_be_rvi_call;
  wire         _ways_8_io_resp_strong_bias_0;
  wire         _ways_8_io_resp_strong_bias_1;
  wire         _ways_8_io_resp_hit;
  wire         _ways_8_io_update_hit;
  wire         _ways_7_io_resp_isCall;
  wire         _ways_7_io_resp_isRet;
  wire         _ways_7_io_resp_isJalr;
  wire         _ways_7_io_resp_valid;
  wire [3:0]   _ways_7_io_resp_brSlots_0_offset;
  wire         _ways_7_io_resp_brSlots_0_sharing;
  wire         _ways_7_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_7_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_7_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_7_io_resp_tailSlot_offset;
  wire         _ways_7_io_resp_tailSlot_sharing;
  wire         _ways_7_io_resp_tailSlot_valid;
  wire [19:0]  _ways_7_io_resp_tailSlot_lower;
  wire [1:0]   _ways_7_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_7_io_resp_pftAddr;
  wire         _ways_7_io_resp_carry;
  wire         _ways_7_io_resp_last_may_be_rvi_call;
  wire         _ways_7_io_resp_strong_bias_0;
  wire         _ways_7_io_resp_strong_bias_1;
  wire         _ways_7_io_resp_hit;
  wire         _ways_7_io_update_hit;
  wire         _ways_6_io_resp_isCall;
  wire         _ways_6_io_resp_isRet;
  wire         _ways_6_io_resp_isJalr;
  wire         _ways_6_io_resp_valid;
  wire [3:0]   _ways_6_io_resp_brSlots_0_offset;
  wire         _ways_6_io_resp_brSlots_0_sharing;
  wire         _ways_6_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_6_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_6_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_6_io_resp_tailSlot_offset;
  wire         _ways_6_io_resp_tailSlot_sharing;
  wire         _ways_6_io_resp_tailSlot_valid;
  wire [19:0]  _ways_6_io_resp_tailSlot_lower;
  wire [1:0]   _ways_6_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_6_io_resp_pftAddr;
  wire         _ways_6_io_resp_carry;
  wire         _ways_6_io_resp_last_may_be_rvi_call;
  wire         _ways_6_io_resp_strong_bias_0;
  wire         _ways_6_io_resp_strong_bias_1;
  wire         _ways_6_io_resp_hit;
  wire         _ways_6_io_update_hit;
  wire         _ways_5_io_resp_isCall;
  wire         _ways_5_io_resp_isRet;
  wire         _ways_5_io_resp_isJalr;
  wire         _ways_5_io_resp_valid;
  wire [3:0]   _ways_5_io_resp_brSlots_0_offset;
  wire         _ways_5_io_resp_brSlots_0_sharing;
  wire         _ways_5_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_5_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_5_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_5_io_resp_tailSlot_offset;
  wire         _ways_5_io_resp_tailSlot_sharing;
  wire         _ways_5_io_resp_tailSlot_valid;
  wire [19:0]  _ways_5_io_resp_tailSlot_lower;
  wire [1:0]   _ways_5_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_5_io_resp_pftAddr;
  wire         _ways_5_io_resp_carry;
  wire         _ways_5_io_resp_last_may_be_rvi_call;
  wire         _ways_5_io_resp_strong_bias_0;
  wire         _ways_5_io_resp_strong_bias_1;
  wire         _ways_5_io_resp_hit;
  wire         _ways_5_io_update_hit;
  wire         _ways_4_io_resp_isCall;
  wire         _ways_4_io_resp_isRet;
  wire         _ways_4_io_resp_isJalr;
  wire         _ways_4_io_resp_valid;
  wire [3:0]   _ways_4_io_resp_brSlots_0_offset;
  wire         _ways_4_io_resp_brSlots_0_sharing;
  wire         _ways_4_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_4_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_4_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_4_io_resp_tailSlot_offset;
  wire         _ways_4_io_resp_tailSlot_sharing;
  wire         _ways_4_io_resp_tailSlot_valid;
  wire [19:0]  _ways_4_io_resp_tailSlot_lower;
  wire [1:0]   _ways_4_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_4_io_resp_pftAddr;
  wire         _ways_4_io_resp_carry;
  wire         _ways_4_io_resp_last_may_be_rvi_call;
  wire         _ways_4_io_resp_strong_bias_0;
  wire         _ways_4_io_resp_strong_bias_1;
  wire         _ways_4_io_resp_hit;
  wire         _ways_4_io_update_hit;
  wire         _ways_3_io_resp_isCall;
  wire         _ways_3_io_resp_isRet;
  wire         _ways_3_io_resp_isJalr;
  wire         _ways_3_io_resp_valid;
  wire [3:0]   _ways_3_io_resp_brSlots_0_offset;
  wire         _ways_3_io_resp_brSlots_0_sharing;
  wire         _ways_3_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_3_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_3_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_3_io_resp_tailSlot_offset;
  wire         _ways_3_io_resp_tailSlot_sharing;
  wire         _ways_3_io_resp_tailSlot_valid;
  wire [19:0]  _ways_3_io_resp_tailSlot_lower;
  wire [1:0]   _ways_3_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_3_io_resp_pftAddr;
  wire         _ways_3_io_resp_carry;
  wire         _ways_3_io_resp_last_may_be_rvi_call;
  wire         _ways_3_io_resp_strong_bias_0;
  wire         _ways_3_io_resp_strong_bias_1;
  wire         _ways_3_io_resp_hit;
  wire         _ways_3_io_update_hit;
  wire         _ways_2_io_resp_isCall;
  wire         _ways_2_io_resp_isRet;
  wire         _ways_2_io_resp_isJalr;
  wire         _ways_2_io_resp_valid;
  wire [3:0]   _ways_2_io_resp_brSlots_0_offset;
  wire         _ways_2_io_resp_brSlots_0_sharing;
  wire         _ways_2_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_2_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_2_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_2_io_resp_tailSlot_offset;
  wire         _ways_2_io_resp_tailSlot_sharing;
  wire         _ways_2_io_resp_tailSlot_valid;
  wire [19:0]  _ways_2_io_resp_tailSlot_lower;
  wire [1:0]   _ways_2_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_2_io_resp_pftAddr;
  wire         _ways_2_io_resp_carry;
  wire         _ways_2_io_resp_last_may_be_rvi_call;
  wire         _ways_2_io_resp_strong_bias_0;
  wire         _ways_2_io_resp_strong_bias_1;
  wire         _ways_2_io_resp_hit;
  wire         _ways_2_io_update_hit;
  wire         _ways_1_io_resp_isCall;
  wire         _ways_1_io_resp_isRet;
  wire         _ways_1_io_resp_isJalr;
  wire         _ways_1_io_resp_valid;
  wire [3:0]   _ways_1_io_resp_brSlots_0_offset;
  wire         _ways_1_io_resp_brSlots_0_sharing;
  wire         _ways_1_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_1_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_1_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_1_io_resp_tailSlot_offset;
  wire         _ways_1_io_resp_tailSlot_sharing;
  wire         _ways_1_io_resp_tailSlot_valid;
  wire [19:0]  _ways_1_io_resp_tailSlot_lower;
  wire [1:0]   _ways_1_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_1_io_resp_pftAddr;
  wire         _ways_1_io_resp_carry;
  wire         _ways_1_io_resp_last_may_be_rvi_call;
  wire         _ways_1_io_resp_strong_bias_0;
  wire         _ways_1_io_resp_strong_bias_1;
  wire         _ways_1_io_resp_hit;
  wire         _ways_1_io_update_hit;
  wire         _ways_0_io_resp_isCall;
  wire         _ways_0_io_resp_isRet;
  wire         _ways_0_io_resp_isJalr;
  wire         _ways_0_io_resp_valid;
  wire [3:0]   _ways_0_io_resp_brSlots_0_offset;
  wire         _ways_0_io_resp_brSlots_0_sharing;
  wire         _ways_0_io_resp_brSlots_0_valid;
  wire [11:0]  _ways_0_io_resp_brSlots_0_lower;
  wire [1:0]   _ways_0_io_resp_brSlots_0_tarStat;
  wire [3:0]   _ways_0_io_resp_tailSlot_offset;
  wire         _ways_0_io_resp_tailSlot_sharing;
  wire         _ways_0_io_resp_tailSlot_valid;
  wire [19:0]  _ways_0_io_resp_tailSlot_lower;
  wire [1:0]   _ways_0_io_resp_tailSlot_tarStat;
  wire [3:0]   _ways_0_io_resp_pftAddr;
  wire         _ways_0_io_resp_carry;
  wire         _ways_0_io_resp_last_may_be_rvi_call;
  wire         _ways_0_io_resp_strong_bias_0;
  wire         _ways_0_io_resp_strong_bias_1;
  wire         _ways_0_io_resp_hit;
  wire         _ways_0_io_update_hit;
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_2 = 1'h1;
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_1_2 = 1'h1;
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_2_2 = 1'h1;
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_3_2 = 1'h1;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_2 = 1'h1;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_1_2 = 1'h1;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_2_2 = 1'h1;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_3_2 = 1'h1;
  reg  [49:0]  s1_pc_dup_0;
  reg  [49:0]  s1_pc_dup_1;
  reg  [49:0]  s1_pc_dup_2;
  reg  [49:0]  s1_pc_dup_3;
  reg  [25:0]  s2_pc_dup_s2_pc_seg_0_value;
  reg  [11:0]  s2_pc_dup_s2_pc_seg_1_value;
  reg  [11:0]  s2_pc_dup_s2_pc_seg_2_value;
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_0 =
    s2_pc_dup_s2_pc_seg_0_value != s1_pc_dup_0[49:24];
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_1 =
    s2_pc_dup_s2_pc_seg_1_value != s1_pc_dup_0[23:12];
  wire [49:0]  s2_pc_dup_debug_s2_pc_addr =
    {s2_pc_dup_s2_pc_seg_0_value,
     s2_pc_dup_s2_pc_seg_1_value,
     s2_pc_dup_s2_pc_seg_2_value};
  reg  [25:0]  s2_pc_dup_s2_pc_seg_0_value_1;
  reg  [11:0]  s2_pc_dup_s2_pc_seg_1_value_1;
  reg  [11:0]  s2_pc_dup_s2_pc_seg_2_value_1;
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_1_0 =
    s2_pc_dup_s2_pc_seg_0_value_1 != s1_pc_dup_1[49:24];
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_1_1 =
    s2_pc_dup_s2_pc_seg_1_value_1 != s1_pc_dup_1[23:12];
  wire [49:0]  s2_pc_dup_debug_s2_pc_addr_1 =
    {s2_pc_dup_s2_pc_seg_0_value_1,
     s2_pc_dup_s2_pc_seg_1_value_1,
     s2_pc_dup_s2_pc_seg_2_value_1};
  reg  [25:0]  s2_pc_dup_s2_pc_seg_0_value_2;
  reg  [11:0]  s2_pc_dup_s2_pc_seg_1_value_2;
  reg  [11:0]  s2_pc_dup_s2_pc_seg_2_value_2;
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_2_0 =
    s2_pc_dup_s2_pc_seg_0_value_2 != s1_pc_dup_2[49:24];
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_2_1 =
    s2_pc_dup_s2_pc_seg_1_value_2 != s1_pc_dup_2[23:12];
  wire [49:0]  s2_pc_dup_debug_s2_pc_addr_2 =
    {s2_pc_dup_s2_pc_seg_0_value_2,
     s2_pc_dup_s2_pc_seg_1_value_2,
     s2_pc_dup_s2_pc_seg_2_value_2};
  reg  [25:0]  s2_pc_dup_s2_pc_seg_0_value_3;
  reg  [11:0]  s2_pc_dup_s2_pc_seg_1_value_3;
  reg  [11:0]  s2_pc_dup_s2_pc_seg_2_value_3;
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_3_0 =
    s2_pc_dup_s2_pc_seg_0_value_3 != s1_pc_dup_3[49:24];
  wire         s2_pc_dup_debug_modified_debug_s2_pc_modified_3_1 =
    s2_pc_dup_s2_pc_seg_1_value_3 != s1_pc_dup_3[23:12];
  wire [49:0]  s2_pc_dup_debug_s2_pc_addr_3 =
    {s2_pc_dup_s2_pc_seg_0_value_3,
     s2_pc_dup_s2_pc_seg_1_value_3,
     s2_pc_dup_s2_pc_seg_2_value_3};
  reg  [25:0]  s3_pc_dup_s3_pc_seg_0_value;
  reg  [11:0]  s3_pc_dup_s3_pc_seg_1_value;
  reg  [11:0]  s3_pc_dup_s3_pc_seg_2_value;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_0 =
    s3_pc_dup_s3_pc_seg_0_value != s2_pc_dup_s2_pc_seg_0_value;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_1 =
    s3_pc_dup_s3_pc_seg_1_value != s2_pc_dup_s2_pc_seg_1_value;
  wire [49:0]  s3_pc_dup_debug_s3_pc_addr =
    {s3_pc_dup_s3_pc_seg_0_value,
     s3_pc_dup_s3_pc_seg_1_value,
     s3_pc_dup_s3_pc_seg_2_value};
  reg  [25:0]  s3_pc_dup_s3_pc_seg_0_value_1;
  reg  [11:0]  s3_pc_dup_s3_pc_seg_1_value_1;
  reg  [11:0]  s3_pc_dup_s3_pc_seg_2_value_1;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_1_0 =
    s3_pc_dup_s3_pc_seg_0_value_1 != s2_pc_dup_s2_pc_seg_0_value_1;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_1_1 =
    s3_pc_dup_s3_pc_seg_1_value_1 != s2_pc_dup_s2_pc_seg_1_value_1;
  wire [49:0]  s3_pc_dup_debug_s3_pc_addr_1 =
    {s3_pc_dup_s3_pc_seg_0_value_1,
     s3_pc_dup_s3_pc_seg_1_value_1,
     s3_pc_dup_s3_pc_seg_2_value_1};
  reg  [25:0]  s3_pc_dup_s3_pc_seg_0_value_2;
  reg  [11:0]  s3_pc_dup_s3_pc_seg_1_value_2;
  reg  [11:0]  s3_pc_dup_s3_pc_seg_2_value_2;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_2_0 =
    s3_pc_dup_s3_pc_seg_0_value_2 != s2_pc_dup_s2_pc_seg_0_value_2;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_2_1 =
    s3_pc_dup_s3_pc_seg_1_value_2 != s2_pc_dup_s2_pc_seg_1_value_2;
  wire [49:0]  s3_pc_dup_debug_s3_pc_addr_2 =
    {s3_pc_dup_s3_pc_seg_0_value_2,
     s3_pc_dup_s3_pc_seg_1_value_2,
     s3_pc_dup_s3_pc_seg_2_value_2};
  reg  [25:0]  s3_pc_dup_s3_pc_seg_0_value_3;
  reg  [11:0]  s3_pc_dup_s3_pc_seg_1_value_3;
  reg  [11:0]  s3_pc_dup_s3_pc_seg_2_value_3;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_3_0 =
    s3_pc_dup_s3_pc_seg_0_value_3 != s2_pc_dup_s2_pc_seg_0_value_3;
  wire         s3_pc_dup_debug_modified_debug_s3_pc_modified_3_1 =
    s3_pc_dup_s3_pc_seg_1_value_3 != s2_pc_dup_s2_pc_seg_1_value_3;
  wire [49:0]  s3_pc_dup_debug_s3_pc_addr_3 =
    {s3_pc_dup_s3_pc_seg_0_value_3,
     s3_pc_dup_s3_pc_seg_1_value_3,
     s3_pc_dup_s3_pc_seg_2_value_3};
  reg          REG;
  reg          REG_1;
  reg  [1:0]   ctrs_0_0;
  reg  [1:0]   ctrs_0_1;
  reg  [1:0]   ctrs_1_0;
  reg  [1:0]   ctrs_1_1;
  reg  [1:0]   ctrs_2_0;
  reg  [1:0]   ctrs_2_1;
  reg  [1:0]   ctrs_3_0;
  reg  [1:0]   ctrs_3_1;
  reg  [1:0]   ctrs_4_0;
  reg  [1:0]   ctrs_4_1;
  reg  [1:0]   ctrs_5_0;
  reg  [1:0]   ctrs_5_1;
  reg  [1:0]   ctrs_6_0;
  reg  [1:0]   ctrs_6_1;
  reg  [1:0]   ctrs_7_0;
  reg  [1:0]   ctrs_7_1;
  reg  [1:0]   ctrs_8_0;
  reg  [1:0]   ctrs_8_1;
  reg  [1:0]   ctrs_9_0;
  reg  [1:0]   ctrs_9_1;
  reg  [1:0]   ctrs_10_0;
  reg  [1:0]   ctrs_10_1;
  reg  [1:0]   ctrs_11_0;
  reg  [1:0]   ctrs_11_1;
  reg  [1:0]   ctrs_12_0;
  reg  [1:0]   ctrs_12_1;
  reg  [1:0]   ctrs_13_0;
  reg  [1:0]   ctrs_13_1;
  reg  [1:0]   ctrs_14_0;
  reg  [1:0]   ctrs_14_1;
  reg  [1:0]   ctrs_15_0;
  reg  [1:0]   ctrs_15_1;
  reg  [1:0]   ctrs_16_0;
  reg  [1:0]   ctrs_16_1;
  reg  [1:0]   ctrs_17_0;
  reg  [1:0]   ctrs_17_1;
  reg  [1:0]   ctrs_18_0;
  reg  [1:0]   ctrs_18_1;
  reg  [1:0]   ctrs_19_0;
  reg  [1:0]   ctrs_19_1;
  reg  [1:0]   ctrs_20_0;
  reg  [1:0]   ctrs_20_1;
  reg  [1:0]   ctrs_21_0;
  reg  [1:0]   ctrs_21_1;
  reg  [1:0]   ctrs_22_0;
  reg  [1:0]   ctrs_22_1;
  reg  [1:0]   ctrs_23_0;
  reg  [1:0]   ctrs_23_1;
  reg  [1:0]   ctrs_24_0;
  reg  [1:0]   ctrs_24_1;
  reg  [1:0]   ctrs_25_0;
  reg  [1:0]   ctrs_25_1;
  reg  [1:0]   ctrs_26_0;
  reg  [1:0]   ctrs_26_1;
  reg  [1:0]   ctrs_27_0;
  reg  [1:0]   ctrs_27_1;
  reg  [1:0]   ctrs_28_0;
  reg  [1:0]   ctrs_28_1;
  reg  [1:0]   ctrs_29_0;
  reg  [1:0]   ctrs_29_1;
  reg  [1:0]   ctrs_30_0;
  reg  [1:0]   ctrs_30_1;
  reg  [1:0]   ctrs_31_0;
  reg  [1:0]   ctrs_31_1;
  reg  [30:0]  state_reg;
  wire [31:0]  s1_hit_oh =
    {_ways_31_io_resp_hit,
     _ways_30_io_resp_hit,
     _ways_29_io_resp_hit,
     _ways_28_io_resp_hit,
     _ways_27_io_resp_hit,
     _ways_26_io_resp_hit,
     _ways_25_io_resp_hit,
     _ways_24_io_resp_hit,
     _ways_23_io_resp_hit,
     _ways_22_io_resp_hit,
     _ways_21_io_resp_hit,
     _ways_20_io_resp_hit,
     _ways_19_io_resp_hit,
     _ways_18_io_resp_hit,
     _ways_17_io_resp_hit,
     _ways_16_io_resp_hit,
     _ways_15_io_resp_hit,
     _ways_14_io_resp_hit,
     _ways_13_io_resp_hit,
     _ways_12_io_resp_hit,
     _ways_11_io_resp_hit,
     _ways_10_io_resp_hit,
     _ways_9_io_resp_hit,
     _ways_8_io_resp_hit,
     _ways_7_io_resp_hit,
     _ways_6_io_resp_hit,
     _ways_5_io_resp_hit,
     _ways_4_io_resp_hit,
     _ways_3_io_resp_hit,
     _ways_2_io_resp_hit,
     _ways_1_io_resp_hit,
     _ways_0_io_resp_hit};
  wire [36:0]  _higher_plus_one_br_T = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_10 = _ways_0_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_11 = _ways_0_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_12 = _ways_0_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry = {_ways_0_io_resp_carry, _ways_0_io_resp_pftAddr};
  wire [4:0]   _GEN = {1'h0, s1_pc_dup_0[4:1]};
  wire         s1_possible_full_preds_0_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry | endLowerwithCarry > 5'(_GEN - 5'h10);
  wire [49:0]  _s1_possible_full_preds_31_fallThroughAddr_T = 50'(s1_pc_dup_0 + 50'h20);
  wire [36:0]  _higher_plus_one_br_T_2 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_2 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_31 = _ways_1_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_32 = _ways_1_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_33 = _ways_1_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_1 = {_ways_1_io_resp_carry, _ways_1_io_resp_pftAddr};
  wire         s1_possible_full_preds_1_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_1
    | endLowerwithCarry_1 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_4 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_4 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_52 = _ways_2_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_53 = _ways_2_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_54 = _ways_2_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_2 = {_ways_2_io_resp_carry, _ways_2_io_resp_pftAddr};
  wire         s1_possible_full_preds_2_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_2
    | endLowerwithCarry_2 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_6 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_6 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_73 = _ways_3_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_74 = _ways_3_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_75 = _ways_3_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_3 = {_ways_3_io_resp_carry, _ways_3_io_resp_pftAddr};
  wire         s1_possible_full_preds_3_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_3
    | endLowerwithCarry_3 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_8 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_8 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_94 = _ways_4_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_95 = _ways_4_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_96 = _ways_4_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_4 = {_ways_4_io_resp_carry, _ways_4_io_resp_pftAddr};
  wire         s1_possible_full_preds_4_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_4
    | endLowerwithCarry_4 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_10 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_10 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_115 = _ways_5_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_116 = _ways_5_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_117 = _ways_5_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_5 = {_ways_5_io_resp_carry, _ways_5_io_resp_pftAddr};
  wire         s1_possible_full_preds_5_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_5
    | endLowerwithCarry_5 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_12 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_12 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_136 = _ways_6_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_137 = _ways_6_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_138 = _ways_6_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_6 = {_ways_6_io_resp_carry, _ways_6_io_resp_pftAddr};
  wire         s1_possible_full_preds_6_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_6
    | endLowerwithCarry_6 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_14 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_14 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_157 = _ways_7_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_158 = _ways_7_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_159 = _ways_7_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_7 = {_ways_7_io_resp_carry, _ways_7_io_resp_pftAddr};
  wire         s1_possible_full_preds_7_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_7
    | endLowerwithCarry_7 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_16 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_16 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_178 = _ways_8_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_179 = _ways_8_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_180 = _ways_8_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_8 = {_ways_8_io_resp_carry, _ways_8_io_resp_pftAddr};
  wire         s1_possible_full_preds_8_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_8
    | endLowerwithCarry_8 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_18 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_18 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_199 = _ways_9_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_200 = _ways_9_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_201 = _ways_9_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_9 = {_ways_9_io_resp_carry, _ways_9_io_resp_pftAddr};
  wire         s1_possible_full_preds_9_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_9
    | endLowerwithCarry_9 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_20 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_20 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_220 = _ways_10_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_221 = _ways_10_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_222 = _ways_10_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_10 = {_ways_10_io_resp_carry, _ways_10_io_resp_pftAddr};
  wire         s1_possible_full_preds_10_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_10
    | endLowerwithCarry_10 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_22 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_22 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_241 = _ways_11_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_242 = _ways_11_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_243 = _ways_11_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_11 = {_ways_11_io_resp_carry, _ways_11_io_resp_pftAddr};
  wire         s1_possible_full_preds_11_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_11
    | endLowerwithCarry_11 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_24 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_24 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_262 = _ways_12_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_263 = _ways_12_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_264 = _ways_12_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_12 = {_ways_12_io_resp_carry, _ways_12_io_resp_pftAddr};
  wire         s1_possible_full_preds_12_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_12
    | endLowerwithCarry_12 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_26 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_26 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_283 = _ways_13_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_284 = _ways_13_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_285 = _ways_13_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_13 = {_ways_13_io_resp_carry, _ways_13_io_resp_pftAddr};
  wire         s1_possible_full_preds_13_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_13
    | endLowerwithCarry_13 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_28 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_28 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_304 = _ways_14_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_305 = _ways_14_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_306 = _ways_14_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_14 = {_ways_14_io_resp_carry, _ways_14_io_resp_pftAddr};
  wire         s1_possible_full_preds_14_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_14
    | endLowerwithCarry_14 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_30 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_30 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_325 = _ways_15_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_326 = _ways_15_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_327 = _ways_15_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_15 = {_ways_15_io_resp_carry, _ways_15_io_resp_pftAddr};
  wire         s1_possible_full_preds_15_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_15
    | endLowerwithCarry_15 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_32 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_32 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_346 = _ways_16_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_347 = _ways_16_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_348 = _ways_16_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_16 = {_ways_16_io_resp_carry, _ways_16_io_resp_pftAddr};
  wire         s1_possible_full_preds_16_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_16
    | endLowerwithCarry_16 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_34 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_34 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_367 = _ways_17_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_368 = _ways_17_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_369 = _ways_17_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_17 = {_ways_17_io_resp_carry, _ways_17_io_resp_pftAddr};
  wire         s1_possible_full_preds_17_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_17
    | endLowerwithCarry_17 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_36 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_36 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_388 = _ways_18_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_389 = _ways_18_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_390 = _ways_18_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_18 = {_ways_18_io_resp_carry, _ways_18_io_resp_pftAddr};
  wire         s1_possible_full_preds_18_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_18
    | endLowerwithCarry_18 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_38 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_38 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_409 = _ways_19_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_410 = _ways_19_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_411 = _ways_19_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_19 = {_ways_19_io_resp_carry, _ways_19_io_resp_pftAddr};
  wire         s1_possible_full_preds_19_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_19
    | endLowerwithCarry_19 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_40 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_40 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_430 = _ways_20_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_431 = _ways_20_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_432 = _ways_20_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_20 = {_ways_20_io_resp_carry, _ways_20_io_resp_pftAddr};
  wire         s1_possible_full_preds_20_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_20
    | endLowerwithCarry_20 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_42 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_42 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_451 = _ways_21_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_452 = _ways_21_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_453 = _ways_21_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_21 = {_ways_21_io_resp_carry, _ways_21_io_resp_pftAddr};
  wire         s1_possible_full_preds_21_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_21
    | endLowerwithCarry_21 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_44 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_44 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_472 = _ways_22_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_473 = _ways_22_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_474 = _ways_22_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_22 = {_ways_22_io_resp_carry, _ways_22_io_resp_pftAddr};
  wire         s1_possible_full_preds_22_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_22
    | endLowerwithCarry_22 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_46 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_46 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_493 = _ways_23_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_494 = _ways_23_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_495 = _ways_23_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_23 = {_ways_23_io_resp_carry, _ways_23_io_resp_pftAddr};
  wire         s1_possible_full_preds_23_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_23
    | endLowerwithCarry_23 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_48 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_48 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_514 = _ways_24_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_515 = _ways_24_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_516 = _ways_24_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_24 = {_ways_24_io_resp_carry, _ways_24_io_resp_pftAddr};
  wire         s1_possible_full_preds_24_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_24
    | endLowerwithCarry_24 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_50 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_50 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_535 = _ways_25_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_536 = _ways_25_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_537 = _ways_25_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_25 = {_ways_25_io_resp_carry, _ways_25_io_resp_pftAddr};
  wire         s1_possible_full_preds_25_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_25
    | endLowerwithCarry_25 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_52 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_52 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_556 = _ways_26_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_557 = _ways_26_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_558 = _ways_26_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_26 = {_ways_26_io_resp_carry, _ways_26_io_resp_pftAddr};
  wire         s1_possible_full_preds_26_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_26
    | endLowerwithCarry_26 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_54 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_54 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_577 = _ways_27_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_578 = _ways_27_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_579 = _ways_27_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_27 = {_ways_27_io_resp_carry, _ways_27_io_resp_pftAddr};
  wire         s1_possible_full_preds_27_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_27
    | endLowerwithCarry_27 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_56 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_56 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_598 = _ways_28_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_599 = _ways_28_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_600 = _ways_28_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_28 = {_ways_28_io_resp_carry, _ways_28_io_resp_pftAddr};
  wire         s1_possible_full_preds_28_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_28
    | endLowerwithCarry_28 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_58 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_58 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_619 = _ways_29_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_620 = _ways_29_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_621 = _ways_29_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_29 = {_ways_29_io_resp_carry, _ways_29_io_resp_pftAddr};
  wire         s1_possible_full_preds_29_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_29
    | endLowerwithCarry_29 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_60 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_60 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_640 = _ways_30_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_641 = _ways_30_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_642 = _ways_30_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_30 = {_ways_30_io_resp_carry, _ways_30_io_resp_pftAddr};
  wire         s1_possible_full_preds_30_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_30
    | endLowerwithCarry_30 > 5'(_GEN - 5'h10);
  wire [36:0]  _higher_plus_one_br_T_62 = 37'(s1_pc_dup_0[49:13] + 37'h1);
  wire [36:0]  _higher_minus_one_br_T_62 = 37'(s1_pc_dup_0[49:13] - 37'h1);
  wire         _tail_target_T_661 = _ways_31_io_resp_tailSlot_tarStat == 2'h1;
  wire         _tail_target_T_662 = _ways_31_io_resp_tailSlot_tarStat == 2'h2;
  wire         _tail_target_T_663 = _ways_31_io_resp_tailSlot_tarStat == 2'h0;
  wire [4:0]   endLowerwithCarry_31 = {_ways_31_io_resp_carry, _ways_31_io_resp_pftAddr};
  wire         s1_possible_full_preds_31_fallThroughErr =
    {1'h0, s1_pc_dup_0[4:1]} >= endLowerwithCarry_31
    | endLowerwithCarry_31 > 5'(_GEN - 5'h10);
  wire         _s1_hit_full_pred_T_157 =
    _ways_0_io_resp_hit & _ways_0_io_resp_tailSlot_valid
    & _ways_0_io_resp_tailSlot_sharing | _ways_1_io_resp_hit
    & _ways_1_io_resp_tailSlot_valid & _ways_1_io_resp_tailSlot_sharing
    | _ways_2_io_resp_hit & _ways_2_io_resp_tailSlot_valid
    & _ways_2_io_resp_tailSlot_sharing | _ways_3_io_resp_hit
    & _ways_3_io_resp_tailSlot_valid & _ways_3_io_resp_tailSlot_sharing
    | _ways_4_io_resp_hit & _ways_4_io_resp_tailSlot_valid
    & _ways_4_io_resp_tailSlot_sharing | _ways_5_io_resp_hit
    & _ways_5_io_resp_tailSlot_valid & _ways_5_io_resp_tailSlot_sharing
    | _ways_6_io_resp_hit & _ways_6_io_resp_tailSlot_valid
    & _ways_6_io_resp_tailSlot_sharing | _ways_7_io_resp_hit
    & _ways_7_io_resp_tailSlot_valid & _ways_7_io_resp_tailSlot_sharing
    | _ways_8_io_resp_hit & _ways_8_io_resp_tailSlot_valid
    & _ways_8_io_resp_tailSlot_sharing | _ways_9_io_resp_hit
    & _ways_9_io_resp_tailSlot_valid & _ways_9_io_resp_tailSlot_sharing
    | _ways_10_io_resp_hit & _ways_10_io_resp_tailSlot_valid
    & _ways_10_io_resp_tailSlot_sharing | _ways_11_io_resp_hit
    & _ways_11_io_resp_tailSlot_valid & _ways_11_io_resp_tailSlot_sharing
    | _ways_12_io_resp_hit & _ways_12_io_resp_tailSlot_valid
    & _ways_12_io_resp_tailSlot_sharing | _ways_13_io_resp_hit
    & _ways_13_io_resp_tailSlot_valid & _ways_13_io_resp_tailSlot_sharing
    | _ways_14_io_resp_hit & _ways_14_io_resp_tailSlot_valid
    & _ways_14_io_resp_tailSlot_sharing | _ways_15_io_resp_hit
    & _ways_15_io_resp_tailSlot_valid & _ways_15_io_resp_tailSlot_sharing
    | _ways_16_io_resp_hit & _ways_16_io_resp_tailSlot_valid
    & _ways_16_io_resp_tailSlot_sharing | _ways_17_io_resp_hit
    & _ways_17_io_resp_tailSlot_valid & _ways_17_io_resp_tailSlot_sharing
    | _ways_18_io_resp_hit & _ways_18_io_resp_tailSlot_valid
    & _ways_18_io_resp_tailSlot_sharing | _ways_19_io_resp_hit
    & _ways_19_io_resp_tailSlot_valid & _ways_19_io_resp_tailSlot_sharing
    | _ways_20_io_resp_hit & _ways_20_io_resp_tailSlot_valid
    & _ways_20_io_resp_tailSlot_sharing | _ways_21_io_resp_hit
    & _ways_21_io_resp_tailSlot_valid & _ways_21_io_resp_tailSlot_sharing
    | _ways_22_io_resp_hit & _ways_22_io_resp_tailSlot_valid
    & _ways_22_io_resp_tailSlot_sharing | _ways_23_io_resp_hit
    & _ways_23_io_resp_tailSlot_valid & _ways_23_io_resp_tailSlot_sharing
    | _ways_24_io_resp_hit & _ways_24_io_resp_tailSlot_valid
    & _ways_24_io_resp_tailSlot_sharing | _ways_25_io_resp_hit
    & _ways_25_io_resp_tailSlot_valid & _ways_25_io_resp_tailSlot_sharing
    | _ways_26_io_resp_hit & _ways_26_io_resp_tailSlot_valid
    & _ways_26_io_resp_tailSlot_sharing | _ways_27_io_resp_hit
    & _ways_27_io_resp_tailSlot_valid & _ways_27_io_resp_tailSlot_sharing
    | _ways_28_io_resp_hit & _ways_28_io_resp_tailSlot_valid
    & _ways_28_io_resp_tailSlot_sharing | _ways_29_io_resp_hit
    & _ways_29_io_resp_tailSlot_valid & _ways_29_io_resp_tailSlot_sharing
    | _ways_30_io_resp_hit & _ways_30_io_resp_tailSlot_valid
    & _ways_30_io_resp_tailSlot_sharing | _ways_31_io_resp_hit
    & _ways_31_io_resp_tailSlot_valid & _ways_31_io_resp_tailSlot_sharing;
  wire [49:0]  _s1_hit_full_pred_T_661 =
    (_ways_0_io_resp_hit
       ? (s1_possible_full_preds_0_fallThroughErr
            ? _s1_possible_full_preds_31_fallThroughAddr_T
            : {_ways_0_io_resp_carry ? 45'(s1_pc_dup_0[49:5] + 45'h1) : s1_pc_dup_0[49:5],
               _ways_0_io_resp_pftAddr,
               1'h0})
       : 50'h0)
    | (_ways_1_io_resp_hit
         ? (s1_possible_full_preds_1_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_1_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_1_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_2_io_resp_hit
         ? (s1_possible_full_preds_2_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_2_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_2_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_3_io_resp_hit
         ? (s1_possible_full_preds_3_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_3_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_3_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_4_io_resp_hit
         ? (s1_possible_full_preds_4_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_4_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_4_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_5_io_resp_hit
         ? (s1_possible_full_preds_5_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_5_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_5_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_6_io_resp_hit
         ? (s1_possible_full_preds_6_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_6_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_6_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_7_io_resp_hit
         ? (s1_possible_full_preds_7_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_7_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_7_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_8_io_resp_hit
         ? (s1_possible_full_preds_8_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_8_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_8_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_9_io_resp_hit
         ? (s1_possible_full_preds_9_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_9_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_9_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_10_io_resp_hit
         ? (s1_possible_full_preds_10_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_10_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_10_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_11_io_resp_hit
         ? (s1_possible_full_preds_11_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_11_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_11_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_12_io_resp_hit
         ? (s1_possible_full_preds_12_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_12_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_12_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_13_io_resp_hit
         ? (s1_possible_full_preds_13_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_13_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_13_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_14_io_resp_hit
         ? (s1_possible_full_preds_14_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_14_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_14_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_15_io_resp_hit
         ? (s1_possible_full_preds_15_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_15_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_15_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_16_io_resp_hit
         ? (s1_possible_full_preds_16_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_16_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_16_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_17_io_resp_hit
         ? (s1_possible_full_preds_17_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_17_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_17_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_18_io_resp_hit
         ? (s1_possible_full_preds_18_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_18_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_18_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_19_io_resp_hit
         ? (s1_possible_full_preds_19_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_19_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_19_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_20_io_resp_hit
         ? (s1_possible_full_preds_20_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_20_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_20_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_21_io_resp_hit
         ? (s1_possible_full_preds_21_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_21_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_21_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_22_io_resp_hit
         ? (s1_possible_full_preds_22_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_22_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_22_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_23_io_resp_hit
         ? (s1_possible_full_preds_23_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_23_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_23_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_24_io_resp_hit
         ? (s1_possible_full_preds_24_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_24_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_24_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_25_io_resp_hit
         ? (s1_possible_full_preds_25_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_25_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_25_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_26_io_resp_hit
         ? (s1_possible_full_preds_26_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_26_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_26_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_27_io_resp_hit
         ? (s1_possible_full_preds_27_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_27_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_27_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_28_io_resp_hit
         ? (s1_possible_full_preds_28_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_28_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_28_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_29_io_resp_hit
         ? (s1_possible_full_preds_29_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_29_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_29_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_30_io_resp_hit
         ? (s1_possible_full_preds_30_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_30_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_30_io_resp_pftAddr,
                 1'h0})
         : 50'h0)
    | (_ways_31_io_resp_hit
         ? (s1_possible_full_preds_31_fallThroughErr
              ? _s1_possible_full_preds_31_fallThroughAddr_T
              : {_ways_31_io_resp_carry
                   ? 45'(s1_pc_dup_0[49:5] + 45'h1)
                   : s1_pc_dup_0[49:5],
                 _ways_31_io_resp_pftAddr,
                 1'h0})
         : 50'h0);
  wire [3:0]   _s1_hit_full_pred_T_724 =
    (_ways_0_io_resp_hit ? _ways_0_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_1_io_resp_hit ? _ways_1_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_2_io_resp_hit ? _ways_2_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_3_io_resp_hit ? _ways_3_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_4_io_resp_hit ? _ways_4_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_5_io_resp_hit ? _ways_5_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_6_io_resp_hit ? _ways_6_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_7_io_resp_hit ? _ways_7_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_8_io_resp_hit ? _ways_8_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_9_io_resp_hit ? _ways_9_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_10_io_resp_hit ? _ways_10_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_11_io_resp_hit ? _ways_11_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_12_io_resp_hit ? _ways_12_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_13_io_resp_hit ? _ways_13_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_14_io_resp_hit ? _ways_14_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_15_io_resp_hit ? _ways_15_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_16_io_resp_hit ? _ways_16_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_17_io_resp_hit ? _ways_17_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_18_io_resp_hit ? _ways_18_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_19_io_resp_hit ? _ways_19_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_20_io_resp_hit ? _ways_20_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_21_io_resp_hit ? _ways_21_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_22_io_resp_hit ? _ways_22_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_23_io_resp_hit ? _ways_23_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_24_io_resp_hit ? _ways_24_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_25_io_resp_hit ? _ways_25_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_26_io_resp_hit ? _ways_26_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_27_io_resp_hit ? _ways_27_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_28_io_resp_hit ? _ways_28_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_29_io_resp_hit ? _ways_29_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_30_io_resp_hit ? _ways_30_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_31_io_resp_hit ? _ways_31_io_resp_brSlots_0_offset : 4'h0);
  wire [3:0]   _s1_hit_full_pred_T_787 =
    (_ways_0_io_resp_hit ? _ways_0_io_resp_tailSlot_offset : 4'h0)
    | (_ways_1_io_resp_hit ? _ways_1_io_resp_tailSlot_offset : 4'h0)
    | (_ways_2_io_resp_hit ? _ways_2_io_resp_tailSlot_offset : 4'h0)
    | (_ways_3_io_resp_hit ? _ways_3_io_resp_tailSlot_offset : 4'h0)
    | (_ways_4_io_resp_hit ? _ways_4_io_resp_tailSlot_offset : 4'h0)
    | (_ways_5_io_resp_hit ? _ways_5_io_resp_tailSlot_offset : 4'h0)
    | (_ways_6_io_resp_hit ? _ways_6_io_resp_tailSlot_offset : 4'h0)
    | (_ways_7_io_resp_hit ? _ways_7_io_resp_tailSlot_offset : 4'h0)
    | (_ways_8_io_resp_hit ? _ways_8_io_resp_tailSlot_offset : 4'h0)
    | (_ways_9_io_resp_hit ? _ways_9_io_resp_tailSlot_offset : 4'h0)
    | (_ways_10_io_resp_hit ? _ways_10_io_resp_tailSlot_offset : 4'h0)
    | (_ways_11_io_resp_hit ? _ways_11_io_resp_tailSlot_offset : 4'h0)
    | (_ways_12_io_resp_hit ? _ways_12_io_resp_tailSlot_offset : 4'h0)
    | (_ways_13_io_resp_hit ? _ways_13_io_resp_tailSlot_offset : 4'h0)
    | (_ways_14_io_resp_hit ? _ways_14_io_resp_tailSlot_offset : 4'h0)
    | (_ways_15_io_resp_hit ? _ways_15_io_resp_tailSlot_offset : 4'h0)
    | (_ways_16_io_resp_hit ? _ways_16_io_resp_tailSlot_offset : 4'h0)
    | (_ways_17_io_resp_hit ? _ways_17_io_resp_tailSlot_offset : 4'h0)
    | (_ways_18_io_resp_hit ? _ways_18_io_resp_tailSlot_offset : 4'h0)
    | (_ways_19_io_resp_hit ? _ways_19_io_resp_tailSlot_offset : 4'h0)
    | (_ways_20_io_resp_hit ? _ways_20_io_resp_tailSlot_offset : 4'h0)
    | (_ways_21_io_resp_hit ? _ways_21_io_resp_tailSlot_offset : 4'h0)
    | (_ways_22_io_resp_hit ? _ways_22_io_resp_tailSlot_offset : 4'h0)
    | (_ways_23_io_resp_hit ? _ways_23_io_resp_tailSlot_offset : 4'h0)
    | (_ways_24_io_resp_hit ? _ways_24_io_resp_tailSlot_offset : 4'h0)
    | (_ways_25_io_resp_hit ? _ways_25_io_resp_tailSlot_offset : 4'h0)
    | (_ways_26_io_resp_hit ? _ways_26_io_resp_tailSlot_offset : 4'h0)
    | (_ways_27_io_resp_hit ? _ways_27_io_resp_tailSlot_offset : 4'h0)
    | (_ways_28_io_resp_hit ? _ways_28_io_resp_tailSlot_offset : 4'h0)
    | (_ways_29_io_resp_hit ? _ways_29_io_resp_tailSlot_offset : 4'h0)
    | (_ways_30_io_resp_hit ? _ways_30_io_resp_tailSlot_offset : 4'h0)
    | (_ways_31_io_resp_hit ? _ways_31_io_resp_tailSlot_offset : 4'h0);
  wire [49:0]  _s1_hit_full_pred_T_913 =
    (_ways_0_io_resp_hit
       ? {(_ways_0_io_resp_brSlots_0_tarStat == 2'h1 ? _higher_plus_one_br_T : 37'h0)
            | (_ways_0_io_resp_brSlots_0_tarStat == 2'h2 ? _higher_minus_one_br_T : 37'h0)
            | (_ways_0_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
          _ways_0_io_resp_brSlots_0_lower,
          1'h0}
       : 50'h0)
    | (_ways_1_io_resp_hit
         ? {(_ways_1_io_resp_brSlots_0_tarStat == 2'h1 ? _higher_plus_one_br_T_2 : 37'h0)
              | (_ways_1_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_2
                   : 37'h0)
              | (_ways_1_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_1_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_2_io_resp_hit
         ? {(_ways_2_io_resp_brSlots_0_tarStat == 2'h1 ? _higher_plus_one_br_T_4 : 37'h0)
              | (_ways_2_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_4
                   : 37'h0)
              | (_ways_2_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_2_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_3_io_resp_hit
         ? {(_ways_3_io_resp_brSlots_0_tarStat == 2'h1 ? _higher_plus_one_br_T_6 : 37'h0)
              | (_ways_3_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_6
                   : 37'h0)
              | (_ways_3_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_3_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_4_io_resp_hit
         ? {(_ways_4_io_resp_brSlots_0_tarStat == 2'h1 ? _higher_plus_one_br_T_8 : 37'h0)
              | (_ways_4_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_8
                   : 37'h0)
              | (_ways_4_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_4_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_5_io_resp_hit
         ? {(_ways_5_io_resp_brSlots_0_tarStat == 2'h1 ? _higher_plus_one_br_T_10 : 37'h0)
              | (_ways_5_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_10
                   : 37'h0)
              | (_ways_5_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_5_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_6_io_resp_hit
         ? {(_ways_6_io_resp_brSlots_0_tarStat == 2'h1 ? _higher_plus_one_br_T_12 : 37'h0)
              | (_ways_6_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_12
                   : 37'h0)
              | (_ways_6_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_6_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_7_io_resp_hit
         ? {(_ways_7_io_resp_brSlots_0_tarStat == 2'h1 ? _higher_plus_one_br_T_14 : 37'h0)
              | (_ways_7_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_14
                   : 37'h0)
              | (_ways_7_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_7_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_8_io_resp_hit
         ? {(_ways_8_io_resp_brSlots_0_tarStat == 2'h1 ? _higher_plus_one_br_T_16 : 37'h0)
              | (_ways_8_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_16
                   : 37'h0)
              | (_ways_8_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_8_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_9_io_resp_hit
         ? {(_ways_9_io_resp_brSlots_0_tarStat == 2'h1 ? _higher_plus_one_br_T_18 : 37'h0)
              | (_ways_9_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_18
                   : 37'h0)
              | (_ways_9_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_9_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_10_io_resp_hit
         ? {(_ways_10_io_resp_brSlots_0_tarStat == 2'h1
               ? _higher_plus_one_br_T_20
               : 37'h0)
              | (_ways_10_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_20
                   : 37'h0)
              | (_ways_10_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_10_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_11_io_resp_hit
         ? {(_ways_11_io_resp_brSlots_0_tarStat == 2'h1
               ? _higher_plus_one_br_T_22
               : 37'h0)
              | (_ways_11_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_22
                   : 37'h0)
              | (_ways_11_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_11_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_12_io_resp_hit
         ? {(_ways_12_io_resp_brSlots_0_tarStat == 2'h1
               ? _higher_plus_one_br_T_24
               : 37'h0)
              | (_ways_12_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_24
                   : 37'h0)
              | (_ways_12_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_12_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_13_io_resp_hit
         ? {(_ways_13_io_resp_brSlots_0_tarStat == 2'h1
               ? _higher_plus_one_br_T_26
               : 37'h0)
              | (_ways_13_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_26
                   : 37'h0)
              | (_ways_13_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_13_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_14_io_resp_hit
         ? {(_ways_14_io_resp_brSlots_0_tarStat == 2'h1
               ? _higher_plus_one_br_T_28
               : 37'h0)
              | (_ways_14_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_28
                   : 37'h0)
              | (_ways_14_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_14_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_15_io_resp_hit
         ? {(_ways_15_io_resp_brSlots_0_tarStat == 2'h1
               ? _higher_plus_one_br_T_30
               : 37'h0)
              | (_ways_15_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_30
                   : 37'h0)
              | (_ways_15_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_15_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_16_io_resp_hit
         ? {(_ways_16_io_resp_brSlots_0_tarStat == 2'h1
               ? _higher_plus_one_br_T_32
               : 37'h0)
              | (_ways_16_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_32
                   : 37'h0)
              | (_ways_16_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_16_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_17_io_resp_hit
         ? {(_ways_17_io_resp_brSlots_0_tarStat == 2'h1
               ? _higher_plus_one_br_T_34
               : 37'h0)
              | (_ways_17_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_34
                   : 37'h0)
              | (_ways_17_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_17_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_18_io_resp_hit
         ? {(_ways_18_io_resp_brSlots_0_tarStat == 2'h1
               ? _higher_plus_one_br_T_36
               : 37'h0)
              | (_ways_18_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_36
                   : 37'h0)
              | (_ways_18_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_18_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_19_io_resp_hit
         ? {(_ways_19_io_resp_brSlots_0_tarStat == 2'h1
               ? _higher_plus_one_br_T_38
               : 37'h0)
              | (_ways_19_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_38
                   : 37'h0)
              | (_ways_19_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_19_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_20_io_resp_hit
         ? {(_ways_20_io_resp_brSlots_0_tarStat == 2'h1
               ? _higher_plus_one_br_T_40
               : 37'h0)
              | (_ways_20_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_40
                   : 37'h0)
              | (_ways_20_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_20_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_21_io_resp_hit
         ? {(_ways_21_io_resp_brSlots_0_tarStat == 2'h1
               ? _higher_plus_one_br_T_42
               : 37'h0)
              | (_ways_21_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_42
                   : 37'h0)
              | (_ways_21_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_21_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_22_io_resp_hit
         ? {(_ways_22_io_resp_brSlots_0_tarStat == 2'h1
               ? _higher_plus_one_br_T_44
               : 37'h0)
              | (_ways_22_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_44
                   : 37'h0)
              | (_ways_22_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_22_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_23_io_resp_hit
         ? {(_ways_23_io_resp_brSlots_0_tarStat == 2'h1
               ? _higher_plus_one_br_T_46
               : 37'h0)
              | (_ways_23_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_46
                   : 37'h0)
              | (_ways_23_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_23_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_24_io_resp_hit
         ? {(_ways_24_io_resp_brSlots_0_tarStat == 2'h1
               ? _higher_plus_one_br_T_48
               : 37'h0)
              | (_ways_24_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_48
                   : 37'h0)
              | (_ways_24_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_24_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_25_io_resp_hit
         ? {(_ways_25_io_resp_brSlots_0_tarStat == 2'h1
               ? _higher_plus_one_br_T_50
               : 37'h0)
              | (_ways_25_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_50
                   : 37'h0)
              | (_ways_25_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_25_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_26_io_resp_hit
         ? {(_ways_26_io_resp_brSlots_0_tarStat == 2'h1
               ? _higher_plus_one_br_T_52
               : 37'h0)
              | (_ways_26_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_52
                   : 37'h0)
              | (_ways_26_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_26_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_27_io_resp_hit
         ? {(_ways_27_io_resp_brSlots_0_tarStat == 2'h1
               ? _higher_plus_one_br_T_54
               : 37'h0)
              | (_ways_27_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_54
                   : 37'h0)
              | (_ways_27_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_27_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_28_io_resp_hit
         ? {(_ways_28_io_resp_brSlots_0_tarStat == 2'h1
               ? _higher_plus_one_br_T_56
               : 37'h0)
              | (_ways_28_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_56
                   : 37'h0)
              | (_ways_28_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_28_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_29_io_resp_hit
         ? {(_ways_29_io_resp_brSlots_0_tarStat == 2'h1
               ? _higher_plus_one_br_T_58
               : 37'h0)
              | (_ways_29_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_58
                   : 37'h0)
              | (_ways_29_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_29_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_30_io_resp_hit
         ? {(_ways_30_io_resp_brSlots_0_tarStat == 2'h1
               ? _higher_plus_one_br_T_60
               : 37'h0)
              | (_ways_30_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_60
                   : 37'h0)
              | (_ways_30_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_30_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0)
    | (_ways_31_io_resp_hit
         ? {(_ways_31_io_resp_brSlots_0_tarStat == 2'h1
               ? _higher_plus_one_br_T_62
               : 37'h0)
              | (_ways_31_io_resp_brSlots_0_tarStat == 2'h2
                   ? _higher_minus_one_br_T_62
                   : 37'h0)
              | (_ways_31_io_resp_brSlots_0_tarStat == 2'h0 ? s1_pc_dup_0[49:13] : 37'h0),
            _ways_31_io_resp_brSlots_0_lower,
            1'h0}
         : 50'h0);
  wire [49:0]  _GEN_0 =
    (_ways_0_io_resp_hit
       ? {_ways_0_io_resp_tailSlot_sharing
            ? {(_tail_target_T_10 ? _higher_plus_one_br_T : 37'h0)
                 | (_tail_target_T_11 ? _higher_minus_one_br_T : 37'h0)
                 | (_tail_target_T_12 ? s1_pc_dup_0[49:13] : 37'h0),
               _ways_0_io_resp_tailSlot_lower[11:0]}
            : {(_tail_target_T_10 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                 | (_tail_target_T_11 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                 | (_tail_target_T_12 ? s1_pc_dup_0[49:21] : 29'h0),
               _ways_0_io_resp_tailSlot_lower},
          1'h0}
       : 50'h0)
    | (_ways_1_io_resp_hit
         ? {_ways_1_io_resp_tailSlot_sharing
              ? {(_tail_target_T_31 ? _higher_plus_one_br_T_2 : 37'h0)
                   | (_tail_target_T_32 ? _higher_minus_one_br_T_2 : 37'h0)
                   | (_tail_target_T_33 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_1_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_31 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_32 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_33 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_1_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_2_io_resp_hit
         ? {_ways_2_io_resp_tailSlot_sharing
              ? {(_tail_target_T_52 ? _higher_plus_one_br_T_4 : 37'h0)
                   | (_tail_target_T_53 ? _higher_minus_one_br_T_4 : 37'h0)
                   | (_tail_target_T_54 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_2_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_52 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_53 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_54 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_2_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_3_io_resp_hit
         ? {_ways_3_io_resp_tailSlot_sharing
              ? {(_tail_target_T_73 ? _higher_plus_one_br_T_6 : 37'h0)
                   | (_tail_target_T_74 ? _higher_minus_one_br_T_6 : 37'h0)
                   | (_tail_target_T_75 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_3_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_73 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_74 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_75 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_3_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_4_io_resp_hit
         ? {_ways_4_io_resp_tailSlot_sharing
              ? {(_tail_target_T_94 ? _higher_plus_one_br_T_8 : 37'h0)
                   | (_tail_target_T_95 ? _higher_minus_one_br_T_8 : 37'h0)
                   | (_tail_target_T_96 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_4_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_94 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_95 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_96 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_4_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_5_io_resp_hit
         ? {_ways_5_io_resp_tailSlot_sharing
              ? {(_tail_target_T_115 ? _higher_plus_one_br_T_10 : 37'h0)
                   | (_tail_target_T_116 ? _higher_minus_one_br_T_10 : 37'h0)
                   | (_tail_target_T_117 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_5_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_115 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_116 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_117 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_5_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_6_io_resp_hit
         ? {_ways_6_io_resp_tailSlot_sharing
              ? {(_tail_target_T_136 ? _higher_plus_one_br_T_12 : 37'h0)
                   | (_tail_target_T_137 ? _higher_minus_one_br_T_12 : 37'h0)
                   | (_tail_target_T_138 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_6_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_136 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_137 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_138 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_6_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_7_io_resp_hit
         ? {_ways_7_io_resp_tailSlot_sharing
              ? {(_tail_target_T_157 ? _higher_plus_one_br_T_14 : 37'h0)
                   | (_tail_target_T_158 ? _higher_minus_one_br_T_14 : 37'h0)
                   | (_tail_target_T_159 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_7_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_157 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_158 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_159 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_7_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_8_io_resp_hit
         ? {_ways_8_io_resp_tailSlot_sharing
              ? {(_tail_target_T_178 ? _higher_plus_one_br_T_16 : 37'h0)
                   | (_tail_target_T_179 ? _higher_minus_one_br_T_16 : 37'h0)
                   | (_tail_target_T_180 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_8_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_178 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_179 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_180 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_8_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_9_io_resp_hit
         ? {_ways_9_io_resp_tailSlot_sharing
              ? {(_tail_target_T_199 ? _higher_plus_one_br_T_18 : 37'h0)
                   | (_tail_target_T_200 ? _higher_minus_one_br_T_18 : 37'h0)
                   | (_tail_target_T_201 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_9_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_199 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_200 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_201 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_9_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_10_io_resp_hit
         ? {_ways_10_io_resp_tailSlot_sharing
              ? {(_tail_target_T_220 ? _higher_plus_one_br_T_20 : 37'h0)
                   | (_tail_target_T_221 ? _higher_minus_one_br_T_20 : 37'h0)
                   | (_tail_target_T_222 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_10_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_220 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_221 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_222 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_10_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_11_io_resp_hit
         ? {_ways_11_io_resp_tailSlot_sharing
              ? {(_tail_target_T_241 ? _higher_plus_one_br_T_22 : 37'h0)
                   | (_tail_target_T_242 ? _higher_minus_one_br_T_22 : 37'h0)
                   | (_tail_target_T_243 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_11_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_241 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_242 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_243 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_11_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_12_io_resp_hit
         ? {_ways_12_io_resp_tailSlot_sharing
              ? {(_tail_target_T_262 ? _higher_plus_one_br_T_24 : 37'h0)
                   | (_tail_target_T_263 ? _higher_minus_one_br_T_24 : 37'h0)
                   | (_tail_target_T_264 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_12_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_262 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_263 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_264 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_12_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_13_io_resp_hit
         ? {_ways_13_io_resp_tailSlot_sharing
              ? {(_tail_target_T_283 ? _higher_plus_one_br_T_26 : 37'h0)
                   | (_tail_target_T_284 ? _higher_minus_one_br_T_26 : 37'h0)
                   | (_tail_target_T_285 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_13_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_283 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_284 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_285 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_13_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_14_io_resp_hit
         ? {_ways_14_io_resp_tailSlot_sharing
              ? {(_tail_target_T_304 ? _higher_plus_one_br_T_28 : 37'h0)
                   | (_tail_target_T_305 ? _higher_minus_one_br_T_28 : 37'h0)
                   | (_tail_target_T_306 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_14_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_304 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_305 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_306 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_14_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_15_io_resp_hit
         ? {_ways_15_io_resp_tailSlot_sharing
              ? {(_tail_target_T_325 ? _higher_plus_one_br_T_30 : 37'h0)
                   | (_tail_target_T_326 ? _higher_minus_one_br_T_30 : 37'h0)
                   | (_tail_target_T_327 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_15_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_325 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_326 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_327 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_15_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0);
  wire [49:0]  _GEN_1 =
    (_ways_16_io_resp_hit
       ? {_ways_16_io_resp_tailSlot_sharing
            ? {(_tail_target_T_346 ? _higher_plus_one_br_T_32 : 37'h0)
                 | (_tail_target_T_347 ? _higher_minus_one_br_T_32 : 37'h0)
                 | (_tail_target_T_348 ? s1_pc_dup_0[49:13] : 37'h0),
               _ways_16_io_resp_tailSlot_lower[11:0]}
            : {(_tail_target_T_346 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                 | (_tail_target_T_347 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                 | (_tail_target_T_348 ? s1_pc_dup_0[49:21] : 29'h0),
               _ways_16_io_resp_tailSlot_lower},
          1'h0}
       : 50'h0)
    | (_ways_17_io_resp_hit
         ? {_ways_17_io_resp_tailSlot_sharing
              ? {(_tail_target_T_367 ? _higher_plus_one_br_T_34 : 37'h0)
                   | (_tail_target_T_368 ? _higher_minus_one_br_T_34 : 37'h0)
                   | (_tail_target_T_369 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_17_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_367 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_368 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_369 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_17_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_18_io_resp_hit
         ? {_ways_18_io_resp_tailSlot_sharing
              ? {(_tail_target_T_388 ? _higher_plus_one_br_T_36 : 37'h0)
                   | (_tail_target_T_389 ? _higher_minus_one_br_T_36 : 37'h0)
                   | (_tail_target_T_390 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_18_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_388 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_389 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_390 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_18_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_19_io_resp_hit
         ? {_ways_19_io_resp_tailSlot_sharing
              ? {(_tail_target_T_409 ? _higher_plus_one_br_T_38 : 37'h0)
                   | (_tail_target_T_410 ? _higher_minus_one_br_T_38 : 37'h0)
                   | (_tail_target_T_411 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_19_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_409 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_410 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_411 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_19_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_20_io_resp_hit
         ? {_ways_20_io_resp_tailSlot_sharing
              ? {(_tail_target_T_430 ? _higher_plus_one_br_T_40 : 37'h0)
                   | (_tail_target_T_431 ? _higher_minus_one_br_T_40 : 37'h0)
                   | (_tail_target_T_432 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_20_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_430 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_431 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_432 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_20_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_21_io_resp_hit
         ? {_ways_21_io_resp_tailSlot_sharing
              ? {(_tail_target_T_451 ? _higher_plus_one_br_T_42 : 37'h0)
                   | (_tail_target_T_452 ? _higher_minus_one_br_T_42 : 37'h0)
                   | (_tail_target_T_453 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_21_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_451 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_452 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_453 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_21_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_22_io_resp_hit
         ? {_ways_22_io_resp_tailSlot_sharing
              ? {(_tail_target_T_472 ? _higher_plus_one_br_T_44 : 37'h0)
                   | (_tail_target_T_473 ? _higher_minus_one_br_T_44 : 37'h0)
                   | (_tail_target_T_474 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_22_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_472 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_473 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_474 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_22_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_23_io_resp_hit
         ? {_ways_23_io_resp_tailSlot_sharing
              ? {(_tail_target_T_493 ? _higher_plus_one_br_T_46 : 37'h0)
                   | (_tail_target_T_494 ? _higher_minus_one_br_T_46 : 37'h0)
                   | (_tail_target_T_495 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_23_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_493 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_494 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_495 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_23_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_24_io_resp_hit
         ? {_ways_24_io_resp_tailSlot_sharing
              ? {(_tail_target_T_514 ? _higher_plus_one_br_T_48 : 37'h0)
                   | (_tail_target_T_515 ? _higher_minus_one_br_T_48 : 37'h0)
                   | (_tail_target_T_516 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_24_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_514 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_515 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_516 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_24_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_25_io_resp_hit
         ? {_ways_25_io_resp_tailSlot_sharing
              ? {(_tail_target_T_535 ? _higher_plus_one_br_T_50 : 37'h0)
                   | (_tail_target_T_536 ? _higher_minus_one_br_T_50 : 37'h0)
                   | (_tail_target_T_537 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_25_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_535 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_536 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_537 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_25_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_26_io_resp_hit
         ? {_ways_26_io_resp_tailSlot_sharing
              ? {(_tail_target_T_556 ? _higher_plus_one_br_T_52 : 37'h0)
                   | (_tail_target_T_557 ? _higher_minus_one_br_T_52 : 37'h0)
                   | (_tail_target_T_558 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_26_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_556 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_557 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_558 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_26_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_27_io_resp_hit
         ? {_ways_27_io_resp_tailSlot_sharing
              ? {(_tail_target_T_577 ? _higher_plus_one_br_T_54 : 37'h0)
                   | (_tail_target_T_578 ? _higher_minus_one_br_T_54 : 37'h0)
                   | (_tail_target_T_579 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_27_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_577 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_578 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_579 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_27_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_28_io_resp_hit
         ? {_ways_28_io_resp_tailSlot_sharing
              ? {(_tail_target_T_598 ? _higher_plus_one_br_T_56 : 37'h0)
                   | (_tail_target_T_599 ? _higher_minus_one_br_T_56 : 37'h0)
                   | (_tail_target_T_600 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_28_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_598 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_599 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_600 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_28_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_29_io_resp_hit
         ? {_ways_29_io_resp_tailSlot_sharing
              ? {(_tail_target_T_619 ? _higher_plus_one_br_T_58 : 37'h0)
                   | (_tail_target_T_620 ? _higher_minus_one_br_T_58 : 37'h0)
                   | (_tail_target_T_621 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_29_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_619 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_620 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_621 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_29_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_30_io_resp_hit
         ? {_ways_30_io_resp_tailSlot_sharing
              ? {(_tail_target_T_640 ? _higher_plus_one_br_T_60 : 37'h0)
                   | (_tail_target_T_641 ? _higher_minus_one_br_T_60 : 37'h0)
                   | (_tail_target_T_642 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_30_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_640 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_641 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_642 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_30_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0)
    | (_ways_31_io_resp_hit
         ? {_ways_31_io_resp_tailSlot_sharing
              ? {(_tail_target_T_661 ? _higher_plus_one_br_T_62 : 37'h0)
                   | (_tail_target_T_662 ? _higher_minus_one_br_T_62 : 37'h0)
                   | (_tail_target_T_663 ? s1_pc_dup_0[49:13] : 37'h0),
                 _ways_31_io_resp_tailSlot_lower[11:0]}
              : {(_tail_target_T_661 ? 29'(s1_pc_dup_0[49:21] + 29'h1) : 29'h0)
                   | (_tail_target_T_662 ? 29'(s1_pc_dup_0[49:21] - 29'h1) : 29'h0)
                   | (_tail_target_T_663 ? s1_pc_dup_0[49:21] : 29'h0),
                 _ways_31_io_resp_tailSlot_lower},
            1'h0}
         : 50'h0);
  wire [49:0]  _s1_hit_full_pred_T_976 = _GEN_0 | _GEN_1;
  wire         _s1_hit_full_pred_T_1039 =
    _ways_0_io_resp_hit & _ways_0_io_resp_brSlots_0_valid | _ways_1_io_resp_hit
    & _ways_1_io_resp_brSlots_0_valid | _ways_2_io_resp_hit
    & _ways_2_io_resp_brSlots_0_valid | _ways_3_io_resp_hit
    & _ways_3_io_resp_brSlots_0_valid | _ways_4_io_resp_hit
    & _ways_4_io_resp_brSlots_0_valid | _ways_5_io_resp_hit
    & _ways_5_io_resp_brSlots_0_valid | _ways_6_io_resp_hit
    & _ways_6_io_resp_brSlots_0_valid | _ways_7_io_resp_hit
    & _ways_7_io_resp_brSlots_0_valid | _ways_8_io_resp_hit
    & _ways_8_io_resp_brSlots_0_valid | _ways_9_io_resp_hit
    & _ways_9_io_resp_brSlots_0_valid | _ways_10_io_resp_hit
    & _ways_10_io_resp_brSlots_0_valid | _ways_11_io_resp_hit
    & _ways_11_io_resp_brSlots_0_valid | _ways_12_io_resp_hit
    & _ways_12_io_resp_brSlots_0_valid | _ways_13_io_resp_hit
    & _ways_13_io_resp_brSlots_0_valid | _ways_14_io_resp_hit
    & _ways_14_io_resp_brSlots_0_valid | _ways_15_io_resp_hit
    & _ways_15_io_resp_brSlots_0_valid | _ways_16_io_resp_hit
    & _ways_16_io_resp_brSlots_0_valid | _ways_17_io_resp_hit
    & _ways_17_io_resp_brSlots_0_valid | _ways_18_io_resp_hit
    & _ways_18_io_resp_brSlots_0_valid | _ways_19_io_resp_hit
    & _ways_19_io_resp_brSlots_0_valid | _ways_20_io_resp_hit
    & _ways_20_io_resp_brSlots_0_valid | _ways_21_io_resp_hit
    & _ways_21_io_resp_brSlots_0_valid | _ways_22_io_resp_hit
    & _ways_22_io_resp_brSlots_0_valid | _ways_23_io_resp_hit
    & _ways_23_io_resp_brSlots_0_valid | _ways_24_io_resp_hit
    & _ways_24_io_resp_brSlots_0_valid | _ways_25_io_resp_hit
    & _ways_25_io_resp_brSlots_0_valid | _ways_26_io_resp_hit
    & _ways_26_io_resp_brSlots_0_valid | _ways_27_io_resp_hit
    & _ways_27_io_resp_brSlots_0_valid | _ways_28_io_resp_hit
    & _ways_28_io_resp_brSlots_0_valid | _ways_29_io_resp_hit
    & _ways_29_io_resp_brSlots_0_valid | _ways_30_io_resp_hit
    & _ways_30_io_resp_brSlots_0_valid | _ways_31_io_resp_hit
    & _ways_31_io_resp_brSlots_0_valid;
  wire         _s1_hit_full_pred_T_1102 =
    _ways_0_io_resp_hit & _ways_0_io_resp_tailSlot_valid | _ways_1_io_resp_hit
    & _ways_1_io_resp_tailSlot_valid | _ways_2_io_resp_hit
    & _ways_2_io_resp_tailSlot_valid | _ways_3_io_resp_hit
    & _ways_3_io_resp_tailSlot_valid | _ways_4_io_resp_hit
    & _ways_4_io_resp_tailSlot_valid | _ways_5_io_resp_hit
    & _ways_5_io_resp_tailSlot_valid | _ways_6_io_resp_hit
    & _ways_6_io_resp_tailSlot_valid | _ways_7_io_resp_hit
    & _ways_7_io_resp_tailSlot_valid | _ways_8_io_resp_hit
    & _ways_8_io_resp_tailSlot_valid | _ways_9_io_resp_hit
    & _ways_9_io_resp_tailSlot_valid | _ways_10_io_resp_hit
    & _ways_10_io_resp_tailSlot_valid | _ways_11_io_resp_hit
    & _ways_11_io_resp_tailSlot_valid | _ways_12_io_resp_hit
    & _ways_12_io_resp_tailSlot_valid | _ways_13_io_resp_hit
    & _ways_13_io_resp_tailSlot_valid | _ways_14_io_resp_hit
    & _ways_14_io_resp_tailSlot_valid | _ways_15_io_resp_hit
    & _ways_15_io_resp_tailSlot_valid | _ways_16_io_resp_hit
    & _ways_16_io_resp_tailSlot_valid | _ways_17_io_resp_hit
    & _ways_17_io_resp_tailSlot_valid | _ways_18_io_resp_hit
    & _ways_18_io_resp_tailSlot_valid | _ways_19_io_resp_hit
    & _ways_19_io_resp_tailSlot_valid | _ways_20_io_resp_hit
    & _ways_20_io_resp_tailSlot_valid | _ways_21_io_resp_hit
    & _ways_21_io_resp_tailSlot_valid | _ways_22_io_resp_hit
    & _ways_22_io_resp_tailSlot_valid | _ways_23_io_resp_hit
    & _ways_23_io_resp_tailSlot_valid | _ways_24_io_resp_hit
    & _ways_24_io_resp_tailSlot_valid | _ways_25_io_resp_hit
    & _ways_25_io_resp_tailSlot_valid | _ways_26_io_resp_hit
    & _ways_26_io_resp_tailSlot_valid | _ways_27_io_resp_hit
    & _ways_27_io_resp_tailSlot_valid | _ways_28_io_resp_hit
    & _ways_28_io_resp_tailSlot_valid | _ways_29_io_resp_hit
    & _ways_29_io_resp_tailSlot_valid | _ways_30_io_resp_hit
    & _ways_30_io_resp_tailSlot_valid | _ways_31_io_resp_hit
    & _ways_31_io_resp_tailSlot_valid;
  wire         _s1_hit_full_pred_T_1165 =
    _ways_0_io_resp_hit & (ctrs_0_0[1] | _ways_0_io_resp_strong_bias_0)
    | _ways_1_io_resp_hit & (ctrs_1_0[1] | _ways_1_io_resp_strong_bias_0)
    | _ways_2_io_resp_hit & (ctrs_2_0[1] | _ways_2_io_resp_strong_bias_0)
    | _ways_3_io_resp_hit & (ctrs_3_0[1] | _ways_3_io_resp_strong_bias_0)
    | _ways_4_io_resp_hit & (ctrs_4_0[1] | _ways_4_io_resp_strong_bias_0)
    | _ways_5_io_resp_hit & (ctrs_5_0[1] | _ways_5_io_resp_strong_bias_0)
    | _ways_6_io_resp_hit & (ctrs_6_0[1] | _ways_6_io_resp_strong_bias_0)
    | _ways_7_io_resp_hit & (ctrs_7_0[1] | _ways_7_io_resp_strong_bias_0)
    | _ways_8_io_resp_hit & (ctrs_8_0[1] | _ways_8_io_resp_strong_bias_0)
    | _ways_9_io_resp_hit & (ctrs_9_0[1] | _ways_9_io_resp_strong_bias_0)
    | _ways_10_io_resp_hit & (ctrs_10_0[1] | _ways_10_io_resp_strong_bias_0)
    | _ways_11_io_resp_hit & (ctrs_11_0[1] | _ways_11_io_resp_strong_bias_0)
    | _ways_12_io_resp_hit & (ctrs_12_0[1] | _ways_12_io_resp_strong_bias_0)
    | _ways_13_io_resp_hit & (ctrs_13_0[1] | _ways_13_io_resp_strong_bias_0)
    | _ways_14_io_resp_hit & (ctrs_14_0[1] | _ways_14_io_resp_strong_bias_0)
    | _ways_15_io_resp_hit & (ctrs_15_0[1] | _ways_15_io_resp_strong_bias_0)
    | _ways_16_io_resp_hit & (ctrs_16_0[1] | _ways_16_io_resp_strong_bias_0)
    | _ways_17_io_resp_hit & (ctrs_17_0[1] | _ways_17_io_resp_strong_bias_0)
    | _ways_18_io_resp_hit & (ctrs_18_0[1] | _ways_18_io_resp_strong_bias_0)
    | _ways_19_io_resp_hit & (ctrs_19_0[1] | _ways_19_io_resp_strong_bias_0)
    | _ways_20_io_resp_hit & (ctrs_20_0[1] | _ways_20_io_resp_strong_bias_0)
    | _ways_21_io_resp_hit & (ctrs_21_0[1] | _ways_21_io_resp_strong_bias_0)
    | _ways_22_io_resp_hit & (ctrs_22_0[1] | _ways_22_io_resp_strong_bias_0)
    | _ways_23_io_resp_hit & (ctrs_23_0[1] | _ways_23_io_resp_strong_bias_0)
    | _ways_24_io_resp_hit & (ctrs_24_0[1] | _ways_24_io_resp_strong_bias_0)
    | _ways_25_io_resp_hit & (ctrs_25_0[1] | _ways_25_io_resp_strong_bias_0)
    | _ways_26_io_resp_hit & (ctrs_26_0[1] | _ways_26_io_resp_strong_bias_0)
    | _ways_27_io_resp_hit & (ctrs_27_0[1] | _ways_27_io_resp_strong_bias_0)
    | _ways_28_io_resp_hit & (ctrs_28_0[1] | _ways_28_io_resp_strong_bias_0)
    | _ways_29_io_resp_hit & (ctrs_29_0[1] | _ways_29_io_resp_strong_bias_0)
    | _ways_30_io_resp_hit & (ctrs_30_0[1] | _ways_30_io_resp_strong_bias_0)
    | _ways_31_io_resp_hit & (ctrs_31_0[1] | _ways_31_io_resp_strong_bias_0);
  wire         _s1_hit_full_pred_T_1228 =
    _ways_0_io_resp_hit & (ctrs_0_1[1] | _ways_0_io_resp_strong_bias_1)
    | _ways_1_io_resp_hit & (ctrs_1_1[1] | _ways_1_io_resp_strong_bias_1)
    | _ways_2_io_resp_hit & (ctrs_2_1[1] | _ways_2_io_resp_strong_bias_1)
    | _ways_3_io_resp_hit & (ctrs_3_1[1] | _ways_3_io_resp_strong_bias_1)
    | _ways_4_io_resp_hit & (ctrs_4_1[1] | _ways_4_io_resp_strong_bias_1)
    | _ways_5_io_resp_hit & (ctrs_5_1[1] | _ways_5_io_resp_strong_bias_1)
    | _ways_6_io_resp_hit & (ctrs_6_1[1] | _ways_6_io_resp_strong_bias_1)
    | _ways_7_io_resp_hit & (ctrs_7_1[1] | _ways_7_io_resp_strong_bias_1)
    | _ways_8_io_resp_hit & (ctrs_8_1[1] | _ways_8_io_resp_strong_bias_1)
    | _ways_9_io_resp_hit & (ctrs_9_1[1] | _ways_9_io_resp_strong_bias_1)
    | _ways_10_io_resp_hit & (ctrs_10_1[1] | _ways_10_io_resp_strong_bias_1)
    | _ways_11_io_resp_hit & (ctrs_11_1[1] | _ways_11_io_resp_strong_bias_1)
    | _ways_12_io_resp_hit & (ctrs_12_1[1] | _ways_12_io_resp_strong_bias_1)
    | _ways_13_io_resp_hit & (ctrs_13_1[1] | _ways_13_io_resp_strong_bias_1)
    | _ways_14_io_resp_hit & (ctrs_14_1[1] | _ways_14_io_resp_strong_bias_1)
    | _ways_15_io_resp_hit & (ctrs_15_1[1] | _ways_15_io_resp_strong_bias_1)
    | _ways_16_io_resp_hit & (ctrs_16_1[1] | _ways_16_io_resp_strong_bias_1)
    | _ways_17_io_resp_hit & (ctrs_17_1[1] | _ways_17_io_resp_strong_bias_1)
    | _ways_18_io_resp_hit & (ctrs_18_1[1] | _ways_18_io_resp_strong_bias_1)
    | _ways_19_io_resp_hit & (ctrs_19_1[1] | _ways_19_io_resp_strong_bias_1)
    | _ways_20_io_resp_hit & (ctrs_20_1[1] | _ways_20_io_resp_strong_bias_1)
    | _ways_21_io_resp_hit & (ctrs_21_1[1] | _ways_21_io_resp_strong_bias_1)
    | _ways_22_io_resp_hit & (ctrs_22_1[1] | _ways_22_io_resp_strong_bias_1)
    | _ways_23_io_resp_hit & (ctrs_23_1[1] | _ways_23_io_resp_strong_bias_1)
    | _ways_24_io_resp_hit & (ctrs_24_1[1] | _ways_24_io_resp_strong_bias_1)
    | _ways_25_io_resp_hit & (ctrs_25_1[1] | _ways_25_io_resp_strong_bias_1)
    | _ways_26_io_resp_hit & (ctrs_26_1[1] | _ways_26_io_resp_strong_bias_1)
    | _ways_27_io_resp_hit & (ctrs_27_1[1] | _ways_27_io_resp_strong_bias_1)
    | _ways_28_io_resp_hit & (ctrs_28_1[1] | _ways_28_io_resp_strong_bias_1)
    | _ways_29_io_resp_hit & (ctrs_29_1[1] | _ways_29_io_resp_strong_bias_1)
    | _ways_30_io_resp_hit & (ctrs_30_1[1] | _ways_30_io_resp_strong_bias_1)
    | _ways_31_io_resp_hit & (ctrs_31_1[1] | _ways_31_io_resp_strong_bias_1);
  reg          fauftb_enable;
  wire         io_fauftb_entry_hit_out_0 = (|s1_hit_oh) & fauftb_enable;
  reg          resp_meta_hit_r;
  reg          replacer_touch_ways_0_valid_REG;
  reg  [4:0]   replacer_touch_ways_0_bits_r;
  reg          u_valid;
  reg          u_bits_ftb_entry_isCall;
  reg          u_bits_ftb_entry_isRet;
  reg          u_bits_ftb_entry_isJalr;
  reg          u_bits_ftb_entry_valid;
  reg  [3:0]   u_bits_ftb_entry_brSlots_0_offset;
  reg          u_bits_ftb_entry_brSlots_0_sharing;
  reg          u_bits_ftb_entry_brSlots_0_valid;
  reg  [11:0]  u_bits_ftb_entry_brSlots_0_lower;
  reg  [1:0]   u_bits_ftb_entry_brSlots_0_tarStat;
  reg  [3:0]   u_bits_ftb_entry_tailSlot_offset;
  reg          u_bits_ftb_entry_tailSlot_sharing;
  reg          u_bits_ftb_entry_tailSlot_valid;
  reg  [19:0]  u_bits_ftb_entry_tailSlot_lower;
  reg  [1:0]   u_bits_ftb_entry_tailSlot_tarStat;
  reg  [3:0]   u_bits_ftb_entry_pftAddr;
  reg          u_bits_ftb_entry_carry;
  reg          u_bits_ftb_entry_last_may_be_rvi_call;
  reg          u_bits_ftb_entry_strong_bias_0;
  reg          u_bits_ftb_entry_strong_bias_1;
  reg          u_bits_br_taken_mask_0;
  reg          u_bits_br_taken_mask_1;
  reg  [259:0] u_bits_meta;
  reg          u_s1_valid;
  reg  [15:0]  u_s1_tag;
  reg  [31:0]  u_s1_hit_oh;
  reg          u_s1_hit;
  wire [31:0]  u_s1_write_way_oh =
    u_s1_hit
      ? u_s1_hit_oh
      : 32'h1
        << {27'h0,
            state_reg[30],
            state_reg[30]
              ? {state_reg[29],
                 state_reg[29]
                   ? {state_reg[28],
                      state_reg[28]
                        ? {state_reg[27], state_reg[27] ? state_reg[26] : state_reg[25]}
                        : {state_reg[24], state_reg[24] ? state_reg[23] : state_reg[22]}}
                   : {state_reg[21],
                      state_reg[21]
                        ? {state_reg[20], state_reg[20] ? state_reg[19] : state_reg[18]}
                        : {state_reg[17], state_reg[17] ? state_reg[16] : state_reg[15]}}}
              : {state_reg[14],
                 state_reg[14]
                   ? {state_reg[13],
                      state_reg[13]
                        ? {state_reg[12], state_reg[12] ? state_reg[11] : state_reg[10]}
                        : {state_reg[9], state_reg[9] ? state_reg[8] : state_reg[7]}}
                   : {state_reg[6],
                      state_reg[6]
                        ? {state_reg[5], state_reg[5] ? state_reg[4] : state_reg[3]}
                        : {state_reg[2], state_reg[2] ? state_reg[1] : state_reg[0]}}}};
  reg          u_s1_ftb_entry_isCall;
  reg          u_s1_ftb_entry_isRet;
  reg          u_s1_ftb_entry_isJalr;
  reg          u_s1_ftb_entry_valid;
  reg  [3:0]   u_s1_ftb_entry_brSlots_0_offset;
  reg          u_s1_ftb_entry_brSlots_0_sharing;
  reg          u_s1_ftb_entry_brSlots_0_valid;
  reg  [11:0]  u_s1_ftb_entry_brSlots_0_lower;
  reg  [1:0]   u_s1_ftb_entry_brSlots_0_tarStat;
  reg  [3:0]   u_s1_ftb_entry_tailSlot_offset;
  reg          u_s1_ftb_entry_tailSlot_sharing;
  reg          u_s1_ftb_entry_tailSlot_valid;
  reg  [19:0]  u_s1_ftb_entry_tailSlot_lower;
  reg  [1:0]   u_s1_ftb_entry_tailSlot_tarStat;
  reg  [3:0]   u_s1_ftb_entry_pftAddr;
  reg          u_s1_ftb_entry_carry;
  reg          u_s1_ftb_entry_last_may_be_rvi_call;
  reg          u_s1_ftb_entry_strong_bias_0;
  reg          u_s1_ftb_entry_strong_bias_1;
  wire         u_s1_ways_write_valid_0 = u_s1_write_way_oh[0] & u_s1_valid;
  wire         u_s1_ways_write_valid_1 = u_s1_write_way_oh[1] & u_s1_valid;
  wire         u_s1_ways_write_valid_2 = u_s1_write_way_oh[2] & u_s1_valid;
  wire         u_s1_ways_write_valid_3 = u_s1_write_way_oh[3] & u_s1_valid;
  wire         u_s1_ways_write_valid_4 = u_s1_write_way_oh[4] & u_s1_valid;
  wire         u_s1_ways_write_valid_5 = u_s1_write_way_oh[5] & u_s1_valid;
  wire         u_s1_ways_write_valid_6 = u_s1_write_way_oh[6] & u_s1_valid;
  wire         u_s1_ways_write_valid_7 = u_s1_write_way_oh[7] & u_s1_valid;
  wire         u_s1_ways_write_valid_8 = u_s1_write_way_oh[8] & u_s1_valid;
  wire         u_s1_ways_write_valid_9 = u_s1_write_way_oh[9] & u_s1_valid;
  wire         u_s1_ways_write_valid_10 = u_s1_write_way_oh[10] & u_s1_valid;
  wire         u_s1_ways_write_valid_11 = u_s1_write_way_oh[11] & u_s1_valid;
  wire         u_s1_ways_write_valid_12 = u_s1_write_way_oh[12] & u_s1_valid;
  wire         u_s1_ways_write_valid_13 = u_s1_write_way_oh[13] & u_s1_valid;
  wire         u_s1_ways_write_valid_14 = u_s1_write_way_oh[14] & u_s1_valid;
  wire         u_s1_ways_write_valid_15 = u_s1_write_way_oh[15] & u_s1_valid;
  wire         u_s1_ways_write_valid_16 = u_s1_write_way_oh[16] & u_s1_valid;
  wire         u_s1_ways_write_valid_17 = u_s1_write_way_oh[17] & u_s1_valid;
  wire         u_s1_ways_write_valid_18 = u_s1_write_way_oh[18] & u_s1_valid;
  wire         u_s1_ways_write_valid_19 = u_s1_write_way_oh[19] & u_s1_valid;
  wire         u_s1_ways_write_valid_20 = u_s1_write_way_oh[20] & u_s1_valid;
  wire         u_s1_ways_write_valid_21 = u_s1_write_way_oh[21] & u_s1_valid;
  wire         u_s1_ways_write_valid_22 = u_s1_write_way_oh[22] & u_s1_valid;
  wire         u_s1_ways_write_valid_23 = u_s1_write_way_oh[23] & u_s1_valid;
  wire         u_s1_ways_write_valid_24 = u_s1_write_way_oh[24] & u_s1_valid;
  wire         u_s1_ways_write_valid_25 = u_s1_write_way_oh[25] & u_s1_valid;
  wire         u_s1_ways_write_valid_26 = u_s1_write_way_oh[26] & u_s1_valid;
  wire         u_s1_ways_write_valid_27 = u_s1_write_way_oh[27] & u_s1_valid;
  wire         u_s1_ways_write_valid_28 = u_s1_write_way_oh[28] & u_s1_valid;
  wire         u_s1_ways_write_valid_29 = u_s1_write_way_oh[29] & u_s1_valid;
  wire         u_s1_ways_write_valid_30 = u_s1_write_way_oh[30] & u_s1_valid;
  wire         u_s1_ways_write_valid_31 = u_s1_write_way_oh[31] & u_s1_valid;
  reg          u_s1_br_update_valids_0;
  reg          u_s1_br_update_valids_1;
  reg          u_s1_br_takens_0;
  reg          u_s1_br_takens_1;
  reg          io_perf_0_value_REG;
  reg          io_perf_0_value_REG_1;
  reg          io_perf_1_value_REG;
  reg          io_perf_1_value_REG_1;
  wire [49:0]  _GEN_2 = {2'h0, io_reset_vector};
  wire [14:0]  _s1_hit_way_T_1 =
    {_ways_31_io_resp_hit,
     _ways_30_io_resp_hit,
     _ways_29_io_resp_hit,
     _ways_28_io_resp_hit,
     _ways_27_io_resp_hit,
     _ways_26_io_resp_hit,
     _ways_25_io_resp_hit,
     _ways_24_io_resp_hit,
     _ways_23_io_resp_hit,
     _ways_22_io_resp_hit,
     _ways_21_io_resp_hit,
     _ways_20_io_resp_hit,
     _ways_19_io_resp_hit,
     _ways_18_io_resp_hit,
     _ways_17_io_resp_hit}
    | {_ways_15_io_resp_hit,
       _ways_14_io_resp_hit,
       _ways_13_io_resp_hit,
       _ways_12_io_resp_hit,
       _ways_11_io_resp_hit,
       _ways_10_io_resp_hit,
       _ways_9_io_resp_hit,
       _ways_8_io_resp_hit,
       _ways_7_io_resp_hit,
       _ways_6_io_resp_hit,
       _ways_5_io_resp_hit,
       _ways_4_io_resp_hit,
       _ways_3_io_resp_hit,
       _ways_2_io_resp_hit,
       _ways_1_io_resp_hit};
  wire [6:0]   _s1_hit_way_T_3 = _s1_hit_way_T_1[14:8] | _s1_hit_way_T_1[6:0];
  wire [2:0]   _s1_hit_way_T_5 = _s1_hit_way_T_3[6:4] | _s1_hit_way_T_3[2:0];
  wire [31:0]  u_s0_hit_oh =
    {_ways_31_io_update_hit,
     _ways_30_io_update_hit,
     _ways_29_io_update_hit,
     _ways_28_io_update_hit,
     _ways_27_io_update_hit,
     _ways_26_io_update_hit,
     _ways_25_io_update_hit,
     _ways_24_io_update_hit,
     _ways_23_io_update_hit,
     _ways_22_io_update_hit,
     _ways_21_io_update_hit,
     _ways_20_io_update_hit,
     _ways_19_io_update_hit,
     _ways_18_io_update_hit,
     _ways_17_io_update_hit,
     _ways_16_io_update_hit,
     _ways_15_io_update_hit,
     _ways_14_io_update_hit,
     _ways_13_io_update_hit,
     _ways_12_io_update_hit,
     _ways_11_io_update_hit,
     _ways_10_io_update_hit,
     _ways_9_io_update_hit,
     _ways_8_io_update_hit,
     _ways_7_io_update_hit,
     _ways_6_io_update_hit,
     _ways_5_io_update_hit,
     _ways_4_io_update_hit,
     _ways_3_io_update_hit,
     _ways_2_io_update_hit,
     _ways_1_io_update_hit,
     _ways_0_io_update_hit};
  always @(posedge clock) begin
    if (REG_1) begin
      s1_pc_dup_0 <= _GEN_2;
      s1_pc_dup_1 <= _GEN_2;
      s1_pc_dup_2 <= _GEN_2;
      s1_pc_dup_3 <= _GEN_2;
    end
    else begin
      if (io_s0_fire_0)
        s1_pc_dup_0 <= io_in_bits_s0_pc_0;
      if (io_s0_fire_1)
        s1_pc_dup_1 <= io_in_bits_s0_pc_1;
      if (io_s0_fire_2)
        s1_pc_dup_2 <= io_in_bits_s0_pc_2;
      if (io_s0_fire_3)
        s1_pc_dup_3 <= io_in_bits_s0_pc_3;
    end
    REG <= reset;
    REG_1 <= REG & ~reset;
    fauftb_enable <= io_ctrl_ubtb_enable;
    if (io_s1_fire_0)
      resp_meta_hit_r <= |s1_hit_oh;
    if (io_s2_fire_0)
      resp_meta_hit_r_1 <= resp_meta_hit_r;
    replacer_touch_ways_0_valid_REG <= io_s1_fire_0 & (|s1_hit_oh);
    if (io_s1_fire_0 & (|s1_hit_oh))
      replacer_touch_ways_0_bits_r <=
        {|{_ways_31_io_resp_hit,
           _ways_30_io_resp_hit,
           _ways_29_io_resp_hit,
           _ways_28_io_resp_hit,
           _ways_27_io_resp_hit,
           _ways_26_io_resp_hit,
           _ways_25_io_resp_hit,
           _ways_24_io_resp_hit,
           _ways_23_io_resp_hit,
           _ways_22_io_resp_hit,
           _ways_21_io_resp_hit,
           _ways_20_io_resp_hit,
           _ways_19_io_resp_hit,
           _ways_18_io_resp_hit,
           _ways_17_io_resp_hit,
           _ways_16_io_resp_hit},
         |(_s1_hit_way_T_1[14:7]),
         |(_s1_hit_way_T_3[6:3]),
         |(_s1_hit_way_T_5[2:1]),
         _s1_hit_way_T_5[2] | _s1_hit_way_T_5[0]};
    if (io_update_valid) begin
      u_bits_ftb_entry_isCall <= io_update_bits_ftb_entry_isCall;
      u_bits_ftb_entry_isRet <= io_update_bits_ftb_entry_isRet;
      u_bits_ftb_entry_isJalr <= io_update_bits_ftb_entry_isJalr;
      u_bits_ftb_entry_valid <= io_update_bits_ftb_entry_valid;
      u_bits_ftb_entry_brSlots_0_offset <= io_update_bits_ftb_entry_brSlots_0_offset;
      u_bits_ftb_entry_brSlots_0_sharing <= io_update_bits_ftb_entry_brSlots_0_sharing;
      u_bits_ftb_entry_brSlots_0_valid <= io_update_bits_ftb_entry_brSlots_0_valid;
      u_bits_ftb_entry_brSlots_0_lower <= io_update_bits_ftb_entry_brSlots_0_lower;
      u_bits_ftb_entry_brSlots_0_tarStat <= io_update_bits_ftb_entry_brSlots_0_tarStat;
      u_bits_ftb_entry_tailSlot_offset <= io_update_bits_ftb_entry_tailSlot_offset;
      u_bits_ftb_entry_tailSlot_sharing <= io_update_bits_ftb_entry_tailSlot_sharing;
      u_bits_ftb_entry_tailSlot_valid <= io_update_bits_ftb_entry_tailSlot_valid;
      u_bits_ftb_entry_tailSlot_lower <= io_update_bits_ftb_entry_tailSlot_lower;
      u_bits_ftb_entry_tailSlot_tarStat <= io_update_bits_ftb_entry_tailSlot_tarStat;
      u_bits_ftb_entry_pftAddr <= io_update_bits_ftb_entry_pftAddr;
      u_bits_ftb_entry_carry <= io_update_bits_ftb_entry_carry;
      u_bits_ftb_entry_last_may_be_rvi_call <=
        io_update_bits_ftb_entry_last_may_be_rvi_call;
      u_bits_ftb_entry_strong_bias_0 <= io_update_bits_ftb_entry_strong_bias_0;
      u_bits_ftb_entry_strong_bias_1 <= io_update_bits_ftb_entry_strong_bias_1;
      u_bits_br_taken_mask_0 <= io_update_bits_br_taken_mask_0;
      u_bits_br_taken_mask_1 <= io_update_bits_br_taken_mask_1;
      u_bits_meta <= io_update_bits_meta;
    end
    u_s1_valid <= u_valid;
    if (u_valid) begin
      u_s1_tag <= io_update_bits_pc[16:1];
      u_s1_hit_oh <= u_s0_hit_oh;
      u_s1_hit <= |u_s0_hit_oh;
      u_s1_ftb_entry_isCall <= u_bits_ftb_entry_isCall;
      u_s1_ftb_entry_isRet <= u_bits_ftb_entry_isRet;
      u_s1_ftb_entry_isJalr <= u_bits_ftb_entry_isJalr;
      u_s1_ftb_entry_valid <= u_bits_ftb_entry_valid;
      u_s1_ftb_entry_brSlots_0_offset <= u_bits_ftb_entry_brSlots_0_offset;
      u_s1_ftb_entry_brSlots_0_sharing <= u_bits_ftb_entry_brSlots_0_sharing;
      u_s1_ftb_entry_brSlots_0_valid <= u_bits_ftb_entry_brSlots_0_valid;
      u_s1_ftb_entry_brSlots_0_lower <= u_bits_ftb_entry_brSlots_0_lower;
      u_s1_ftb_entry_brSlots_0_tarStat <= u_bits_ftb_entry_brSlots_0_tarStat;
      u_s1_ftb_entry_tailSlot_offset <= u_bits_ftb_entry_tailSlot_offset;
      u_s1_ftb_entry_tailSlot_sharing <= u_bits_ftb_entry_tailSlot_sharing;
      u_s1_ftb_entry_tailSlot_valid <= u_bits_ftb_entry_tailSlot_valid;
      u_s1_ftb_entry_tailSlot_lower <= u_bits_ftb_entry_tailSlot_lower;
      u_s1_ftb_entry_tailSlot_tarStat <= u_bits_ftb_entry_tailSlot_tarStat;
      u_s1_ftb_entry_pftAddr <= u_bits_ftb_entry_pftAddr;
      u_s1_ftb_entry_carry <= u_bits_ftb_entry_carry;
      u_s1_ftb_entry_last_may_be_rvi_call <= u_bits_ftb_entry_last_may_be_rvi_call;
      u_s1_ftb_entry_strong_bias_0 <= u_bits_ftb_entry_strong_bias_0;
      u_s1_ftb_entry_strong_bias_1 <= u_bits_ftb_entry_strong_bias_1;
      u_s1_br_update_valids_0 <=
        u_bits_ftb_entry_brSlots_0_valid & u_valid & ~u_bits_ftb_entry_strong_bias_0;
      u_s1_br_update_valids_1 <=
        u_bits_ftb_entry_tailSlot_valid & u_bits_ftb_entry_tailSlot_sharing & u_valid
        & ~u_bits_ftb_entry_strong_bias_1 & ~u_bits_br_taken_mask_0;
      u_s1_br_takens_0 <= u_bits_br_taken_mask_0;
      u_s1_br_takens_1 <= u_bits_br_taken_mask_1;
    end
    io_perf_0_value_REG <= u_valid & u_bits_meta[0];
    io_perf_0_value_REG_1 <= io_perf_0_value_REG;
    io_perf_1_value_REG <= u_valid & ~(u_bits_meta[0]);
    io_perf_1_value_REG_1 <= io_perf_1_value_REG;
  end // always @(posedge)
  wire [14:0]  _replacer_touch_ways_1_bits_T_1 =
    u_s1_write_way_oh[31:17] | u_s1_write_way_oh[15:1];
  wire [6:0]   _replacer_touch_ways_1_bits_T_3 =
    _replacer_touch_ways_1_bits_T_1[14:8] | _replacer_touch_ways_1_bits_T_1[6:0];
  wire [2:0]   _replacer_touch_ways_1_bits_T_5 =
    _replacer_touch_ways_1_bits_T_3[6:4] | _replacer_touch_ways_1_bits_T_3[2:0];
  wire         _replacer_touch_ways_1_bits_T_7 =
    _replacer_touch_ways_1_bits_T_5[2] | _replacer_touch_ways_1_bits_T_5[0];
  wire [14:0]  _state_reg_T_52 =
    replacer_touch_ways_0_bits_r[4]
      ? {~(replacer_touch_ways_0_bits_r[3]),
         replacer_touch_ways_0_bits_r[3]
           ? {~(replacer_touch_ways_0_bits_r[2]),
              replacer_touch_ways_0_bits_r[2]
                ? {~(replacer_touch_ways_0_bits_r[1]),
                   replacer_touch_ways_0_bits_r[1]
                     ? ~(replacer_touch_ways_0_bits_r[0])
                     : state_reg[26],
                   replacer_touch_ways_0_bits_r[1]
                     ? state_reg[25]
                     : ~(replacer_touch_ways_0_bits_r[0])}
                : state_reg[27:25],
              replacer_touch_ways_0_bits_r[2]
                ? state_reg[24:22]
                : {~(replacer_touch_ways_0_bits_r[1]),
                   replacer_touch_ways_0_bits_r[1]
                     ? ~(replacer_touch_ways_0_bits_r[0])
                     : state_reg[23],
                   replacer_touch_ways_0_bits_r[1]
                     ? state_reg[22]
                     : ~(replacer_touch_ways_0_bits_r[0])}}
           : state_reg[28:22],
         replacer_touch_ways_0_bits_r[3]
           ? state_reg[21:15]
           : {~(replacer_touch_ways_0_bits_r[2]),
              replacer_touch_ways_0_bits_r[2]
                ? {~(replacer_touch_ways_0_bits_r[1]),
                   replacer_touch_ways_0_bits_r[1]
                     ? ~(replacer_touch_ways_0_bits_r[0])
                     : state_reg[19],
                   replacer_touch_ways_0_bits_r[1]
                     ? state_reg[18]
                     : ~(replacer_touch_ways_0_bits_r[0])}
                : state_reg[20:18],
              replacer_touch_ways_0_bits_r[2]
                ? state_reg[17:15]
                : {~(replacer_touch_ways_0_bits_r[1]),
                   replacer_touch_ways_0_bits_r[1]
                     ? ~(replacer_touch_ways_0_bits_r[0])
                     : state_reg[16],
                   replacer_touch_ways_0_bits_r[1]
                     ? state_reg[15]
                     : ~(replacer_touch_ways_0_bits_r[0])}}}
      : state_reg[29:15];
  wire [14:0]  _state_reg_T_105 =
    replacer_touch_ways_0_bits_r[4]
      ? state_reg[14:0]
      : {~(replacer_touch_ways_0_bits_r[3]),
         replacer_touch_ways_0_bits_r[3]
           ? {~(replacer_touch_ways_0_bits_r[2]),
              replacer_touch_ways_0_bits_r[2]
                ? {~(replacer_touch_ways_0_bits_r[1]),
                   replacer_touch_ways_0_bits_r[1]
                     ? ~(replacer_touch_ways_0_bits_r[0])
                     : state_reg[11],
                   replacer_touch_ways_0_bits_r[1]
                     ? state_reg[10]
                     : ~(replacer_touch_ways_0_bits_r[0])}
                : state_reg[12:10],
              replacer_touch_ways_0_bits_r[2]
                ? state_reg[9:7]
                : {~(replacer_touch_ways_0_bits_r[1]),
                   replacer_touch_ways_0_bits_r[1]
                     ? ~(replacer_touch_ways_0_bits_r[0])
                     : state_reg[8],
                   replacer_touch_ways_0_bits_r[1]
                     ? state_reg[7]
                     : ~(replacer_touch_ways_0_bits_r[0])}}
           : state_reg[13:7],
         replacer_touch_ways_0_bits_r[3]
           ? state_reg[6:0]
           : {~(replacer_touch_ways_0_bits_r[2]),
              replacer_touch_ways_0_bits_r[2]
                ? {~(replacer_touch_ways_0_bits_r[1]),
                   replacer_touch_ways_0_bits_r[1]
                     ? ~(replacer_touch_ways_0_bits_r[0])
                     : state_reg[4],
                   replacer_touch_ways_0_bits_r[1]
                     ? state_reg[3]
                     : ~(replacer_touch_ways_0_bits_r[0])}
                : state_reg[5:3],
              replacer_touch_ways_0_bits_r[2]
                ? state_reg[2:0]
                : {~(replacer_touch_ways_0_bits_r[1]),
                   replacer_touch_ways_0_bits_r[1]
                     ? ~(replacer_touch_ways_0_bits_r[0])
                     : state_reg[1],
                   replacer_touch_ways_0_bits_r[1]
                     ? state_reg[0]
                     : ~(replacer_touch_ways_0_bits_r[0])}}};
  wire [29:0]  _state_reg_T_107 =
    replacer_touch_ways_0_valid_REG
      ? {_state_reg_T_52, _state_reg_T_105}
      : state_reg[29:0];
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      s2_pc_dup_s2_pc_seg_0_value <= 26'h0;
      s2_pc_dup_s2_pc_seg_1_value <= 12'h0;
      s2_pc_dup_s2_pc_seg_2_value <= 12'h0;
      s2_pc_dup_s2_pc_seg_0_value_1 <= 26'h0;
      s2_pc_dup_s2_pc_seg_1_value_1 <= 12'h0;
      s2_pc_dup_s2_pc_seg_2_value_1 <= 12'h0;
      s2_pc_dup_s2_pc_seg_0_value_2 <= 26'h0;
      s2_pc_dup_s2_pc_seg_1_value_2 <= 12'h0;
      s2_pc_dup_s2_pc_seg_2_value_2 <= 12'h0;
      s2_pc_dup_s2_pc_seg_0_value_3 <= 26'h0;
      s2_pc_dup_s2_pc_seg_1_value_3 <= 12'h0;
      s2_pc_dup_s2_pc_seg_2_value_3 <= 12'h0;
      s3_pc_dup_s3_pc_seg_0_value <= 26'h0;
      s3_pc_dup_s3_pc_seg_1_value <= 12'h0;
      s3_pc_dup_s3_pc_seg_2_value <= 12'h0;
      s3_pc_dup_s3_pc_seg_0_value_1 <= 26'h0;
      s3_pc_dup_s3_pc_seg_1_value_1 <= 12'h0;
      s3_pc_dup_s3_pc_seg_2_value_1 <= 12'h0;
      s3_pc_dup_s3_pc_seg_0_value_2 <= 26'h0;
      s3_pc_dup_s3_pc_seg_1_value_2 <= 12'h0;
      s3_pc_dup_s3_pc_seg_2_value_2 <= 12'h0;
      s3_pc_dup_s3_pc_seg_0_value_3 <= 26'h0;
      s3_pc_dup_s3_pc_seg_1_value_3 <= 12'h0;
      s3_pc_dup_s3_pc_seg_2_value_3 <= 12'h0;
      ctrs_0_0 <= 2'h2;
      ctrs_0_1 <= 2'h2;
      ctrs_1_0 <= 2'h2;
      ctrs_1_1 <= 2'h2;
      ctrs_2_0 <= 2'h2;
      ctrs_2_1 <= 2'h2;
      ctrs_3_0 <= 2'h2;
      ctrs_3_1 <= 2'h2;
      ctrs_4_0 <= 2'h2;
      ctrs_4_1 <= 2'h2;
      ctrs_5_0 <= 2'h2;
      ctrs_5_1 <= 2'h2;
      ctrs_6_0 <= 2'h2;
      ctrs_6_1 <= 2'h2;
      ctrs_7_0 <= 2'h2;
      ctrs_7_1 <= 2'h2;
      ctrs_8_0 <= 2'h2;
      ctrs_8_1 <= 2'h2;
      ctrs_9_0 <= 2'h2;
      ctrs_9_1 <= 2'h2;
      ctrs_10_0 <= 2'h2;
      ctrs_10_1 <= 2'h2;
      ctrs_11_0 <= 2'h2;
      ctrs_11_1 <= 2'h2;
      ctrs_12_0 <= 2'h2;
      ctrs_12_1 <= 2'h2;
      ctrs_13_0 <= 2'h2;
      ctrs_13_1 <= 2'h2;
      ctrs_14_0 <= 2'h2;
      ctrs_14_1 <= 2'h2;
      ctrs_15_0 <= 2'h2;
      ctrs_15_1 <= 2'h2;
      ctrs_16_0 <= 2'h2;
      ctrs_16_1 <= 2'h2;
      ctrs_17_0 <= 2'h2;
      ctrs_17_1 <= 2'h2;
      ctrs_18_0 <= 2'h2;
      ctrs_18_1 <= 2'h2;
      ctrs_19_0 <= 2'h2;
      ctrs_19_1 <= 2'h2;
      ctrs_20_0 <= 2'h2;
      ctrs_20_1 <= 2'h2;
      ctrs_21_0 <= 2'h2;
      ctrs_21_1 <= 2'h2;
      ctrs_22_0 <= 2'h2;
      ctrs_22_1 <= 2'h2;
      ctrs_23_0 <= 2'h2;
      ctrs_23_1 <= 2'h2;
      ctrs_24_0 <= 2'h2;
      ctrs_24_1 <= 2'h2;
      ctrs_25_0 <= 2'h2;
      ctrs_25_1 <= 2'h2;
      ctrs_26_0 <= 2'h2;
      ctrs_26_1 <= 2'h2;
      ctrs_27_0 <= 2'h2;
      ctrs_27_1 <= 2'h2;
      ctrs_28_0 <= 2'h2;
      ctrs_28_1 <= 2'h2;
      ctrs_29_0 <= 2'h2;
      ctrs_29_1 <= 2'h2;
      ctrs_30_0 <= 2'h2;
      ctrs_30_1 <= 2'h2;
      ctrs_31_0 <= 2'h2;
      ctrs_31_1 <= 2'h2;
      state_reg <= 31'h0;
      u_valid <= 1'h0;
    end
    else begin
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_0 & io_s1_fire_0)
        s2_pc_dup_s2_pc_seg_0_value <= s1_pc_dup_0[49:24];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_1 & io_s1_fire_0)
        s2_pc_dup_s2_pc_seg_1_value <= s1_pc_dup_0[23:12];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_2 & io_s1_fire_0)
        s2_pc_dup_s2_pc_seg_2_value <= s1_pc_dup_0[11:0];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_1_0 & io_s1_fire_1)
        s2_pc_dup_s2_pc_seg_0_value_1 <= s1_pc_dup_1[49:24];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_1_1 & io_s1_fire_1)
        s2_pc_dup_s2_pc_seg_1_value_1 <= s1_pc_dup_1[23:12];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_1_2 & io_s1_fire_1)
        s2_pc_dup_s2_pc_seg_2_value_1 <= s1_pc_dup_1[11:0];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_2_0 & io_s1_fire_2)
        s2_pc_dup_s2_pc_seg_0_value_2 <= s1_pc_dup_2[49:24];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_2_1 & io_s1_fire_2)
        s2_pc_dup_s2_pc_seg_1_value_2 <= s1_pc_dup_2[23:12];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_2_2 & io_s1_fire_2)
        s2_pc_dup_s2_pc_seg_2_value_2 <= s1_pc_dup_2[11:0];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_3_0 & io_s1_fire_3)
        s2_pc_dup_s2_pc_seg_0_value_3 <= s1_pc_dup_3[49:24];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_3_1 & io_s1_fire_3)
        s2_pc_dup_s2_pc_seg_1_value_3 <= s1_pc_dup_3[23:12];
      if (s2_pc_dup_debug_modified_debug_s2_pc_modified_3_2 & io_s1_fire_3)
        s2_pc_dup_s2_pc_seg_2_value_3 <= s1_pc_dup_3[11:0];
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_0 & io_s2_fire_0)
        s3_pc_dup_s3_pc_seg_0_value <= s2_pc_dup_s2_pc_seg_0_value;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_1 & io_s2_fire_0)
        s3_pc_dup_s3_pc_seg_1_value <= s2_pc_dup_s2_pc_seg_1_value;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_2 & io_s2_fire_0)
        s3_pc_dup_s3_pc_seg_2_value <= s2_pc_dup_s2_pc_seg_2_value;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_1_0 & io_s2_fire_1)
        s3_pc_dup_s3_pc_seg_0_value_1 <= s2_pc_dup_s2_pc_seg_0_value_1;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_1_1 & io_s2_fire_1)
        s3_pc_dup_s3_pc_seg_1_value_1 <= s2_pc_dup_s2_pc_seg_1_value_1;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_1_2 & io_s2_fire_1)
        s3_pc_dup_s3_pc_seg_2_value_1 <= s2_pc_dup_s2_pc_seg_2_value_1;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_2_0 & io_s2_fire_2)
        s3_pc_dup_s3_pc_seg_0_value_2 <= s2_pc_dup_s2_pc_seg_0_value_2;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_2_1 & io_s2_fire_2)
        s3_pc_dup_s3_pc_seg_1_value_2 <= s2_pc_dup_s2_pc_seg_1_value_2;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_2_2 & io_s2_fire_2)
        s3_pc_dup_s3_pc_seg_2_value_2 <= s2_pc_dup_s2_pc_seg_2_value_2;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_3_0 & io_s2_fire_3)
        s3_pc_dup_s3_pc_seg_0_value_3 <= s2_pc_dup_s2_pc_seg_0_value_3;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_3_1 & io_s2_fire_3)
        s3_pc_dup_s3_pc_seg_1_value_3 <= s2_pc_dup_s2_pc_seg_1_value_3;
      if (s3_pc_dup_debug_modified_debug_s3_pc_modified_3_2 & io_s2_fire_3)
        s3_pc_dup_s3_pc_seg_2_value_3 <= s2_pc_dup_s2_pc_seg_2_value_3;
      if (u_s1_ways_write_valid_0 & u_s1_br_update_valids_0) begin
        if ((&ctrs_0_0) & u_s1_br_takens_0)
          ctrs_0_0 <= 2'h3;
        else if (ctrs_0_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_0_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_0_0 <= 2'(ctrs_0_0 + 2'h1);
        else
          ctrs_0_0 <= 2'(ctrs_0_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_0 & u_s1_br_update_valids_1) begin
        if ((&ctrs_0_1) & u_s1_br_takens_1)
          ctrs_0_1 <= 2'h3;
        else if (ctrs_0_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_0_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_0_1 <= 2'(ctrs_0_1 + 2'h1);
        else
          ctrs_0_1 <= 2'(ctrs_0_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_1 & u_s1_br_update_valids_0) begin
        if ((&ctrs_1_0) & u_s1_br_takens_0)
          ctrs_1_0 <= 2'h3;
        else if (ctrs_1_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_1_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_1_0 <= 2'(ctrs_1_0 + 2'h1);
        else
          ctrs_1_0 <= 2'(ctrs_1_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_1 & u_s1_br_update_valids_1) begin
        if ((&ctrs_1_1) & u_s1_br_takens_1)
          ctrs_1_1 <= 2'h3;
        else if (ctrs_1_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_1_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_1_1 <= 2'(ctrs_1_1 + 2'h1);
        else
          ctrs_1_1 <= 2'(ctrs_1_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_2 & u_s1_br_update_valids_0) begin
        if ((&ctrs_2_0) & u_s1_br_takens_0)
          ctrs_2_0 <= 2'h3;
        else if (ctrs_2_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_2_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_2_0 <= 2'(ctrs_2_0 + 2'h1);
        else
          ctrs_2_0 <= 2'(ctrs_2_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_2 & u_s1_br_update_valids_1) begin
        if ((&ctrs_2_1) & u_s1_br_takens_1)
          ctrs_2_1 <= 2'h3;
        else if (ctrs_2_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_2_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_2_1 <= 2'(ctrs_2_1 + 2'h1);
        else
          ctrs_2_1 <= 2'(ctrs_2_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_3 & u_s1_br_update_valids_0) begin
        if ((&ctrs_3_0) & u_s1_br_takens_0)
          ctrs_3_0 <= 2'h3;
        else if (ctrs_3_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_3_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_3_0 <= 2'(ctrs_3_0 + 2'h1);
        else
          ctrs_3_0 <= 2'(ctrs_3_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_3 & u_s1_br_update_valids_1) begin
        if ((&ctrs_3_1) & u_s1_br_takens_1)
          ctrs_3_1 <= 2'h3;
        else if (ctrs_3_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_3_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_3_1 <= 2'(ctrs_3_1 + 2'h1);
        else
          ctrs_3_1 <= 2'(ctrs_3_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_4 & u_s1_br_update_valids_0) begin
        if ((&ctrs_4_0) & u_s1_br_takens_0)
          ctrs_4_0 <= 2'h3;
        else if (ctrs_4_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_4_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_4_0 <= 2'(ctrs_4_0 + 2'h1);
        else
          ctrs_4_0 <= 2'(ctrs_4_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_4 & u_s1_br_update_valids_1) begin
        if ((&ctrs_4_1) & u_s1_br_takens_1)
          ctrs_4_1 <= 2'h3;
        else if (ctrs_4_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_4_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_4_1 <= 2'(ctrs_4_1 + 2'h1);
        else
          ctrs_4_1 <= 2'(ctrs_4_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_5 & u_s1_br_update_valids_0) begin
        if ((&ctrs_5_0) & u_s1_br_takens_0)
          ctrs_5_0 <= 2'h3;
        else if (ctrs_5_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_5_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_5_0 <= 2'(ctrs_5_0 + 2'h1);
        else
          ctrs_5_0 <= 2'(ctrs_5_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_5 & u_s1_br_update_valids_1) begin
        if ((&ctrs_5_1) & u_s1_br_takens_1)
          ctrs_5_1 <= 2'h3;
        else if (ctrs_5_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_5_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_5_1 <= 2'(ctrs_5_1 + 2'h1);
        else
          ctrs_5_1 <= 2'(ctrs_5_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_6 & u_s1_br_update_valids_0) begin
        if ((&ctrs_6_0) & u_s1_br_takens_0)
          ctrs_6_0 <= 2'h3;
        else if (ctrs_6_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_6_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_6_0 <= 2'(ctrs_6_0 + 2'h1);
        else
          ctrs_6_0 <= 2'(ctrs_6_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_6 & u_s1_br_update_valids_1) begin
        if ((&ctrs_6_1) & u_s1_br_takens_1)
          ctrs_6_1 <= 2'h3;
        else if (ctrs_6_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_6_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_6_1 <= 2'(ctrs_6_1 + 2'h1);
        else
          ctrs_6_1 <= 2'(ctrs_6_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_7 & u_s1_br_update_valids_0) begin
        if ((&ctrs_7_0) & u_s1_br_takens_0)
          ctrs_7_0 <= 2'h3;
        else if (ctrs_7_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_7_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_7_0 <= 2'(ctrs_7_0 + 2'h1);
        else
          ctrs_7_0 <= 2'(ctrs_7_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_7 & u_s1_br_update_valids_1) begin
        if ((&ctrs_7_1) & u_s1_br_takens_1)
          ctrs_7_1 <= 2'h3;
        else if (ctrs_7_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_7_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_7_1 <= 2'(ctrs_7_1 + 2'h1);
        else
          ctrs_7_1 <= 2'(ctrs_7_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_8 & u_s1_br_update_valids_0) begin
        if ((&ctrs_8_0) & u_s1_br_takens_0)
          ctrs_8_0 <= 2'h3;
        else if (ctrs_8_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_8_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_8_0 <= 2'(ctrs_8_0 + 2'h1);
        else
          ctrs_8_0 <= 2'(ctrs_8_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_8 & u_s1_br_update_valids_1) begin
        if ((&ctrs_8_1) & u_s1_br_takens_1)
          ctrs_8_1 <= 2'h3;
        else if (ctrs_8_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_8_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_8_1 <= 2'(ctrs_8_1 + 2'h1);
        else
          ctrs_8_1 <= 2'(ctrs_8_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_9 & u_s1_br_update_valids_0) begin
        if ((&ctrs_9_0) & u_s1_br_takens_0)
          ctrs_9_0 <= 2'h3;
        else if (ctrs_9_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_9_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_9_0 <= 2'(ctrs_9_0 + 2'h1);
        else
          ctrs_9_0 <= 2'(ctrs_9_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_9 & u_s1_br_update_valids_1) begin
        if ((&ctrs_9_1) & u_s1_br_takens_1)
          ctrs_9_1 <= 2'h3;
        else if (ctrs_9_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_9_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_9_1 <= 2'(ctrs_9_1 + 2'h1);
        else
          ctrs_9_1 <= 2'(ctrs_9_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_10 & u_s1_br_update_valids_0) begin
        if ((&ctrs_10_0) & u_s1_br_takens_0)
          ctrs_10_0 <= 2'h3;
        else if (ctrs_10_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_10_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_10_0 <= 2'(ctrs_10_0 + 2'h1);
        else
          ctrs_10_0 <= 2'(ctrs_10_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_10 & u_s1_br_update_valids_1) begin
        if ((&ctrs_10_1) & u_s1_br_takens_1)
          ctrs_10_1 <= 2'h3;
        else if (ctrs_10_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_10_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_10_1 <= 2'(ctrs_10_1 + 2'h1);
        else
          ctrs_10_1 <= 2'(ctrs_10_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_11 & u_s1_br_update_valids_0) begin
        if ((&ctrs_11_0) & u_s1_br_takens_0)
          ctrs_11_0 <= 2'h3;
        else if (ctrs_11_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_11_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_11_0 <= 2'(ctrs_11_0 + 2'h1);
        else
          ctrs_11_0 <= 2'(ctrs_11_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_11 & u_s1_br_update_valids_1) begin
        if ((&ctrs_11_1) & u_s1_br_takens_1)
          ctrs_11_1 <= 2'h3;
        else if (ctrs_11_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_11_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_11_1 <= 2'(ctrs_11_1 + 2'h1);
        else
          ctrs_11_1 <= 2'(ctrs_11_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_12 & u_s1_br_update_valids_0) begin
        if ((&ctrs_12_0) & u_s1_br_takens_0)
          ctrs_12_0 <= 2'h3;
        else if (ctrs_12_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_12_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_12_0 <= 2'(ctrs_12_0 + 2'h1);
        else
          ctrs_12_0 <= 2'(ctrs_12_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_12 & u_s1_br_update_valids_1) begin
        if ((&ctrs_12_1) & u_s1_br_takens_1)
          ctrs_12_1 <= 2'h3;
        else if (ctrs_12_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_12_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_12_1 <= 2'(ctrs_12_1 + 2'h1);
        else
          ctrs_12_1 <= 2'(ctrs_12_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_13 & u_s1_br_update_valids_0) begin
        if ((&ctrs_13_0) & u_s1_br_takens_0)
          ctrs_13_0 <= 2'h3;
        else if (ctrs_13_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_13_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_13_0 <= 2'(ctrs_13_0 + 2'h1);
        else
          ctrs_13_0 <= 2'(ctrs_13_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_13 & u_s1_br_update_valids_1) begin
        if ((&ctrs_13_1) & u_s1_br_takens_1)
          ctrs_13_1 <= 2'h3;
        else if (ctrs_13_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_13_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_13_1 <= 2'(ctrs_13_1 + 2'h1);
        else
          ctrs_13_1 <= 2'(ctrs_13_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_14 & u_s1_br_update_valids_0) begin
        if ((&ctrs_14_0) & u_s1_br_takens_0)
          ctrs_14_0 <= 2'h3;
        else if (ctrs_14_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_14_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_14_0 <= 2'(ctrs_14_0 + 2'h1);
        else
          ctrs_14_0 <= 2'(ctrs_14_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_14 & u_s1_br_update_valids_1) begin
        if ((&ctrs_14_1) & u_s1_br_takens_1)
          ctrs_14_1 <= 2'h3;
        else if (ctrs_14_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_14_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_14_1 <= 2'(ctrs_14_1 + 2'h1);
        else
          ctrs_14_1 <= 2'(ctrs_14_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_15 & u_s1_br_update_valids_0) begin
        if ((&ctrs_15_0) & u_s1_br_takens_0)
          ctrs_15_0 <= 2'h3;
        else if (ctrs_15_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_15_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_15_0 <= 2'(ctrs_15_0 + 2'h1);
        else
          ctrs_15_0 <= 2'(ctrs_15_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_15 & u_s1_br_update_valids_1) begin
        if ((&ctrs_15_1) & u_s1_br_takens_1)
          ctrs_15_1 <= 2'h3;
        else if (ctrs_15_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_15_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_15_1 <= 2'(ctrs_15_1 + 2'h1);
        else
          ctrs_15_1 <= 2'(ctrs_15_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_16 & u_s1_br_update_valids_0) begin
        if ((&ctrs_16_0) & u_s1_br_takens_0)
          ctrs_16_0 <= 2'h3;
        else if (ctrs_16_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_16_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_16_0 <= 2'(ctrs_16_0 + 2'h1);
        else
          ctrs_16_0 <= 2'(ctrs_16_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_16 & u_s1_br_update_valids_1) begin
        if ((&ctrs_16_1) & u_s1_br_takens_1)
          ctrs_16_1 <= 2'h3;
        else if (ctrs_16_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_16_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_16_1 <= 2'(ctrs_16_1 + 2'h1);
        else
          ctrs_16_1 <= 2'(ctrs_16_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_17 & u_s1_br_update_valids_0) begin
        if ((&ctrs_17_0) & u_s1_br_takens_0)
          ctrs_17_0 <= 2'h3;
        else if (ctrs_17_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_17_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_17_0 <= 2'(ctrs_17_0 + 2'h1);
        else
          ctrs_17_0 <= 2'(ctrs_17_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_17 & u_s1_br_update_valids_1) begin
        if ((&ctrs_17_1) & u_s1_br_takens_1)
          ctrs_17_1 <= 2'h3;
        else if (ctrs_17_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_17_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_17_1 <= 2'(ctrs_17_1 + 2'h1);
        else
          ctrs_17_1 <= 2'(ctrs_17_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_18 & u_s1_br_update_valids_0) begin
        if ((&ctrs_18_0) & u_s1_br_takens_0)
          ctrs_18_0 <= 2'h3;
        else if (ctrs_18_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_18_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_18_0 <= 2'(ctrs_18_0 + 2'h1);
        else
          ctrs_18_0 <= 2'(ctrs_18_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_18 & u_s1_br_update_valids_1) begin
        if ((&ctrs_18_1) & u_s1_br_takens_1)
          ctrs_18_1 <= 2'h3;
        else if (ctrs_18_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_18_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_18_1 <= 2'(ctrs_18_1 + 2'h1);
        else
          ctrs_18_1 <= 2'(ctrs_18_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_19 & u_s1_br_update_valids_0) begin
        if ((&ctrs_19_0) & u_s1_br_takens_0)
          ctrs_19_0 <= 2'h3;
        else if (ctrs_19_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_19_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_19_0 <= 2'(ctrs_19_0 + 2'h1);
        else
          ctrs_19_0 <= 2'(ctrs_19_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_19 & u_s1_br_update_valids_1) begin
        if ((&ctrs_19_1) & u_s1_br_takens_1)
          ctrs_19_1 <= 2'h3;
        else if (ctrs_19_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_19_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_19_1 <= 2'(ctrs_19_1 + 2'h1);
        else
          ctrs_19_1 <= 2'(ctrs_19_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_20 & u_s1_br_update_valids_0) begin
        if ((&ctrs_20_0) & u_s1_br_takens_0)
          ctrs_20_0 <= 2'h3;
        else if (ctrs_20_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_20_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_20_0 <= 2'(ctrs_20_0 + 2'h1);
        else
          ctrs_20_0 <= 2'(ctrs_20_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_20 & u_s1_br_update_valids_1) begin
        if ((&ctrs_20_1) & u_s1_br_takens_1)
          ctrs_20_1 <= 2'h3;
        else if (ctrs_20_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_20_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_20_1 <= 2'(ctrs_20_1 + 2'h1);
        else
          ctrs_20_1 <= 2'(ctrs_20_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_21 & u_s1_br_update_valids_0) begin
        if ((&ctrs_21_0) & u_s1_br_takens_0)
          ctrs_21_0 <= 2'h3;
        else if (ctrs_21_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_21_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_21_0 <= 2'(ctrs_21_0 + 2'h1);
        else
          ctrs_21_0 <= 2'(ctrs_21_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_21 & u_s1_br_update_valids_1) begin
        if ((&ctrs_21_1) & u_s1_br_takens_1)
          ctrs_21_1 <= 2'h3;
        else if (ctrs_21_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_21_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_21_1 <= 2'(ctrs_21_1 + 2'h1);
        else
          ctrs_21_1 <= 2'(ctrs_21_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_22 & u_s1_br_update_valids_0) begin
        if ((&ctrs_22_0) & u_s1_br_takens_0)
          ctrs_22_0 <= 2'h3;
        else if (ctrs_22_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_22_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_22_0 <= 2'(ctrs_22_0 + 2'h1);
        else
          ctrs_22_0 <= 2'(ctrs_22_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_22 & u_s1_br_update_valids_1) begin
        if ((&ctrs_22_1) & u_s1_br_takens_1)
          ctrs_22_1 <= 2'h3;
        else if (ctrs_22_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_22_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_22_1 <= 2'(ctrs_22_1 + 2'h1);
        else
          ctrs_22_1 <= 2'(ctrs_22_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_23 & u_s1_br_update_valids_0) begin
        if ((&ctrs_23_0) & u_s1_br_takens_0)
          ctrs_23_0 <= 2'h3;
        else if (ctrs_23_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_23_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_23_0 <= 2'(ctrs_23_0 + 2'h1);
        else
          ctrs_23_0 <= 2'(ctrs_23_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_23 & u_s1_br_update_valids_1) begin
        if ((&ctrs_23_1) & u_s1_br_takens_1)
          ctrs_23_1 <= 2'h3;
        else if (ctrs_23_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_23_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_23_1 <= 2'(ctrs_23_1 + 2'h1);
        else
          ctrs_23_1 <= 2'(ctrs_23_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_24 & u_s1_br_update_valids_0) begin
        if ((&ctrs_24_0) & u_s1_br_takens_0)
          ctrs_24_0 <= 2'h3;
        else if (ctrs_24_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_24_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_24_0 <= 2'(ctrs_24_0 + 2'h1);
        else
          ctrs_24_0 <= 2'(ctrs_24_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_24 & u_s1_br_update_valids_1) begin
        if ((&ctrs_24_1) & u_s1_br_takens_1)
          ctrs_24_1 <= 2'h3;
        else if (ctrs_24_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_24_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_24_1 <= 2'(ctrs_24_1 + 2'h1);
        else
          ctrs_24_1 <= 2'(ctrs_24_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_25 & u_s1_br_update_valids_0) begin
        if ((&ctrs_25_0) & u_s1_br_takens_0)
          ctrs_25_0 <= 2'h3;
        else if (ctrs_25_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_25_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_25_0 <= 2'(ctrs_25_0 + 2'h1);
        else
          ctrs_25_0 <= 2'(ctrs_25_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_25 & u_s1_br_update_valids_1) begin
        if ((&ctrs_25_1) & u_s1_br_takens_1)
          ctrs_25_1 <= 2'h3;
        else if (ctrs_25_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_25_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_25_1 <= 2'(ctrs_25_1 + 2'h1);
        else
          ctrs_25_1 <= 2'(ctrs_25_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_26 & u_s1_br_update_valids_0) begin
        if ((&ctrs_26_0) & u_s1_br_takens_0)
          ctrs_26_0 <= 2'h3;
        else if (ctrs_26_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_26_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_26_0 <= 2'(ctrs_26_0 + 2'h1);
        else
          ctrs_26_0 <= 2'(ctrs_26_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_26 & u_s1_br_update_valids_1) begin
        if ((&ctrs_26_1) & u_s1_br_takens_1)
          ctrs_26_1 <= 2'h3;
        else if (ctrs_26_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_26_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_26_1 <= 2'(ctrs_26_1 + 2'h1);
        else
          ctrs_26_1 <= 2'(ctrs_26_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_27 & u_s1_br_update_valids_0) begin
        if ((&ctrs_27_0) & u_s1_br_takens_0)
          ctrs_27_0 <= 2'h3;
        else if (ctrs_27_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_27_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_27_0 <= 2'(ctrs_27_0 + 2'h1);
        else
          ctrs_27_0 <= 2'(ctrs_27_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_27 & u_s1_br_update_valids_1) begin
        if ((&ctrs_27_1) & u_s1_br_takens_1)
          ctrs_27_1 <= 2'h3;
        else if (ctrs_27_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_27_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_27_1 <= 2'(ctrs_27_1 + 2'h1);
        else
          ctrs_27_1 <= 2'(ctrs_27_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_28 & u_s1_br_update_valids_0) begin
        if ((&ctrs_28_0) & u_s1_br_takens_0)
          ctrs_28_0 <= 2'h3;
        else if (ctrs_28_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_28_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_28_0 <= 2'(ctrs_28_0 + 2'h1);
        else
          ctrs_28_0 <= 2'(ctrs_28_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_28 & u_s1_br_update_valids_1) begin
        if ((&ctrs_28_1) & u_s1_br_takens_1)
          ctrs_28_1 <= 2'h3;
        else if (ctrs_28_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_28_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_28_1 <= 2'(ctrs_28_1 + 2'h1);
        else
          ctrs_28_1 <= 2'(ctrs_28_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_29 & u_s1_br_update_valids_0) begin
        if ((&ctrs_29_0) & u_s1_br_takens_0)
          ctrs_29_0 <= 2'h3;
        else if (ctrs_29_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_29_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_29_0 <= 2'(ctrs_29_0 + 2'h1);
        else
          ctrs_29_0 <= 2'(ctrs_29_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_29 & u_s1_br_update_valids_1) begin
        if ((&ctrs_29_1) & u_s1_br_takens_1)
          ctrs_29_1 <= 2'h3;
        else if (ctrs_29_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_29_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_29_1 <= 2'(ctrs_29_1 + 2'h1);
        else
          ctrs_29_1 <= 2'(ctrs_29_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_30 & u_s1_br_update_valids_0) begin
        if ((&ctrs_30_0) & u_s1_br_takens_0)
          ctrs_30_0 <= 2'h3;
        else if (ctrs_30_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_30_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_30_0 <= 2'(ctrs_30_0 + 2'h1);
        else
          ctrs_30_0 <= 2'(ctrs_30_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_30 & u_s1_br_update_valids_1) begin
        if ((&ctrs_30_1) & u_s1_br_takens_1)
          ctrs_30_1 <= 2'h3;
        else if (ctrs_30_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_30_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_30_1 <= 2'(ctrs_30_1 + 2'h1);
        else
          ctrs_30_1 <= 2'(ctrs_30_1 - 2'h1);
      end
      if (u_s1_ways_write_valid_31 & u_s1_br_update_valids_0) begin
        if ((&ctrs_31_0) & u_s1_br_takens_0)
          ctrs_31_0 <= 2'h3;
        else if (ctrs_31_0 == 2'h0 & ~u_s1_br_takens_0)
          ctrs_31_0 <= 2'h0;
        else if (u_s1_br_takens_0)
          ctrs_31_0 <= 2'(ctrs_31_0 + 2'h1);
        else
          ctrs_31_0 <= 2'(ctrs_31_0 - 2'h1);
      end
      if (u_s1_ways_write_valid_31 & u_s1_br_update_valids_1) begin
        if ((&ctrs_31_1) & u_s1_br_takens_1)
          ctrs_31_1 <= 2'h3;
        else if (ctrs_31_1 == 2'h0 & ~u_s1_br_takens_1)
          ctrs_31_1 <= 2'h0;
        else if (u_s1_br_takens_1)
          ctrs_31_1 <= 2'(ctrs_31_1 + 2'h1);
        else
          ctrs_31_1 <= 2'(ctrs_31_1 - 2'h1);
      end
      if (replacer_touch_ways_0_valid_REG | u_s1_valid) begin
        if (u_s1_valid)
          state_reg <=
            {~(|(u_s1_write_way_oh[31:16])),
             (|(u_s1_write_way_oh[31:16]))
               ? {~(|(_replacer_touch_ways_1_bits_T_1[14:7])),
                  (|(_replacer_touch_ways_1_bits_T_1[14:7]))
                    ? {~(|(_replacer_touch_ways_1_bits_T_3[6:3])),
                       (|(_replacer_touch_ways_1_bits_T_3[6:3]))
                         ? {~(|(_replacer_touch_ways_1_bits_T_5[2:1])),
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? ~_replacer_touch_ways_1_bits_T_7
                              : _state_reg_T_107[26],
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? _state_reg_T_107[25]
                              : ~_replacer_touch_ways_1_bits_T_7}
                         : _state_reg_T_107[27:25],
                       (|(_replacer_touch_ways_1_bits_T_3[6:3]))
                         ? _state_reg_T_107[24:22]
                         : {~(|(_replacer_touch_ways_1_bits_T_5[2:1])),
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? ~_replacer_touch_ways_1_bits_T_7
                              : _state_reg_T_107[23],
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? _state_reg_T_107[22]
                              : ~_replacer_touch_ways_1_bits_T_7}}
                    : _state_reg_T_107[28:22],
                  (|(_replacer_touch_ways_1_bits_T_1[14:7]))
                    ? _state_reg_T_107[21:15]
                    : {~(|(_replacer_touch_ways_1_bits_T_3[6:3])),
                       (|(_replacer_touch_ways_1_bits_T_3[6:3]))
                         ? {~(|(_replacer_touch_ways_1_bits_T_5[2:1])),
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? ~_replacer_touch_ways_1_bits_T_7
                              : _state_reg_T_107[19],
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? _state_reg_T_107[18]
                              : ~_replacer_touch_ways_1_bits_T_7}
                         : _state_reg_T_107[20:18],
                       (|(_replacer_touch_ways_1_bits_T_3[6:3]))
                         ? _state_reg_T_107[17:15]
                         : {~(|(_replacer_touch_ways_1_bits_T_5[2:1])),
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? ~_replacer_touch_ways_1_bits_T_7
                              : _state_reg_T_107[16],
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? _state_reg_T_107[15]
                              : ~_replacer_touch_ways_1_bits_T_7}}}
               : _state_reg_T_107[29:15],
             (|(u_s1_write_way_oh[31:16]))
               ? _state_reg_T_107[14:0]
               : {~(|(_replacer_touch_ways_1_bits_T_1[14:7])),
                  (|(_replacer_touch_ways_1_bits_T_1[14:7]))
                    ? {~(|(_replacer_touch_ways_1_bits_T_3[6:3])),
                       (|(_replacer_touch_ways_1_bits_T_3[6:3]))
                         ? {~(|(_replacer_touch_ways_1_bits_T_5[2:1])),
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? ~_replacer_touch_ways_1_bits_T_7
                              : _state_reg_T_107[11],
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? _state_reg_T_107[10]
                              : ~_replacer_touch_ways_1_bits_T_7}
                         : _state_reg_T_107[12:10],
                       (|(_replacer_touch_ways_1_bits_T_3[6:3]))
                         ? _state_reg_T_107[9:7]
                         : {~(|(_replacer_touch_ways_1_bits_T_5[2:1])),
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? ~_replacer_touch_ways_1_bits_T_7
                              : _state_reg_T_107[8],
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? _state_reg_T_107[7]
                              : ~_replacer_touch_ways_1_bits_T_7}}
                    : _state_reg_T_107[13:7],
                  (|(_replacer_touch_ways_1_bits_T_1[14:7]))
                    ? _state_reg_T_107[6:0]
                    : {~(|(_replacer_touch_ways_1_bits_T_3[6:3])),
                       (|(_replacer_touch_ways_1_bits_T_3[6:3]))
                         ? {~(|(_replacer_touch_ways_1_bits_T_5[2:1])),
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? ~_replacer_touch_ways_1_bits_T_7
                              : _state_reg_T_107[4],
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? _state_reg_T_107[3]
                              : ~_replacer_touch_ways_1_bits_T_7}
                         : _state_reg_T_107[5:3],
                       (|(_replacer_touch_ways_1_bits_T_3[6:3]))
                         ? _state_reg_T_107[2:0]
                         : {~(|(_replacer_touch_ways_1_bits_T_5[2:1])),
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? ~_replacer_touch_ways_1_bits_T_7
                              : _state_reg_T_107[1],
                            (|(_replacer_touch_ways_1_bits_T_5[2:1]))
                              ? _state_reg_T_107[0]
                              : ~_replacer_touch_ways_1_bits_T_7}}}};
        else if (replacer_touch_ways_0_valid_REG)
          state_reg <=
            {~(replacer_touch_ways_0_bits_r[4]), _state_reg_T_52, _state_reg_T_105};
      end
      u_valid <= io_update_valid;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:53];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h36; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        s1_pc_dup_0 = {_RANDOM[6'h0], _RANDOM[6'h1][17:0]};
        s1_pc_dup_1 = {_RANDOM[6'h1][31:18], _RANDOM[6'h2], _RANDOM[6'h3][3:0]};
        s1_pc_dup_2 = {_RANDOM[6'h3][31:4], _RANDOM[6'h4][21:0]};
        s1_pc_dup_3 = {_RANDOM[6'h4][31:22], _RANDOM[6'h5], _RANDOM[6'h6][7:0]};
        s2_pc_dup_s2_pc_seg_0_value = {_RANDOM[6'h6][31:8], _RANDOM[6'h7][1:0]};
        s2_pc_dup_s2_pc_seg_1_value = _RANDOM[6'h7][13:2];
        s2_pc_dup_s2_pc_seg_2_value = _RANDOM[6'h7][25:14];
        s2_pc_dup_s2_pc_seg_0_value_1 = {_RANDOM[6'h7][31:26], _RANDOM[6'h8][19:0]};
        s2_pc_dup_s2_pc_seg_1_value_1 = _RANDOM[6'h8][31:20];
        s2_pc_dup_s2_pc_seg_2_value_1 = _RANDOM[6'h9][11:0];
        s2_pc_dup_s2_pc_seg_0_value_2 = {_RANDOM[6'h9][31:12], _RANDOM[6'hA][5:0]};
        s2_pc_dup_s2_pc_seg_1_value_2 = _RANDOM[6'hA][17:6];
        s2_pc_dup_s2_pc_seg_2_value_2 = _RANDOM[6'hA][29:18];
        s2_pc_dup_s2_pc_seg_0_value_3 = {_RANDOM[6'hA][31:30], _RANDOM[6'hB][23:0]};
        s2_pc_dup_s2_pc_seg_1_value_3 = {_RANDOM[6'hB][31:24], _RANDOM[6'hC][3:0]};
        s2_pc_dup_s2_pc_seg_2_value_3 = _RANDOM[6'hC][15:4];
        s3_pc_dup_s3_pc_seg_0_value = {_RANDOM[6'hC][31:16], _RANDOM[6'hD][9:0]};
        s3_pc_dup_s3_pc_seg_1_value = _RANDOM[6'hD][21:10];
        s3_pc_dup_s3_pc_seg_2_value = {_RANDOM[6'hD][31:22], _RANDOM[6'hE][1:0]};
        s3_pc_dup_s3_pc_seg_0_value_1 = _RANDOM[6'hE][27:2];
        s3_pc_dup_s3_pc_seg_1_value_1 = {_RANDOM[6'hE][31:28], _RANDOM[6'hF][7:0]};
        s3_pc_dup_s3_pc_seg_2_value_1 = _RANDOM[6'hF][19:8];
        s3_pc_dup_s3_pc_seg_0_value_2 = {_RANDOM[6'hF][31:20], _RANDOM[6'h10][13:0]};
        s3_pc_dup_s3_pc_seg_1_value_2 = _RANDOM[6'h10][25:14];
        s3_pc_dup_s3_pc_seg_2_value_2 = {_RANDOM[6'h10][31:26], _RANDOM[6'h11][5:0]};
        s3_pc_dup_s3_pc_seg_0_value_3 = _RANDOM[6'h11][31:6];
        s3_pc_dup_s3_pc_seg_1_value_3 = _RANDOM[6'h12][11:0];
        s3_pc_dup_s3_pc_seg_2_value_3 = _RANDOM[6'h12][23:12];
        REG = _RANDOM[6'h12][24];
        REG_1 = _RANDOM[6'h12][25];
        ctrs_0_0 = _RANDOM[6'h12][27:26];
        ctrs_0_1 = _RANDOM[6'h12][29:28];
        ctrs_1_0 = _RANDOM[6'h12][31:30];
        ctrs_1_1 = _RANDOM[6'h13][1:0];
        ctrs_2_0 = _RANDOM[6'h13][3:2];
        ctrs_2_1 = _RANDOM[6'h13][5:4];
        ctrs_3_0 = _RANDOM[6'h13][7:6];
        ctrs_3_1 = _RANDOM[6'h13][9:8];
        ctrs_4_0 = _RANDOM[6'h13][11:10];
        ctrs_4_1 = _RANDOM[6'h13][13:12];
        ctrs_5_0 = _RANDOM[6'h13][15:14];
        ctrs_5_1 = _RANDOM[6'h13][17:16];
        ctrs_6_0 = _RANDOM[6'h13][19:18];
        ctrs_6_1 = _RANDOM[6'h13][21:20];
        ctrs_7_0 = _RANDOM[6'h13][23:22];
        ctrs_7_1 = _RANDOM[6'h13][25:24];
        ctrs_8_0 = _RANDOM[6'h13][27:26];
        ctrs_8_1 = _RANDOM[6'h13][29:28];
        ctrs_9_0 = _RANDOM[6'h13][31:30];
        ctrs_9_1 = _RANDOM[6'h14][1:0];
        ctrs_10_0 = _RANDOM[6'h14][3:2];
        ctrs_10_1 = _RANDOM[6'h14][5:4];
        ctrs_11_0 = _RANDOM[6'h14][7:6];
        ctrs_11_1 = _RANDOM[6'h14][9:8];
        ctrs_12_0 = _RANDOM[6'h14][11:10];
        ctrs_12_1 = _RANDOM[6'h14][13:12];
        ctrs_13_0 = _RANDOM[6'h14][15:14];
        ctrs_13_1 = _RANDOM[6'h14][17:16];
        ctrs_14_0 = _RANDOM[6'h14][19:18];
        ctrs_14_1 = _RANDOM[6'h14][21:20];
        ctrs_15_0 = _RANDOM[6'h14][23:22];
        ctrs_15_1 = _RANDOM[6'h14][25:24];
        ctrs_16_0 = _RANDOM[6'h14][27:26];
        ctrs_16_1 = _RANDOM[6'h14][29:28];
        ctrs_17_0 = _RANDOM[6'h14][31:30];
        ctrs_17_1 = _RANDOM[6'h15][1:0];
        ctrs_18_0 = _RANDOM[6'h15][3:2];
        ctrs_18_1 = _RANDOM[6'h15][5:4];
        ctrs_19_0 = _RANDOM[6'h15][7:6];
        ctrs_19_1 = _RANDOM[6'h15][9:8];
        ctrs_20_0 = _RANDOM[6'h15][11:10];
        ctrs_20_1 = _RANDOM[6'h15][13:12];
        ctrs_21_0 = _RANDOM[6'h15][15:14];
        ctrs_21_1 = _RANDOM[6'h15][17:16];
        ctrs_22_0 = _RANDOM[6'h15][19:18];
        ctrs_22_1 = _RANDOM[6'h15][21:20];
        ctrs_23_0 = _RANDOM[6'h15][23:22];
        ctrs_23_1 = _RANDOM[6'h15][25:24];
        ctrs_24_0 = _RANDOM[6'h15][27:26];
        ctrs_24_1 = _RANDOM[6'h15][29:28];
        ctrs_25_0 = _RANDOM[6'h15][31:30];
        ctrs_25_1 = _RANDOM[6'h16][1:0];
        ctrs_26_0 = _RANDOM[6'h16][3:2];
        ctrs_26_1 = _RANDOM[6'h16][5:4];
        ctrs_27_0 = _RANDOM[6'h16][7:6];
        ctrs_27_1 = _RANDOM[6'h16][9:8];
        ctrs_28_0 = _RANDOM[6'h16][11:10];
        ctrs_28_1 = _RANDOM[6'h16][13:12];
        ctrs_29_0 = _RANDOM[6'h16][15:14];
        ctrs_29_1 = _RANDOM[6'h16][17:16];
        ctrs_30_0 = _RANDOM[6'h16][19:18];
        ctrs_30_1 = _RANDOM[6'h16][21:20];
        ctrs_31_0 = _RANDOM[6'h16][23:22];
        ctrs_31_1 = _RANDOM[6'h16][25:24];
        state_reg = {_RANDOM[6'h16][31:26], _RANDOM[6'h17][24:0]};
        fauftb_enable = _RANDOM[6'h17][25];
        resp_meta_hit_r = _RANDOM[6'h17][26];
        resp_meta_hit_r_1 = _RANDOM[6'h17][27];
        replacer_touch_ways_0_valid_REG = _RANDOM[6'h17][28];
        replacer_touch_ways_0_bits_r = {_RANDOM[6'h17][31:29], _RANDOM[6'h18][1:0]};
        u_valid = _RANDOM[6'h18][2];
        u_bits_ftb_entry_isCall = _RANDOM[6'h1C][9];
        u_bits_ftb_entry_isRet = _RANDOM[6'h1C][10];
        u_bits_ftb_entry_isJalr = _RANDOM[6'h1C][11];
        u_bits_ftb_entry_valid = _RANDOM[6'h1C][12];
        u_bits_ftb_entry_brSlots_0_offset = _RANDOM[6'h1C][16:13];
        u_bits_ftb_entry_brSlots_0_sharing = _RANDOM[6'h1C][17];
        u_bits_ftb_entry_brSlots_0_valid = _RANDOM[6'h1C][18];
        u_bits_ftb_entry_brSlots_0_lower = _RANDOM[6'h1C][30:19];
        u_bits_ftb_entry_brSlots_0_tarStat = {_RANDOM[6'h1C][31], _RANDOM[6'h1D][0]};
        u_bits_ftb_entry_tailSlot_offset = _RANDOM[6'h1D][4:1];
        u_bits_ftb_entry_tailSlot_sharing = _RANDOM[6'h1D][5];
        u_bits_ftb_entry_tailSlot_valid = _RANDOM[6'h1D][6];
        u_bits_ftb_entry_tailSlot_lower = _RANDOM[6'h1D][26:7];
        u_bits_ftb_entry_tailSlot_tarStat = _RANDOM[6'h1D][28:27];
        u_bits_ftb_entry_pftAddr = {_RANDOM[6'h1D][31:29], _RANDOM[6'h1E][0]};
        u_bits_ftb_entry_carry = _RANDOM[6'h1E][1];
        u_bits_ftb_entry_last_may_be_rvi_call = _RANDOM[6'h1E][2];
        u_bits_ftb_entry_strong_bias_0 = _RANDOM[6'h1E][3];
        u_bits_ftb_entry_strong_bias_1 = _RANDOM[6'h1E][4];
        u_bits_br_taken_mask_0 = _RANDOM[6'h1E][10];
        u_bits_br_taken_mask_1 = _RANDOM[6'h1E][11];
        u_bits_meta =
          {_RANDOM[6'h1E][31:23],
           _RANDOM[6'h1F],
           _RANDOM[6'h20],
           _RANDOM[6'h21],
           _RANDOM[6'h22],
           _RANDOM[6'h23],
           _RANDOM[6'h24],
           _RANDOM[6'h25],
           _RANDOM[6'h26][26:0]};
        u_s1_valid = _RANDOM[6'h30][15];
        u_s1_tag = _RANDOM[6'h30][31:16];
        u_s1_hit_oh = _RANDOM[6'h31];
        u_s1_hit = _RANDOM[6'h32][0];
        u_s1_ftb_entry_isCall = _RANDOM[6'h32][1];
        u_s1_ftb_entry_isRet = _RANDOM[6'h32][2];
        u_s1_ftb_entry_isJalr = _RANDOM[6'h32][3];
        u_s1_ftb_entry_valid = _RANDOM[6'h32][4];
        u_s1_ftb_entry_brSlots_0_offset = _RANDOM[6'h32][8:5];
        u_s1_ftb_entry_brSlots_0_sharing = _RANDOM[6'h32][9];
        u_s1_ftb_entry_brSlots_0_valid = _RANDOM[6'h32][10];
        u_s1_ftb_entry_brSlots_0_lower = _RANDOM[6'h32][22:11];
        u_s1_ftb_entry_brSlots_0_tarStat = _RANDOM[6'h32][24:23];
        u_s1_ftb_entry_tailSlot_offset = _RANDOM[6'h32][28:25];
        u_s1_ftb_entry_tailSlot_sharing = _RANDOM[6'h32][29];
        u_s1_ftb_entry_tailSlot_valid = _RANDOM[6'h32][30];
        u_s1_ftb_entry_tailSlot_lower = {_RANDOM[6'h32][31], _RANDOM[6'h33][18:0]};
        u_s1_ftb_entry_tailSlot_tarStat = _RANDOM[6'h33][20:19];
        u_s1_ftb_entry_pftAddr = _RANDOM[6'h33][24:21];
        u_s1_ftb_entry_carry = _RANDOM[6'h33][25];
        u_s1_ftb_entry_last_may_be_rvi_call = _RANDOM[6'h33][26];
        u_s1_ftb_entry_strong_bias_0 = _RANDOM[6'h33][27];
        u_s1_ftb_entry_strong_bias_1 = _RANDOM[6'h33][28];
        u_s1_br_update_valids_0 = _RANDOM[6'h35][15];
        u_s1_br_update_valids_1 = _RANDOM[6'h35][16];
        u_s1_br_takens_0 = _RANDOM[6'h35][17];
        u_s1_br_takens_1 = _RANDOM[6'h35][18];
        io_perf_0_value_REG = _RANDOM[6'h35][20];
        io_perf_0_value_REG_1 = _RANDOM[6'h35][21];
        io_perf_1_value_REG = _RANDOM[6'h35][22];
        io_perf_1_value_REG_1 = _RANDOM[6'h35][23];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        s2_pc_dup_s2_pc_seg_0_value = 26'h0;
        s2_pc_dup_s2_pc_seg_1_value = 12'h0;
        s2_pc_dup_s2_pc_seg_2_value = 12'h0;
        s2_pc_dup_s2_pc_seg_0_value_1 = 26'h0;
        s2_pc_dup_s2_pc_seg_1_value_1 = 12'h0;
        s2_pc_dup_s2_pc_seg_2_value_1 = 12'h0;
        s2_pc_dup_s2_pc_seg_0_value_2 = 26'h0;
        s2_pc_dup_s2_pc_seg_1_value_2 = 12'h0;
        s2_pc_dup_s2_pc_seg_2_value_2 = 12'h0;
        s2_pc_dup_s2_pc_seg_0_value_3 = 26'h0;
        s2_pc_dup_s2_pc_seg_1_value_3 = 12'h0;
        s2_pc_dup_s2_pc_seg_2_value_3 = 12'h0;
        s3_pc_dup_s3_pc_seg_0_value = 26'h0;
        s3_pc_dup_s3_pc_seg_1_value = 12'h0;
        s3_pc_dup_s3_pc_seg_2_value = 12'h0;
        s3_pc_dup_s3_pc_seg_0_value_1 = 26'h0;
        s3_pc_dup_s3_pc_seg_1_value_1 = 12'h0;
        s3_pc_dup_s3_pc_seg_2_value_1 = 12'h0;
        s3_pc_dup_s3_pc_seg_0_value_2 = 26'h0;
        s3_pc_dup_s3_pc_seg_1_value_2 = 12'h0;
        s3_pc_dup_s3_pc_seg_2_value_2 = 12'h0;
        s3_pc_dup_s3_pc_seg_0_value_3 = 26'h0;
        s3_pc_dup_s3_pc_seg_1_value_3 = 12'h0;
        s3_pc_dup_s3_pc_seg_2_value_3 = 12'h0;
        ctrs_0_0 = 2'h2;
        ctrs_0_1 = 2'h2;
        ctrs_1_0 = 2'h2;
        ctrs_1_1 = 2'h2;
        ctrs_2_0 = 2'h2;
        ctrs_2_1 = 2'h2;
        ctrs_3_0 = 2'h2;
        ctrs_3_1 = 2'h2;
        ctrs_4_0 = 2'h2;
        ctrs_4_1 = 2'h2;
        ctrs_5_0 = 2'h2;
        ctrs_5_1 = 2'h2;
        ctrs_6_0 = 2'h2;
        ctrs_6_1 = 2'h2;
        ctrs_7_0 = 2'h2;
        ctrs_7_1 = 2'h2;
        ctrs_8_0 = 2'h2;
        ctrs_8_1 = 2'h2;
        ctrs_9_0 = 2'h2;
        ctrs_9_1 = 2'h2;
        ctrs_10_0 = 2'h2;
        ctrs_10_1 = 2'h2;
        ctrs_11_0 = 2'h2;
        ctrs_11_1 = 2'h2;
        ctrs_12_0 = 2'h2;
        ctrs_12_1 = 2'h2;
        ctrs_13_0 = 2'h2;
        ctrs_13_1 = 2'h2;
        ctrs_14_0 = 2'h2;
        ctrs_14_1 = 2'h2;
        ctrs_15_0 = 2'h2;
        ctrs_15_1 = 2'h2;
        ctrs_16_0 = 2'h2;
        ctrs_16_1 = 2'h2;
        ctrs_17_0 = 2'h2;
        ctrs_17_1 = 2'h2;
        ctrs_18_0 = 2'h2;
        ctrs_18_1 = 2'h2;
        ctrs_19_0 = 2'h2;
        ctrs_19_1 = 2'h2;
        ctrs_20_0 = 2'h2;
        ctrs_20_1 = 2'h2;
        ctrs_21_0 = 2'h2;
        ctrs_21_1 = 2'h2;
        ctrs_22_0 = 2'h2;
        ctrs_22_1 = 2'h2;
        ctrs_23_0 = 2'h2;
        ctrs_23_1 = 2'h2;
        ctrs_24_0 = 2'h2;
        ctrs_24_1 = 2'h2;
        ctrs_25_0 = 2'h2;
        ctrs_25_1 = 2'h2;
        ctrs_26_0 = 2'h2;
        ctrs_26_1 = 2'h2;
        ctrs_27_0 = 2'h2;
        ctrs_27_1 = 2'h2;
        ctrs_28_0 = 2'h2;
        ctrs_28_1 = 2'h2;
        ctrs_29_0 = 2'h2;
        ctrs_29_1 = 2'h2;
        ctrs_30_0 = 2'h2;
        ctrs_30_1 = 2'h2;
        ctrs_31_0 = 2'h2;
        ctrs_31_1 = 2'h2;
        state_reg = 31'h0;
        u_valid = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  FauFTBWay ways_0 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_0_io_resp_isCall),
    .io_resp_isRet                       (_ways_0_io_resp_isRet),
    .io_resp_isJalr                      (_ways_0_io_resp_isJalr),
    .io_resp_valid                       (_ways_0_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_0_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_0_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_0_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_0_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_0_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_0_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_0_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_0_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_0_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_0_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_0_io_resp_pftAddr),
    .io_resp_carry                       (_ways_0_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_0_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_0_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_0_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_0_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_0_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_0),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_1 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_1_io_resp_isCall),
    .io_resp_isRet                       (_ways_1_io_resp_isRet),
    .io_resp_isJalr                      (_ways_1_io_resp_isJalr),
    .io_resp_valid                       (_ways_1_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_1_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_1_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_1_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_1_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_1_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_1_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_1_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_1_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_1_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_1_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_1_io_resp_pftAddr),
    .io_resp_carry                       (_ways_1_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_1_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_1_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_1_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_1_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_1_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_1),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_2 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_2_io_resp_isCall),
    .io_resp_isRet                       (_ways_2_io_resp_isRet),
    .io_resp_isJalr                      (_ways_2_io_resp_isJalr),
    .io_resp_valid                       (_ways_2_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_2_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_2_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_2_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_2_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_2_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_2_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_2_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_2_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_2_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_2_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_2_io_resp_pftAddr),
    .io_resp_carry                       (_ways_2_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_2_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_2_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_2_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_2_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_2_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_2),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_3 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_3_io_resp_isCall),
    .io_resp_isRet                       (_ways_3_io_resp_isRet),
    .io_resp_isJalr                      (_ways_3_io_resp_isJalr),
    .io_resp_valid                       (_ways_3_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_3_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_3_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_3_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_3_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_3_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_3_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_3_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_3_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_3_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_3_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_3_io_resp_pftAddr),
    .io_resp_carry                       (_ways_3_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_3_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_3_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_3_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_3_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_3_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_3),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_4 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_4_io_resp_isCall),
    .io_resp_isRet                       (_ways_4_io_resp_isRet),
    .io_resp_isJalr                      (_ways_4_io_resp_isJalr),
    .io_resp_valid                       (_ways_4_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_4_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_4_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_4_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_4_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_4_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_4_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_4_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_4_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_4_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_4_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_4_io_resp_pftAddr),
    .io_resp_carry                       (_ways_4_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_4_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_4_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_4_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_4_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_4_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_4),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_5 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_5_io_resp_isCall),
    .io_resp_isRet                       (_ways_5_io_resp_isRet),
    .io_resp_isJalr                      (_ways_5_io_resp_isJalr),
    .io_resp_valid                       (_ways_5_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_5_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_5_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_5_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_5_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_5_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_5_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_5_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_5_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_5_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_5_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_5_io_resp_pftAddr),
    .io_resp_carry                       (_ways_5_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_5_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_5_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_5_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_5_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_5_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_5),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_6 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_6_io_resp_isCall),
    .io_resp_isRet                       (_ways_6_io_resp_isRet),
    .io_resp_isJalr                      (_ways_6_io_resp_isJalr),
    .io_resp_valid                       (_ways_6_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_6_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_6_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_6_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_6_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_6_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_6_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_6_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_6_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_6_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_6_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_6_io_resp_pftAddr),
    .io_resp_carry                       (_ways_6_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_6_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_6_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_6_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_6_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_6_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_6),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_7 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_7_io_resp_isCall),
    .io_resp_isRet                       (_ways_7_io_resp_isRet),
    .io_resp_isJalr                      (_ways_7_io_resp_isJalr),
    .io_resp_valid                       (_ways_7_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_7_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_7_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_7_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_7_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_7_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_7_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_7_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_7_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_7_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_7_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_7_io_resp_pftAddr),
    .io_resp_carry                       (_ways_7_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_7_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_7_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_7_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_7_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_7_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_7),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_8 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_8_io_resp_isCall),
    .io_resp_isRet                       (_ways_8_io_resp_isRet),
    .io_resp_isJalr                      (_ways_8_io_resp_isJalr),
    .io_resp_valid                       (_ways_8_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_8_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_8_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_8_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_8_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_8_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_8_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_8_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_8_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_8_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_8_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_8_io_resp_pftAddr),
    .io_resp_carry                       (_ways_8_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_8_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_8_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_8_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_8_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_8_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_8),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_9 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_9_io_resp_isCall),
    .io_resp_isRet                       (_ways_9_io_resp_isRet),
    .io_resp_isJalr                      (_ways_9_io_resp_isJalr),
    .io_resp_valid                       (_ways_9_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_9_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_9_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_9_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_9_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_9_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_9_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_9_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_9_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_9_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_9_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_9_io_resp_pftAddr),
    .io_resp_carry                       (_ways_9_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_9_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_9_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_9_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_9_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_9_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_9),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_10 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_10_io_resp_isCall),
    .io_resp_isRet                       (_ways_10_io_resp_isRet),
    .io_resp_isJalr                      (_ways_10_io_resp_isJalr),
    .io_resp_valid                       (_ways_10_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_10_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_10_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_10_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_10_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_10_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_10_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_10_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_10_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_10_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_10_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_10_io_resp_pftAddr),
    .io_resp_carry                       (_ways_10_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_10_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_10_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_10_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_10_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_10_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_10),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_11 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_11_io_resp_isCall),
    .io_resp_isRet                       (_ways_11_io_resp_isRet),
    .io_resp_isJalr                      (_ways_11_io_resp_isJalr),
    .io_resp_valid                       (_ways_11_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_11_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_11_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_11_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_11_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_11_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_11_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_11_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_11_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_11_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_11_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_11_io_resp_pftAddr),
    .io_resp_carry                       (_ways_11_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_11_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_11_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_11_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_11_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_11_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_11),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_12 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_12_io_resp_isCall),
    .io_resp_isRet                       (_ways_12_io_resp_isRet),
    .io_resp_isJalr                      (_ways_12_io_resp_isJalr),
    .io_resp_valid                       (_ways_12_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_12_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_12_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_12_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_12_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_12_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_12_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_12_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_12_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_12_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_12_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_12_io_resp_pftAddr),
    .io_resp_carry                       (_ways_12_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_12_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_12_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_12_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_12_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_12_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_12),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_13 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_13_io_resp_isCall),
    .io_resp_isRet                       (_ways_13_io_resp_isRet),
    .io_resp_isJalr                      (_ways_13_io_resp_isJalr),
    .io_resp_valid                       (_ways_13_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_13_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_13_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_13_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_13_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_13_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_13_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_13_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_13_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_13_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_13_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_13_io_resp_pftAddr),
    .io_resp_carry                       (_ways_13_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_13_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_13_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_13_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_13_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_13_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_13),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_14 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_14_io_resp_isCall),
    .io_resp_isRet                       (_ways_14_io_resp_isRet),
    .io_resp_isJalr                      (_ways_14_io_resp_isJalr),
    .io_resp_valid                       (_ways_14_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_14_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_14_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_14_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_14_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_14_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_14_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_14_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_14_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_14_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_14_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_14_io_resp_pftAddr),
    .io_resp_carry                       (_ways_14_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_14_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_14_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_14_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_14_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_14_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_14),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_15 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_15_io_resp_isCall),
    .io_resp_isRet                       (_ways_15_io_resp_isRet),
    .io_resp_isJalr                      (_ways_15_io_resp_isJalr),
    .io_resp_valid                       (_ways_15_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_15_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_15_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_15_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_15_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_15_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_15_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_15_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_15_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_15_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_15_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_15_io_resp_pftAddr),
    .io_resp_carry                       (_ways_15_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_15_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_15_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_15_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_15_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_15_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_15),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_16 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_16_io_resp_isCall),
    .io_resp_isRet                       (_ways_16_io_resp_isRet),
    .io_resp_isJalr                      (_ways_16_io_resp_isJalr),
    .io_resp_valid                       (_ways_16_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_16_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_16_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_16_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_16_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_16_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_16_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_16_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_16_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_16_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_16_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_16_io_resp_pftAddr),
    .io_resp_carry                       (_ways_16_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_16_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_16_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_16_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_16_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_16_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_16),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_17 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_17_io_resp_isCall),
    .io_resp_isRet                       (_ways_17_io_resp_isRet),
    .io_resp_isJalr                      (_ways_17_io_resp_isJalr),
    .io_resp_valid                       (_ways_17_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_17_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_17_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_17_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_17_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_17_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_17_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_17_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_17_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_17_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_17_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_17_io_resp_pftAddr),
    .io_resp_carry                       (_ways_17_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_17_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_17_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_17_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_17_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_17_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_17),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_18 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_18_io_resp_isCall),
    .io_resp_isRet                       (_ways_18_io_resp_isRet),
    .io_resp_isJalr                      (_ways_18_io_resp_isJalr),
    .io_resp_valid                       (_ways_18_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_18_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_18_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_18_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_18_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_18_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_18_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_18_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_18_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_18_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_18_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_18_io_resp_pftAddr),
    .io_resp_carry                       (_ways_18_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_18_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_18_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_18_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_18_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_18_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_18),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_19 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_19_io_resp_isCall),
    .io_resp_isRet                       (_ways_19_io_resp_isRet),
    .io_resp_isJalr                      (_ways_19_io_resp_isJalr),
    .io_resp_valid                       (_ways_19_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_19_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_19_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_19_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_19_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_19_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_19_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_19_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_19_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_19_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_19_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_19_io_resp_pftAddr),
    .io_resp_carry                       (_ways_19_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_19_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_19_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_19_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_19_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_19_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_19),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_20 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_20_io_resp_isCall),
    .io_resp_isRet                       (_ways_20_io_resp_isRet),
    .io_resp_isJalr                      (_ways_20_io_resp_isJalr),
    .io_resp_valid                       (_ways_20_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_20_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_20_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_20_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_20_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_20_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_20_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_20_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_20_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_20_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_20_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_20_io_resp_pftAddr),
    .io_resp_carry                       (_ways_20_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_20_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_20_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_20_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_20_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_20_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_20),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_21 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_21_io_resp_isCall),
    .io_resp_isRet                       (_ways_21_io_resp_isRet),
    .io_resp_isJalr                      (_ways_21_io_resp_isJalr),
    .io_resp_valid                       (_ways_21_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_21_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_21_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_21_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_21_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_21_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_21_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_21_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_21_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_21_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_21_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_21_io_resp_pftAddr),
    .io_resp_carry                       (_ways_21_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_21_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_21_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_21_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_21_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_21_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_21),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_22 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_22_io_resp_isCall),
    .io_resp_isRet                       (_ways_22_io_resp_isRet),
    .io_resp_isJalr                      (_ways_22_io_resp_isJalr),
    .io_resp_valid                       (_ways_22_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_22_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_22_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_22_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_22_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_22_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_22_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_22_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_22_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_22_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_22_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_22_io_resp_pftAddr),
    .io_resp_carry                       (_ways_22_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_22_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_22_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_22_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_22_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_22_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_22),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_23 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_23_io_resp_isCall),
    .io_resp_isRet                       (_ways_23_io_resp_isRet),
    .io_resp_isJalr                      (_ways_23_io_resp_isJalr),
    .io_resp_valid                       (_ways_23_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_23_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_23_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_23_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_23_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_23_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_23_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_23_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_23_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_23_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_23_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_23_io_resp_pftAddr),
    .io_resp_carry                       (_ways_23_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_23_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_23_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_23_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_23_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_23_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_23),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_24 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_24_io_resp_isCall),
    .io_resp_isRet                       (_ways_24_io_resp_isRet),
    .io_resp_isJalr                      (_ways_24_io_resp_isJalr),
    .io_resp_valid                       (_ways_24_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_24_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_24_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_24_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_24_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_24_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_24_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_24_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_24_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_24_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_24_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_24_io_resp_pftAddr),
    .io_resp_carry                       (_ways_24_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_24_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_24_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_24_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_24_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_24_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_24),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_25 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_25_io_resp_isCall),
    .io_resp_isRet                       (_ways_25_io_resp_isRet),
    .io_resp_isJalr                      (_ways_25_io_resp_isJalr),
    .io_resp_valid                       (_ways_25_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_25_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_25_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_25_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_25_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_25_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_25_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_25_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_25_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_25_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_25_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_25_io_resp_pftAddr),
    .io_resp_carry                       (_ways_25_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_25_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_25_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_25_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_25_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_25_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_25),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_26 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_26_io_resp_isCall),
    .io_resp_isRet                       (_ways_26_io_resp_isRet),
    .io_resp_isJalr                      (_ways_26_io_resp_isJalr),
    .io_resp_valid                       (_ways_26_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_26_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_26_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_26_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_26_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_26_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_26_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_26_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_26_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_26_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_26_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_26_io_resp_pftAddr),
    .io_resp_carry                       (_ways_26_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_26_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_26_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_26_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_26_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_26_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_26),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_27 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_27_io_resp_isCall),
    .io_resp_isRet                       (_ways_27_io_resp_isRet),
    .io_resp_isJalr                      (_ways_27_io_resp_isJalr),
    .io_resp_valid                       (_ways_27_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_27_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_27_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_27_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_27_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_27_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_27_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_27_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_27_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_27_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_27_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_27_io_resp_pftAddr),
    .io_resp_carry                       (_ways_27_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_27_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_27_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_27_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_27_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_27_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_27),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_28 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_28_io_resp_isCall),
    .io_resp_isRet                       (_ways_28_io_resp_isRet),
    .io_resp_isJalr                      (_ways_28_io_resp_isJalr),
    .io_resp_valid                       (_ways_28_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_28_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_28_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_28_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_28_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_28_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_28_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_28_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_28_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_28_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_28_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_28_io_resp_pftAddr),
    .io_resp_carry                       (_ways_28_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_28_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_28_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_28_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_28_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_28_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_28),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_29 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_29_io_resp_isCall),
    .io_resp_isRet                       (_ways_29_io_resp_isRet),
    .io_resp_isJalr                      (_ways_29_io_resp_isJalr),
    .io_resp_valid                       (_ways_29_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_29_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_29_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_29_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_29_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_29_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_29_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_29_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_29_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_29_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_29_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_29_io_resp_pftAddr),
    .io_resp_carry                       (_ways_29_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_29_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_29_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_29_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_29_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_29_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_29),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_30 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_30_io_resp_isCall),
    .io_resp_isRet                       (_ways_30_io_resp_isRet),
    .io_resp_isJalr                      (_ways_30_io_resp_isJalr),
    .io_resp_valid                       (_ways_30_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_30_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_30_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_30_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_30_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_30_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_30_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_30_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_30_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_30_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_30_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_30_io_resp_pftAddr),
    .io_resp_carry                       (_ways_30_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_30_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_30_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_30_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_30_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_30_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_30),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  FauFTBWay ways_31 (
    .clock                               (clock),
    .reset                               (reset),
    .io_req_tag                          (s1_pc_dup_0[16:1]),
    .io_resp_isCall                      (_ways_31_io_resp_isCall),
    .io_resp_isRet                       (_ways_31_io_resp_isRet),
    .io_resp_isJalr                      (_ways_31_io_resp_isJalr),
    .io_resp_valid                       (_ways_31_io_resp_valid),
    .io_resp_brSlots_0_offset            (_ways_31_io_resp_brSlots_0_offset),
    .io_resp_brSlots_0_sharing           (_ways_31_io_resp_brSlots_0_sharing),
    .io_resp_brSlots_0_valid             (_ways_31_io_resp_brSlots_0_valid),
    .io_resp_brSlots_0_lower             (_ways_31_io_resp_brSlots_0_lower),
    .io_resp_brSlots_0_tarStat           (_ways_31_io_resp_brSlots_0_tarStat),
    .io_resp_tailSlot_offset             (_ways_31_io_resp_tailSlot_offset),
    .io_resp_tailSlot_sharing            (_ways_31_io_resp_tailSlot_sharing),
    .io_resp_tailSlot_valid              (_ways_31_io_resp_tailSlot_valid),
    .io_resp_tailSlot_lower              (_ways_31_io_resp_tailSlot_lower),
    .io_resp_tailSlot_tarStat            (_ways_31_io_resp_tailSlot_tarStat),
    .io_resp_pftAddr                     (_ways_31_io_resp_pftAddr),
    .io_resp_carry                       (_ways_31_io_resp_carry),
    .io_resp_last_may_be_rvi_call        (_ways_31_io_resp_last_may_be_rvi_call),
    .io_resp_strong_bias_0               (_ways_31_io_resp_strong_bias_0),
    .io_resp_strong_bias_1               (_ways_31_io_resp_strong_bias_1),
    .io_resp_hit                         (_ways_31_io_resp_hit),
    .io_update_req_tag                   (io_update_bits_pc[16:1]),
    .io_update_hit                       (_ways_31_io_update_hit),
    .io_write_valid                      (u_s1_ways_write_valid_31),
    .io_write_entry_isCall               (u_s1_ftb_entry_isCall),
    .io_write_entry_isRet                (u_s1_ftb_entry_isRet),
    .io_write_entry_isJalr               (u_s1_ftb_entry_isJalr),
    .io_write_entry_valid                (u_s1_ftb_entry_valid),
    .io_write_entry_brSlots_0_offset     (u_s1_ftb_entry_brSlots_0_offset),
    .io_write_entry_brSlots_0_sharing    (u_s1_ftb_entry_brSlots_0_sharing),
    .io_write_entry_brSlots_0_valid      (u_s1_ftb_entry_brSlots_0_valid),
    .io_write_entry_brSlots_0_lower      (u_s1_ftb_entry_brSlots_0_lower),
    .io_write_entry_brSlots_0_tarStat    (u_s1_ftb_entry_brSlots_0_tarStat),
    .io_write_entry_tailSlot_offset      (u_s1_ftb_entry_tailSlot_offset),
    .io_write_entry_tailSlot_sharing     (u_s1_ftb_entry_tailSlot_sharing),
    .io_write_entry_tailSlot_valid       (u_s1_ftb_entry_tailSlot_valid),
    .io_write_entry_tailSlot_lower       (u_s1_ftb_entry_tailSlot_lower),
    .io_write_entry_tailSlot_tarStat     (u_s1_ftb_entry_tailSlot_tarStat),
    .io_write_entry_pftAddr              (u_s1_ftb_entry_pftAddr),
    .io_write_entry_carry                (u_s1_ftb_entry_carry),
    .io_write_entry_last_may_be_rvi_call (u_s1_ftb_entry_last_may_be_rvi_call),
    .io_write_entry_strong_bias_0        (u_s1_ftb_entry_strong_bias_0),
    .io_write_entry_strong_bias_1        (u_s1_ftb_entry_strong_bias_1),
    .io_write_tag                        (u_s1_tag)
  );
  assign io_out_s1_pc_0 = s1_pc_dup_0;
  assign io_out_s1_pc_1 = s1_pc_dup_1;
  assign io_out_s1_pc_2 = s1_pc_dup_2;
  assign io_out_s1_pc_3 = s1_pc_dup_3;
  assign io_out_s1_full_pred_0_br_taken_mask_0 = _s1_hit_full_pred_T_1165;
  assign io_out_s1_full_pred_0_br_taken_mask_1 = _s1_hit_full_pred_T_1228;
  assign io_out_s1_full_pred_0_slot_valids_0 = _s1_hit_full_pred_T_1039;
  assign io_out_s1_full_pred_0_slot_valids_1 = _s1_hit_full_pred_T_1102;
  assign io_out_s1_full_pred_0_targets_0 = _s1_hit_full_pred_T_913;
  assign io_out_s1_full_pred_0_targets_1 = _s1_hit_full_pred_T_976;
  assign io_out_s1_full_pred_0_offsets_0 = _s1_hit_full_pred_T_724;
  assign io_out_s1_full_pred_0_offsets_1 = _s1_hit_full_pred_T_787;
  assign io_out_s1_full_pred_0_fallThroughAddr = _s1_hit_full_pred_T_661;
  assign io_out_s1_full_pred_0_is_br_sharing = _s1_hit_full_pred_T_157;
  assign io_out_s1_full_pred_0_hit = io_fauftb_entry_hit_out_0;
  assign io_out_s1_full_pred_1_br_taken_mask_0 = _s1_hit_full_pred_T_1165;
  assign io_out_s1_full_pred_1_br_taken_mask_1 = _s1_hit_full_pred_T_1228;
  assign io_out_s1_full_pred_1_slot_valids_0 = _s1_hit_full_pred_T_1039;
  assign io_out_s1_full_pred_1_slot_valids_1 = _s1_hit_full_pred_T_1102;
  assign io_out_s1_full_pred_1_targets_0 = _s1_hit_full_pred_T_913;
  assign io_out_s1_full_pred_1_targets_1 = _s1_hit_full_pred_T_976;
  assign io_out_s1_full_pred_1_offsets_0 = _s1_hit_full_pred_T_724;
  assign io_out_s1_full_pred_1_offsets_1 = _s1_hit_full_pred_T_787;
  assign io_out_s1_full_pred_1_fallThroughAddr = _s1_hit_full_pred_T_661;
  assign io_out_s1_full_pred_1_is_br_sharing = _s1_hit_full_pred_T_157;
  assign io_out_s1_full_pred_1_hit = io_fauftb_entry_hit_out_0;
  assign io_out_s1_full_pred_2_br_taken_mask_0 = _s1_hit_full_pred_T_1165;
  assign io_out_s1_full_pred_2_br_taken_mask_1 = _s1_hit_full_pred_T_1228;
  assign io_out_s1_full_pred_2_slot_valids_0 = _s1_hit_full_pred_T_1039;
  assign io_out_s1_full_pred_2_slot_valids_1 = _s1_hit_full_pred_T_1102;
  assign io_out_s1_full_pred_2_targets_0 = _s1_hit_full_pred_T_913;
  assign io_out_s1_full_pred_2_targets_1 = _s1_hit_full_pred_T_976;
  assign io_out_s1_full_pred_2_offsets_0 = _s1_hit_full_pred_T_724;
  assign io_out_s1_full_pred_2_offsets_1 = _s1_hit_full_pred_T_787;
  assign io_out_s1_full_pred_2_fallThroughAddr = _s1_hit_full_pred_T_661;
  assign io_out_s1_full_pred_2_is_br_sharing = _s1_hit_full_pred_T_157;
  assign io_out_s1_full_pred_2_hit = io_fauftb_entry_hit_out_0;
  assign io_out_s1_full_pred_3_br_taken_mask_0 = _s1_hit_full_pred_T_1165;
  assign io_out_s1_full_pred_3_br_taken_mask_1 = _s1_hit_full_pred_T_1228;
  assign io_out_s1_full_pred_3_slot_valids_0 = _s1_hit_full_pred_T_1039;
  assign io_out_s1_full_pred_3_slot_valids_1 = _s1_hit_full_pred_T_1102;
  assign io_out_s1_full_pred_3_targets_0 = _s1_hit_full_pred_T_913;
  assign io_out_s1_full_pred_3_targets_1 = _s1_hit_full_pred_T_976;
  assign io_out_s1_full_pred_3_offsets_0 = _s1_hit_full_pred_T_724;
  assign io_out_s1_full_pred_3_offsets_1 = _s1_hit_full_pred_T_787;
  assign io_out_s1_full_pred_3_fallThroughAddr = _s1_hit_full_pred_T_661;
  assign io_out_s1_full_pred_3_fallThroughErr =
    _ways_0_io_resp_hit & s1_possible_full_preds_0_fallThroughErr | _ways_1_io_resp_hit
    & s1_possible_full_preds_1_fallThroughErr | _ways_2_io_resp_hit
    & s1_possible_full_preds_2_fallThroughErr | _ways_3_io_resp_hit
    & s1_possible_full_preds_3_fallThroughErr | _ways_4_io_resp_hit
    & s1_possible_full_preds_4_fallThroughErr | _ways_5_io_resp_hit
    & s1_possible_full_preds_5_fallThroughErr | _ways_6_io_resp_hit
    & s1_possible_full_preds_6_fallThroughErr | _ways_7_io_resp_hit
    & s1_possible_full_preds_7_fallThroughErr | _ways_8_io_resp_hit
    & s1_possible_full_preds_8_fallThroughErr | _ways_9_io_resp_hit
    & s1_possible_full_preds_9_fallThroughErr | _ways_10_io_resp_hit
    & s1_possible_full_preds_10_fallThroughErr | _ways_11_io_resp_hit
    & s1_possible_full_preds_11_fallThroughErr | _ways_12_io_resp_hit
    & s1_possible_full_preds_12_fallThroughErr | _ways_13_io_resp_hit
    & s1_possible_full_preds_13_fallThroughErr | _ways_14_io_resp_hit
    & s1_possible_full_preds_14_fallThroughErr | _ways_15_io_resp_hit
    & s1_possible_full_preds_15_fallThroughErr | _ways_16_io_resp_hit
    & s1_possible_full_preds_16_fallThroughErr | _ways_17_io_resp_hit
    & s1_possible_full_preds_17_fallThroughErr | _ways_18_io_resp_hit
    & s1_possible_full_preds_18_fallThroughErr | _ways_19_io_resp_hit
    & s1_possible_full_preds_19_fallThroughErr | _ways_20_io_resp_hit
    & s1_possible_full_preds_20_fallThroughErr | _ways_21_io_resp_hit
    & s1_possible_full_preds_21_fallThroughErr | _ways_22_io_resp_hit
    & s1_possible_full_preds_22_fallThroughErr | _ways_23_io_resp_hit
    & s1_possible_full_preds_23_fallThroughErr | _ways_24_io_resp_hit
    & s1_possible_full_preds_24_fallThroughErr | _ways_25_io_resp_hit
    & s1_possible_full_preds_25_fallThroughErr | _ways_26_io_resp_hit
    & s1_possible_full_preds_26_fallThroughErr | _ways_27_io_resp_hit
    & s1_possible_full_preds_27_fallThroughErr | _ways_28_io_resp_hit
    & s1_possible_full_preds_28_fallThroughErr | _ways_29_io_resp_hit
    & s1_possible_full_preds_29_fallThroughErr | _ways_30_io_resp_hit
    & s1_possible_full_preds_30_fallThroughErr | _ways_31_io_resp_hit
    & s1_possible_full_preds_31_fallThroughErr;
  assign io_out_s1_full_pred_3_is_br_sharing = _s1_hit_full_pred_T_157;
  assign io_out_s1_full_pred_3_hit = io_fauftb_entry_hit_out_0;
  assign io_out_last_stage_meta = {259'h0, resp_meta_hit_r_1};
  assign io_fauftb_entry_out_isCall =
    _ways_0_io_resp_hit & _ways_0_io_resp_isCall | _ways_1_io_resp_hit
    & _ways_1_io_resp_isCall | _ways_2_io_resp_hit & _ways_2_io_resp_isCall
    | _ways_3_io_resp_hit & _ways_3_io_resp_isCall | _ways_4_io_resp_hit
    & _ways_4_io_resp_isCall | _ways_5_io_resp_hit & _ways_5_io_resp_isCall
    | _ways_6_io_resp_hit & _ways_6_io_resp_isCall | _ways_7_io_resp_hit
    & _ways_7_io_resp_isCall | _ways_8_io_resp_hit & _ways_8_io_resp_isCall
    | _ways_9_io_resp_hit & _ways_9_io_resp_isCall | _ways_10_io_resp_hit
    & _ways_10_io_resp_isCall | _ways_11_io_resp_hit & _ways_11_io_resp_isCall
    | _ways_12_io_resp_hit & _ways_12_io_resp_isCall | _ways_13_io_resp_hit
    & _ways_13_io_resp_isCall | _ways_14_io_resp_hit & _ways_14_io_resp_isCall
    | _ways_15_io_resp_hit & _ways_15_io_resp_isCall | _ways_16_io_resp_hit
    & _ways_16_io_resp_isCall | _ways_17_io_resp_hit & _ways_17_io_resp_isCall
    | _ways_18_io_resp_hit & _ways_18_io_resp_isCall | _ways_19_io_resp_hit
    & _ways_19_io_resp_isCall | _ways_20_io_resp_hit & _ways_20_io_resp_isCall
    | _ways_21_io_resp_hit & _ways_21_io_resp_isCall | _ways_22_io_resp_hit
    & _ways_22_io_resp_isCall | _ways_23_io_resp_hit & _ways_23_io_resp_isCall
    | _ways_24_io_resp_hit & _ways_24_io_resp_isCall | _ways_25_io_resp_hit
    & _ways_25_io_resp_isCall | _ways_26_io_resp_hit & _ways_26_io_resp_isCall
    | _ways_27_io_resp_hit & _ways_27_io_resp_isCall | _ways_28_io_resp_hit
    & _ways_28_io_resp_isCall | _ways_29_io_resp_hit & _ways_29_io_resp_isCall
    | _ways_30_io_resp_hit & _ways_30_io_resp_isCall | _ways_31_io_resp_hit
    & _ways_31_io_resp_isCall;
  assign io_fauftb_entry_out_isRet =
    _ways_0_io_resp_hit & _ways_0_io_resp_isRet | _ways_1_io_resp_hit
    & _ways_1_io_resp_isRet | _ways_2_io_resp_hit & _ways_2_io_resp_isRet
    | _ways_3_io_resp_hit & _ways_3_io_resp_isRet | _ways_4_io_resp_hit
    & _ways_4_io_resp_isRet | _ways_5_io_resp_hit & _ways_5_io_resp_isRet
    | _ways_6_io_resp_hit & _ways_6_io_resp_isRet | _ways_7_io_resp_hit
    & _ways_7_io_resp_isRet | _ways_8_io_resp_hit & _ways_8_io_resp_isRet
    | _ways_9_io_resp_hit & _ways_9_io_resp_isRet | _ways_10_io_resp_hit
    & _ways_10_io_resp_isRet | _ways_11_io_resp_hit & _ways_11_io_resp_isRet
    | _ways_12_io_resp_hit & _ways_12_io_resp_isRet | _ways_13_io_resp_hit
    & _ways_13_io_resp_isRet | _ways_14_io_resp_hit & _ways_14_io_resp_isRet
    | _ways_15_io_resp_hit & _ways_15_io_resp_isRet | _ways_16_io_resp_hit
    & _ways_16_io_resp_isRet | _ways_17_io_resp_hit & _ways_17_io_resp_isRet
    | _ways_18_io_resp_hit & _ways_18_io_resp_isRet | _ways_19_io_resp_hit
    & _ways_19_io_resp_isRet | _ways_20_io_resp_hit & _ways_20_io_resp_isRet
    | _ways_21_io_resp_hit & _ways_21_io_resp_isRet | _ways_22_io_resp_hit
    & _ways_22_io_resp_isRet | _ways_23_io_resp_hit & _ways_23_io_resp_isRet
    | _ways_24_io_resp_hit & _ways_24_io_resp_isRet | _ways_25_io_resp_hit
    & _ways_25_io_resp_isRet | _ways_26_io_resp_hit & _ways_26_io_resp_isRet
    | _ways_27_io_resp_hit & _ways_27_io_resp_isRet | _ways_28_io_resp_hit
    & _ways_28_io_resp_isRet | _ways_29_io_resp_hit & _ways_29_io_resp_isRet
    | _ways_30_io_resp_hit & _ways_30_io_resp_isRet | _ways_31_io_resp_hit
    & _ways_31_io_resp_isRet;
  assign io_fauftb_entry_out_isJalr =
    _ways_0_io_resp_hit & _ways_0_io_resp_isJalr | _ways_1_io_resp_hit
    & _ways_1_io_resp_isJalr | _ways_2_io_resp_hit & _ways_2_io_resp_isJalr
    | _ways_3_io_resp_hit & _ways_3_io_resp_isJalr | _ways_4_io_resp_hit
    & _ways_4_io_resp_isJalr | _ways_5_io_resp_hit & _ways_5_io_resp_isJalr
    | _ways_6_io_resp_hit & _ways_6_io_resp_isJalr | _ways_7_io_resp_hit
    & _ways_7_io_resp_isJalr | _ways_8_io_resp_hit & _ways_8_io_resp_isJalr
    | _ways_9_io_resp_hit & _ways_9_io_resp_isJalr | _ways_10_io_resp_hit
    & _ways_10_io_resp_isJalr | _ways_11_io_resp_hit & _ways_11_io_resp_isJalr
    | _ways_12_io_resp_hit & _ways_12_io_resp_isJalr | _ways_13_io_resp_hit
    & _ways_13_io_resp_isJalr | _ways_14_io_resp_hit & _ways_14_io_resp_isJalr
    | _ways_15_io_resp_hit & _ways_15_io_resp_isJalr | _ways_16_io_resp_hit
    & _ways_16_io_resp_isJalr | _ways_17_io_resp_hit & _ways_17_io_resp_isJalr
    | _ways_18_io_resp_hit & _ways_18_io_resp_isJalr | _ways_19_io_resp_hit
    & _ways_19_io_resp_isJalr | _ways_20_io_resp_hit & _ways_20_io_resp_isJalr
    | _ways_21_io_resp_hit & _ways_21_io_resp_isJalr | _ways_22_io_resp_hit
    & _ways_22_io_resp_isJalr | _ways_23_io_resp_hit & _ways_23_io_resp_isJalr
    | _ways_24_io_resp_hit & _ways_24_io_resp_isJalr | _ways_25_io_resp_hit
    & _ways_25_io_resp_isJalr | _ways_26_io_resp_hit & _ways_26_io_resp_isJalr
    | _ways_27_io_resp_hit & _ways_27_io_resp_isJalr | _ways_28_io_resp_hit
    & _ways_28_io_resp_isJalr | _ways_29_io_resp_hit & _ways_29_io_resp_isJalr
    | _ways_30_io_resp_hit & _ways_30_io_resp_isJalr | _ways_31_io_resp_hit
    & _ways_31_io_resp_isJalr;
  assign io_fauftb_entry_out_valid =
    _ways_0_io_resp_hit & _ways_0_io_resp_valid | _ways_1_io_resp_hit
    & _ways_1_io_resp_valid | _ways_2_io_resp_hit & _ways_2_io_resp_valid
    | _ways_3_io_resp_hit & _ways_3_io_resp_valid | _ways_4_io_resp_hit
    & _ways_4_io_resp_valid | _ways_5_io_resp_hit & _ways_5_io_resp_valid
    | _ways_6_io_resp_hit & _ways_6_io_resp_valid | _ways_7_io_resp_hit
    & _ways_7_io_resp_valid | _ways_8_io_resp_hit & _ways_8_io_resp_valid
    | _ways_9_io_resp_hit & _ways_9_io_resp_valid | _ways_10_io_resp_hit
    & _ways_10_io_resp_valid | _ways_11_io_resp_hit & _ways_11_io_resp_valid
    | _ways_12_io_resp_hit & _ways_12_io_resp_valid | _ways_13_io_resp_hit
    & _ways_13_io_resp_valid | _ways_14_io_resp_hit & _ways_14_io_resp_valid
    | _ways_15_io_resp_hit & _ways_15_io_resp_valid | _ways_16_io_resp_hit
    & _ways_16_io_resp_valid | _ways_17_io_resp_hit & _ways_17_io_resp_valid
    | _ways_18_io_resp_hit & _ways_18_io_resp_valid | _ways_19_io_resp_hit
    & _ways_19_io_resp_valid | _ways_20_io_resp_hit & _ways_20_io_resp_valid
    | _ways_21_io_resp_hit & _ways_21_io_resp_valid | _ways_22_io_resp_hit
    & _ways_22_io_resp_valid | _ways_23_io_resp_hit & _ways_23_io_resp_valid
    | _ways_24_io_resp_hit & _ways_24_io_resp_valid | _ways_25_io_resp_hit
    & _ways_25_io_resp_valid | _ways_26_io_resp_hit & _ways_26_io_resp_valid
    | _ways_27_io_resp_hit & _ways_27_io_resp_valid | _ways_28_io_resp_hit
    & _ways_28_io_resp_valid | _ways_29_io_resp_hit & _ways_29_io_resp_valid
    | _ways_30_io_resp_hit & _ways_30_io_resp_valid | _ways_31_io_resp_hit
    & _ways_31_io_resp_valid;
  assign io_fauftb_entry_out_brSlots_0_offset =
    (_ways_0_io_resp_hit ? _ways_0_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_1_io_resp_hit ? _ways_1_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_2_io_resp_hit ? _ways_2_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_3_io_resp_hit ? _ways_3_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_4_io_resp_hit ? _ways_4_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_5_io_resp_hit ? _ways_5_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_6_io_resp_hit ? _ways_6_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_7_io_resp_hit ? _ways_7_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_8_io_resp_hit ? _ways_8_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_9_io_resp_hit ? _ways_9_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_10_io_resp_hit ? _ways_10_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_11_io_resp_hit ? _ways_11_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_12_io_resp_hit ? _ways_12_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_13_io_resp_hit ? _ways_13_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_14_io_resp_hit ? _ways_14_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_15_io_resp_hit ? _ways_15_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_16_io_resp_hit ? _ways_16_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_17_io_resp_hit ? _ways_17_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_18_io_resp_hit ? _ways_18_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_19_io_resp_hit ? _ways_19_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_20_io_resp_hit ? _ways_20_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_21_io_resp_hit ? _ways_21_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_22_io_resp_hit ? _ways_22_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_23_io_resp_hit ? _ways_23_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_24_io_resp_hit ? _ways_24_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_25_io_resp_hit ? _ways_25_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_26_io_resp_hit ? _ways_26_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_27_io_resp_hit ? _ways_27_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_28_io_resp_hit ? _ways_28_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_29_io_resp_hit ? _ways_29_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_30_io_resp_hit ? _ways_30_io_resp_brSlots_0_offset : 4'h0)
    | (_ways_31_io_resp_hit ? _ways_31_io_resp_brSlots_0_offset : 4'h0);
  assign io_fauftb_entry_out_brSlots_0_sharing =
    _ways_0_io_resp_hit & _ways_0_io_resp_brSlots_0_sharing | _ways_1_io_resp_hit
    & _ways_1_io_resp_brSlots_0_sharing | _ways_2_io_resp_hit
    & _ways_2_io_resp_brSlots_0_sharing | _ways_3_io_resp_hit
    & _ways_3_io_resp_brSlots_0_sharing | _ways_4_io_resp_hit
    & _ways_4_io_resp_brSlots_0_sharing | _ways_5_io_resp_hit
    & _ways_5_io_resp_brSlots_0_sharing | _ways_6_io_resp_hit
    & _ways_6_io_resp_brSlots_0_sharing | _ways_7_io_resp_hit
    & _ways_7_io_resp_brSlots_0_sharing | _ways_8_io_resp_hit
    & _ways_8_io_resp_brSlots_0_sharing | _ways_9_io_resp_hit
    & _ways_9_io_resp_brSlots_0_sharing | _ways_10_io_resp_hit
    & _ways_10_io_resp_brSlots_0_sharing | _ways_11_io_resp_hit
    & _ways_11_io_resp_brSlots_0_sharing | _ways_12_io_resp_hit
    & _ways_12_io_resp_brSlots_0_sharing | _ways_13_io_resp_hit
    & _ways_13_io_resp_brSlots_0_sharing | _ways_14_io_resp_hit
    & _ways_14_io_resp_brSlots_0_sharing | _ways_15_io_resp_hit
    & _ways_15_io_resp_brSlots_0_sharing | _ways_16_io_resp_hit
    & _ways_16_io_resp_brSlots_0_sharing | _ways_17_io_resp_hit
    & _ways_17_io_resp_brSlots_0_sharing | _ways_18_io_resp_hit
    & _ways_18_io_resp_brSlots_0_sharing | _ways_19_io_resp_hit
    & _ways_19_io_resp_brSlots_0_sharing | _ways_20_io_resp_hit
    & _ways_20_io_resp_brSlots_0_sharing | _ways_21_io_resp_hit
    & _ways_21_io_resp_brSlots_0_sharing | _ways_22_io_resp_hit
    & _ways_22_io_resp_brSlots_0_sharing | _ways_23_io_resp_hit
    & _ways_23_io_resp_brSlots_0_sharing | _ways_24_io_resp_hit
    & _ways_24_io_resp_brSlots_0_sharing | _ways_25_io_resp_hit
    & _ways_25_io_resp_brSlots_0_sharing | _ways_26_io_resp_hit
    & _ways_26_io_resp_brSlots_0_sharing | _ways_27_io_resp_hit
    & _ways_27_io_resp_brSlots_0_sharing | _ways_28_io_resp_hit
    & _ways_28_io_resp_brSlots_0_sharing | _ways_29_io_resp_hit
    & _ways_29_io_resp_brSlots_0_sharing | _ways_30_io_resp_hit
    & _ways_30_io_resp_brSlots_0_sharing | _ways_31_io_resp_hit
    & _ways_31_io_resp_brSlots_0_sharing;
  assign io_fauftb_entry_out_brSlots_0_valid =
    _ways_0_io_resp_hit & _ways_0_io_resp_brSlots_0_valid | _ways_1_io_resp_hit
    & _ways_1_io_resp_brSlots_0_valid | _ways_2_io_resp_hit
    & _ways_2_io_resp_brSlots_0_valid | _ways_3_io_resp_hit
    & _ways_3_io_resp_brSlots_0_valid | _ways_4_io_resp_hit
    & _ways_4_io_resp_brSlots_0_valid | _ways_5_io_resp_hit
    & _ways_5_io_resp_brSlots_0_valid | _ways_6_io_resp_hit
    & _ways_6_io_resp_brSlots_0_valid | _ways_7_io_resp_hit
    & _ways_7_io_resp_brSlots_0_valid | _ways_8_io_resp_hit
    & _ways_8_io_resp_brSlots_0_valid | _ways_9_io_resp_hit
    & _ways_9_io_resp_brSlots_0_valid | _ways_10_io_resp_hit
    & _ways_10_io_resp_brSlots_0_valid | _ways_11_io_resp_hit
    & _ways_11_io_resp_brSlots_0_valid | _ways_12_io_resp_hit
    & _ways_12_io_resp_brSlots_0_valid | _ways_13_io_resp_hit
    & _ways_13_io_resp_brSlots_0_valid | _ways_14_io_resp_hit
    & _ways_14_io_resp_brSlots_0_valid | _ways_15_io_resp_hit
    & _ways_15_io_resp_brSlots_0_valid | _ways_16_io_resp_hit
    & _ways_16_io_resp_brSlots_0_valid | _ways_17_io_resp_hit
    & _ways_17_io_resp_brSlots_0_valid | _ways_18_io_resp_hit
    & _ways_18_io_resp_brSlots_0_valid | _ways_19_io_resp_hit
    & _ways_19_io_resp_brSlots_0_valid | _ways_20_io_resp_hit
    & _ways_20_io_resp_brSlots_0_valid | _ways_21_io_resp_hit
    & _ways_21_io_resp_brSlots_0_valid | _ways_22_io_resp_hit
    & _ways_22_io_resp_brSlots_0_valid | _ways_23_io_resp_hit
    & _ways_23_io_resp_brSlots_0_valid | _ways_24_io_resp_hit
    & _ways_24_io_resp_brSlots_0_valid | _ways_25_io_resp_hit
    & _ways_25_io_resp_brSlots_0_valid | _ways_26_io_resp_hit
    & _ways_26_io_resp_brSlots_0_valid | _ways_27_io_resp_hit
    & _ways_27_io_resp_brSlots_0_valid | _ways_28_io_resp_hit
    & _ways_28_io_resp_brSlots_0_valid | _ways_29_io_resp_hit
    & _ways_29_io_resp_brSlots_0_valid | _ways_30_io_resp_hit
    & _ways_30_io_resp_brSlots_0_valid | _ways_31_io_resp_hit
    & _ways_31_io_resp_brSlots_0_valid;
  assign io_fauftb_entry_out_brSlots_0_lower =
    (_ways_0_io_resp_hit ? _ways_0_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_1_io_resp_hit ? _ways_1_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_2_io_resp_hit ? _ways_2_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_3_io_resp_hit ? _ways_3_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_4_io_resp_hit ? _ways_4_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_5_io_resp_hit ? _ways_5_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_6_io_resp_hit ? _ways_6_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_7_io_resp_hit ? _ways_7_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_8_io_resp_hit ? _ways_8_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_9_io_resp_hit ? _ways_9_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_10_io_resp_hit ? _ways_10_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_11_io_resp_hit ? _ways_11_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_12_io_resp_hit ? _ways_12_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_13_io_resp_hit ? _ways_13_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_14_io_resp_hit ? _ways_14_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_15_io_resp_hit ? _ways_15_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_16_io_resp_hit ? _ways_16_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_17_io_resp_hit ? _ways_17_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_18_io_resp_hit ? _ways_18_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_19_io_resp_hit ? _ways_19_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_20_io_resp_hit ? _ways_20_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_21_io_resp_hit ? _ways_21_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_22_io_resp_hit ? _ways_22_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_23_io_resp_hit ? _ways_23_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_24_io_resp_hit ? _ways_24_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_25_io_resp_hit ? _ways_25_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_26_io_resp_hit ? _ways_26_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_27_io_resp_hit ? _ways_27_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_28_io_resp_hit ? _ways_28_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_29_io_resp_hit ? _ways_29_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_30_io_resp_hit ? _ways_30_io_resp_brSlots_0_lower : 12'h0)
    | (_ways_31_io_resp_hit ? _ways_31_io_resp_brSlots_0_lower : 12'h0);
  assign io_fauftb_entry_out_brSlots_0_tarStat =
    (_ways_0_io_resp_hit ? _ways_0_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_1_io_resp_hit ? _ways_1_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_2_io_resp_hit ? _ways_2_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_3_io_resp_hit ? _ways_3_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_4_io_resp_hit ? _ways_4_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_5_io_resp_hit ? _ways_5_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_6_io_resp_hit ? _ways_6_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_7_io_resp_hit ? _ways_7_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_8_io_resp_hit ? _ways_8_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_9_io_resp_hit ? _ways_9_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_10_io_resp_hit ? _ways_10_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_11_io_resp_hit ? _ways_11_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_12_io_resp_hit ? _ways_12_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_13_io_resp_hit ? _ways_13_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_14_io_resp_hit ? _ways_14_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_15_io_resp_hit ? _ways_15_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_16_io_resp_hit ? _ways_16_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_17_io_resp_hit ? _ways_17_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_18_io_resp_hit ? _ways_18_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_19_io_resp_hit ? _ways_19_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_20_io_resp_hit ? _ways_20_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_21_io_resp_hit ? _ways_21_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_22_io_resp_hit ? _ways_22_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_23_io_resp_hit ? _ways_23_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_24_io_resp_hit ? _ways_24_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_25_io_resp_hit ? _ways_25_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_26_io_resp_hit ? _ways_26_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_27_io_resp_hit ? _ways_27_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_28_io_resp_hit ? _ways_28_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_29_io_resp_hit ? _ways_29_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_30_io_resp_hit ? _ways_30_io_resp_brSlots_0_tarStat : 2'h0)
    | (_ways_31_io_resp_hit ? _ways_31_io_resp_brSlots_0_tarStat : 2'h0);
  assign io_fauftb_entry_out_tailSlot_offset =
    (_ways_0_io_resp_hit ? _ways_0_io_resp_tailSlot_offset : 4'h0)
    | (_ways_1_io_resp_hit ? _ways_1_io_resp_tailSlot_offset : 4'h0)
    | (_ways_2_io_resp_hit ? _ways_2_io_resp_tailSlot_offset : 4'h0)
    | (_ways_3_io_resp_hit ? _ways_3_io_resp_tailSlot_offset : 4'h0)
    | (_ways_4_io_resp_hit ? _ways_4_io_resp_tailSlot_offset : 4'h0)
    | (_ways_5_io_resp_hit ? _ways_5_io_resp_tailSlot_offset : 4'h0)
    | (_ways_6_io_resp_hit ? _ways_6_io_resp_tailSlot_offset : 4'h0)
    | (_ways_7_io_resp_hit ? _ways_7_io_resp_tailSlot_offset : 4'h0)
    | (_ways_8_io_resp_hit ? _ways_8_io_resp_tailSlot_offset : 4'h0)
    | (_ways_9_io_resp_hit ? _ways_9_io_resp_tailSlot_offset : 4'h0)
    | (_ways_10_io_resp_hit ? _ways_10_io_resp_tailSlot_offset : 4'h0)
    | (_ways_11_io_resp_hit ? _ways_11_io_resp_tailSlot_offset : 4'h0)
    | (_ways_12_io_resp_hit ? _ways_12_io_resp_tailSlot_offset : 4'h0)
    | (_ways_13_io_resp_hit ? _ways_13_io_resp_tailSlot_offset : 4'h0)
    | (_ways_14_io_resp_hit ? _ways_14_io_resp_tailSlot_offset : 4'h0)
    | (_ways_15_io_resp_hit ? _ways_15_io_resp_tailSlot_offset : 4'h0)
    | (_ways_16_io_resp_hit ? _ways_16_io_resp_tailSlot_offset : 4'h0)
    | (_ways_17_io_resp_hit ? _ways_17_io_resp_tailSlot_offset : 4'h0)
    | (_ways_18_io_resp_hit ? _ways_18_io_resp_tailSlot_offset : 4'h0)
    | (_ways_19_io_resp_hit ? _ways_19_io_resp_tailSlot_offset : 4'h0)
    | (_ways_20_io_resp_hit ? _ways_20_io_resp_tailSlot_offset : 4'h0)
    | (_ways_21_io_resp_hit ? _ways_21_io_resp_tailSlot_offset : 4'h0)
    | (_ways_22_io_resp_hit ? _ways_22_io_resp_tailSlot_offset : 4'h0)
    | (_ways_23_io_resp_hit ? _ways_23_io_resp_tailSlot_offset : 4'h0)
    | (_ways_24_io_resp_hit ? _ways_24_io_resp_tailSlot_offset : 4'h0)
    | (_ways_25_io_resp_hit ? _ways_25_io_resp_tailSlot_offset : 4'h0)
    | (_ways_26_io_resp_hit ? _ways_26_io_resp_tailSlot_offset : 4'h0)
    | (_ways_27_io_resp_hit ? _ways_27_io_resp_tailSlot_offset : 4'h0)
    | (_ways_28_io_resp_hit ? _ways_28_io_resp_tailSlot_offset : 4'h0)
    | (_ways_29_io_resp_hit ? _ways_29_io_resp_tailSlot_offset : 4'h0)
    | (_ways_30_io_resp_hit ? _ways_30_io_resp_tailSlot_offset : 4'h0)
    | (_ways_31_io_resp_hit ? _ways_31_io_resp_tailSlot_offset : 4'h0);
  assign io_fauftb_entry_out_tailSlot_sharing =
    _ways_0_io_resp_hit & _ways_0_io_resp_tailSlot_sharing | _ways_1_io_resp_hit
    & _ways_1_io_resp_tailSlot_sharing | _ways_2_io_resp_hit
    & _ways_2_io_resp_tailSlot_sharing | _ways_3_io_resp_hit
    & _ways_3_io_resp_tailSlot_sharing | _ways_4_io_resp_hit
    & _ways_4_io_resp_tailSlot_sharing | _ways_5_io_resp_hit
    & _ways_5_io_resp_tailSlot_sharing | _ways_6_io_resp_hit
    & _ways_6_io_resp_tailSlot_sharing | _ways_7_io_resp_hit
    & _ways_7_io_resp_tailSlot_sharing | _ways_8_io_resp_hit
    & _ways_8_io_resp_tailSlot_sharing | _ways_9_io_resp_hit
    & _ways_9_io_resp_tailSlot_sharing | _ways_10_io_resp_hit
    & _ways_10_io_resp_tailSlot_sharing | _ways_11_io_resp_hit
    & _ways_11_io_resp_tailSlot_sharing | _ways_12_io_resp_hit
    & _ways_12_io_resp_tailSlot_sharing | _ways_13_io_resp_hit
    & _ways_13_io_resp_tailSlot_sharing | _ways_14_io_resp_hit
    & _ways_14_io_resp_tailSlot_sharing | _ways_15_io_resp_hit
    & _ways_15_io_resp_tailSlot_sharing | _ways_16_io_resp_hit
    & _ways_16_io_resp_tailSlot_sharing | _ways_17_io_resp_hit
    & _ways_17_io_resp_tailSlot_sharing | _ways_18_io_resp_hit
    & _ways_18_io_resp_tailSlot_sharing | _ways_19_io_resp_hit
    & _ways_19_io_resp_tailSlot_sharing | _ways_20_io_resp_hit
    & _ways_20_io_resp_tailSlot_sharing | _ways_21_io_resp_hit
    & _ways_21_io_resp_tailSlot_sharing | _ways_22_io_resp_hit
    & _ways_22_io_resp_tailSlot_sharing | _ways_23_io_resp_hit
    & _ways_23_io_resp_tailSlot_sharing | _ways_24_io_resp_hit
    & _ways_24_io_resp_tailSlot_sharing | _ways_25_io_resp_hit
    & _ways_25_io_resp_tailSlot_sharing | _ways_26_io_resp_hit
    & _ways_26_io_resp_tailSlot_sharing | _ways_27_io_resp_hit
    & _ways_27_io_resp_tailSlot_sharing | _ways_28_io_resp_hit
    & _ways_28_io_resp_tailSlot_sharing | _ways_29_io_resp_hit
    & _ways_29_io_resp_tailSlot_sharing | _ways_30_io_resp_hit
    & _ways_30_io_resp_tailSlot_sharing | _ways_31_io_resp_hit
    & _ways_31_io_resp_tailSlot_sharing;
  assign io_fauftb_entry_out_tailSlot_valid =
    _ways_0_io_resp_hit & _ways_0_io_resp_tailSlot_valid | _ways_1_io_resp_hit
    & _ways_1_io_resp_tailSlot_valid | _ways_2_io_resp_hit
    & _ways_2_io_resp_tailSlot_valid | _ways_3_io_resp_hit
    & _ways_3_io_resp_tailSlot_valid | _ways_4_io_resp_hit
    & _ways_4_io_resp_tailSlot_valid | _ways_5_io_resp_hit
    & _ways_5_io_resp_tailSlot_valid | _ways_6_io_resp_hit
    & _ways_6_io_resp_tailSlot_valid | _ways_7_io_resp_hit
    & _ways_7_io_resp_tailSlot_valid | _ways_8_io_resp_hit
    & _ways_8_io_resp_tailSlot_valid | _ways_9_io_resp_hit
    & _ways_9_io_resp_tailSlot_valid | _ways_10_io_resp_hit
    & _ways_10_io_resp_tailSlot_valid | _ways_11_io_resp_hit
    & _ways_11_io_resp_tailSlot_valid | _ways_12_io_resp_hit
    & _ways_12_io_resp_tailSlot_valid | _ways_13_io_resp_hit
    & _ways_13_io_resp_tailSlot_valid | _ways_14_io_resp_hit
    & _ways_14_io_resp_tailSlot_valid | _ways_15_io_resp_hit
    & _ways_15_io_resp_tailSlot_valid | _ways_16_io_resp_hit
    & _ways_16_io_resp_tailSlot_valid | _ways_17_io_resp_hit
    & _ways_17_io_resp_tailSlot_valid | _ways_18_io_resp_hit
    & _ways_18_io_resp_tailSlot_valid | _ways_19_io_resp_hit
    & _ways_19_io_resp_tailSlot_valid | _ways_20_io_resp_hit
    & _ways_20_io_resp_tailSlot_valid | _ways_21_io_resp_hit
    & _ways_21_io_resp_tailSlot_valid | _ways_22_io_resp_hit
    & _ways_22_io_resp_tailSlot_valid | _ways_23_io_resp_hit
    & _ways_23_io_resp_tailSlot_valid | _ways_24_io_resp_hit
    & _ways_24_io_resp_tailSlot_valid | _ways_25_io_resp_hit
    & _ways_25_io_resp_tailSlot_valid | _ways_26_io_resp_hit
    & _ways_26_io_resp_tailSlot_valid | _ways_27_io_resp_hit
    & _ways_27_io_resp_tailSlot_valid | _ways_28_io_resp_hit
    & _ways_28_io_resp_tailSlot_valid | _ways_29_io_resp_hit
    & _ways_29_io_resp_tailSlot_valid | _ways_30_io_resp_hit
    & _ways_30_io_resp_tailSlot_valid | _ways_31_io_resp_hit
    & _ways_31_io_resp_tailSlot_valid;
  assign io_fauftb_entry_out_tailSlot_lower =
    (_ways_0_io_resp_hit ? _ways_0_io_resp_tailSlot_lower : 20'h0)
    | (_ways_1_io_resp_hit ? _ways_1_io_resp_tailSlot_lower : 20'h0)
    | (_ways_2_io_resp_hit ? _ways_2_io_resp_tailSlot_lower : 20'h0)
    | (_ways_3_io_resp_hit ? _ways_3_io_resp_tailSlot_lower : 20'h0)
    | (_ways_4_io_resp_hit ? _ways_4_io_resp_tailSlot_lower : 20'h0)
    | (_ways_5_io_resp_hit ? _ways_5_io_resp_tailSlot_lower : 20'h0)
    | (_ways_6_io_resp_hit ? _ways_6_io_resp_tailSlot_lower : 20'h0)
    | (_ways_7_io_resp_hit ? _ways_7_io_resp_tailSlot_lower : 20'h0)
    | (_ways_8_io_resp_hit ? _ways_8_io_resp_tailSlot_lower : 20'h0)
    | (_ways_9_io_resp_hit ? _ways_9_io_resp_tailSlot_lower : 20'h0)
    | (_ways_10_io_resp_hit ? _ways_10_io_resp_tailSlot_lower : 20'h0)
    | (_ways_11_io_resp_hit ? _ways_11_io_resp_tailSlot_lower : 20'h0)
    | (_ways_12_io_resp_hit ? _ways_12_io_resp_tailSlot_lower : 20'h0)
    | (_ways_13_io_resp_hit ? _ways_13_io_resp_tailSlot_lower : 20'h0)
    | (_ways_14_io_resp_hit ? _ways_14_io_resp_tailSlot_lower : 20'h0)
    | (_ways_15_io_resp_hit ? _ways_15_io_resp_tailSlot_lower : 20'h0)
    | (_ways_16_io_resp_hit ? _ways_16_io_resp_tailSlot_lower : 20'h0)
    | (_ways_17_io_resp_hit ? _ways_17_io_resp_tailSlot_lower : 20'h0)
    | (_ways_18_io_resp_hit ? _ways_18_io_resp_tailSlot_lower : 20'h0)
    | (_ways_19_io_resp_hit ? _ways_19_io_resp_tailSlot_lower : 20'h0)
    | (_ways_20_io_resp_hit ? _ways_20_io_resp_tailSlot_lower : 20'h0)
    | (_ways_21_io_resp_hit ? _ways_21_io_resp_tailSlot_lower : 20'h0)
    | (_ways_22_io_resp_hit ? _ways_22_io_resp_tailSlot_lower : 20'h0)
    | (_ways_23_io_resp_hit ? _ways_23_io_resp_tailSlot_lower : 20'h0)
    | (_ways_24_io_resp_hit ? _ways_24_io_resp_tailSlot_lower : 20'h0)
    | (_ways_25_io_resp_hit ? _ways_25_io_resp_tailSlot_lower : 20'h0)
    | (_ways_26_io_resp_hit ? _ways_26_io_resp_tailSlot_lower : 20'h0)
    | (_ways_27_io_resp_hit ? _ways_27_io_resp_tailSlot_lower : 20'h0)
    | (_ways_28_io_resp_hit ? _ways_28_io_resp_tailSlot_lower : 20'h0)
    | (_ways_29_io_resp_hit ? _ways_29_io_resp_tailSlot_lower : 20'h0)
    | (_ways_30_io_resp_hit ? _ways_30_io_resp_tailSlot_lower : 20'h0)
    | (_ways_31_io_resp_hit ? _ways_31_io_resp_tailSlot_lower : 20'h0);
  assign io_fauftb_entry_out_tailSlot_tarStat =
    (_ways_0_io_resp_hit ? _ways_0_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_1_io_resp_hit ? _ways_1_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_2_io_resp_hit ? _ways_2_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_3_io_resp_hit ? _ways_3_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_4_io_resp_hit ? _ways_4_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_5_io_resp_hit ? _ways_5_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_6_io_resp_hit ? _ways_6_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_7_io_resp_hit ? _ways_7_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_8_io_resp_hit ? _ways_8_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_9_io_resp_hit ? _ways_9_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_10_io_resp_hit ? _ways_10_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_11_io_resp_hit ? _ways_11_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_12_io_resp_hit ? _ways_12_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_13_io_resp_hit ? _ways_13_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_14_io_resp_hit ? _ways_14_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_15_io_resp_hit ? _ways_15_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_16_io_resp_hit ? _ways_16_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_17_io_resp_hit ? _ways_17_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_18_io_resp_hit ? _ways_18_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_19_io_resp_hit ? _ways_19_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_20_io_resp_hit ? _ways_20_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_21_io_resp_hit ? _ways_21_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_22_io_resp_hit ? _ways_22_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_23_io_resp_hit ? _ways_23_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_24_io_resp_hit ? _ways_24_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_25_io_resp_hit ? _ways_25_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_26_io_resp_hit ? _ways_26_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_27_io_resp_hit ? _ways_27_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_28_io_resp_hit ? _ways_28_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_29_io_resp_hit ? _ways_29_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_30_io_resp_hit ? _ways_30_io_resp_tailSlot_tarStat : 2'h0)
    | (_ways_31_io_resp_hit ? _ways_31_io_resp_tailSlot_tarStat : 2'h0);
  assign io_fauftb_entry_out_pftAddr =
    (_ways_0_io_resp_hit ? _ways_0_io_resp_pftAddr : 4'h0)
    | (_ways_1_io_resp_hit ? _ways_1_io_resp_pftAddr : 4'h0)
    | (_ways_2_io_resp_hit ? _ways_2_io_resp_pftAddr : 4'h0)
    | (_ways_3_io_resp_hit ? _ways_3_io_resp_pftAddr : 4'h0)
    | (_ways_4_io_resp_hit ? _ways_4_io_resp_pftAddr : 4'h0)
    | (_ways_5_io_resp_hit ? _ways_5_io_resp_pftAddr : 4'h0)
    | (_ways_6_io_resp_hit ? _ways_6_io_resp_pftAddr : 4'h0)
    | (_ways_7_io_resp_hit ? _ways_7_io_resp_pftAddr : 4'h0)
    | (_ways_8_io_resp_hit ? _ways_8_io_resp_pftAddr : 4'h0)
    | (_ways_9_io_resp_hit ? _ways_9_io_resp_pftAddr : 4'h0)
    | (_ways_10_io_resp_hit ? _ways_10_io_resp_pftAddr : 4'h0)
    | (_ways_11_io_resp_hit ? _ways_11_io_resp_pftAddr : 4'h0)
    | (_ways_12_io_resp_hit ? _ways_12_io_resp_pftAddr : 4'h0)
    | (_ways_13_io_resp_hit ? _ways_13_io_resp_pftAddr : 4'h0)
    | (_ways_14_io_resp_hit ? _ways_14_io_resp_pftAddr : 4'h0)
    | (_ways_15_io_resp_hit ? _ways_15_io_resp_pftAddr : 4'h0)
    | (_ways_16_io_resp_hit ? _ways_16_io_resp_pftAddr : 4'h0)
    | (_ways_17_io_resp_hit ? _ways_17_io_resp_pftAddr : 4'h0)
    | (_ways_18_io_resp_hit ? _ways_18_io_resp_pftAddr : 4'h0)
    | (_ways_19_io_resp_hit ? _ways_19_io_resp_pftAddr : 4'h0)
    | (_ways_20_io_resp_hit ? _ways_20_io_resp_pftAddr : 4'h0)
    | (_ways_21_io_resp_hit ? _ways_21_io_resp_pftAddr : 4'h0)
    | (_ways_22_io_resp_hit ? _ways_22_io_resp_pftAddr : 4'h0)
    | (_ways_23_io_resp_hit ? _ways_23_io_resp_pftAddr : 4'h0)
    | (_ways_24_io_resp_hit ? _ways_24_io_resp_pftAddr : 4'h0)
    | (_ways_25_io_resp_hit ? _ways_25_io_resp_pftAddr : 4'h0)
    | (_ways_26_io_resp_hit ? _ways_26_io_resp_pftAddr : 4'h0)
    | (_ways_27_io_resp_hit ? _ways_27_io_resp_pftAddr : 4'h0)
    | (_ways_28_io_resp_hit ? _ways_28_io_resp_pftAddr : 4'h0)
    | (_ways_29_io_resp_hit ? _ways_29_io_resp_pftAddr : 4'h0)
    | (_ways_30_io_resp_hit ? _ways_30_io_resp_pftAddr : 4'h0)
    | (_ways_31_io_resp_hit ? _ways_31_io_resp_pftAddr : 4'h0);
  assign io_fauftb_entry_out_carry =
    _ways_0_io_resp_hit & _ways_0_io_resp_carry | _ways_1_io_resp_hit
    & _ways_1_io_resp_carry | _ways_2_io_resp_hit & _ways_2_io_resp_carry
    | _ways_3_io_resp_hit & _ways_3_io_resp_carry | _ways_4_io_resp_hit
    & _ways_4_io_resp_carry | _ways_5_io_resp_hit & _ways_5_io_resp_carry
    | _ways_6_io_resp_hit & _ways_6_io_resp_carry | _ways_7_io_resp_hit
    & _ways_7_io_resp_carry | _ways_8_io_resp_hit & _ways_8_io_resp_carry
    | _ways_9_io_resp_hit & _ways_9_io_resp_carry | _ways_10_io_resp_hit
    & _ways_10_io_resp_carry | _ways_11_io_resp_hit & _ways_11_io_resp_carry
    | _ways_12_io_resp_hit & _ways_12_io_resp_carry | _ways_13_io_resp_hit
    & _ways_13_io_resp_carry | _ways_14_io_resp_hit & _ways_14_io_resp_carry
    | _ways_15_io_resp_hit & _ways_15_io_resp_carry | _ways_16_io_resp_hit
    & _ways_16_io_resp_carry | _ways_17_io_resp_hit & _ways_17_io_resp_carry
    | _ways_18_io_resp_hit & _ways_18_io_resp_carry | _ways_19_io_resp_hit
    & _ways_19_io_resp_carry | _ways_20_io_resp_hit & _ways_20_io_resp_carry
    | _ways_21_io_resp_hit & _ways_21_io_resp_carry | _ways_22_io_resp_hit
    & _ways_22_io_resp_carry | _ways_23_io_resp_hit & _ways_23_io_resp_carry
    | _ways_24_io_resp_hit & _ways_24_io_resp_carry | _ways_25_io_resp_hit
    & _ways_25_io_resp_carry | _ways_26_io_resp_hit & _ways_26_io_resp_carry
    | _ways_27_io_resp_hit & _ways_27_io_resp_carry | _ways_28_io_resp_hit
    & _ways_28_io_resp_carry | _ways_29_io_resp_hit & _ways_29_io_resp_carry
    | _ways_30_io_resp_hit & _ways_30_io_resp_carry | _ways_31_io_resp_hit
    & _ways_31_io_resp_carry;
  assign io_fauftb_entry_out_last_may_be_rvi_call =
    _ways_0_io_resp_hit & _ways_0_io_resp_last_may_be_rvi_call | _ways_1_io_resp_hit
    & _ways_1_io_resp_last_may_be_rvi_call | _ways_2_io_resp_hit
    & _ways_2_io_resp_last_may_be_rvi_call | _ways_3_io_resp_hit
    & _ways_3_io_resp_last_may_be_rvi_call | _ways_4_io_resp_hit
    & _ways_4_io_resp_last_may_be_rvi_call | _ways_5_io_resp_hit
    & _ways_5_io_resp_last_may_be_rvi_call | _ways_6_io_resp_hit
    & _ways_6_io_resp_last_may_be_rvi_call | _ways_7_io_resp_hit
    & _ways_7_io_resp_last_may_be_rvi_call | _ways_8_io_resp_hit
    & _ways_8_io_resp_last_may_be_rvi_call | _ways_9_io_resp_hit
    & _ways_9_io_resp_last_may_be_rvi_call | _ways_10_io_resp_hit
    & _ways_10_io_resp_last_may_be_rvi_call | _ways_11_io_resp_hit
    & _ways_11_io_resp_last_may_be_rvi_call | _ways_12_io_resp_hit
    & _ways_12_io_resp_last_may_be_rvi_call | _ways_13_io_resp_hit
    & _ways_13_io_resp_last_may_be_rvi_call | _ways_14_io_resp_hit
    & _ways_14_io_resp_last_may_be_rvi_call | _ways_15_io_resp_hit
    & _ways_15_io_resp_last_may_be_rvi_call | _ways_16_io_resp_hit
    & _ways_16_io_resp_last_may_be_rvi_call | _ways_17_io_resp_hit
    & _ways_17_io_resp_last_may_be_rvi_call | _ways_18_io_resp_hit
    & _ways_18_io_resp_last_may_be_rvi_call | _ways_19_io_resp_hit
    & _ways_19_io_resp_last_may_be_rvi_call | _ways_20_io_resp_hit
    & _ways_20_io_resp_last_may_be_rvi_call | _ways_21_io_resp_hit
    & _ways_21_io_resp_last_may_be_rvi_call | _ways_22_io_resp_hit
    & _ways_22_io_resp_last_may_be_rvi_call | _ways_23_io_resp_hit
    & _ways_23_io_resp_last_may_be_rvi_call | _ways_24_io_resp_hit
    & _ways_24_io_resp_last_may_be_rvi_call | _ways_25_io_resp_hit
    & _ways_25_io_resp_last_may_be_rvi_call | _ways_26_io_resp_hit
    & _ways_26_io_resp_last_may_be_rvi_call | _ways_27_io_resp_hit
    & _ways_27_io_resp_last_may_be_rvi_call | _ways_28_io_resp_hit
    & _ways_28_io_resp_last_may_be_rvi_call | _ways_29_io_resp_hit
    & _ways_29_io_resp_last_may_be_rvi_call | _ways_30_io_resp_hit
    & _ways_30_io_resp_last_may_be_rvi_call | _ways_31_io_resp_hit
    & _ways_31_io_resp_last_may_be_rvi_call;
  assign io_fauftb_entry_out_strong_bias_0 =
    _ways_0_io_resp_hit & _ways_0_io_resp_strong_bias_0 | _ways_1_io_resp_hit
    & _ways_1_io_resp_strong_bias_0 | _ways_2_io_resp_hit & _ways_2_io_resp_strong_bias_0
    | _ways_3_io_resp_hit & _ways_3_io_resp_strong_bias_0 | _ways_4_io_resp_hit
    & _ways_4_io_resp_strong_bias_0 | _ways_5_io_resp_hit & _ways_5_io_resp_strong_bias_0
    | _ways_6_io_resp_hit & _ways_6_io_resp_strong_bias_0 | _ways_7_io_resp_hit
    & _ways_7_io_resp_strong_bias_0 | _ways_8_io_resp_hit & _ways_8_io_resp_strong_bias_0
    | _ways_9_io_resp_hit & _ways_9_io_resp_strong_bias_0 | _ways_10_io_resp_hit
    & _ways_10_io_resp_strong_bias_0 | _ways_11_io_resp_hit
    & _ways_11_io_resp_strong_bias_0 | _ways_12_io_resp_hit
    & _ways_12_io_resp_strong_bias_0 | _ways_13_io_resp_hit
    & _ways_13_io_resp_strong_bias_0 | _ways_14_io_resp_hit
    & _ways_14_io_resp_strong_bias_0 | _ways_15_io_resp_hit
    & _ways_15_io_resp_strong_bias_0 | _ways_16_io_resp_hit
    & _ways_16_io_resp_strong_bias_0 | _ways_17_io_resp_hit
    & _ways_17_io_resp_strong_bias_0 | _ways_18_io_resp_hit
    & _ways_18_io_resp_strong_bias_0 | _ways_19_io_resp_hit
    & _ways_19_io_resp_strong_bias_0 | _ways_20_io_resp_hit
    & _ways_20_io_resp_strong_bias_0 | _ways_21_io_resp_hit
    & _ways_21_io_resp_strong_bias_0 | _ways_22_io_resp_hit
    & _ways_22_io_resp_strong_bias_0 | _ways_23_io_resp_hit
    & _ways_23_io_resp_strong_bias_0 | _ways_24_io_resp_hit
    & _ways_24_io_resp_strong_bias_0 | _ways_25_io_resp_hit
    & _ways_25_io_resp_strong_bias_0 | _ways_26_io_resp_hit
    & _ways_26_io_resp_strong_bias_0 | _ways_27_io_resp_hit
    & _ways_27_io_resp_strong_bias_0 | _ways_28_io_resp_hit
    & _ways_28_io_resp_strong_bias_0 | _ways_29_io_resp_hit
    & _ways_29_io_resp_strong_bias_0 | _ways_30_io_resp_hit
    & _ways_30_io_resp_strong_bias_0 | _ways_31_io_resp_hit
    & _ways_31_io_resp_strong_bias_0;
  assign io_fauftb_entry_out_strong_bias_1 =
    _ways_0_io_resp_hit & _ways_0_io_resp_strong_bias_1 | _ways_1_io_resp_hit
    & _ways_1_io_resp_strong_bias_1 | _ways_2_io_resp_hit & _ways_2_io_resp_strong_bias_1
    | _ways_3_io_resp_hit & _ways_3_io_resp_strong_bias_1 | _ways_4_io_resp_hit
    & _ways_4_io_resp_strong_bias_1 | _ways_5_io_resp_hit & _ways_5_io_resp_strong_bias_1
    | _ways_6_io_resp_hit & _ways_6_io_resp_strong_bias_1 | _ways_7_io_resp_hit
    & _ways_7_io_resp_strong_bias_1 | _ways_8_io_resp_hit & _ways_8_io_resp_strong_bias_1
    | _ways_9_io_resp_hit & _ways_9_io_resp_strong_bias_1 | _ways_10_io_resp_hit
    & _ways_10_io_resp_strong_bias_1 | _ways_11_io_resp_hit
    & _ways_11_io_resp_strong_bias_1 | _ways_12_io_resp_hit
    & _ways_12_io_resp_strong_bias_1 | _ways_13_io_resp_hit
    & _ways_13_io_resp_strong_bias_1 | _ways_14_io_resp_hit
    & _ways_14_io_resp_strong_bias_1 | _ways_15_io_resp_hit
    & _ways_15_io_resp_strong_bias_1 | _ways_16_io_resp_hit
    & _ways_16_io_resp_strong_bias_1 | _ways_17_io_resp_hit
    & _ways_17_io_resp_strong_bias_1 | _ways_18_io_resp_hit
    & _ways_18_io_resp_strong_bias_1 | _ways_19_io_resp_hit
    & _ways_19_io_resp_strong_bias_1 | _ways_20_io_resp_hit
    & _ways_20_io_resp_strong_bias_1 | _ways_21_io_resp_hit
    & _ways_21_io_resp_strong_bias_1 | _ways_22_io_resp_hit
    & _ways_22_io_resp_strong_bias_1 | _ways_23_io_resp_hit
    & _ways_23_io_resp_strong_bias_1 | _ways_24_io_resp_hit
    & _ways_24_io_resp_strong_bias_1 | _ways_25_io_resp_hit
    & _ways_25_io_resp_strong_bias_1 | _ways_26_io_resp_hit
    & _ways_26_io_resp_strong_bias_1 | _ways_27_io_resp_hit
    & _ways_27_io_resp_strong_bias_1 | _ways_28_io_resp_hit
    & _ways_28_io_resp_strong_bias_1 | _ways_29_io_resp_hit
    & _ways_29_io_resp_strong_bias_1 | _ways_30_io_resp_hit
    & _ways_30_io_resp_strong_bias_1 | _ways_31_io_resp_hit
    & _ways_31_io_resp_strong_bias_1;
  assign io_fauftb_entry_hit_out = io_fauftb_entry_hit_out_0;
  assign io_perf_0_value = {5'h0, io_perf_0_value_REG_1};
  assign io_perf_1_value = {5'h0, io_perf_1_value_REG_1};
endmodule

