

================================================================
== Vitis HLS Report for 'sin_or_cos_float_s'
================================================================
* Date:           Thu Oct 20 18:56:04 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dft_256
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.074 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|   1581|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|     559|    506|    -|
|Memory           |        -|    -|     168|    293|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|    1663|    448|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    9|    2390|   2828|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_23s_22ns_45_1_1_U9   |mul_23s_22ns_45_1_1  |        0|   1|    0|   31|    0|
    |mul_30s_29ns_58_2_1_U10  |mul_30s_29ns_58_2_1  |        0|   3|  118|   47|    0|
    |mul_80s_24ns_80_5_1_U5   |mul_80s_24ns_80_5_1  |        0|   3|  441|  256|    0|
    |mux_164_1_1_1_U7         |mux_164_1_1_1        |        0|   0|    0|   65|    0|
    |mux_164_1_1_1_U8         |mux_164_1_1_1        |        0|   0|    0|   65|    0|
    |mux_83_1_1_1_U6          |mux_83_1_1_1         |        0|   0|    0|   42|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                    |                     |        0|   7|  559|  506|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------+--------------------------+-----------+
    |           Instance           |          Module          | Expression|
    +------------------------------+--------------------------+-----------+
    |mul_mul_15ns_15ns_30_4_1_U11  |mul_mul_15ns_15ns_30_4_1  |    i0 * i0|
    |mul_mul_15ns_15s_30_4_1_U12   |mul_mul_15ns_15s_30_4_1   |    i0 * i1|
    +------------------------------+--------------------------+-----------+

    * Memory: 
    +-----------------------------------+---------------------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |               Memory              |                                Module                               | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------------+---------------------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |ref_4oPi_table_100_V_U             |sin_or_cos_float_s_ref_4oPi_table_100_V_ROM_1P_LUTRAM_1R             |        0|  100|   21|    0|    13|  100|     1|         1300|
    |second_order_float_sin_cos_K0_V_U  |sin_or_cos_float_s_second_order_float_sin_cos_K0_V_ROM_1P_LUTRAM_1R  |        0|   30|  120|    0|   256|   30|     1|         7680|
    |second_order_float_sin_cos_K1_V_U  |sin_or_cos_float_s_second_order_float_sin_cos_K1_V_ROM_1P_LUTRAM_1R  |        0|   23|   92|    0|   256|   23|     1|         5888|
    |second_order_float_sin_cos_K2_V_U  |sin_or_cos_float_s_second_order_float_sin_cos_K2_V_ROM_1P_LUTRAM_1R  |        0|   15|   60|    0|   256|   15|     1|         3840|
    +-----------------------------------+---------------------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total                              |                                                                     |        0|  168|  293|    0|   781|  168|     4|        18708|
    +-----------------------------------+---------------------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Ex_V_fu_618_p2              |         +|   0|  0|   15|           8|           8|
    |add_ln214_fu_276_p2         |         +|   0|  0|   15|           8|           7|
    |add_ln319_fu_967_p2         |         +|   0|  0|   39|          32|           5|
    |add_ln329_fu_981_p2         |         +|   0|  0|   14|           9|           7|
    |ret_V_1_fu_834_p2           |         +|   0|  0|   30|          30|          30|
    |ret_V_2_fu_844_p2           |         +|   0|  0|   30|          30|          30|
    |Ex_V_3_fu_651_p2            |         -|   0|  0|   15|           8|           8|
    |Mx_bits_V_1_fu_394_p2       |         -|   0|  0|   65|           1|          58|
    |newexp_fu_991_p2            |         -|   0|  0|   39|          32|          32|
    |sub_ln1512_fu_669_p2        |         -|   0|  0|   14|           1|           9|
    |and_ln1019_fu_605_p2        |       and|   0|  0|    2|           1|           1|
    |p_Result_s_fu_388_p2        |       and|   0|  0|    2|           1|           1|
    |results_sign_V_2_fu_595_p2  |       and|   0|  0|    2|           1|           1|
    |results_sign_V_3_fu_688_p2  |       and|   0|  0|    2|           1|           1|
    |closepath_fu_266_p2         |      icmp|   0|  0|   11|           8|           7|
    |icmp_ln1019_fu_309_p2       |      icmp|   0|  0|   15|          23|           1|
    |icmp_ln1653_fu_1005_p2      |      icmp|   0|  0|   17|          29|           1|
    |icmp_ln300_1_fu_683_p2      |      icmp|   0|  0|   11|           8|           2|
    |icmp_ln300_2_fu_693_p2      |      icmp|   0|  0|   11|           8|           2|
    |icmp_ln300_fu_600_p2        |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln321_fu_961_p2        |      icmp|   0|  0|   18|          32|           5|
    |lshr_ln1488_fu_704_p2       |      lshr|   0|  0|  100|          32|          32|
    |or_ln300_fu_1092_p2         |        or|   0|  0|    2|           1|           1|
    |or_ln335_fu_1010_p2         |        or|   0|  0|    2|           1|           1|
    |Ex_V_4_fu_942_p3            |    select|   0|  0|    8|           1|           1|
    |Mx_V_1_fu_813_p3            |    select|   0|  0|   29|           1|           2|
    |Mx_bits_V_3_fu_399_p3       |    select|   0|  0|   58|           1|          58|
    |addr_V_fu_282_p3            |    select|   0|  0|    8|           1|           6|
    |cos_basis_fu_486_p3         |    select|   0|  0|    2|           1|           1|
    |k_V_1_fu_377_p3             |    select|   0|  0|    3|           1|           1|
    |out_exp_V_fu_1057_p3        |    select|   0|  0|    8|           1|           1|
    |results_exp_V_fu_1078_p3    |    select|   0|  0|    8|           1|           2|
    |results_sig_V_fu_1103_p3    |    select|   0|  0|   23|           1|          23|
    |results_sign_V_fu_587_p3    |    select|   0|  0|    2|           1|           1|
    |select_ln1019_1_fu_1071_p3  |    select|   0|  0|    8|           1|           8|
    |select_ln1019_fu_610_p3     |    select|   0|  0|    2|           1|           1|
    |select_ln1513_fu_716_p3     |    select|   0|  0|   32|           1|          32|
    |select_ln288_fu_1064_p3     |    select|   0|  0|    7|           1|           7|
    |select_ln300_1_fu_1096_p3   |    select|   0|  0|   23|           1|           1|
    |select_ln300_2_fu_1085_p3   |    select|   0|  0|    2|           1|           2|
    |select_ln321_1_fu_1047_p3   |    select|   0|  0|   23|           1|          23|
    |select_ln321_fu_973_p3      |    select|   0|  0|   32|           1|          32|
    |select_ln482_fu_623_p3      |    select|   0|  0|    8|           1|           8|
    |ush_fu_675_p3               |    select|   0|  0|    9|           1|           9|
    |r_V_9_fu_318_p2             |       shl|   0|  0|  325|         100|         100|
    |r_fu_636_p2                 |       shl|   0|  0|  169|          58|          58|
    |shl_ln1454_2_fu_955_p2      |       shl|   0|  0|  100|          32|          32|
    |shl_ln1454_3_fu_1023_p2     |       shl|   0|  0|  100|          32|          32|
    |shl_ln1454_fu_710_p2        |       shl|   0|  0|  100|          32|          32|
    |ap_enable_pp0               |       xor|   0|  0|    2|           1|           2|
    |sin_basis_fu_498_p2         |       xor|   0|  0|    2|           1|           1|
    |xor_ln1027_fu_383_p2        |       xor|   0|  0|    2|           1|           2|
    |xor_ln25_fu_493_p2          |       xor|   0|  0|    2|           1|           2|
    |xor_ln271_fu_480_p2         |       xor|   0|  0|    2|           1|           2|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 1581|         592|         733|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |B_reg_1278                                     |  22|   0|   22|          0|
    |Ex_V_3_reg_1251                                |   8|   0|    8|          0|
    |Med_V_reg_1186                                 |  80|   0|   80|          0|
    |Mx_V_1_reg_1334                                |  29|   0|   29|          0|
    |Mx_V_reg_1245                                  |  29|   0|   29|          0|
    |Mx_bits_V_3_reg_1212                           |  58|   0|   58|          0|
    |Mx_bits_V_reg_1201                             |  58|   0|   58|          0|
    |Mx_zeros_reg_1217                              |   6|   0|    6|          0|
    |and_ln1019_reg_1234                            |   1|   0|    1|          0|
    |ap_CS_fsm                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                        |   1|   0|    1|          0|
    |closepath_reg_1159                             |   1|   0|    1|          0|
    |cos_basis_reg_1223                             |   1|   0|    1|          0|
    |din_exp_V_reg_1151                             |   8|   0|    8|          0|
    |do_cos_read_reg_1138                           |   1|   0|    1|          0|
    |icmp_ln1019_reg_1181                           |   1|   0|    1|          0|
    |icmp_ln300_2_reg_1271                          |   1|   0|    1|          0|
    |icmp_ln321_reg_1381                            |   1|   0|    1|          0|
    |isNeg_reg_1256                                 |   1|   0|    1|          0|
    |k_V_reg_1207                                   |   3|   0|    3|          0|
    |newexp_reg_1386                                |  32|   0|   32|          0|
    |or_ln335_reg_1391                              |   1|   0|    1|          0|
    |p_Result_11_reg_1145                           |   1|   0|    1|          0|
    |p_Result_12_reg_1166                           |  23|   0|   23|          0|
    |p_Result_12_reg_1166_pp0_iter1_reg             |  23|   0|   23|          0|
    |result_V_reg_1354                              |  29|   0|   29|          0|
    |results_sign_V_3_reg_1266                      |   1|   0|    1|          0|
    |ret_V_2_reg_1339                               |  30|   0|   30|          0|
    |ret_V_reg_1196                                 |  80|   0|   80|          0|
    |rhs_1_reg_1329                                 |  22|   0|   22|          0|
    |rhs_1_reg_1329_pp0_iter14_reg                  |  22|   0|   22|          0|
    |second_order_float_sin_cos_K1_V_load_reg_1319  |  23|   0|   23|          0|
    |select_ln1019_reg_1240                         |   1|   0|    1|          0|
    |shl_ln1454_2_reg_1375                          |  32|   0|   32|          0|
    |sin_basis_reg_1229                             |   1|   0|    1|          0|
    |t1_V_reg_1314                                  |  29|   0|   29|          0|
    |tmp_1_reg_1283                                 |   7|   0|    7|          0|
    |tmp_1_reg_1283_pp0_iter10_reg                  |   7|   0|    7|          0|
    |tmp_3_reg_1360                                 |  16|   0|   16|          0|
    |tmp_4_reg_1365                                 |  13|   0|   13|          0|
    |tmp_6_1_reg_1370                               |  32|   0|   32|          0|
    |trunc_ln628_reg_1176                           |   4|   0|    4|          0|
    |ush_reg_1261                                   |   9|   0|    9|          0|
    |B_reg_1278                                     |  64|  32|   22|          0|
    |Ex_V_3_reg_1251                                |  64|  32|    8|          0|
    |Mx_V_reg_1245                                  |  64|  32|   29|          0|
    |and_ln1019_reg_1234                            |  64|  32|    1|          0|
    |closepath_reg_1159                             |  64|  32|    1|          0|
    |cos_basis_reg_1223                             |  64|  32|    1|          0|
    |din_exp_V_reg_1151                             |  64|  32|    8|          0|
    |do_cos_read_reg_1138                           |  64|  32|    1|          0|
    |icmp_ln1019_reg_1181                           |  64|  32|    1|          0|
    |icmp_ln300_2_reg_1271                          |  64|  32|    1|          0|
    |p_Result_11_reg_1145                           |  64|  32|    1|          0|
    |results_sign_V_3_reg_1266                      |  64|  32|    1|          0|
    |sin_basis_reg_1229                             |  64|  32|    1|          0|
    |t1_V_reg_1314                                  |  64|  32|   29|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |1663| 448|  872|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  sin_or_cos<float>|  return value|
|t_in       |   in|   32|     ap_none|               t_in|        scalar|
|do_cos     |   in|    1|     ap_none|             do_cos|        scalar|
+-----------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.46>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%do_cos_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %do_cos" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 21 'read' 'do_cos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%t_in_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %t_in" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 22 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %t_in_read" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 23 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 24 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%din_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 25 'partselect' 'din_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%din_sig_V = trunc i32 %data_V"   --->   Operation 26 'trunc' 'din_sig_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.55ns)   --->   "%closepath = icmp_ult  i8 %din_exp_V, i8 126"   --->   Operation 27 'icmp' 'closepath' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_12 = trunc i32 %data_V"   --->   Operation 28 'trunc' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.91ns)   --->   "%add_ln214 = add i8 %din_exp_V, i8 194"   --->   Operation 29 'add' 'add_ln214' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.24ns)   --->   "%addr_V = select i1 %closepath, i8 63, i8 %add_ln214"   --->   Operation 30 'select' 'addr_V' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%r_V = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %addr_V, i32 4, i32 7"   --->   Operation 31 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i4 %r_V"   --->   Operation 32 'zext' 'zext_ln541_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%ref_4oPi_table_100_V_addr = getelementptr i100 %ref_4oPi_table_100_V, i64 0, i64 %zext_ln541_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:407]   --->   Operation 33 'getelementptr' 'ref_4oPi_table_100_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.30ns)   --->   "%table_100_V = load i4 %ref_4oPi_table_100_V_addr" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:407]   --->   Operation 34 'load' 'table_100_V' <Predicate = true> <Delay = 2.30> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 100> <Depth = 13> <ROM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i8 %addr_V"   --->   Operation 35 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (2.44ns)   --->   "%icmp_ln1019 = icmp_eq  i23 %din_sig_V, i23 0"   --->   Operation 36 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.07>
ST_2 : Operation 37 [1/2] (2.30ns)   --->   "%table_100_V = load i4 %ref_4oPi_table_100_V_addr" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:407]   --->   Operation 37 'load' 'table_100_V' <Predicate = true> <Delay = 2.30> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.30> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 100> <Depth = 13> <ROM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln930 = zext i4 %trunc_ln628"   --->   Operation 38 'zext' 'zext_ln930' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (4.77ns)   --->   "%r_V_9 = shl i100 %table_100_V, i100 %zext_ln930"   --->   Operation 39 'shl' 'r_V_9' <Predicate = true> <Delay = 4.77> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%Med_V = partselect i80 @_ssdm_op_PartSelect.i80.i100.i32.i32, i100 %r_V_9, i32 20, i32 99"   --->   Operation 40 'partselect' 'Med_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %p_Result_12"   --->   Operation 41 'bitconcatenate' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i24 %p_Result_13"   --->   Operation 42 'zext' 'zext_ln1494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [5/5] (6.97ns)   --->   "%ret_V = mul i80 %Med_V, i80 %zext_ln1494"   --->   Operation 43 'mul' 'ret_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 44 [4/5] (6.97ns)   --->   "%ret_V = mul i80 %Med_V, i80 %zext_ln1494"   --->   Operation 44 'mul' 'ret_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 45 [3/5] (6.97ns)   --->   "%ret_V = mul i80 %Med_V, i80 %zext_ln1494"   --->   Operation 45 'mul' 'ret_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 46 [2/5] (6.97ns)   --->   "%ret_V = mul i80 %Med_V, i80 %zext_ln1494"   --->   Operation 46 'mul' 'ret_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 47 [1/5] (6.97ns)   --->   "%ret_V = mul i80 %Med_V, i80 %zext_ln1494"   --->   Operation 47 'mul' 'ret_V' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%Mx_bits_V = partselect i58 @_ssdm_op_PartSelect.i58.i80.i32.i32, i80 %ret_V, i32 19, i32 76"   --->   Operation 48 'partselect' 'Mx_bits_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%k_V = partselect i3 @_ssdm_op_PartSelect.i3.i80.i32.i32, i80 %ret_V, i32 77, i32 79"   --->   Operation 49 'partselect' 'k_V' <Predicate = (!closepath)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.34>
ST_8 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %ret_V, i32 77" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:259]   --->   Operation 50 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.98ns)   --->   "%k_V_1 = select i1 %closepath, i3 0, i3 %k_V"   --->   Operation 51 'select' 'k_V_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%xor_ln1027 = xor i1 %closepath, i1 1"   --->   Operation 52 'xor' 'xor_ln1027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node Mx_bits_V_3)   --->   "%p_Result_s = and i1 %tmp, i1 %xor_ln1027"   --->   Operation 53 'and' 'p_Result_s' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (3.36ns)   --->   "%Mx_bits_V_1 = sub i58 0, i58 %Mx_bits_V"   --->   Operation 54 'sub' 'Mx_bits_V_1' <Predicate = true> <Delay = 3.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [1/1] (1.07ns) (out node of the LUT)   --->   "%Mx_bits_V_3 = select i1 %p_Result_s, i58 %Mx_bits_V_1, i58 %Mx_bits_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:520]   --->   Operation 55 'select' 'Mx_bits_V_3' <Predicate = true> <Delay = 1.07> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %Mx_bits_V_3, i32 29, i32 57"   --->   Operation 56 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_14 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_2, i1 1"   --->   Operation 57 'bitconcatenate' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i30 @llvm.part.select.i30, i30 %p_Result_14, i32 29, i32 0"   --->   Operation 58 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_15 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i30, i1 1, i30 %p_Result_2"   --->   Operation 59 'bitconcatenate' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1198 = sext i31 %p_Result_15"   --->   Operation 60 'sext' 'sext_ln1198' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%val_assign = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198, i1 1"   --->   Operation 61 'cttz' 'val_assign' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%Mx_zeros = trunc i32 %val_assign"   --->   Operation 62 'trunc' 'Mx_zeros' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (2.30ns)   --->   "%tmp_s = mux i1 @_ssdm_op_Mux.ap_auto.8i1.i3, i1 0, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 0, i3 %k_V_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 63 'mux' 'tmp_s' <Predicate = true> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node cos_basis)   --->   "%xor_ln271 = xor i1 %tmp_s, i1 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 64 'xor' 'xor_ln271' <Predicate = (do_cos_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.99ns) (out node of the LUT)   --->   "%cos_basis = select i1 %do_cos_read, i1 %xor_ln271, i1 %tmp_s" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 65 'select' 'cos_basis' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.97ns)   --->   "%xor_ln25 = xor i1 %do_cos_read, i1 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:25]   --->   Operation 66 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.97ns)   --->   "%sin_basis = xor i1 %tmp_s, i1 %xor_ln25" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:25]   --->   Operation 67 'xor' 'sin_basis' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_17 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %p_Result_11, i3 %k_V_1"   --->   Operation 68 'bitconcatenate' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln1019)   --->   "%tmp_7 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 0, i4 %p_Result_17" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:296]   --->   Operation 69 'mux' 'tmp_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln1019)   --->   "%tmp_8 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 0, i1 0, i4 %p_Result_17" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:296]   --->   Operation 70 'mux' 'tmp_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln1019)   --->   "%results_sign_V = select i1 %cos_basis, i1 %tmp_7, i1 %tmp_8" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271]   --->   Operation 71 'select' 'results_sign_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln1019)   --->   "%results_sign_V_2 = and i1 %p_Result_11, i1 %xor_ln25" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:307]   --->   Operation 72 'and' 'results_sign_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (1.55ns)   --->   "%icmp_ln300 = icmp_eq  i8 %din_exp_V, i8 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 73 'icmp' 'icmp_ln300' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.97ns)   --->   "%and_ln1019 = and i1 %icmp_ln300, i1 %icmp_ln1019"   --->   Operation 74 'and' 'and_ln1019' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (2.06ns) (out node of the LUT)   --->   "%select_ln1019 = select i1 %and_ln1019, i1 %results_sign_V_2, i1 %results_sign_V"   --->   Operation 75 'select' 'select_ln1019' <Predicate = true> <Delay = 2.06> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.71>
ST_9 : Operation 76 [1/1] (1.91ns)   --->   "%Ex_V = add i8 %din_exp_V, i8 131"   --->   Operation 76 'add' 'Ex_V' <Predicate = (closepath)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node Ex_V_3)   --->   "%select_ln482 = select i1 %closepath, i8 %Ex_V, i8 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:482]   --->   Operation 77 'select' 'select_ln482' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node Ex_V_3)   --->   "%zext_ln841 = zext i6 %Mx_zeros"   --->   Operation 78 'zext' 'zext_ln841' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1454 = zext i6 %Mx_zeros"   --->   Operation 79 'zext' 'zext_ln1454' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (4.60ns)   --->   "%r = shl i58 %Mx_bits_V_3, i58 %zext_ln1454"   --->   Operation 80 'shl' 'r' <Predicate = true> <Delay = 4.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%Mx_V = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %r, i32 29, i32 57"   --->   Operation 81 'partselect' 'Mx_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (1.91ns) (out node of the LUT)   --->   "%Ex_V_3 = sub i8 %select_ln482, i8 %zext_ln841"   --->   Operation 82 'sub' 'Ex_V_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1535 = sext i8 %Ex_V_3"   --->   Operation 83 'sext' 'sext_ln1535' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Ex_V_3, i32 7"   --->   Operation 84 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i9 0, i9 %sext_ln1535"   --->   Operation 85 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sub_ln1512, i9 %sext_ln1535"   --->   Operation 86 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (1.55ns)   --->   "%icmp_ln300_1 = icmp_ne  i8 %din_exp_V, i8 255" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 87 'icmp' 'icmp_ln300_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%results_sign_V_3 = and i1 %select_ln1019, i1 %icmp_ln300_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 88 'and' 'results_sign_V_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (1.55ns)   --->   "%icmp_ln300_2 = icmp_eq  i8 %din_exp_V, i8 255" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 89 'icmp' 'icmp_ln300_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.48>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i9 %ush"   --->   Operation 90 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i29 %Mx_V"   --->   Operation 91 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln1513)   --->   "%lshr_ln1488 = lshr i32 %zext_ln1488, i32 %sext_ln1512"   --->   Operation 92 'lshr' 'lshr_ln1488' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln1513)   --->   "%shl_ln1454 = shl i32 %zext_ln1488, i32 %sext_ln1512"   --->   Operation 93 'shl' 'shl_ln1454' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (4.33ns) (out node of the LUT)   --->   "%select_ln1513 = select i1 %isNeg, i32 %lshr_ln1488, i32 %shl_ln1454"   --->   Operation 94 'select' 'select_ln1513' <Predicate = true> <Delay = 4.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%B = trunc i32 %select_ln1513"   --->   Operation 95 'trunc' 'B' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %select_ln1513, i32 22, i32 28"   --->   Operation 96 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%B_trunc = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %select_ln1513, i32 7, i32 21"   --->   Operation 97 'partselect' 'B_trunc' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i15 %B_trunc"   --->   Operation 98 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul i30 %zext_ln1271, i30 %zext_ln1271"   --->   Operation 99 'mul' 'r_V_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 100 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul i30 %zext_ln1271, i30 %zext_ln1271"   --->   Operation 100 'mul' 'r_V_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 101 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul i30 %zext_ln1271, i30 %zext_ln1271"   --->   Operation 101 'mul' 'r_V_2' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %sin_basis, i7 %tmp_1"   --->   Operation 102 'bitconcatenate' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i8 %p_Result_16"   --->   Operation 103 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%second_order_float_sin_cos_K0_V_addr = getelementptr i30 %second_order_float_sin_cos_K0_V, i64 0, i64 %zext_ln541"   --->   Operation 104 'getelementptr' 'second_order_float_sin_cos_K0_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [2/2] (2.32ns)   --->   "%second_order_float_sin_cos_K0_V_load = load i8 %second_order_float_sin_cos_K0_V_addr"   --->   Operation 105 'load' 'second_order_float_sin_cos_K0_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 30> <Depth = 256> <ROM>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%second_order_float_sin_cos_K1_V_addr = getelementptr i23 %second_order_float_sin_cos_K1_V, i64 0, i64 %zext_ln541"   --->   Operation 106 'getelementptr' 'second_order_float_sin_cos_K1_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [2/2] (2.32ns)   --->   "%second_order_float_sin_cos_K1_V_load = load i8 %second_order_float_sin_cos_K1_V_addr"   --->   Operation 107 'load' 'second_order_float_sin_cos_K1_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 23> <Depth = 256> <ROM>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%second_order_float_sin_cos_K2_V_addr = getelementptr i15 %second_order_float_sin_cos_K2_V, i64 0, i64 %zext_ln541"   --->   Operation 108 'getelementptr' 'second_order_float_sin_cos_K2_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [2/2] (2.32ns)   --->   "%second_order_float_sin_cos_K2_V_load = load i8 %second_order_float_sin_cos_K2_V_addr"   --->   Operation 109 'load' 'second_order_float_sin_cos_K2_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>

State 13 <SV = 12> <Delay = 4.47>
ST_13 : Operation 110 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2 = mul i30 %zext_ln1271, i30 %zext_ln1271"   --->   Operation 110 'mul' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%B_squared = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %r_V_2, i32 15, i32 29"   --->   Operation 111 'partselect' 'B_squared' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i15 %B_squared"   --->   Operation 112 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/2] (2.32ns)   --->   "%second_order_float_sin_cos_K0_V_load = load i8 %second_order_float_sin_cos_K0_V_addr"   --->   Operation 113 'load' 'second_order_float_sin_cos_K0_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 30> <Depth = 256> <ROM>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%t1_V = partselect i29 @_ssdm_op_PartSelect.i29.i30.i32.i32, i30 %second_order_float_sin_cos_K0_V_load, i32 1, i32 29"   --->   Operation 114 'partselect' 't1_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/2] (2.32ns)   --->   "%second_order_float_sin_cos_K1_V_load = load i8 %second_order_float_sin_cos_K1_V_addr"   --->   Operation 115 'load' 'second_order_float_sin_cos_K1_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 23> <Depth = 256> <ROM>
ST_13 : Operation 116 [1/2] (2.32ns)   --->   "%second_order_float_sin_cos_K2_V_load = load i8 %second_order_float_sin_cos_K2_V_addr"   --->   Operation 116 'load' 'second_order_float_sin_cos_K2_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 97 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i15 %second_order_float_sin_cos_K2_V_load"   --->   Operation 117 'sext' 'sext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_6 = mul i30 %zext_ln818, i30 %sext_ln1273_1"   --->   Operation 118 'mul' 'r_V_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i22 %B"   --->   Operation 119 'zext' 'zext_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i23 %second_order_float_sin_cos_K1_V_load"   --->   Operation 120 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (6.43ns)   --->   "%r_V_4 = mul i45 %sext_ln1273, i45 %zext_ln1271_1"   --->   Operation 121 'mul' 'r_V_4' <Predicate = true> <Delay = 6.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%rhs_1 = partselect i22 @_ssdm_op_PartSelect.i22.i45.i32.i32, i45 %r_V_4, i32 23, i32 44"   --->   Operation 122 'partselect' 'rhs_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_6 = mul i30 %zext_ln818, i30 %sext_ln1273_1"   --->   Operation 123 'mul' 'r_V_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.15>
ST_15 : Operation 124 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_6 = mul i30 %zext_ln818, i30 %sext_ln1273_1"   --->   Operation 124 'mul' 'r_V_6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 4.31>
ST_16 : Operation 125 [1/1] (0.80ns)   --->   "%Mx_V_1 = select i1 %cos_basis, i29 536870911, i29 %Mx_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:272]   --->   Operation 125 'select' 'Mx_V_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 126 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_6 = mul i30 %zext_ln818, i30 %sext_ln1273_1"   --->   Operation 126 'mul' 'r_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%rhs_2 = partselect i14 @_ssdm_op_PartSelect.i14.i30.i32.i32, i30 %r_V_6, i32 16, i32 29"   --->   Operation 127 'partselect' 'rhs_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i29 %t1_V"   --->   Operation 128 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i22 %rhs_1"   --->   Operation 129 'sext' 'sext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_1 = add i30 %sext_ln813, i30 %sext_ln813_1"   --->   Operation 130 'add' 'ret_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i14 %rhs_2"   --->   Operation 131 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (4.31ns) (root node of TernaryAdder)   --->   "%ret_V_2 = add i30 %ret_V_1, i30 %sext_ln1347"   --->   Operation 132 'add' 'ret_V_2' <Predicate = true> <Delay = 4.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 6.91>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i30 %ret_V_2"   --->   Operation 133 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i29 %Mx_V_1"   --->   Operation 134 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [2/2] (6.91ns)   --->   "%r_V_8 = mul i58 %sext_ln1270, i58 %zext_ln1273"   --->   Operation 135 'mul' 'r_V_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 136 [1/2] (6.91ns)   --->   "%r_V_8 = mul i58 %sext_ln1270, i58 %zext_ln1273"   --->   Operation 136 'mul' 'r_V_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "%result_V = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %r_V_8, i32 29, i32 57"   --->   Operation 137 'partselect' 'result_V' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i58.i32.i32, i58 %r_V_8, i32 42, i32 57"   --->   Operation 138 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i13 @_ssdm_op_PartSelect.i13.i58.i32.i32, i58 %r_V_8, i32 29, i32 41"   --->   Operation 139 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 6.08>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_3, i16 32768"   --->   Operation 140 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %tmp_4, i19 262144"   --->   Operation 141 'bitconcatenate' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 142 [1/1] (0.00ns)   --->   "%p_Result_s_26 = partselect i32 @llvm.part.select.i32, i32 %p_Result_6, i32 31, i32 0"   --->   Operation 142 'partselect' 'p_Result_s_26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_6 = cttz i32 @llvm.cttz.i32, i32 %p_Result_s_26, i1 1"   --->   Operation 143 'cttz' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_32_1 = partselect i32 @llvm.part.select.i32, i32 %p_Result_7, i32 31, i32 0"   --->   Operation 144 'partselect' 'p_Result_32_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_6_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_32_1, i1 1"   --->   Operation 145 'cttz' 'tmp_6_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node add_ln329)   --->   "%Ex_V_4 = select i1 %cos_basis, i8 0, i8 %Ex_V_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:272]   --->   Operation 146 'select' 'Ex_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln329)   --->   "%sext_ln186 = sext i8 %Ex_V_4"   --->   Operation 147 'sext' 'sext_ln186' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i29 %result_V"   --->   Operation 148 'zext' 'zext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 149 [1/1] (4.42ns)   --->   "%shl_ln1454_2 = shl i32 %zext_ln1488_1, i32 %tmp_6"   --->   Operation 149 'shl' 'shl_ln1454_2' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 150 [1/1] (2.47ns)   --->   "%icmp_ln321 = icmp_eq  i32 %tmp_6, i32 16" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:321]   --->   Operation 150 'icmp' 'icmp_ln321' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 151 [1/1] (2.55ns)   --->   "%add_ln319 = add i32 %tmp_6_1, i32 16" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:319]   --->   Operation 151 'add' 'add_ln319' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%select_ln321 = select i1 %icmp_ln321, i32 %add_ln319, i32 %tmp_6" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:321]   --->   Operation 152 'select' 'select_ln321' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 153 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln329 = add i9 %sext_ln186, i9 127" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:329]   --->   Operation 153 'add' 'add_ln329' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%sext_ln329 = sext i9 %add_ln329" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:329]   --->   Operation 154 'sext' 'sext_ln329' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (2.55ns) (out node of the LUT)   --->   "%newexp = sub i32 %sext_ln329, i32 %select_ln321" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:329]   --->   Operation 155 'sub' 'newexp' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newexp, i32 31" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:335]   --->   Operation 156 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (2.46ns)   --->   "%icmp_ln1653 = icmp_eq  i29 %result_V, i29 0"   --->   Operation 157 'icmp' 'icmp_ln1653' <Predicate = true> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 158 [1/1] (0.97ns)   --->   "%or_ln335 = or i1 %tmp_11, i1 %icmp_ln1653" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:335]   --->   Operation 158 'or' 'or_ln335' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.41>
ST_20 : Operation 159 [1/1] (0.00ns)   --->   "%specmemcore_ln404 = specmemcore void @_ssdm_op_SpecMemCore, i100 %ref_4oPi_table_100_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_range_redux.h:404]   --->   Operation 159 'specmemcore' 'specmemcore_ln404' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i30 %second_order_float_sin_cos_K0_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:16]   --->   Operation 160 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 161 [1/1] (0.00ns)   --->   "%specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i23 %second_order_float_sin_cos_K1_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:17]   --->   Operation 161 'specmemcore' 'specmemcore_ln17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i15 %second_order_float_sin_cos_K2_V, i64 666, i64 34, i64 18446744073709551615" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_float.cpp:18]   --->   Operation 162 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln300_1)   --->   "%trunc_ln1513 = trunc i32 %shl_ln1454_2"   --->   Operation 163 'trunc' 'trunc_ln1513' <Predicate = (icmp_ln321 & !or_ln335)> <Delay = 0.00>
ST_20 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln300_1)   --->   "%zext_ln1488_2 = zext i28 %trunc_ln1513"   --->   Operation 164 'zext' 'zext_ln1488_2' <Predicate = (icmp_ln321 & !or_ln335)> <Delay = 0.00>
ST_20 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln300_1)   --->   "%shl_ln1454_3 = shl i32 %zext_ln1488_2, i32 %tmp_6_1"   --->   Operation 165 'shl' 'shl_ln1454_3' <Predicate = (icmp_ln321 & !or_ln335)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln300_1)   --->   "%tmp_9 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln1454_3, i32 5, i32 27"   --->   Operation 166 'partselect' 'tmp_9' <Predicate = (icmp_ln321 & !or_ln335)> <Delay = 0.00>
ST_20 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln300_1)   --->   "%tmp_5 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln1454_2, i32 5, i32 27"   --->   Operation 167 'partselect' 'tmp_5' <Predicate = (!icmp_ln321 & !or_ln335)> <Delay = 0.00>
ST_20 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln300_1)   --->   "%select_ln321_1 = select i1 %icmp_ln321, i23 %tmp_9, i23 %tmp_5" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:321]   --->   Operation 168 'select' 'select_ln321_1' <Predicate = (!or_ln335)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%empty = trunc i32 %newexp" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:329]   --->   Operation 169 'trunc' 'empty' <Predicate = (!icmp_ln300_2 & !or_ln335 & !and_ln1019)> <Delay = 0.00>
ST_20 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%out_exp_V = select i1 %or_ln335, i8 0, i8 %empty" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_float_utils.h:335]   --->   Operation 170 'select' 'out_exp_V' <Predicate = (!icmp_ln300_2 & !and_ln1019)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%select_ln288 = select i1 %do_cos_read, i8 127, i8 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:288]   --->   Operation 171 'select' 'select_ln288' <Predicate = (!icmp_ln300_2 & and_ln1019)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node results_exp_V)   --->   "%select_ln1019_1 = select i1 %and_ln1019, i8 %select_ln288, i8 %out_exp_V"   --->   Operation 172 'select' 'select_ln1019_1' <Predicate = (!icmp_ln300_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 173 [1/1] (1.24ns) (out node of the LUT)   --->   "%results_exp_V = select i1 %icmp_ln300_2, i8 255, i8 %select_ln1019_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 173 'select' 'results_exp_V' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%select_ln300_2 = select i1 %icmp_ln300_2, i23 8388607, i23 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 174 'select' 'select_ln300_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node results_sig_V)   --->   "%or_ln300 = or i1 %icmp_ln300_2, i1 %and_ln1019" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 175 'or' 'or_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 176 [1/1] (4.42ns) (out node of the LUT)   --->   "%select_ln300_1 = select i1 %or_ln335, i23 0, i23 %select_ln321_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 176 'select' 'select_ln300_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 177 [1/1] (0.99ns) (out node of the LUT)   --->   "%results_sig_V = select i1 %or_ln300, i23 %select_ln300_2, i23 %select_ln300_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:300]   --->   Operation 177 'select' 'results_sig_V' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%p_Result_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %results_sign_V_3, i8 %results_exp_V, i23 %results_sig_V"   --->   Operation 178 'bitconcatenate' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%bitcast_ln356 = bitcast i32 %p_Result_18" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:356]   --->   Operation 179 'bitcast' 'bitcast_ln356' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%ret_ln316 = ret i32 %bitcast_ln356" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_hotbm.h:316]   --->   Operation 180 'ret' 'ret_ln316' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ do_cos]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ref_4oPi_table_100_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_cos_K0_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_cos_K1_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_cos_K2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
do_cos_read                          (read          ) [ 011111111111111111111]
t_in_read                            (read          ) [ 000000000000000000000]
data_V                               (bitcast       ) [ 000000000000000000000]
p_Result_11                          (bitselect     ) [ 011111111000000000000]
din_exp_V                            (partselect    ) [ 011111111100000000000]
din_sig_V                            (trunc         ) [ 000000000000000000000]
closepath                            (icmp          ) [ 011111111100000000000]
p_Result_12                          (trunc         ) [ 011100000000000000000]
add_ln214                            (add           ) [ 000000000000000000000]
addr_V                               (select        ) [ 000000000000000000000]
r_V                                  (partselect    ) [ 000000000000000000000]
zext_ln541_1                         (zext          ) [ 000000000000000000000]
ref_4oPi_table_100_V_addr            (getelementptr ) [ 011000000000000000000]
trunc_ln628                          (trunc         ) [ 011000000000000000000]
icmp_ln1019                          (icmp          ) [ 011111111000000000000]
table_100_V                          (load          ) [ 000000000000000000000]
zext_ln930                           (zext          ) [ 000000000000000000000]
r_V_9                                (shl           ) [ 000000000000000000000]
Med_V                                (partselect    ) [ 010111110000000000000]
p_Result_13                          (bitconcatenate) [ 000000000000000000000]
zext_ln1494                          (zext          ) [ 010011110000000000000]
ret_V                                (mul           ) [ 010000001000000000000]
Mx_bits_V                            (partselect    ) [ 010000001000000000000]
k_V                                  (partselect    ) [ 010000001000000000000]
tmp                                  (bitselect     ) [ 000000000000000000000]
k_V_1                                (select        ) [ 000000000000000000000]
xor_ln1027                           (xor           ) [ 000000000000000000000]
p_Result_s                           (and           ) [ 000000000000000000000]
Mx_bits_V_1                          (sub           ) [ 000000000000000000000]
Mx_bits_V_3                          (select        ) [ 010000000100000000000]
tmp_2                                (partselect    ) [ 000000000000000000000]
p_Result_14                          (bitconcatenate) [ 000000000000000000000]
p_Result_2                           (partselect    ) [ 000000000000000000000]
p_Result_15                          (bitconcatenate) [ 000000000000000000000]
sext_ln1198                          (sext          ) [ 000000000000000000000]
val_assign                           (cttz          ) [ 000000000000000000000]
Mx_zeros                             (trunc         ) [ 010000000100000000000]
tmp_s                                (mux           ) [ 000000000000000000000]
xor_ln271                            (xor           ) [ 000000000000000000000]
cos_basis                            (select        ) [ 010000000111111111110]
xor_ln25                             (xor           ) [ 000000000000000000000]
sin_basis                            (xor           ) [ 010000000111100000000]
p_Result_17                          (bitconcatenate) [ 000000000000000000000]
tmp_7                                (mux           ) [ 000000000000000000000]
tmp_8                                (mux           ) [ 000000000000000000000]
results_sign_V                       (select        ) [ 000000000000000000000]
results_sign_V_2                     (and           ) [ 000000000000000000000]
icmp_ln300                           (icmp          ) [ 000000000000000000000]
and_ln1019                           (and           ) [ 010000000111111111111]
select_ln1019                        (select        ) [ 010000000100000000000]
Ex_V                                 (add           ) [ 000000000000000000000]
select_ln482                         (select        ) [ 000000000000000000000]
zext_ln841                           (zext          ) [ 000000000000000000000]
zext_ln1454                          (zext          ) [ 000000000000000000000]
r                                    (shl           ) [ 000000000000000000000]
Mx_V                                 (partselect    ) [ 010000000011111110000]
Ex_V_3                               (sub           ) [ 010000000011111111110]
sext_ln1535                          (sext          ) [ 000000000000000000000]
isNeg                                (bitselect     ) [ 010000000010000000000]
sub_ln1512                           (sub           ) [ 000000000000000000000]
ush                                  (select        ) [ 010000000010000000000]
icmp_ln300_1                         (icmp          ) [ 000000000000000000000]
results_sign_V_3                     (and           ) [ 010000000011111111111]
icmp_ln300_2                         (icmp          ) [ 010000000011111111111]
sext_ln1512                          (sext          ) [ 000000000000000000000]
zext_ln1488                          (zext          ) [ 000000000000000000000]
lshr_ln1488                          (lshr          ) [ 000000000000000000000]
shl_ln1454                           (shl           ) [ 000000000000000000000]
select_ln1513                        (select        ) [ 000000000000000000000]
B                                    (trunc         ) [ 010000000001111000000]
tmp_1                                (partselect    ) [ 010000000001100000000]
B_trunc                              (partselect    ) [ 000000000000000000000]
zext_ln1271                          (zext          ) [ 010000000001110000000]
p_Result_16                          (bitconcatenate) [ 000000000000000000000]
zext_ln541                           (zext          ) [ 000000000000000000000]
second_order_float_sin_cos_K0_V_addr (getelementptr ) [ 010000000000010000000]
second_order_float_sin_cos_K1_V_addr (getelementptr ) [ 010000000000010000000]
second_order_float_sin_cos_K2_V_addr (getelementptr ) [ 010000000000010000000]
r_V_2                                (mul           ) [ 000000000000000000000]
B_squared                            (partselect    ) [ 000000000000000000000]
zext_ln818                           (zext          ) [ 010000000000001110000]
second_order_float_sin_cos_K0_V_load (load          ) [ 000000000000000000000]
t1_V                                 (partselect    ) [ 010000000000001110000]
second_order_float_sin_cos_K1_V_load (load          ) [ 010000000000001000000]
second_order_float_sin_cos_K2_V_load (load          ) [ 000000000000000000000]
sext_ln1273_1                        (sext          ) [ 010000000000001110000]
zext_ln1271_1                        (zext          ) [ 000000000000000000000]
sext_ln1273                          (sext          ) [ 000000000000000000000]
r_V_4                                (mul           ) [ 000000000000000000000]
rhs_1                                (partselect    ) [ 010000000000000110000]
Mx_V_1                               (select        ) [ 010000000000000001000]
r_V_6                                (mul           ) [ 000000000000000000000]
rhs_2                                (partselect    ) [ 000000000000000000000]
sext_ln813                           (sext          ) [ 000000000000000000000]
sext_ln813_1                         (sext          ) [ 000000000000000000000]
ret_V_1                              (add           ) [ 000000000000000000000]
sext_ln1347                          (sext          ) [ 000000000000000000000]
ret_V_2                              (add           ) [ 010000000000000001000]
sext_ln1270                          (sext          ) [ 010000000000000000100]
zext_ln1273                          (zext          ) [ 010000000000000000100]
r_V_8                                (mul           ) [ 000000000000000000000]
result_V                             (partselect    ) [ 010000000000000000010]
tmp_3                                (partselect    ) [ 010000000000000000010]
tmp_4                                (partselect    ) [ 010000000000000000010]
p_Result_6                           (bitconcatenate) [ 000000000000000000000]
p_Result_7                           (bitconcatenate) [ 000000000000000000000]
p_Result_s_26                        (partselect    ) [ 000000000000000000000]
tmp_6                                (cttz          ) [ 000000000000000000000]
p_Result_32_1                        (partselect    ) [ 000000000000000000000]
tmp_6_1                              (cttz          ) [ 010000000000000000001]
Ex_V_4                               (select        ) [ 000000000000000000000]
sext_ln186                           (sext          ) [ 000000000000000000000]
zext_ln1488_1                        (zext          ) [ 000000000000000000000]
shl_ln1454_2                         (shl           ) [ 010000000000000000001]
icmp_ln321                           (icmp          ) [ 010000000000000000001]
add_ln319                            (add           ) [ 000000000000000000000]
select_ln321                         (select        ) [ 000000000000000000000]
add_ln329                            (add           ) [ 000000000000000000000]
sext_ln329                           (sext          ) [ 000000000000000000000]
newexp                               (sub           ) [ 010000000000000000001]
tmp_11                               (bitselect     ) [ 000000000000000000000]
icmp_ln1653                          (icmp          ) [ 000000000000000000000]
or_ln335                             (or            ) [ 010000000000000000001]
specmemcore_ln404                    (specmemcore   ) [ 000000000000000000000]
specmemcore_ln16                     (specmemcore   ) [ 000000000000000000000]
specmemcore_ln17                     (specmemcore   ) [ 000000000000000000000]
specmemcore_ln18                     (specmemcore   ) [ 000000000000000000000]
trunc_ln1513                         (trunc         ) [ 000000000000000000000]
zext_ln1488_2                        (zext          ) [ 000000000000000000000]
shl_ln1454_3                         (shl           ) [ 000000000000000000000]
tmp_9                                (partselect    ) [ 000000000000000000000]
tmp_5                                (partselect    ) [ 000000000000000000000]
select_ln321_1                       (select        ) [ 000000000000000000000]
empty                                (trunc         ) [ 000000000000000000000]
out_exp_V                            (select        ) [ 000000000000000000000]
select_ln288                         (select        ) [ 000000000000000000000]
select_ln1019_1                      (select        ) [ 000000000000000000000]
results_exp_V                        (select        ) [ 000000000000000000000]
select_ln300_2                       (select        ) [ 000000000000000000000]
or_ln300                             (or            ) [ 000000000000000000000]
select_ln300_1                       (select        ) [ 000000000000000000000]
results_sig_V                        (select        ) [ 000000000000000000000]
p_Result_18                          (bitconcatenate) [ 000000000000000000000]
bitcast_ln356                        (bitcast       ) [ 000000000000000000000]
ret_ln316                            (ret           ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="do_cos">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="do_cos"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ref_4oPi_table_100_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_100_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="second_order_float_sin_cos_K0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_cos_K0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="second_order_float_sin_cos_K1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_cos_K1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="second_order_float_sin_cos_K2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_cos_K2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i80.i100.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i80.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i29.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i30"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i1.i30"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i1.i3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i1.i4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i13.i19"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="176" class="1004" name="do_cos_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="do_cos_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="t_in_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="ref_4oPi_table_100_V_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="100" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_4oPi_table_100_V_addr/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="100" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_100_V/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="second_order_float_sin_cos_K0_V_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="30" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="8" slack="0"/>
<pin id="205" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_sin_cos_K0_V_addr/12 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="30" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_sin_cos_K0_V_load/12 "/>
</bind>
</comp>

<comp id="214" class="1004" name="second_order_float_sin_cos_K1_V_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="23" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="8" slack="0"/>
<pin id="218" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_sin_cos_K1_V_addr/12 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_sin_cos_K1_V_load/12 "/>
</bind>
</comp>

<comp id="227" class="1004" name="second_order_float_sin_cos_K2_V_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="15" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="8" slack="0"/>
<pin id="231" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_sin_cos_K2_V_addr/12 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_sin_cos_K2_V_load/12 "/>
</bind>
</comp>

<comp id="240" class="1004" name="data_V_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_Result_11_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="6" slack="0"/>
<pin id="248" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="din_exp_V_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="6" slack="0"/>
<pin id="256" dir="0" index="3" bw="6" slack="0"/>
<pin id="257" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="din_exp_V/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="din_sig_V_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="din_sig_V/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="closepath_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="closepath/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_Result_12_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_12/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln214_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="7" slack="0"/>
<pin id="279" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="addr_V_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="0" index="2" bw="8" slack="0"/>
<pin id="286" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addr_V/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="r_V_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="0" index="2" bw="4" slack="0"/>
<pin id="294" dir="0" index="3" bw="4" slack="0"/>
<pin id="295" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln541_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_1/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln628_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln1019_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="23" slack="0"/>
<pin id="311" dir="0" index="1" bw="23" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln930_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="1"/>
<pin id="317" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln930/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="r_V_9_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="100" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_9/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="Med_V_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="80" slack="0"/>
<pin id="326" dir="0" index="1" bw="100" slack="0"/>
<pin id="327" dir="0" index="2" bw="6" slack="0"/>
<pin id="328" dir="0" index="3" bw="8" slack="0"/>
<pin id="329" dir="1" index="4" bw="80" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Med_V/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_Result_13_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="24" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="23" slack="2"/>
<pin id="338" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_13/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln1494_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="24" slack="0"/>
<pin id="343" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="80" slack="1"/>
<pin id="347" dir="0" index="1" bw="24" slack="0"/>
<pin id="348" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="Mx_bits_V_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="58" slack="0"/>
<pin id="352" dir="0" index="1" bw="80" slack="0"/>
<pin id="353" dir="0" index="2" bw="6" slack="0"/>
<pin id="354" dir="0" index="3" bw="8" slack="0"/>
<pin id="355" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_bits_V/7 "/>
</bind>
</comp>

<comp id="360" class="1004" name="k_V_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="0" index="1" bw="80" slack="0"/>
<pin id="363" dir="0" index="2" bw="8" slack="0"/>
<pin id="364" dir="0" index="3" bw="8" slack="0"/>
<pin id="365" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="k_V/7 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="80" slack="1"/>
<pin id="373" dir="0" index="2" bw="8" slack="0"/>
<pin id="374" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="377" class="1004" name="k_V_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="7"/>
<pin id="379" dir="0" index="1" bw="3" slack="0"/>
<pin id="380" dir="0" index="2" bw="3" slack="1"/>
<pin id="381" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_V_1/8 "/>
</bind>
</comp>

<comp id="383" class="1004" name="xor_ln1027_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="7"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1027/8 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_Result_s_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/8 "/>
</bind>
</comp>

<comp id="394" class="1004" name="Mx_bits_V_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="58" slack="1"/>
<pin id="397" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Mx_bits_V_1/8 "/>
</bind>
</comp>

<comp id="399" class="1004" name="Mx_bits_V_3_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="58" slack="0"/>
<pin id="402" dir="0" index="2" bw="58" slack="1"/>
<pin id="403" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_bits_V_3/8 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_2_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="29" slack="0"/>
<pin id="408" dir="0" index="1" bw="58" slack="0"/>
<pin id="409" dir="0" index="2" bw="6" slack="0"/>
<pin id="410" dir="0" index="3" bw="7" slack="0"/>
<pin id="411" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_Result_14_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="30" slack="0"/>
<pin id="418" dir="0" index="1" bw="29" slack="0"/>
<pin id="419" dir="0" index="2" bw="1" slack="0"/>
<pin id="420" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_14/8 "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_Result_2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="30" slack="0"/>
<pin id="426" dir="0" index="1" bw="30" slack="0"/>
<pin id="427" dir="0" index="2" bw="6" slack="0"/>
<pin id="428" dir="0" index="3" bw="1" slack="0"/>
<pin id="429" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/8 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_Result_15_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="31" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="30" slack="0"/>
<pin id="438" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_15/8 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sext_ln1198_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="31" slack="0"/>
<pin id="444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1198/8 "/>
</bind>
</comp>

<comp id="446" class="1004" name="val_assign_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="31" slack="0"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="val_assign/8 "/>
</bind>
</comp>

<comp id="454" class="1004" name="Mx_zeros_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Mx_zeros/8 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_s_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="0" index="3" bw="1" slack="0"/>
<pin id="463" dir="0" index="4" bw="1" slack="0"/>
<pin id="464" dir="0" index="5" bw="1" slack="0"/>
<pin id="465" dir="0" index="6" bw="1" slack="0"/>
<pin id="466" dir="0" index="7" bw="1" slack="0"/>
<pin id="467" dir="0" index="8" bw="1" slack="0"/>
<pin id="468" dir="0" index="9" bw="3" slack="0"/>
<pin id="469" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="480" class="1004" name="xor_ln271_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln271/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="cos_basis_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="7"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cos_basis/8 "/>
</bind>
</comp>

<comp id="493" class="1004" name="xor_ln25_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="7"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/8 "/>
</bind>
</comp>

<comp id="498" class="1004" name="sin_basis_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sin_basis/8 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_Result_17_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="7"/>
<pin id="507" dir="0" index="2" bw="3" slack="0"/>
<pin id="508" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_17/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_7_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="0" index="2" bw="1" slack="0"/>
<pin id="515" dir="0" index="3" bw="1" slack="0"/>
<pin id="516" dir="0" index="4" bw="1" slack="0"/>
<pin id="517" dir="0" index="5" bw="1" slack="0"/>
<pin id="518" dir="0" index="6" bw="1" slack="0"/>
<pin id="519" dir="0" index="7" bw="1" slack="0"/>
<pin id="520" dir="0" index="8" bw="1" slack="0"/>
<pin id="521" dir="0" index="9" bw="1" slack="0"/>
<pin id="522" dir="0" index="10" bw="1" slack="0"/>
<pin id="523" dir="0" index="11" bw="1" slack="0"/>
<pin id="524" dir="0" index="12" bw="1" slack="0"/>
<pin id="525" dir="0" index="13" bw="1" slack="0"/>
<pin id="526" dir="0" index="14" bw="1" slack="0"/>
<pin id="527" dir="0" index="15" bw="1" slack="0"/>
<pin id="528" dir="0" index="16" bw="1" slack="0"/>
<pin id="529" dir="0" index="17" bw="4" slack="0"/>
<pin id="530" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_8_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="0" index="2" bw="1" slack="0"/>
<pin id="553" dir="0" index="3" bw="1" slack="0"/>
<pin id="554" dir="0" index="4" bw="1" slack="0"/>
<pin id="555" dir="0" index="5" bw="1" slack="0"/>
<pin id="556" dir="0" index="6" bw="1" slack="0"/>
<pin id="557" dir="0" index="7" bw="1" slack="0"/>
<pin id="558" dir="0" index="8" bw="1" slack="0"/>
<pin id="559" dir="0" index="9" bw="1" slack="0"/>
<pin id="560" dir="0" index="10" bw="1" slack="0"/>
<pin id="561" dir="0" index="11" bw="1" slack="0"/>
<pin id="562" dir="0" index="12" bw="1" slack="0"/>
<pin id="563" dir="0" index="13" bw="1" slack="0"/>
<pin id="564" dir="0" index="14" bw="1" slack="0"/>
<pin id="565" dir="0" index="15" bw="1" slack="0"/>
<pin id="566" dir="0" index="16" bw="1" slack="0"/>
<pin id="567" dir="0" index="17" bw="4" slack="0"/>
<pin id="568" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="587" class="1004" name="results_sign_V_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="0" index="2" bw="1" slack="0"/>
<pin id="591" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sign_V/8 "/>
</bind>
</comp>

<comp id="595" class="1004" name="results_sign_V_2_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="7"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="results_sign_V_2/8 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln300_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="7"/>
<pin id="602" dir="0" index="1" bw="8" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln300/8 "/>
</bind>
</comp>

<comp id="605" class="1004" name="and_ln1019_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="7"/>
<pin id="608" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1019/8 "/>
</bind>
</comp>

<comp id="610" class="1004" name="select_ln1019_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="0" index="2" bw="1" slack="0"/>
<pin id="614" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1019/8 "/>
</bind>
</comp>

<comp id="618" class="1004" name="Ex_V_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="8"/>
<pin id="620" dir="0" index="1" bw="8" slack="0"/>
<pin id="621" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Ex_V/9 "/>
</bind>
</comp>

<comp id="623" class="1004" name="select_ln482_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="8"/>
<pin id="625" dir="0" index="1" bw="8" slack="0"/>
<pin id="626" dir="0" index="2" bw="8" slack="0"/>
<pin id="627" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln482/9 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln841_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="6" slack="1"/>
<pin id="632" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln841/9 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln1454_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="6" slack="1"/>
<pin id="635" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1454/9 "/>
</bind>
</comp>

<comp id="636" class="1004" name="r_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="58" slack="1"/>
<pin id="638" dir="0" index="1" bw="6" slack="0"/>
<pin id="639" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r/9 "/>
</bind>
</comp>

<comp id="641" class="1004" name="Mx_V_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="29" slack="0"/>
<pin id="643" dir="0" index="1" bw="58" slack="0"/>
<pin id="644" dir="0" index="2" bw="6" slack="0"/>
<pin id="645" dir="0" index="3" bw="7" slack="0"/>
<pin id="646" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_V/9 "/>
</bind>
</comp>

<comp id="651" class="1004" name="Ex_V_3_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="0"/>
<pin id="653" dir="0" index="1" bw="6" slack="0"/>
<pin id="654" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Ex_V_3/9 "/>
</bind>
</comp>

<comp id="657" class="1004" name="sext_ln1535_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1535/9 "/>
</bind>
</comp>

<comp id="661" class="1004" name="isNeg_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="8" slack="0"/>
<pin id="664" dir="0" index="2" bw="4" slack="0"/>
<pin id="665" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/9 "/>
</bind>
</comp>

<comp id="669" class="1004" name="sub_ln1512_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="8" slack="0"/>
<pin id="672" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/9 "/>
</bind>
</comp>

<comp id="675" class="1004" name="ush_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="9" slack="0"/>
<pin id="678" dir="0" index="2" bw="9" slack="0"/>
<pin id="679" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/9 "/>
</bind>
</comp>

<comp id="683" class="1004" name="icmp_ln300_1_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="8"/>
<pin id="685" dir="0" index="1" bw="8" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln300_1/9 "/>
</bind>
</comp>

<comp id="688" class="1004" name="results_sign_V_3_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="1"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="results_sign_V_3/9 "/>
</bind>
</comp>

<comp id="693" class="1004" name="icmp_ln300_2_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="8"/>
<pin id="695" dir="0" index="1" bw="8" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln300_2/9 "/>
</bind>
</comp>

<comp id="698" class="1004" name="sext_ln1512_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="9" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/10 "/>
</bind>
</comp>

<comp id="701" class="1004" name="zext_ln1488_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="29" slack="1"/>
<pin id="703" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/10 "/>
</bind>
</comp>

<comp id="704" class="1004" name="lshr_ln1488_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="29" slack="0"/>
<pin id="706" dir="0" index="1" bw="9" slack="0"/>
<pin id="707" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1488/10 "/>
</bind>
</comp>

<comp id="710" class="1004" name="shl_ln1454_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="29" slack="0"/>
<pin id="712" dir="0" index="1" bw="9" slack="0"/>
<pin id="713" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1454/10 "/>
</bind>
</comp>

<comp id="716" class="1004" name="select_ln1513_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="1"/>
<pin id="718" dir="0" index="1" bw="32" slack="0"/>
<pin id="719" dir="0" index="2" bw="32" slack="0"/>
<pin id="720" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1513/10 "/>
</bind>
</comp>

<comp id="723" class="1004" name="B_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="0"/>
<pin id="725" dir="1" index="1" bw="22" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="B/10 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_1_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="7" slack="0"/>
<pin id="729" dir="0" index="1" bw="32" slack="0"/>
<pin id="730" dir="0" index="2" bw="6" slack="0"/>
<pin id="731" dir="0" index="3" bw="6" slack="0"/>
<pin id="732" dir="1" index="4" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="737" class="1004" name="B_trunc_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="15" slack="0"/>
<pin id="739" dir="0" index="1" bw="32" slack="0"/>
<pin id="740" dir="0" index="2" bw="4" slack="0"/>
<pin id="741" dir="0" index="3" bw="6" slack="0"/>
<pin id="742" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_trunc/10 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln1271_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="15" slack="0"/>
<pin id="749" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271/10 "/>
</bind>
</comp>

<comp id="751" class="1004" name="p_Result_16_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="4"/>
<pin id="754" dir="0" index="2" bw="7" slack="2"/>
<pin id="755" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_16/12 "/>
</bind>
</comp>

<comp id="757" class="1004" name="zext_ln541_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="8" slack="0"/>
<pin id="759" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/12 "/>
</bind>
</comp>

<comp id="764" class="1004" name="B_squared_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="15" slack="0"/>
<pin id="766" dir="0" index="1" bw="30" slack="0"/>
<pin id="767" dir="0" index="2" bw="5" slack="0"/>
<pin id="768" dir="0" index="3" bw="6" slack="0"/>
<pin id="769" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_squared/13 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln818_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="15" slack="0"/>
<pin id="775" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/13 "/>
</bind>
</comp>

<comp id="777" class="1004" name="t1_V_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="29" slack="0"/>
<pin id="779" dir="0" index="1" bw="30" slack="0"/>
<pin id="780" dir="0" index="2" bw="1" slack="0"/>
<pin id="781" dir="0" index="3" bw="6" slack="0"/>
<pin id="782" dir="1" index="4" bw="29" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t1_V/13 "/>
</bind>
</comp>

<comp id="787" class="1004" name="sext_ln1273_1_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="15" slack="0"/>
<pin id="789" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_1/13 "/>
</bind>
</comp>

<comp id="791" class="1004" name="zext_ln1271_1_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="22" slack="4"/>
<pin id="793" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_1/14 "/>
</bind>
</comp>

<comp id="794" class="1004" name="sext_ln1273_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="23" slack="1"/>
<pin id="796" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/14 "/>
</bind>
</comp>

<comp id="797" class="1004" name="r_V_4_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="23" slack="0"/>
<pin id="799" dir="0" index="1" bw="22" slack="0"/>
<pin id="800" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/14 "/>
</bind>
</comp>

<comp id="803" class="1004" name="rhs_1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="22" slack="0"/>
<pin id="805" dir="0" index="1" bw="45" slack="0"/>
<pin id="806" dir="0" index="2" bw="6" slack="0"/>
<pin id="807" dir="0" index="3" bw="7" slack="0"/>
<pin id="808" dir="1" index="4" bw="22" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_1/14 "/>
</bind>
</comp>

<comp id="813" class="1004" name="Mx_V_1_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="8"/>
<pin id="815" dir="0" index="1" bw="29" slack="0"/>
<pin id="816" dir="0" index="2" bw="29" slack="7"/>
<pin id="817" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_V_1/16 "/>
</bind>
</comp>

<comp id="819" class="1004" name="rhs_2_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="14" slack="0"/>
<pin id="821" dir="0" index="1" bw="30" slack="0"/>
<pin id="822" dir="0" index="2" bw="6" slack="0"/>
<pin id="823" dir="0" index="3" bw="6" slack="0"/>
<pin id="824" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_2/16 "/>
</bind>
</comp>

<comp id="828" class="1004" name="sext_ln813_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="29" slack="3"/>
<pin id="830" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/16 "/>
</bind>
</comp>

<comp id="831" class="1004" name="sext_ln813_1_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="22" slack="2"/>
<pin id="833" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_1/16 "/>
</bind>
</comp>

<comp id="834" class="1004" name="ret_V_1_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="29" slack="0"/>
<pin id="836" dir="0" index="1" bw="22" slack="0"/>
<pin id="837" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/16 "/>
</bind>
</comp>

<comp id="840" class="1004" name="sext_ln1347_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="14" slack="0"/>
<pin id="842" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347/16 "/>
</bind>
</comp>

<comp id="844" class="1004" name="ret_V_2_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="30" slack="0"/>
<pin id="846" dir="0" index="1" bw="14" slack="0"/>
<pin id="847" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/16 "/>
</bind>
</comp>

<comp id="850" class="1004" name="sext_ln1270_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="30" slack="1"/>
<pin id="852" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270/17 "/>
</bind>
</comp>

<comp id="853" class="1004" name="zext_ln1273_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="29" slack="1"/>
<pin id="855" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273/17 "/>
</bind>
</comp>

<comp id="856" class="1004" name="grp_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="30" slack="0"/>
<pin id="858" dir="0" index="1" bw="29" slack="0"/>
<pin id="859" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8/17 "/>
</bind>
</comp>

<comp id="862" class="1004" name="result_V_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="29" slack="0"/>
<pin id="864" dir="0" index="1" bw="58" slack="0"/>
<pin id="865" dir="0" index="2" bw="6" slack="0"/>
<pin id="866" dir="0" index="3" bw="7" slack="0"/>
<pin id="867" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_V/18 "/>
</bind>
</comp>

<comp id="872" class="1004" name="tmp_3_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="16" slack="0"/>
<pin id="874" dir="0" index="1" bw="58" slack="0"/>
<pin id="875" dir="0" index="2" bw="7" slack="0"/>
<pin id="876" dir="0" index="3" bw="7" slack="0"/>
<pin id="877" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/18 "/>
</bind>
</comp>

<comp id="882" class="1004" name="tmp_4_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="13" slack="0"/>
<pin id="884" dir="0" index="1" bw="58" slack="0"/>
<pin id="885" dir="0" index="2" bw="6" slack="0"/>
<pin id="886" dir="0" index="3" bw="7" slack="0"/>
<pin id="887" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/18 "/>
</bind>
</comp>

<comp id="892" class="1004" name="p_Result_6_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="0"/>
<pin id="894" dir="0" index="1" bw="16" slack="1"/>
<pin id="895" dir="0" index="2" bw="16" slack="0"/>
<pin id="896" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/19 "/>
</bind>
</comp>

<comp id="899" class="1004" name="p_Result_7_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="32" slack="0"/>
<pin id="901" dir="0" index="1" bw="13" slack="1"/>
<pin id="902" dir="0" index="2" bw="19" slack="0"/>
<pin id="903" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_7/19 "/>
</bind>
</comp>

<comp id="906" class="1004" name="p_Result_s_26_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="0"/>
<pin id="908" dir="0" index="1" bw="32" slack="0"/>
<pin id="909" dir="0" index="2" bw="6" slack="0"/>
<pin id="910" dir="0" index="3" bw="1" slack="0"/>
<pin id="911" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_26/19 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_6_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="0"/>
<pin id="918" dir="0" index="1" bw="32" slack="0"/>
<pin id="919" dir="0" index="2" bw="1" slack="0"/>
<pin id="920" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_6/19 "/>
</bind>
</comp>

<comp id="924" class="1004" name="p_Result_32_1_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="0"/>
<pin id="926" dir="0" index="1" bw="32" slack="0"/>
<pin id="927" dir="0" index="2" bw="6" slack="0"/>
<pin id="928" dir="0" index="3" bw="1" slack="0"/>
<pin id="929" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_32_1/19 "/>
</bind>
</comp>

<comp id="934" class="1004" name="tmp_6_1_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="0"/>
<pin id="936" dir="0" index="1" bw="32" slack="0"/>
<pin id="937" dir="0" index="2" bw="1" slack="0"/>
<pin id="938" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp_6_1/19 "/>
</bind>
</comp>

<comp id="942" class="1004" name="Ex_V_4_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="11"/>
<pin id="944" dir="0" index="1" bw="8" slack="0"/>
<pin id="945" dir="0" index="2" bw="8" slack="10"/>
<pin id="946" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ex_V_4/19 "/>
</bind>
</comp>

<comp id="948" class="1004" name="sext_ln186_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="8" slack="0"/>
<pin id="950" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln186/19 "/>
</bind>
</comp>

<comp id="952" class="1004" name="zext_ln1488_1_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="29" slack="1"/>
<pin id="954" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_1/19 "/>
</bind>
</comp>

<comp id="955" class="1004" name="shl_ln1454_2_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="29" slack="0"/>
<pin id="957" dir="0" index="1" bw="32" slack="0"/>
<pin id="958" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1454_2/19 "/>
</bind>
</comp>

<comp id="961" class="1004" name="icmp_ln321_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="0"/>
<pin id="963" dir="0" index="1" bw="32" slack="0"/>
<pin id="964" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln321/19 "/>
</bind>
</comp>

<comp id="967" class="1004" name="add_ln319_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="0"/>
<pin id="969" dir="0" index="1" bw="6" slack="0"/>
<pin id="970" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln319/19 "/>
</bind>
</comp>

<comp id="973" class="1004" name="select_ln321_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="0"/>
<pin id="975" dir="0" index="1" bw="32" slack="0"/>
<pin id="976" dir="0" index="2" bw="32" slack="0"/>
<pin id="977" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln321/19 "/>
</bind>
</comp>

<comp id="981" class="1004" name="add_ln329_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="8" slack="0"/>
<pin id="983" dir="0" index="1" bw="8" slack="0"/>
<pin id="984" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln329/19 "/>
</bind>
</comp>

<comp id="987" class="1004" name="sext_ln329_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="9" slack="0"/>
<pin id="989" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln329/19 "/>
</bind>
</comp>

<comp id="991" class="1004" name="newexp_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="9" slack="0"/>
<pin id="993" dir="0" index="1" bw="32" slack="0"/>
<pin id="994" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newexp/19 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_11_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="0"/>
<pin id="999" dir="0" index="1" bw="32" slack="0"/>
<pin id="1000" dir="0" index="2" bw="6" slack="0"/>
<pin id="1001" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/19 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="icmp_ln1653_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="29" slack="1"/>
<pin id="1007" dir="0" index="1" bw="29" slack="0"/>
<pin id="1008" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1653/19 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="or_ln335_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="0"/>
<pin id="1012" dir="0" index="1" bw="1" slack="0"/>
<pin id="1013" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln335/19 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="trunc_ln1513_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="1"/>
<pin id="1018" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1513/20 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="zext_ln1488_2_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="28" slack="0"/>
<pin id="1021" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488_2/20 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="shl_ln1454_3_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="28" slack="0"/>
<pin id="1025" dir="0" index="1" bw="32" slack="1"/>
<pin id="1026" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1454_3/20 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="tmp_9_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="23" slack="0"/>
<pin id="1030" dir="0" index="1" bw="32" slack="0"/>
<pin id="1031" dir="0" index="2" bw="4" slack="0"/>
<pin id="1032" dir="0" index="3" bw="6" slack="0"/>
<pin id="1033" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/20 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="tmp_5_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="23" slack="0"/>
<pin id="1040" dir="0" index="1" bw="32" slack="1"/>
<pin id="1041" dir="0" index="2" bw="4" slack="0"/>
<pin id="1042" dir="0" index="3" bw="6" slack="0"/>
<pin id="1043" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/20 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="select_ln321_1_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="1"/>
<pin id="1049" dir="0" index="1" bw="23" slack="0"/>
<pin id="1050" dir="0" index="2" bw="23" slack="0"/>
<pin id="1051" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln321_1/20 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="empty_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="1"/>
<pin id="1056" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/20 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="out_exp_V_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="1"/>
<pin id="1059" dir="0" index="1" bw="8" slack="0"/>
<pin id="1060" dir="0" index="2" bw="8" slack="0"/>
<pin id="1061" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_exp_V/20 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="select_ln288_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="19"/>
<pin id="1066" dir="0" index="1" bw="8" slack="0"/>
<pin id="1067" dir="0" index="2" bw="8" slack="0"/>
<pin id="1068" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln288/20 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="select_ln1019_1_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="12"/>
<pin id="1073" dir="0" index="1" bw="8" slack="0"/>
<pin id="1074" dir="0" index="2" bw="8" slack="0"/>
<pin id="1075" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1019_1/20 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="results_exp_V_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="11"/>
<pin id="1080" dir="0" index="1" bw="8" slack="0"/>
<pin id="1081" dir="0" index="2" bw="8" slack="0"/>
<pin id="1082" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_exp_V/20 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="select_ln300_2_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="11"/>
<pin id="1087" dir="0" index="1" bw="23" slack="0"/>
<pin id="1088" dir="0" index="2" bw="23" slack="0"/>
<pin id="1089" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln300_2/20 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="or_ln300_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="11"/>
<pin id="1094" dir="0" index="1" bw="1" slack="12"/>
<pin id="1095" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300/20 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="select_ln300_1_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="1"/>
<pin id="1098" dir="0" index="1" bw="23" slack="0"/>
<pin id="1099" dir="0" index="2" bw="23" slack="0"/>
<pin id="1100" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln300_1/20 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="results_sig_V_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="0"/>
<pin id="1105" dir="0" index="1" bw="23" slack="0"/>
<pin id="1106" dir="0" index="2" bw="23" slack="0"/>
<pin id="1107" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="results_sig_V/20 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="p_Result_18_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="32" slack="0"/>
<pin id="1113" dir="0" index="1" bw="1" slack="11"/>
<pin id="1114" dir="0" index="2" bw="8" slack="0"/>
<pin id="1115" dir="0" index="3" bw="23" slack="0"/>
<pin id="1116" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_18/20 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="bitcast_ln356_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="0"/>
<pin id="1122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln356/20 "/>
</bind>
</comp>

<comp id="1124" class="1007" name="grp_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="15" slack="0"/>
<pin id="1126" dir="0" index="1" bw="15" slack="0"/>
<pin id="1127" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_2/10 "/>
</bind>
</comp>

<comp id="1131" class="1007" name="grp_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="15" slack="0"/>
<pin id="1133" dir="0" index="1" bw="15" slack="0"/>
<pin id="1134" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/13 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="do_cos_read_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="7"/>
<pin id="1140" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="do_cos_read "/>
</bind>
</comp>

<comp id="1145" class="1005" name="p_Result_11_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="7"/>
<pin id="1147" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="p_Result_11 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="din_exp_V_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="8" slack="7"/>
<pin id="1153" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="din_exp_V "/>
</bind>
</comp>

<comp id="1159" class="1005" name="closepath_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="6"/>
<pin id="1161" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="closepath "/>
</bind>
</comp>

<comp id="1166" class="1005" name="p_Result_12_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="23" slack="2"/>
<pin id="1168" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="ref_4oPi_table_100_V_addr_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="4" slack="1"/>
<pin id="1173" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ref_4oPi_table_100_V_addr "/>
</bind>
</comp>

<comp id="1176" class="1005" name="trunc_ln628_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="4" slack="1"/>
<pin id="1178" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln628 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="icmp_ln1019_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="1" slack="7"/>
<pin id="1183" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln1019 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="Med_V_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="80" slack="1"/>
<pin id="1188" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="Med_V "/>
</bind>
</comp>

<comp id="1191" class="1005" name="zext_ln1494_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="80" slack="1"/>
<pin id="1193" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1494 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="ret_V_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="80" slack="1"/>
<pin id="1198" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1201" class="1005" name="Mx_bits_V_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="58" slack="1"/>
<pin id="1203" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="Mx_bits_V "/>
</bind>
</comp>

<comp id="1207" class="1005" name="k_V_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="3" slack="1"/>
<pin id="1209" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_V "/>
</bind>
</comp>

<comp id="1212" class="1005" name="Mx_bits_V_3_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="58" slack="1"/>
<pin id="1214" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="Mx_bits_V_3 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="Mx_zeros_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="6" slack="1"/>
<pin id="1219" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Mx_zeros "/>
</bind>
</comp>

<comp id="1223" class="1005" name="cos_basis_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="1" slack="8"/>
<pin id="1225" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="cos_basis "/>
</bind>
</comp>

<comp id="1229" class="1005" name="sin_basis_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="4"/>
<pin id="1231" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="sin_basis "/>
</bind>
</comp>

<comp id="1234" class="1005" name="and_ln1019_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="1" slack="12"/>
<pin id="1236" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="and_ln1019 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="select_ln1019_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="1" slack="1"/>
<pin id="1242" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1019 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="Mx_V_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="29" slack="1"/>
<pin id="1247" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="Mx_V "/>
</bind>
</comp>

<comp id="1251" class="1005" name="Ex_V_3_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="8" slack="10"/>
<pin id="1253" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="Ex_V_3 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="isNeg_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="1" slack="1"/>
<pin id="1258" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1261" class="1005" name="ush_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="9" slack="1"/>
<pin id="1263" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="1266" class="1005" name="results_sign_V_3_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="1" slack="11"/>
<pin id="1268" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="results_sign_V_3 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="icmp_ln300_2_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="1" slack="11"/>
<pin id="1273" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln300_2 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="B_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="22" slack="4"/>
<pin id="1280" dir="1" index="1" bw="22" slack="4"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="1283" class="1005" name="tmp_1_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="7" slack="2"/>
<pin id="1285" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="zext_ln1271_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="30" slack="1"/>
<pin id="1290" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="second_order_float_sin_cos_K0_V_addr_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="8" slack="1"/>
<pin id="1296" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_sin_cos_K0_V_addr "/>
</bind>
</comp>

<comp id="1299" class="1005" name="second_order_float_sin_cos_K1_V_addr_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="8" slack="1"/>
<pin id="1301" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_sin_cos_K1_V_addr "/>
</bind>
</comp>

<comp id="1304" class="1005" name="second_order_float_sin_cos_K2_V_addr_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="8" slack="1"/>
<pin id="1306" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_sin_cos_K2_V_addr "/>
</bind>
</comp>

<comp id="1309" class="1005" name="zext_ln818_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="30" slack="1"/>
<pin id="1311" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln818 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="t1_V_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="29" slack="3"/>
<pin id="1316" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opset="t1_V "/>
</bind>
</comp>

<comp id="1319" class="1005" name="second_order_float_sin_cos_K1_V_load_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="23" slack="1"/>
<pin id="1321" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_sin_cos_K1_V_load "/>
</bind>
</comp>

<comp id="1324" class="1005" name="sext_ln1273_1_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="30" slack="1"/>
<pin id="1326" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_1 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="rhs_1_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="22" slack="2"/>
<pin id="1331" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="rhs_1 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="Mx_V_1_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="29" slack="1"/>
<pin id="1336" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="Mx_V_1 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="ret_V_2_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="30" slack="1"/>
<pin id="1341" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_2 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="sext_ln1270_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="58" slack="1"/>
<pin id="1346" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1270 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="zext_ln1273_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="58" slack="1"/>
<pin id="1351" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="result_V_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="29" slack="1"/>
<pin id="1356" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1360" class="1005" name="tmp_3_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="16" slack="1"/>
<pin id="1362" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="tmp_4_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="13" slack="1"/>
<pin id="1367" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="tmp_6_1_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="32" slack="1"/>
<pin id="1372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_1 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="shl_ln1454_2_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="32" slack="1"/>
<pin id="1377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1454_2 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="icmp_ln321_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="1" slack="1"/>
<pin id="1383" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln321 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="newexp_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="32" slack="1"/>
<pin id="1388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newexp "/>
</bind>
</comp>

<comp id="1391" class="1005" name="or_ln335_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="1" slack="1"/>
<pin id="1393" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln335 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="180"><net_src comp="12" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="8" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="10" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="227" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="182" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="16" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="18" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="258"><net_src comp="20" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="240" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="22" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="265"><net_src comp="240" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="252" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="26" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="240" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="252" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="28" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="266" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="30" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="276" pin="2"/><net_sink comp="282" pin=2"/></net>

<net id="296"><net_src comp="32" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="282" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="34" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="36" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="303"><net_src comp="290" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="308"><net_src comp="282" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="262" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="40" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="322"><net_src comp="195" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="315" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="42" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="318" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="44" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="46" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="339"><net_src comp="48" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="50" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="334" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="341" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="52" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="345" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="54" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="56" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="366"><net_src comp="58" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="345" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="60" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="62" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="375"><net_src comp="64" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="60" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="382"><net_src comp="66" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="50" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="370" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="383" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="68" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="404"><net_src comp="388" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="394" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="412"><net_src comp="70" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="399" pin="3"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="72" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="415"><net_src comp="74" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="421"><net_src comp="76" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="406" pin="4"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="50" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="430"><net_src comp="78" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="416" pin="3"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="72" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="80" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="439"><net_src comp="82" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="50" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="424" pin="4"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="434" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="84" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="442" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="50" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="457"><net_src comp="446" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="470"><net_src comp="86" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="471"><net_src comp="88" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="472"><net_src comp="50" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="473"><net_src comp="50" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="474"><net_src comp="88" pin="0"/><net_sink comp="458" pin=4"/></net>

<net id="475"><net_src comp="88" pin="0"/><net_sink comp="458" pin=5"/></net>

<net id="476"><net_src comp="50" pin="0"/><net_sink comp="458" pin=6"/></net>

<net id="477"><net_src comp="50" pin="0"/><net_sink comp="458" pin=7"/></net>

<net id="478"><net_src comp="88" pin="0"/><net_sink comp="458" pin=8"/></net>

<net id="479"><net_src comp="377" pin="3"/><net_sink comp="458" pin=9"/></net>

<net id="484"><net_src comp="458" pin="10"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="50" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="480" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="492"><net_src comp="458" pin="10"/><net_sink comp="486" pin=2"/></net>

<net id="497"><net_src comp="50" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="502"><net_src comp="458" pin="10"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="493" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="509"><net_src comp="90" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="377" pin="3"/><net_sink comp="504" pin=2"/></net>

<net id="531"><net_src comp="92" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="532"><net_src comp="88" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="533"><net_src comp="88" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="534"><net_src comp="88" pin="0"/><net_sink comp="511" pin=3"/></net>

<net id="535"><net_src comp="50" pin="0"/><net_sink comp="511" pin=4"/></net>

<net id="536"><net_src comp="50" pin="0"/><net_sink comp="511" pin=5"/></net>

<net id="537"><net_src comp="50" pin="0"/><net_sink comp="511" pin=6"/></net>

<net id="538"><net_src comp="50" pin="0"/><net_sink comp="511" pin=7"/></net>

<net id="539"><net_src comp="88" pin="0"/><net_sink comp="511" pin=8"/></net>

<net id="540"><net_src comp="88" pin="0"/><net_sink comp="511" pin=9"/></net>

<net id="541"><net_src comp="50" pin="0"/><net_sink comp="511" pin=10"/></net>

<net id="542"><net_src comp="50" pin="0"/><net_sink comp="511" pin=11"/></net>

<net id="543"><net_src comp="50" pin="0"/><net_sink comp="511" pin=12"/></net>

<net id="544"><net_src comp="50" pin="0"/><net_sink comp="511" pin=13"/></net>

<net id="545"><net_src comp="88" pin="0"/><net_sink comp="511" pin=14"/></net>

<net id="546"><net_src comp="88" pin="0"/><net_sink comp="511" pin=15"/></net>

<net id="547"><net_src comp="88" pin="0"/><net_sink comp="511" pin=16"/></net>

<net id="548"><net_src comp="504" pin="3"/><net_sink comp="511" pin=17"/></net>

<net id="569"><net_src comp="92" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="570"><net_src comp="88" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="571"><net_src comp="88" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="572"><net_src comp="50" pin="0"/><net_sink comp="549" pin=3"/></net>

<net id="573"><net_src comp="88" pin="0"/><net_sink comp="549" pin=4"/></net>

<net id="574"><net_src comp="50" pin="0"/><net_sink comp="549" pin=5"/></net>

<net id="575"><net_src comp="50" pin="0"/><net_sink comp="549" pin=6"/></net>

<net id="576"><net_src comp="88" pin="0"/><net_sink comp="549" pin=7"/></net>

<net id="577"><net_src comp="50" pin="0"/><net_sink comp="549" pin=8"/></net>

<net id="578"><net_src comp="50" pin="0"/><net_sink comp="549" pin=9"/></net>

<net id="579"><net_src comp="88" pin="0"/><net_sink comp="549" pin=10"/></net>

<net id="580"><net_src comp="50" pin="0"/><net_sink comp="549" pin=11"/></net>

<net id="581"><net_src comp="50" pin="0"/><net_sink comp="549" pin=12"/></net>

<net id="582"><net_src comp="88" pin="0"/><net_sink comp="549" pin=13"/></net>

<net id="583"><net_src comp="50" pin="0"/><net_sink comp="549" pin=14"/></net>

<net id="584"><net_src comp="88" pin="0"/><net_sink comp="549" pin=15"/></net>

<net id="585"><net_src comp="88" pin="0"/><net_sink comp="549" pin=16"/></net>

<net id="586"><net_src comp="504" pin="3"/><net_sink comp="549" pin=17"/></net>

<net id="592"><net_src comp="486" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="511" pin="18"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="549" pin="18"/><net_sink comp="587" pin=2"/></net>

<net id="599"><net_src comp="493" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="94" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="609"><net_src comp="600" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="615"><net_src comp="605" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="595" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="587" pin="3"/><net_sink comp="610" pin=2"/></net>

<net id="622"><net_src comp="96" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="618" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="629"><net_src comp="94" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="640"><net_src comp="633" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="647"><net_src comp="70" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="636" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="649"><net_src comp="72" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="650"><net_src comp="74" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="655"><net_src comp="623" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="630" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="651" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="666"><net_src comp="98" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="651" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="36" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="673"><net_src comp="100" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="657" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="680"><net_src comp="661" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="669" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="682"><net_src comp="657" pin="1"/><net_sink comp="675" pin=2"/></net>

<net id="687"><net_src comp="102" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="692"><net_src comp="683" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="697"><net_src comp="102" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="708"><net_src comp="701" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="698" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="701" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="698" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="721"><net_src comp="704" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="722"><net_src comp="710" pin="2"/><net_sink comp="716" pin=2"/></net>

<net id="726"><net_src comp="716" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="733"><net_src comp="104" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="716" pin="3"/><net_sink comp="727" pin=1"/></net>

<net id="735"><net_src comp="106" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="736"><net_src comp="108" pin="0"/><net_sink comp="727" pin=3"/></net>

<net id="743"><net_src comp="110" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="716" pin="3"/><net_sink comp="737" pin=1"/></net>

<net id="745"><net_src comp="36" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="746"><net_src comp="112" pin="0"/><net_sink comp="737" pin=3"/></net>

<net id="750"><net_src comp="737" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="756"><net_src comp="114" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="760"><net_src comp="751" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="763"><net_src comp="757" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="770"><net_src comp="116" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="118" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="772"><net_src comp="72" pin="0"/><net_sink comp="764" pin=3"/></net>

<net id="776"><net_src comp="764" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="783"><net_src comp="120" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="208" pin="3"/><net_sink comp="777" pin=1"/></net>

<net id="785"><net_src comp="122" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="786"><net_src comp="72" pin="0"/><net_sink comp="777" pin=3"/></net>

<net id="790"><net_src comp="234" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="801"><net_src comp="794" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="791" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="809"><net_src comp="124" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="797" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="811"><net_src comp="22" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="812"><net_src comp="126" pin="0"/><net_sink comp="803" pin=3"/></net>

<net id="818"><net_src comp="128" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="825"><net_src comp="130" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="826"><net_src comp="132" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="827"><net_src comp="72" pin="0"/><net_sink comp="819" pin=3"/></net>

<net id="838"><net_src comp="828" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="831" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="843"><net_src comp="819" pin="4"/><net_sink comp="840" pin=0"/></net>

<net id="848"><net_src comp="834" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="840" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="860"><net_src comp="850" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="853" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="868"><net_src comp="70" pin="0"/><net_sink comp="862" pin=0"/></net>

<net id="869"><net_src comp="856" pin="2"/><net_sink comp="862" pin=1"/></net>

<net id="870"><net_src comp="72" pin="0"/><net_sink comp="862" pin=2"/></net>

<net id="871"><net_src comp="74" pin="0"/><net_sink comp="862" pin=3"/></net>

<net id="878"><net_src comp="134" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="879"><net_src comp="856" pin="2"/><net_sink comp="872" pin=1"/></net>

<net id="880"><net_src comp="136" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="881"><net_src comp="74" pin="0"/><net_sink comp="872" pin=3"/></net>

<net id="888"><net_src comp="138" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="889"><net_src comp="856" pin="2"/><net_sink comp="882" pin=1"/></net>

<net id="890"><net_src comp="72" pin="0"/><net_sink comp="882" pin=2"/></net>

<net id="891"><net_src comp="140" pin="0"/><net_sink comp="882" pin=3"/></net>

<net id="897"><net_src comp="142" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="898"><net_src comp="144" pin="0"/><net_sink comp="892" pin=2"/></net>

<net id="904"><net_src comp="146" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="148" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="912"><net_src comp="150" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="892" pin="3"/><net_sink comp="906" pin=1"/></net>

<net id="914"><net_src comp="18" pin="0"/><net_sink comp="906" pin=2"/></net>

<net id="915"><net_src comp="80" pin="0"/><net_sink comp="906" pin=3"/></net>

<net id="921"><net_src comp="84" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="922"><net_src comp="906" pin="4"/><net_sink comp="916" pin=1"/></net>

<net id="923"><net_src comp="50" pin="0"/><net_sink comp="916" pin=2"/></net>

<net id="930"><net_src comp="150" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="899" pin="3"/><net_sink comp="924" pin=1"/></net>

<net id="932"><net_src comp="18" pin="0"/><net_sink comp="924" pin=2"/></net>

<net id="933"><net_src comp="80" pin="0"/><net_sink comp="924" pin=3"/></net>

<net id="939"><net_src comp="84" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="940"><net_src comp="924" pin="4"/><net_sink comp="934" pin=1"/></net>

<net id="941"><net_src comp="50" pin="0"/><net_sink comp="934" pin=2"/></net>

<net id="947"><net_src comp="94" pin="0"/><net_sink comp="942" pin=1"/></net>

<net id="951"><net_src comp="942" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="959"><net_src comp="952" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="916" pin="3"/><net_sink comp="955" pin=1"/></net>

<net id="965"><net_src comp="916" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="132" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="971"><net_src comp="934" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="132" pin="0"/><net_sink comp="967" pin=1"/></net>

<net id="978"><net_src comp="961" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="979"><net_src comp="967" pin="2"/><net_sink comp="973" pin=1"/></net>

<net id="980"><net_src comp="916" pin="3"/><net_sink comp="973" pin=2"/></net>

<net id="985"><net_src comp="948" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="152" pin="0"/><net_sink comp="981" pin=1"/></net>

<net id="990"><net_src comp="981" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="995"><net_src comp="987" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="973" pin="3"/><net_sink comp="991" pin=1"/></net>

<net id="1002"><net_src comp="16" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1003"><net_src comp="991" pin="2"/><net_sink comp="997" pin=1"/></net>

<net id="1004"><net_src comp="18" pin="0"/><net_sink comp="997" pin=2"/></net>

<net id="1009"><net_src comp="154" pin="0"/><net_sink comp="1005" pin=1"/></net>

<net id="1014"><net_src comp="997" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="1005" pin="2"/><net_sink comp="1010" pin=1"/></net>

<net id="1022"><net_src comp="1016" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1027"><net_src comp="1019" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1034"><net_src comp="164" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1035"><net_src comp="1023" pin="2"/><net_sink comp="1028" pin=1"/></net>

<net id="1036"><net_src comp="166" pin="0"/><net_sink comp="1028" pin=2"/></net>

<net id="1037"><net_src comp="168" pin="0"/><net_sink comp="1028" pin=3"/></net>

<net id="1044"><net_src comp="164" pin="0"/><net_sink comp="1038" pin=0"/></net>

<net id="1045"><net_src comp="166" pin="0"/><net_sink comp="1038" pin=2"/></net>

<net id="1046"><net_src comp="168" pin="0"/><net_sink comp="1038" pin=3"/></net>

<net id="1052"><net_src comp="1028" pin="4"/><net_sink comp="1047" pin=1"/></net>

<net id="1053"><net_src comp="1038" pin="4"/><net_sink comp="1047" pin=2"/></net>

<net id="1062"><net_src comp="94" pin="0"/><net_sink comp="1057" pin=1"/></net>

<net id="1063"><net_src comp="1054" pin="1"/><net_sink comp="1057" pin=2"/></net>

<net id="1069"><net_src comp="170" pin="0"/><net_sink comp="1064" pin=1"/></net>

<net id="1070"><net_src comp="94" pin="0"/><net_sink comp="1064" pin=2"/></net>

<net id="1076"><net_src comp="1064" pin="3"/><net_sink comp="1071" pin=1"/></net>

<net id="1077"><net_src comp="1057" pin="3"/><net_sink comp="1071" pin=2"/></net>

<net id="1083"><net_src comp="102" pin="0"/><net_sink comp="1078" pin=1"/></net>

<net id="1084"><net_src comp="1071" pin="3"/><net_sink comp="1078" pin=2"/></net>

<net id="1090"><net_src comp="172" pin="0"/><net_sink comp="1085" pin=1"/></net>

<net id="1091"><net_src comp="40" pin="0"/><net_sink comp="1085" pin=2"/></net>

<net id="1101"><net_src comp="40" pin="0"/><net_sink comp="1096" pin=1"/></net>

<net id="1102"><net_src comp="1047" pin="3"/><net_sink comp="1096" pin=2"/></net>

<net id="1108"><net_src comp="1092" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1109"><net_src comp="1085" pin="3"/><net_sink comp="1103" pin=1"/></net>

<net id="1110"><net_src comp="1096" pin="3"/><net_sink comp="1103" pin=2"/></net>

<net id="1117"><net_src comp="174" pin="0"/><net_sink comp="1111" pin=0"/></net>

<net id="1118"><net_src comp="1078" pin="3"/><net_sink comp="1111" pin=2"/></net>

<net id="1119"><net_src comp="1103" pin="3"/><net_sink comp="1111" pin=3"/></net>

<net id="1123"><net_src comp="1111" pin="4"/><net_sink comp="1120" pin=0"/></net>

<net id="1128"><net_src comp="747" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="747" pin="1"/><net_sink comp="1124" pin=1"/></net>

<net id="1130"><net_src comp="1124" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="1135"><net_src comp="773" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="787" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="1137"><net_src comp="1131" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="1141"><net_src comp="176" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="1144"><net_src comp="1138" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1148"><net_src comp="244" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="1150"><net_src comp="1145" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1154"><net_src comp="252" pin="4"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="1156"><net_src comp="1151" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="1157"><net_src comp="1151" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="1158"><net_src comp="1151" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="1162"><net_src comp="266" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1164"><net_src comp="1159" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="1165"><net_src comp="1159" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="1169"><net_src comp="272" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="1174"><net_src comp="188" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1179"><net_src comp="305" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="1184"><net_src comp="309" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="1189"><net_src comp="324" pin="4"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="1194"><net_src comp="341" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="1199"><net_src comp="345" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="1204"><net_src comp="350" pin="4"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="1206"><net_src comp="1201" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="1210"><net_src comp="360" pin="4"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="1215"><net_src comp="399" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="1220"><net_src comp="454" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="1222"><net_src comp="1217" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="1226"><net_src comp="486" pin="3"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1228"><net_src comp="1223" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1232"><net_src comp="498" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="1237"><net_src comp="605" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="1092" pin=1"/></net>

<net id="1243"><net_src comp="610" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1248"><net_src comp="641" pin="4"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1250"><net_src comp="1245" pin="1"/><net_sink comp="813" pin=2"/></net>

<net id="1254"><net_src comp="651" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="942" pin=2"/></net>

<net id="1259"><net_src comp="661" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1264"><net_src comp="675" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1269"><net_src comp="688" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="1274"><net_src comp="693" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1276"><net_src comp="1271" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1277"><net_src comp="1271" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1281"><net_src comp="723" pin="1"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1286"><net_src comp="727" pin="4"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="751" pin=2"/></net>

<net id="1291"><net_src comp="747" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1293"><net_src comp="1288" pin="1"/><net_sink comp="1124" pin=1"/></net>

<net id="1297"><net_src comp="201" pin="3"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1302"><net_src comp="214" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="1307"><net_src comp="227" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="1312"><net_src comp="773" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1317"><net_src comp="777" pin="4"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1322"><net_src comp="221" pin="3"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1327"><net_src comp="787" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="1332"><net_src comp="803" pin="4"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1337"><net_src comp="813" pin="3"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1342"><net_src comp="844" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1347"><net_src comp="850" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="1352"><net_src comp="853" pin="1"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="1357"><net_src comp="862" pin="4"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1359"><net_src comp="1354" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1363"><net_src comp="872" pin="4"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="1368"><net_src comp="882" pin="4"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="1373"><net_src comp="934" pin="3"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1378"><net_src comp="955" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1380"><net_src comp="1375" pin="1"/><net_sink comp="1038" pin=1"/></net>

<net id="1384"><net_src comp="961" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1389"><net_src comp="991" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1394"><net_src comp="1010" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1396"><net_src comp="1391" pin="1"/><net_sink comp="1096" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t_in | {}
	Port: ref_4oPi_table_100_V | {}
	Port: second_order_float_sin_cos_K0_V | {}
	Port: second_order_float_sin_cos_K1_V | {}
	Port: second_order_float_sin_cos_K2_V | {}
 - Input state : 
	Port: sin_or_cos<float> : t_in | {1 }
	Port: sin_or_cos<float> : do_cos | {1 }
	Port: sin_or_cos<float> : ref_4oPi_table_100_V | {1 2 }
	Port: sin_or_cos<float> : second_order_float_sin_cos_K0_V | {12 13 }
	Port: sin_or_cos<float> : second_order_float_sin_cos_K1_V | {12 13 }
	Port: sin_or_cos<float> : second_order_float_sin_cos_K2_V | {12 13 }
  - Chain level:
	State 1
		p_Result_11 : 1
		din_exp_V : 1
		din_sig_V : 1
		closepath : 2
		p_Result_12 : 1
		add_ln214 : 2
		addr_V : 3
		r_V : 4
		zext_ln541_1 : 5
		ref_4oPi_table_100_V_addr : 6
		table_100_V : 7
		trunc_ln628 : 4
		icmp_ln1019 : 2
	State 2
		r_V_9 : 1
		Med_V : 2
	State 3
		zext_ln1494 : 1
		ret_V : 2
	State 4
	State 5
	State 6
	State 7
		Mx_bits_V : 1
		k_V : 1
	State 8
		tmp_2 : 1
		p_Result_14 : 2
		p_Result_2 : 3
		p_Result_15 : 4
		sext_ln1198 : 5
		val_assign : 6
		Mx_zeros : 7
		tmp_s : 1
		xor_ln271 : 2
		cos_basis : 2
		sin_basis : 2
		p_Result_17 : 1
		tmp_7 : 2
		tmp_8 : 2
		results_sign_V : 3
		and_ln1019 : 1
		select_ln1019 : 4
	State 9
		select_ln482 : 1
		r : 1
		Mx_V : 2
		Ex_V_3 : 2
		sext_ln1535 : 3
		isNeg : 3
		sub_ln1512 : 4
		ush : 5
		results_sign_V_3 : 1
	State 10
		lshr_ln1488 : 1
		shl_ln1454 : 1
		select_ln1513 : 2
		B : 3
		tmp_1 : 3
		B_trunc : 3
		zext_ln1271 : 4
		r_V_2 : 5
	State 11
	State 12
		zext_ln541 : 1
		second_order_float_sin_cos_K0_V_addr : 2
		second_order_float_sin_cos_K0_V_load : 3
		second_order_float_sin_cos_K1_V_addr : 2
		second_order_float_sin_cos_K1_V_load : 3
		second_order_float_sin_cos_K2_V_addr : 2
		second_order_float_sin_cos_K2_V_load : 3
	State 13
		B_squared : 1
		zext_ln818 : 2
		t1_V : 1
		sext_ln1273_1 : 1
		r_V_6 : 3
	State 14
		r_V_4 : 1
		rhs_1 : 2
	State 15
	State 16
		rhs_2 : 1
		ret_V_1 : 1
		sext_ln1347 : 2
		ret_V_2 : 3
	State 17
		r_V_8 : 1
	State 18
		result_V : 1
		tmp_3 : 1
		tmp_4 : 1
	State 19
		p_Result_s_26 : 1
		tmp_6 : 2
		p_Result_32_1 : 1
		tmp_6_1 : 2
		sext_ln186 : 1
		shl_ln1454_2 : 3
		icmp_ln321 : 3
		add_ln319 : 3
		select_ln321 : 4
		add_ln329 : 2
		sext_ln329 : 3
		newexp : 5
		tmp_11 : 6
		or_ln335 : 7
	State 20
		zext_ln1488_2 : 1
		shl_ln1454_3 : 2
		tmp_9 : 3
		select_ln321_1 : 4
		out_exp_V : 1
		select_ln1019_1 : 2
		results_exp_V : 3
		select_ln300_1 : 5
		results_sig_V : 6
		p_Result_18 : 7
		bitcast_ln356 : 8
		ret_ln316 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_345       |    3    |   441   |   256   |
|          |       r_V_4_fu_797      |    1    |    0    |    31   |
|    mul   |        grp_fu_856       |    3    |   118   |    47   |
|          |       grp_fu_1124       |    1    |    0    |    0    |
|          |       grp_fu_1131       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       r_V_9_fu_318      |    0    |    0    |   325   |
|          |         r_fu_636        |    0    |    0    |   169   |
|    shl   |    shl_ln1454_fu_710    |    0    |    0    |    88   |
|          |   shl_ln1454_2_fu_955   |    0    |    0    |   100   |
|          |   shl_ln1454_3_fu_1023  |    0    |    0    |   100   |
|----------|-------------------------|---------|---------|---------|
|          |      addr_V_fu_282      |    0    |    0    |    8    |
|          |       k_V_1_fu_377      |    0    |    0    |    3    |
|          |    Mx_bits_V_3_fu_399   |    0    |    0    |    58   |
|          |     cos_basis_fu_486    |    0    |    0    |    2    |
|          |  results_sign_V_fu_587  |    0    |    0    |    2    |
|          |   select_ln1019_fu_610  |    0    |    0    |    2    |
|          |   select_ln482_fu_623   |    0    |    0    |    8    |
|          |        ush_fu_675       |    0    |    0    |    9    |
|          |   select_ln1513_fu_716  |    0    |    0    |    32   |
|  select  |      Mx_V_1_fu_813      |    0    |    0    |    29   |
|          |      Ex_V_4_fu_942      |    0    |    0    |    8    |
|          |   select_ln321_fu_973   |    0    |    0    |    32   |
|          |  select_ln321_1_fu_1047 |    0    |    0    |    23   |
|          |    out_exp_V_fu_1057    |    0    |    0    |    8    |
|          |   select_ln288_fu_1064  |    0    |    0    |    8    |
|          | select_ln1019_1_fu_1071 |    0    |    0    |    8    |
|          |  results_exp_V_fu_1078  |    0    |    0    |    8    |
|          |  select_ln300_2_fu_1085 |    0    |    0    |    23   |
|          |  select_ln300_1_fu_1096 |    0    |    0    |    23   |
|          |  results_sig_V_fu_1103  |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_s_fu_458      |    0    |    0    |    42   |
|    mux   |       tmp_7_fu_511      |    0    |    0    |    65   |
|          |       tmp_8_fu_549      |    0    |    0    |    65   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln214_fu_276    |    0    |    0    |    15   |
|          |       Ex_V_fu_618       |    0    |    0    |    15   |
|    add   |      ret_V_1_fu_834     |    0    |    0    |    29   |
|          |      ret_V_2_fu_844     |    0    |    0    |    30   |
|          |     add_ln319_fu_967    |    0    |    0    |    39   |
|          |     add_ln329_fu_981    |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|          |    Mx_bits_V_1_fu_394   |    0    |    0    |    65   |
|    sub   |      Ex_V_3_fu_651      |    0    |    0    |    15   |
|          |    sub_ln1512_fu_669    |    0    |    0    |    15   |
|          |      newexp_fu_991      |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|          |     closepath_fu_266    |    0    |    0    |    11   |
|          |    icmp_ln1019_fu_309   |    0    |    0    |    15   |
|          |    icmp_ln300_fu_600    |    0    |    0    |    11   |
|   icmp   |   icmp_ln300_1_fu_683   |    0    |    0    |    11   |
|          |   icmp_ln300_2_fu_693   |    0    |    0    |    11   |
|          |    icmp_ln321_fu_961    |    0    |    0    |    18   |
|          |   icmp_ln1653_fu_1005   |    0    |    0    |    17   |
|----------|-------------------------|---------|---------|---------|
|   lshr   |    lshr_ln1488_fu_704   |    0    |    0    |    88   |
|----------|-------------------------|---------|---------|---------|
|          |    xor_ln1027_fu_383    |    0    |    0    |    2    |
|    xor   |     xor_ln271_fu_480    |    0    |    0    |    2    |
|          |     xor_ln25_fu_493     |    0    |    0    |    2    |
|          |     sin_basis_fu_498    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_s_fu_388    |    0    |    0    |    2    |
|    and   | results_sign_V_2_fu_595 |    0    |    0    |    2    |
|          |    and_ln1019_fu_605    |    0    |    0    |    2    |
|          | results_sign_V_3_fu_688 |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    or    |     or_ln335_fu_1010    |    0    |    0    |    2    |
|          |     or_ln300_fu_1092    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|   read   | do_cos_read_read_fu_176 |    0    |    0    |    0    |
|          |  t_in_read_read_fu_182  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_11_fu_244   |    0    |    0    |    0    |
| bitselect|        tmp_fu_370       |    0    |    0    |    0    |
|          |       isNeg_fu_661      |    0    |    0    |    0    |
|          |      tmp_11_fu_997      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     din_exp_V_fu_252    |    0    |    0    |    0    |
|          |        r_V_fu_290       |    0    |    0    |    0    |
|          |       Med_V_fu_324      |    0    |    0    |    0    |
|          |     Mx_bits_V_fu_350    |    0    |    0    |    0    |
|          |        k_V_fu_360       |    0    |    0    |    0    |
|          |       tmp_2_fu_406      |    0    |    0    |    0    |
|          |    p_Result_2_fu_424    |    0    |    0    |    0    |
|          |       Mx_V_fu_641       |    0    |    0    |    0    |
|          |       tmp_1_fu_727      |    0    |    0    |    0    |
|          |      B_trunc_fu_737     |    0    |    0    |    0    |
|partselect|     B_squared_fu_764    |    0    |    0    |    0    |
|          |       t1_V_fu_777       |    0    |    0    |    0    |
|          |       rhs_1_fu_803      |    0    |    0    |    0    |
|          |       rhs_2_fu_819      |    0    |    0    |    0    |
|          |     result_V_fu_862     |    0    |    0    |    0    |
|          |       tmp_3_fu_872      |    0    |    0    |    0    |
|          |       tmp_4_fu_882      |    0    |    0    |    0    |
|          |   p_Result_s_26_fu_906  |    0    |    0    |    0    |
|          |   p_Result_32_1_fu_924  |    0    |    0    |    0    |
|          |      tmp_9_fu_1028      |    0    |    0    |    0    |
|          |      tmp_5_fu_1038      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     din_sig_V_fu_262    |    0    |    0    |    0    |
|          |    p_Result_12_fu_272   |    0    |    0    |    0    |
|          |    trunc_ln628_fu_305   |    0    |    0    |    0    |
|   trunc  |     Mx_zeros_fu_454     |    0    |    0    |    0    |
|          |         B_fu_723        |    0    |    0    |    0    |
|          |   trunc_ln1513_fu_1016  |    0    |    0    |    0    |
|          |      empty_fu_1054      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   zext_ln541_1_fu_300   |    0    |    0    |    0    |
|          |    zext_ln930_fu_315    |    0    |    0    |    0    |
|          |    zext_ln1494_fu_341   |    0    |    0    |    0    |
|          |    zext_ln841_fu_630    |    0    |    0    |    0    |
|          |    zext_ln1454_fu_633   |    0    |    0    |    0    |
|          |    zext_ln1488_fu_701   |    0    |    0    |    0    |
|   zext   |    zext_ln1271_fu_747   |    0    |    0    |    0    |
|          |    zext_ln541_fu_757    |    0    |    0    |    0    |
|          |    zext_ln818_fu_773    |    0    |    0    |    0    |
|          |   zext_ln1271_1_fu_791  |    0    |    0    |    0    |
|          |    zext_ln1273_fu_853   |    0    |    0    |    0    |
|          |   zext_ln1488_1_fu_952  |    0    |    0    |    0    |
|          |  zext_ln1488_2_fu_1019  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_13_fu_334   |    0    |    0    |    0    |
|          |    p_Result_14_fu_416   |    0    |    0    |    0    |
|          |    p_Result_15_fu_434   |    0    |    0    |    0    |
|bitconcatenate|    p_Result_17_fu_504   |    0    |    0    |    0    |
|          |    p_Result_16_fu_751   |    0    |    0    |    0    |
|          |    p_Result_6_fu_892    |    0    |    0    |    0    |
|          |    p_Result_7_fu_899    |    0    |    0    |    0    |
|          |   p_Result_18_fu_1111   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln1198_fu_442   |    0    |    0    |    0    |
|          |    sext_ln1535_fu_657   |    0    |    0    |    0    |
|          |    sext_ln1512_fu_698   |    0    |    0    |    0    |
|          |   sext_ln1273_1_fu_787  |    0    |    0    |    0    |
|          |    sext_ln1273_fu_794   |    0    |    0    |    0    |
|   sext   |    sext_ln813_fu_828    |    0    |    0    |    0    |
|          |   sext_ln813_1_fu_831   |    0    |    0    |    0    |
|          |    sext_ln1347_fu_840   |    0    |    0    |    0    |
|          |    sext_ln1270_fu_850   |    0    |    0    |    0    |
|          |    sext_ln186_fu_948    |    0    |    0    |    0    |
|          |    sext_ln329_fu_987    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    val_assign_fu_446    |    0    |    0    |    0    |
|   cttz   |       tmp_6_fu_916      |    0    |    0    |    0    |
|          |      tmp_6_1_fu_934     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    9    |   559   |   2084  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------+--------+
|                                             |   FF   |
+---------------------------------------------+--------+
|                  B_reg_1278                 |   22   |
|               Ex_V_3_reg_1251               |    8   |
|                Med_V_reg_1186               |   80   |
|               Mx_V_1_reg_1334               |   29   |
|                Mx_V_reg_1245                |   29   |
|             Mx_bits_V_3_reg_1212            |   58   |
|              Mx_bits_V_reg_1201             |   58   |
|              Mx_zeros_reg_1217              |    6   |
|             and_ln1019_reg_1234             |    1   |
|              closepath_reg_1159             |    1   |
|              cos_basis_reg_1223             |    1   |
|              din_exp_V_reg_1151             |    8   |
|             do_cos_read_reg_1138            |    1   |
|             icmp_ln1019_reg_1181            |    1   |
|            icmp_ln300_2_reg_1271            |    1   |
|             icmp_ln321_reg_1381             |    1   |
|                isNeg_reg_1256               |    1   |
|                 k_V_reg_1207                |    3   |
|               newexp_reg_1386               |   32   |
|              or_ln335_reg_1391              |    1   |
|             p_Result_11_reg_1145            |    1   |
|             p_Result_12_reg_1166            |   23   |
|      ref_4oPi_table_100_V_addr_reg_1171     |    4   |
|              result_V_reg_1354              |   29   |
|          results_sign_V_3_reg_1266          |    1   |
|               ret_V_2_reg_1339              |   30   |
|                ret_V_reg_1196               |   80   |
|                rhs_1_reg_1329               |   22   |
|second_order_float_sin_cos_K0_V_addr_reg_1294|    8   |
|second_order_float_sin_cos_K1_V_addr_reg_1299|    8   |
|second_order_float_sin_cos_K1_V_load_reg_1319|   23   |
|second_order_float_sin_cos_K2_V_addr_reg_1304|    8   |
|            select_ln1019_reg_1240           |    1   |
|             sext_ln1270_reg_1344            |   58   |
|            sext_ln1273_1_reg_1324           |   30   |
|            shl_ln1454_2_reg_1375            |   32   |
|              sin_basis_reg_1229             |    1   |
|                t1_V_reg_1314                |   29   |
|                tmp_1_reg_1283               |    7   |
|                tmp_3_reg_1360               |   16   |
|                tmp_4_reg_1365               |   13   |
|               tmp_6_1_reg_1370              |   32   |
|             trunc_ln628_reg_1176            |    4   |
|                 ush_reg_1261                |    9   |
|             zext_ln1271_reg_1288            |   30   |
|             zext_ln1273_reg_1349            |   58   |
|             zext_ln1494_reg_1191            |   80   |
|             zext_ln818_reg_1309             |   30   |
+---------------------------------------------+--------+
|                    Total                    |  1009  |
+---------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_195 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_208 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_221 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_234 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_345    |  p1  |   2  |  24  |   48   ||    9    |
|     grp_fu_856    |  p0  |   2  |  30  |   60   ||    9    |
|     grp_fu_856    |  p1  |   2  |  29  |   58   ||    9    |
|    grp_fu_1124    |  p0  |   2  |  15  |   30   ||    9    |
|    grp_fu_1124    |  p1  |   2  |  15  |   30   ||    9    |
|    grp_fu_1131    |  p0  |   2  |  15  |   30   ||    9    |
|    grp_fu_1131    |  p1  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   342  ||  17.468 ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   559  |  2084  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   99   |
|  Register |    -   |    -   |  1009  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   17   |  1568  |  2183  |
+-----------+--------+--------+--------+--------+
