// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="operator_long_div3,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=28.424000,HLS_SYN_LAT=1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=68,HLS_SYN_LUT=13254,HLS_VERSION=2018_2}" *)

module operator_long_div3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r,
        ap_return
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] in_r;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [3:0] q_chunk_V_0_i_i_reg_404;
reg   [3:0] q_chunk_V_0_1_i_i_reg_409;
reg   [3:0] q_chunk_V_0_2_i_i_reg_414;
reg   [3:0] q_chunk_V_0_3_i_i_reg_419;
reg   [3:0] q_chunk_V_0_4_i_i_reg_424;
reg   [3:0] q_chunk_V_0_5_i_i_reg_429;
reg   [3:0] q_chunk_V_0_6_i_i_reg_434;
reg   [3:0] q_chunk_V_0_7_i_i_reg_439;
reg   [1:0] r_V_ret_7_i_i_reg_444;
reg   [3:0] p_Result_13_8_i_i_reg_449;
reg   [3:0] p_Result_13_9_i_i_reg_454;
reg   [3:0] p_Result_13_i_i_4_reg_459;
reg   [3:0] p_Result_13_10_i_i_reg_464;
reg   [3:0] p_Result_13_11_i_i_reg_469;
reg   [3:0] p_Result_13_12_i_i_reg_474;
reg   [3:0] p_Result_13_13_i_i_reg_479;
wire   [3:0] tmp_fu_372_p1;
reg   [3:0] tmp_reg_484;
wire    grp_lut_div3_chunk_fu_94_ap_ready;
reg   [3:0] grp_lut_div3_chunk_fu_94_d_V;
reg   [1:0] grp_lut_div3_chunk_fu_94_r_in_V;
wire   [3:0] grp_lut_div3_chunk_fu_94_ap_return_0;
wire   [1:0] grp_lut_div3_chunk_fu_94_ap_return_1;
wire    grp_lut_div3_chunk_fu_101_ap_ready;
reg   [3:0] grp_lut_div3_chunk_fu_101_d_V;
wire   [3:0] grp_lut_div3_chunk_fu_101_ap_return_0;
wire   [1:0] grp_lut_div3_chunk_fu_101_ap_return_1;
wire    grp_lut_div3_chunk_fu_107_ap_ready;
reg   [3:0] grp_lut_div3_chunk_fu_107_d_V;
wire   [3:0] grp_lut_div3_chunk_fu_107_ap_return_0;
wire   [1:0] grp_lut_div3_chunk_fu_107_ap_return_1;
wire    grp_lut_div3_chunk_fu_113_ap_ready;
reg   [3:0] grp_lut_div3_chunk_fu_113_d_V;
wire   [3:0] grp_lut_div3_chunk_fu_113_ap_return_0;
wire   [1:0] grp_lut_div3_chunk_fu_113_ap_return_1;
wire    grp_lut_div3_chunk_fu_119_ap_ready;
reg   [3:0] grp_lut_div3_chunk_fu_119_d_V;
wire   [3:0] grp_lut_div3_chunk_fu_119_ap_return_0;
wire   [1:0] grp_lut_div3_chunk_fu_119_ap_return_1;
wire    grp_lut_div3_chunk_fu_125_ap_ready;
reg   [3:0] grp_lut_div3_chunk_fu_125_d_V;
wire   [3:0] grp_lut_div3_chunk_fu_125_ap_return_0;
wire   [1:0] grp_lut_div3_chunk_fu_125_ap_return_1;
wire    grp_lut_div3_chunk_fu_131_ap_ready;
reg   [3:0] grp_lut_div3_chunk_fu_131_d_V;
wire   [3:0] grp_lut_div3_chunk_fu_131_ap_return_0;
wire   [1:0] grp_lut_div3_chunk_fu_131_ap_return_1;
wire    grp_lut_div3_chunk_fu_137_ap_ready;
reg   [3:0] grp_lut_div3_chunk_fu_137_d_V;
wire   [3:0] grp_lut_div3_chunk_fu_137_ap_return_0;
wire   [1:0] grp_lut_div3_chunk_fu_137_ap_return_1;
wire    ap_CS_fsm_state2;
reg   [1:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
end

lut_div3_chunk grp_lut_div3_chunk_fu_94(
    .ap_ready(grp_lut_div3_chunk_fu_94_ap_ready),
    .d_V(grp_lut_div3_chunk_fu_94_d_V),
    .r_in_V(grp_lut_div3_chunk_fu_94_r_in_V),
    .ap_return_0(grp_lut_div3_chunk_fu_94_ap_return_0),
    .ap_return_1(grp_lut_div3_chunk_fu_94_ap_return_1)
);

lut_div3_chunk grp_lut_div3_chunk_fu_101(
    .ap_ready(grp_lut_div3_chunk_fu_101_ap_ready),
    .d_V(grp_lut_div3_chunk_fu_101_d_V),
    .r_in_V(grp_lut_div3_chunk_fu_94_ap_return_1),
    .ap_return_0(grp_lut_div3_chunk_fu_101_ap_return_0),
    .ap_return_1(grp_lut_div3_chunk_fu_101_ap_return_1)
);

lut_div3_chunk grp_lut_div3_chunk_fu_107(
    .ap_ready(grp_lut_div3_chunk_fu_107_ap_ready),
    .d_V(grp_lut_div3_chunk_fu_107_d_V),
    .r_in_V(grp_lut_div3_chunk_fu_101_ap_return_1),
    .ap_return_0(grp_lut_div3_chunk_fu_107_ap_return_0),
    .ap_return_1(grp_lut_div3_chunk_fu_107_ap_return_1)
);

lut_div3_chunk grp_lut_div3_chunk_fu_113(
    .ap_ready(grp_lut_div3_chunk_fu_113_ap_ready),
    .d_V(grp_lut_div3_chunk_fu_113_d_V),
    .r_in_V(grp_lut_div3_chunk_fu_107_ap_return_1),
    .ap_return_0(grp_lut_div3_chunk_fu_113_ap_return_0),
    .ap_return_1(grp_lut_div3_chunk_fu_113_ap_return_1)
);

lut_div3_chunk grp_lut_div3_chunk_fu_119(
    .ap_ready(grp_lut_div3_chunk_fu_119_ap_ready),
    .d_V(grp_lut_div3_chunk_fu_119_d_V),
    .r_in_V(grp_lut_div3_chunk_fu_113_ap_return_1),
    .ap_return_0(grp_lut_div3_chunk_fu_119_ap_return_0),
    .ap_return_1(grp_lut_div3_chunk_fu_119_ap_return_1)
);

lut_div3_chunk grp_lut_div3_chunk_fu_125(
    .ap_ready(grp_lut_div3_chunk_fu_125_ap_ready),
    .d_V(grp_lut_div3_chunk_fu_125_d_V),
    .r_in_V(grp_lut_div3_chunk_fu_119_ap_return_1),
    .ap_return_0(grp_lut_div3_chunk_fu_125_ap_return_0),
    .ap_return_1(grp_lut_div3_chunk_fu_125_ap_return_1)
);

lut_div3_chunk grp_lut_div3_chunk_fu_131(
    .ap_ready(grp_lut_div3_chunk_fu_131_ap_ready),
    .d_V(grp_lut_div3_chunk_fu_131_d_V),
    .r_in_V(grp_lut_div3_chunk_fu_125_ap_return_1),
    .ap_return_0(grp_lut_div3_chunk_fu_131_ap_return_0),
    .ap_return_1(grp_lut_div3_chunk_fu_131_ap_return_1)
);

lut_div3_chunk grp_lut_div3_chunk_fu_137(
    .ap_ready(grp_lut_div3_chunk_fu_137_ap_ready),
    .d_V(grp_lut_div3_chunk_fu_137_d_V),
    .r_in_V(grp_lut_div3_chunk_fu_131_ap_return_1),
    .ap_return_0(grp_lut_div3_chunk_fu_137_ap_return_0),
    .ap_return_1(grp_lut_div3_chunk_fu_137_ap_return_1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Result_13_10_i_i_reg_464 <= {{in_r[19:16]}};
        p_Result_13_11_i_i_reg_469 <= {{in_r[15:12]}};
        p_Result_13_12_i_i_reg_474 <= {{in_r[11:8]}};
        p_Result_13_13_i_i_reg_479 <= {{in_r[7:4]}};
        p_Result_13_8_i_i_reg_449 <= {{in_r[31:28]}};
        p_Result_13_9_i_i_reg_454 <= {{in_r[27:24]}};
        p_Result_13_i_i_4_reg_459 <= {{in_r[23:20]}};
        q_chunk_V_0_1_i_i_reg_409 <= grp_lut_div3_chunk_fu_101_ap_return_0;
        q_chunk_V_0_2_i_i_reg_414 <= grp_lut_div3_chunk_fu_107_ap_return_0;
        q_chunk_V_0_3_i_i_reg_419 <= grp_lut_div3_chunk_fu_113_ap_return_0;
        q_chunk_V_0_4_i_i_reg_424 <= grp_lut_div3_chunk_fu_119_ap_return_0;
        q_chunk_V_0_5_i_i_reg_429 <= grp_lut_div3_chunk_fu_125_ap_return_0;
        q_chunk_V_0_6_i_i_reg_434 <= grp_lut_div3_chunk_fu_131_ap_return_0;
        q_chunk_V_0_7_i_i_reg_439 <= grp_lut_div3_chunk_fu_137_ap_return_0;
        q_chunk_V_0_i_i_reg_404 <= grp_lut_div3_chunk_fu_94_ap_return_0;
        r_V_ret_7_i_i_reg_444 <= grp_lut_div3_chunk_fu_137_ap_return_1;
        tmp_reg_484 <= tmp_fu_372_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div3_chunk_fu_101_d_V = p_Result_13_9_i_i_reg_454;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div3_chunk_fu_101_d_V = {{in_r[59:56]}};
    end else begin
        grp_lut_div3_chunk_fu_101_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div3_chunk_fu_107_d_V = p_Result_13_i_i_4_reg_459;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div3_chunk_fu_107_d_V = {{in_r[55:52]}};
    end else begin
        grp_lut_div3_chunk_fu_107_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div3_chunk_fu_113_d_V = p_Result_13_10_i_i_reg_464;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div3_chunk_fu_113_d_V = {{in_r[51:48]}};
    end else begin
        grp_lut_div3_chunk_fu_113_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div3_chunk_fu_119_d_V = p_Result_13_11_i_i_reg_469;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div3_chunk_fu_119_d_V = {{in_r[47:44]}};
    end else begin
        grp_lut_div3_chunk_fu_119_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div3_chunk_fu_125_d_V = p_Result_13_12_i_i_reg_474;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div3_chunk_fu_125_d_V = {{in_r[43:40]}};
    end else begin
        grp_lut_div3_chunk_fu_125_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div3_chunk_fu_131_d_V = p_Result_13_13_i_i_reg_479;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div3_chunk_fu_131_d_V = {{in_r[39:36]}};
    end else begin
        grp_lut_div3_chunk_fu_131_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div3_chunk_fu_137_d_V = tmp_reg_484;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div3_chunk_fu_137_d_V = {{in_r[35:32]}};
    end else begin
        grp_lut_div3_chunk_fu_137_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div3_chunk_fu_94_d_V = p_Result_13_8_i_i_reg_449;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div3_chunk_fu_94_d_V = {{in_r[63:60]}};
    end else begin
        grp_lut_div3_chunk_fu_94_d_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_lut_div3_chunk_fu_94_r_in_V = r_V_ret_7_i_i_reg_444;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_lut_div3_chunk_fu_94_r_in_V = 2'd0;
    end else begin
        grp_lut_div3_chunk_fu_94_r_in_V = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_return = {{{{{{{{{{{{{{{{q_chunk_V_0_i_i_reg_404}, {q_chunk_V_0_1_i_i_reg_409}}, {q_chunk_V_0_2_i_i_reg_414}}, {q_chunk_V_0_3_i_i_reg_419}}, {q_chunk_V_0_4_i_i_reg_424}}, {q_chunk_V_0_5_i_i_reg_429}}, {q_chunk_V_0_6_i_i_reg_434}}, {q_chunk_V_0_7_i_i_reg_439}}, {grp_lut_div3_chunk_fu_94_ap_return_0}}, {grp_lut_div3_chunk_fu_101_ap_return_0}}, {grp_lut_div3_chunk_fu_107_ap_return_0}}, {grp_lut_div3_chunk_fu_113_ap_return_0}}, {grp_lut_div3_chunk_fu_119_ap_return_0}}, {grp_lut_div3_chunk_fu_125_ap_return_0}}, {grp_lut_div3_chunk_fu_131_ap_return_0}}, {grp_lut_div3_chunk_fu_137_ap_return_0}};

assign tmp_fu_372_p1 = in_r[3:0];

endmodule //operator_long_div3
