(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2017-01-16T22:35:58Z")
 (DESIGN "ELinux_IO_Test")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.0")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "ELinux_IO_Test")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT CAN_TX\(0\).pad_out CAN_TX\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODX_1_RXD\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODX_2_RXD\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb MODX_3_RXD\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:dp_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:Dp\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:ep_3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:ep_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:ep_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:ep_0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:bus_reset\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:arb_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART_1\:sof_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\CAN_1\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_1\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT LED_B\(0\).pad_out LED_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_G\(0\).pad_out LED_G\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_R\(0\).pad_out LED_R\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_11\(0\).pad_out LIO_11\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_8\(0\).pad_out LIO_8\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_7 (3.255:3.255:3.255))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_2\:BUART\:rx_state_0\\.main_10 (3.255:3.255:3.255))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_2\:BUART\:rx_state_2\\.main_9 (2.324:2.324:2.324))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_2\:BUART\:rx_state_3\\.main_7 (2.324:2.324:2.324))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_6 (3.248:3.248:3.248))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_2\:BUART\:rx_state_0\\.main_9 (3.248:3.248:3.248))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_2\:BUART\:rx_state_2\\.main_8 (2.318:2.318:2.318))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_2\:BUART\:rx_state_3\\.main_6 (2.318:2.318:2.318))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_5 (3.431:3.431:3.431))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_2\:BUART\:rx_state_0\\.main_8 (3.431:3.431:3.431))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_2\:BUART\:rx_state_2\\.main_7 (2.624:2.624:2.624))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_2\:BUART\:rx_state_3\\.main_5 (2.624:2.624:2.624))
    (INTERCONNECT MODIN13_0.q MODIN13_0.main_3 (3.178:3.178:3.178))
    (INTERCONNECT MODIN13_0.q MODIN13_1.main_4 (3.178:3.178:3.178))
    (INTERCONNECT MODIN13_0.q \\UART_STIM_0\:BUART\:rx_postpoll\\.main_2 (3.178:3.178:3.178))
    (INTERCONNECT MODIN13_0.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_7 (4.513:4.513:4.513))
    (INTERCONNECT MODIN13_0.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_7 (4.513:4.513:4.513))
    (INTERCONNECT MODIN13_1.q MODIN13_1.main_3 (3.180:3.180:3.180))
    (INTERCONNECT MODIN13_1.q \\UART_STIM_0\:BUART\:rx_postpoll\\.main_1 (3.180:3.180:3.180))
    (INTERCONNECT MODIN13_1.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_6 (4.509:4.509:4.509))
    (INTERCONNECT MODIN13_1.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_6 (4.509:4.509:4.509))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_7 (3.048:3.048:3.048))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_0\:BUART\:rx_state_0\\.main_10 (3.071:3.071:3.071))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_0\:BUART\:rx_state_2\\.main_9 (3.048:3.048:3.048))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_0\:BUART\:rx_state_3\\.main_7 (3.071:3.071:3.071))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_6 (4.395:4.395:4.395))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_0\:BUART\:rx_state_0\\.main_9 (3.841:3.841:3.841))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_0\:BUART\:rx_state_2\\.main_8 (4.395:4.395:4.395))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_0\:BUART\:rx_state_3\\.main_6 (3.841:3.841:3.841))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_5 (3.047:3.047:3.047))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_0\:BUART\:rx_state_0\\.main_8 (3.059:3.059:3.059))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_0\:BUART\:rx_state_2\\.main_7 (3.047:3.047:3.047))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_0\:BUART\:rx_state_3\\.main_5 (3.059:3.059:3.059))
    (INTERCONNECT MODIN1_0.q MODIN1_0.main_3 (2.295:2.295:2.295))
    (INTERCONNECT MODIN1_0.q MODIN1_1.main_4 (2.295:2.295:2.295))
    (INTERCONNECT MODIN1_0.q \\UART_MODX_1\:BUART\:rx_postpoll\\.main_2 (2.295:2.295:2.295))
    (INTERCONNECT MODIN1_0.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_7 (3.196:3.196:3.196))
    (INTERCONNECT MODIN1_0.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_7 (3.196:3.196:3.196))
    (INTERCONNECT MODIN1_1.q MODIN1_1.main_3 (2.306:2.306:2.306))
    (INTERCONNECT MODIN1_1.q \\UART_MODX_1\:BUART\:rx_postpoll\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT MODIN1_1.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_6 (3.201:3.201:3.201))
    (INTERCONNECT MODIN1_1.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_6 (3.201:3.201:3.201))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_7 (2.319:2.319:2.319))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_1\:BUART\:rx_state_0\\.main_10 (2.319:2.319:2.319))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_1\:BUART\:rx_state_2\\.main_9 (3.953:3.953:3.953))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_1\:BUART\:rx_state_3\\.main_7 (2.319:2.319:2.319))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_6 (2.326:2.326:2.326))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_1\:BUART\:rx_state_0\\.main_9 (2.326:2.326:2.326))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_1\:BUART\:rx_state_2\\.main_8 (3.962:3.962:3.962))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_1\:BUART\:rx_state_3\\.main_6 (2.326:2.326:2.326))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_5 (2.325:2.325:2.325))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_1\:BUART\:rx_state_0\\.main_8 (2.325:2.325:2.325))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_1\:BUART\:rx_state_2\\.main_7 (3.961:3.961:3.961))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_1\:BUART\:rx_state_3\\.main_5 (2.325:2.325:2.325))
    (INTERCONNECT MODIN5_0.q MODIN5_0.main_3 (2.307:2.307:2.307))
    (INTERCONNECT MODIN5_0.q MODIN5_1.main_4 (2.307:2.307:2.307))
    (INTERCONNECT MODIN5_0.q \\UART_MODX_0\:BUART\:rx_postpoll\\.main_2 (2.307:2.307:2.307))
    (INTERCONNECT MODIN5_0.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_7 (3.195:3.195:3.195))
    (INTERCONNECT MODIN5_0.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_7 (3.195:3.195:3.195))
    (INTERCONNECT MODIN5_1.q MODIN5_1.main_3 (2.624:2.624:2.624))
    (INTERCONNECT MODIN5_1.q \\UART_MODX_0\:BUART\:rx_postpoll\\.main_1 (2.624:2.624:2.624))
    (INTERCONNECT MODIN5_1.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_6 (3.357:3.357:3.357))
    (INTERCONNECT MODIN5_1.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_6 (3.357:3.357:3.357))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_7 (2.578:2.578:2.578))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_0\:BUART\:rx_state_0\\.main_10 (2.578:2.578:2.578))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_0\:BUART\:rx_state_2\\.main_9 (2.566:2.566:2.566))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_MODX_0\:BUART\:rx_state_3\\.main_7 (2.578:2.578:2.578))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_6 (2.698:2.698:2.698))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_0\:BUART\:rx_state_0\\.main_9 (2.698:2.698:2.698))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_0\:BUART\:rx_state_2\\.main_8 (2.688:2.688:2.688))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_MODX_0\:BUART\:rx_state_3\\.main_6 (2.698:2.698:2.698))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_5 (2.695:2.695:2.695))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_0\:BUART\:rx_state_0\\.main_8 (2.695:2.695:2.695))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_0\:BUART\:rx_state_2\\.main_7 (2.684:2.684:2.684))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_MODX_0\:BUART\:rx_state_3\\.main_5 (2.695:2.695:2.695))
    (INTERCONNECT MODIN9_0.q MODIN9_0.main_3 (2.297:2.297:2.297))
    (INTERCONNECT MODIN9_0.q MODIN9_1.main_4 (2.297:2.297:2.297))
    (INTERCONNECT MODIN9_0.q \\UART_MODX_2\:BUART\:rx_postpoll\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT MODIN9_0.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_7 (3.196:3.196:3.196))
    (INTERCONNECT MODIN9_0.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_7 (3.196:3.196:3.196))
    (INTERCONNECT MODIN9_1.q MODIN9_1.main_3 (2.629:2.629:2.629))
    (INTERCONNECT MODIN9_1.q \\UART_MODX_2\:BUART\:rx_postpoll\\.main_1 (2.629:2.629:2.629))
    (INTERCONNECT MODIN9_1.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_6 (3.366:3.366:3.366))
    (INTERCONNECT MODIN9_1.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_6 (3.366:3.366:3.366))
    (INTERCONNECT MODX_1_TXD\(0\).pad_out MODX_1_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_2_TXD\(0\).pad_out MODX_2_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_3_TXD\(0\).pad_out MODX_3_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CAN_RX\(0\).fb \\CAN_1\:CanIP\\.can_rx (3.306:3.306:3.306))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_1\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_1\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_1\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_1\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PWM_1\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT LIO_5\(0\).fb Net_5404.main_0 (7.216:7.216:7.216))
    (INTERCONNECT Net_5404.q LED_B\(0\).pin_input (6.525:6.525:6.525))
    (INTERCONNECT \\USBUART_1\:USB\\.sof_int \\USBUART_1\:sof_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN13_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN13_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN1_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN1_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN5_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN5_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN9_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN9_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_0\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_MODX_2\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_0\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\UART_STIM_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT MODX_1_RXD\(0\).fb MODIN1_0.main_0 (4.679:4.679:4.679))
    (INTERCONNECT MODX_1_RXD\(0\).fb MODIN1_1.main_0 (4.679:4.679:4.679))
    (INTERCONNECT MODX_1_RXD\(0\).fb \\UART_MODX_1\:BUART\:rx_last\\.main_0 (5.562:5.562:5.562))
    (INTERCONNECT MODX_1_RXD\(0\).fb \\UART_MODX_1\:BUART\:rx_postpoll\\.main_0 (4.679:4.679:4.679))
    (INTERCONNECT MODX_1_RXD\(0\).fb \\UART_MODX_1\:BUART\:rx_state_0\\.main_0 (5.587:5.587:5.587))
    (INTERCONNECT MODX_1_RXD\(0\).fb \\UART_MODX_1\:BUART\:rx_state_2\\.main_0 (5.562:5.562:5.562))
    (INTERCONNECT MODX_1_RXD\(0\).fb \\UART_MODX_1\:BUART\:rx_status_3\\.main_0 (5.587:5.587:5.587))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:pollcount_0\\.main_0 (6.248:6.248:6.248))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:pollcount_1\\.main_0 (6.248:6.248:6.248))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:rx_last\\.main_0 (6.270:6.270:6.270))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:rx_postpoll\\.main_0 (6.248:6.248:6.248))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:rx_state_0\\.main_0 (7.013:7.013:7.013))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:rx_state_2\\.main_0 (7.031:7.031:7.031))
    (INTERCONNECT SAIO_0\(0\).fb \\UART_STIM_1\:BUART\:rx_status_3\\.main_0 (7.013:7.013:7.013))
    (INTERCONNECT Net_6208.q SAIO_1\(0\).pin_input (6.333:6.333:6.333))
    (INTERCONNECT Net_6209.q SDIO_1\(0\).pin_input (7.369:7.369:7.369))
    (INTERCONNECT SDIO_0\(0\).fb MODIN13_0.main_0 (6.310:6.310:6.310))
    (INTERCONNECT SDIO_0\(0\).fb MODIN13_1.main_0 (6.310:6.310:6.310))
    (INTERCONNECT SDIO_0\(0\).fb \\UART_STIM_0\:BUART\:rx_last\\.main_0 (9.108:9.108:9.108))
    (INTERCONNECT SDIO_0\(0\).fb \\UART_STIM_0\:BUART\:rx_postpoll\\.main_0 (6.310:6.310:6.310))
    (INTERCONNECT SDIO_0\(0\).fb \\UART_STIM_0\:BUART\:rx_state_0\\.main_0 (8.551:8.551:8.551))
    (INTERCONNECT SDIO_0\(0\).fb \\UART_STIM_0\:BUART\:rx_state_2\\.main_0 (9.108:9.108:9.108))
    (INTERCONNECT SDIO_0\(0\).fb \\UART_STIM_0\:BUART\:rx_status_3\\.main_0 (8.551:8.551:8.551))
    (INTERCONNECT \\CAN_1\:CanIP\\.can_tx CAN_TX\(0\).pin_input (2.645:2.645:2.645))
    (INTERCONNECT Net_6261.q LED_G\(0\).pin_input (7.051:7.051:7.051))
    (INTERCONNECT LIO_4\(0\).fb Net_6261.main_0 (4.610:4.610:4.610))
    (INTERCONNECT LIO_7\(0\).fb Net_6313.main_0 (5.559:5.559:5.559))
    (INTERCONNECT Net_6313.q LED_R\(0\).pin_input (7.040:7.040:7.040))
    (INTERCONNECT KEY_1\(0\).fb LIO_8\(0\).pin_input (10.946:10.946:10.946))
    (INTERCONNECT KEY_2\(0\).fb LIO_11\(0\).pin_input (10.830:10.830:10.830))
    (INTERCONNECT Net_719.q MODX_3_TXD\(0\).pin_input (8.148:8.148:8.148))
    (INTERCONNECT MODX_3_RXD\(0\).fb MODIN5_0.main_0 (5.989:5.989:5.989))
    (INTERCONNECT MODX_3_RXD\(0\).fb MODIN5_1.main_0 (5.989:5.989:5.989))
    (INTERCONNECT MODX_3_RXD\(0\).fb \\UART_MODX_0\:BUART\:rx_last\\.main_0 (5.156:5.156:5.156))
    (INTERCONNECT MODX_3_RXD\(0\).fb \\UART_MODX_0\:BUART\:rx_postpoll\\.main_0 (5.989:5.989:5.989))
    (INTERCONNECT MODX_3_RXD\(0\).fb \\UART_MODX_0\:BUART\:rx_state_0\\.main_1 (5.146:5.146:5.146))
    (INTERCONNECT MODX_3_RXD\(0\).fb \\UART_MODX_0\:BUART\:rx_state_2\\.main_1 (5.156:5.156:5.156))
    (INTERCONNECT MODX_3_RXD\(0\).fb \\UART_MODX_0\:BUART\:rx_status_3\\.main_1 (5.146:5.146:5.146))
    (INTERCONNECT Net_737.q MODX_1_TXD\(0\).pin_input (7.464:7.464:7.464))
    (INTERCONNECT Net_745.q MODX_2_TXD\(0\).pin_input (9.601:9.601:9.601))
    (INTERCONNECT MODX_2_RXD\(0\).fb MODIN9_0.main_2 (4.992:4.992:4.992))
    (INTERCONNECT MODX_2_RXD\(0\).fb MODIN9_1.main_2 (4.992:4.992:4.992))
    (INTERCONNECT MODX_2_RXD\(0\).fb \\UART_MODX_2\:BUART\:rx_last\\.main_0 (4.992:4.992:4.992))
    (INTERCONNECT MODX_2_RXD\(0\).fb \\UART_MODX_2\:BUART\:rx_postpoll\\.main_0 (4.992:4.992:4.992))
    (INTERCONNECT MODX_2_RXD\(0\).fb \\UART_MODX_2\:BUART\:rx_state_0\\.main_5 (5.852:5.852:5.852))
    (INTERCONNECT MODX_2_RXD\(0\).fb \\UART_MODX_2\:BUART\:rx_state_2\\.main_5 (6.653:6.653:6.653))
    (INTERCONNECT MODX_2_RXD\(0\).fb \\UART_MODX_2\:BUART\:rx_status_3\\.main_5 (5.852:5.852:5.852))
    (INTERCONNECT \\CAN_1\:CanIP\\.interrupt \\CAN_1\:isr\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT SAIO_1\(0\).pad_out SAIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDIO_1\(0\).pad_out SDIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_1\:PWMUDB\:prevCompare1\\.main_0 (2.934:2.934:2.934))
    (INTERCONNECT \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.cl0_comb \\PWM_1\:PWMUDB\:status_0\\.main_1 (2.934:2.934:2.934))
    (INTERCONNECT \\PWM_1\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_1\:PWMUDB\:runmode_enable\\.main_0 (2.335:2.335:2.335))
    (INTERCONNECT \\PWM_1\:PWMUDB\:prevCompare1\\.q \\PWM_1\:PWMUDB\:status_0\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\PWM_1\:PWMUDB\:runmode_enable\\.q \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_1 (4.349:4.349:4.349))
    (INTERCONNECT \\PWM_1\:PWMUDB\:runmode_enable\\.q \\PWM_1\:PWMUDB\:status_2\\.main_0 (4.412:4.412:4.412))
    (INTERCONNECT \\PWM_1\:PWMUDB\:status_0\\.q \\PWM_1\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.937:2.937:2.937))
    (INTERCONNECT \\PWM_1\:PWMUDB\:status_2\\.q \\PWM_1\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.928:2.928:2.928))
    (INTERCONNECT \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.f1_blk_stat_comb \\PWM_1\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.cs_addr_2 (2.314:2.314:2.314))
    (INTERCONNECT \\PWM_1\:PWMUDB\:sP8\:pwmdp\:u0\\.z0_comb \\PWM_1\:PWMUDB\:status_2\\.main_1 (3.248:3.248:3.248))
    (INTERCONNECT \\UART_MODX_0\:BUART\:counter_load_not\\.q \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.929:2.929:2.929))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_2 (5.778:5.778:5.778))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_3 (5.778:5.778:5.778))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_3 (6.308:6.308:6.308))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:rx_state_3\\.main_2 (5.778:5.778:5.778))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_3 (5.778:5.778:5.778))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (3.255:3.255:3.255))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.main_2 (2.821:2.821:2.821))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN5_0.main_2 (2.839:2.839:2.839))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN5_1.main_2 (2.839:2.839:2.839))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.main_1 (2.839:2.839:2.839))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN5_0.main_1 (2.841:2.841:2.841))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN5_1.main_1 (2.841:2.841:2.841))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_MODX_0\:BUART\:rx_bitclk_enable\\.main_0 (2.841:2.841:2.841))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_counter_load\\.q \\UART_MODX_0\:BUART\:sRX\:RxBitCounter\\.load (2.263:2.263:2.263))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_0\:BUART\:rx_status_4\\.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_0\:BUART\:rx_status_5\\.main_0 (2.911:2.911:2.911))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_last\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_6 (2.254:2.254:2.254))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_load_fifo\\.q \\UART_MODX_0\:BUART\:rx_status_4\\.main_0 (3.789:3.789:3.789))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_load_fifo\\.q \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.342:4.342:4.342))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_postpoll\\.q \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.326:2.326:2.326))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_counter_load\\.main_1 (3.753:3.753:3.753))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_1 (4.288:4.288:4.288))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_2 (4.288:4.288:4.288))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_2 (3.753:3.753:3.753))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_state_3\\.main_1 (4.288:4.288:4.288))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.main_1 (3.753:3.753:3.753))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_2 (4.288:4.288:4.288))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_0\\.q \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.771:3.771:3.771))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_counter_load\\.main_3 (2.541:2.541:2.541))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_4 (2.541:2.541:2.541))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_5 (2.541:2.541:2.541))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_5 (2.541:2.541:2.541))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_state_3\\.main_4 (2.541:2.541:2.541))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.main_3 (2.541:2.541:2.541))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_2\\.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_5 (2.541:2.541:2.541))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_counter_load\\.main_2 (2.710:2.710:2.710))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_3 (2.699:2.699:2.699))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_4 (2.699:2.699:2.699))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_4 (2.710:2.710:2.710))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_state_3\\.main_3 (2.699:2.699:2.699))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.main_2 (2.710:2.710:2.710))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_3\\.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_4 (2.699:2.699:2.699))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.q \\UART_MODX_0\:BUART\:rx_status_5\\.main_1 (3.604:3.604:3.604))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_status_3\\.q \\UART_MODX_0\:BUART\:sRX\:RxSts\\.status_3 (6.007:6.007:6.007))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_status_4\\.q \\UART_MODX_0\:BUART\:sRX\:RxSts\\.status_4 (6.881:6.881:6.881))
    (INTERCONNECT \\UART_MODX_0\:BUART\:rx_status_5\\.q \\UART_MODX_0\:BUART\:sRX\:RxSts\\.status_5 (6.871:6.871:6.871))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_bitclk\\.q \\UART_MODX_0\:BUART\:tx_state_0\\.main_5 (2.299:2.299:2.299))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_bitclk\\.q \\UART_MODX_0\:BUART\:tx_state_1\\.main_5 (4.175:4.175:4.175))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_bitclk\\.q \\UART_MODX_0\:BUART\:tx_state_2\\.main_5 (4.175:4.175:4.175))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_bitclk\\.q \\UART_MODX_0\:BUART\:txn\\.main_6 (4.720:4.720:4.720))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:counter_load_not\\.main_2 (3.718:3.718:3.718))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (2.769:2.769:2.769))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:tx_bitclk\\.main_2 (2.789:2.789:2.789))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:tx_state_0\\.main_2 (2.789:2.789:2.789))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:tx_state_1\\.main_2 (3.718:3.718:3.718))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:tx_state_2\\.main_2 (3.718:3.718:3.718))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_0\:BUART\:tx_status_0\\.main_2 (2.789:2.789:2.789))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_0\:BUART\:tx_state_1\\.main_4 (4.451:4.451:4.451))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_0\:BUART\:tx_state_2\\.main_4 (4.451:4.451:4.451))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_0\:BUART\:txn\\.main_5 (3.889:3.889:3.889))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_0\:BUART\:sTX\:TxSts\\.status_1 (4.233:4.233:4.233))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_0\:BUART\:tx_state_0\\.main_3 (3.655:3.655:3.655))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_0\:BUART\:tx_status_0\\.main_3 (3.655:3.655:3.655))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_0\:BUART\:sTX\:TxSts\\.status_3 (5.954:5.954:5.954))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_0\:BUART\:tx_status_2\\.main_0 (4.439:4.439:4.439))
    (INTERCONNECT \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_MODX_0\:BUART\:txn\\.main_3 (2.942:2.942:2.942))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:counter_load_not\\.main_1 (5.077:5.077:5.077))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.181:4.181:4.181))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:tx_bitclk\\.main_1 (3.606:3.606:3.606))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:tx_state_0\\.main_1 (3.606:3.606:3.606))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:tx_state_1\\.main_1 (5.077:5.077:5.077))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:tx_state_2\\.main_1 (5.077:5.077:5.077))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:tx_status_0\\.main_1 (3.606:3.606:3.606))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_0\\.q \\UART_MODX_0\:BUART\:txn\\.main_2 (5.637:5.637:5.637))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:counter_load_not\\.main_0 (3.685:3.685:3.685))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (6.480:6.480:6.480))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:tx_bitclk\\.main_0 (5.911:5.911:5.911))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:tx_state_0\\.main_0 (5.911:5.911:5.911))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:tx_state_1\\.main_0 (3.685:3.685:3.685))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:tx_state_2\\.main_0 (3.685:3.685:3.685))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:tx_status_0\\.main_0 (5.911:5.911:5.911))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_1\\.q \\UART_MODX_0\:BUART\:txn\\.main_1 (3.137:3.137:3.137))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:counter_load_not\\.main_3 (2.795:2.795:2.795))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:tx_bitclk\\.main_3 (3.690:3.690:3.690))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:tx_state_0\\.main_4 (3.690:3.690:3.690))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:tx_state_1\\.main_3 (2.795:2.795:2.795))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:tx_state_2\\.main_3 (2.795:2.795:2.795))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:tx_status_0\\.main_4 (3.690:3.690:3.690))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_state_2\\.q \\UART_MODX_0\:BUART\:txn\\.main_4 (2.780:2.780:2.780))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_status_0\\.q \\UART_MODX_0\:BUART\:sTX\:TxSts\\.status_0 (5.646:5.646:5.646))
    (INTERCONNECT \\UART_MODX_0\:BUART\:tx_status_2\\.q \\UART_MODX_0\:BUART\:sTX\:TxSts\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\UART_MODX_0\:BUART\:txn\\.q Net_719.main_0 (2.288:2.288:2.288))
    (INTERCONNECT \\UART_MODX_0\:BUART\:txn\\.q \\UART_MODX_0\:BUART\:txn\\.main_0 (2.288:2.288:2.288))
    (INTERCONNECT \\UART_MODX_1\:BUART\:counter_load_not\\.q \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (6.697:6.697:6.697))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_2 (5.878:5.878:5.878))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_3 (5.878:5.878:5.878))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_3 (4.706:4.706:4.706))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:rx_state_3\\.main_2 (5.878:5.878:5.878))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_3 (5.878:5.878:5.878))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (5.140:5.140:5.140))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.main_2 (2.939:2.939:2.939))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_0.main_2 (2.930:2.930:2.930))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_1.main_2 (2.930:2.930:2.930))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.main_1 (2.930:2.930:2.930))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_0.main_1 (2.928:2.928:2.928))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_1.main_1 (2.928:2.928:2.928))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_MODX_1\:BUART\:rx_bitclk_enable\\.main_0 (2.928:2.928:2.928))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_counter_load\\.q \\UART_MODX_1\:BUART\:sRX\:RxBitCounter\\.load (3.614:3.614:3.614))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_1\:BUART\:rx_status_4\\.main_1 (2.293:2.293:2.293))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_1\:BUART\:rx_status_5\\.main_0 (6.291:6.291:6.291))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_last\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_6 (5.854:5.854:5.854))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_load_fifo\\.q \\UART_MODX_1\:BUART\:rx_status_4\\.main_0 (3.845:3.845:3.845))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_load_fifo\\.q \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.426:4.426:4.426))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_postpoll\\.q \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.309:2.309:2.309))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_counter_load\\.main_1 (4.654:4.654:4.654))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_2 (4.654:4.654:4.654))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_state_3\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.main_1 (4.654:4.654:4.654))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_0\\.q \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.756:4.756:4.756))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_counter_load\\.main_3 (3.949:3.949:3.949))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_4 (6.743:6.743:6.743))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_5 (6.743:6.743:6.743))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_5 (3.949:3.949:3.949))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_state_3\\.main_4 (6.743:6.743:6.743))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.main_3 (3.949:3.949:3.949))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_2\\.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_5 (6.743:6.743:6.743))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_counter_load\\.main_2 (4.129:4.129:4.129))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_3 (2.618:2.618:2.618))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_4 (2.618:2.618:2.618))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_4 (4.129:4.129:4.129))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_state_3\\.main_3 (2.618:2.618:2.618))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.main_2 (4.129:4.129:4.129))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_3\\.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_4 (2.618:2.618:2.618))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.q \\UART_MODX_1\:BUART\:rx_status_5\\.main_1 (6.361:6.361:6.361))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_status_3\\.q \\UART_MODX_1\:BUART\:sRX\:RxSts\\.status_3 (6.436:6.436:6.436))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_status_4\\.q \\UART_MODX_1\:BUART\:sRX\:RxSts\\.status_4 (6.376:6.376:6.376))
    (INTERCONNECT \\UART_MODX_1\:BUART\:rx_status_5\\.q \\UART_MODX_1\:BUART\:sRX\:RxSts\\.status_5 (2.315:2.315:2.315))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_bitclk\\.q \\UART_MODX_1\:BUART\:tx_state_0\\.main_5 (4.061:4.061:4.061))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_bitclk\\.q \\UART_MODX_1\:BUART\:tx_state_1\\.main_5 (5.360:5.360:5.360))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_bitclk\\.q \\UART_MODX_1\:BUART\:tx_state_2\\.main_5 (2.649:2.649:2.649))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_bitclk\\.q \\UART_MODX_1\:BUART\:txn\\.main_6 (5.360:5.360:5.360))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:counter_load_not\\.main_2 (7.754:7.754:7.754))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (8.974:8.974:8.974))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:tx_bitclk\\.main_2 (8.322:8.322:8.322))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:tx_state_0\\.main_2 (9.247:9.247:9.247))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:tx_state_1\\.main_2 (10.136:10.136:10.136))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:tx_state_2\\.main_2 (7.754:7.754:7.754))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_1\:BUART\:tx_status_0\\.main_2 (9.247:9.247:9.247))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_1\:BUART\:tx_state_1\\.main_4 (8.318:8.318:8.318))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_1\:BUART\:tx_state_2\\.main_4 (6.676:6.676:6.676))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_1\:BUART\:txn\\.main_5 (8.318:8.318:8.318))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_counter_load\\.main_0 (15.974:15.974:15.974))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_load_fifo\\.main_0 (15.961:15.961:15.961))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_state_0\\.main_0 (15.961:15.961:15.961))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_state_2\\.main_0 (15.974:15.974:15.974))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_state_3\\.main_0 (15.961:15.961:15.961))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_state_stop1_reg\\.main_0 (15.974:15.974:15.974))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:rx_status_3\\.main_0 (15.961:15.961:15.961))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (14.454:14.454:14.454))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_counter_load\\.main_0 (15.302:15.302:15.302))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_load_fifo\\.main_0 (11.632:11.632:11.632))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_state_0\\.main_1 (11.632:11.632:11.632))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_state_2\\.main_1 (15.302:15.302:15.302))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_state_3\\.main_0 (11.632:11.632:11.632))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_state_stop1_reg\\.main_0 (15.302:15.302:15.302))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:rx_status_3\\.main_1 (11.632:11.632:11.632))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (14.452:14.452:14.452))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_counter_load\\.main_0 (12.606:12.606:12.606))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_0 (13.090:13.090:13.090))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_0 (13.090:13.090:13.090))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_0 (12.606:12.606:12.606))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_state_3\\.main_0 (12.606:12.606:12.606))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.main_0 (12.606:12.606:12.606))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_0 (13.090:13.090:13.090))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (13.086:13.086:13.086))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_counter_load\\.main_0 (16.056:16.056:16.056))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_0 (16.056:16.056:16.056))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_1 (18.048:18.048:18.048))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_1 (16.056:16.056:16.056))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_state_3\\.main_0 (18.048:18.048:18.048))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.main_0 (18.048:18.048:18.048))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_1 (18.048:18.048:18.048))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (17.499:17.499:17.499))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_counter_load\\.main_0 (8.720:8.720:8.720))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_0 (8.734:8.734:8.734))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_1 (8.734:8.734:8.734))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_1 (8.720:8.720:8.720))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_state_3\\.main_0 (8.734:8.734:8.734))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.main_0 (8.720:8.720:8.720))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_1 (8.734:8.734:8.734))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (8.701:8.701:8.701))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_1\:BUART\:sTX\:TxSts\\.status_1 (4.719:4.719:4.719))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_1\:BUART\:tx_state_0\\.main_3 (3.433:3.433:3.433))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_1\:BUART\:tx_status_0\\.main_3 (3.433:3.433:3.433))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_1\:BUART\:sTX\:TxSts\\.status_3 (6.077:6.077:6.077))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_1\:BUART\:tx_status_2\\.main_0 (4.519:4.519:4.519))
    (INTERCONNECT \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_MODX_1\:BUART\:txn\\.main_3 (2.249:2.249:2.249))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:counter_load_not\\.main_1 (4.723:4.723:4.723))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (5.775:5.775:5.775))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:tx_bitclk\\.main_1 (5.938:5.938:5.938))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:tx_state_0\\.main_1 (5.050:5.050:5.050))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:tx_state_1\\.main_1 (5.939:5.939:5.939))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:tx_state_2\\.main_1 (4.723:4.723:4.723))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:tx_status_0\\.main_1 (5.050:5.050:5.050))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_0\\.q \\UART_MODX_1\:BUART\:txn\\.main_2 (5.939:5.939:5.939))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:counter_load_not\\.main_0 (6.174:6.174:6.174))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (4.599:4.599:4.599))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:tx_bitclk\\.main_0 (6.729:6.729:6.729))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:tx_state_0\\.main_0 (4.307:4.307:4.307))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:tx_state_1\\.main_0 (4.612:4.612:4.612))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:tx_state_2\\.main_0 (6.174:6.174:6.174))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:tx_status_0\\.main_0 (4.307:4.307:4.307))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_1\\.q \\UART_MODX_1\:BUART\:txn\\.main_1 (4.612:4.612:4.612))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:counter_load_not\\.main_3 (4.507:4.507:4.507))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:tx_bitclk\\.main_3 (5.060:5.060:5.060))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:tx_state_0\\.main_4 (6.517:6.517:6.517))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:tx_state_1\\.main_3 (7.818:7.818:7.818))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:tx_state_2\\.main_3 (4.507:4.507:4.507))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:tx_status_0\\.main_4 (6.517:6.517:6.517))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_state_2\\.q \\UART_MODX_1\:BUART\:txn\\.main_4 (7.818:7.818:7.818))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_status_0\\.q \\UART_MODX_1\:BUART\:sTX\:TxSts\\.status_0 (2.867:2.867:2.867))
    (INTERCONNECT \\UART_MODX_1\:BUART\:tx_status_2\\.q \\UART_MODX_1\:BUART\:sTX\:TxSts\\.status_2 (2.240:2.240:2.240))
    (INTERCONNECT \\UART_MODX_1\:BUART\:txn\\.q Net_737.main_0 (4.031:4.031:4.031))
    (INTERCONNECT \\UART_MODX_1\:BUART\:txn\\.q \\UART_MODX_1\:BUART\:txn\\.main_0 (2.535:2.535:2.535))
    (INTERCONNECT \\UART_MODX_2\:BUART\:counter_load_not\\.q \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.262:2.262:2.262))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_2 (3.392:3.392:3.392))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_2 (3.392:3.392:3.392))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_2 (2.299:2.299:2.299))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:rx_state_3\\.main_2 (2.299:2.299:2.299))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_2 (3.392:3.392:3.392))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.q \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (3.372:3.372:3.372))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.main_2 (2.321:2.321:2.321))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN9_0.main_1 (3.981:3.981:3.981))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN9_1.main_1 (3.981:3.981:3.981))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.main_1 (2.321:2.321:2.321))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN9_0.main_0 (4.155:4.155:4.155))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN9_1.main_0 (4.155:4.155:4.155))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_MODX_2\:BUART\:rx_bitclk_enable\\.main_0 (2.645:2.645:2.645))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_counter_load\\.q \\UART_MODX_2\:BUART\:sRX\:RxBitCounter\\.load (2.329:2.329:2.329))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_2\:BUART\:rx_status_4\\.main_1 (2.891:2.891:2.891))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_2\:BUART\:rx_status_5\\.main_0 (3.628:3.628:3.628))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_last\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_6 (3.666:3.666:3.666))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_load_fifo\\.q \\UART_MODX_2\:BUART\:rx_status_4\\.main_0 (3.399:3.399:3.399))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_load_fifo\\.q \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.f0_load (2.656:2.656:2.656))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_postpoll\\.q \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.910:2.910:2.910))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_counter_load\\.main_1 (4.457:4.457:4.457))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_1 (4.799:4.799:4.799))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_1 (4.799:4.799:4.799))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_1 (4.457:4.457:4.457))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_state_3\\.main_1 (4.457:4.457:4.457))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.main_1 (4.457:4.457:4.457))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_1 (4.799:4.799:4.799))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_0\\.q \\UART_MODX_2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.799:4.799:4.799))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_counter_load\\.main_3 (2.310:2.310:2.310))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_4 (3.233:3.233:3.233))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_4 (3.233:3.233:3.233))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_4 (2.310:2.310:2.310))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_state_3\\.main_4 (2.310:2.310:2.310))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.main_3 (2.310:2.310:2.310))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_2\\.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_4 (3.233:3.233:3.233))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_counter_load\\.main_2 (2.628:2.628:2.628))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_load_fifo\\.main_3 (3.422:3.422:3.422))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_state_0\\.main_3 (3.422:3.422:3.422))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_state_2\\.main_3 (2.628:2.628:2.628))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_state_3\\.main_3 (2.628:2.628:2.628))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.main_2 (2.628:2.628:2.628))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_3\\.q \\UART_MODX_2\:BUART\:rx_status_3\\.main_3 (3.422:3.422:3.422))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_state_stop1_reg\\.q \\UART_MODX_2\:BUART\:rx_status_5\\.main_1 (2.903:2.903:2.903))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_status_3\\.q \\UART_MODX_2\:BUART\:sRX\:RxSts\\.status_3 (2.312:2.312:2.312))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_status_4\\.q \\UART_MODX_2\:BUART\:sRX\:RxSts\\.status_4 (2.907:2.907:2.907))
    (INTERCONNECT \\UART_MODX_2\:BUART\:rx_status_5\\.q \\UART_MODX_2\:BUART\:sRX\:RxSts\\.status_5 (3.634:3.634:3.634))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_bitclk\\.q \\UART_MODX_2\:BUART\:tx_state_0\\.main_5 (2.310:2.310:2.310))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_bitclk\\.q \\UART_MODX_2\:BUART\:tx_state_1\\.main_5 (3.368:3.368:3.368))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_bitclk\\.q \\UART_MODX_2\:BUART\:tx_state_2\\.main_5 (3.368:3.368:3.368))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_bitclk\\.q \\UART_MODX_2\:BUART\:txn\\.main_6 (3.359:3.359:3.359))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:counter_load_not\\.main_2 (2.239:2.239:2.239))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.610:4.610:4.610))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:tx_bitclk\\.main_2 (4.051:4.051:4.051))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:tx_state_0\\.main_2 (4.051:4.051:4.051))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:tx_state_1\\.main_2 (2.239:2.239:2.239))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:tx_state_2\\.main_2 (2.239:2.239:2.239))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_MODX_2\:BUART\:tx_status_0\\.main_2 (4.051:4.051:4.051))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_2\:BUART\:tx_state_1\\.main_4 (3.518:3.518:3.518))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_2\:BUART\:tx_state_2\\.main_4 (3.518:3.518:3.518))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_MODX_2\:BUART\:txn\\.main_5 (4.048:4.048:4.048))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_2\:BUART\:sTX\:TxSts\\.status_1 (4.195:4.195:4.195))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_2\:BUART\:tx_state_0\\.main_3 (3.640:3.640:3.640))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_MODX_2\:BUART\:tx_status_0\\.main_3 (3.640:3.640:3.640))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_2\:BUART\:sTX\:TxSts\\.status_3 (2.607:2.607:2.607))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_MODX_2\:BUART\:tx_status_2\\.main_0 (2.607:2.607:2.607))
    (INTERCONNECT \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_MODX_2\:BUART\:txn\\.main_3 (2.884:2.884:2.884))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:counter_load_not\\.main_1 (3.650:3.650:3.650))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (2.601:2.601:2.601))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:tx_bitclk\\.main_1 (2.596:2.596:2.596))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:tx_state_0\\.main_1 (2.596:2.596:2.596))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:tx_state_1\\.main_1 (3.650:3.650:3.650))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:tx_state_2\\.main_1 (3.650:3.650:3.650))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:tx_status_0\\.main_1 (2.596:2.596:2.596))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_0\\.q \\UART_MODX_2\:BUART\:txn\\.main_2 (3.640:3.640:3.640))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:counter_load_not\\.main_0 (2.546:2.546:2.546))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.640:3.640:3.640))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:tx_bitclk\\.main_0 (3.630:3.630:3.630))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:tx_state_0\\.main_0 (3.630:3.630:3.630))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:tx_state_1\\.main_0 (2.546:2.546:2.546))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:tx_state_2\\.main_0 (2.546:2.546:2.546))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:tx_status_0\\.main_0 (3.630:3.630:3.630))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_1\\.q \\UART_MODX_2\:BUART\:txn\\.main_1 (2.549:2.549:2.549))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:counter_load_not\\.main_3 (2.528:2.528:2.528))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:tx_bitclk\\.main_3 (3.445:3.445:3.445))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:tx_state_0\\.main_4 (3.445:3.445:3.445))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:tx_state_1\\.main_3 (2.528:2.528:2.528))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:tx_state_2\\.main_3 (2.528:2.528:2.528))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:tx_status_0\\.main_4 (3.445:3.445:3.445))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_state_2\\.q \\UART_MODX_2\:BUART\:txn\\.main_4 (2.530:2.530:2.530))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_status_0\\.q \\UART_MODX_2\:BUART\:sTX\:TxSts\\.status_0 (2.305:2.305:2.305))
    (INTERCONNECT \\UART_MODX_2\:BUART\:tx_status_2\\.q \\UART_MODX_2\:BUART\:sTX\:TxSts\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\UART_MODX_2\:BUART\:txn\\.q Net_745.main_0 (5.541:5.541:5.541))
    (INTERCONNECT \\UART_MODX_2\:BUART\:txn\\.q \\UART_MODX_2\:BUART\:txn\\.main_0 (2.549:2.549:2.549))
    (INTERCONNECT \\UART_STIM_0\:BUART\:counter_load_not\\.q \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.320:2.320:2.320))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_2 (6.199:6.199:6.199))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_3 (5.632:5.632:5.632))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_3 (6.199:6.199:6.199))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:rx_state_3\\.main_2 (5.632:5.632:5.632))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_3 (5.632:5.632:5.632))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (5.229:5.229:5.229))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.main_2 (2.321:2.321:2.321))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN13_0.main_2 (2.318:2.318:2.318))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN13_1.main_2 (2.318:2.318:2.318))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.main_1 (2.318:2.318:2.318))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN13_0.main_1 (2.312:2.312:2.312))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN13_1.main_1 (2.312:2.312:2.312))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_STIM_0\:BUART\:rx_bitclk_enable\\.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_counter_load\\.q \\UART_STIM_0\:BUART\:sRX\:RxBitCounter\\.load (2.912:2.912:2.912))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_0\:BUART\:rx_status_4\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_0\:BUART\:rx_status_5\\.main_0 (2.298:2.298:2.298))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_last\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_6 (2.307:2.307:2.307))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_load_fifo\\.q \\UART_STIM_0\:BUART\:rx_status_4\\.main_0 (3.626:3.626:3.626))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_load_fifo\\.q \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.183:4.183:4.183))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_postpoll\\.q \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.937:2.937:2.937))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_counter_load\\.main_1 (3.083:3.083:3.083))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_1 (3.083:3.083:3.083))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_2 (3.083:3.083:3.083))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_2 (3.083:3.083:3.083))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_state_3\\.main_1 (3.083:3.083:3.083))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.main_1 (3.083:3.083:3.083))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_2 (3.083:3.083:3.083))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_0\\.q \\UART_STIM_0\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (2.961:2.961:2.961))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_counter_load\\.main_3 (2.618:2.618:2.618))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_4 (2.618:2.618:2.618))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_5 (2.624:2.624:2.624))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_5 (2.618:2.618:2.618))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_state_3\\.main_4 (2.624:2.624:2.624))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.main_3 (2.624:2.624:2.624))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_2\\.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_5 (2.624:2.624:2.624))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_counter_load\\.main_2 (2.783:2.783:2.783))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_load_fifo\\.main_3 (2.783:2.783:2.783))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_state_0\\.main_4 (2.795:2.795:2.795))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_state_2\\.main_4 (2.783:2.783:2.783))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_state_3\\.main_3 (2.795:2.795:2.795))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.main_2 (2.795:2.795:2.795))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_3\\.q \\UART_STIM_0\:BUART\:rx_status_3\\.main_4 (2.795:2.795:2.795))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_state_stop1_reg\\.q \\UART_STIM_0\:BUART\:rx_status_5\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_status_3\\.q \\UART_STIM_0\:BUART\:sRX\:RxSts\\.status_3 (2.313:2.313:2.313))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_status_4\\.q \\UART_STIM_0\:BUART\:sRX\:RxSts\\.status_4 (2.325:2.325:2.325))
    (INTERCONNECT \\UART_STIM_0\:BUART\:rx_status_5\\.q \\UART_STIM_0\:BUART\:sRX\:RxSts\\.status_5 (2.326:2.326:2.326))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_bitclk\\.q \\UART_STIM_0\:BUART\:tx_state_0\\.main_5 (2.595:2.595:2.595))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_bitclk\\.q \\UART_STIM_0\:BUART\:tx_state_1\\.main_5 (2.595:2.595:2.595))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_bitclk\\.q \\UART_STIM_0\:BUART\:tx_state_2\\.main_5 (3.523:3.523:3.523))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_bitclk\\.q \\UART_STIM_0\:BUART\:txn\\.main_6 (2.595:2.595:2.595))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:counter_load_not\\.main_2 (3.238:3.238:3.238))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (5.675:5.675:5.675))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:tx_bitclk\\.main_2 (5.201:5.201:5.201))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:tx_state_0\\.main_2 (5.201:5.201:5.201))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:tx_state_1\\.main_2 (6.253:6.253:6.253))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:tx_state_2\\.main_2 (3.238:3.238:3.238))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_0\:BUART\:tx_status_0\\.main_2 (5.201:5.201:5.201))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_0\:BUART\:tx_state_1\\.main_4 (3.221:3.221:3.221))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_0\:BUART\:tx_state_2\\.main_4 (2.325:2.325:2.325))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_0\:BUART\:txn\\.main_5 (3.221:3.221:3.221))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_0\:BUART\:sTX\:TxSts\\.status_1 (4.258:4.258:4.258))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_0\:BUART\:tx_state_0\\.main_3 (3.689:3.689:3.689))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_0\:BUART\:tx_status_0\\.main_3 (3.689:3.689:3.689))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_0\:BUART\:sTX\:TxSts\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_0\:BUART\:tx_status_2\\.main_0 (2.903:2.903:2.903))
    (INTERCONNECT \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_STIM_0\:BUART\:txn\\.main_3 (2.316:2.316:2.316))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:counter_load_not\\.main_1 (4.447:4.447:4.447))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.505:4.505:4.505))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:tx_bitclk\\.main_1 (3.928:3.928:3.928))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:tx_state_0\\.main_1 (3.928:3.928:3.928))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:tx_state_1\\.main_1 (3.517:3.517:3.517))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:tx_state_2\\.main_1 (4.447:4.447:4.447))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:tx_status_0\\.main_1 (3.928:3.928:3.928))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_0\\.q \\UART_STIM_0\:BUART\:txn\\.main_2 (3.517:3.517:3.517))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:counter_load_not\\.main_0 (3.886:3.886:3.886))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.097:3.097:3.097))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:tx_bitclk\\.main_0 (2.960:2.960:2.960))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:tx_state_0\\.main_0 (2.960:2.960:2.960))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:tx_state_1\\.main_0 (3.094:3.094:3.094))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:tx_state_2\\.main_0 (3.886:3.886:3.886))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:tx_status_0\\.main_0 (2.960:2.960:2.960))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_1\\.q \\UART_STIM_0\:BUART\:txn\\.main_1 (3.094:3.094:3.094))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:counter_load_not\\.main_3 (3.192:3.192:3.192))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:tx_bitclk\\.main_3 (4.671:4.671:4.671))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:tx_state_0\\.main_4 (4.671:4.671:4.671))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:tx_state_1\\.main_3 (4.685:4.685:4.685))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:tx_state_2\\.main_3 (3.192:3.192:3.192))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:tx_status_0\\.main_4 (4.671:4.671:4.671))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_state_2\\.q \\UART_STIM_0\:BUART\:txn\\.main_4 (4.685:4.685:4.685))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_status_0\\.q \\UART_STIM_0\:BUART\:sTX\:TxSts\\.status_0 (2.315:2.315:2.315))
    (INTERCONNECT \\UART_STIM_0\:BUART\:tx_status_2\\.q \\UART_STIM_0\:BUART\:sTX\:TxSts\\.status_2 (2.905:2.905:2.905))
    (INTERCONNECT \\UART_STIM_0\:BUART\:txn\\.q Net_6209.main_0 (3.403:3.403:3.403))
    (INTERCONNECT \\UART_STIM_0\:BUART\:txn\\.q \\UART_STIM_0\:BUART\:txn\\.main_0 (2.632:2.632:2.632))
    (INTERCONNECT \\UART_STIM_1\:BUART\:counter_load_not\\.q \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.309:2.309:2.309))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_0\\.q \\UART_STIM_1\:BUART\:pollcount_0\\.main_3 (2.304:2.304:2.304))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_0\\.q \\UART_STIM_1\:BUART\:pollcount_1\\.main_4 (2.304:2.304:2.304))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_0\\.q \\UART_STIM_1\:BUART\:rx_postpoll\\.main_2 (2.304:2.304:2.304))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_0\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_10 (3.205:3.205:3.205))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_0\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_7 (3.205:3.205:3.205))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_1\\.q \\UART_STIM_1\:BUART\:pollcount_1\\.main_3 (2.297:2.297:2.297))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_1\\.q \\UART_STIM_1\:BUART\:rx_postpoll\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_1\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_9 (3.198:3.198:3.198))
    (INTERCONNECT \\UART_STIM_1\:BUART\:pollcount_1\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_6 (3.198:3.198:3.198))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_2 (7.851:7.851:7.851))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_3 (7.851:7.851:7.851))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_3 (8.419:8.419:8.419))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:rx_state_3\\.main_2 (7.851:7.851:7.851))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_3 (7.851:7.851:7.851))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.q \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (6.439:6.439:6.439))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.main_2 (2.939:2.939:2.939))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_STIM_1\:BUART\:pollcount_0\\.main_2 (2.942:2.942:2.942))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_STIM_1\:BUART\:pollcount_1\\.main_2 (2.942:2.942:2.942))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.main_1 (2.942:2.942:2.942))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_STIM_1\:BUART\:pollcount_0\\.main_1 (2.944:2.944:2.944))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_STIM_1\:BUART\:pollcount_1\\.main_1 (2.944:2.944:2.944))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_STIM_1\:BUART\:rx_bitclk_enable\\.main_0 (2.944:2.944:2.944))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_7 (2.817:2.817:2.817))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_1\:BUART\:rx_state_0\\.main_8 (2.817:2.817:2.817))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_1\:BUART\:rx_state_2\\.main_8 (2.810:2.810:2.810))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_STIM_1\:BUART\:rx_state_3\\.main_7 (2.817:2.817:2.817))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_6 (2.622:2.622:2.622))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_1\:BUART\:rx_state_0\\.main_7 (2.622:2.622:2.622))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_1\:BUART\:rx_state_2\\.main_7 (2.612:2.612:2.612))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_STIM_1\:BUART\:rx_state_3\\.main_6 (2.622:2.622:2.622))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_5 (2.620:2.620:2.620))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_1\:BUART\:rx_state_0\\.main_6 (2.620:2.620:2.620))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_1\:BUART\:rx_state_2\\.main_6 (2.612:2.612:2.612))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_STIM_1\:BUART\:rx_state_3\\.main_5 (2.620:2.620:2.620))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_counter_load\\.q \\UART_STIM_1\:BUART\:sRX\:RxBitCounter\\.load (2.335:2.335:2.335))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_1\:BUART\:rx_status_4\\.main_1 (2.914:2.914:2.914))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_1\:BUART\:rx_status_5\\.main_0 (2.311:2.311:2.311))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_last\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_9 (2.925:2.925:2.925))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_load_fifo\\.q \\UART_STIM_1\:BUART\:rx_status_4\\.main_0 (4.102:4.102:4.102))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_load_fifo\\.q \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.244:4.244:4.244))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_postpoll\\.q \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (4.547:4.547:4.547))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_counter_load\\.main_1 (4.897:4.897:4.897))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_1 (5.486:5.486:5.486))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_2 (5.486:5.486:5.486))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_2 (4.897:4.897:4.897))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_state_3\\.main_1 (5.486:5.486:5.486))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.main_1 (4.897:4.897:4.897))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_2 (5.486:5.486:5.486))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_0\\.q \\UART_STIM_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (5.491:5.491:5.491))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_counter_load\\.main_3 (2.618:2.618:2.618))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_4 (2.617:2.617:2.617))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_5 (2.617:2.617:2.617))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_5 (2.618:2.618:2.618))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_state_3\\.main_4 (2.617:2.617:2.617))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.main_3 (2.618:2.618:2.618))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_2\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_5 (2.617:2.617:2.617))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_counter_load\\.main_2 (2.773:2.773:2.773))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_load_fifo\\.main_3 (2.792:2.792:2.792))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_state_0\\.main_4 (2.792:2.792:2.792))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_state_2\\.main_4 (2.773:2.773:2.773))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_state_3\\.main_3 (2.792:2.792:2.792))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.main_2 (2.773:2.773:2.773))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_3\\.q \\UART_STIM_1\:BUART\:rx_status_3\\.main_4 (2.792:2.792:2.792))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_state_stop1_reg\\.q \\UART_STIM_1\:BUART\:rx_status_5\\.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_status_3\\.q \\UART_STIM_1\:BUART\:sRX\:RxSts\\.status_3 (2.900:2.900:2.900))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_status_4\\.q \\UART_STIM_1\:BUART\:sRX\:RxSts\\.status_4 (4.172:4.172:4.172))
    (INTERCONNECT \\UART_STIM_1\:BUART\:rx_status_5\\.q \\UART_STIM_1\:BUART\:sRX\:RxSts\\.status_5 (4.408:4.408:4.408))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_bitclk\\.q \\UART_STIM_1\:BUART\:tx_state_0\\.main_5 (2.589:2.589:2.589))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_bitclk\\.q \\UART_STIM_1\:BUART\:tx_state_1\\.main_5 (3.500:3.500:3.500))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_bitclk\\.q \\UART_STIM_1\:BUART\:tx_state_2\\.main_5 (3.500:3.500:3.500))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_bitclk\\.q \\UART_STIM_1\:BUART\:txn\\.main_6 (2.585:2.585:2.585))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:counter_load_not\\.main_2 (2.629:2.629:2.629))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.985:4.985:4.985))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:tx_bitclk\\.main_2 (4.431:4.431:4.431))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:tx_state_0\\.main_2 (4.431:4.431:4.431))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:tx_state_1\\.main_2 (2.620:2.620:2.620))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:tx_state_2\\.main_2 (2.620:2.620:2.620))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_STIM_1\:BUART\:tx_status_0\\.main_2 (4.431:4.431:4.431))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_1\:BUART\:tx_state_1\\.main_4 (2.646:2.646:2.646))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_1\:BUART\:tx_state_2\\.main_4 (2.646:2.646:2.646))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_STIM_1\:BUART\:txn\\.main_5 (3.383:3.383:3.383))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_1\:BUART\:sTX\:TxSts\\.status_1 (4.184:4.184:4.184))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_1\:BUART\:tx_state_0\\.main_3 (3.616:3.616:3.616))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_STIM_1\:BUART\:tx_status_0\\.main_3 (3.616:3.616:3.616))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_1\:BUART\:sTX\:TxSts\\.status_3 (5.887:5.887:5.887))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_STIM_1\:BUART\:tx_status_2\\.main_0 (4.398:4.398:4.398))
    (INTERCONNECT \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_STIM_1\:BUART\:txn\\.main_3 (2.304:2.304:2.304))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:counter_load_not\\.main_1 (3.891:3.891:3.891))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.091:3.091:3.091))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:tx_bitclk\\.main_1 (3.083:3.083:3.083))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:tx_state_0\\.main_1 (3.083:3.083:3.083))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:tx_state_1\\.main_1 (3.992:3.992:3.992))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:tx_state_2\\.main_1 (3.992:3.992:3.992))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:tx_status_0\\.main_1 (3.083:3.083:3.083))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_0\\.q \\UART_STIM_1\:BUART\:txn\\.main_2 (2.964:2.964:2.964))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:counter_load_not\\.main_0 (2.584:2.584:2.584))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.832:3.832:3.832))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:tx_bitclk\\.main_0 (3.826:3.826:3.826))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:tx_state_0\\.main_0 (3.826:3.826:3.826))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:tx_state_1\\.main_0 (2.581:2.581:2.581))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:tx_state_2\\.main_0 (2.581:2.581:2.581))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:tx_status_0\\.main_0 (3.826:3.826:3.826))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_1\\.q \\UART_STIM_1\:BUART\:txn\\.main_1 (3.798:3.798:3.798))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:counter_load_not\\.main_3 (2.902:2.902:2.902))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:tx_bitclk\\.main_3 (3.563:3.563:3.563))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:tx_state_0\\.main_4 (3.563:3.563:3.563))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:tx_state_1\\.main_3 (2.897:2.897:2.897))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:tx_state_2\\.main_3 (2.897:2.897:2.897))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:tx_status_0\\.main_4 (3.563:3.563:3.563))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_state_2\\.q \\UART_STIM_1\:BUART\:txn\\.main_4 (3.792:3.792:3.792))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_status_0\\.q \\UART_STIM_1\:BUART\:sTX\:TxSts\\.status_0 (2.324:2.324:2.324))
    (INTERCONNECT \\UART_STIM_1\:BUART\:tx_status_2\\.q \\UART_STIM_1\:BUART\:sTX\:TxSts\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\UART_STIM_1\:BUART\:txn\\.q Net_6208.main_0 (3.407:3.407:3.407))
    (INTERCONNECT \\UART_STIM_1\:BUART\:txn\\.q \\UART_STIM_1\:BUART\:txn\\.main_0 (2.628:2.628:2.628))
    (INTERCONNECT \\USBUART_1\:Dp\\.interrupt \\USBUART_1\:dp_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART_1\:USB\\.usb_int \\USBUART_1\:bus_reset\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART_1\:USB\\.arb_int \\USBUART_1\:arb_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART_1\:USB\\.ept_int_0 \\USBUART_1\:ep_0\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART_1\:USB\\.ept_int_1 \\USBUART_1\:ep_1\\.interrupt (9.058:9.058:9.058))
    (INTERCONNECT \\USBUART_1\:USB\\.ept_int_2 \\USBUART_1\:ep_2\\.interrupt (8.912:8.912:8.912))
    (INTERCONNECT \\USBUART_1\:USB\\.ept_int_3 \\USBUART_1\:ep_3\\.interrupt (9.095:9.095:9.095))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\CAN_1\:CanIP\\.clock (0.000:0.000:0.000))
    (INTERCONNECT LIO_6\(0\)_PAD LIO_6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_5\(0\)_PAD LIO_5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_0\(0\)_PAD AIO_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_1\(0\)_PAD AIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_2\(0\)_PAD AIO_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_3\(0\)_PAD AIO_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_8\(0\)_PAD AIO_8\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_9\(0\)_PAD AIO_9\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_10\(0\)_PAD AIO_10\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_11\(0\)_PAD AIO_11\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_12\(0\)_PAD AIO_12\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_13\(0\)_PAD AIO_13\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_14\(0\)_PAD AIO_14\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_15\(0\)_PAD AIO_15\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_7\(0\)_PAD AIO_7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_6\(0\)_PAD AIO_6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_5\(0\)_PAD AIO_5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIO_4\(0\)_PAD AIO_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_0\(0\)_PAD DIO_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_1\(0\)_PAD DIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_2\(0\)_PAD DIO_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_3\(0\)_PAD DIO_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_4\(0\)_PAD DIO_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_5\(0\)_PAD DIO_5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_6\(0\)_PAD DIO_6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_7\(0\)_PAD DIO_7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_8\(0\)_PAD DIO_8\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_9\(0\)_PAD DIO_9\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_10\(0\)_PAD DIO_10\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_11\(0\)_PAD DIO_11\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_12\(0\)_PAD DIO_12\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_13\(0\)_PAD DIO_13\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_14\(0\)_PAD DIO_14\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO_15\(0\)_PAD DIO_15\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SAIO_0\(0\)_PAD SAIO_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SAIO_1\(0\).pad_out SAIO_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SAIO_1\(0\)_PAD SAIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDIO_0\(0\)_PAD SDIO_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_3_IO\(0\)_PAD MODX_3_IO\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDIO_1\(0\).pad_out SDIO_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SDIO_1\(0\)_PAD SDIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_G\(0\).pad_out LED_G\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LED_G\(0\)_PAD LED_G\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_B\(0\).pad_out LED_B\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LED_B\(0\)_PAD LED_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT KEY_1\(0\)_PAD KEY_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT KEY_2\(0\)_PAD KEY_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT BUZZER\(0\)_PAD BUZZER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CAN_TX\(0\).pad_out CAN_TX\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT CAN_TX\(0\)_PAD CAN_TX\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CAN_RX\(0\)_PAD CAN_RX\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_1_TXD\(0\).pad_out MODX_1_TXD\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MODX_1_TXD\(0\)_PAD MODX_1_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_1_RXD\(0\)_PAD MODX_1_RXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_3_TXD\(0\).pad_out MODX_3_TXD\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MODX_3_TXD\(0\)_PAD MODX_3_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_3_RXD\(0\)_PAD MODX_3_RXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_2_RXD\(0\)_PAD MODX_2_RXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_2_TXD\(0\).pad_out MODX_2_TXD\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MODX_2_TXD\(0\)_PAD MODX_2_TXD\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_1_IO\(0\)_PAD MODX_1_IO\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MODX_2_IO\(0\)_PAD MODX_2_IO\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_4\(0\)_PAD LIO_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_3\(0\)_PAD LIO_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_2\(0\)_PAD LIO_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_0\(0\)_PAD LIO_0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_7\(0\)_PAD LIO_7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_8\(0\).pad_out LIO_8\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LIO_8\(0\)_PAD LIO_8\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_9\(0\)_PAD LIO_9\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_10\(0\)_PAD LIO_10\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_11\(0\).pad_out LIO_11\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LIO_11\(0\)_PAD LIO_11\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_12\(0\)_PAD LIO_12\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_13_RST\(0\)_PAD LIO_13_RST\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LIO_1\(0\)_PAD LIO_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED_R\(0\).pad_out LED_R\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LED_R\(0\)_PAD LED_R\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
