static int s5p_mfc_alloc_dec_temp_buffers_v6(struct s5p_mfc_ctx *ctx)\r\n{\r\nreturn 0;\r\n}\r\nstatic void s5p_mfc_release_dec_desc_buffer_v6(struct s5p_mfc_ctx *ctx)\r\n{\r\n}\r\nstatic int s5p_mfc_alloc_codec_buffers_v6(struct s5p_mfc_ctx *ctx)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nunsigned int mb_width, mb_height;\r\nint ret;\r\nmb_width = MB_WIDTH(ctx->img_width);\r\nmb_height = MB_HEIGHT(ctx->img_height);\r\nif (ctx->type == MFCINST_DECODER) {\r\nmfc_debug(2, "Luma size:%d Chroma size:%d MV size:%d\n",\r\nctx->luma_size, ctx->chroma_size, ctx->mv_size);\r\nmfc_debug(2, "Totals bufs: %d\n", ctx->total_dpb_count);\r\n} else if (ctx->type == MFCINST_ENCODER) {\r\nif (IS_MFCV8(dev))\r\nctx->tmv_buffer_size = S5P_FIMV_NUM_TMV_BUFFERS_V6 *\r\nALIGN(S5P_FIMV_TMV_BUFFER_SIZE_V8(mb_width, mb_height),\r\nS5P_FIMV_TMV_BUFFER_ALIGN_V6);\r\nelse\r\nctx->tmv_buffer_size = S5P_FIMV_NUM_TMV_BUFFERS_V6 *\r\nALIGN(S5P_FIMV_TMV_BUFFER_SIZE_V6(mb_width, mb_height),\r\nS5P_FIMV_TMV_BUFFER_ALIGN_V6);\r\nctx->luma_dpb_size = ALIGN((mb_width * mb_height) *\r\nS5P_FIMV_LUMA_MB_TO_PIXEL_V6,\r\nS5P_FIMV_LUMA_DPB_BUFFER_ALIGN_V6);\r\nctx->chroma_dpb_size = ALIGN((mb_width * mb_height) *\r\nS5P_FIMV_CHROMA_MB_TO_PIXEL_V6,\r\nS5P_FIMV_CHROMA_DPB_BUFFER_ALIGN_V6);\r\nif (IS_MFCV8(dev))\r\nctx->me_buffer_size = ALIGN(S5P_FIMV_ME_BUFFER_SIZE_V8(\r\nctx->img_width, ctx->img_height,\r\nmb_width, mb_height),\r\nS5P_FIMV_ME_BUFFER_ALIGN_V6);\r\nelse\r\nctx->me_buffer_size = ALIGN(S5P_FIMV_ME_BUFFER_SIZE_V6(\r\nctx->img_width, ctx->img_height,\r\nmb_width, mb_height),\r\nS5P_FIMV_ME_BUFFER_ALIGN_V6);\r\nmfc_debug(2, "recon luma size: %zu chroma size: %zu\n",\r\nctx->luma_dpb_size, ctx->chroma_dpb_size);\r\n} else {\r\nreturn -EINVAL;\r\n}\r\nswitch (ctx->codec_mode) {\r\ncase S5P_MFC_CODEC_H264_DEC:\r\ncase S5P_MFC_CODEC_H264_MVC_DEC:\r\nif (IS_MFCV8(dev))\r\nctx->scratch_buf_size =\r\nS5P_FIMV_SCRATCH_BUF_SIZE_H264_DEC_V8(\r\nmb_width,\r\nmb_height);\r\nelse\r\nctx->scratch_buf_size =\r\nS5P_FIMV_SCRATCH_BUF_SIZE_H264_DEC_V6(\r\nmb_width,\r\nmb_height);\r\nctx->scratch_buf_size = ALIGN(ctx->scratch_buf_size,\r\nS5P_FIMV_SCRATCH_BUFFER_ALIGN_V6);\r\nctx->bank1.size =\r\nctx->scratch_buf_size +\r\n(ctx->mv_count * ctx->mv_size);\r\nbreak;\r\ncase S5P_MFC_CODEC_MPEG4_DEC:\r\nif (IS_MFCV7_PLUS(dev)) {\r\nctx->scratch_buf_size =\r\nS5P_FIMV_SCRATCH_BUF_SIZE_MPEG4_DEC_V7(\r\nmb_width,\r\nmb_height);\r\n} else {\r\nctx->scratch_buf_size =\r\nS5P_FIMV_SCRATCH_BUF_SIZE_MPEG4_DEC_V6(\r\nmb_width,\r\nmb_height);\r\n}\r\nctx->scratch_buf_size = ALIGN(ctx->scratch_buf_size,\r\nS5P_FIMV_SCRATCH_BUFFER_ALIGN_V6);\r\nctx->bank1.size = ctx->scratch_buf_size;\r\nbreak;\r\ncase S5P_MFC_CODEC_VC1RCV_DEC:\r\ncase S5P_MFC_CODEC_VC1_DEC:\r\nctx->scratch_buf_size =\r\nS5P_FIMV_SCRATCH_BUF_SIZE_VC1_DEC_V6(\r\nmb_width,\r\nmb_height);\r\nctx->scratch_buf_size = ALIGN(ctx->scratch_buf_size,\r\nS5P_FIMV_SCRATCH_BUFFER_ALIGN_V6);\r\nctx->bank1.size = ctx->scratch_buf_size;\r\nbreak;\r\ncase S5P_MFC_CODEC_MPEG2_DEC:\r\nctx->bank1.size = 0;\r\nctx->bank2.size = 0;\r\nbreak;\r\ncase S5P_MFC_CODEC_H263_DEC:\r\nctx->scratch_buf_size =\r\nS5P_FIMV_SCRATCH_BUF_SIZE_H263_DEC_V6(\r\nmb_width,\r\nmb_height);\r\nctx->scratch_buf_size = ALIGN(ctx->scratch_buf_size,\r\nS5P_FIMV_SCRATCH_BUFFER_ALIGN_V6);\r\nctx->bank1.size = ctx->scratch_buf_size;\r\nbreak;\r\ncase S5P_MFC_CODEC_VP8_DEC:\r\nif (IS_MFCV8(dev))\r\nctx->scratch_buf_size =\r\nS5P_FIMV_SCRATCH_BUF_SIZE_VP8_DEC_V8(\r\nmb_width,\r\nmb_height);\r\nelse\r\nctx->scratch_buf_size =\r\nS5P_FIMV_SCRATCH_BUF_SIZE_VP8_DEC_V6(\r\nmb_width,\r\nmb_height);\r\nctx->scratch_buf_size = ALIGN(ctx->scratch_buf_size,\r\nS5P_FIMV_SCRATCH_BUFFER_ALIGN_V6);\r\nctx->bank1.size = ctx->scratch_buf_size;\r\nbreak;\r\ncase S5P_MFC_CODEC_H264_ENC:\r\nif (IS_MFCV8(dev))\r\nctx->scratch_buf_size =\r\nS5P_FIMV_SCRATCH_BUF_SIZE_H264_ENC_V8(\r\nmb_width,\r\nmb_height);\r\nelse\r\nctx->scratch_buf_size =\r\nS5P_FIMV_SCRATCH_BUF_SIZE_H264_ENC_V6(\r\nmb_width,\r\nmb_height);\r\nctx->scratch_buf_size = ALIGN(ctx->scratch_buf_size,\r\nS5P_FIMV_SCRATCH_BUFFER_ALIGN_V6);\r\nctx->bank1.size =\r\nctx->scratch_buf_size + ctx->tmv_buffer_size +\r\n(ctx->pb_count * (ctx->luma_dpb_size +\r\nctx->chroma_dpb_size + ctx->me_buffer_size));\r\nctx->bank2.size = 0;\r\nbreak;\r\ncase S5P_MFC_CODEC_MPEG4_ENC:\r\ncase S5P_MFC_CODEC_H263_ENC:\r\nctx->scratch_buf_size =\r\nS5P_FIMV_SCRATCH_BUF_SIZE_MPEG4_ENC_V6(\r\nmb_width,\r\nmb_height);\r\nctx->scratch_buf_size = ALIGN(ctx->scratch_buf_size,\r\nS5P_FIMV_SCRATCH_BUFFER_ALIGN_V6);\r\nctx->bank1.size =\r\nctx->scratch_buf_size + ctx->tmv_buffer_size +\r\n(ctx->pb_count * (ctx->luma_dpb_size +\r\nctx->chroma_dpb_size + ctx->me_buffer_size));\r\nctx->bank2.size = 0;\r\nbreak;\r\ncase S5P_MFC_CODEC_VP8_ENC:\r\nif (IS_MFCV8(dev))\r\nctx->scratch_buf_size =\r\nS5P_FIMV_SCRATCH_BUF_SIZE_VP8_ENC_V8(\r\nmb_width,\r\nmb_height);\r\nelse\r\nctx->scratch_buf_size =\r\nS5P_FIMV_SCRATCH_BUF_SIZE_VP8_ENC_V7(\r\nmb_width,\r\nmb_height);\r\nctx->scratch_buf_size = ALIGN(ctx->scratch_buf_size,\r\nS5P_FIMV_SCRATCH_BUFFER_ALIGN_V6);\r\nctx->bank1.size =\r\nctx->scratch_buf_size + ctx->tmv_buffer_size +\r\n(ctx->pb_count * (ctx->luma_dpb_size +\r\nctx->chroma_dpb_size + ctx->me_buffer_size));\r\nctx->bank2.size = 0;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nif (ctx->bank1.size > 0) {\r\nret = s5p_mfc_alloc_priv_buf(dev->mem_dev_l, &ctx->bank1);\r\nif (ret) {\r\nmfc_err("Failed to allocate Bank1 memory\n");\r\nreturn ret;\r\n}\r\nBUG_ON(ctx->bank1.dma & ((1 << MFC_BANK1_ALIGN_ORDER) - 1));\r\n}\r\nreturn 0;\r\n}\r\nstatic void s5p_mfc_release_codec_buffers_v6(struct s5p_mfc_ctx *ctx)\r\n{\r\ns5p_mfc_release_priv_buf(ctx->dev->mem_dev_l, &ctx->bank1);\r\n}\r\nstatic int s5p_mfc_alloc_instance_buffer_v6(struct s5p_mfc_ctx *ctx)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nstruct s5p_mfc_buf_size_v6 *buf_size = dev->variant->buf_size->priv;\r\nint ret;\r\nmfc_debug_enter();\r\nswitch (ctx->codec_mode) {\r\ncase S5P_MFC_CODEC_H264_DEC:\r\ncase S5P_MFC_CODEC_H264_MVC_DEC:\r\nctx->ctx.size = buf_size->h264_dec_ctx;\r\nbreak;\r\ncase S5P_MFC_CODEC_MPEG4_DEC:\r\ncase S5P_MFC_CODEC_H263_DEC:\r\ncase S5P_MFC_CODEC_VC1RCV_DEC:\r\ncase S5P_MFC_CODEC_VC1_DEC:\r\ncase S5P_MFC_CODEC_MPEG2_DEC:\r\ncase S5P_MFC_CODEC_VP8_DEC:\r\nctx->ctx.size = buf_size->other_dec_ctx;\r\nbreak;\r\ncase S5P_MFC_CODEC_H264_ENC:\r\nctx->ctx.size = buf_size->h264_enc_ctx;\r\nbreak;\r\ncase S5P_MFC_CODEC_MPEG4_ENC:\r\ncase S5P_MFC_CODEC_H263_ENC:\r\ncase S5P_MFC_CODEC_VP8_ENC:\r\nctx->ctx.size = buf_size->other_enc_ctx;\r\nbreak;\r\ndefault:\r\nctx->ctx.size = 0;\r\nmfc_err("Codec type(%d) should be checked!\n", ctx->codec_mode);\r\nbreak;\r\n}\r\nret = s5p_mfc_alloc_priv_buf(dev->mem_dev_l, &ctx->ctx);\r\nif (ret) {\r\nmfc_err("Failed to allocate instance buffer\n");\r\nreturn ret;\r\n}\r\nmemset(ctx->ctx.virt, 0, ctx->ctx.size);\r\nwmb();\r\nmfc_debug_leave();\r\nreturn 0;\r\n}\r\nstatic void s5p_mfc_release_instance_buffer_v6(struct s5p_mfc_ctx *ctx)\r\n{\r\ns5p_mfc_release_priv_buf(ctx->dev->mem_dev_l, &ctx->ctx);\r\n}\r\nstatic int s5p_mfc_alloc_dev_context_buffer_v6(struct s5p_mfc_dev *dev)\r\n{\r\nstruct s5p_mfc_buf_size_v6 *buf_size = dev->variant->buf_size->priv;\r\nint ret;\r\nmfc_debug_enter();\r\ndev->ctx_buf.size = buf_size->dev_ctx;\r\nret = s5p_mfc_alloc_priv_buf(dev->mem_dev_l, &dev->ctx_buf);\r\nif (ret) {\r\nmfc_err("Failed to allocate device context buffer\n");\r\nreturn ret;\r\n}\r\nmemset(dev->ctx_buf.virt, 0, buf_size->dev_ctx);\r\nwmb();\r\nmfc_debug_leave();\r\nreturn 0;\r\n}\r\nstatic void s5p_mfc_release_dev_context_buffer_v6(struct s5p_mfc_dev *dev)\r\n{\r\ns5p_mfc_release_priv_buf(dev->mem_dev_l, &dev->ctx_buf);\r\n}\r\nstatic int calc_plane(int width, int height)\r\n{\r\nint mbX, mbY;\r\nmbX = DIV_ROUND_UP(width, S5P_FIMV_NUM_PIXELS_IN_MB_ROW_V6);\r\nmbY = DIV_ROUND_UP(height, S5P_FIMV_NUM_PIXELS_IN_MB_COL_V6);\r\nif (width * height < S5P_FIMV_MAX_FRAME_SIZE_V6)\r\nmbY = (mbY + 1) / 2 * 2;\r\nreturn (mbX * S5P_FIMV_NUM_PIXELS_IN_MB_COL_V6) *\r\n(mbY * S5P_FIMV_NUM_PIXELS_IN_MB_ROW_V6);\r\n}\r\nstatic void s5p_mfc_dec_calc_dpb_size_v6(struct s5p_mfc_ctx *ctx)\r\n{\r\nctx->buf_width = ALIGN(ctx->img_width, S5P_FIMV_NV12MT_HALIGN_V6);\r\nctx->buf_height = ALIGN(ctx->img_height, S5P_FIMV_NV12MT_VALIGN_V6);\r\nmfc_debug(2, "SEQ Done: Movie dimensions %dx%d,\n"\r\n"buffer dimensions: %dx%d\n", ctx->img_width,\r\nctx->img_height, ctx->buf_width, ctx->buf_height);\r\nctx->luma_size = calc_plane(ctx->img_width, ctx->img_height);\r\nctx->chroma_size = calc_plane(ctx->img_width, (ctx->img_height >> 1));\r\nif (IS_MFCV8(ctx->dev)) {\r\nctx->luma_size += S5P_FIMV_D_ALIGN_PLANE_SIZE_V8;\r\nctx->chroma_size += S5P_FIMV_D_ALIGN_PLANE_SIZE_V8;\r\n}\r\nif (ctx->codec_mode == S5P_MFC_CODEC_H264_DEC ||\r\nctx->codec_mode == S5P_MFC_CODEC_H264_MVC_DEC) {\r\nctx->mv_size = S5P_MFC_DEC_MV_SIZE_V6(ctx->img_width,\r\nctx->img_height);\r\nctx->mv_size = ALIGN(ctx->mv_size, 16);\r\n} else {\r\nctx->mv_size = 0;\r\n}\r\n}\r\nstatic void s5p_mfc_enc_calc_src_size_v6(struct s5p_mfc_ctx *ctx)\r\n{\r\nunsigned int mb_width, mb_height;\r\nmb_width = MB_WIDTH(ctx->img_width);\r\nmb_height = MB_HEIGHT(ctx->img_height);\r\nctx->buf_width = ALIGN(ctx->img_width, S5P_FIMV_NV12M_HALIGN_V6);\r\nctx->luma_size = ALIGN((mb_width * mb_height) * 256, 256);\r\nctx->chroma_size = ALIGN((mb_width * mb_height) * 128, 256);\r\nif (IS_MFCV7_PLUS(ctx->dev)) {\r\nctx->luma_size += MFC_LUMA_PAD_BYTES_V7;\r\nctx->chroma_size += MFC_CHROMA_PAD_BYTES_V7;\r\n}\r\n}\r\nstatic int s5p_mfc_set_dec_stream_buffer_v6(struct s5p_mfc_ctx *ctx,\r\nint buf_addr, unsigned int start_num_byte,\r\nunsigned int strm_size)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nconst struct s5p_mfc_regs *mfc_regs = dev->mfc_regs;\r\nstruct s5p_mfc_buf_size *buf_size = dev->variant->buf_size;\r\nmfc_debug_enter();\r\nmfc_debug(2, "inst_no: %d, buf_addr: 0x%08x,\n"\r\n"buf_size: 0x%08x (%d)\n",\r\nctx->inst_no, buf_addr, strm_size, strm_size);\r\nwritel(strm_size, mfc_regs->d_stream_data_size);\r\nwritel(buf_addr, mfc_regs->d_cpb_buffer_addr);\r\nwritel(buf_size->cpb, mfc_regs->d_cpb_buffer_size);\r\nwritel(start_num_byte, mfc_regs->d_cpb_buffer_offset);\r\nmfc_debug_leave();\r\nreturn 0;\r\n}\r\nstatic int s5p_mfc_set_dec_frame_buffer_v6(struct s5p_mfc_ctx *ctx)\r\n{\r\nunsigned int frame_size, i;\r\nunsigned int frame_size_ch, frame_size_mv;\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nconst struct s5p_mfc_regs *mfc_regs = dev->mfc_regs;\r\nsize_t buf_addr1;\r\nint buf_size1;\r\nint align_gap;\r\nbuf_addr1 = ctx->bank1.dma;\r\nbuf_size1 = ctx->bank1.size;\r\nmfc_debug(2, "Buf1: %p (%d)\n", (void *)buf_addr1, buf_size1);\r\nmfc_debug(2, "Total DPB COUNT: %d\n", ctx->total_dpb_count);\r\nmfc_debug(2, "Setting display delay to %d\n", ctx->display_delay);\r\nwritel(ctx->total_dpb_count, mfc_regs->d_num_dpb);\r\nwritel(ctx->luma_size, mfc_regs->d_first_plane_dpb_size);\r\nwritel(ctx->chroma_size, mfc_regs->d_second_plane_dpb_size);\r\nwritel(buf_addr1, mfc_regs->d_scratch_buffer_addr);\r\nwritel(ctx->scratch_buf_size, mfc_regs->d_scratch_buffer_size);\r\nif (IS_MFCV8(dev)) {\r\nwritel(ctx->img_width,\r\nmfc_regs->d_first_plane_dpb_stride_size);\r\nwritel(ctx->img_width,\r\nmfc_regs->d_second_plane_dpb_stride_size);\r\n}\r\nbuf_addr1 += ctx->scratch_buf_size;\r\nbuf_size1 -= ctx->scratch_buf_size;\r\nif (ctx->codec_mode == S5P_FIMV_CODEC_H264_DEC ||\r\nctx->codec_mode == S5P_FIMV_CODEC_H264_MVC_DEC){\r\nwritel(ctx->mv_size, mfc_regs->d_mv_buffer_size);\r\nwritel(ctx->mv_count, mfc_regs->d_num_mv);\r\n}\r\nframe_size = ctx->luma_size;\r\nframe_size_ch = ctx->chroma_size;\r\nframe_size_mv = ctx->mv_size;\r\nmfc_debug(2, "Frame size: %d ch: %d mv: %d\n",\r\nframe_size, frame_size_ch, frame_size_mv);\r\nfor (i = 0; i < ctx->total_dpb_count; i++) {\r\nmfc_debug(2, "Luma %d: %zx\n", i,\r\nctx->dst_bufs[i].cookie.raw.luma);\r\nwritel(ctx->dst_bufs[i].cookie.raw.luma,\r\nmfc_regs->d_first_plane_dpb + i * 4);\r\nmfc_debug(2, "\tChroma %d: %zx\n", i,\r\nctx->dst_bufs[i].cookie.raw.chroma);\r\nwritel(ctx->dst_bufs[i].cookie.raw.chroma,\r\nmfc_regs->d_second_plane_dpb + i * 4);\r\n}\r\nif (ctx->codec_mode == S5P_MFC_CODEC_H264_DEC ||\r\nctx->codec_mode == S5P_MFC_CODEC_H264_MVC_DEC) {\r\nfor (i = 0; i < ctx->mv_count; i++) {\r\nalign_gap = buf_addr1;\r\nbuf_addr1 = ALIGN(buf_addr1, 16);\r\nalign_gap = buf_addr1 - align_gap;\r\nbuf_size1 -= align_gap;\r\nmfc_debug(2, "\tBuf1: %zx, size: %d\n",\r\nbuf_addr1, buf_size1);\r\nwritel(buf_addr1, mfc_regs->d_mv_buffer + i * 4);\r\nbuf_addr1 += frame_size_mv;\r\nbuf_size1 -= frame_size_mv;\r\n}\r\n}\r\nmfc_debug(2, "Buf1: %zu, buf_size1: %d (frames %d)\n",\r\nbuf_addr1, buf_size1, ctx->total_dpb_count);\r\nif (buf_size1 < 0) {\r\nmfc_debug(2, "Not enough memory has been allocated.\n");\r\nreturn -ENOMEM;\r\n}\r\nwritel(ctx->inst_no, mfc_regs->instance_id);\r\ns5p_mfc_hw_call_void(dev->mfc_cmds, cmd_host2risc, dev,\r\nS5P_FIMV_CH_INIT_BUFS_V6, NULL);\r\nmfc_debug(2, "After setting buffers.\n");\r\nreturn 0;\r\n}\r\nstatic int s5p_mfc_set_enc_stream_buffer_v6(struct s5p_mfc_ctx *ctx,\r\nunsigned long addr, unsigned int size)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nconst struct s5p_mfc_regs *mfc_regs = dev->mfc_regs;\r\nwritel(addr, mfc_regs->e_stream_buffer_addr);\r\nwritel(size, mfc_regs->e_stream_buffer_size);\r\nmfc_debug(2, "stream buf addr: 0x%08lx, size: 0x%d\n",\r\naddr, size);\r\nreturn 0;\r\n}\r\nstatic void s5p_mfc_set_enc_frame_buffer_v6(struct s5p_mfc_ctx *ctx,\r\nunsigned long y_addr, unsigned long c_addr)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nconst struct s5p_mfc_regs *mfc_regs = dev->mfc_regs;\r\nwritel(y_addr, mfc_regs->e_source_first_plane_addr);\r\nwritel(c_addr, mfc_regs->e_source_second_plane_addr);\r\nmfc_debug(2, "enc src y buf addr: 0x%08lx\n", y_addr);\r\nmfc_debug(2, "enc src c buf addr: 0x%08lx\n", c_addr);\r\n}\r\nstatic void s5p_mfc_get_enc_frame_buffer_v6(struct s5p_mfc_ctx *ctx,\r\nunsigned long *y_addr, unsigned long *c_addr)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nconst struct s5p_mfc_regs *mfc_regs = dev->mfc_regs;\r\nunsigned long enc_recon_y_addr, enc_recon_c_addr;\r\n*y_addr = readl(mfc_regs->e_encoded_source_first_plane_addr);\r\n*c_addr = readl(mfc_regs->e_encoded_source_second_plane_addr);\r\nenc_recon_y_addr = readl(mfc_regs->e_recon_luma_dpb_addr);\r\nenc_recon_c_addr = readl(mfc_regs->e_recon_chroma_dpb_addr);\r\nmfc_debug(2, "recon y addr: 0x%08lx\n", enc_recon_y_addr);\r\nmfc_debug(2, "recon c addr: 0x%08lx\n", enc_recon_c_addr);\r\n}\r\nstatic int s5p_mfc_set_enc_ref_buffer_v6(struct s5p_mfc_ctx *ctx)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nconst struct s5p_mfc_regs *mfc_regs = dev->mfc_regs;\r\nsize_t buf_addr1;\r\nint i, buf_size1;\r\nmfc_debug_enter();\r\nbuf_addr1 = ctx->bank1.dma;\r\nbuf_size1 = ctx->bank1.size;\r\nmfc_debug(2, "Buf1: %p (%d)\n", (void *)buf_addr1, buf_size1);\r\nfor (i = 0; i < ctx->pb_count; i++) {\r\nwritel(buf_addr1, mfc_regs->e_luma_dpb + (4 * i));\r\nbuf_addr1 += ctx->luma_dpb_size;\r\nwritel(buf_addr1, mfc_regs->e_chroma_dpb + (4 * i));\r\nbuf_addr1 += ctx->chroma_dpb_size;\r\nwritel(buf_addr1, mfc_regs->e_me_buffer + (4 * i));\r\nbuf_addr1 += ctx->me_buffer_size;\r\nbuf_size1 -= (ctx->luma_dpb_size + ctx->chroma_dpb_size +\r\nctx->me_buffer_size);\r\n}\r\nwritel(buf_addr1, mfc_regs->e_scratch_buffer_addr);\r\nwritel(ctx->scratch_buf_size, mfc_regs->e_scratch_buffer_size);\r\nbuf_addr1 += ctx->scratch_buf_size;\r\nbuf_size1 -= ctx->scratch_buf_size;\r\nwritel(buf_addr1, mfc_regs->e_tmv_buffer0);\r\nbuf_addr1 += ctx->tmv_buffer_size >> 1;\r\nwritel(buf_addr1, mfc_regs->e_tmv_buffer1);\r\nbuf_addr1 += ctx->tmv_buffer_size >> 1;\r\nbuf_size1 -= ctx->tmv_buffer_size;\r\nmfc_debug(2, "Buf1: %zu, buf_size1: %d (ref frames %d)\n",\r\nbuf_addr1, buf_size1, ctx->pb_count);\r\nif (buf_size1 < 0) {\r\nmfc_debug(2, "Not enough memory has been allocated.\n");\r\nreturn -ENOMEM;\r\n}\r\nwritel(ctx->inst_no, mfc_regs->instance_id);\r\ns5p_mfc_hw_call_void(dev->mfc_cmds, cmd_host2risc, dev,\r\nS5P_FIMV_CH_INIT_BUFS_V6, NULL);\r\nmfc_debug_leave();\r\nreturn 0;\r\n}\r\nstatic int s5p_mfc_set_slice_mode(struct s5p_mfc_ctx *ctx)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nconst struct s5p_mfc_regs *mfc_regs = dev->mfc_regs;\r\nwritel(ctx->slice_mode, mfc_regs->e_mslice_mode);\r\nif (ctx->slice_mode == V4L2_MPEG_VIDEO_MULTI_SICE_MODE_MAX_MB) {\r\nwritel(ctx->slice_size.mb, mfc_regs->e_mslice_size_mb);\r\n} else if (ctx->slice_mode ==\r\nV4L2_MPEG_VIDEO_MULTI_SICE_MODE_MAX_BYTES) {\r\nwritel(ctx->slice_size.bits, mfc_regs->e_mslice_size_bits);\r\n} else {\r\nwritel(0x0, mfc_regs->e_mslice_size_mb);\r\nwritel(0x0, mfc_regs->e_mslice_size_bits);\r\n}\r\nreturn 0;\r\n}\r\nstatic int s5p_mfc_set_enc_params(struct s5p_mfc_ctx *ctx)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nconst struct s5p_mfc_regs *mfc_regs = dev->mfc_regs;\r\nstruct s5p_mfc_enc_params *p = &ctx->enc_params;\r\nunsigned int reg = 0;\r\nmfc_debug_enter();\r\nwritel(ctx->img_width, mfc_regs->e_frame_width);\r\nwritel(ctx->img_height, mfc_regs->e_frame_height);\r\nwritel(ctx->img_width, mfc_regs->e_cropped_frame_width);\r\nwritel(ctx->img_height, mfc_regs->e_cropped_frame_height);\r\nwritel(0x0, mfc_regs->e_frame_crop_offset);\r\nreg = 0;\r\nreg |= p->gop_size & 0xFFFF;\r\nwritel(reg, mfc_regs->e_gop_config);\r\nctx->slice_mode = p->slice_mode;\r\nreg = 0;\r\nif (p->slice_mode == V4L2_MPEG_VIDEO_MULTI_SICE_MODE_MAX_MB) {\r\nreg |= (0x1 << 3);\r\nwritel(reg, mfc_regs->e_enc_options);\r\nctx->slice_size.mb = p->slice_mb;\r\n} else if (p->slice_mode == V4L2_MPEG_VIDEO_MULTI_SICE_MODE_MAX_BYTES) {\r\nreg |= (0x1 << 3);\r\nwritel(reg, mfc_regs->e_enc_options);\r\nctx->slice_size.bits = p->slice_bit;\r\n} else {\r\nreg &= ~(0x1 << 3);\r\nwritel(reg, mfc_regs->e_enc_options);\r\n}\r\ns5p_mfc_set_slice_mode(ctx);\r\nwritel(p->intra_refresh_mb, mfc_regs->e_ir_size);\r\nreg = readl(mfc_regs->e_enc_options);\r\nif (p->intra_refresh_mb == 0)\r\nreg &= ~(0x1 << 4);\r\nelse\r\nreg |= (0x1 << 4);\r\nwritel(reg, mfc_regs->e_enc_options);\r\nreg = readl(mfc_regs->e_enc_options);\r\nreg &= ~(0x1 << 9);\r\nwritel(reg, mfc_regs->e_enc_options);\r\nif (ctx->src_fmt->fourcc == V4L2_PIX_FMT_NV12M) {\r\nreg = readl(mfc_regs->e_enc_options);\r\nreg &= ~(0x1 << 7);\r\nwritel(reg, mfc_regs->e_enc_options);\r\nwritel(0x0, mfc_regs->pixel_format);\r\n} else if (ctx->src_fmt->fourcc == V4L2_PIX_FMT_NV21M) {\r\nreg = readl(mfc_regs->e_enc_options);\r\nreg &= ~(0x1 << 7);\r\nwritel(reg, mfc_regs->e_enc_options);\r\nwritel(0x1, mfc_regs->pixel_format);\r\n} else if (ctx->src_fmt->fourcc == V4L2_PIX_FMT_NV12MT_16X16) {\r\nreg = readl(mfc_regs->e_enc_options);\r\nreg |= (0x1 << 7);\r\nwritel(reg, mfc_regs->e_enc_options);\r\nwritel(0x0, mfc_regs->pixel_format);\r\n}\r\nreg = readl(mfc_regs->e_enc_options);\r\nreg |= (0x1 << 8);\r\nwritel(reg, mfc_regs->e_enc_options);\r\nwritel(0x0, mfc_regs->e_padding_ctrl);\r\nif (p->pad) {\r\nreg = 0;\r\nreg |= (1 << 31);\r\nreg |= ((p->pad_cr & 0xFF) << 16);\r\nreg |= ((p->pad_cb & 0xFF) << 8);\r\nreg |= p->pad_luma & 0xFF;\r\nwritel(reg, mfc_regs->e_padding_ctrl);\r\n}\r\nreg = 0;\r\nreg |= ((p->rc_frame & 0x1) << 9);\r\nwritel(reg, mfc_regs->e_rc_config);\r\nif (p->rc_frame)\r\nwritel(p->rc_bitrate,\r\nmfc_regs->e_rc_bit_rate);\r\nelse\r\nwritel(1, mfc_regs->e_rc_bit_rate);\r\nif (p->rc_frame) {\r\nif (p->rc_reaction_coeff < TIGHT_CBR_MAX)\r\nwritel(1, mfc_regs->e_rc_mode);\r\nelse\r\nwritel(2, mfc_regs->e_rc_mode);\r\n}\r\nreg = readl(mfc_regs->e_enc_options);\r\nreg &= ~(0x1 << 2);\r\nreg |= ((p->seq_hdr_mode & 0x1) << 2);\r\nreg &= ~(0x3);\r\nreg |= (p->frame_skip_mode & 0x3);\r\nwritel(reg, mfc_regs->e_enc_options);\r\nreg = readl(mfc_regs->e_rc_config);\r\nreg &= ~(0x1 << 10);\r\nwritel(reg, mfc_regs->e_rc_config);\r\nreg = (p->mv_h_range & S5P_FIMV_E_MV_RANGE_V6_MASK);\r\nwritel(reg, mfc_regs->e_mv_hor_range);\r\nreg = (p->mv_v_range & S5P_FIMV_E_MV_RANGE_V6_MASK);\r\nwritel(reg, mfc_regs->e_mv_ver_range);\r\nwritel(0x0, mfc_regs->e_frame_insertion);\r\nwritel(0x0, mfc_regs->e_roi_buffer_addr);\r\nwritel(0x0, mfc_regs->e_param_change);\r\nwritel(0x0, mfc_regs->e_rc_roi_ctrl);\r\nwritel(0x0, mfc_regs->e_picture_tag);\r\nwritel(0x0, mfc_regs->e_bit_count_enable);\r\nwritel(0x0, mfc_regs->e_max_bit_count);\r\nwritel(0x0, mfc_regs->e_min_bit_count);\r\nwritel(0x0, mfc_regs->e_metadata_buffer_addr);\r\nwritel(0x0, mfc_regs->e_metadata_buffer_size);\r\nmfc_debug_leave();\r\nreturn 0;\r\n}\r\nstatic int s5p_mfc_set_enc_params_h264(struct s5p_mfc_ctx *ctx)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nconst struct s5p_mfc_regs *mfc_regs = dev->mfc_regs;\r\nstruct s5p_mfc_enc_params *p = &ctx->enc_params;\r\nstruct s5p_mfc_h264_enc_params *p_h264 = &p->codec.h264;\r\nunsigned int reg = 0;\r\nint i;\r\nmfc_debug_enter();\r\ns5p_mfc_set_enc_params(ctx);\r\nreg = readl(mfc_regs->e_gop_config);\r\nreg &= ~(0x3 << 16);\r\nreg |= ((p->num_b_frame & 0x3) << 16);\r\nwritel(reg, mfc_regs->e_gop_config);\r\nreg = 0;\r\nreg |= ((p_h264->level & 0xFF) << 8);\r\nreg |= p_h264->profile & 0x3F;\r\nwritel(reg, mfc_regs->e_picture_profile);\r\nreg = readl(mfc_regs->e_rc_config);\r\nreg &= ~(0x1 << 8);\r\nreg |= ((p->rc_mb & 0x1) << 8);\r\nwritel(reg, mfc_regs->e_rc_config);\r\nreg &= ~(0x3F);\r\nreg |= p_h264->rc_frame_qp & 0x3F;\r\nwritel(reg, mfc_regs->e_rc_config);\r\nreg = 0;\r\nreg |= ((p_h264->rc_max_qp & 0x3F) << 8);\r\nreg |= p_h264->rc_min_qp & 0x3F;\r\nwritel(reg, mfc_regs->e_rc_qp_bound);\r\nwritel(0x0, mfc_regs->e_fixed_picture_qp);\r\nif (!p->rc_frame && !p->rc_mb) {\r\nreg = 0;\r\nreg |= ((p_h264->rc_b_frame_qp & 0x3F) << 16);\r\nreg |= ((p_h264->rc_p_frame_qp & 0x3F) << 8);\r\nreg |= p_h264->rc_frame_qp & 0x3F;\r\nwritel(reg, mfc_regs->e_fixed_picture_qp);\r\n}\r\nif (p->rc_frame && p->rc_framerate_num && p->rc_framerate_denom) {\r\nreg = 0;\r\nreg |= ((p->rc_framerate_num & 0xFFFF) << 16);\r\nreg |= p->rc_framerate_denom & 0xFFFF;\r\nwritel(reg, mfc_regs->e_rc_frame_rate);\r\n}\r\nif (p->frame_skip_mode ==\r\nV4L2_MPEG_MFC51_VIDEO_FRAME_SKIP_MODE_BUF_LIMIT) {\r\nwritel(p_h264->cpb_size & 0xFFFF,\r\nmfc_regs->e_vbv_buffer_size);\r\nif (p->rc_frame)\r\nwritel(p->vbv_delay, mfc_regs->e_vbv_init_delay);\r\n}\r\nreg = 0;\r\nreg |= ((p_h264->interlace & 0x1) << 3);\r\nwritel(reg, mfc_regs->e_h264_options);\r\nif (p_h264->interlace) {\r\nwritel(ctx->img_height >> 1,\r\nmfc_regs->e_frame_height);\r\nwritel(ctx->img_height >> 1,\r\nmfc_regs->e_cropped_frame_height);\r\n}\r\nreg = readl(mfc_regs->e_h264_options);\r\nreg &= ~(0x3 << 1);\r\nreg |= ((p_h264->loop_filter_mode & 0x3) << 1);\r\nwritel(reg, mfc_regs->e_h264_options);\r\nif (p_h264->loop_filter_alpha < 0) {\r\nreg = 0x10;\r\nreg |= (0xFF - p_h264->loop_filter_alpha) + 1;\r\n} else {\r\nreg = 0x00;\r\nreg |= (p_h264->loop_filter_alpha & 0xF);\r\n}\r\nwritel(reg, mfc_regs->e_h264_lf_alpha_offset);\r\nif (p_h264->loop_filter_beta < 0) {\r\nreg = 0x10;\r\nreg |= (0xFF - p_h264->loop_filter_beta) + 1;\r\n} else {\r\nreg = 0x00;\r\nreg |= (p_h264->loop_filter_beta & 0xF);\r\n}\r\nwritel(reg, mfc_regs->e_h264_lf_beta_offset);\r\nreg = readl(mfc_regs->e_h264_options);\r\nreg &= ~(0x1);\r\nreg |= p_h264->entropy_mode & 0x1;\r\nwritel(reg, mfc_regs->e_h264_options);\r\nreg = readl(mfc_regs->e_h264_options);\r\nreg &= ~(0x1 << 7);\r\nreg |= (((p_h264->num_ref_pic_4p - 1) & 0x1) << 7);\r\nwritel(reg, mfc_regs->e_h264_options);\r\nreg = readl(mfc_regs->e_h264_options);\r\nreg &= ~(0x3 << 12);\r\nreg |= ((p_h264->_8x8_transform & 0x3) << 12);\r\nwritel(reg, mfc_regs->e_h264_options);\r\nwritel(0x0, mfc_regs->e_mb_rc_config);\r\nif (p->rc_mb) {\r\nreg = 0;\r\nreg |= ((p_h264->rc_mb_dark & 0x1) << 3);\r\nreg |= ((p_h264->rc_mb_smooth & 0x1) << 2);\r\nreg |= ((p_h264->rc_mb_static & 0x1) << 1);\r\nreg |= p_h264->rc_mb_activity & 0x1;\r\nwritel(reg, mfc_regs->e_mb_rc_config);\r\n}\r\nreadl(mfc_regs->e_h264_options);\r\nreg &= ~(0x1 << 5);\r\nreg |= ((p_h264->vui_sar & 0x1) << 5);\r\nwritel(reg, mfc_regs->e_h264_options);\r\nwritel(0x0, mfc_regs->e_aspect_ratio);\r\nwritel(0x0, mfc_regs->e_extended_sar);\r\nif (p_h264->vui_sar) {\r\nreg = 0;\r\nreg |= p_h264->vui_sar_idc & 0xFF;\r\nwritel(reg, mfc_regs->e_aspect_ratio);\r\nif (p_h264->vui_sar_idc == 0xFF) {\r\nreg = 0;\r\nreg |= (p_h264->vui_ext_sar_width & 0xFFFF) << 16;\r\nreg |= p_h264->vui_ext_sar_height & 0xFFFF;\r\nwritel(reg, mfc_regs->e_extended_sar);\r\n}\r\n}\r\nreadl(mfc_regs->e_h264_options);\r\nreg &= ~(0x1 << 4);\r\nreg |= ((p_h264->open_gop & 0x1) << 4);\r\nwritel(reg, mfc_regs->e_h264_options);\r\nwritel(0x0, mfc_regs->e_h264_i_period);\r\nif (p_h264->open_gop) {\r\nreg = 0;\r\nreg |= p_h264->open_gop_size & 0xFFFF;\r\nwritel(reg, mfc_regs->e_h264_i_period);\r\n}\r\nreadl(mfc_regs->e_h264_options);\r\nreg &= ~(0x3 << 9);\r\nwritel(reg, mfc_regs->e_h264_options);\r\nreadl(mfc_regs->e_h264_options);\r\nreg &= ~(0x1 << 14);\r\nwritel(reg, mfc_regs->e_h264_options);\r\nreadl(mfc_regs->e_h264_options);\r\nreg &= ~(0x1 << 6);\r\nreg |= ((p_h264->aso & 0x1) << 6);\r\nwritel(reg, mfc_regs->e_h264_options);\r\nreadl(mfc_regs->e_h264_options);\r\nreg &= ~(0x1 << 8);\r\nreg |= ((p_h264->open_gop & 0x1) << 8);\r\nwritel(reg, mfc_regs->e_h264_options);\r\nreg = 0;\r\nif (p_h264->hier_qp && p_h264->hier_qp_layer) {\r\nreg |= (p_h264->hier_qp_type & 0x1) << 0x3;\r\nreg |= p_h264->hier_qp_layer & 0x7;\r\nwritel(reg, mfc_regs->e_h264_num_t_layer);\r\nfor (i = 0; i < p_h264->hier_qp_layer &&\r\ni < ARRAY_SIZE(p_h264->hier_qp_layer_qp); i++) {\r\nwritel(p_h264->hier_qp_layer_qp[i],\r\nmfc_regs->e_h264_hierarchical_qp_layer0\r\n+ i * 4);\r\n}\r\n}\r\nwritel(reg, mfc_regs->e_h264_num_t_layer);\r\nreadl(mfc_regs->e_h264_options);\r\nreg &= ~(0x1 << 25);\r\nreg |= ((p_h264->sei_frame_packing & 0x1) << 25);\r\nwritel(reg, mfc_regs->e_h264_options);\r\nif (p_h264->sei_frame_packing) {\r\nreg = 0;\r\nreg |= ((p_h264->sei_fp_curr_frame_0 & 0x1) << 2);\r\nreg |= p_h264->sei_fp_arrangement_type & 0x3;\r\nwritel(reg, mfc_regs->e_h264_frame_packing_sei_info);\r\n}\r\nif (p_h264->fmo) {\r\nswitch (p_h264->fmo_map_type) {\r\ncase V4L2_MPEG_VIDEO_H264_FMO_MAP_TYPE_INTERLEAVED_SLICES:\r\nif (p_h264->fmo_slice_grp > 4)\r\np_h264->fmo_slice_grp = 4;\r\nfor (i = 0; i < (p_h264->fmo_slice_grp & 0xF); i++)\r\nwritel(p_h264->fmo_run_len[i] - 1,\r\nmfc_regs->e_h264_fmo_run_length_minus1_0\r\n+ i * 4);\r\nbreak;\r\ncase V4L2_MPEG_VIDEO_H264_FMO_MAP_TYPE_SCATTERED_SLICES:\r\nif (p_h264->fmo_slice_grp > 4)\r\np_h264->fmo_slice_grp = 4;\r\nbreak;\r\ncase V4L2_MPEG_VIDEO_H264_FMO_MAP_TYPE_RASTER_SCAN:\r\ncase V4L2_MPEG_VIDEO_H264_FMO_MAP_TYPE_WIPE_SCAN:\r\nif (p_h264->fmo_slice_grp > 2)\r\np_h264->fmo_slice_grp = 2;\r\nwritel(p_h264->fmo_chg_dir & 0x1,\r\nmfc_regs->e_h264_fmo_slice_grp_change_dir);\r\nwritel(p_h264->fmo_chg_rate,\r\nmfc_regs->e_h264_fmo_slice_grp_change_rate_minus1);\r\nbreak;\r\ndefault:\r\nmfc_err("Unsupported map type for FMO: %d\n",\r\np_h264->fmo_map_type);\r\np_h264->fmo_map_type = 0;\r\np_h264->fmo_slice_grp = 1;\r\nbreak;\r\n}\r\nwritel(p_h264->fmo_map_type,\r\nmfc_regs->e_h264_fmo_slice_grp_map_type);\r\nwritel(p_h264->fmo_slice_grp - 1,\r\nmfc_regs->e_h264_fmo_num_slice_grp_minus1);\r\n} else {\r\nwritel(0, mfc_regs->e_h264_fmo_num_slice_grp_minus1);\r\n}\r\nmfc_debug_leave();\r\nreturn 0;\r\n}\r\nstatic int s5p_mfc_set_enc_params_mpeg4(struct s5p_mfc_ctx *ctx)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nconst struct s5p_mfc_regs *mfc_regs = dev->mfc_regs;\r\nstruct s5p_mfc_enc_params *p = &ctx->enc_params;\r\nstruct s5p_mfc_mpeg4_enc_params *p_mpeg4 = &p->codec.mpeg4;\r\nunsigned int reg = 0;\r\nmfc_debug_enter();\r\ns5p_mfc_set_enc_params(ctx);\r\nreg = readl(mfc_regs->e_gop_config);\r\nreg &= ~(0x3 << 16);\r\nreg |= ((p->num_b_frame & 0x3) << 16);\r\nwritel(reg, mfc_regs->e_gop_config);\r\nreg = 0;\r\nreg |= ((p_mpeg4->level & 0xFF) << 8);\r\nreg |= p_mpeg4->profile & 0x3F;\r\nwritel(reg, mfc_regs->e_picture_profile);\r\nreg = readl(mfc_regs->e_rc_config);\r\nreg &= ~(0x1 << 8);\r\nreg |= ((p->rc_mb & 0x1) << 8);\r\nwritel(reg, mfc_regs->e_rc_config);\r\nreg &= ~(0x3F);\r\nreg |= p_mpeg4->rc_frame_qp & 0x3F;\r\nwritel(reg, mfc_regs->e_rc_config);\r\nreg = 0;\r\nreg |= ((p_mpeg4->rc_max_qp & 0x3F) << 8);\r\nreg |= p_mpeg4->rc_min_qp & 0x3F;\r\nwritel(reg, mfc_regs->e_rc_qp_bound);\r\nwritel(0x0, mfc_regs->e_fixed_picture_qp);\r\nif (!p->rc_frame && !p->rc_mb) {\r\nreg = 0;\r\nreg |= ((p_mpeg4->rc_b_frame_qp & 0x3F) << 16);\r\nreg |= ((p_mpeg4->rc_p_frame_qp & 0x3F) << 8);\r\nreg |= p_mpeg4->rc_frame_qp & 0x3F;\r\nwritel(reg, mfc_regs->e_fixed_picture_qp);\r\n}\r\nif (p->rc_frame && p->rc_framerate_num && p->rc_framerate_denom) {\r\nreg = 0;\r\nreg |= ((p->rc_framerate_num & 0xFFFF) << 16);\r\nreg |= p->rc_framerate_denom & 0xFFFF;\r\nwritel(reg, mfc_regs->e_rc_frame_rate);\r\n}\r\nif (p->frame_skip_mode ==\r\nV4L2_MPEG_MFC51_VIDEO_FRAME_SKIP_MODE_BUF_LIMIT) {\r\nwritel(p->vbv_size & 0xFFFF, mfc_regs->e_vbv_buffer_size);\r\nif (p->rc_frame)\r\nwritel(p->vbv_delay, mfc_regs->e_vbv_init_delay);\r\n}\r\nwritel(0x0, mfc_regs->e_mpeg4_options);\r\nwritel(0x0, mfc_regs->e_mpeg4_hec_period);\r\nmfc_debug_leave();\r\nreturn 0;\r\n}\r\nstatic int s5p_mfc_set_enc_params_h263(struct s5p_mfc_ctx *ctx)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nconst struct s5p_mfc_regs *mfc_regs = dev->mfc_regs;\r\nstruct s5p_mfc_enc_params *p = &ctx->enc_params;\r\nstruct s5p_mfc_mpeg4_enc_params *p_h263 = &p->codec.mpeg4;\r\nunsigned int reg = 0;\r\nmfc_debug_enter();\r\ns5p_mfc_set_enc_params(ctx);\r\nreg = 0;\r\nreg |= (0x1 << 4);\r\nwritel(reg, mfc_regs->e_picture_profile);\r\nreg = readl(mfc_regs->e_rc_config);\r\nreg &= ~(0x1 << 8);\r\nreg |= ((p->rc_mb & 0x1) << 8);\r\nwritel(reg, mfc_regs->e_rc_config);\r\nreg &= ~(0x3F);\r\nreg |= p_h263->rc_frame_qp & 0x3F;\r\nwritel(reg, mfc_regs->e_rc_config);\r\nreg = 0;\r\nreg |= ((p_h263->rc_max_qp & 0x3F) << 8);\r\nreg |= p_h263->rc_min_qp & 0x3F;\r\nwritel(reg, mfc_regs->e_rc_qp_bound);\r\nwritel(0x0, mfc_regs->e_fixed_picture_qp);\r\nif (!p->rc_frame && !p->rc_mb) {\r\nreg = 0;\r\nreg |= ((p_h263->rc_b_frame_qp & 0x3F) << 16);\r\nreg |= ((p_h263->rc_p_frame_qp & 0x3F) << 8);\r\nreg |= p_h263->rc_frame_qp & 0x3F;\r\nwritel(reg, mfc_regs->e_fixed_picture_qp);\r\n}\r\nif (p->rc_frame && p->rc_framerate_num && p->rc_framerate_denom) {\r\nreg = 0;\r\nreg |= ((p->rc_framerate_num & 0xFFFF) << 16);\r\nreg |= p->rc_framerate_denom & 0xFFFF;\r\nwritel(reg, mfc_regs->e_rc_frame_rate);\r\n}\r\nif (p->frame_skip_mode ==\r\nV4L2_MPEG_MFC51_VIDEO_FRAME_SKIP_MODE_BUF_LIMIT) {\r\nwritel(p->vbv_size & 0xFFFF, mfc_regs->e_vbv_buffer_size);\r\nif (p->rc_frame)\r\nwritel(p->vbv_delay, mfc_regs->e_vbv_init_delay);\r\n}\r\nmfc_debug_leave();\r\nreturn 0;\r\n}\r\nstatic int s5p_mfc_set_enc_params_vp8(struct s5p_mfc_ctx *ctx)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nconst struct s5p_mfc_regs *mfc_regs = dev->mfc_regs;\r\nstruct s5p_mfc_enc_params *p = &ctx->enc_params;\r\nstruct s5p_mfc_vp8_enc_params *p_vp8 = &p->codec.vp8;\r\nunsigned int reg = 0;\r\nunsigned int val = 0;\r\nmfc_debug_enter();\r\ns5p_mfc_set_enc_params(ctx);\r\nreg = readl(mfc_regs->e_gop_config);\r\nreg &= ~(0x3 << 16);\r\nreg |= ((p->num_b_frame & 0x3) << 16);\r\nwritel(reg, mfc_regs->e_gop_config);\r\nreg = p_vp8->profile & 0x3;\r\nwritel(reg, mfc_regs->e_picture_profile);\r\nreg = readl(mfc_regs->e_rc_config);\r\nreg &= ~(0x1 << 8);\r\nreg |= ((p->rc_mb & 0x1) << 8);\r\nwritel(reg, mfc_regs->e_rc_config);\r\nif (p->rc_frame && p->rc_framerate_num && p->rc_framerate_denom) {\r\nreg = 0;\r\nreg |= ((p->rc_framerate_num & 0xFFFF) << 16);\r\nreg |= p->rc_framerate_denom & 0xFFFF;\r\nwritel(reg, mfc_regs->e_rc_frame_rate);\r\n}\r\nreg &= ~(0x7F);\r\nreg |= p_vp8->rc_frame_qp & 0x7F;\r\nwritel(reg, mfc_regs->e_rc_config);\r\nwritel(0x0, mfc_regs->e_fixed_picture_qp);\r\nif (!p->rc_frame && !p->rc_mb) {\r\nreg = 0;\r\nreg |= ((p_vp8->rc_p_frame_qp & 0x7F) << 8);\r\nreg |= p_vp8->rc_frame_qp & 0x7F;\r\nwritel(reg, mfc_regs->e_fixed_picture_qp);\r\n}\r\nreg = ((p_vp8->rc_max_qp & 0x7F) << 8);\r\nreg |= p_vp8->rc_min_qp & 0x7F;\r\nwritel(reg, mfc_regs->e_rc_qp_bound);\r\nif (p->frame_skip_mode ==\r\nV4L2_MPEG_MFC51_VIDEO_FRAME_SKIP_MODE_BUF_LIMIT) {\r\nwritel(p->vbv_size & 0xFFFF, mfc_regs->e_vbv_buffer_size);\r\nif (p->rc_frame)\r\nwritel(p->vbv_delay, mfc_regs->e_vbv_init_delay);\r\n}\r\nreg = 0;\r\nreg |= (p_vp8->imd_4x4 & 0x1) << 10;\r\nswitch (p_vp8->num_partitions) {\r\ncase V4L2_CID_MPEG_VIDEO_VPX_1_PARTITION:\r\nval = 0;\r\nbreak;\r\ncase V4L2_CID_MPEG_VIDEO_VPX_2_PARTITIONS:\r\nval = 2;\r\nbreak;\r\ncase V4L2_CID_MPEG_VIDEO_VPX_4_PARTITIONS:\r\nval = 4;\r\nbreak;\r\ncase V4L2_CID_MPEG_VIDEO_VPX_8_PARTITIONS:\r\nval = 8;\r\nbreak;\r\n}\r\nreg |= (val & 0xF) << 3;\r\nreg |= (p_vp8->num_ref & 0x2);\r\nwritel(reg, mfc_regs->e_vp8_options);\r\nmfc_debug_leave();\r\nreturn 0;\r\n}\r\nstatic int s5p_mfc_init_decode_v6(struct s5p_mfc_ctx *ctx)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nconst struct s5p_mfc_regs *mfc_regs = dev->mfc_regs;\r\nunsigned int reg = 0;\r\nint fmo_aso_ctrl = 0;\r\nmfc_debug_enter();\r\nmfc_debug(2, "InstNo: %d/%d\n", ctx->inst_no,\r\nS5P_FIMV_CH_SEQ_HEADER_V6);\r\nmfc_debug(2, "BUFs: %08x %08x %08x\n",\r\nreadl(mfc_regs->d_cpb_buffer_addr),\r\nreadl(mfc_regs->d_cpb_buffer_addr),\r\nreadl(mfc_regs->d_cpb_buffer_addr));\r\nreg |= (fmo_aso_ctrl << S5P_FIMV_D_OPT_FMO_ASO_CTRL_MASK_V6);\r\nif (ctx->display_delay_enable) {\r\nreg |= (0x1 << S5P_FIMV_D_OPT_DDELAY_EN_SHIFT_V6);\r\nwritel(ctx->display_delay, mfc_regs->d_display_delay);\r\n}\r\nif (IS_MFCV7_PLUS(dev) || IS_MFCV6_V2(dev)) {\r\nwritel(reg, mfc_regs->d_dec_options);\r\nreg = 0;\r\n}\r\nif (ctx->codec_mode == S5P_MFC_CODEC_MPEG4_DEC) {\r\nmfc_debug(2, "Set loop filter to: %d\n",\r\nctx->loop_filter_mpeg4);\r\nreg |= (ctx->loop_filter_mpeg4 <<\r\nS5P_FIMV_D_OPT_LF_CTRL_SHIFT_V6);\r\n}\r\nif (ctx->dst_fmt->fourcc == V4L2_PIX_FMT_NV12MT_16X16)\r\nreg |= (0x1 << S5P_FIMV_D_OPT_TILE_MODE_SHIFT_V6);\r\nif (IS_MFCV7_PLUS(dev) || IS_MFCV6_V2(dev))\r\nwritel(reg, mfc_regs->d_init_buffer_options);\r\nelse\r\nwritel(reg, mfc_regs->d_dec_options);\r\nif (ctx->dst_fmt->fourcc == V4L2_PIX_FMT_NV21M)\r\nwritel(0x1, mfc_regs->pixel_format);\r\nelse\r\nwritel(0x0, mfc_regs->pixel_format);\r\nwritel(ctx->sei_fp_parse & 0x1, mfc_regs->d_sei_enable);\r\nwritel(ctx->inst_no, mfc_regs->instance_id);\r\ns5p_mfc_hw_call_void(dev->mfc_cmds, cmd_host2risc, dev,\r\nS5P_FIMV_CH_SEQ_HEADER_V6, NULL);\r\nmfc_debug_leave();\r\nreturn 0;\r\n}\r\nstatic inline void s5p_mfc_set_flush(struct s5p_mfc_ctx *ctx, int flush)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nconst struct s5p_mfc_regs *mfc_regs = dev->mfc_regs;\r\nif (flush) {\r\ndev->curr_ctx = ctx->num;\r\nwritel(ctx->inst_no, mfc_regs->instance_id);\r\ns5p_mfc_hw_call_void(dev->mfc_cmds, cmd_host2risc, dev,\r\nS5P_FIMV_H2R_CMD_FLUSH_V6, NULL);\r\n}\r\n}\r\nstatic int s5p_mfc_decode_one_frame_v6(struct s5p_mfc_ctx *ctx,\r\nenum s5p_mfc_decode_arg last_frame)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nconst struct s5p_mfc_regs *mfc_regs = dev->mfc_regs;\r\nwritel(ctx->dec_dst_flag, mfc_regs->d_available_dpb_flag_lower);\r\nwritel(ctx->slice_interface & 0x1, mfc_regs->d_slice_if_enable);\r\nwritel(ctx->inst_no, mfc_regs->instance_id);\r\nswitch (last_frame) {\r\ncase 0:\r\ns5p_mfc_hw_call_void(dev->mfc_cmds, cmd_host2risc, dev,\r\nS5P_FIMV_CH_FRAME_START_V6, NULL);\r\nbreak;\r\ncase 1:\r\ns5p_mfc_hw_call_void(dev->mfc_cmds, cmd_host2risc, dev,\r\nS5P_FIMV_CH_LAST_FRAME_V6, NULL);\r\nbreak;\r\ndefault:\r\nmfc_err("Unsupported last frame arg.\n");\r\nreturn -EINVAL;\r\n}\r\nmfc_debug(2, "Decoding a usual frame.\n");\r\nreturn 0;\r\n}\r\nstatic int s5p_mfc_init_encode_v6(struct s5p_mfc_ctx *ctx)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nconst struct s5p_mfc_regs *mfc_regs = dev->mfc_regs;\r\nif (ctx->codec_mode == S5P_MFC_CODEC_H264_ENC)\r\ns5p_mfc_set_enc_params_h264(ctx);\r\nelse if (ctx->codec_mode == S5P_MFC_CODEC_MPEG4_ENC)\r\ns5p_mfc_set_enc_params_mpeg4(ctx);\r\nelse if (ctx->codec_mode == S5P_MFC_CODEC_H263_ENC)\r\ns5p_mfc_set_enc_params_h263(ctx);\r\nelse if (ctx->codec_mode == S5P_MFC_CODEC_VP8_ENC)\r\ns5p_mfc_set_enc_params_vp8(ctx);\r\nelse {\r\nmfc_err("Unknown codec for encoding (%x).\n",\r\nctx->codec_mode);\r\nreturn -EINVAL;\r\n}\r\nif (IS_MFCV7_PLUS(dev)) {\r\nwritel(ctx->img_width, mfc_regs->e_source_first_plane_stride);\r\nwritel(ctx->img_width, mfc_regs->e_source_second_plane_stride);\r\n}\r\nwritel(ctx->inst_no, mfc_regs->instance_id);\r\ns5p_mfc_hw_call_void(dev->mfc_cmds, cmd_host2risc, dev,\r\nS5P_FIMV_CH_SEQ_HEADER_V6, NULL);\r\nreturn 0;\r\n}\r\nstatic int s5p_mfc_h264_set_aso_slice_order_v6(struct s5p_mfc_ctx *ctx)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nconst struct s5p_mfc_regs *mfc_regs = dev->mfc_regs;\r\nstruct s5p_mfc_enc_params *p = &ctx->enc_params;\r\nstruct s5p_mfc_h264_enc_params *p_h264 = &p->codec.h264;\r\nint i;\r\nif (p_h264->aso) {\r\nfor (i = 0; i < ARRAY_SIZE(p_h264->aso_slice_order); i++) {\r\nwritel(p_h264->aso_slice_order[i],\r\nmfc_regs->e_h264_aso_slice_order_0 + i * 4);\r\n}\r\n}\r\nreturn 0;\r\n}\r\nstatic int s5p_mfc_encode_one_frame_v6(struct s5p_mfc_ctx *ctx)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nconst struct s5p_mfc_regs *mfc_regs = dev->mfc_regs;\r\nmfc_debug(2, "++\n");\r\nif (ctx->codec_mode == S5P_MFC_CODEC_H264_ENC)\r\ns5p_mfc_h264_set_aso_slice_order_v6(ctx);\r\ns5p_mfc_set_slice_mode(ctx);\r\nwritel(ctx->inst_no, mfc_regs->instance_id);\r\ns5p_mfc_hw_call_void(dev->mfc_cmds, cmd_host2risc, dev,\r\nS5P_FIMV_CH_FRAME_START_V6, NULL);\r\nmfc_debug(2, "--\n");\r\nreturn 0;\r\n}\r\nstatic inline int s5p_mfc_get_new_ctx(struct s5p_mfc_dev *dev)\r\n{\r\nunsigned long flags;\r\nint new_ctx;\r\nint cnt;\r\nspin_lock_irqsave(&dev->condlock, flags);\r\nmfc_debug(2, "Previous context: %d (bits %08lx)\n", dev->curr_ctx,\r\ndev->ctx_work_bits);\r\nnew_ctx = (dev->curr_ctx + 1) % MFC_NUM_CONTEXTS;\r\ncnt = 0;\r\nwhile (!test_bit(new_ctx, &dev->ctx_work_bits)) {\r\nnew_ctx = (new_ctx + 1) % MFC_NUM_CONTEXTS;\r\ncnt++;\r\nif (cnt > MFC_NUM_CONTEXTS) {\r\nspin_unlock_irqrestore(&dev->condlock, flags);\r\nreturn -EAGAIN;\r\n}\r\n}\r\nspin_unlock_irqrestore(&dev->condlock, flags);\r\nreturn new_ctx;\r\n}\r\nstatic inline void s5p_mfc_run_dec_last_frames(struct s5p_mfc_ctx *ctx)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\ns5p_mfc_set_dec_stream_buffer_v6(ctx, 0, 0, 0);\r\ndev->curr_ctx = ctx->num;\r\ns5p_mfc_decode_one_frame_v6(ctx, MFC_DEC_LAST_FRAME);\r\n}\r\nstatic inline int s5p_mfc_run_dec_frame(struct s5p_mfc_ctx *ctx)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nstruct s5p_mfc_buf *temp_vb;\r\nunsigned long flags;\r\nint last_frame = 0;\r\nif (ctx->state == MFCINST_FINISHING) {\r\nlast_frame = MFC_DEC_LAST_FRAME;\r\ns5p_mfc_set_dec_stream_buffer_v6(ctx, 0, 0, 0);\r\ndev->curr_ctx = ctx->num;\r\ns5p_mfc_clean_ctx_int_flags(ctx);\r\ns5p_mfc_decode_one_frame_v6(ctx, last_frame);\r\nreturn 0;\r\n}\r\nspin_lock_irqsave(&dev->irqlock, flags);\r\nif (list_empty(&ctx->src_queue)) {\r\nmfc_debug(2, "No src buffers.\n");\r\nspin_unlock_irqrestore(&dev->irqlock, flags);\r\nreturn -EAGAIN;\r\n}\r\ntemp_vb = list_entry(ctx->src_queue.next, struct s5p_mfc_buf, list);\r\ntemp_vb->flags |= MFC_BUF_FLAG_USED;\r\ns5p_mfc_set_dec_stream_buffer_v6(ctx,\r\nvb2_dma_contig_plane_dma_addr(temp_vb->b, 0),\r\nctx->consumed_stream,\r\ntemp_vb->b->v4l2_planes[0].bytesused);\r\nspin_unlock_irqrestore(&dev->irqlock, flags);\r\ndev->curr_ctx = ctx->num;\r\nif (temp_vb->b->v4l2_planes[0].bytesused == 0) {\r\nlast_frame = 1;\r\nmfc_debug(2, "Setting ctx->state to FINISHING\n");\r\nctx->state = MFCINST_FINISHING;\r\n}\r\ns5p_mfc_decode_one_frame_v6(ctx, last_frame);\r\nreturn 0;\r\n}\r\nstatic inline int s5p_mfc_run_enc_frame(struct s5p_mfc_ctx *ctx)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nunsigned long flags;\r\nstruct s5p_mfc_buf *dst_mb;\r\nstruct s5p_mfc_buf *src_mb;\r\nunsigned long src_y_addr, src_c_addr, dst_addr;\r\nunsigned int dst_size;\r\nspin_lock_irqsave(&dev->irqlock, flags);\r\nif (list_empty(&ctx->src_queue)) {\r\nmfc_debug(2, "no src buffers.\n");\r\nspin_unlock_irqrestore(&dev->irqlock, flags);\r\nreturn -EAGAIN;\r\n}\r\nif (list_empty(&ctx->dst_queue)) {\r\nmfc_debug(2, "no dst buffers.\n");\r\nspin_unlock_irqrestore(&dev->irqlock, flags);\r\nreturn -EAGAIN;\r\n}\r\nsrc_mb = list_entry(ctx->src_queue.next, struct s5p_mfc_buf, list);\r\nsrc_mb->flags |= MFC_BUF_FLAG_USED;\r\nsrc_y_addr = vb2_dma_contig_plane_dma_addr(src_mb->b, 0);\r\nsrc_c_addr = vb2_dma_contig_plane_dma_addr(src_mb->b, 1);\r\nmfc_debug(2, "enc src y addr: 0x%08lx\n", src_y_addr);\r\nmfc_debug(2, "enc src c addr: 0x%08lx\n", src_c_addr);\r\ns5p_mfc_set_enc_frame_buffer_v6(ctx, src_y_addr, src_c_addr);\r\ndst_mb = list_entry(ctx->dst_queue.next, struct s5p_mfc_buf, list);\r\ndst_mb->flags |= MFC_BUF_FLAG_USED;\r\ndst_addr = vb2_dma_contig_plane_dma_addr(dst_mb->b, 0);\r\ndst_size = vb2_plane_size(dst_mb->b, 0);\r\ns5p_mfc_set_enc_stream_buffer_v6(ctx, dst_addr, dst_size);\r\nspin_unlock_irqrestore(&dev->irqlock, flags);\r\ndev->curr_ctx = ctx->num;\r\ns5p_mfc_encode_one_frame_v6(ctx);\r\nreturn 0;\r\n}\r\nstatic inline void s5p_mfc_run_init_dec(struct s5p_mfc_ctx *ctx)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nunsigned long flags;\r\nstruct s5p_mfc_buf *temp_vb;\r\nspin_lock_irqsave(&dev->irqlock, flags);\r\nmfc_debug(2, "Preparing to init decoding.\n");\r\ntemp_vb = list_entry(ctx->src_queue.next, struct s5p_mfc_buf, list);\r\nmfc_debug(2, "Header size: %d\n", temp_vb->b->v4l2_planes[0].bytesused);\r\ns5p_mfc_set_dec_stream_buffer_v6(ctx,\r\nvb2_dma_contig_plane_dma_addr(temp_vb->b, 0), 0,\r\ntemp_vb->b->v4l2_planes[0].bytesused);\r\nspin_unlock_irqrestore(&dev->irqlock, flags);\r\ndev->curr_ctx = ctx->num;\r\ns5p_mfc_init_decode_v6(ctx);\r\n}\r\nstatic inline void s5p_mfc_run_init_enc(struct s5p_mfc_ctx *ctx)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nunsigned long flags;\r\nstruct s5p_mfc_buf *dst_mb;\r\nunsigned long dst_addr;\r\nunsigned int dst_size;\r\nspin_lock_irqsave(&dev->irqlock, flags);\r\ndst_mb = list_entry(ctx->dst_queue.next, struct s5p_mfc_buf, list);\r\ndst_addr = vb2_dma_contig_plane_dma_addr(dst_mb->b, 0);\r\ndst_size = vb2_plane_size(dst_mb->b, 0);\r\ns5p_mfc_set_enc_stream_buffer_v6(ctx, dst_addr, dst_size);\r\nspin_unlock_irqrestore(&dev->irqlock, flags);\r\ndev->curr_ctx = ctx->num;\r\ns5p_mfc_init_encode_v6(ctx);\r\n}\r\nstatic inline int s5p_mfc_run_init_dec_buffers(struct s5p_mfc_ctx *ctx)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nint ret;\r\nif (ctx->capture_state != QUEUE_BUFS_MMAPED) {\r\nmfc_err("It seems that not all destionation buffers were\n"\r\n"mmaped.MFC requires that all destination are mmaped\n"\r\n"before starting processing.\n");\r\nreturn -EAGAIN;\r\n}\r\ndev->curr_ctx = ctx->num;\r\nret = s5p_mfc_set_dec_frame_buffer_v6(ctx);\r\nif (ret) {\r\nmfc_err("Failed to alloc frame mem.\n");\r\nctx->state = MFCINST_ERROR;\r\n}\r\nreturn ret;\r\n}\r\nstatic inline int s5p_mfc_run_init_enc_buffers(struct s5p_mfc_ctx *ctx)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nint ret;\r\ndev->curr_ctx = ctx->num;\r\nret = s5p_mfc_set_enc_ref_buffer_v6(ctx);\r\nif (ret) {\r\nmfc_err("Failed to alloc frame mem.\n");\r\nctx->state = MFCINST_ERROR;\r\n}\r\nreturn ret;\r\n}\r\nstatic void s5p_mfc_try_run_v6(struct s5p_mfc_dev *dev)\r\n{\r\nstruct s5p_mfc_ctx *ctx;\r\nint new_ctx;\r\nunsigned int ret = 0;\r\nmfc_debug(1, "Try run dev: %p\n", dev);\r\nif (test_and_set_bit(0, &dev->hw_lock) != 0) {\r\nmfc_debug(1, "Couldn't lock HW.\n");\r\nreturn;\r\n}\r\nnew_ctx = s5p_mfc_get_new_ctx(dev);\r\nif (new_ctx < 0) {\r\nif (test_and_clear_bit(0, &dev->hw_lock) == 0) {\r\nmfc_err("Failed to unlock hardware.\n");\r\nreturn;\r\n}\r\nmfc_debug(1, "No ctx is scheduled to be run.\n");\r\nreturn;\r\n}\r\nmfc_debug(1, "New context: %d\n", new_ctx);\r\nctx = dev->ctx[new_ctx];\r\nmfc_debug(1, "Seting new context to %p\n", ctx);\r\nmfc_debug(1, "ctx->dst_queue_cnt=%d ctx->dpb_count=%d ctx->src_queue_cnt=%d\n",\r\nctx->dst_queue_cnt, ctx->pb_count, ctx->src_queue_cnt);\r\nmfc_debug(1, "ctx->state=%d\n", ctx->state);\r\ns5p_mfc_clock_on();\r\ns5p_mfc_clean_ctx_int_flags(ctx);\r\nif (ctx->type == MFCINST_DECODER) {\r\nswitch (ctx->state) {\r\ncase MFCINST_FINISHING:\r\ns5p_mfc_run_dec_last_frames(ctx);\r\nbreak;\r\ncase MFCINST_RUNNING:\r\nret = s5p_mfc_run_dec_frame(ctx);\r\nbreak;\r\ncase MFCINST_INIT:\r\nret = s5p_mfc_hw_call(dev->mfc_cmds, open_inst_cmd,\r\nctx);\r\nbreak;\r\ncase MFCINST_RETURN_INST:\r\nret = s5p_mfc_hw_call(dev->mfc_cmds, close_inst_cmd,\r\nctx);\r\nbreak;\r\ncase MFCINST_GOT_INST:\r\ns5p_mfc_run_init_dec(ctx);\r\nbreak;\r\ncase MFCINST_HEAD_PARSED:\r\nret = s5p_mfc_run_init_dec_buffers(ctx);\r\nbreak;\r\ncase MFCINST_FLUSH:\r\ns5p_mfc_set_flush(ctx, ctx->dpb_flush_flag);\r\nbreak;\r\ncase MFCINST_RES_CHANGE_INIT:\r\ns5p_mfc_run_dec_last_frames(ctx);\r\nbreak;\r\ncase MFCINST_RES_CHANGE_FLUSH:\r\ns5p_mfc_run_dec_last_frames(ctx);\r\nbreak;\r\ncase MFCINST_RES_CHANGE_END:\r\nmfc_debug(2, "Finished remaining frames after resolution change.\n");\r\nctx->capture_state = QUEUE_FREE;\r\nmfc_debug(2, "Will re-init the codec`.\n");\r\ns5p_mfc_run_init_dec(ctx);\r\nbreak;\r\ndefault:\r\nret = -EAGAIN;\r\n}\r\n} else if (ctx->type == MFCINST_ENCODER) {\r\nswitch (ctx->state) {\r\ncase MFCINST_FINISHING:\r\ncase MFCINST_RUNNING:\r\nret = s5p_mfc_run_enc_frame(ctx);\r\nbreak;\r\ncase MFCINST_INIT:\r\nret = s5p_mfc_hw_call(dev->mfc_cmds, open_inst_cmd,\r\nctx);\r\nbreak;\r\ncase MFCINST_RETURN_INST:\r\nret = s5p_mfc_hw_call(dev->mfc_cmds, close_inst_cmd,\r\nctx);\r\nbreak;\r\ncase MFCINST_GOT_INST:\r\ns5p_mfc_run_init_enc(ctx);\r\nbreak;\r\ncase MFCINST_HEAD_PRODUCED:\r\nret = s5p_mfc_run_init_enc_buffers(ctx);\r\nbreak;\r\ndefault:\r\nret = -EAGAIN;\r\n}\r\n} else {\r\nmfc_err("invalid context type: %d\n", ctx->type);\r\nret = -EAGAIN;\r\n}\r\nif (ret) {\r\nif (test_and_clear_bit(0, &dev->hw_lock) == 0)\r\nmfc_err("Failed to unlock hardware.\n");\r\ns5p_mfc_clock_off();\r\n}\r\n}\r\nstatic void s5p_mfc_cleanup_queue_v6(struct list_head *lh, struct vb2_queue *vq)\r\n{\r\nstruct s5p_mfc_buf *b;\r\nint i;\r\nwhile (!list_empty(lh)) {\r\nb = list_entry(lh->next, struct s5p_mfc_buf, list);\r\nfor (i = 0; i < b->b->num_planes; i++)\r\nvb2_set_plane_payload(b->b, i, 0);\r\nvb2_buffer_done(b->b, VB2_BUF_STATE_ERROR);\r\nlist_del(&b->list);\r\n}\r\n}\r\nstatic void s5p_mfc_clear_int_flags_v6(struct s5p_mfc_dev *dev)\r\n{\r\nconst struct s5p_mfc_regs *mfc_regs = dev->mfc_regs;\r\nwritel(0, mfc_regs->risc2host_command);\r\nwritel(0, mfc_regs->risc2host_int);\r\n}\r\nstatic void s5p_mfc_write_info_v6(struct s5p_mfc_ctx *ctx, unsigned int data,\r\nunsigned int ofs)\r\n{\r\ns5p_mfc_clock_on();\r\nwritel(data, (void *)((unsigned long)ofs));\r\ns5p_mfc_clock_off();\r\n}\r\nstatic unsigned int\r\ns5p_mfc_read_info_v6(struct s5p_mfc_ctx *ctx, unsigned long ofs)\r\n{\r\nint ret;\r\ns5p_mfc_clock_on();\r\nret = readl((void *)ofs);\r\ns5p_mfc_clock_off();\r\nreturn ret;\r\n}\r\nstatic int s5p_mfc_get_dspl_y_adr_v6(struct s5p_mfc_dev *dev)\r\n{\r\nreturn readl(dev->mfc_regs->d_display_first_plane_addr);\r\n}\r\nstatic int s5p_mfc_get_dec_y_adr_v6(struct s5p_mfc_dev *dev)\r\n{\r\nreturn readl(dev->mfc_regs->d_decoded_first_plane_addr);\r\n}\r\nstatic int s5p_mfc_get_dspl_status_v6(struct s5p_mfc_dev *dev)\r\n{\r\nreturn readl(dev->mfc_regs->d_display_status);\r\n}\r\nstatic int s5p_mfc_get_dec_status_v6(struct s5p_mfc_dev *dev)\r\n{\r\nreturn readl(dev->mfc_regs->d_decoded_status);\r\n}\r\nstatic int s5p_mfc_get_dec_frame_type_v6(struct s5p_mfc_dev *dev)\r\n{\r\nreturn readl(dev->mfc_regs->d_decoded_frame_type) &\r\nS5P_FIMV_DECODE_FRAME_MASK_V6;\r\n}\r\nstatic int s5p_mfc_get_disp_frame_type_v6(struct s5p_mfc_ctx *ctx)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nreturn readl(dev->mfc_regs->d_display_frame_type) &\r\nS5P_FIMV_DECODE_FRAME_MASK_V6;\r\n}\r\nstatic int s5p_mfc_get_consumed_stream_v6(struct s5p_mfc_dev *dev)\r\n{\r\nreturn readl(dev->mfc_regs->d_decoded_nal_size);\r\n}\r\nstatic int s5p_mfc_get_int_reason_v6(struct s5p_mfc_dev *dev)\r\n{\r\nreturn readl(dev->mfc_regs->risc2host_command) &\r\nS5P_FIMV_RISC2HOST_CMD_MASK;\r\n}\r\nstatic int s5p_mfc_get_int_err_v6(struct s5p_mfc_dev *dev)\r\n{\r\nreturn readl(dev->mfc_regs->error_code);\r\n}\r\nstatic int s5p_mfc_err_dec_v6(unsigned int err)\r\n{\r\nreturn (err & S5P_FIMV_ERR_DEC_MASK_V6) >> S5P_FIMV_ERR_DEC_SHIFT_V6;\r\n}\r\nstatic int s5p_mfc_err_dspl_v6(unsigned int err)\r\n{\r\nreturn (err & S5P_FIMV_ERR_DSPL_MASK_V6) >> S5P_FIMV_ERR_DSPL_SHIFT_V6;\r\n}\r\nstatic int s5p_mfc_get_img_width_v6(struct s5p_mfc_dev *dev)\r\n{\r\nreturn readl(dev->mfc_regs->d_display_frame_width);\r\n}\r\nstatic int s5p_mfc_get_img_height_v6(struct s5p_mfc_dev *dev)\r\n{\r\nreturn readl(dev->mfc_regs->d_display_frame_height);\r\n}\r\nstatic int s5p_mfc_get_dpb_count_v6(struct s5p_mfc_dev *dev)\r\n{\r\nreturn readl(dev->mfc_regs->d_min_num_dpb);\r\n}\r\nstatic int s5p_mfc_get_mv_count_v6(struct s5p_mfc_dev *dev)\r\n{\r\nreturn readl(dev->mfc_regs->d_min_num_mv);\r\n}\r\nstatic int s5p_mfc_get_inst_no_v6(struct s5p_mfc_dev *dev)\r\n{\r\nreturn readl(dev->mfc_regs->ret_instance_id);\r\n}\r\nstatic int s5p_mfc_get_enc_dpb_count_v6(struct s5p_mfc_dev *dev)\r\n{\r\nreturn readl(dev->mfc_regs->e_num_dpb);\r\n}\r\nstatic int s5p_mfc_get_enc_strm_size_v6(struct s5p_mfc_dev *dev)\r\n{\r\nreturn readl(dev->mfc_regs->e_stream_size);\r\n}\r\nstatic int s5p_mfc_get_enc_slice_type_v6(struct s5p_mfc_dev *dev)\r\n{\r\nreturn readl(dev->mfc_regs->e_slice_type);\r\n}\r\nstatic int s5p_mfc_get_enc_pic_count_v6(struct s5p_mfc_dev *dev)\r\n{\r\nreturn readl(dev->mfc_regs->e_picture_count);\r\n}\r\nstatic int s5p_mfc_get_sei_avail_status_v6(struct s5p_mfc_ctx *ctx)\r\n{\r\nstruct s5p_mfc_dev *dev = ctx->dev;\r\nreturn readl(dev->mfc_regs->d_frame_pack_sei_avail);\r\n}\r\nstatic int s5p_mfc_get_mvc_num_views_v6(struct s5p_mfc_dev *dev)\r\n{\r\nreturn readl(dev->mfc_regs->d_mvc_num_views);\r\n}\r\nstatic int s5p_mfc_get_mvc_view_id_v6(struct s5p_mfc_dev *dev)\r\n{\r\nreturn readl(dev->mfc_regs->d_mvc_view_id);\r\n}\r\nstatic unsigned int s5p_mfc_get_pic_type_top_v6(struct s5p_mfc_ctx *ctx)\r\n{\r\nreturn s5p_mfc_read_info_v6(ctx,\r\n(__force unsigned long) ctx->dev->mfc_regs->d_ret_picture_tag_top);\r\n}\r\nstatic unsigned int s5p_mfc_get_pic_type_bot_v6(struct s5p_mfc_ctx *ctx)\r\n{\r\nreturn s5p_mfc_read_info_v6(ctx,\r\n(__force unsigned long) ctx->dev->mfc_regs->d_ret_picture_tag_bot);\r\n}\r\nstatic unsigned int s5p_mfc_get_crop_info_h_v6(struct s5p_mfc_ctx *ctx)\r\n{\r\nreturn s5p_mfc_read_info_v6(ctx,\r\n(__force unsigned long) ctx->dev->mfc_regs->d_display_crop_info1);\r\n}\r\nstatic unsigned int s5p_mfc_get_crop_info_v_v6(struct s5p_mfc_ctx *ctx)\r\n{\r\nreturn s5p_mfc_read_info_v6(ctx,\r\n(__force unsigned long) ctx->dev->mfc_regs->d_display_crop_info2);\r\n}\r\nconst struct s5p_mfc_regs *s5p_mfc_init_regs_v6_plus(struct s5p_mfc_dev *dev)\r\n{\r\nmemset(&mfc_regs, 0, sizeof(mfc_regs));\r\n#define S5P_MFC_REG_ADDR(dev, reg) ((dev)->regs_base + (reg))\r\n#define R(m, r) mfc_regs.m = S5P_MFC_REG_ADDR(dev, r)\r\nR(risc_on, S5P_FIMV_RISC_ON_V6);\r\nR(risc2host_int, S5P_FIMV_RISC2HOST_INT_V6);\r\nR(host2risc_int, S5P_FIMV_HOST2RISC_INT_V6);\r\nR(risc_base_address, S5P_FIMV_RISC_BASE_ADDRESS_V6);\r\nR(mfc_reset, S5P_FIMV_MFC_RESET_V6);\r\nR(host2risc_command, S5P_FIMV_HOST2RISC_CMD_V6);\r\nR(risc2host_command, S5P_FIMV_RISC2HOST_CMD_V6);\r\nR(firmware_version, S5P_FIMV_FW_VERSION_V6);\r\nR(instance_id, S5P_FIMV_INSTANCE_ID_V6);\r\nR(codec_type, S5P_FIMV_CODEC_TYPE_V6);\r\nR(context_mem_addr, S5P_FIMV_CONTEXT_MEM_ADDR_V6);\r\nR(context_mem_size, S5P_FIMV_CONTEXT_MEM_SIZE_V6);\r\nR(pixel_format, S5P_FIMV_PIXEL_FORMAT_V6);\r\nR(ret_instance_id, S5P_FIMV_RET_INSTANCE_ID_V6);\r\nR(error_code, S5P_FIMV_ERROR_CODE_V6);\r\nR(d_crc_ctrl, S5P_FIMV_D_CRC_CTRL_V6);\r\nR(d_dec_options, S5P_FIMV_D_DEC_OPTIONS_V6);\r\nR(d_display_delay, S5P_FIMV_D_DISPLAY_DELAY_V6);\r\nR(d_sei_enable, S5P_FIMV_D_SEI_ENABLE_V6);\r\nR(d_min_num_dpb, S5P_FIMV_D_MIN_NUM_DPB_V6);\r\nR(d_min_num_mv, S5P_FIMV_D_MIN_NUM_MV_V6);\r\nR(d_mvc_num_views, S5P_FIMV_D_MVC_NUM_VIEWS_V6);\r\nR(d_num_dpb, S5P_FIMV_D_NUM_DPB_V6);\r\nR(d_num_mv, S5P_FIMV_D_NUM_MV_V6);\r\nR(d_init_buffer_options, S5P_FIMV_D_INIT_BUFFER_OPTIONS_V6);\r\nR(d_first_plane_dpb_size, S5P_FIMV_D_LUMA_DPB_SIZE_V6);\r\nR(d_second_plane_dpb_size, S5P_FIMV_D_CHROMA_DPB_SIZE_V6);\r\nR(d_mv_buffer_size, S5P_FIMV_D_MV_BUFFER_SIZE_V6);\r\nR(d_first_plane_dpb, S5P_FIMV_D_LUMA_DPB_V6);\r\nR(d_second_plane_dpb, S5P_FIMV_D_CHROMA_DPB_V6);\r\nR(d_mv_buffer, S5P_FIMV_D_MV_BUFFER_V6);\r\nR(d_scratch_buffer_addr, S5P_FIMV_D_SCRATCH_BUFFER_ADDR_V6);\r\nR(d_scratch_buffer_size, S5P_FIMV_D_SCRATCH_BUFFER_SIZE_V6);\r\nR(d_cpb_buffer_addr, S5P_FIMV_D_CPB_BUFFER_ADDR_V6);\r\nR(d_cpb_buffer_size, S5P_FIMV_D_CPB_BUFFER_SIZE_V6);\r\nR(d_available_dpb_flag_lower, S5P_FIMV_D_AVAILABLE_DPB_FLAG_LOWER_V6);\r\nR(d_cpb_buffer_offset, S5P_FIMV_D_CPB_BUFFER_OFFSET_V6);\r\nR(d_slice_if_enable, S5P_FIMV_D_SLICE_IF_ENABLE_V6);\r\nR(d_stream_data_size, S5P_FIMV_D_STREAM_DATA_SIZE_V6);\r\nR(d_display_frame_width, S5P_FIMV_D_DISPLAY_FRAME_WIDTH_V6);\r\nR(d_display_frame_height, S5P_FIMV_D_DISPLAY_FRAME_HEIGHT_V6);\r\nR(d_display_status, S5P_FIMV_D_DISPLAY_STATUS_V6);\r\nR(d_display_first_plane_addr, S5P_FIMV_D_DISPLAY_LUMA_ADDR_V6);\r\nR(d_display_second_plane_addr, S5P_FIMV_D_DISPLAY_CHROMA_ADDR_V6);\r\nR(d_display_frame_type, S5P_FIMV_D_DISPLAY_FRAME_TYPE_V6);\r\nR(d_display_crop_info1, S5P_FIMV_D_DISPLAY_CROP_INFO1_V6);\r\nR(d_display_crop_info2, S5P_FIMV_D_DISPLAY_CROP_INFO2_V6);\r\nR(d_display_aspect_ratio, S5P_FIMV_D_DISPLAY_ASPECT_RATIO_V6);\r\nR(d_display_extended_ar, S5P_FIMV_D_DISPLAY_EXTENDED_AR_V6);\r\nR(d_decoded_status, S5P_FIMV_D_DECODED_STATUS_V6);\r\nR(d_decoded_first_plane_addr, S5P_FIMV_D_DECODED_LUMA_ADDR_V6);\r\nR(d_decoded_second_plane_addr, S5P_FIMV_D_DECODED_CHROMA_ADDR_V6);\r\nR(d_decoded_frame_type, S5P_FIMV_D_DECODED_FRAME_TYPE_V6);\r\nR(d_decoded_nal_size, S5P_FIMV_D_DECODED_NAL_SIZE_V6);\r\nR(d_ret_picture_tag_top, S5P_FIMV_D_RET_PICTURE_TAG_TOP_V6);\r\nR(d_ret_picture_tag_bot, S5P_FIMV_D_RET_PICTURE_TAG_BOT_V6);\r\nR(d_h264_info, S5P_FIMV_D_H264_INFO_V6);\r\nR(d_mvc_view_id, S5P_FIMV_D_MVC_VIEW_ID_V6);\r\nR(d_frame_pack_sei_avail, S5P_FIMV_D_FRAME_PACK_SEI_AVAIL_V6);\r\nR(e_frame_width, S5P_FIMV_E_FRAME_WIDTH_V6);\r\nR(e_frame_height, S5P_FIMV_E_FRAME_HEIGHT_V6);\r\nR(e_cropped_frame_width, S5P_FIMV_E_CROPPED_FRAME_WIDTH_V6);\r\nR(e_cropped_frame_height, S5P_FIMV_E_CROPPED_FRAME_HEIGHT_V6);\r\nR(e_frame_crop_offset, S5P_FIMV_E_FRAME_CROP_OFFSET_V6);\r\nR(e_enc_options, S5P_FIMV_E_ENC_OPTIONS_V6);\r\nR(e_picture_profile, S5P_FIMV_E_PICTURE_PROFILE_V6);\r\nR(e_vbv_buffer_size, S5P_FIMV_E_VBV_BUFFER_SIZE_V6);\r\nR(e_vbv_init_delay, S5P_FIMV_E_VBV_INIT_DELAY_V6);\r\nR(e_fixed_picture_qp, S5P_FIMV_E_FIXED_PICTURE_QP_V6);\r\nR(e_rc_config, S5P_FIMV_E_RC_CONFIG_V6);\r\nR(e_rc_qp_bound, S5P_FIMV_E_RC_QP_BOUND_V6);\r\nR(e_rc_mode, S5P_FIMV_E_RC_RPARAM_V6);\r\nR(e_mb_rc_config, S5P_FIMV_E_MB_RC_CONFIG_V6);\r\nR(e_padding_ctrl, S5P_FIMV_E_PADDING_CTRL_V6);\r\nR(e_mv_hor_range, S5P_FIMV_E_MV_HOR_RANGE_V6);\r\nR(e_mv_ver_range, S5P_FIMV_E_MV_VER_RANGE_V6);\r\nR(e_num_dpb, S5P_FIMV_E_NUM_DPB_V6);\r\nR(e_luma_dpb, S5P_FIMV_E_LUMA_DPB_V6);\r\nR(e_chroma_dpb, S5P_FIMV_E_CHROMA_DPB_V6);\r\nR(e_me_buffer, S5P_FIMV_E_ME_BUFFER_V6);\r\nR(e_scratch_buffer_addr, S5P_FIMV_E_SCRATCH_BUFFER_ADDR_V6);\r\nR(e_scratch_buffer_size, S5P_FIMV_E_SCRATCH_BUFFER_SIZE_V6);\r\nR(e_tmv_buffer0, S5P_FIMV_E_TMV_BUFFER0_V6);\r\nR(e_tmv_buffer1, S5P_FIMV_E_TMV_BUFFER1_V6);\r\nR(e_source_first_plane_addr, S5P_FIMV_E_SOURCE_LUMA_ADDR_V6);\r\nR(e_source_second_plane_addr, S5P_FIMV_E_SOURCE_CHROMA_ADDR_V6);\r\nR(e_stream_buffer_addr, S5P_FIMV_E_STREAM_BUFFER_ADDR_V6);\r\nR(e_stream_buffer_size, S5P_FIMV_E_STREAM_BUFFER_SIZE_V6);\r\nR(e_roi_buffer_addr, S5P_FIMV_E_ROI_BUFFER_ADDR_V6);\r\nR(e_param_change, S5P_FIMV_E_PARAM_CHANGE_V6);\r\nR(e_ir_size, S5P_FIMV_E_IR_SIZE_V6);\r\nR(e_gop_config, S5P_FIMV_E_GOP_CONFIG_V6);\r\nR(e_mslice_mode, S5P_FIMV_E_MSLICE_MODE_V6);\r\nR(e_mslice_size_mb, S5P_FIMV_E_MSLICE_SIZE_MB_V6);\r\nR(e_mslice_size_bits, S5P_FIMV_E_MSLICE_SIZE_BITS_V6);\r\nR(e_frame_insertion, S5P_FIMV_E_FRAME_INSERTION_V6);\r\nR(e_rc_frame_rate, S5P_FIMV_E_RC_FRAME_RATE_V6);\r\nR(e_rc_bit_rate, S5P_FIMV_E_RC_BIT_RATE_V6);\r\nR(e_rc_roi_ctrl, S5P_FIMV_E_RC_ROI_CTRL_V6);\r\nR(e_picture_tag, S5P_FIMV_E_PICTURE_TAG_V6);\r\nR(e_bit_count_enable, S5P_FIMV_E_BIT_COUNT_ENABLE_V6);\r\nR(e_max_bit_count, S5P_FIMV_E_MAX_BIT_COUNT_V6);\r\nR(e_min_bit_count, S5P_FIMV_E_MIN_BIT_COUNT_V6);\r\nR(e_metadata_buffer_addr, S5P_FIMV_E_METADATA_BUFFER_ADDR_V6);\r\nR(e_metadata_buffer_size, S5P_FIMV_E_METADATA_BUFFER_SIZE_V6);\r\nR(e_encoded_source_first_plane_addr,\r\nS5P_FIMV_E_ENCODED_SOURCE_LUMA_ADDR_V6);\r\nR(e_encoded_source_second_plane_addr,\r\nS5P_FIMV_E_ENCODED_SOURCE_CHROMA_ADDR_V6);\r\nR(e_stream_size, S5P_FIMV_E_STREAM_SIZE_V6);\r\nR(e_slice_type, S5P_FIMV_E_SLICE_TYPE_V6);\r\nR(e_picture_count, S5P_FIMV_E_PICTURE_COUNT_V6);\r\nR(e_ret_picture_tag, S5P_FIMV_E_RET_PICTURE_TAG_V6);\r\nR(e_recon_luma_dpb_addr, S5P_FIMV_E_RECON_LUMA_DPB_ADDR_V6);\r\nR(e_recon_chroma_dpb_addr, S5P_FIMV_E_RECON_CHROMA_DPB_ADDR_V6);\r\nR(e_mpeg4_options, S5P_FIMV_E_MPEG4_OPTIONS_V6);\r\nR(e_mpeg4_hec_period, S5P_FIMV_E_MPEG4_HEC_PERIOD_V6);\r\nR(e_aspect_ratio, S5P_FIMV_E_ASPECT_RATIO_V6);\r\nR(e_extended_sar, S5P_FIMV_E_EXTENDED_SAR_V6);\r\nR(e_h264_options, S5P_FIMV_E_H264_OPTIONS_V6);\r\nR(e_h264_lf_alpha_offset, S5P_FIMV_E_H264_LF_ALPHA_OFFSET_V6);\r\nR(e_h264_lf_beta_offset, S5P_FIMV_E_H264_LF_BETA_OFFSET_V6);\r\nR(e_h264_i_period, S5P_FIMV_E_H264_I_PERIOD_V6);\r\nR(e_h264_fmo_slice_grp_map_type,\r\nS5P_FIMV_E_H264_FMO_SLICE_GRP_MAP_TYPE_V6);\r\nR(e_h264_fmo_num_slice_grp_minus1,\r\nS5P_FIMV_E_H264_FMO_NUM_SLICE_GRP_MINUS1_V6);\r\nR(e_h264_fmo_slice_grp_change_dir,\r\nS5P_FIMV_E_H264_FMO_SLICE_GRP_CHANGE_DIR_V6);\r\nR(e_h264_fmo_slice_grp_change_rate_minus1,\r\nS5P_FIMV_E_H264_FMO_SLICE_GRP_CHANGE_RATE_MINUS1_V6);\r\nR(e_h264_fmo_run_length_minus1_0,\r\nS5P_FIMV_E_H264_FMO_RUN_LENGTH_MINUS1_0_V6);\r\nR(e_h264_aso_slice_order_0, S5P_FIMV_E_H264_ASO_SLICE_ORDER_0_V6);\r\nR(e_h264_num_t_layer, S5P_FIMV_E_H264_NUM_T_LAYER_V6);\r\nR(e_h264_hierarchical_qp_layer0,\r\nS5P_FIMV_E_H264_HIERARCHICAL_QP_LAYER0_V6);\r\nR(e_h264_frame_packing_sei_info,\r\nS5P_FIMV_E_H264_FRAME_PACKING_SEI_INFO_V6);\r\nif (!IS_MFCV7_PLUS(dev))\r\ngoto done;\r\nR(e_source_first_plane_addr, S5P_FIMV_E_SOURCE_FIRST_ADDR_V7);\r\nR(e_source_second_plane_addr, S5P_FIMV_E_SOURCE_SECOND_ADDR_V7);\r\nR(e_source_third_plane_addr, S5P_FIMV_E_SOURCE_THIRD_ADDR_V7);\r\nR(e_source_first_plane_stride, S5P_FIMV_E_SOURCE_FIRST_STRIDE_V7);\r\nR(e_source_second_plane_stride, S5P_FIMV_E_SOURCE_SECOND_STRIDE_V7);\r\nR(e_source_third_plane_stride, S5P_FIMV_E_SOURCE_THIRD_STRIDE_V7);\r\nR(e_encoded_source_first_plane_addr,\r\nS5P_FIMV_E_ENCODED_SOURCE_FIRST_ADDR_V7);\r\nR(e_encoded_source_second_plane_addr,\r\nS5P_FIMV_E_ENCODED_SOURCE_SECOND_ADDR_V7);\r\nR(e_vp8_options, S5P_FIMV_E_VP8_OPTIONS_V7);\r\nif (!IS_MFCV8(dev))\r\ngoto done;\r\nR(d_stream_data_size, S5P_FIMV_D_STREAM_DATA_SIZE_V8);\r\nR(d_cpb_buffer_addr, S5P_FIMV_D_CPB_BUFFER_ADDR_V8);\r\nR(d_cpb_buffer_size, S5P_FIMV_D_CPB_BUFFER_SIZE_V8);\r\nR(d_cpb_buffer_offset, S5P_FIMV_D_CPB_BUFFER_OFFSET_V8);\r\nR(d_first_plane_dpb_size, S5P_FIMV_D_FIRST_PLANE_DPB_SIZE_V8);\r\nR(d_second_plane_dpb_size, S5P_FIMV_D_SECOND_PLANE_DPB_SIZE_V8);\r\nR(d_scratch_buffer_addr, S5P_FIMV_D_SCRATCH_BUFFER_ADDR_V8);\r\nR(d_scratch_buffer_size, S5P_FIMV_D_SCRATCH_BUFFER_SIZE_V8);\r\nR(d_first_plane_dpb_stride_size,\r\nS5P_FIMV_D_FIRST_PLANE_DPB_STRIDE_SIZE_V8);\r\nR(d_second_plane_dpb_stride_size,\r\nS5P_FIMV_D_SECOND_PLANE_DPB_STRIDE_SIZE_V8);\r\nR(d_mv_buffer_size, S5P_FIMV_D_MV_BUFFER_SIZE_V8);\r\nR(d_num_mv, S5P_FIMV_D_NUM_MV_V8);\r\nR(d_first_plane_dpb, S5P_FIMV_D_FIRST_PLANE_DPB_V8);\r\nR(d_second_plane_dpb, S5P_FIMV_D_SECOND_PLANE_DPB_V8);\r\nR(d_mv_buffer, S5P_FIMV_D_MV_BUFFER_V8);\r\nR(d_init_buffer_options, S5P_FIMV_D_INIT_BUFFER_OPTIONS_V8);\r\nR(d_available_dpb_flag_lower, S5P_FIMV_D_AVAILABLE_DPB_FLAG_LOWER_V8);\r\nR(d_slice_if_enable, S5P_FIMV_D_SLICE_IF_ENABLE_V8);\r\nR(d_display_first_plane_addr, S5P_FIMV_D_DISPLAY_FIRST_PLANE_ADDR_V8);\r\nR(d_display_second_plane_addr, S5P_FIMV_D_DISPLAY_SECOND_PLANE_ADDR_V8);\r\nR(d_decoded_first_plane_addr, S5P_FIMV_D_DECODED_FIRST_PLANE_ADDR_V8);\r\nR(d_decoded_second_plane_addr, S5P_FIMV_D_DECODED_SECOND_PLANE_ADDR_V8);\r\nR(d_display_status, S5P_FIMV_D_DISPLAY_STATUS_V8);\r\nR(d_decoded_status, S5P_FIMV_D_DECODED_STATUS_V8);\r\nR(d_decoded_frame_type, S5P_FIMV_D_DECODED_FRAME_TYPE_V8);\r\nR(d_display_frame_type, S5P_FIMV_D_DISPLAY_FRAME_TYPE_V8);\r\nR(d_decoded_nal_size, S5P_FIMV_D_DECODED_NAL_SIZE_V8);\r\nR(d_display_frame_width, S5P_FIMV_D_DISPLAY_FRAME_WIDTH_V8);\r\nR(d_display_frame_height, S5P_FIMV_D_DISPLAY_FRAME_HEIGHT_V8);\r\nR(d_frame_pack_sei_avail, S5P_FIMV_D_FRAME_PACK_SEI_AVAIL_V8);\r\nR(d_mvc_num_views, S5P_FIMV_D_MVC_NUM_VIEWS_V8);\r\nR(d_mvc_view_id, S5P_FIMV_D_MVC_VIEW_ID_V8);\r\nR(d_ret_picture_tag_top, S5P_FIMV_D_RET_PICTURE_TAG_TOP_V8);\r\nR(d_ret_picture_tag_bot, S5P_FIMV_D_RET_PICTURE_TAG_BOT_V8);\r\nR(d_display_crop_info1, S5P_FIMV_D_DISPLAY_CROP_INFO1_V8);\r\nR(d_display_crop_info2, S5P_FIMV_D_DISPLAY_CROP_INFO2_V8);\r\nR(e_padding_ctrl, S5P_FIMV_E_PADDING_CTRL_V8);\r\nR(e_rc_config, S5P_FIMV_E_RC_CONFIG_V8);\r\nR(e_rc_mode, S5P_FIMV_E_RC_RPARAM_V8);\r\nR(e_mv_hor_range, S5P_FIMV_E_MV_HOR_RANGE_V8);\r\nR(e_mv_ver_range, S5P_FIMV_E_MV_VER_RANGE_V8);\r\nR(e_rc_qp_bound, S5P_FIMV_E_RC_QP_BOUND_V8);\r\nR(e_fixed_picture_qp, S5P_FIMV_E_FIXED_PICTURE_QP_V8);\r\nR(e_vbv_buffer_size, S5P_FIMV_E_VBV_BUFFER_SIZE_V8);\r\nR(e_vbv_init_delay, S5P_FIMV_E_VBV_INIT_DELAY_V8);\r\nR(e_mb_rc_config, S5P_FIMV_E_MB_RC_CONFIG_V8);\r\nR(e_aspect_ratio, S5P_FIMV_E_ASPECT_RATIO_V8);\r\nR(e_extended_sar, S5P_FIMV_E_EXTENDED_SAR_V8);\r\nR(e_h264_options, S5P_FIMV_E_H264_OPTIONS_V8);\r\ndone:\r\nreturn &mfc_regs;\r\n#undef S5P_MFC_REG_ADDR\r\n#undef R\r\n}\r\nstruct s5p_mfc_hw_ops *s5p_mfc_init_hw_ops_v6(void)\r\n{\r\nreturn &s5p_mfc_ops_v6;\r\n}
