<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="conv.cpp:8:18" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="gmem" VarName="W" LoopLoc="conv.cpp:8:18" LoopName="VITIS_LOOP_8_1" ParentFunc="EntryConv(float const*, float const*, float*)" Length="3" Direction="read" AccessID="W5seq" OrigID="for.body.i.load.4" OrigAccess-DebugLoc="conv.cpp:9:10" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="conv.cpp:8:18" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2 has been inferred" BundleName="gmem" VarName="X" LoopLoc="conv.cpp:8:18" LoopName="VITIS_LOOP_8_1" ParentFunc="EntryConv(float const*, float const*, float*)" Length="2" Direction="read" AccessID="X6seq" OrigID="if.then.i.load.3" OrigAccess-DebugLoc="conv.cpp:11:11" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="conv.cpp:13:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 98 has been inferred" BundleName="gmem" VarName="X" LoopLoc="conv.cpp:13:5" LoopName="OL" ParentFunc="EntryConv(float const*, float const*, float*)" Length="98" Direction="read" AccessID="scevgepseq" OrigID="for.body16.i.load.17" OrigAccess-DebugLoc="conv.cpp:18:24" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="conv.cpp:13:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 98 has been inferred" BundleName="gmem" VarName="Z" LoopLoc="conv.cpp:13:5" LoopName="OL" ParentFunc="EntryConv(float const*, float const*, float*)" Length="98" Direction="write" AccessID="Z7seq" OrigID="for.body16.i.store.25" OrigAccess-DebugLoc="conv.cpp:21:8" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="conv.cpp:13:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="X" LoopLoc="conv.cpp:13:5" LoopName="OL" ParentFunc="EntryConv(float const*, float const*, float*)" OrigID="scevgepseq" OrigAccess-DebugLoc="conv.cpp:13:5" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="conv.cpp:13:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="Z" LoopLoc="conv.cpp:13:5" LoopName="OL" ParentFunc="EntryConv(float const*, float const*, float*)" OrigID="Z7seq" OrigAccess-DebugLoc="conv.cpp:13:5" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="conv.cpp:8:18" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="W" LoopLoc="conv.cpp:8:18" LoopName="VITIS_LOOP_8_1" ParentFunc="EntryConv(float const*, float const*, float*)" OrigID="W5seq" OrigAccess-DebugLoc="conv.cpp:8:18" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="conv.cpp:8:18" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential reads to the same bundle in the same region." resolution="214-224" BundleName="gmem" ParentFunc="EntryConv(float const*, float const*, float*)" Direction="read" OrigID="seq" OrigAccess-DebugLoc="conv.cpp:8:18" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="conv.cpp:13:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 98 and bit width 32 in loop 'OL' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="conv.cpp:13:5" LoopName="OL" Length="98" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="conv.cpp:13:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 98 and bit width 32 in loop 'OL' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="conv.cpp:13:5" LoopName="OL" Length="98" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

