================================================================================ 
Commit: b9f75eb7abf8b737a6ba91930ea5fbb975afc55c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:30:33 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2527_00

Hsd-es-id: N/A
Original commit date: Sun Dec 26 08:51:29 2021 -0800
Change-Id: I1dfc5e51458d04fcec12a5bb52db66249d5bf62f
Original commit hash: 2df60dad796f6fd8ab0a95b791205bf229cc1730

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 82070c20d3a75bc8ca3de3f70676c57d4e2b4331 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:30:31 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Dec 26 02:16:33 2021 -0800
Change-Id: I309246c4a461b1c05232b2d1f64a4936a680f5c2
Original commit hash: 1f8bc2400983fd0831c52398cf115726453304c5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1d01c29a111be9be812446a544c40df6ffd58e46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:30:30 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2526_00

Hsd-es-id: N/A
Original commit date: Sat Dec 25 08:50:38 2021 -0800
Change-Id: I5ed65f5dcd10437c3c6104c254953c06d1fb6f58
Original commit hash: da9973ea3794e85820d156d95c7bd2c3569feb7f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 387258e6051f8a886eeabd3e5fe723c51171884d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:30:28 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Dec 24 19:41:27 2021 -0800
Change-Id: I014520f41327d3c3ab55e6121e5f98f4197f5b53
Original commit hash: 69d0ef699b207e6db1e2519dec546b9156a837a6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a7f1ff9c96002e1d280c567fc58b669771c70f4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:30:26 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2525_00

Hsd-es-id: N/A
Original commit date: Fri Dec 24 08:47:35 2021 -0800
Change-Id: I6e93af1b7afc8d10b95b4a76823ac90df8418c49
Original commit hash: 2174a14daae746bc9f6b94fc14b619934dfbf0c5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e78ecf36e3319f2625019eda67b199acfd82fcee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:30:25 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][CNV][WIFI] Add Canada to BIOS DSM 6GHZ Support - WiFi DSM

Add Canada to BIOS Wifi DSM

Hsd-es-id: 15010460390
Original commit date: Wed Dec 22 14:10:21 2021 +0800
Change-Id: Ib843fee8196d11fc99889cb076558261e7b05c81
Original commit hash: d9613cb9b252b0c1c09a173c4ccedb8af7d0d078

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 6e38180c9d0898417938034b9a7e777434532f8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:30:23 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.65

(cherry picked from commit 7f7c50fb549c162422860757543401eefc25cd9e)

Fri Dec 24 01:52:49 2021 +0000
Original commit date: Fri Dec 24 01:52:49 2021 +0000
Original commit hash: 16dd78e6e62fb07620d728fc3245cdbfc58b856b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e077dcca377115fccdc5140056f04e71638af017 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:30:22 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010485602][ADL-S ADL-P ADL-M| DDR5] DDR5 ODT Update

[Feature Description]
1. Update the DDR5 ODT initial value.
2. Call UpdateSampOdtTiming at the end of receive enable training.
3. Update the RxC, RxR, dqtx_cmn_txeqenntap = 2; dqtx_cmn_txeqcompcoeff0 = 0; dqtx_cmn_txeqcompcoeff1 = 0; dqtx_cmn_txeqcompcoeff2 = 1 for DDR5.

[Resolution]
1. Update the DDR5 ODT initial value.
2. Call UpdateSampOdtTiming at the end of receive enable training.
3. Update the RxC, RxR, dqtx_cmn_txeqenntap = 2; dqtx_cmn_txeqcompcoeff0 = 0; dqtx_cmn_txeqcompcoeff1 = 0; dqtx_cmn_txeqcompcoeff2 = 1 for DDR5.

[Impacted Area]
DDR5 TX and RX Margin

[Register Impacted]
PHY

Hsd-es-id: 15010485602
Original commit date: Wed Dec 15 12:59:25 2021 +0800
Change-Id: I4b9dc69c0f0ff16f569053e66fe704179cadfc6d
Original commit hash: e5d4a4e06512f20bd55a99a15d08c73e498cf8dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 8fda5503ac3e40ab22ce68683ba4645a1199d6dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:30:20 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.64

(cherry picked from commit a89ef76c164ad66d0494df63a57161f0caa3ef57)

Fri Dec 24 01:03:55 2021 +0000
Original commit date: Fri Dec 24 01:03:55 2021 +0000
Original commit hash: 2e5927a3b2b13101cc1559555828a97b30d48188

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fb9ea5f87a3564fe08e4da6d0802db7009a0c811 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:30:18 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Dec 23 15:24:54 2021 -0800
Change-Id: I096902a524fc78269585ba64dc080bfdae452535
Original commit hash: cf09321543c989478895ae721df3c42e018b1c8f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0c2934741d30526f48af6d2e72eaf853a5be8798 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:30:15 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010361658][ADL-S ADL-P ADL-M | DDR4 DDR5] DIMM ODT Training Update

[Feature Description]
1. DIMM ODT Training Update
2. Enable Write Driver Strength Training for DDR4.
3. Update the initial DIMM ODT value.

[Resolution]
1. Add MrcWeakReadTimingCentering for DDR4 before MrcEarlyWriteTimingCentering2D.
2. Add MrcWriteDsTraining for DDR4 frequency >= 2933.
3. Move the MrcReadEQTraining after MrcDimmDFETrainingr.
4. Enable MrcWeakWriteTimingCentering for DDR4.
5. Update the initial ODT table value for DDR4.
6. Avoid scaning hi-z for RTT_WR by removing 0xFFFF, 80 in Ddr4DimmRttWrVals.
7. Call the UpdateSampOdtTiming at the end of receive enable training.
6. Add the UPMFilterEnable, TestUpmArray, CliffsFilterEnable support in TrainDDROptParam, not enabled.
7. Rename MrcDimmOdtTraining to DimmOdtTrainingDDR5 for DDR5.
8. Update OdtPark40001R1RVals from  {48, 48, 48}; to {48, 40, 34}; for DDR5.
9. Skip Hi-Z during DIMM ODT training.
9. Add MrcReadTimingCentering2D at the end of ODT park and Nom ODT training.
10. Add MrcWriteTimingCentering2D at the end of OdtWr training.
11. Update the RxC, RxR, rxbias_cmn_tailctl, rxbias_cmn_biasicomp, rxbias_cmn_vrefsel, dqrx_cmn_rxmctlecap, dqrx_cmn_rxmctleeq, dqrx_cmn_rxmctleres for DDR4 based on nn table from EV.
12. Program dqtx_cmn_txeqenntap = 2, dqtx_cmn_txeqcompcoeff0 = 0,  dqtx_cmn_txeqcompcoeff1 = 2,dqtx_cmn_txeqcompcoeff2 = 2 for DDR4 based on EV nn table.
13. Set TXTCO = 0 to align with full BIOS.

[Impacted Area]
Margin

[Register Impacted]
PHY, DRAM

Hsd-es-id: 15010361658
Original commit date: Sun Nov 28 23:56:09 2021 -0800
Change-Id: Iffc2ec08d168dba3812f95bd7b6be61e435a3aed
Original commit hash: ab807f2c79ef9ec429c704cdc6e787b70b2cf49f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: e7675fc335b55052c603c90ec2a4d55032db5371 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:30:10 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2524_00

Hsd-es-id: N/A
Original commit date: Thu Dec 23 08:47:32 2021 -0800
Change-Id: I24f4c97f12929a0476d1d9952912eadd795c4cff
Original commit hash: 093eafc0e3810401abba66808b27f70ec64ad031

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 23a97a84ae3724f6fdc24ad6c54074cebcf02c3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:30:09 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLS][PNP] BIOS ignores XmlCli/flash settings and uses implicit logic on multiple BIOS knobs

Add Patchable option for some BIOS knobs, when configuration is not Patchable will ignore patch table update.

Hsd-es-id: 15010397699
Original commit date: Tue Dec 14 16:19:13 2021 +0800
Change-Id: If3fe9190599e9cc8cf89cfd053933b0dd840e65d
Original commit hash: 71bf558e1cbfda6d669e1aeefcc52ce851e8bd8f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.inf
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 1ddf29164102da51806d33897be2e427e2a5779b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:30:06 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Usb4CM implementation should not use runtime allocations for boot services code

All the drivers that use the CmUtilsLib library are DXE_DRIVER type, and only active in BootServices phase.
Replace the AllocateRuntimeZeroPool() to AllocateZeroPool(), so that memory is allocated from BootServices pool.

Hsd-es-id: 14015712988
Original commit date: Thu Dec 23 14:49:50 2021 +0800
Change-Id: I8176697ac7d62ea255bc5d4c8206f3b3d3a3ae64
Original commit hash: 5e56451aac02ad54f109344989626df97fffe7a8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/CmUtilsLib/CmUtilsLib.c

================================================================================ 
Commit: 47be93ac676db46b1d9a491a124c041285212dfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:30:05 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S] Update the Ucode for ADL S C0

Update the Ucode 0x00000019 of C0

Hsd-es-id: N/A
Original commit date: Thu Dec 23 16:29:06 2021 +0800
Change-Id: I540f7a46c3f3d4f2ffdc1793cbc9df5011bbb35a
Original commit hash: dea8aae5830d961251a332ab8b724fb1e46b28bf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 568d5aad34a65051b1f13fcb83d5159046b28dd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:30:03 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPL-Px][Audio][HDA] HD-A codec is not enumerating

GPIO R0(R0 is used for Audio) is wrongly mapped to RPL Control Logic 1 for Cvf usage.

Hsd-es-id: 16015430189
Original commit date: Wed Dec 22 08:54:37 2021 +0530
Change-Id: Ie8551d69aad702153f0f95766d5c18f17038c727
Original commit hash: fbee1bb0852f430bc7b0e28d5eb9d145617da5fc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakePBoards/Include/RaptorLakePBoardConfigPatchTable.h

================================================================================ 
Commit: b1f3e3c647cb0a0755b7a44dfa4fa2f72ab3309b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:30:01 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "AlderLakeBoardPkg/RaptorLakeSBoards: RPL-S : Request to add Onboard MR TBT settings  as default"

This reverts commit b8a8f0d133661200448f2b88fd1d3d485a310aa9.

The original patch will cause devic hung with post code 967F when use
FSP API mode and compiled with GCC.

Hsd-es-id: 16015428624
Original commit date: Wed Dec 22 17:42:24 2021 -0700
Change-Id: Id0e5fd8cd1b73cdad5b4d645fe7c1efe7fd41f51
Original commit hash: 4da9daed492cd4170a22fca14d235f9afc7d987d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 72ef700878c7d78efb48e6830bce8ee564b8dd92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:30:00 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL][OC] Removed unused code intend to override VR default settings when OC enabled

Hsd-es-id: 22014392686
Original commit date: Tue Dec 21 20:10:18 2021 -0800
Change-Id: I4a162d9da115a5d923cc8825406cfcdcf45cfd7a
Original commit hash: 9db3bd5ec1fc41eb8afcb009ae1055828b16b814

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c

================================================================================ 
Commit: 915d8b30d2847d7322554baa906ef5b1914b89dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:29:58 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2523_00

Hsd-es-id: N/A
Original commit date: Wed Dec 22 08:50:05 2021 -0800
Change-Id: I4d548a3ec5df81266d0c8ced8050a2edc06418ab
Original commit hash: 8180e72840798804b53cf10db3d23fbbb133da7a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8734a3218d7dfb989385a6b64837a98dabdfc32e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:29:55 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Dec 22 02:02:20 2021 -0800
Change-Id: Ic7d635c15b8c137d82e17a561591cb9843c2ced4
Original commit hash: 24ee90a8fc5ad75da292c99b51c813237ce50b19

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 254152ee3482612b4a4c58f6897a620e16dccb02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:29:52 2022 +0800 
-------------------------------------------------------------------------------- 
Nvme based recovery: Fix an issue about the RPMB target access.

Bios provides an interface to read/write Rpmb target area, current validation
unit is WDC SN530.

Hsd-es-id: 16015337426
Original commit date: Wed Dec 8 17:07:14 2021 +0800
Change-Id: I30278582692c38aaf9ae9b2b730d9a033a6bd6b8
Original commit hash: 2b92d99bcb4c5210d0535ef964310111153bfeb3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeSecure.h

================================================================================ 
Commit: bfb6a5bbb5093ceb55f79e2305a4aefffe3cbb2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:29:50 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][GPIO][AEP][ADLP DDR5 DG 384 AEP] Gpio change for Cvf B23 to A7

Cvf Gpio change: B23 to A7 for ADLP DG 384 AEP

Hsd-es-id: 16015411863
Original commit date: Mon Dec 20 19:37:21 2021 +0530
Change-Id: Ib84b953efc9ef04a118bf912d31b2a27ee692efa
Original commit hash: 310fbfc0d9b5d228958ea761785b1695dfa8d4dd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: 90e065cf8e5c6a6221c622bc9938e01c85d996e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:29:47 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2522_00

Hsd-es-id: N/A
Original commit date: Tue Dec 21 08:48:54 2021 -0800
Change-Id: Idd9dcfe61e1947547c665d92b94363ca68a136a4
Original commit hash: 22e3c636d42f9d5475f8f34c944fc0149cb75552

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f7890540bab13b5f07b420a199523084835221a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:29:45 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH[GPIO][RPL S AEP]-Tbt Issue with restart from OS & Hotplug detection.
	- Report RP21/25 for _PRW methods
	- Issue in AL6F of AEP TbtRtd3 file, fixed it
	- Fixed USB Force PWR & TBT Force PWR states from High to Low.
	- Fixed TBT Reset GPIO to PlatfomReset.
	- TBT_CIO_EVENT_PAB_N to GpioIntDis
   Unit testing:
        - Cold Boot/Warm Boot - No YB in contorller, TBT device connected to it detected always.
 	- Hotplug works fine.

Hsd-es-id: 15010437389
Original commit date: Thu Dec 16 16:19:32 2021 +0530
Change-Id: I0226bea536b83213a2e1f20eecb2add9f5c547ae
Original commit hash: dd8e2e6cef8dd3cee348d077bf91fe459b7c7404

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSAepTbtRtd3.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc

================================================================================ 
Commit: 3c5b6f3269bf47b9ac2d2a6927ca1184245d1555 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:29:43 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.63

(cherry picked from commit 978fb62cc469afd5f1bbca4bb93181a2bb360fb0)

Tue Dec 21 14:16:42 2021 +0000
Original commit date: Tue Dec 21 14:16:42 2021 +0000
Original commit hash: 536070aae9e92a5ce5b0b6c8ab26d58aff8bdc4c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b197272721b5bdc21954d10b0a0b93784c690ef6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:29:42 2022 +0800 
-------------------------------------------------------------------------------- 
[Feature][ADL MRC]MATS8 Memtest for use in Post Package Repair

Adding functionality for DDR5 and LPDDR5 Post Package Repair.
Adds CPGC based memory test to stress DRAM addresses, and logs any failing Rows/Banks

Added use of Generic MRH to send PREpb command to target BA/BG
Added MrcSetCpgcBindMode to enable/disable Global Bind in CPGC

Additional Changes:
LPDDR4 PPR: Added MRR to MR25 for reading Repair Resource availability
LPDDR5 PPR: Added MRR to MR29 for reading Repair Resource availability
LPDDR5: Added LP5_DEFAULT_NT_DQ_ODT for use when writing LP5 MR41 PPRE setting

Hsd-es-id: 22012119723
Original commit date: Mon Oct 11 21:10:29 2021 -0700
Change-Id: I93c1598de437195e0f3ec70f525b00bf6cbec4f0
Original commit hash: df8e146235c63a60ad86b963ddcb17439fb9174f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr4Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPpr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: 3c3e449501f695ce6f63a15cb9d1780dc3407174 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:29:37 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.62

(cherry picked from commit cd30a5732c6290239fa3ce2205eb90ed141af936)

Tue Dec 21 10:55:10 2021 +0000
Original commit date: Tue Dec 21 10:55:10 2021 +0000
Original commit hash: bade734b06e7fa68452a4f0a1ed97f0fb9610942

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d80832f09351f9e70429cd0f043eb42007546302 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:29:34 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010461392][LP5] Program MC and PHY LP5 bank mode

[Feature Description]
Program MC and PHY LP5 bank mode

[Resolution]
Program MC and PHY LP5 bank mode
1. MC: lpddr5_bg_mode:
00 - 4  BG Mode
01 - 8  Banks
10 - 16 Banks
2. PHY: lp_bank_mode: LP5 Mode Select. 00 - 8 Bank Mode; 01 - 16 Bank Mode; 10 - BG Mode

[Impacted Area]
LP5 Bank Mode

[Register Impacted]
MC and PHY

Hsd-es-id: 15010461392
Original commit date: Tue Dec 21 11:51:26 2021 +0800
Change-Id: I1b03478b35a5fc7b229af713f34e75b9e89a7ff8
Original commit hash: aedc07bcdfbaad8e117f87cbe6b5849fd83c83ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 14eebdd57d3864b9c1d56f018873d7c4b3c0f636 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:29:32 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLS][RPLP][PORT FROM MTL] Handshake between BIOS and GOP for Pre-OS support for External Display over Type C when being the primary display

Hsd-es-id: 15010215407
Original commit date: Tue Dec 7 11:02:16 2021 +0800
Change-Id: Id9917362da395354a48b86e7dd98df5fd77b8855
Original commit hash: 2ab724e054b4977714f4503d78a3da4fb9c8f46a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 689701abf73da09699b458bd71ddb9dc4f2daede 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:29:30 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P][ADL-M] Retimer capsule update using BIOS policy to check CM mode

Hsd-es-id: 15010457136
Original commit date: Mon Dec 20 16:23:57 2021 +0800
Change-Id: Ica10f4092dcc44510ede7aae3986c989cab17231
Original commit hash: 618f404cf4e79bacca4a7f7d412a90dcfcc92323

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.inf

================================================================================ 
Commit: 4400abe3737729e3a01848ab3693e1af75adfb48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:29:27 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] Add new microcode for the ADL-P K0 Production Patch ID 0x00000314

Hsd-es-id: N/A
Original commit date: Mon Dec 20 16:44:57 2021 +0530
Change-Id: Ibcf472419371aec8a1afc80ddc6835822e8c64e0
Original commit hash: 27e31b19c5b7f9df74660e519df1d7371fc7ea4a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 64e02ef0b488c077b06f5b69fcd3e5008f3d1c29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:29:24 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Dec 20 15:19:30 2021 -0800
Change-Id: Ifc6f9348d274129f84daf18b62d6e0de041d6923
Original commit hash: e7d2a3c7de4b851da415e631b7571f5335e72969

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 047c5b8199df58b1d9400268ca1b4cf4efd3d916 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:29:22 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Enable FSP-S measurements in PcdFspMeasurementConfig

Configured to measure the FSP UPD region in one record (PCR1) and
measure the FSP code without UPD in another record (PCR0).

Hsd-es-id: 22014300072, 22014300082
Original commit date: Fri Dec 17 15:57:57 2021 -0800
Change-Id: Icf60de4a1a863ffb70162ef818292e5cb0884d7b
Original commit hash: 25462ddbb72f2ba5e63149f1df0d277bb4926b77

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: 32ba907d3e52908d8ac524045c8a00f7387fdbe1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:29:21 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2521_00

Hsd-es-id: N/A
Original commit date: Mon Dec 20 08:49:18 2021 -0800
Change-Id: I7f684610f882f594137ba51d7f54fcb3caf76c05
Original commit hash: b8287bf1de672d792e9844329bb5f1b4430f1c50

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3865aa78f63fa52d43f9e162a5bd0b004e270a1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:29:19 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.61

(cherry picked from commit 3d8ba4dac7bedef3b108b201431ef2a9a3f4f0b5)

Mon Dec 20 11:25:18 2021 +0000
Original commit date: Mon Dec 20 11:25:18 2021 +0000
Original commit hash: 69188daf0b625b2486a0616ba66ae61967557e9a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8543d7617d9fdc32c8dd834e20d922cb70dffecd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:29:17 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] CPU frequency keep low after AC unplug then plug if disable Intel speed shift on QDF:QYY8

After a power status change notification, always return the maximum performance state P0 for available performance range in P0 - Pn.

Hsd-es-id: 16015392113
Original commit date: Fri Dec 17 16:02:27 2021 +0800
Change-Id: I8efa3b752657016603be9595130f65426bca6565
Original commit hash: 435843536a5ceb10302753ade2416d1eda4f8922

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Soc/SocCommonSsdt.asl

================================================================================ 
Commit: 80438e81dfbafa7bba13a8e248086fa546edff75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:29:16 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][1509247207][LP5] MRC shall support LPDDR5 16banks and bgmode

[Feature Description]
1. MRC shall support LPDDR5 16banks and bgmode
2. Add a setup option "LP5 Bank Mode" to control the LP5 bank mode. The default value is Auto.
   The Auto means It's BG mode when the frequency is > 3200 or it's 16 Bank Mode.

[Resolution]
1. MRC shall support LPDDR5 16banks and bgmode
2. Add a setup option "LP5 Bank Mode" to control the LP5 bank mode. The default value is Auto.
   The Auto means It's BG mode when the frequency is > 3200 or it's 16 Bank Mode.
3. Update ODTLoff, tFAW, tWTR, tWTR_L, tWTR_S accordingly.
4. Add a LPx parameter to indicate it's LPx DRAM or not.
5. Add the tCWL support for frequency >= 6400.

[Impacted Area]
LP5 Bank Mode

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 1509247207
Original commit date: Mon Nov 29 00:08:31 2021 +0800
Change-Id: I0f39b884c0076d8d50f5a030de1eeca838271d5d
Original commit hash: eafcaaeee1b72f9b9bc9ba0eddf47741f3c48b20

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h

================================================================================ 
Commit: fd41eec35656efacf89327f60a1693d6f8467a9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:29:12 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][ADL] Coding fix in AcpiPlatform.c and SecureMemoryMapConfiguration.c

1. In AcpiPlatform.c, "MpContext->StatusFlag | PROCESSOR_ENABLED_BIT" is always true regardless of the values of its operands.
It should be "MpContext->StatusFlag & PROCESSOR_ENABLED_BIT".
2. In SecureMemoryMapConfiguration.c, GetIgdMsacOffset() returns register which length is 32 bits, so we should use PciSegmentRead32 (McD2BaseAddress + GetIgdMsacOffset())
,so that AND operation with (BIT20|BIT19|BIT18|BIT17|BIT16)in the following line can get expected result.
3. In PchSmbus.c, we should pass structure size instead pointer size to Length arg in ZeroMem()
4. In SaLateInitSmm.c, Dereferencing "SaConfigHob", which may be known as "NULL", add NULL pointer check funciton to detect

Hsd-es-id: 1509697465
Original commit date: Mon Dec 6 10:55:32 2021 +0800
Change-Id: I9970bfef86bebbd3429ab946e0bca3fa29218d8c
Original commit hash: 27a2f816ee2cfbe4b1c3bf7da289b0dc1c9604f2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSmbus.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: 4e70becbeee80d339f51a7fb2baff0b0611b8bfc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:29:10 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][GPIO][ADL-P][L0][Dual MR DDR5]Dual MR DDR5 board can't boot up after flashing debug rom

Added terminator in GPIO Table.

Hsd-es-id: 15010445128
Original commit date: Fri Dec 17 17:58:04 2021 +0530
Change-Id: Iedb07d35189ff915178dca0d5450686f3f9dd40e
Original commit hash: c6ee76e148bf2e49860c8cac3be51d6b700ee389

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h

================================================================================ 
Commit: 6b8eedd1d69502169881107e084deaa91af783df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:29:09 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPL-S][AEP] - Add UCMC Support for dual TBT.
    - Added the needed changes in BIOS, taking reference from ADL RVP.

Hsd-es-id: 16015216862
Original commit date: Fri Dec 10 11:54:05 2021 +0530
Change-Id: I97547aaaa53d9fdc9b2c5b5f80041c046e14b50c
Original commit hash: 9c18c97c42f09d1bb19bdb3621cc30fa7631149d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cUcmx.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc

================================================================================ 
Commit: 3f561f2c49d935bafe9c60f0474d98ed47215d58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:29:07 2022 +0800 
-------------------------------------------------------------------------------- 
[ADLN]:Removal of non POR items from setup option

Hsd-es-id: 15010415025
Original commit date: Thu Dec 16 19:25:22 2021 +0530
Change-Id: I7217937177ddf8fab05f37d0c0e6401414ac0a53
Original commit hash: b6789ebc5ea14dddcf9060c9adc9b1ed4b6dcf6f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: 5533581b846f45928ce1476a9e66ce2854e59644 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:29:05 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][PCIe] BIOS to modify flow to add support for devices not supporting CLK power management to achieve S0ix

Hsd-es-id: 22014271800
Original commit date: Thu Dec 2 03:43:55 2021 +0530
Change-Id: Ib2fefe00c64bba04703ef5d7fe25c3d71c4da46a
Original commit hash: c75256c232539b2f66900f2f4c6b650e88508551

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 9369fea0536088dccca875268b24fe0395205924 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:29:03 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/RaptorLakeSBoards: RPL-S : Request to add Onboard MR TBT settings  as default

Hsd-es-id: 15010204868
Original commit date: Fri Nov 5 10:34:21 2021 +0800
Change-Id: I20f640369630e23ceafe9cccaf704efc0ea625cb
Original commit hash: 5aac5d1a7fd7a586b91e475508a317910ec0d70c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: f3171dd8a95f17129b397993e1c5d7d38ec3f425 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:29:01 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "AlderLakeBoardPkg/RaptorLakeSBoards: RPL-S : Request to add Onboard MR TBT settings  as default"

This reverts commit b8a8f0d133661200448f2b88fd1d3d485a310aa9.

The original patch will cause devic hung with post code 967F when use
FSP API mode and compiled with GCC.

Hsd-es-id: 16015428624
Original commit date: Wed Dec 22 17:42:24 2021 -0700
Change-Id: Id0e5fd8cd1b73cdad5b4d645fe7c1efe7fd41f51
Original commit hash: a592ceb7cdd4a5f451d97173a69e38049c88371d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: b63024298728023ce9511d5a185b1dfc068fd462 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:58 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2517_00

Hsd-es-id: N/A
Original commit date: Sun Dec 19 08:50:06 2021 -0800
Change-Id: I9ab321f298d97cad5fe33a43a00601ef88c6f4d8
Original commit hash: 3920c94a2c5382cc6c77c53818f3ffde06ae58aa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 54d5cf0b86529b9e378a453981d25147d7bcaf8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:57 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Dec 19 08:43:50 2021 -0800
Change-Id: I27402432189682e49d85531479bbbf127bdff3ff
Original commit hash: 2185124bdbfcb5b0b82e11fff94cdced9588395c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 54dab7b24e8121d95123ff1c99a4f886732b9729 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:55 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Updated the ucode for RPL S A0

Updated the Ucode 0x0000000b of A0

Hsd-es-id: N/A
Original commit date: Fri Dec 17 11:42:24 2021 +0800
Change-Id: Ic11a4d938739f3ff69fb487c5847f03568f9949a
Original commit hash: 965bfcf4a04e7b1e5a80b8a5ca35da2c93733ced

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 9cbde8080c0e8143131eea86c5e15d3e9277e2b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:53 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2516_00

Hsd-es-id: N/A
Original commit date: Sat Dec 18 08:50:02 2021 -0800
Change-Id: I2963849d3197ae63c445da92d70566720ee794ce
Original commit hash: 47feb343b37d866cd1855f165dbe1746fa9fac58

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f3ab24d9556fd1d48638eac6347f1acdd7fa5e9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:52 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2515_00

Hsd-es-id: N/A
Original commit date: Fri Dec 17 08:49:39 2021 -0800
Change-Id: Ia2d528f321072f8f59e41ca28c63c2578a115b0a
Original commit hash: 28fdafd33b1ea14a433a21df235e7c187a9ad53b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4c97115051a672aa845ea21693ce2498f69e9a6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:50 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.60

(cherry picked from commit 477cded602e8d788bf35f7259afc7b1669c9c1c5)

Fri Dec 17 14:55:05 2021 +0000
Original commit date: Fri Dec 17 14:55:05 2021 +0000
Original commit hash: e1d8eac12861f832cc27925c8682ddffc0a5ff1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c5ec1e7900be3109ce926dacc9e12c9f2960c004 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:48 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010440362][ADL-S BGA | DDR5 DDR4] Update the FirstDimmBitMask and Add FirstDimmBitMaskEcc

[Feature Description]
Update the FirstDimmBitMask and Add FirstDimmBitMaskEcc
1. FirstDimmBitMask: control the first DIMM bit mask for non-ECC DIMM.
2. FirstDimmBitMaskEcc: control the first DIMM bit mask for ECC DIMM.

The DIMM bit mask will be used to check whether the DIMM population  1DPC in a 2DPC board is POR or not. If POR, will run POR frequency. If not POR, it will reduce the frequency by 1 bin.
For example, 0x9 is 1001b, and it means MC0 D0 and MC1 D1 need to be populated firstly.
             0x0D is 1101b and it means MC0 D0, and MC1 D0 or MC1 D1 need to be populated firstly.

[Resolution]
Set the FirstDimmBitMaskEcc with 0x09 for ADL-S BGA DDR5 SODIMM board.
Update the FirstDimmBitMask from 0xA to 0xD for ADL-S BGA DDR5 SODIMM board.

[Impacted Area]
ADL-S BGA DDR5

[Register Impacted]
PHY, DRAM

Hsd-es-id: 15010440362
Original commit date: Tue Dec 14 21:48:02 2021 +0800
Change-Id: Ic07e4841957ee98a3166c659dab3352026c8a7a8
Original commit hash: 625538c360530598e618be15d1c328847af4564e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c

================================================================================ 
Commit: e246ffd702e4d35d46da6da929d220ee037da071 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:46 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.59

(cherry picked from commit 6bfef1b1dea2667fabc608c8f887e68c7667f992)

Fri Dec 17 09:10:44 2021 +0000
Original commit date: Fri Dec 17 09:10:44 2021 +0000
Original commit hash: 912b4b5a6f6079a09200d4a85971feb62d944cd9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fbe9153fc05b3a4712a4a1b427b47e0dd9398041 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:44 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Dec 17 00:47:42 2021 -0800
Change-Id: Ie06be08ccac7422dad08659bddf49b29a00edbc8
Original commit hash: 8449fdffd2094f62a20a85d5e15d484aa9e010f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5e414a1f6854e4e651c0188c129e73749f6ece4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:43 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16015343629][ADL-S BGA | DDR4] Reduce the ODT delay by 2 for DDR4

[Feature Description]
Reduce the ODT delay by 2 for DDR4

[Resolution]
Reduce the ODT delay by 2 for DDR4

[Impacted Area]
DDR4

[Register Impacted]
PHY

Hsd-es-id: 16015343629
Original commit date: Thu Dec 2 22:13:51 2021 +0800
Change-Id: I7bdb5c011e064a33468cbec01c366d044d06e5dd
Original commit hash: 971c46073effc22ad61cf1f9ad5c427ff83fb7f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 0a8e5635f01346f3eb55aef9e205348aa54eb625 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:40 2022 +0800 
-------------------------------------------------------------------------------- 
Fix the SUT loops at warn reset issue

Loop in the warn reset with below upgraded case:
RPL-S CPU + ADL PCH/Board + old IMVP (from ADL-S Board).

Hsd-es-id: 15010444437
Original commit date: Fri Dec 17 13:09:36 2021 +0800
Change-Id: Ie2721f84a9285736dd412715b394a79e8d109a5d
Original commit hash: 60326838e57eaedb3af0b40cb6f3ce3c018c6e3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 7868f84d06860ffa8992b0ab7badf8a15471f61e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:39 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Update ADL-P/M L0/R0 ucode patch 0x00000414

Hsd-es-id: N/A
Original commit date: Fri Dec 17 06:22:00 2021 +0530
Change-Id: I6504699735de2b9697f28b6f1601488bd5915767
Original commit hash: 0d65a1dd27c1b5329045ae68fffaf70b7a2bdbc5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 9fcd78834b90546bfbc79118cffe58c3e6ea24a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:37 2022 +0800 
-------------------------------------------------------------------------------- 
[ADLSBGA 881] Enable EnergyEfficientTurbo by default

Hsd-es-id: 15010438994
Original commit date: Thu Dec 16 20:20:02 2021 +0800
Change-Id: Ie1066c2f6be528d1a9c28bfcc9e476d40b80a032
Original commit hash: 374f14620478340b94466d650c6917dbf876dd3f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 371fae0ad3360701b69c31b427124a88c7f52684 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:35 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2514_00

Hsd-es-id: N/A
Original commit date: Thu Dec 16 08:51:40 2021 -0800
Change-Id: I8a588ba01356458661aac09ea25788b2771073ca
Original commit hash: f89c5caaf97c1f910fea353122ade5de335572a4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2d6cf3280b5d065f4b43c29422ca986ec6bd5c5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:34 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P DDR5] BIOS Power meter Support For DDR5 SKU

corrected switch case, not to deviate from the expected flow.

Hsd-es-id: 16015322071
Original commit date: Thu Dec 16 15:11:13 2021 +0530
Change-Id: I1fb91f998cf5f170749f4b3587abe7f811023c52
Original commit hash: 46430b4093a70e8d738a967805846da0640fb07f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl

================================================================================ 
Commit: b194efd24fc7c48bfd10c96cb35d80f3cf4f498d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:31 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.58

(cherry picked from commit ea52ba80807f72ce8584a07b204944510f1d9bbd)

Thu Dec 16 09:10:59 2021 +0000
Original commit date: Thu Dec 16 09:10:59 2021 +0000
Original commit hash: 4f904754262ad803b4b525dd6ee8d0f1727a8778

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 19c8d768d74a2e8e500508fd05998e76042b61c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:29 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16015394017][ADL-P ADL-M | LP5 ] Disable DCM in FIVR on LP5 and LP4

Disable DCM for LP5  & LP4. Enable only on DDR4,DDR5

Hsd-es-id: 16015394017
Original commit date: Thu Dec 16 13:22:43 2021 +0530
Change-Id: I5f934c4e0b7ef38c90a3a1dc3824fb55b98ad7d5
Original commit hash: 4bbc0a0249d75b2575687d774753b682e80e8a83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 662679e9b900c2d9229a91ba68b6000b25ba5635 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:24 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.57

(cherry picked from commit 474cbb9199b3172ba4a3e7c9535d0a62c7946589)

Thu Dec 16 05:07:02 2021 +0000
Original commit date: Thu Dec 16 05:07:02 2021 +0000
Original commit hash: a757cc26b0527f67d059e1bff9062a0f5989e09b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 71b9bbe059ac3603c163f5ff5350936597b7aba3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:22 2022 +0800 
-------------------------------------------------------------------------------- 
[bug][16015392180][ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5] RCOMP target values not applied properly when SaGv is enabled

[Issue Description]
  With SaGv enabled and with different RCOMP target values for each SAGV points, MRC is not using
  proper RCOMP target values in few SaGv points. MRC uses RCOMP target values from 'Input' structure
  which are updated in first SaGv point training and uses the same values in rest of the SaGv points.
  This results in wrong RCOMP target values being used in second and subsequent SaGv point if RCOMP
  target values are different than first SaGv point.

[Resolution]
  Add RCOMP target variable in 'Outputs' structure which gets updated in every SaGv point and consume
  the same in rest of the training.

[Impacted Area]
  ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5

[Registers impacted]
  MC [] Phy [x] Both []

Hsd-es-id: 16015392180
Original commit date: Mon Dec 13 12:54:50 2021 +0530
Change-Id: I61b95b8f8e8069f7c960bbb7ed7962e2024e2a1c
Original commit hash: 8388536763376f5aba776498895576233ef7496b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 56251162ea5ed89b34ea9961c87d002d9d16c7a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:19 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2513_00

Hsd-es-id: N/A
Original commit date: Wed Dec 15 08:47:32 2021 -0800
Change-Id: I26ea20c5e1ff405290b0efb0f4373e6e87bfc176
Original commit hash: ba6189bca244b0df7c5061b41307837fedd69258

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 622317f9f5272b533b985047af28829092f0d1e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:16 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Dec 15 05:48:53 2021 -0800
Change-Id: I1eecc0d45283f21b08f33592a393860ec2d6c9e6
Original commit hash: b4ed5622cfcddb215e85df2cfe80e0f996078d72

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bde704fa7d555f59d06ef436f4e1ac2876e99a69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:13 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.56

(cherry picked from commit b0bc7a971c4a9df449c47f559bb7306d64a7928e)

Wed Dec 15 11:13:40 2021 +0000
Original commit date: Wed Dec 15 11:13:40 2021 +0000
Original commit hash: fb4788a39b385987785b36ca385dadb4f057b092

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e7f6702394e4e468d44dc3327cad0757b944ecbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:10 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/RaptorLakeSBoards: RPL-S : Request to add Onboard MR TBT settings  as default

Hsd-es-id: 15010204868
Original commit date: Fri Nov 5 10:34:21 2021 +0800
Change-Id: I20f640369630e23ceafe9cccaf704efc0ea625cb
Original commit hash: 997c7e137722a1384dffeeb58407097c715d6d6c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: e66bc2944cb232b2b53f71a194c92e36ce9466fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:08 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPL-SBGA DDR5] Display Mux - provide _DSM for Gfx drivers to change GPIO for display MUX iGFx/DGx

RPL-SBGA re-designed DDR5 board support MUX iGFx/DGx feature, port change from ADL-SBGA DDR4.

Hsd-es-id: 15010370852
Original commit date: Mon Dec 13 12:19:44 2021 +0800
Change-Id: I0e27bdb53cc7ebebada63a0c344cc95311f66ddd
Original commit hash: 250c746ae56e8f59223a5dfaa9b4989686dd6751

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBRvpTbtRtd3.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: cf8999b51cf180580b399d15ee377293ec2ebae4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:06 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S][OC] Add eTVB BIOS Disable/Enable Knob for P3K OC Support.

Addition of Enhanced Thermal Velocity Boost control in BIOS for the supporting product.

Hsd-es-id: 22014339627
Original commit date: Wed Dec 8 16:28:25 2021 -0800
Change-Id: I98e4284b4e514e8ca143b3f56ee1acbea00dd154
Original commit hash: c8cb1269d7fb134664915dccbcd17f142a293137

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: bf06c407c7d452d15313e70e155a87639271ce3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:04 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: ME CapsuleUpdate fail with eHAP mode

EnforceEDebugMode policy is not set after applying ME Capsule.
MeBiosPayloadHob is not available on eHAP platform. Therefore BIOS cannot identify ME SKU/FW type and uses default ME ESRT GUID.
Need to apply ME FMP capsule with default GUID on eHAP mode and detect the GUID to set EnforceEDebugMode accordingly.

Hsd-es-id: 18017649222
Original commit date: Thu Oct 14 11:23:31 2021 +0800
Change-Id: If11347bea995694e06a43ae05a2a2e3af83fdb04
Original commit hash: cdcff9cf20e5c403fe144e455b9adeeb1c83d48b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 000ffa508da23bc2313f2d804f3c0b4e98821237 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:02 2022 +0800 
-------------------------------------------------------------------------------- 
[PSR] Chassis Intrusion command

Modifying the value of chassis intrusion request command based on
CSME HI 1.119 spec

Hsd-es-id: 16015329357
Original commit date: Tue Dec 7 14:37:57 2021 +0530
Change-Id: I56905dba1256c48561cc0b9cae095d42408b472d
Original commit hash: 1cc516f5b775ad7e8d152fc816d130a066926b1f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PsrMsgs.h

================================================================================ 
Commit: 5ac1900e7aba9e142e1b084f26667d124189cbe8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:28:01 2022 +0800 
-------------------------------------------------------------------------------- 
Missing FspNvsHob2 when adopting FSP 2.3.

To create FspNvsHob2 and point to the data region of FspNvsHob so either one can be used by boot loader

Hsd-es-id: 15010346067
Original commit date: Fri Dec 3 17:42:11 2021 +0800
Change-Id: I77d4afed88bebc3734e5e10db1bd76dde8abe723
Original commit hash: 12f3bda80be1589c7d3885ed8daeb7fbaf01fc28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.c
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.inf

================================================================================ 
Commit: 87d16ceeaa490651e29105546a383c86ae751da4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:59 2022 +0800 
-------------------------------------------------------------------------------- 
ME/Setup: System got HeciSendwAck ERROR message:  ERROR: C2:V3008F05 I0 55E76644-78A5-4A82-A900-7126A5798892

Issue: The original design is to use a small buffer to retrieve SVN entry number and then locate enough buffer to retrieve all the SVN information.
       But this causes there are two error message logged in report status log.
Solution: Use the maximum number of SVN usage to allocate buffer to prevent BUFFER_TOO_SMALL.

Hsd-es-id: 16015348279
Original commit date: Fri Dec 10 10:32:52 2021 +0800
Change-Id: I013050bf97e6fdb67fd719eb7dff6f12efd8475e
Original commit hash: b397d361a4d7f1081ed454e579c1259837a5ce6b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/MeSetup.c
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeTypeLib/MeTypeLib.c

================================================================================ 
Commit: 2a4630f1543e80a7cb93c0cb2f60f1c266e2582c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:57 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2512_00

Hsd-es-id: N/A
Original commit date: Tue Dec 14 08:48:32 2021 -0800
Change-Id: Ie3256d2b1523ad646d6e0171606d6c79b03c784b
Original commit hash: 8c86f5d3986606723341c3a3a40530c33ec59590

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4b322ae050bbb05837dc4e21179024e46bdbdbc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:55 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P][TCSS][R1] link training fail after S5 cycle

[Description]
1. Fixing ECAM RCR was not applied properly to TCSS xHCI caused BIOS WA
   for setting PEM_EN was malfunction

Hsd-es-id: 15010396781
Original commit date: Mon Dec 13 14:41:10 2021 +0800
Change-Id: I1acb87a051ac976915dbdc2b93dc95846500258f
Original commit hash: 9202fb700bab3bd363cbf84ae735949c7f09d7d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: c96f78282290eb36216a58b39dfe1a2a26116621 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:53 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P DDR5] BIOS Power meter Support For DDR5 SKU

updated power meter device rail and sense resistor values for DDR5 RVP Board specific changes.

Hsd-es-id: 16015322071
Original commit date: Tue Nov 23 23:10:31 2021 +0530
Change-Id: I1e7f3e7a3140cf1d64a4d974d8d289f19696bca2
Original commit hash: 8ec559325aae785983e0fb8df907c3c605d5daba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl

================================================================================ 
Commit: ac37a98947bfc440a674fdf1d42c2adc124e8b95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:51 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix reversed logic in FDO reporting function

SpiIsFlashDescriptorOverrideEnabled has reversed logic when reporting
whether jumper is set on platform or not. The logic behind the
register is that 0b means that Flash Descriptor Override is enabled and
1b means that it's disabled.

Hsd-es-id: 18019432823
Original commit date: Tue Nov 30 12:14:58 2021 +0100
Change-Id: I4890ecd8d867a3e2303f861b8e189b694dac39e3
Original commit hash: 0d9d09d6075fe0141f35c53b0e86ae4b7623113c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiDxeSmmSpiAccessLib/SpiAccessLib.c

================================================================================ 
Commit: 3984c001bb5637e6da90ce0fe0149fe3e88c2e05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:49 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Define XDAT ASL method for PCH xDCI

XDAT method used by PCH xDCI which reports whether there's xDCI
connection couples xDCI directly to EC which for PCH is the agent
programming SPR register. Thanks to moving this function from C1S xDCI
scope to BoardPkg xDCI scope we can decouple that hard dependency on LPC
and EC design.

Hsd-es-id: 14015523481
Original commit date: Wed Dec 1 12:19:26 2021 +0100
Change-Id: I456fda309a91536402519b2602f80e1d63639257
Original commit hash: 86146a100a3d7396f040d2341074da282c998cf5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl

================================================================================ 
Commit: 4ed92040f5a4abda3ae500d6d8fd06bdfad5e4d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:47 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPL][CVF] CVF support Part-2
1. Moving GSPI, ISH I2C pins from CRD1 to CRD2 connector
2. CVF is not POR on RPL-S, so disabling for RPL-S

Hsd-es-id: 16015351932 15010008512
Original commit date: Thu Dec 9 18:43:28 2021 +0530
Change-Id: Ia5661038b2f33196af778220124fcb3aa7bceb17
Original commit hash: 4f49ee3333dd90bd7b532088aed70bc11601aacb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakePBoards/Include/RaptorLakePBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Setup/Advanced.vfr
AlderLakePlatSamplePkg/Setup/RPLpRPLsSaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 0c4a79997445ff399fbf80fa453762fd121702a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:45 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Dec 13 12:08:51 2021 -0800
Change-Id: I49d8ff3e6942f42377402b618f6c5bd9778e67ba
Original commit hash: e649d611329b447db17e9a319f794eeaa56480f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d4192c9f51c9da7327181c42a64429db3101c3f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:43 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2511_00

Hsd-es-id: N/A
Original commit date: Mon Dec 13 08:48:25 2021 -0800
Change-Id: I87546c715c34b8426933360e650fbbe5c6ed53ee
Original commit hash: e41c1fc62d5c83c06f0f4bec782e8f2da9a13960

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1b260cd51f82c0d343214aea609056aff8ced6a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:42 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.55

(cherry picked from commit 787c3bfc32a695acfaf925bb6d199c37e7b52e6b)

Mon Dec 13 12:18:51 2021 +0000
Original commit date: Mon Dec 13 12:18:51 2021 +0000
Original commit hash: 00d45d8181b5a87963007a4441e0804f96864564

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 39d45df6e014a970a7fb52d02bde8d198ab9a0ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:37 2022 +0800 
-------------------------------------------------------------------------------- 
Fix "bitwise comparison always evaluates to false" warning error

The issue was exposed by the Chrome FSP build.

Hsd-es-id: 15010394820
Original commit date: Mon Dec 13 09:39:04 2021 +0800
Change-Id: Id8f93b5654e9e6fd3c14a3fac490f7735b39c931
Original commit hash: 5571fc8ef2321be253e932404a8e027852d7445c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 52b3006ac16d8bc8b36f06cd1841a18d08459b60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:36 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "Security/TXT: Add support for ACM benchmarking"

This reverts commit 20c165a9a2535e113448a0e440f65dfee0f48c11.

The original code will cause GCC build failed for
Intel/AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
function RecordBootGuardPerfData.

Hsd-es-id: 15010394985
Original commit date: Sun Dec 12 21:54:50 2021 -0700
Change-Id: I317c2a378bfc5d9e6af0ec54e675ba6e1be7e8bc
Original commit hash: e8f400340d335280cc45d8a7b8fb6a6a5d034644

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/prep.bat
AlderLakePlatSamplePkg/Include/Library/PeiBootGuardEventLogLib.h
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf

================================================================================ 
Commit: 1c1f20f071d1790cb9c8013388635282d1e6dab8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:33 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] CPU frequency keep low after AC unplug then plug if disable Intel speed shift

Fix incorrect initializing Power Management global variable and Configure TDP flow

Hsd-es-id: 16015339925
Original commit date: Fri Dec 10 02:00:37 2021 +0800
Change-Id: I8a23fdceb1124b21a1fea6ad59554bff0d9e8dd4
Original commit hash: 389772ab6c7cb926aa1c273d9012dd6334f03153

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: 09ba92fc8a2c6189ee51d1fe894ca068ddafd6e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:31 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2507_00

Hsd-es-id: N/A
Original commit date: Sun Dec 12 08:50:30 2021 -0800
Change-Id: Ie33b9ee194123fa1eed5a25a8c7c7e395586b74a
Original commit hash: 965189c90b0a429ca1dcbb0365467882e08247a8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3da4eee87ec557a7ba658601eed60a3961413c49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:30 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Dec 12 02:21:12 2021 -0800
Change-Id: If2c0e2b5313c43ea4fadc2dedbac8dc44ad003a6
Original commit hash: 055ed6bd63e30666046782976a8ce90cbbebbb53

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d796da00d5058b268b89b456bb7bafca757c1215 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:28 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2506_00

Hsd-es-id: N/A
Original commit date: Sat Dec 11 08:50:34 2021 -0800
Change-Id: I95a07a67f1ba84a2f8eb486d4fad22dd7938930c
Original commit hash: 56982916116f57289ba62211cdf9253f113ff402

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 175515a8f69b639b1389b72f1e39a667e001474b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:25 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Dec 10 19:56:29 2021 -0800
Change-Id: I5939c485127b016555bc01b5d9b230a1208e94d4
Original commit hash: 634a7484fc00757d7ee78612288bdd92e91e9989

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0776943d08fe094560468d38a75bf60d58e05f4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:23 2022 +0800 
-------------------------------------------------------------------------------- 
Security/TXT: Add support for ACM benchmarking

This change adds support for collecting benchmarking data for BootGuard ACM.
Building BIOS with -perf flag enables collection of benchmarking data from MTRR8. Also, ACM should have benchmarking support enabled.

Hsd-es-id: 14015376522
Original commit date: Wed Dec 8 20:38:55 2021 -0800
Change-Id: I7e04096d79a502a365c596bd0186240de6013d11
Original commit hash: f561720d0c328d87407fe5c4a65515ac8007f0ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/prep.bat
AlderLakePlatSamplePkg/Include/Library/PeiBootGuardEventLogLib.h
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf

================================================================================ 
Commit: 2caaee721080be01b5506f2546ba69a05fb0b7e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:21 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Converged Touch SPI controller (THC supporting both HIDSPI and IPTS protocols)

Part 2
- Hid Over SPI support
-- New Quick SPI Driver

Hsd-es-id: 14014941665
Original commit date: Thu Dec 9 19:30:37 2021 -0800
Change-Id: I2c0f433e429c68d473a761992bb361a2c6d3eef0
Original commit hash: b96dd4ab1e34e1607fe3a8010029b90a4a126e9e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
ClientOneSiliconPkg/Fru/AdlPch/Dxe.dsc
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegs.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpi.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpi.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpi.inf
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiAbsPtr.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiAbsPtr.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiComponentName.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiComponentName.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiHid.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiHid.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgDxe.dsc

================================================================================ 
Commit: 86a92d8a309a58f6060891fd571ef128df10f2d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:19 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2505_00

Hsd-es-id: N/A
Original commit date: Fri Dec 10 08:49:45 2021 -0800
Change-Id: I9e6ad020d2ef1d64fbb818f6b7314555db45efa4
Original commit hash: de69dd13aba28e01b39e6c1eed729280ba4d905c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 35bf98b063761d96b56a589f9d4236c06e5de45f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:18 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.54

(cherry picked from commit f9dd12d740575ed5d3a6534cea615cd703e79dc0)

Fri Dec 10 06:18:14 2021 +0000
Original commit date: Fri Dec 10 06:18:14 2021 +0000
Original commit hash: 607ec84f3d4a29ed93906617539c7173105b9f16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ea352bfa4088e06de7b307017acb6fd2d4378bdd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:16 2022 +0800 
-------------------------------------------------------------------------------- 
BIOS shall configure the VR parameters as per VR Spec update.

 - This patch is to override VoltageLimit setting according the Spec.

Hsd-es-id: 15010304365
Original commit date: Thu Dec 9 21:43:25 2021 +0800
Change-Id: I0ef431d6b41b3e0984934821b22940b292438172
Original commit hash: 287f1f5d5ef59e0ea633fa15f2f47f3071f64b5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: bb735138286f7db7f5cc9cd001129d614b6017b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:13 2022 +0800 
-------------------------------------------------------------------------------- 
Expose FVM enable/disable knob and put IccLimit value menu under the FVM enable case.

According the latest VR profile Spec (WW48), IccLimit has the spec defined default value
(Iccmax.Itrip) when FVM is enabled.

The change is to 1) expose FVM enable/disable knob and 2) put the IccLimit value
setting menu under the FVM enable case.

Hsd-es-id: 15010307564
Original commit date: Wed Dec 8 21:43:36 2021 +0800
Change-Id: Iba788f539c6f87d10233ce9ab33d233668d4f28b
Original commit hash: f03e42ede3563c90993acd1c4af27cf2624b846c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/Setup.inf
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h
AlderLakePlatSamplePkg/Setup/SetupPrivate.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/Include/CpuDataHob.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c

================================================================================ 
Commit: 36250437848649068f94f6be62762809d2f3f3e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:10 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL][LPE] LPE Erase SSD option is not clear after SSD Erase fails due to entering incorrect Master Password

Clear LPE options after failed attempt.

Hsd-es-id: 15010337930
Original commit date: Wed Dec 1 15:26:21 2021 +0800
Change-Id: I6e358c48a6023e7260986b701068e042f77b5226
Original commit hash: a55ffb00cb7940c564f9be8c3b48900b249ab736

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 285415a615cc590363165b965daebd569c0cb58f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:08 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL S] -ADL S 150W,  New TCC offset setting, New PL1 Value

Hsd-es-id: 1309320060
Original commit date: Thu Dec 9 01:11:42 2021 -0800
Change-Id: I73c86960f845f27ed2d8dc150cb6669359434da2
Original commit hash: e4ad85abb1eeff7e9cc52f18e4a9f8356a670764

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 4e3f8786a7fe623a9afb5289df68e058fd4c0619 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:06 2022 +0800 
-------------------------------------------------------------------------------- 
ADL_C0 Production patchID 0x00000018

  - Add patch 0x18
  - Drop ADL-S B0/G0 patch

Hsd-es-id: N/A
Original commit date: Thu Dec 9 17:11:01 2021 +0800
Change-Id: I25cb65c854e5d43a54ff9ea5ed62ccb932483c74
Original commit hash: 590da418a78a416856e41d5156ea75f8c653b465

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 929f56df1765ba309f833d5d225ec43da0c9ffa9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:05 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2504_00

Hsd-es-id: N/A
Original commit date: Thu Dec 9 08:48:15 2021 -0800
Change-Id: I1e008e16e1f16b5566ee744f39acef6b76a00c3c
Original commit hash: fe4320b8710d6de8f026ed61f59a852d809929e2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a3a615a6586138fcd607797f05c7298f65792954 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:27:00 2022 +0800 
-------------------------------------------------------------------------------- 
RecursiveMultiVcConfiguration leaves bus numbers assigned after temporary enumeration.

Hsd-es-id: 14015643214
Original commit date: Wed Dec 8 18:50:11 2021 +0530
Change-Id: I7c7fc261b1f39c659db61accd37b9096c66cdc4a
Original commit hash: 7bb0f194fb9ec3771130135f7cf49975ee6c7c00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: e93640a13b8b7257077953d3a03b5273f6f3700f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:57 2022 +0800 
-------------------------------------------------------------------------------- 
Program PRMRR size to ADL default 2MB if CPUID == 0xB06Fx

Program PRMRR size to ADL default 2MB if CPUID == 0xB06Fx

Hsd-es-id: 16015249495
Original commit date: Wed Dec 8 14:36:59 2021 +0800
Change-Id: I993f2e78e6f652454addd0273a4dbf23bb3014a7
Original commit hash: ea444ba05f17611b83c809d5443474ad714cc2bf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: 10e6dbb470c7d0cbbefbb1ea5a71fc725940d737 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:54 2022 +0800 
-------------------------------------------------------------------------------- 
[WWAN][5G][4G] Request for WWAN _DSW WakeEnable change to fix the unexpected modem D3/L3 transition in connected standby

5G:
1. Set WKEN to 0 at the end of _OFF instead of setting WKEN to 0 in _DSW.
4G:
1. Set WKEN to 0 at the end of _OFF instead of setting WKEN to 0 in _DSW.
2. Remove MOL3, FLGF, FLGW and FLGN flags.
3. Replace FLGN with WOFF in 4G _ON and PON methods.
4. Replace FLGF and FLGW with WKEN in 4G _OFF method.

Hsd-es-id: 22014271732
Original commit date: Thu Dec 2 13:24:12 2021 +0800
Change-Id: I0ca10f4fae222092ccb7281a2009ac793b563aac
Original commit hash: 469331187ee90a8e460355a11b3268c86577604d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie4GWwan.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie5GWwan.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl

================================================================================ 
Commit: 51dd26ea9b07f35abaeb039111a265a8917e5b6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:51 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Board config update #2

Set PlatformType to TypeUltUlx, PlatformFlavor to FlavorMobile.
Enable DashG for DG2 support.

Hsd-es-id: 1509247225
Original commit date: Wed Dec 8 13:29:32 2021 +0800
Change-Id: I642918806031da825abb2cf0d71877c0cb5ff2d7
Original commit hash: 0c7adafc1c20b11bde58f7b50b836b6d7ce73368

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: d1ffd55b054483484771a31e67588b0a2767c795 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:48 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Dec 8 15:40:28 2021 -0800
Change-Id: I2420f55af1885566cf44b86800b66eb48af88449
Original commit hash: a815cacd57c74a3626ebf2bf9c6d79c71a5bc06d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5178f46bb5f9fb4911f7eec7d17e3ce4d526aa10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:46 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.53

(cherry picked from commit 3657c250d8b13cbfbe3fd884c18afe273a308571)

Wed Dec 8 22:01:20 2021 +0000
Original commit date: Wed Dec 8 22:01:20 2021 +0000
Original commit hash: a9b2770e90845a65e2ebd0319d16f19c4f31ddb2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5506c7189e1cb94c03048a627bc1260fd18135d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:44 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][14015668935][ADL-S ADL-P | DDR5][Update DDR5 LCT centering for 2N]

[Issue Description]
  Low CmdV margins with DDR5 double-size modules

[Resolution]
  Apply 2N centering in LCT for DDR5 as well, in addition to DDR4

[Additional change]
  Limit DDR5 double-size modules to 3600 by default

[Impacted Area]
  ADL-P ADL-S DDR5

Hsd-es-id: 14015668935
Original commit date: Tue Nov 30 13:43:39 2021 -0800
Change-Id: I3daf57113aa680c0af40a590fbfac4b0b8ecf3f5
Original commit hash: 23cb97c9475a157fd303dcf182dabb2d6680d2ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: e21d060cfdba30d4abdcb773605ccf24fef434ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:42 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.52

(cherry picked from commit c258ce74b3ea5b93e032be97168e86cd4a70088a)

Wed Dec 8 20:31:18 2021 +0000
Original commit date: Wed Dec 8 20:31:18 2021 +0000
Original commit hash: fd3c8164e5002229d229943c0efe6a7fb0312bdc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d5428fdc790c6015bdb8620ae09d92e65afa6c67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:41 2022 +0800 
-------------------------------------------------------------------------------- 
[bug][14015653423][ADL-S | DDR4 DDR5] MrcReadParamIntoCache is broken for RdV in 2DPC asymmetric configs

[Issue]
 RMT shows RdV saturation errors and zero margins in 2DPC asymmetric config.

[Root cause]
 MrcReadParamIntoCache has an early exit in case of RdV, as this parameter is not per-rank.
 In symmetric rank population or 1DPC the FirstRankFound check was enough.
 But in 2DPC we can have R0 present only on MC0 while R2 present only on MC1.
 In this case MC1 registers were skipped and this cased RdV margining problem.

[Resolution]
 Track McChBitMask in MrcReadParamIntoCache to ensure RdV on all channels is being fetched into register cache.

[Additional change]
 Run early CMDVC on DDR4 2DPC above 2400, in addition to DDR5 2DPC

[Impacted Platform]
 ADL-S 2DPC DDR4/DDR5

Hsd-es-id: 14015653423
Original commit date: Mon Dec 6 21:21:55 2021 -0800
Change-Id: Id8045d2629a29956f447df44c81ac9de3b5642bc
Original commit hash: 465f373c60f785af214cdbc5757e63e8e3a61889

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: ceac1da4fd10508a7d970a057ed9eb6629c7a8e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:39 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.51

(cherry picked from commit 75807d5f6ebffa7d778c7024fc724d4181ecfbf0)

Wed Dec 8 17:02:47 2021 +0000
Original commit date: Wed Dec 8 17:02:47 2021 +0000
Original commit hash: e05261c5b5d8a4bb835d2648ff17b88d1342bbb0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 290b7434ae67b1db92cda0291e098e8c16c66054 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:37 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2503_00

Hsd-es-id: N/A
Original commit date: Wed Dec 8 08:52:22 2021 -0800
Change-Id: Ifd9287eb31117da39708de439a793f811d013921
Original commit hash: 7fd8b589d606fd27a53b480fbb1096ce57e9435c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9d76c7c1bf1e6cf6b165663059164bb53c86cad4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:33 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL N] Platform VR POR update for WW50_2021

This covers WW 41, WW 48 and WW 50 VR Spec
- Added 7 Watt sku support
- Updated Loadline values

Hsd-es-id: 16015329339
Original commit date: Tue Dec 7 20:36:34 2021 +0530
Change-Id: I058799537a700bcd3a4791391351aff95f682fcc
Original commit hash: 7dda0a32024d3cffcf75981967757375dac86364

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: fa0e4f205cbaf5448fb4928d8aca63a8db1d14d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:31 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Adding new Si specific programming of xHCI

Adding support for new xHCI controller did for Silicon specific
programming where needed. New xHCI controller has DID of 0x464E.

Hsd-es-id: 16015340921
Original commit date: Tue Dec 7 13:54:32 2021 +0100
Change-Id: I1f33d3f1d29f100b23294bc48cf0965280401e36
Original commit hash: d66cc0a285a0bc21428b49e7fae5c958db267075

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: d762b027e6ab1e0f97f2963b5e16bf5fbd30d316 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:29 2022 +0800 
-------------------------------------------------------------------------------- 
Reduce the frequency of reading NPK MTB BAR while doing BIOS tracing

Remove the reading of MTB BAR before reading SCRPAD[2].
Since reading MTB BAR and reading SCRPAD2 are back to back which may cause Trace Hub hung.

Hsd-es-id: 22014274251
Original commit date: Fri Dec 3 17:27:29 2021 +0800
Change-Id: I147e85aa3fe57ae811c4b71f5eb67f0c6cc411aa
Original commit hash: cf21935d374925ef53e4ec837bffa3e248f79288

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/Library/PeiDxeSmmTraceHubHookLib/PeiDxeSmmTraceHubHookLib.c

================================================================================ 
Commit: f9330cd34bd5e6963bada67b146ac9e1b169b29c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:28 2022 +0800 
-------------------------------------------------------------------------------- 
[ADLN]:Porting wake capbility from s3/s4 via pcie wwan module

DDR4 delta changes
WWAN is connected to port 10

Hsd-es-id: 16015311437
Original commit date: Wed Dec 8 12:17:06 2021 +0530
Change-Id: I1d231ca06ecf3eadd01e1f81d66bd02697f88950
Original commit hash: bf8c13087df02635ed0ab13e49cfab506f0d6e68

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl

================================================================================ 
Commit: 21d758e232752282a0352af4c71b9caced21d22c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:26 2022 +0800 
-------------------------------------------------------------------------------- 
Nvme based recovery: BP PCIE access enabling

Implemented an interface which allows Nvme Boot Partition read
thru PCIE DMA, and GetLogPage read is still available.

Hsd-es-id: 15010353464
Original commit date: Thu Nov 11 18:22:29 2021 +0800
Change-Id: I5abd519f3f1a910ecd930b4332baaddc4a2bd95d
Original commit hash: 20267558f009b8650d1dd99204a80151b1b87fa4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.h

================================================================================ 
Commit: 4ef1722e899b32b01c148a9a610b271a4d4d1718 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:23 2022 +0800 
-------------------------------------------------------------------------------- 
[ADLN]:DDR4 RTD3 changes

Delta changes in DDR4
1. wwan mapped to port10 ->rework
2. pch ssd mapped to port9:12 ->by default
3. sata ssd on port1 ->which uses same power pin as pch ssd in rework case.

Hsd-es-id: 16015311437
Original commit date: Tue Dec 7 09:30:12 2021 +0530
Change-Id: Ibb0007059a7229c1ae43c6f1cd8034c2a85ab16d
Original commit hash: 74382d0a1d2bf1c7a2a6451005e08fe1bb9d1027

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlNDDR4RvpRtd3.asl

================================================================================ 
Commit: 1532b0b92c82c6f108f1d3fe9f11fd9005c8c255 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:21 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Board config update

Correct root port maping of WLAN.
Set PWREN of Touch Panel 2 to high as default.
Set PCD for the force power GPIO of Retimer.

Hsd-es-id: 1509247225
Original commit date: Tue Dec 7 13:26:14 2021 +0800
Change-Id: I56095e6f97a8f9bb133832d292b8c50303de8196
Original commit hash: 1f7d4b7cf08af6b9d6947883e2e6cc842ebffdf4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/GpioTableRplPPostMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplPPcieClocks.dsc

================================================================================ 
Commit: f49f4155a74a1a8cddfdecc2926ab856cd72c02f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:19 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][ICCWDT] BIOS is not updating the OC_WDT_FAILURE_STS in Scratchpad of OC_WDT_CTL in PCH

OcWdtResetCheck() should support both API Mode and DISPATCH Mode

Hsd-es-id: 16013617271
Original commit date: Wed Nov 10 22:52:03 2021 +0800
Change-Id: I0145e8b4b27561c0a22ccb4bb6bf9acf70a8d0bc
Original commit hash: e4cbecaa16ace607c3339248d402b339b01d6c39

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperPlatformLib/FspWrapperPlatformLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c

================================================================================ 
Commit: 98eca96888a269970f593584d48767d23de993aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:18 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][PCIe] BIOS to modify flow to add support for devices not supporting CLK power management to achieve S0ix

Programing ptocge and dlsulppge bit irrespective of clkreq status

Hsd-es-id: 22014271788
Original commit date: Mon Nov 29 12:25:17 2021 -0800
Change-Id: I803795352db290a1951a0cb62ae4bdd932356996
Original commit hash: 0eb4645d4fb520f42b66f46142b4bf9f1138e968

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: a49fdfa976e15a84b89c8bb4d0310b15bd0a5eb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:16 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2502_00

Hsd-es-id: N/A
Original commit date: Tue Dec 7 08:51:05 2021 -0800
Change-Id: I3e3cf419d185df776ec9e7d7e114eb1242a4f709
Original commit hash: f3d463721ca4e10b4625e6d849d708684a2c3a21

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1708d50fb5b8d9e6ddd6d65042b5d93035e81e95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:15 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5] Updated frequency/gear inputs (SAGV enabled/disabled) are not reflected back when using FSP-API version of bios rom.

[Issue]
After changing the frequency/gear points (SAGV enabled/disabled), the values entered are not updated when using FSP-API type rom.

This was caused because the policy updates were in place to update only the freq/gear points during FSP dispatcher mode.
Whereas during FSP-API mode, the memory config structure was not setup to take in the respective fspmupd values.

[Resolution]
Apply policy updates so that Memconfig structure takes in updated freq/gear points.

[Additional Changes]
1. Add "ThrtCkeMinTmrLpddr" in FspmUpd.dsc.
2. Apply policy updates to following input parameters:
    a. ThrtCkeMinTmrLpddr
    b. WRDSEQT
    c. DebugValue

[Impacted Area]
DDR4 DDR5 LP4 LP5

Hsd-es-id: 22014183715
Original commit date: Tue Nov 30 11:11:07 2021 +0530
Change-Id: I47a796ecb793b7fa30ea08c14f5ea7ac411c631d
Original commit hash: 0b00538c43965788c580e004f8f971ae71f72976

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: b4d894ac3f7d2143e312d0744a4dff77ee7bfb24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:13 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P][TCSS] VT-d security default setting is not enable as default
 for TCSS/iTBT on RPL-P platform

Set iTBT VT-d security is Enable for RPL-P.

Hsd-es-id: 1509247225
Original commit date: Mon Dec 6 15:43:39 2021 +0800
Change-Id: Ice1bcd8913aa23e02b6b5749bfde7626a1a2e28d
Original commit hash: 9201d8e233143064f1a4cd8eec3fa51eff82d4f0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakePBoards/Include/RaptorLakePBoardConfigPatchTable.h

================================================================================ 
Commit: ba49e8d9d218fa4b320ba7cc8898ebaeb9f7ab9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:11 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLP][USB4] PCIe disabled notification from BIOS to PD

Notify EC to PD firmware for enabling or disabling PCIE.

Hsd-es-id: 15010367651
Original commit date: Mon Dec 6 16:20:42 2021 +0800
Change-Id: I0def45e38eec547243b5356cfb7db6b7c83e5166
Original commit hash: 66cd7f24f2f74a8681892bc06bf9f4df1d1988ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 28fb159f9e095b7168c8c93b9901306531d5f4a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:09 2022 +0800 
-------------------------------------------------------------------------------- 
C1S/WdtCommonlib: Fix for clearing OC survivability bits in  WdtClearAllowKnownReset.

This change fixes issue related to clearning OC survivability bits
caused by changes in I2bf450f6f00f03ee8a259500a267ac2da768dd2c.

Hsd-es-id: 18019517900
Original commit date: Thu Dec 2 17:10:24 2021 +0100
Change-Id: I181a15fe072edc2bb440281f13471f8a26974e21
Original commit hash: ba91de90a401f83c9abb16c5666cb0dd3c52cead

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiDxeSmmWdtCommonLib/WdtCommon.c

================================================================================ 
Commit: 89bbfba17e13a5e0ac1c200d729f47d012bf71dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:06 2022 +0800 
-------------------------------------------------------------------------------- 
[MebxFeaturePkg] Need AMT settings exposed to XMLCLI for automation

Hsd-es-id: 18019334916
Original commit date: Mon Dec 6 13:10:50 2021 +0100
Change-Id: Ie37812cca8eb702008c133064b7f94645123b2b5
Original commit hash: 8e85d6d8073703dd9722bba58b6cb93618867024

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/Include/MebxFeature.dsc

================================================================================ 
Commit: ea4a6732208df7cc672b6b050622957d3d082196 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:03 2022 +0800 
-------------------------------------------------------------------------------- 
ADL S 150W, New TCC offset setting, New PL1 Value

- Updated PL1 Tau to 56 Sec for TDP >= 125W

Hsd-es-id: 16015275175
Original commit date: Tue Dec 7 12:25:29 2021 +0530
Change-Id: I2a613f1132fdc944a76d55ad3bc75ef29e7ed2f6
Original commit hash: 3a08b8fc19cfbc93eaefd206dcabe51a2985717c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: a903a4802e1e4a8560f737cd75de462d839f3e4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:26:02 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.50

(cherry picked from commit 00805d5df56bc11360acec0976555d4688bcb7d6)

Tue Dec 7 07:50:09 2021 +0000
Original commit date: Tue Dec 7 07:50:09 2021 +0000
Original commit hash: 927282e8076250e7d3b8ad8a6d9e157121ad18e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c05c6c095eded5b200f68f1c214205e10fe6e33c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:25:59 2022 +0800 
-------------------------------------------------------------------------------- 
[bug][1309231080][ADL-P ADL-M | LP5] BIOS unable to reserve PSMI memory if RemapEnable bios knob set to 0

[Issue Description]
While allocating memory for PSMI region MRC fails to allocate PSMI region if 'TopUseableMemSize' is less than
4GB. MRC compares TopUseableMemSize with 'PSMI base address' (which is usually above 4GB address range) instead
of 'PSMI region size' to be allocated and skips if 'TopUseableMemSize' is less than PSMI base address.

[Resolution]
Compare 'TopUseableMemSize' with 'PSMI region size' instead of 'PSMI base address' while allocating PSMI memory region.

[Impacted Area]
ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Register Impacted]
None

Hsd-es-id: 1309231080
Original commit date: Tue Nov 9 15:14:08 2021 +0530
Change-Id: I7bf9b99647d687da94d588fc1e39e7dda7cb9e5a
Original commit hash: 3dbd3ae473f6914c1e272d5d4e0f1e159e8a821c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 7874b5e0414763cd540e0a9fe9198d45044cc1fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:25:58 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-SBGA][DDR4] eDP Mux RTD3 update

Move RVP RTD3 for eDP Mux from ADL-SBGA DDR5 CRB to DDR4 CRB.

Hsd-es-id: 16015094960
Original commit date: Tue Nov 23 16:02:49 2021 +0800
Change-Id: Ic9e68694f4883a7a1ad1c29f69bb0dea4a086615
Original commit hash: 91392c7b33d301e1acfd24830228f40e2f2051d6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl

================================================================================ 
Commit: e479a6ba4969ff3a122149929dab11220d8c5926 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:25:56 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/SBGA]Enable DashG runtime

Runtime enable DashG by PcdDashGEnable.
Build DashG into all platforms, enable on ADL-P and ADL-SBGA.

Hsd-es-id: 16015094960
Original commit date: Thu Dec 2 08:37:46 2021 +0800
Change-Id: I68ade3d2875f4a58c5e57cc743c4e7eab4561222
Original commit hash: 330d209dbad0f17250e39d38431b45dd5b089400

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/DashG/DgOpRegionInit.c
AlderLakePlatSamplePkg/Features/DashG/DxeDgOpregionInit.inf

================================================================================ 
Commit: a318a0f86e7847ff4673849e030389f8c619f16b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:25:52 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][ADL][SBGA][AEP] Setting Touch Pad Interrupt Pcd

Setting Pcd value to Interrupt Gpio for touchpad

Hsd-es-id: 16015225498
Original commit date: Tue Nov 30 01:21:09 2021 +0530
Change-Id: Iaccde574705cb2779b058f62aaba1a451877ded9
Original commit hash: 5c8b35333c7984f28eadc8da0a70c75fa2e4ce88

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 745ab19b99a42b6e48224f62374f182570883cdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:25:50 2022 +0800 
-------------------------------------------------------------------------------- 
Features/MEBx: "Manage Certificates" disappear after load default

Issue: When load default, the MEBx is also provisioned, which leads to suppress all the items in "Remote Setup Configuration menu" in next boot, including "Manage Certificates" item.
Solution: Add "INTERACTIVE" flags to prevent MEBx provisioning when load default.

Hsd-es-id: 14015625211
Original commit date: Wed Dec 1 14:52:52 2021 +0800
Change-Id: Ib03b89b6046106b26aaec6951f8cad490ef86926
Original commit hash: dedfd14ed29ec2fcf1dc47525073111080166058

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVfr.vfr
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxStrings.uni

================================================================================ 
Commit: b750d8856a85874b9e9cf0b4d2c7032ce4730501 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:25:47 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] CapsuleUpdate: Remove Retimer/Tbt Controller while building "all" standalone capsule

[Description]
To build standalone only include system FW.
Device FW should be not included.

[Change]
1. Remove build itberetimer/dtbtretimer/dtbtcontroller firmware while building "all" standalone capsule.

[Impacted Platform]
ADL
RPL

Hsd-es-id: N/A
Original commit date: Wed Dec 1 13:33:38 2021 +0800
Change-Id: I361c64c5e0e4e9c70ab0d97ce45f8ea90ce997ba
Original commit hash: f324e05f82e3c31c3a54d1ae719aa8f79153331d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 9e49dfa80f9cc8be2464f9d73b6bb4d764824bca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:25:45 2022 +0800 
-------------------------------------------------------------------------------- 
Hsd-es-id: 16014700325
Original commit date: Wed Nov 24 14:25:45 2021 +0800
Change-Id: I71c08e47def59c65da9a56fb23c20284f6757820
Original commit hash: c41bf61aff6ae80d24387b64bd6b4671da46f4ab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/SplitFv.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 67eb19aa9db25524cad5064a2f61498f667aa939 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:25:43 2022 +0800 
-------------------------------------------------------------------------------- 
Hsd-es-id: 16014700325
Original commit date: Wed Nov 24 12:55:21 2021 +0800
Change-Id: Ibd01c5cc1d1b977d2e473472a1a67f121d56d643
Original commit hash: 7f789a6a5ce667a5516a0c048912d9dea55813ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsulePkg.fdf
AlderLakePlatSamplePkg/CapsulePkgRes.fdf
AlderLakePlatSamplePkg/CapsuleUpdateConfig/Descriptor.bin
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/ComponentUpdateLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: a75003b00770a9374e68765249449f2d50eab0eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:25:41 2022 +0800 
-------------------------------------------------------------------------------- 
[ADLS BGA] Mega Block Above 1MB is failing to allocate - Phase 3

Hsd-es-id: 1309068768
Original commit date: Mon Nov 29 15:08:39 2021 -0800
Change-Id: I2520106ad6e607bc279793dbbd358e2413236000
Original commit hash: 75d1edaa7ecdb426287932a6f64b889b49752242

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: d957b279b0198b02f8ee0c26f697ee582b13e7ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:25:38 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Dec 6 09:14:20 2021 -0800
Change-Id: I5bf3cfe3c8f1d95f45b1723d66924db41cee5a7a
Original commit hash: 9ebf8001c2d6173ec43dcbbcc95bd29a3d3318b7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 18ca6571b39b8678e6e2478ee1588f32c9cd93f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:25:36 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2501_00

Hsd-es-id: N/A
Original commit date: Mon Dec 6 08:51:13 2021 -0800
Change-Id: I7460adc1e1797edc22a5be8278ff921f0d30c5de
Original commit hash: e58edf07fc57c51f1c86e42e2c1edf0fcd75ab11

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f4851c7ad2646b69c3b08f1143f59e1af4fa644f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:25:34 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.49

(cherry picked from commit a234625b61c7b8d32530b5aa5213409be47e5b08)

Mon Dec 6 13:13:09 2021 +0000
Original commit date: Mon Dec 6 13:13:09 2021 +0000
Original commit hash: cbd96f9336804b4774a194c972e236981d64c44b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f4ab0ca6fd6d5e9a2a513b3c232c890aefb5461b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:25:33 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16015311519][ADL-P ADL-M | LP5] Revert 'dynamic power gating' and 'dynamic WCK changes'

[Issue Description]
Random margin drop of few LP5 systems at higher frequencies

[Resolution]
Disable below power gating features on LP5
 1) Disable CaValidPiGate and CkeIdlePiGate features for LP5.
 2) set WCK_MODE to safe mode for LP5 1R

[Impacted Area]
ADL-P ADL-M | LP5

[Register Impacted]
PHY

Hsd-es-id: 16015311519
Original commit date: Sun Dec 5 21:28:22 2021 +0530
Change-Id: I1c1fb69c153564d26ab73cca3feedb8299b1f63e
Original commit hash: 29a84c8ea3e45e596396475ff23728e5fe525e13

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: cbe608a68cd0c2f58c2de3f4fc5add529200cee5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:25:31 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.48

(cherry picked from commit 1ce23a1498d83a58471d9a7d608480ba940566ce)

Mon Dec 6 12:39:50 2021 +0000
Original commit date: Mon Dec 6 12:39:50 2021 +0000
Original commit hash: 0b258da251c3bfdb59828aa5af51935e3a57de6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9a7e828912044edfc72847f7682d62637fc74fec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:25:29 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010368710]Revert "[ise][16015157472][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Disable unused CCC Pins"

[Issue/Feature Description]
This reverts commit adf707d4a04d6b64e77285fae51d3cc90a6ae450. (https://git-amr-7.devtools.intel.com/gerrit/160626).

[Resolution]
This reverts commit adf707d4a04d6b64e77285fae51d3cc90a6ae450. (https://git-amr-7.devtools.intel.com/gerrit/160626).

[Impacted Area]
ADL-P ADL-M | DDR5 DDR4 LP5 LP4

[Registers impacted]
Phy

Hsd-es-id: 15010368710
Original commit date: Sun Dec 5 08:30:59 2021 -0700
Change-Id: Ib99e1e84c7ab1cdc53684b84b7c83d6bbcfecacb
Original commit hash: 683197f6a188f348e96f2a32f12bae774a9d931e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 4bb4f19a08084df176d55acf0be8053cc8c4909a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:25:27 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.47

(cherry picked from commit 3e99a4c4a15870866b1cc4b50d923d73f0e7ac41)

Mon Dec 6 11:27:54 2021 +0000
Original commit date: Mon Dec 6 11:27:54 2021 +0000
Original commit hash: 3c714e6c7b901c823b78df533b9b560bf72d1311

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 83eab7268f5652776d0da499be1bf7162780327f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:25:25 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010368676]Revert "[ise][16015107392][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] RxSDL Length optimization post MRC training"

[Issue/Feature Description]
This reverts commit 16d5d9ec8b6a1f7534ae2f3a37f24efc8b53edb1. (https://git-amr-7.devtools.intel.com/gerrit/#/c/158034/).

[Resolution]
This reverts commit 16d5d9ec8b6a1f7534ae2f3a37f24efc8b53edb1. (https://git-amr-7.devtools.intel.com/gerrit/#/c/158034/).

[Impacted Area]
ADL-P ADL-M | DDR5 DDR4 LP5 LP4

[Registers impacted]
Phy

Hsd-es-id: 15010368676
Original commit date: Sun Dec 5 08:35:16 2021 -0700
Change-Id: I334f6ae1b11f1a69bcba557ae232db45c4047e75
Original commit hash: 520d50aa616794faad063b2019c35e7ff81fdf0d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 35ced775667dfa1e735333e10953ca0a44877ca1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:25:22 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.46

(cherry picked from commit cb2c021d3ea560f24e7d0313049dcba96a32d1ef)

Mon Dec 6 10:13:58 2021 +0000
Original commit date: Mon Dec 6 10:13:58 2021 +0000
Original commit hash: 593881e70dcee8662928d91419df141bbde2cb1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 92aec05d507875d6b3cdcc6ad97c5b6689106360 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:25:20 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[ise][22012129401][ADL-P | DDR5] Vtt control function"

[Issue/Feature Description]
This reverts commit 2a5877a7e1b8a780c62f3703f08b7309c1aa114d. (https://git-amr-7.devtools.intel.com/gerrit/#/c/153010/).

[Resolution]
This reverts commit 2a5877a7e1b8a780c62f3703f08b7309c1aa114d. (https://git-amr-7.devtools.intel.com/gerrit/#/c/153010/).

[Impacted Area]
ADL-P | DDR5

[Registers impacted]
Phy

Hsd-es-id: 15010368651
Original commit date: Sun Dec 5 08:39:26 2021 -0700
Change-Id: I0c47954e4efa633896623bddac20a7875accb165
Original commit hash: ef8db147ffe133825fe56cde8eaa24ca37ea204a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 31a19ac735b78a6df69b51078c252c56de3659d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:25:16 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[PCH] Board config update"

This reverts commit b4aab8a9926e4443baa6bb8e0b1a5050577717ae.

Original commit date: Mon Dec 13 09:22:46 2021 +0800
Change-Id: I92c4808d96deabc91a897602a0f07fc97d94bb5a
Original commit hash: 2dbb744985c0ea153f19c4a073393c1da9620ed9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/GpioTableRplPPostMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplPPcieClocks.dsc

================================================================================ 
Commit: 00a23972e55f1b2ecdd16851901b4a4ec412e3b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:25:14 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[PCH] Board config update #2"

This reverts commit 72b26033fc958ca4cb4e764a791a4010c12917f0.

Mon Dec 13 09:22:34 2021 +0800
Original commit date: Mon Dec 13 09:22:34 2021 +0800
Original commit hash: 7ecf6b6b9323b2fd3d26a7282929c5057cc63ea9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 37b81aacc4a3d58309905352a3a1d8933e742505 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:25:11 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-P/SBGA]Enable DashG runtime"

This reverts commit cd2ce02784a15bb68445d483f77c29df99ce418a.

Mon Dec 13 09:22:21 2021 +0800
Original commit date: Mon Dec 13 09:22:21 2021 +0800
Original commit hash: a4c609fef478f7b4e7a99a1da477df0af6d74277

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/DashG/DgOpRegionInit.c
AlderLakePlatSamplePkg/Features/DashG/DxeDgOpregionInit.inf

================================================================================ 
Commit: d4b001f6a72a37047573b3cf7ef0b7fc4b88ca0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:25:09 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/SBGA]Enable DashG runtime

Runtime enable DashG by PcdDashGEnable.
Build DashG into all platforms, enable on ADL-P and ADL-SBGA.

Hsd-es-id: 16015094960
Original commit date: Thu Dec 2 08:37:46 2021 +0800
Change-Id: I68ade3d2875f4a58c5e57cc743c4e7eab4561222
Original commit hash: cd2ce02784a15bb68445d483f77c29df99ce418a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/DashG/DgOpRegionInit.c
AlderLakePlatSamplePkg/Features/DashG/DxeDgOpregionInit.inf

================================================================================ 
Commit: e01d8ce18837bed77bc6dd3366dc288d718df278 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:25:05 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Board config update #2

Set PlatformType to TypeUltUlx, PlatformFlavor to FlavorMobile.
Enable DashG for DG2 support.

Hsd-es-id: 1509247225
Original commit date: Wed Dec 8 13:29:32 2021 +0800
Change-Id: I642918806031da825abb2cf0d71877c0cb5ff2d7
Original commit hash: 72b26033fc958ca4cb4e764a791a4010c12917f0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 2b8e45ee9883032e05935ba1c63e1f4f933a3080 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:25:03 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Board config update

Correct root port maping of WLAN.
Set PWREN of Touch Panel 2 to high as default.
Set PCD for the force power GPIO of Retimer.

Hsd-es-id: 1509247225
Original commit date: Tue Dec 7 13:26:14 2021 +0800
Change-Id: I56095e6f97a8f9bb133832d292b8c50303de8196
Original commit hash: b4aab8a9926e4443baa6bb8e0b1a5050577717ae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/GpioTableRplPPostMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplPPcieClocks.dsc

================================================================================ 
Commit: f03143c6f0a89d69bdef78b3dc760c0cf589900d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:25:01 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[RPLS][PORT FROM MTL] Handshake between BIOS and GOP for Pre-OS support for External Display over Type C when being the primary display"

This reverts commit 02bae42c4f96fa291786ccfecb6650b6e8653173.

The original code cause build error if build with legacy MEBX using
'prep rpls lmebx':
VfrCompile...
TcgSetup.hfr(64): ERROR 12288: 4171
  	: already defined

Hsd-es-id: 15010364884
Original commit date: Sun Dec 5 23:04:08 2021 -0700
Change-Id: I473f44b982dc1a620bdf50883a2918853f0d118b
Original commit hash: fc65eb431e2d4cc853b0ee4abc507eda6a451a3e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 38a55fa6a09a2bf28c74f0eaf50e23199ff76cc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:24:56 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.45

(cherry picked from commit 18b32d4fe47e564acf28a87e3813aa0c42af7514)

Mon Dec 6 08:12:47 2021 +0000
Original commit date: Mon Dec 6 08:12:47 2021 +0000
Original commit hash: 528f98bd971ea8c8eb4dbf3ba8421c075f3e0a49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a569bdb10cc9b032c5f2e24d829d6a6a5a87e4ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:24:54 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[ise][16015239487][ADL-P | DDR5] RxBIAS Optimization"

[Issue/Feature Description]
This reverts commit a0c343680dc3518857f25ddf5119d630e9603034 (https://git-amr-7.devtools.intel.com/gerrit/160677).

[Resolution]
This reverts commit a0c343680dc3518857f25ddf5119d630e9603034 (https://git-amr-7.devtools.intel.com/gerrit/160677).

[Impacted Area]
ADL-P | DDR5

[Registers impacted]
 Phy

Hsd-es-id: NA
Original commit date: Sun Dec 5 08:05:42 2021 -0700
Change-Id: I9de13d11eeeaa28753485c5112fd3f478dc3bca3
Original commit hash: ba11f59d165f2afa3d4ff5b6923ce5aaa0627092

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 9e8594fdc134e3a4977d039ebed056b6c6db6284 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:24:51 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Tiano core display issue (logo displayed as 2 partial images on
top left & right corners) when we boot system with API mode BIOS binary

- in the FSP API Mode, while FSP execution happens, it cannot call the
PPI's from the BootLoader.
- Keeping default value for the resolution as 0, while silicon initialization
flow, graphics reference code will check for the resolution from the policy.
if the policy has 0, then it will get the values from the Gop as a defualt resolution.
if the resolution provided by the policy then Graphics code take the precidance for the policy

Hsd-es-id: 16015248678
Original commit date: Thu Nov 25 23:05:14 2021 +0530
Change-Id: If0c3c0f2764fb9fad5dda49ac4b708b6b9089f5d
Original commit hash: 5ac7bf25e40d9737add37b0807891a9096043efb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c

================================================================================ 
Commit: 731a43a5515b30ad87be26c2836dcd3ea1a21128 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:24:49 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.44

(cherry picked from commit 4cb0f156b4922c8bc0732462f0096f67fc9611cf)

Sun Dec 5 18:02:37 2021 +0000
Original commit date: Sun Dec 5 18:02:37 2021 +0000
Original commit hash: 4e19493aba1ef1a5a232ce072161ef1899aaf0fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 41e2f57d95e00837101f55581c90437e20ab68d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:24:46 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2497_00

Hsd-es-id: N/A
Original commit date: Sun Dec 5 01:06:08 2021 -0800
Change-Id: I44c9944da4db6e016dd6a4573cbbb7f02b288e1c
Original commit hash: fb7759582c095536ab76b174623b98029db1e699

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f5410fbf5122cb621db6c3fb16df5add536511de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:24:43 2022 +0800 
-------------------------------------------------------------------------------- 
CS1/IpBlock/MemoryInit: Stop unwanted compiler optimizations in GCC

In GCC 11.2 a new optimization kicked in, which caused some UD2
instructions (0f 0b) to be emitted in code that is executed in
every boot. This code is from the MemoryTest code (for both
cold boot/warm boot and S3 resume).
To avoid this optimization following code change needed.

volatile uint8 * ptr >>> volatile uint8 * volatile ptr

Hsd-es-id: 16015246092
Original commit date: Thu Nov 25 15:50:36 2021 +0530
Change-Id: I6c2102bdcdf9dae8f04df30f79afe0b3df8765bb
Original commit hash: 126a3d9fa5e0452143adff73cadf96de64994daf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryTest.c

================================================================================ 
Commit: 67472cc3fb095a82eb04a483a32e7f4927d26c78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:24:38 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Dec 3 09:24:59 2021 -0800
Change-Id: I6b3afdf0b27db045e84bb4b933b12fdaab0b8025
Original commit hash: 8c584ff6fbb761175a77df12e91a30d0eb8ff69e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7c5914605205894e7fb2a1677237b00c30482c87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:24:36 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2495_00

Hsd-es-id: N/A
Original commit date: Fri Dec 3 08:54:24 2021 -0800
Change-Id: If1e65cd24fb8e7d43e29e26b8cefe4c222693a6b
Original commit hash: 4f688a7163e4798f3b8f78474905c59325abe4df

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d4a0a9b2d35cb679d61cbeca83eb304e92ba26ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:24:33 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][ADL-P] Fix for Yellow bang observed with "Fast Boot" enabled in BIOS on ADL-P boards

YB is observed for PS2 mouse in DM, when Fastboot is enabled in BIOS page. With required changes in AcpiPlatform.c file,
Issue is resolved.

Hsd-es-id: 16015200440
Original commit date: Thu Dec 2 21:34:47 2021 -0800
Change-Id: I8bf55262c3ba85ef4bfc34794a40815528023fa6
Original commit hash: 7398fc7527455bb3f631e27b421ace0ccbb16873

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 017c412c430595e82ee5f2774db63aea42cb7cf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:24:31 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLS][PORT FROM MTL] Handshake between BIOS and GOP for Pre-OS support for External Display over Type C when being the primary display

Hsd-es-id: 15010215407
Original commit date: Wed Nov 17 15:24:46 2021 +0800
Change-Id: Ia0e036a1d6756e059c0d48ddff7110bdcaad94ee
Original commit hash: 76fff3d7f4fd459796557889d7f567eafd87520e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 5603b0625d139529f529bc8f2cd12243d5194d0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:24:28 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S][LPE] LPE Operations not performed when AMT Features is Disabled in BIOS

 -Removed depex AmtWrapper and AmtPolicy from RemotePlatform driver, instead of that Asf Lib will called

 -Moved RemotePlatform driver and added Alert standard format protocol as depex for Asf functional

Hsd-es-id: 15010167087
Original commit date: Fri Nov 26 15:01:22 2021 +0530
Change-Id: I79cbee42ee5d998df5f657e179129339447979a4
Original commit hash: 8824685108adf1ca240a1552b42403f31627935d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf

================================================================================ 
Commit: 620591fa448e94ce385eaa87c61f4bd411118f6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:24:23 2022 +0800 
-------------------------------------------------------------------------------- 
Integrate ADL-P/M/N GOP version 1044

Hsd-es-id: NA
Original commit date: Fri Dec 3 10:55:39 2021 +0530
Change-Id: I247b1ea2573b1ed9c442424feda68a159717cf9b
Original commit hash: e125794581a65beef535fd0587d0c3ed81e024da

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 8402c3020bce4e8578ee2de6da337bcd4530d907 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:24:21 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Update HwEq default policy mismatch values.

Hsd-es-id: 16015299014
Original commit date: Tue Nov 30 19:34:44 2021 +0530
Change-Id: I3c7f9fd2ba8866739e52a7485c23930b77582687
Original commit hash: d122bb6e95957ba817519c51be60eb156cbbf4d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 5fad9563d4acf2eed8b21847c371291e6f19b1f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:24:19 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Fix KW issue

Fix KW issue for Change-Id: I7a7e34dd580a161881988a83d23c9e114f915e4e

Hsd-es-id: 1309069659
Original commit date: Fri Dec 3 11:07:09 2021 +0800
Change-Id: If24af4ccd8a0b67b81c1887885285fb473613087
Original commit hash: 61c843e1226692ec2d547a70c55b111f4d8ce59e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 7ca0b4456931c8bd6bfd43e4a71af2ae2be5ebe3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:24:18 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] PCH DIDs Update.

Hsd-es-id: 16015283922
Original commit date: Wed Dec 1 13:44:30 2021 +0530
Change-Id: I052c021463290a3094020a5352b341f465f09933
Original commit hash: fa29eac9c34bad0aed6463b09ba25c64ed41d2b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: 1c0b4fcdf5cb21264cda16b07b4f30dda5ec7cd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:24:16 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S][Ddr4Rvp] Dptf should be enabled on all configuation as per POR.

Dptf was disabled through patch table on AlderlakeSDdr4Rvp etc., so
removing patch table entry to enable dptf.

Hsd-es-id: 22014282894
Original commit date: Thu Dec 2 23:26:19 2021 +0530
Change-Id: Ia773f12bfcd60e233641908ba6820c88c867eb25
Original commit hash: ae5cce8f5bfa68d59a7da8760edcafcc0359c2a5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: b7d9d39b6fa399b237f692be4dfd8a0580062f94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:24:14 2022 +0800 
-------------------------------------------------------------------------------- 
ADL Platform VR POR file WW47_2021
 - Updated PL2 for ADLP 682 45W Segment

Hsd-es-id: 22014217430
Original commit date: Thu Dec 2 22:47:35 2021 +0530
Change-Id: Ie4716570c0f43d1a7fee8e24a7a4a6d64696661d
Original commit hash: d5c32258afa152c855dbd60dc0c7ef96b445acf7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 891d353d9d60a7cd11229611dcd3f5398ead34f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:24:13 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2494_00

Hsd-es-id: N/A
Original commit date: Thu Dec 2 08:51:17 2021 -0800
Change-Id: Ia072285d6f6db0f97dbc8edccd6f887eab2a4078
Original commit hash: 70ebab95d48f7844cf4c83e0b82347533a984d68

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: deabff59bc69a558119d256117d27646f534cfe0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:24:11 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-S]Updated the ucode for ADL S C0"

This reverts commit a718236c4e7468038d95b7449e7d657248361d1e.

Hsd-es-id: N/A
Original commit date: Thu Dec 2 08:11:03 2021 -0700
Change-Id: I6d20ea01061cbb1635e5321a66cc69c986ae37c1
Original commit hash: daf9b1548ddb8dbb109af38998a55dd7e2cac6da

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 7e11b4c70a2850a7d7a99382322f0fc4cf5dbdee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:24:09 2022 +0800 
-------------------------------------------------------------------------------- 
Change the warm reset to cold reset after setting BIOS DLVR bypass knob

Once soft strap (OC_DLVR_FORCE_BYPASS) value is updated in BIOS to
enable/disable DLVR bypass mode, BIOS is performing warm reset instead
of cold reset which is resulting to MCA.

Hsd-es-id: 15010338062
Original commit date: Wed Dec 1 10:49:57 2021 +0800
Change-Id: I7d0f1e8610ca33d9f8a35e0561eeeeb7fd5eed18
Original commit hash: 074931bef01686dddfbca73b3cfbec6b350d5c25

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 0f91fbe0d05dd36fa8ed03d05ca673843565ada3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:24:08 2022 +0800 
-------------------------------------------------------------------------------- 
ADL S 150W,  New TCC offset setting, New PL1 Value
 - BIOS should program
   TCC Offset to 10 instead of 0 (zero).
   Set PL1 = PL2 = 241W

Hsd-es-id: 16015275175
Original commit date: Tue Nov 30 12:16:20 2021 +0530
Change-Id: Ic145538d998909c24a07ac7f3c20389cec7117c2
Original commit hash: 923af5a3bdd406b807fa5d4666dfcacea329ac4c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: 0237aba642c94959a602f75208717b63fb60df65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:24:03 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.43

(cherry picked from commit c13d8736d90a6e7e17497847b1a7e712d26ed186)

Thu Dec 2 09:03:41 2021 +0000
Original commit date: Thu Dec 2 09:03:41 2021 +0000
Original commit hash: 51efa4bc6d4e0e423337829b655c438c66a56ab2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4ac5cbd06358570bd0f640264bf5e9e2f8b79dd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:24:01 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010343234][ADL-S | DDR5] Mixed DIMM check update.

[Feature Description]
1. Mixed DIMM check update.

[Resolution]
1. Mixed DIMM check update that will add the check for DIMM vendor, DRAM width, rank number to detect there is a mixed DIMM config or not in a channel.

[Impacted Area]
DDR5 Mixed DIMM

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 15010337537
Original commit date: Fri Nov 26 10:03:08 2021 +0800
Change-Id: Ia2e22f3254957f5ed7fe773f03e118b986800b2e
Original commit hash: bc8db25929f61374221e681d20608125dba60880

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 6f764149d1ad0e86e32accdaaf35783c913a058e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:59 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][CNV][WIFI] Add Japan to BIOS DSM 6GHZ Support - WiFi DSM

Add 6Ghz allowed in Japan instructions

Hsd-es-id: 15010334108
Original commit date: Tue Nov 30 11:52:45 2021 +0800
Change-Id: I8c5ca15eafbf5dbea8bddd2221ea0101e217b2ae
Original commit hash: 04f56ecc35123f422afeb0f1bc393d7f767271b3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 2d7509bd594a0f1f44d68784bf284e861f40c5dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:58 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.42

(cherry picked from commit e5ad74a20689941fdd6346306156a0a08ce48f02)

Thu Dec 2 08:22:06 2021 +0000
Original commit date: Thu Dec 2 08:22:06 2021 +0000
Original commit hash: fcb0ff764edc75d4e704c49bfcb26ab58dc7ab73

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0bd31be8e93f5310e54623be73cbdf466487e414 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:56 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010343234][ADL-S ADL-P ADL-M] Disable Weaklock

[Feature Description]
1. Disable Weaklock

[Resolution]
1. Disable Weaklock

[Impacted Area]
Power and Margin

[Register Impacted]
PHY, DRAM

Hsd-es-id: 15010343234
Original commit date: Fri Nov 26 18:08:41 2021 +0800
Change-Id: I974ce397faa25143f0825756be55fd887d578470
Original commit hash: 77260dfd153067e3eb1e0ea005b0782d73bba19d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 4c422d2b249286f524776bc7b877c54e43c1c8e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:54 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PCIe Atomics feature programming update due to BWG 2.2

This change updates programming of PCIe Atomics as per BWG 2.2.

Hsd-es-id: 1309209057
Original commit date: Wed Nov 10 15:52:37 2021 +0100
Change-Id: Ib1c0fccd613fbfb5ca117000c2bc6905a29ec713
Original commit hash: 34574148c3c160fba8cb8557821995660030c4c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 927683e21f4d74c7b2f6f1223f836453e81d2cc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:52 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] Request to display PD FW version information in BIOS TCSS Platform Settings page

Hsd-es-id: 15010301340
Original commit date: Fri Nov 26 17:11:37 2021 +0800
Change-Id: I6add25cb03b2a535b1b82addd755c5d5f9ceaa2b
Original commit hash: 04c6c2685de3a6b7f19b75dffef85957add1fbde

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.c
AlderLakeBoardPkg/Library/DxeUpdatePlatformInfoLib/DxeUpdatePlatformInfoLib.inf
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 8967584beff493428776c9740e2777e5d6ccb533 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:51 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-N][IMAGE] Add OV13858 & OV01A1S camera sensor support in BIOS as default setting

Modify camera setup default setting for ADL-N using patch table.

Hsd-es-id: 16015127439
Original commit date: Wed Dec 1 14:34:41 2021 +0800
Change-Id: Ie93de1f3e625e8c092de58a556c7c0e9abd0f20f
Original commit hash: a4665ddaf9460da653526a37dd3a2de8594a0245

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 0c2c9be926a53b89e25eb7e35a2d3589bcbb8716 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:48 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Dec 1 12:17:13 2021 -0800
Change-Id: I48eba266c1da302a1422f44b3d9c5649da4773b9
Original commit hash: 2c93fa4ad29ff6c0f75239e73c166c5b68a4d85c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b898ee4d3054f4ba76a571dfb1343e79d85b6f17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:47 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2493_00

Hsd-es-id: N/A
Original commit date: Wed Dec 1 08:49:18 2021 -0800
Change-Id: Ie0d8577e6e27ddc1f63eaff67d649db579e14222
Original commit hash: 2c664fdca69c43f1cc38e7a4e54b6a0fb31506ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3806369756663efa2c2e6dc7a6cec349587215af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:44 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Updated the ucode for RPL S A0

Updated the Ucode 0x0000000a of A0

Hsd-es-id: N/A
Original commit date: Tue Nov 30 20:32:04 2021 +0800
Change-Id: Ibaea705c5a5a0ba53005f7fd7528a25a3ab7658d
Original commit hash: 7f7c3c895066c10006bd1ec0a7c35adce916b436

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 76de8615c5ad2fe20509d8817c4bfcabb55f1e73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:42 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2492_00

Hsd-es-id: N/A
Original commit date: Tue Nov 30 08:51:38 2021 -0800
Change-Id: I01c00ceb0d4b0d6d1c076ed62909d4000c689870
Original commit hash: 975b8ef06b03dbae0487421cced4d54a5671cd03

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1cd726fe28efabfc9d3cb17198530619f9411dca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:38 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] Add new microcode for the ADL-P K0 Production Patch ID 0x00000313

Hsd-es-id: N/A
Original commit date: Tue Nov 30 11:06:12 2021 +0530
Change-Id: Ib799d38f953e2e64befc4fc75e936a9a46c5f05d
Original commit hash: 8850154f977114af00f5a8294ad2605b7193a3af

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 0ff1d2164dda39006c5f7853ca97d4ebb8615a64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:35 2022 +0800 
-------------------------------------------------------------------------------- 
Clear BIT19 if IMVP VendorId is 0x1E and ProdId is 0x00 or 0x08

Hsd-es-id: 15010319337
Original commit date: Thu Nov 25 12:09:46 2021 +0800
Change-Id: I8daeab1231cd803dbb7d13132cc42d0b77c0e2eb
Original commit hash: f7a2cb6aa9c8de7b95ce335b67ee528f5686354d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: c0870404d0dcd94f0fc971a8d9c80bb516b76483 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:33 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Nov 29 16:01:18 2021 -0800
Change-Id: I3b2b071d9bb3353e17cc6ee540f9306a24d3278d
Original commit hash: bb406c5267206f41ed1f165c5c5af47aa3f261d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 58500525681313c6d2a2e1bde2cc4d77d4b067a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:32 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.41

(cherry picked from commit 309bc70898fd023eae7edb079351f70c297cfc04)

Mon Nov 29 18:36:10 2021 +0000
Original commit date: Mon Nov 29 18:36:10 2021 +0000
Original commit hash: c9ad8673355ad7afa096dde8d7770bf5bdcc6425

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 076fffd59d9e59ed95a6e1e824e531e0e0dd35ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:30 2022 +0800 
-------------------------------------------------------------------------------- 
[bug][ADL-P ADL-M ADL-S | LP5 DDR5] MRC is not relaxing tWRRD parameter for LPDDR5 and DDR5

[Issue Description]
  MRC is not relaxing tWRRD parameter and using ideal calculated value for TAT.

[Resolution]
  Update MRC code to relax the tWRRD timing with correct variable

[Impacted Area]
  ADL-P ADL-S ADL-M LP5 DDR5

[Registers impacted]
  MC [x] Phy [] Both [ ]

internal only:

Hsd-es-id: 16015271637
Original commit date: Mon Nov 29 21:52:24 2021 +0530
Change-Id: I0ec565f296107edb8f10045ebcfe51fc84401c94
Original commit hash: 963635ff8b4b22a4a9beee2e3e96941b0b089060

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 03196e7a937b4c76b440e89a054e5eaf31fe21ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:28 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2491_00

Hsd-es-id: N/A
Original commit date: Mon Nov 29 08:49:27 2021 -0800
Change-Id: Ia64b981d68efd6d1734983f65f411307bf4cac9b
Original commit hash: 86f1b13ab9993e25026c021261d0605def9853e4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8f4e8a77e19c34d3e1e105ece1a3e4db8b831017 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:27 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.40

(cherry picked from commit 1da3e2bb54622e94f43c60d06377a2363ce0d6ff)

Mon Nov 29 16:21:21 2021 +0000
Original commit date: Mon Nov 29 16:21:21 2021 +0000
Original commit hash: 48675acd15007645321c45908e5a07571b39e62f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eec4b6ae645090c09c37e562a24f23185cf7972e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:25 2022 +0800 
-------------------------------------------------------------------------------- 
CS1/IpBlock/MemoryInit: Match declaration and definition.

gcc 11 enforces that declarations and definitions of functions should
identical. This will solve build problem of FSP using
GCC11.2.

Hsd-es-id: 16015246092
Original commit date: Mon Oct 4 16:21:15 2021 +0530
Change-Id: Iedfc300cc4f564b9b21219b46619a60ef0b8ad80
Original commit hash: 2380ceaa0af6748d034ab627a2de2fd43a2819fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: cf7f3ed5adff19de66c4c62de951f445286f2dc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:22 2022 +0800 
-------------------------------------------------------------------------------- 
[Catlow] Add Catlow Product in C1SPkg

- Add Catlow product in C1S
- Add CatlowFspPkg.dsc file for Catlow specific change
- Reuse AlderLakeFspPkg for Catlow

Hsd-es-id: 16015242147
Original commit date: Thu Nov 25 11:21:56 2021 +0530
Change-Id: I4cccdf40d2b0147befc0e82bffc190e0eced15e8
Original commit hash: b29683498ef615ed28c82bc87cf7f49108f1be94

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/BuildFv.cmd

================================================================================ 
Commit: 7bf91d03ba6952f03a6dc641d924ed30696496d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:21 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL/RPL][TCSS]iTBT - BIOS to ForcePower on _PS0

SWCM set iTBT force powenr bit on _PS0 to avoid
lose the MSIX content.

Hsd-es-id: 1309175143
Original commit date: Fri Oct 29 13:56:06 2021 +0800
Change-Id: I1634b44670972cb3696bd4b2091b88a703c81bda
Original commit hash: dcfb3722d3628c3fd3a6ca66b53c9e7883a1e740

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssDma.asl

================================================================================ 
Commit: 930c563d0d68a91093aac31742852d2f0f163e7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:19 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Updating the setup text for "Off to High Current Mode".

The value of Off to High Current Mode must be greater that or equal to VccST board FET ramp time.

Hsd-es-id: 16015199594
Original commit date: Mon Nov 29 10:10:40 2021 +0530
Change-Id: Iffd88f025a363a4263fbae5ff4bdf3e0c687b3ac
Original commit hash: caf177e1496bac104694ab74290f219c37e9edb0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 00471db443a534ffb9b6eda7c2f29a2bf75f117c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:17 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLS][POC] Provide option to enable SWCM for dTBT

Hsd-es-id: 15010249013
Original commit date: Mon Nov 8 09:35:40 2021 +0800
Change-Id: I5dbe6623a2566ab54e01c97e4cd4e490c252c634
Original commit hash: db8a297a6843fd466a57f67fdc0cbc894572452b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c

================================================================================ 
Commit: 1994de28828aa18e8a18b381a0ce0e44929d8d86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:15 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPL-P][CVF] 
1. Moving GSPI, ISH I2C pins from CRD1 to CRD2 connector
2. GPIO Setting for RPL-P
3. CVF is not POR on RPL-S, so disabling for RPL-S

Hsd-es-id: 15010008512
Original commit date: Fri Nov 26 15:42:09 2021 +0530
Change-Id: Iea1e86e867b4cccc053ec04ea958efd175ae3924
Original commit hash: e5cc70bc1e294dd4a1fcce9ed70cd3688e2b874f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakePlatSamplePkg/Setup/Advanced.vfr
AlderLakePlatSamplePkg/Setup/RPLpRPLsSaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 9f1a4444fbe877ad155cded030508865de6ece2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:12 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][ADL-P][TCSS] GPIO to control Aux override for Non Retimer Port from BIOS for LP5 T3.

Adding support for Aux Ori Override GPIO details for IOM Config block for
Adl-P Lp5 T3 Board.

Hsd-es-id: 15010264805
Original commit date: Wed Nov 17 12:33:34 2021 +0530
Change-Id: Icd686eb25ea2b9c39622338c33ea7389fe39e865
Original commit hash: 180d3db926793a217c47a110982c8c6506b6f0ad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: 9d9b5b5786dc043af0212d5bf240b55a9e54a855 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:11 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.39

(cherry picked from commit a9778616b18c6c72ce333becde378f1ea2f510ae)

Mon Nov 29 02:23:57 2021 +0000
Original commit date: Mon Nov 29 02:23:57 2021 +0000
Original commit hash: 54f897f871bc2566091d0e0a683e8e3d71cab189

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 486dad313a6c55f7d6fc2828280799472d1f8e6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:09 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][22012129401][ADL-P | DDR5] Vtt control function

[Feature Description]
  Enable Vtt control function on ADL-P DDR5 for 2000 Frequency
  This would help save power.

[Impacted Area]
  ADLP, DDR5

[Registers impacted]
  MC [ ] Phy [x] Both [ ]

Hsd-es-id: 22012129401
Original commit date: Wed Sep 22 20:31:18 2021 +0530
Change-Id: I586963d3bbc863990f69f1bb21d7c1b0801dc65f
Original commit hash: 1b0afdf1ec7eea54be83748dfaa894b1ac17456c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 7c7dca2450d077487f5acce9ebe77c2be6d1a739 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:05 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Fix PL1 Value

PL1 will get changed when only change PL1 time, which is not expected .

Hsd-es-id: 1309069659
Original commit date: Wed Sep 8 15:40:33 2021 +0800
Change-Id: I7a7e34dd580a161881988a83d23c9e114f915e4e
Original commit hash: 5c2933c5ae665d9e8938388a24315fb5b1f66b39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 3c0e5aff9105611c5b699c00ab9016fc2399aba9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:04 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2487_00

Hsd-es-id: N/A
Original commit date: Sun Nov 28 08:50:14 2021 -0800
Change-Id: I1b7c3c18a6523c2d34dac271dcbcb83bb4e9de55
Original commit hash: 3cceaa50bf8def48ab98262fcc955f64768ae4aa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b0c2dc74b0b6d8b5e8ecea9d09aba15ca585bf28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:02 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Nov 28 01:52:40 2021 -0800
Change-Id: If1d7a378f7ae270fe7f382ad6d2903f863cdda98
Original commit hash: 1d0d827737b2c478f61453a510f3f91f5a73e551

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 58545e5d279b1b2704b8a4a3e46babb983832408 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:23:00 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2486_00

Hsd-es-id: N/A
Original commit date: Sat Nov 27 08:50:18 2021 -0800
Change-Id: Ib36f01d0974440f9eb1ef2f54f55ef8a1763771a
Original commit hash: fb30cc2c018e9d6fa8adccaa8f8bbad4dcff5b0b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1dee1ff4e98a67b5342cbe0380940685ae76b6f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:59 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.38

(cherry picked from commit e60d207f7bf11234763ef37e42ff65bf11702ef9)

Sat Nov 27 14:37:19 2021 +0000
Original commit date: Sat Nov 27 14:37:19 2021 +0000
Original commit hash: 18e6fb53db0d2675387457c1f214046a9fbb3e50

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e824839d9e02e4f2fc9e97a50ddb7ae74adf0497 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:55 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Nov 26 17:10:27 2021 -0800
Change-Id: I374f840f041b16e075c82991b8e39cc806313b94
Original commit hash: e5aec2f5c36dc215298fdc345086e721f1b8b2da

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 50ddb84fcf572c0db9ff83c285f913afda54c950 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:53 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2485_00

Hsd-es-id: N/A
Original commit date: Fri Nov 26 08:48:57 2021 -0800
Change-Id: I77accf3bf509778bb6ff337d989c28f216181b2f
Original commit hash: d587820edcce8049f3e35a44b539ae88b37c238a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3a93b8f05b8c840b45aa42dfd52aa4246db1b10a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:52 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.37

(cherry picked from commit d4257da3d50e3d8eac608c10a9c5c40ea6b7248b)

Fri Nov 26 15:06:51 2021 +0000
Original commit date: Fri Nov 26 15:06:51 2021 +0000
Original commit hash: 9fcb1bb3b365e4e2744c61eae5064bd8861d0da0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 433c47c5764f947cade50b5dfadc55b607ac15f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:50 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16015107392][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] RxSDL Length optimization post MRC training

[Feature Description]
RxSDL Length optimization post MRC training, this is to save power

[Resolution]
Disable unused legs in SDL lanes

[Impacted Area]
ADL-P ADL-M LP4 LP5 DDR4 DDR5

[Register Impacted]
PHY

Hsd-es-id: 16015107392
Original commit date: Wed Oct 27 23:37:19 2021 +0530
Change-Id: I5ef263c13ed55db279931ba463e13c719f33bfa5
Original commit hash: 18674c85a2c1e69c76e9ac815e6b5e3dbbafe9ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 5a6f4c2a9626ea19db8e3cd28b1e79794ae0d178 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:48 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.36

(cherry picked from commit 9cea5144204b61a6d9240457220a1efeb23a9481)

Fri Nov 26 14:43:26 2021 +0000
Original commit date: Fri Nov 26 14:43:26 2021 +0000
Original commit hash: 1d10d098bebef0a207860bea0e9f84e904d42441

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8ffa9a35c6f9f317a889a60da8dd9a7b4b8c9fe0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:46 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010300227] Update Refresh WM

[Feature Description]
Update Refresh WM

[Resolution]
Update Refresh WM

[Impacted Area]
Refresh WM

[Register Impacted]
MC

Hsd-es-id: 15010300227
Original commit date: Mon Nov 22 21:56:24 2021 +0800
Change-Id: I0afb90195c9096b76f26913b15aec37a3c5f90d8
Original commit hash: d13e1ee60f633ab4ee7e10f73a6f89a51dd09646

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: f97589dc341484382783c3789c5b90f065b31767 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:44 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.35

(cherry picked from commit 6b6a8d10ba735cc54f99bab4e8617f6256742512)

Fri Nov 26 13:55:29 2021 +0000
Original commit date: Fri Nov 26 13:55:29 2021 +0000
Original commit hash: 184f40f466a268873ff6992ea6cf7636a025d3a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 460436a1932627fab0fc92ab975208eeb31dbc3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:42 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16015157472][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Disable unused CCC Pins

[Feature Description]
  Power Savings Feature enablement - Disable unused CCC Buffer Pins for all memory technologies.

[Impacted Area]
  ADL-P ADL-M | DDR5 DDR4 LP5 LP4

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16015157472
Original commit date: Mon Nov 15 10:13:15 2021 +0530
Change-Id: I0b30433eceb295bf95412bd768c0cff4381a1b5a
Original commit hash: b1379f596a6637cfe28d2c8a539c7748682a7990

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 332643b2f0eda7ba7e4dbaf01bbeac37a65e9c2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:37 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.34

(cherry picked from commit 69e6a8112f1d1815c1ced8e0a7731c0da6413bb4)

Fri Nov 26 08:54:22 2021 +0000
Original commit date: Fri Nov 26 08:54:22 2021 +0000
Original commit hash: d613fddf1e10bdaf2dbb69ec4545dc811e544779

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0ed3d09cc3bf9cf3a0c169c0b7dcbbedba45898b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:36 2022 +0800 
-------------------------------------------------------------------------------- 
[22013361617][ADL-N] Update SAGV points table for ADL-N

Changes:
    Update SAGV points table for ADL-N

[Impacted Platform]
ADL-N

Registers impacted: NA

Hsd-es-id: 22013361617
Original commit date: Wed Nov 17 19:10:12 2021 +0800
Change-Id: I13f209eea0ae1bc5bcdf2a8dd259ae07025592f1
Original commit hash: b537a6a006854e712980a464e389358bced5b5e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 3e30bd09096af9964791d081eb190ca91e6ec1f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:34 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Acpi:Power meter Support for SBGA specific board

Add Power meter Support for SBGA specific board.

Hsd-es-id: 15010185428
Original commit date: Fri Nov 26 07:42:25 2021 +0800
Change-Id: I0910683e00d0daedeb13ac5018274a4a24c0fa65
Original commit hash: 4dc5e9872a5fd0b8aeb873ab5507d4274b6191ac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl

================================================================================ 
Commit: 66d938ea999a1f718944ab720979a6640f5e18c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:32 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Remove ALIAS_NAME from partial FSP headers

All the following UPDs have ALIAS_NAME for the partial headers.
All of them are already part of open source TGL headers.

FSPS:
PmcLpmS0ixSubStateEnableMask

Hsd-es-id: 16015012284
Original commit date: Wed Nov 10 00:29:04 2021 +0530
Change-Id: I0ebabb097c174983b53c2f91b3e895bf1e938af4
Original commit hash: aab6c21bb56038b31074ff15f1cb8db1426e1d97

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 82034879c80b69f219de198351ee74b65697c654 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:30 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Remove ALIAS_NAME from partial FSP headers

All the following UPDs have ALIAS_NAME for the partial headers.
All of them are already part of open source TGL headers.

FSPM:
CpuPcieRpClockReqMsgEnable
CpuPcieRpPcieSpeed
FSPS:
CpuPcieRpPtmEnabled

Hsd-es-id: 16015012284
Original commit date: Wed Nov 10 00:24:38 2021 +0530
Change-Id: I782626ca462aa474e0bc6436dd2b7091f8790966
Original commit hash: 5b0011af5ac85864b86734b8641fa913f55f1339

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: e2911d593f78f020712d07847a6a0e6df6ad57c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:28 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Remove ALIAS_NAME from partial FSP headers

All the following UPDs have ALIAS_NAME for the partial headers.
All of them are already part of open source TGL headers.

FSPM:
MemorySpdPtr*
DqsMapCpu2DramMc*Ch*
DqMapCpu2DramMc*Ch*

Hsd-es-id: 16015012284
Original commit date: Wed Nov 10 00:10:28 2021 +0530
Change-Id: I18d38d07df17681cf5fa0d44e9d2fa1758fd0201
Original commit hash: 299d13ae84eb2b2a111ad8e07a70aab80612cd1a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 2e7af5f1186a4dbe225726c6960b8eddf76cd8bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:27 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S]Updated the ucode for ADL S C0

Updated the Ucode 0x00000017 of C0

Hsd-es-id: N/A
Original commit date: Thu Nov 25 18:37:36 2021 +0800
Change-Id: I04b894d3cdcbe5a68eae77c3f365a0e030e5400a
Original commit hash: ccf31f4b024ab3b72708cfd280f5bd59616c227e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 433845e837c7e7ba98459fc317876584cda472b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:23 2022 +0800 
-------------------------------------------------------------------------------- 
[Catlow] - Changes to enable Catlow IP Clean build

Internal graphics is not POR for Catlow. Hence the related files are snipped off using the PCD gBoardModuleTokenSpaceGuid.PcdIntelGopEnable. But the build is failed due to below error because of the call existing in AlderLakeFspPkg.dsc.

         error 000E: File/directory not found in workspace

        ClientOneSiliconPkg\Fru\AdlCpu\Graphics\IntelGraphicsPeim\Binaries\IntelGraphicsPeim.inf is not found in packages path.

Hsd-es-id: 16015251364
Original commit date: Tue Nov 23 16:56:20 2021 +0530
Change-Id: If3dd898d95c014aed7ec6a0123bb053f11c9981e
Original commit hash: 38053681d3ef27bd3e86dd72aebd5942213fb8cc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2f6cad140fa94eabc9d0c698ab812fe003d99b8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:21 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Update policy default values for Cm and Cp.

Hsd-es-id: 16015249148
Original commit date: Thu Nov 25 14:09:13 2021 +0530
Change-Id: Ief798159c70b126f7473d42d3305fdb158c310a1
Original commit hash: 325208f0988e8f963f918ecd553f650fb2ce50f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c

================================================================================ 
Commit: 5b8aa1ed2eb8e1ff1fb1411f576f3876f918cb6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:20 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2484_00

Hsd-es-id: N/A
Original commit date: Thu Nov 25 08:48:11 2021 -0800
Change-Id: I868d42b2d6f6fbf8b0193f7004db1de210e988ad
Original commit hash: ae45f546ff2fcb4e851c9d1992b5e29a263cb254

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d136967eaeba3ea74855506cff2e32d951187e4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:18 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.33

(cherry picked from commit cd8707bfa47bdd5350db1143ef2fb697831ae9b3)

Thu Nov 25 15:55:10 2021 +0000
Original commit date: Thu Nov 25 15:55:10 2021 +0000
Original commit hash: a310e0cf9f9b2b6fab36af716e3cd88815bf1991

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0fb5557d47071cdb1e38331e21efd4d7d13e544b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:15 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Add support for SB1(0x3D) RVP

1.Updated board ID, GPIO tables, board config patch tables, clock usage mapping
  table, USB OC mapping table and VBT settings for SB1 RVP.
2.Moved 64kb from ucode FV to BFV due to insufficient BFV size in GCC
  debug build.

Hsd-es-id: 15010008507
Original commit date: Mon Oct 4 11:11:05 2021 +0800
Change-Id: I1ba0124c550605730a30ee9131941679ce17e548
Original commit hash: 16d3dd39c0e38dcabc3dd9a9bb71f54fc752c7e6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplSbgaRvp.asl
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplSUsbOC.dsc
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c

================================================================================ 
Commit: d839e23abfe5cc493ea309e979a2f8f0a1d5e60c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:13 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16015239487][ADL-P | DDR5] RxBIAS Optimization

[Feature/Issue Description]
  RxBIAS Optimization to save 100mW Power suggested by EV Team.
  Other Changes:
  	Fix for Wrong MR18 Address in IssueMRW in WCK Dynamic Implementation.

[Resolution]
  Updated the MR18 Address to mrMR18.

[Impacted Area]
  ADL-P | DDR5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16015239487
Original commit date: Mon Nov 15 14:58:32 2021 +0530
Change-Id: Ia77f380624e10e0c6ad32e6bdd6d3a7499c55717
Original commit hash: 75b934ee6050134eaf9db89dbbacea3d77e34102

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: ebdbce071ada8fc0486358aa6fb103dbb6888c4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:10 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Nov 25 03:18:05 2021 -0800
Change-Id: Ib5649527a639ed450b289f6a3e12a4fbf439b008
Original commit hash: 8de3b84531c15d5c1aba2912ca14cd4101d37d7c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c1eb48cec47328f630bf9c0dece31e49981579d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:09 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLS] Capsule update for one TCSS PD

Hsd-es-id: 15010318950
Original commit date: Fri Nov 19 11:04:06 2021 +0800
Change-Id: Id1611fc1dd623abc232ede4d164435c8f1f7cb37
Original commit hash: ec0bf54106dddf5e855c54390d372437d684c870

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 61ca4e1e8ac2d37cf9ad32b8557c7534debaeb75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:07 2022 +0800 
-------------------------------------------------------------------------------- 
Integrate ADL-P GOP V1043

Hsd-es-id: NA
Original commit date: Thu Nov 25 10:19:33 2021 +0530
Change-Id: I6ee503a2883ae499f2f9d281d462596396a38d37
Original commit hash: 5d51f1f264d6ad55062b017bd43765495cc10da7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: dababb73871f10b925bc4b372356858d5ee0d87a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:05 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.32

(cherry picked from commit 24fb61477cb52493cb2b0d650bf29b478081198e)

Thu Nov 25 02:55:00 2021 +0000
Original commit date: Thu Nov 25 02:55:00 2021 +0000
Original commit hash: c216c96bb2e0eed750620a592c6bfe43eff05c2f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b23f3bead67e1e3c3254b874071fe8226ad91c77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:03 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010247259][ADL S] checking conditions before ecc injection

[Feature Description]
The ecc injection is only available for adls cpu that supports ecc and dimm that supports ecc.
And meanwhile we need to enable ecc_dft and disable write0.

[Resolution]
Check the cpu sku, ecc support, ecc_dft and write0 before injecting.

Other change: correct EccErrInjCount's default value in upd.

[Impacted Area]
ADL S

[Register Impacted]
MC

Hsd-es-id: 15010247259
Original commit date: Fri Nov 12 15:27:05 2021 +0800
Change-Id: I5e17a8694d5fbd4691998e52c959cc8e45a4439f
Original commit hash: 5fb459ed94ca7a01cb6ea481e818648bae32a899

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: de5581f870d14f695d8a10093d8004dc47bf1663 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:01 2022 +0800 
-------------------------------------------------------------------------------- 
ADL Platform VR POR file WW47_2021
 - Updated ADL P 45W, 28W IA TDC, Irms Tau and PL4

Hsd-es-id: 22014217430
Original commit date: Wed Nov 24 15:11:24 2021 +0530
Change-Id: Ifeba010f5f97acb6dc2ebf958dc1ae4a6c13de51
Original commit hash: e1986e68b65134902bc167106835dbe3c4d48bc6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: fee2abcdd513335c508d19b65b1951f02e8777be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:22:00 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2483_00

Hsd-es-id: N/A
Original commit date: Wed Nov 24 08:48:23 2021 -0800
Change-Id: Ifb477cde3ad8b79d9942a6e4e29bce3ae6aef808
Original commit hash: d1eaafa0731554c688f142ccedc4cd5e3aa4cd4b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 47018f1c06373936587003b6aa72b222d284e22d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:58 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.31

(cherry picked from commit de292d6371558a6516510c2b9f1d31907a21d018)

Wed Nov 24 14:12:02 2021 +0000
Original commit date: Wed Nov 24 14:12:02 2021 +0000
Original commit hash: d14827b272b4836bad6ef1337423894c896629c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9decb01c14ca542ad2bc7198ff6e7464b8c011be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:56 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010309030][ADL-S ADL-P ADL-M | DDR5] Save and restore MrsFsmCtlSave per controller and per channel

[Feature Description]
Save and restore MrsFsmCtlSave per controller and per channel
It's to fix the register"TwoDPC_support" difference between first cold boot and S4 resume.

[Resolution]
1. Save and restore MrsFsmCtlSave per controller and per channel

[Impacted Area]
Fast Boot, S4

[Register Impacted]
MC

Hsd-es-id: 15010309030
Original commit date: Tue Nov 16 19:28:39 2021 +0800
Change-Id: Iafb2cde8f3cff23edfd23386598f31c2823ddf1e
Original commit hash: f957ec8e3457b454c1e40286cc0beb30c75184da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 8048826315df5a9ffd7850a3c2d8ff1ca3a6f16f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:53 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[PCH] Support SPI Touch Panel Rework"

This reverts commit 72c75c62dbf497473715539e9e4b8ee9b4e420ee.

Hsd-es-id: 22014179853
Original commit date: Wed Nov 24 02:22:34 2021 -0700
Change-Id: I64bd0ed0fc1defad18226aefc4db49a179631666
Original commit hash: 27bd93ea3f1aa77b3c7d84cca52b205d4d0f1289

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 7186fe76003f0d00842a35b591d4792b2e8553cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:51 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLP][USB4] vPRO Enable/Disable notification from BIOS to PD

Notify EC to PD firmware for enabling or disabling PCIE

Hsd-es-id: 16015131414
Original commit date: Wed Nov 10 21:53:20 2021 +0800
Change-Id: I174d1c7be6e07ff4117bfb81c559baec51056e04
Original commit hash: 67d1c32b2db4402435b9854a8a576623fccc5cc2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 5b8201e5769e33eff2773d25d11e1005886aef9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:50 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S][LPE] Debug statement not visible for OEM Custom Actions

 -Added debug message for OEM Custom Actions

Hsd-es-id: 16015131330
Original commit date: Wed Nov 10 19:14:18 2021 +0530
Change-Id: Iecf7c7f524c4ad677a139d12df26e5eeb4cf24e7
Original commit hash: 36eb14545a1847c3dffff029f1e4972ef944ceed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 37de52678706caaf1409fb7d1621de9601b1d21e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:48 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL]:Bug fix for ConfigTdpLevel

Fix patch :Change-Id: I206b9f240caf19a83fef159a5ca92441dbe23781

Hsd-es-id: 22013985433
Original commit date: Tue Nov 23 16:17:09 2021 +0800
Change-Id: If9ca97b68d479099ce66d32ec71aa50715d1e031
Original commit hash: b634c41a91a96052db746e53ed252dae9b9b92b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuInfo.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: c00e44f79924977d7bc9535254fbb5ea25c26b17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:46 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.30

(cherry picked from commit ebaf6be6b8ce23508f3a07c120bb47663a1a1ba4)

Wed Nov 24 01:52:26 2021 +0000
Original commit date: Wed Nov 24 01:52:26 2021 +0000
Original commit hash: 11b1d51e0b99b0cbd6080f392de0ee740a0efe98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d73b7e6bb149093aa4292469dbc120394482e55a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:45 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16015230273][ADL-P ADL-M | LP5] - WCK leveling training is not aligning WCK to CLK on Gear4.

[Issue Description]
At the end of WCK2CK Leveling, positive edge of WCK aligns with negative edge of CK causing
random MRC failures with Gear4. An additional offset of 256 PI was subtracted from
WCK2CK trained value of WckPi which was shifting the WCK alignment by 0.5CK.

[Resolution]
Skip subtracting 256 PI from trained value of WckPi value after 'Jedec WCK2K Leveling' training step.
Change default CK PI value for LP5 Gear4 from 512 to 256 and adjust Ctl, Cmd and Wck PI codes accordingly.
Adjust TxFifoSeperation for 2400G4 from -2 to -4 to avoid saturated TxRankMuxDelay values due to CLkPi change.
Program cas2wrwck, cas2rdwck and cas2fswck from 'WCK control registers' as per design recommended values.

[Additional Changes]
 - Issue MRW to correct MR10 register
 - During LockUi re-run, consider CompOffset change also

[Impacted Area]
ADL-P ADL-M | LP5

[Register Impacted]
Phy

Hsd-es-id: 16015230273
Original commit date: Tue Nov 23 10:54:46 2021 +0530
Change-Id: I0da7161a78caae9f6499c9ed4ccf48fa2f6873b8
Original commit hash: aa7aecc15860afec1f094c97215f1b02c3a8f3f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 81293f0e62f3cdb09925db92831550202e8d36bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:42 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2482_00

Hsd-es-id: N/A
Original commit date: Tue Nov 23 09:00:31 2021 -0800
Change-Id: Icce7643fe1ab6efcae0dfd56a651c969d4facfc5
Original commit hash: ccf8d89bff16398da632d721a64399e39ecc2346

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 76e7a2cf549060c5f5cb48f4c418e63eed40b0b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:40 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Nov 23 08:27:24 2021 -0800
Change-Id: I1a72974d102f442c38d9f80e43ec84ea6fe67d51
Original commit hash: f36100982f8d58124708905c2ecce8186e02e8a2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d789a89744508865985d57925349d28b3d95de93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:39 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.29

(cherry picked from commit 87aaa2f6690407efc41b2f03044b3ef2e1aa2e92)

Tue Nov 23 10:21:46 2021 +0000
Original commit date: Tue Nov 23 10:21:46 2021 +0000
Original commit hash: 60fe1eec208018dc9c0467dfe6f9024d7621c37c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6252e13b15622e5f46abeea034079e9aeeadeedc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:37 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for ADL-P/M L0/R0 Production patchID 0x00000413

Hsd-es-id: N/A
Original commit date: Tue Nov 23 14:12:16 2021 +0530
Change-Id: I81ffd79670e0dbea63326032c03e4b975036aa1b
Original commit hash: 32fe5e65667f53833b33100d41ae67855d7b0657

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 4f2d9f73843dc9ec3af6797be8e4796b99dc798e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:35 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010095541] DDR5 HMP MRC support
[Feature Description]
DDR5 HMP MRC support

[Resolution]
Add DDR5 HMP MRC support.

[Impacted Area]
NA

[Register Impacted]
MC and PHY

Hsd-es-id: 15010095541
Original commit date: Wed Oct 27 23:17:16 2021 +0800
Change-Id: I99102b09fd765bfbe6b624db90ce9be97fc43033
Original commit hash: c0fc8665147e88fb7316f16cd36ec4f0c79c1f61

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: cbf6ec907d71fcaa2fee135c03365c8fc5db4cad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:33 2022 +0800 
-------------------------------------------------------------------------------- 
DTBT retimer capsule update will fail using two capsule files

Correct LocateHandleBuffer check status behavior for run second retimer capsule file.

Hsd-es-id: 16015193909
Original commit date: Fri Nov 19 15:26:40 2021 +0800
Change-Id: I3dc6974a96ce97d9e8106568d0784ad823cf3f32
Original commit hash: 2e60b12318200f0b9731586b27919602459d365a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c

================================================================================ 
Commit: 19451311de9a23ba483b2b842000d5700dd63424 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:31 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] PCIe X1 slot is not enabled on LP5 T3 RVP

Hsd-es-id: 16015223991
Original commit date: Tue Nov 23 11:21:55 2021 +0530
Change-Id: Ic7ca90f21ef8f1de53cdbd2dfe1404069e5d25ed
Original commit hash: 7d137975f853a155b9630b1254db92b6a04b2806

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: d1f3ef4e15d667c9da99ba1da71bce8eac23e74b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:29 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakeSamplePkg/PlatformSetup: When RTD3 is enable, non-mobile SKU would only support D3Cold

  Fix issue : D3Hot option is not saved correctly

Hsd-es-id: 15010150223
Original commit date: Tue Nov 23 12:55:08 2021 +0800
Change-Id: Iac8937cb674cda4fa97fc7fc4ecd5a1fd99bd50d
Original commit hash: 4c439fc0fc5ce0b47227e45b55aa2d64f95b4b49

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: e1c002dd4db1a8bb19f08f532dc325f8a6cb39f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:27 2022 +0800 
-------------------------------------------------------------------------------- 
Chasm Falls: Check me version ton determine right GUID for me capsule

me capsule GUID depend on me version, currently, adl me version major is 16,
and rpl me version is 17, so simply use rpl build is not accurate due to compatibility,
change to use me version major to determine GUID for compatibility support.
in future, rpl me version major will change back to 16 and minor will change to 1,
will use minor to justify once this change is done.

Hsd-es-id: 16015199331
Original commit date: Mon Nov 22 14:37:31 2021 +0800
Change-Id: Iaf2d776be5ab4fb74a9da1873eaa5b0aeb7cef1d
Original commit hash: a3affe6ca3cbd599ebe01b269d6ce276f32c39c2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat

================================================================================ 
Commit: d19d71b93dc14a0fcf6f3f54b5f714afa0e4e12a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:26 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "Some of Turbo Flags are set even if TURBO feature is FUSE Disabled"
This reverts commit fccbbcf4c0e02ebfffe9a4e1186c50682f24fa10.
Due to the regression:: Turbo is getting disabled even if it is enabled.

Hsd-es-id: 16015075824
Original commit date: Mon Nov 22 05:14:23 2021 -0700
Change-Id: I1f532325c9ffcb568b5a3ab3abfba19b210f8141
Original commit hash: 8f2af94bd06465ebbabf329ae72983930a895b17

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: f677718e4075ccf43f0dcddd3a82c10e2fcb42e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:24 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2481_00

Hsd-es-id: N/A
Original commit date: Mon Nov 22 08:49:18 2021 -0800
Change-Id: Ia5a2f402925f986a102fae7a69f0494d69a9d6b1
Original commit hash: 0a03af4b4d4cbc160b8236f5bb7b01ad562e3ab4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6f0fcc796e0905222876fc479caca50e97cae06c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:22 2022 +0800 
-------------------------------------------------------------------------------- 
Integrate ADL-S GOP V1073

Hsd-es-id: NA
Original commit date: Mon Nov 22 15:00:11 2021 +0530
Change-Id: Id1ca28353ac9b57754f243b0e536b711b84f2b51
Original commit hash: 4cbca3b788b4034445bccfaed5d638109862950c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 8e1a6b1e3b1cdafeb5299871881bab3e9b6a35f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:20 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] stack overflow observed with DDR5/LPDDR5 during premem phase

Set PcdPeiCoreMaxPeiStackSize to 512kb
Set PcdTemporaryRamSize to 1MB

Hsd-es-id: 16014930077
Original commit date: Fri Nov 19 19:02:51 2021 +0800
Change-Id: Ied0323baeff24a965928547f038bec3834f74bc7
Original commit hash: be20b0696c2b4d145317563ffae40e991161e741

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1b8d8c6aa392d207bcb7ec6d24bb0ab3f9bc8b23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:19 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] TPM 2.0 - Supplemental test with dTPM failed with "Error executing command! HR: 0x90284001"

This reverts commit 45428314cab1819b1af2d8dd6ab2fe354b5db6f3.
Which cause HLK test fail.

Hsd-es-id: 16014644983
Original commit date: Mon Nov 22 11:30:35 2021 +0800
Change-Id: I2d0d5176348086f3031a44f13be7aa7534dcd146
Original commit hash: 57ae31e933b2fccb04b91772cf87e93911466b28

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSmbus.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: 78a27003cbd886b1f982a7aa2cdb0ba0885ed561 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:17 2022 +0800 
-------------------------------------------------------------------------------- 
[ADLS BGA] Mega Block Above 1MB is failing to allocate - Part2

To Set the MaxTolud item by default.

Hsd-es-id: 1309068768
Original commit date: Mon Nov 22 16:04:47 2021 +0800
Change-Id: Id0c5cc97005ed2d25fd11e609238a1eb5c8b57e5
Original commit hash: 16ba34f57ec3115e988c82fb9e4f4795bcc23887

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: d4874e39b903922af6dcec2213b9fc35a6d21823 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:15 2022 +0800 
-------------------------------------------------------------------------------- 
ADL Processor PCIe x16 cannot be detected if dGFX not support CLKREQ

Hsd-es-id: 22013984790
Original commit date: Wed Nov 10 19:56:13 2021 +0530
Change-Id: I977be08cac0e40f2d61c0eb4d0b1780fe4544453
Original commit hash: 97914e190bc85ab271cf12fdae01b84549335e47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 6a5d7518ca710c112df9bf1f57ba1e4a8b925ec3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:12 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: Add how to build BtGACM capsule in readme.txt

Add the description of how to build BtGACM capsule in ReadMe.txt, and modify the comment of BtGACM capsule build in capsulebuild.bat

Hsd-es-id: N/A
Original commit date: Thu Nov 18 14:06:11 2021 +0800
Change-Id: I7c71e7bae713bb2b3e7b5da113886682f153f3cd
Original commit hash: 8a66f68f8ddbb8abd0e5d035e0df30780abc8704

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: a4534635129de3d169a7bf8df2110d40b51c8cb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:10 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Nov 21 12:09:53 2021 -0800
Change-Id: I71d67b5eb1026796a7ce60440313fac5600b9dd6
Original commit hash: fec2ab4ece00a89f28c992d35fdd3753f577715e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b273f59f151da0c302d4b52b98b3508fa4bca289 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:09 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2477_00

Hsd-es-id: N/A
Original commit date: Sun Nov 21 08:50:20 2021 -0800
Change-Id: I07e87289dfff3925752993c469de4e9093f37c55
Original commit hash: 050cc10ee9b3c383b32f3d5467e27eede08e67e7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3695d7009b91f0e802de8c6968aa6b5e3542de32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:07 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2476_00

Hsd-es-id: N/A
Original commit date: Sat Nov 20 08:50:17 2021 -0800
Change-Id: I37b885da690b634015202759d8baf29707f5a572
Original commit hash: 11eea969f74cd083e439c009013d402f4bf6ef12

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6b38dabb49cd97ae70d52c0310194e32c08dfdd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:05 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Nov 20 05:35:42 2021 -0800
Change-Id: I7a4e06c76b1f2d1846113ad54c95028e1f5d43db
Original commit hash: f054d9f60c93b025ad961c2c9261bb3a4ea6b888

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6fecaf650343b9dd07fdeb2d59aba85ba2de1382 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:04 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] Update CPU Frequency base on cTdp

CPU Frequency should be dynamically when cTdp enable .

Hsd-es-id: 16015060243
Original commit date: Wed Oct 27 15:09:36 2021 +0800
Change-Id: I206b9f240caf19a83fef159a5ca92441dbe23781
Original commit hash: caf3c49a3fe08539807304eac6598f42fc0eae32

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: dcac675f4360760ac2905167e5f4493919eb6e42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:02 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.28

(cherry picked from commit 763e6275be164598973a595107228545783e589e)

Fri Nov 19 18:06:32 2021 +0000
Original commit date: Fri Nov 19 18:06:32 2021 +0000
Original commit hash: 178a2e854320c971c8c72e4a6f2878678d9916b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 20cca621c0810a637c88e92f8b2026247131db14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:21:01 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16015194163][ADL-P ADL-M | LP5 ] Disable Weaklock Feature for LP5

[Issue/Feature Description]
  Memory Corruptions observed in PPV with latest parts.

[Resolution]
  Recommended by design to disable the weaklock

[Impacted Area]
  ADL-P ADL-M | LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16015194163
Original commit date: Thu Nov 18 12:49:33 2021 +0530
Change-Id: I7115a75a050f366d1a01023374606fea98e360d2
Original commit hash: cb101b8a21a12a94a5b6d877367b03370f74744c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 89811a14ac76134dc997ee32af0a1f89ef0bdc32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:59 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.27

(cherry picked from commit 84cb5b5c1020e8b37634c28b09df66587ef6cb49)

Fri Nov 19 17:29:13 2021 +0000
Original commit date: Fri Nov 19 17:29:13 2021 +0000
Original commit hash: 848d75d7fe03be288e6cff127431d8cd4de240cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8608473f96c23db3efe0627c3661e87b6ab6774f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:57 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16015192613][ADL-P ADL-M | LPDDR5] Tune LockUi parameters and Update Sweep Range for Read Timing Centering

[Feature Description]
MRC shall update sweep range for Read Timing Centering

[Resolution]
- InitialFwdClkOffsetPs = 120 (instead of 80)
- RDTC sweep range adjusted using (CompDataComp1.Bits.Dqs_fwdclkp/n - 64 * SaveOutputs->CompOffset)
- Clear MprLeftEdge at the beginning of each RDMPR

[Impacted Area]
ADL-P ADL-M LPDDR5

[Register Impacted]
PHY

Hsd-es-id: 16015192613
Original commit date: Wed Nov 17 21:56:57 2021 -0800
Change-Id: If7eba1f137ada99ebd63deb0ee4ffde449443695
Original commit hash: b39c6f20607130be1fd56e0ecf4b70b396433ef8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 8b5f023345c7ba769b0f9b357a9fdb666e8849f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:54 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2475_00

Hsd-es-id: N/A
Original commit date: Fri Nov 19 08:48:17 2021 -0800
Change-Id: Icfcebb82a502333c8fccad05782cba8fcd7e058e
Original commit hash: c237bdb9ae816dde10210c8836b05898a31717b9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dc4401ad1820fcdec66620c751a673a276819ed0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:53 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S] Fix PTT option is not grayouted in BIOS setup menu when accessing SUT through remote connections

PTT option is not greyed out during the remote connection. (MESH Commander/accessing over AMT/Remote KVM Session)

Solution: Using ME_SETUP_STORAGE.RemoteSessionActive to grayout PTT option. (Intel Advanced Menu -> TPM Configuration -> Intel Platform Trust Technology(PTT) state).

Hsd-es-id: 16015052444
Original commit date: Thu Nov 18 19:09:15 2021 +0800
Change-Id: Idda805ab6f82fcb52bddb819a2f9a0f940912d96
Original commit hash: 3ae43d1d440349b4b6f79e08cb178a80b46132d4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/TcgSetup.hfr

================================================================================ 
Commit: ad4652947cef05c010600a12339401ce8d49faa6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:51 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] PCIe BWG 2.3 update.

Hsd-es-id: 22014199565,22014199568
Original commit date: Thu Oct 28 12:53:32 2021 +0530
Change-Id: I55eb35b0569dd104acad5fbb6e7f656f00ecb5ec
Original commit hash: 8aea5c5094b40bf8d72e049e2febad2d34f5ced2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 6a91681caa17e0514e0404b0b1cbf8e0c3389760 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:49 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Nov 18 10:42:35 2021 -0800
Change-Id: I5030348318a7127eb2aca36f5651186382d74f9f
Original commit hash: 2bb7b9c673603ffc0760ab55ba0fbb33dac1d91e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e2f3556483d44f58f33993126a6ae7b1742ad3a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:47 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2474_00

Hsd-es-id: N/A
Original commit date: Thu Nov 18 08:48:43 2021 -0800
Change-Id: Ie8bb8c6e45914c6db326dc5ea66911b69493e8de
Original commit hash: 283e5799f10eb77711481684e9973bb26d0a3aa6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 960debf57bce358b5e15ee6bb4cfe73269804028 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:46 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] After disabling PcdS3Enable results in assert

Change : Added check for PcdS3Enable before calling S3 script save functions.

Hsd-es-id: 18018798715
Original commit date: Wed Oct 27 15:30:02 2021 +0530
Change-Id: Ie494e9fff4ce2049d07d97c736fe68036bfbb5d4
Original commit hash: 0c490646abc00911d93f2f3130e8b7b7d2fee0d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiDxeSmmEspiAccessPrivateLib/EspiAccessPrivateLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiDxeSmmEspiAccessPrivateLib/PeiDxeSmmEspiAccessPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiDxeSmmSpiAccessPrivateLib/PeiDxeSmmSpiAccessPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiDxeSmmSpiAccessPrivateLib/SpiAccessPrivateLib.c

================================================================================ 
Commit: f45dfa8b272140614316f9c8fa827032612bec00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:44 2022 +0800 
-------------------------------------------------------------------------------- 
ADL Platform VR POR file WW47_2021
 - Updated ADL SBGA 55W PD Spec

Hsd-es-id: 22014217430
Original commit date: Wed Nov 17 15:12:22 2021 +0530
Change-Id: Iff7419e3bdd94c74d3214693ced5f267855311b8
Original commit hash: e919366448c3b539dd4b88fb2c3fedf9a40bf764

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: ce8c0d83dc24663c9bc6346c6a428df731d3ef21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:42 2022 +0800 
-------------------------------------------------------------------------------- 
[VR]: Update VR profile

Hsd-es-id: 16014424643
Original commit date: Wed Nov 10 10:06:11 2021 +0800
Change-Id: Id48c0826b49792b18ebf3fa7f5624aa2c9745527
Original commit hash: 0ed0d3d95f0c5171a07e305a85c7aa2744565f6e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 87ed0489afc838abf86f9d7b174e8e819579450f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:39 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.26

(cherry picked from commit 30edcf8f976296e1bfb057bd718c4492acdf4e05)

Wed Nov 17 21:38:23 2021 +0000
Original commit date: Wed Nov 17 21:38:23 2021 +0000
Original commit hash: 2c8bbd64b60c9b1a45d39f9afced82757b3ec2fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 98aa4024171a087b316841b1903b4730d8ea4860 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:37 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16015113301][ADL-P ADL-M | LPDDR5] Rerun Lock UI Calibration - fix MR10 update code

[Feature/Issue Description]
 In case UiLock is changing when we re-run LockUI calibration, we need to update LP5 RDPRE in MR10.
 The code was updating MR18 in the host struct by mistake.

[Resolution]
 Use mrIndexMR10 instead of mrIndexMR18

[Impacted Area]
 ADL-P ADL-M LPDDR5

Hsd-es-id: 16015113301
Original commit date: Wed Nov 17 13:13:51 2021 -0800
Change-Id: I0810999171813b5c59eef174b5de4c3fdffd5e5e
Original commit hash: 38a7d4834922d1589dc0a7a2068b2d4a5292a5b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: 50c4a6fd8baf32eb8936d0f2d619aca04dcc55c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:35 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2473_00

Hsd-es-id: N/A
Original commit date: Wed Nov 17 08:51:06 2021 -0800
Change-Id: I10f00438a36c5ca105b8e2474ec19f303e2a4d8a
Original commit hash: 3d0c2047eec552a44f3ba729e51483cd4240d0ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6e52fef9b3c534513be343efc48f96a9a3e67ff1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:32 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Acpi: [RPL-S][BIOS] Power meter Support

Add RPL-S board Id: 0x39 power meter setting.

Hsd-es-id: 15010214115
Original commit date: Fri Nov 12 17:14:49 2021 +0800
Change-Id: I9e519c3b88bf68d7cf792a25f6fefd765d524eb7
Original commit hash: eaaca2a3e890395585b3d9695a2f6e2ba3e6e931

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl

================================================================================ 
Commit: bd92d8a514f3d7b51c308e98434eea0b32a7f291 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:30 2022 +0800 
-------------------------------------------------------------------------------- 
C1S/AMT: Allow switching AMT support from onboard 1Gb LAN to discrete Foxville 2.5Gb LAN through BIOS

Since CSME implements the feature, BIOS can enable AmtSetActiveLanInterface / AmtGetActiveLanInterface command.

Hsd-es-id: 1509601037
Original commit date: Wed Sep 15 16:09:11 2021 +0800
Change-Id: I8d9e141be8856cc6a72320f50ea184f162c930ea
Original commit hash: 8dae71f7a1c29c4afb2598919b74892d403786a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c

================================================================================ 
Commit: d4e167886d2d43d9d3c82e7e3c88b1c5a7397b42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:29 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S BGA][BIOS] Power Meter support

Update power meter I2C address according to ADL-S BGA DDR5 schematics.

Hsd-es-id: 15010261502
Original commit date: Tue Nov 16 10:27:27 2021 +0800
Change-Id: I033913591bf6730c3da832e8d8111f76d7a5b561
Original commit hash: 7e976b6f44c0fd29ce8a23fd98cef2cb5c5633ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl

================================================================================ 
Commit: 4db5f57d725ae378fa702f0dca2d2688dd09f150 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:27 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for ADL-P/M L0/R0 Production patchID 0x00000412

Hsd-es-id: NA
Original commit date: Tue Nov 16 16:36:32 2021 +0530
Change-Id: Iaf897807a80571d4ca832040e1dc985b9a68a4e5
Original commit hash: d13c7caf7f97284f104121cd7549d2d166ddada9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f883f3472a999687c4e47d841f00f6d99074b5c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:25 2022 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1042

Hsd-es-id: N/A
Original commit date: Tue Nov 16 15:52:34 2021 +0530
Change-Id: I1ef766f17fedee3f454856522dc15e46ac02aeec
Original commit hash: a41895b8b796b69cf99b316b7f8ebb9944535783

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: f51123acdf954c9fcc5954b76e4aef1629b0b060 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:24 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Nov 16 19:27:39 2021 -0800
Change-Id: I41dddc4ec6017b492858ef5b8cc2caa810b65d1b
Original commit hash: 99f213e6a9bd243bf71983a5051b83d055d00aed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 69d36a1e7901f46ce3adfb45ad8f1b334ff01398 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:22 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] USB port mapping with HS port 5 and 6 as USB2

Hsd-es-id: 15010242155
Original commit date: Tue Nov 16 16:01:49 2021 +0800
Change-Id: I198cebd58e173308bc46b4bc35d513e6d077b794
Original commit hash: 0b3f00d47ebcf953b920d5222431468b00207e58

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplS18Rvp.asl

================================================================================ 
Commit: 5cb1c60981371aa9f25970fcdc95e7aedb982cab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:20 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2472_00

Hsd-es-id: N/A
Original commit date: Tue Nov 16 08:49:37 2021 -0800
Change-Id: I43c8651d334556a490e0fe388155279e47ab63d8
Original commit hash: 85f53f03c6b36babe1f4b29bea42bbff590888ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6da75078d42dc4f1b02cc9f528ca4650f8cf9c54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:19 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][ADL-P][AEP] 1. SPD Data Update for board and 2. Gpio change for Cvf B23 to A7

Updated to MT62F1G32D4-031 SPD data
Cvf Gpio change: B23 to A7

Hsd-es-id: 16015028168
Original commit date: Thu Oct 28 11:36:32 2021 +0530
Change-Id: Id55da883aad9f14999e835a9cf7b6413eee08539
Original commit hash: beec68fc912c98ca11c7b6c7a31654f1797c7270

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: 4cd5d302cd8b80ce4778052244f8cba5dd33801f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:16 2022 +0800 
-------------------------------------------------------------------------------- 
ADL Platform VR POR file WW42_2021
 - Updated ADL SBGA PL1 Tau from 28 S to 56 S
 - Updated ICCMax for 401 60W

Hsd-es-id: 22013963666
Original commit date: Mon Nov 15 16:36:29 2021 +0530
Change-Id: I9b03ab710b6b97db10312da782a0cb3e1f71dabc
Original commit hash: e4002512500cd8fa9ded4f8ac3ddfedf10ba5df4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 7d008196af709546fe0ac2970d32d7648aa67442 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:11 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] USB port mapping

Hsd-es-id: 15010242155
Original commit date: Fri Nov 12 15:04:05 2021 +0800
Change-Id: I38cd0c909c9a7a1030f95acb7b7764a0516b5514
Original commit hash: 6033f53bc619af856ac3b685da636754238abeaa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplS18Rvp.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 917ad0eca1d930bbfd7c12396ddf0db4b486c2ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:09 2022 +0800 
-------------------------------------------------------------------------------- 
Some of Turbo Flags are set even if TURBO feature is FUSE Disabled

When TURBO FUSE is disabled, there are some flows in BIOS which needs to be corrected
If TURBO FUSE is disabled should not be accessing this MSR.

Hsd-es-id: 16015075824
Original commit date: Tue Nov 9 14:03:12 2021 +0800
Change-Id: I65be71b6ce47cedae0d11f5435a5d33e2d668832
Original commit hash: 0cd811b6df84db6030f99b43a5fa162dae5ade9c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: 1a0dc8f3e1e5f96b7dd04c52590ec80aec9dbefd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:08 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: Tool Script Update

1. Add "BIOS_BOARD_ID" to store the BIOS target platform.
2. Get BtGAcm compatible Python 2.7.

Hsd-es-id: 16015011320 16015139302
Original commit date: Tue Nov 16 10:21:34 2021 +0800
Change-Id: I6b5fa842de95ab5e2b7f2e444d5e984e63e8deac
Original commit hash: 3ace0a3b8c1a6c4610e99ec837b6d26698b1e867

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetBtGAcmIdFromBin.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: e051d5c288a9dda1b3c2057283b5e1e58a643697 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:06 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.25

(cherry picked from commit 288f78e3d0ce518b49d2639d9be1579edab178bb)

Tue Nov 16 06:12:19 2021 +0000
Original commit date: Tue Nov 16 06:12:19 2021 +0000
Original commit hash: 2621066a74999829deb72c6745eb27ff0f991b72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2bbefedcdc2a0bb64ea8dd382c9feb81aadc03f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:04 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010262864][ADL-S | DDR4] Not increase 2 for tRDRDsg and tRDRDdg when DDR4 OC Frequency is f3733

[Feature Description]
Not increase 2 for tRDRDsg and tRDRDdg when DDR4 OC Frequency is f3733.
It's to solve the Memory OC Performance drop at 3733Mhz

[Resolution]
1. Not increase 2 for tRDRDsg and tRDRDdg when DDR4 OC Frequency is f3733.

[Impacted Area]
 DDR4 OC

[Register Impacted]
 MC, PHY, DRAM

Hsd-es-id: 15010262864
Original commit date: Wed Nov 10 14:22:31 2021 +0800
Change-Id: I10dce941c277d51179715952f085707cf20c8068
Original commit hash: 3dfdcf6862f0baee9e091f2166c4890064a050db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 12dc5221c9a7bcb89f97bf6745d4c9edc1f663e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:03 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][CNV][WIFI][ADL-S]Update function of the WiFi DSM OemWifiFeaturesDsm

Applied new CNV changes below to ADLS.
1.Support Tile BTLC Revision 1 for all ADL related sku and remove Revision 0
2.Wireless WAN/LAN Antenna Isolation
3.Update function of WifiFeaturesDsm

Hsd-es-id: 14015456385
Original commit date: Thu Nov 11 16:39:24 2021 +0800
Change-Id: Id441de32e958844f8f6f1a71073c869ec878fc9e
Original commit hash: a00c6bab875f94d7fc35ed7a41cc54c4dbed691d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr

================================================================================ 
Commit: 420617b45830d86f5166898491dcb9cf9249323e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:20:01 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Tbt PCDconfiguration porting for second port is correction and adding PD RTD3
Corrected Tbt PcdConfiguration
Added PD RTD3

Hsd-es-id: 16015149581
Original commit date: Fri Nov 12 18:53:02 2021 +0530
Change-Id: Ib28088a44d4ce9c64c5b4adfc39d00d4c38e93d3
Original commit hash: 130fdd3b7ff4d5ef37facbff8ace22af58264c88

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSAepTbtRtd3.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 7d967112d49f5500e75df3cab4e1ae7dcda0a540 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:59 2022 +0800 
-------------------------------------------------------------------------------- 
RPL_A0 production patch 0x00000009

- This patch update is for RPL S alone

Hsd-es-id: N/A
Original commit date: Tue Nov 16 02:29:37 2021 +0800
Change-Id: I57b97e03bf727746468ff0af9b56e30557dd090c
Original commit hash: a8771e5694543571654e1c4026d96acb65ff5083

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 340ea7eadfe7c545d95a856edf7814e0d624d6c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:57 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-SBGA][TCSS] BIOS supports Discrete Thunderbolt Capsule Update from discrete TBT retimer [PART2]

Implement support integrated and discrete TBT retimer capsule files command.
Add Pcie root port type support.
Add last attempt status codes used in FMP device library.

Hsd-es-id: 1509147666
Original commit date: Mon Oct 25 13:53:25 2021 +0800
Change-Id: I4298804a725cceea3c3e3a3d84b6a011575c5525
Original commit hash: 9f833611ce6f61fda4dc1a239f8d4f54bab0f3e5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/CapsuleUpdateConfig/BBR_CDR_A1_ICL_PORT_0_1_rev25_sign.bin
AlderLakePlatSamplePkg/CapsuleUpdateConfig/BBR_CDR_A1_ICL_PORT_2_3_rev25_sign.bin
AlderLakePlatSamplePkg/CapsuleUpdateConfig/CapsuleOutput/TglTbtRetimer_2501.cap
AlderLakePlatSamplePkg/CapsuleUpdateConfig/DTbtPayloadConfig.ini
AlderLakePlatSamplePkg/CapsuleUpdateConfig/DTbtRetimerPayloadConfig.ini
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ITbtRetimerPayloadConfig.ini
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformDiscreteTbt.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformTbtRetimer.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/FmpLastAttemptStatusLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/TcssTbtRetimerNvmUpdateLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/TbtRetimerCommon.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/Crc32c.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/Crc32c.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvCioProtocol.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDevice.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvUtils.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvUtils.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvYflLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleDiscreteTbt.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleTbtRetimer.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenDiscreteTbtPayloadHeader.py
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenRetimerPayloadHeader.py
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: b59ca6768d181fc006c041a67b2ac2de9add92ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:55 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.24

(cherry picked from commit 9116d276a4735e74dacec97cf4f125d486555df3)

Mon Nov 15 18:27:07 2021 +0000
Original commit date: Mon Nov 15 18:27:07 2021 +0000
Original commit hash: 3c580524984fababda2b09ca980adaa5038f8679

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dd4bddefc20da90424f8375d114bc15757322856 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:53 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Update the config patch tables

Override TME default in BIOS base on CPU ID

Hsd-es-id: 15010155266
Original commit date: Thu Nov 4 08:52:18 2021 -0700
Change-Id: I59249782ef353684620876d620a2bbb58e969a1a
Original commit hash: a8713c0138a77490514ae0dae09b79885edd21e9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 5721ab2ded0f82dc7b89f70809295ada22ef5120 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:51 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16015113301][ADL-P ADL-M | LPDDR5 ] Rerun Lock UI Calibration after Read Timing Centering

[Feature Description]
MRC shall rerun Lock UI Calibration after Read Timing Centering

[Resolution]
Re-running LockUi calibration would better align FwdClkOffset and
hence recover few margin ticks at high frequencies

[Impacted Area]
ADL-P ADL-M LPDDR5

[Register Impacted]
PHY

Hsd-es-id: 16015113301
Original commit date: Thu Oct 28 22:06:00 2021 +0530
Change-Id: Iafd99a360ee3ab4ddbde34cb544f6b7358393cad
Original commit hash: a1ea2557ac87548124d318cfdb4c10350e8ecd2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: b903ebb45b417f04da2ef43dcbc65e372bd15205 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:48 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.23

(cherry picked from commit 2156b114ae818bb29ac30b4de0d6ab795c234733)

Mon Nov 15 17:56:01 2021 +0000
Original commit date: Mon Nov 15 17:56:01 2021 +0000
Original commit hash: 5b8e873978b1b63dad8064f1b94a1920521a5489

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ebedb67c0417a40f99010657a7a1b21fa72fcd28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:47 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16015166236][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Disable Weaklock Comp Clock Gating

[Issue Description]
 Memory Corruption Observed during the PPV Validation.

[Issue Resolution]
  To set the wlcomp_clkgatedis to 1 for both Data & CCC Partition

[Impacted Area]
  ADL-P ADL-M | DDR5 DDR4 LP5 LP4

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16015166236
Original commit date: Mon Nov 15 20:19:59 2021 +0530
Change-Id: Id381fb813c68e15b0cfc84a66b15ee587173bd60
Original commit hash: 2cf47f233953ad866c12ffc4c9182a6bc25e12b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: d47cba47edd5412347695315e38a0ea8cc53355e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:45 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2471_00

Hsd-es-id: N/A
Original commit date: Mon Nov 15 08:47:34 2021 -0800
Change-Id: I7926747d86c34b9821583b12d5e59a3a0acad8cf
Original commit hash: 21b1e9b6acdbcb66b10dfb71a2af29f02591bc52

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 36b53903dc21c87108d3f39bc1fadd559594cc56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:41 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Nov 15 05:10:41 2021 -0800
Change-Id: Idcd7712c8c30686a2677c8665c6f240b204acb7a
Original commit hash: a96b383a200c03c97c5aef5cceded5e588c00edd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 68a36fdc8966c0910cb87d8ea8be1c8b47d9a677 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:39 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Add RTD3 support for uATX platform

Add RTD3 related ASL file for S18 uATX.

Hsd-es-id: 15010133103
Original commit date: Wed Nov 10 13:52:03 2021 +0800
Change-Id: I9f3b91cb13d3f155b63d06c809fb3c4954916e0e
Original commit hash: 7b54b90132fe730142dd93235fbf2c297ac26fcf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSS18RvpRtd3.asl
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 2f8391e3074aa110ca8aec0cc3fb4c2692cf47e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:33 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Add ALC892 HDA codec Verb table in BIOS

Add ALC892 verb table.

Hsd-es-id: 18019206359
Original commit date: Mon Nov 15 11:24:30 2021 +0100
Change-Id: Idcd213c6b7d4e1dc3d993ddc32f90b11d7ea9f4a
Original commit hash: 573ec3f349b774c66d555cb97c43ce5937a7cdcf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c

================================================================================ 
Commit: e660bcc68ad37276f1555273e340bef93dc113ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:32 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL_P] CPU flex Ratio Settings only can be keep at the first time after changing it

Hsd-es-id: 15010258034
Original commit date: Mon Nov 15 15:07:52 2021 +0800
Change-Id: I09ce14fb34f847821ac19368d8b842f1650dda1f
Original commit hash: 327054849299ce02a7500fa4d0e89f9eda6f2741

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 439bd27b57aa6606ea6ff2951b237806d47179c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:30 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "AlderLakeBoardPkg: Enable build command "prep stage2 & bld""
This reverts commit edb60a9ffd8b583690d5913663f36e4bf0adbbe0.

Hsd-es-id: 16015150333
Original commit date: Fri Nov 12 11:19:57 2021 -0700
Change-Id: Idbeef21a5f921523dde759d1b77073ed2d4ee4db
Original commit hash: b7c988b54dd5f4bd30253843192c9d0ad1404239

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmAcpiEnableLib.c
AlderLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmMultiBoardAcpiSupportLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/PlatformCommonLib.dsc

================================================================================ 
Commit: 4104cf7f75580517cc58cea651144c096b61cdbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:28 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.22

(cherry picked from commit f014178e72f9cf0deee0a949fc3140c935c2a695)

Mon Nov 15 08:22:35 2021 +0000
Original commit date: Mon Nov 15 08:22:35 2021 +0000
Original commit hash: b437994fc1b27afdfc137bb9e96218eb7dec9171

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3fc18a99f59b498854d451de040756ced0ab0974 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:27 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] Add support for RPL-S HMP RVP

Hsd-es-id: 1309172910
Original commit date: Tue Sep 14 14:13:59 2021 +0300
Change-Id: Id097a05187abe0567bb5aebe8d6d5c7913adf36f
Original commit hash: 020203b92cf2d90b7c291ea86c0d002a50b22ced

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/Include/HsioBoardConfig.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplSUsbOC.dsc

================================================================================ 
Commit: 5c9b43cb6e489d0930bd60b23ed25b92b950b449 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:23 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-SBGA][PO][DDR5/DDR4] : Create MobileWorkstation platform flavor type - part2

To add the "FlavorMobileWorkstation" to define the ADL-SBGA platform.

Hsd-es-id: 22013939888
Original commit date: Mon Nov 15 12:56:51 2021 +0800
Change-Id: I9251524461d64a21d4dbd867c1597a65c48f78c2
Original commit hash: 07bb0549d381ab76065045eed74a2c39b6252d31

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 1d60804979c0cdbd5497e4155510fc24ab99a11a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:21 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][ADL] Enabling RTC wake from fast startup

Hsd-es-id: 14015476093
Original commit date: Wed Nov 10 14:12:10 2021 +0530
Change-Id: I1b124ae4cc96ebe45dab0b411d38bf582ce55ba5
Original commit hash: beb828a0885afc7425c40d23150afa2c11c66821

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.h

================================================================================ 
Commit: 523ee987d87d50c177806ed3c5d799c10ce29aec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:18 2022 +0800 
-------------------------------------------------------------------------------- 
SmbiosPlatformInfo:The RPLP platform name is error

Hsd-es-id: 15010246083
Original commit date: Fri Nov 12 13:19:05 2021 +0800
Change-Id: I3f1de5737f6f3c27030e0219c6cc36f752d4962d
Original commit hash: 88006228395a54a647cda273b58cbeb9350b9187

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c

================================================================================ 
Commit: 351509f8177efb54b8024261c2d536a3a9036afd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:17 2022 +0800 
-------------------------------------------------------------------------------- 
Set the PRMRR policy default value to 4M for RPL-S and 2M for ADL-P to make sure system boot without platform code

Hsd-es-id: 15010232085
Original commit date: Tue Nov 9 16:42:50 2021 +0800
Change-Id: Ifd27d6b3e7f36d7bdba816e5452ddbc2c795f19c
Original commit hash: 3af39687792ae9ff1efdc1244be99a5941435ae2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: d302160b691c2ac372318a8147249ab35cb7fb44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:15 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2467_00

Hsd-es-id: N/A
Original commit date: Sun Nov 14 08:51:45 2021 -0800
Change-Id: Ib8923269fe72835a2e7209445a83797b4aeb77c1
Original commit hash: a8d757e40e8288c436c62b53ca23537f319cfed6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 353502db3c1284bc71e344de2abb89adfa2e336d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:13 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2466_00

Hsd-es-id: N/A
Original commit date: Sat Nov 13 08:51:44 2021 -0800
Change-Id: Id900ba7331159d4f1bb9e58be59d766d30ff8c39
Original commit hash: f6e8a9cd62405234951f634efa50c5f7f62790e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a18a1dfcc7b8fdf9a732786d19d00f1beb86895f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:12 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.21

(cherry picked from commit f9ddbffc5c92a8c175dd85763e30e361daf42d13)

Fri Nov 12 21:13:24 2021 +0000
Original commit date: Fri Nov 12 21:13:24 2021 +0000
Original commit hash: 8f4906dd75802f4392fd0086cedc8d3811a8d05f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: da83fd23ee056a1c3873f6fd67bfc543f41518e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:10 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16015150776][ADL-S][ADL-P][DDR4] Update LCT Cmd Pi sweep to improve Cmdv Margin

DDR4 2N mode: change in LCT Pi Sweep range to center the command in 2nd tCK.
This is to avoid potential CMD signal reflections / ringback during first tCK.

Hsd-es-id: 16015150776
Original commit date: Thu Nov 11 20:31:46 2021 +0530
Change-Id: If0d5139936e04b6461bb6b4c3b703361b63993c1
Original commit hash: bdbf3c4ebaa6dd57e2c666788ac7d9562f6acffa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: a913a90c56050cef38b7a6da58ed3ed62eb3b04f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:07 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Nov 12 11:19:33 2021 -0800
Change-Id: I4202eae18d7364f22e7046693f9c98ba1c2098a2
Original commit hash: 3eecf0825a5016ac7de0150f99966ccb38d81ed0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ad4c91257da859d509bb79df5f49621acba1d8a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:05 2022 +0800 
-------------------------------------------------------------------------------- 
[ADLS BGA] Mega Block Above 1MB is failing to allocate - Phase 2

Disable ITbt Pcie Root Ports for mmio reservation

Hsd-es-id: 1309068768
Original commit date: Thu Oct 21 17:06:53 2021 -0700
Change-Id: I4845cb7ed9665f9acf4f6c7c5bb849be5ec106d6
Original commit hash: 90cc8e9eb0ece57c71650ad950c1663bc7246bf5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: e3df4fe6877d80913cc6590c8210298eebaddc71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:04 2022 +0800 
-------------------------------------------------------------------------------- 
Mailbox command to fix bug: Vsys_crit support in BIOS not sucessful
- Enable the VSYS VR registes from whitelisted ones.

Hsd-es-id: 22014164669
Original commit date: Tue Nov 2 15:50:34 2021 +0530
Change-Id: I319da9205021cdc99f51722c30bc561aac69d7e7
Original commit hash: 99670a6b80422f235790e0cfd481ed56ba725d2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMem.c

================================================================================ 
Commit: cf910fc14be15635ff3e8f11b1294b82b96cab2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:02 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2465_00

Hsd-es-id: N/A
Original commit date: Fri Nov 12 08:48:15 2021 -0800
Change-Id: I9ae305866aae604a84f7d7fa245446f6d4740c7c
Original commit hash: 8d7b1ab3fdc97f65d726abf50c0cf9e8aff18b8c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ea0a0d5006177f87a5ce4c2e32129ed3d8e345a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:19:00 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.20

(cherry picked from commit de3ded5242ce86b827dfc3405e4c853dcb52b419)

Fri Nov 12 10:09:22 2021 +0000
Original commit date: Fri Nov 12 10:09:22 2021 +0000
Original commit hash: e49484bea5d985443bbf412083707dc6667eb1cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 78b8dfbf2726174395cf8f0c68547eac2dca4a9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:59 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S IFWI][Upgrade S03/S07][RPL-S CPU + ADL-S PCH]:API Debug BIOS is not booting with 2457_00_67 BIOS Release

To reduce the conditional judgment, because the C6DRAM will always enbale by default.

Hsd-es-id: 16015139079
Original commit date: Fri Nov 12 14:02:48 2021 +0800
Change-Id: Ie8b137c36074d2e1b40c93568edea1f7fbf07203
Original commit hash: 613d8201d077c948cbed02f6801d41662ac99dc1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 5ae87f9cc0e0104d3f9ed0aadbaf96185eed37db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:56 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.19

(cherry picked from commit 12baa7a0af31786212f03867c62c5652d6e5ad6b)

Fri Nov 12 07:45:52 2021 +0000
Original commit date: Fri Nov 12 07:45:52 2021 +0000
Original commit hash: e8aa12a75053484daa2da8eb4501eec712e9e3fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 48d0639168269f741fa7d79caf5aa8348eb637cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:54 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010243553][ADL-S ADL-P ADL-M | DDR4] Update dllcomp_cmn_vdlltargdaccode for DDR4 Gear 1 freq >= 2667

[Feature Description]
Update dllcomp_cmn_vdlltargdaccode for DDR4 Gear 1 freq >= 2667

[Resolution]
dllcomp_cmn_vdllhidaccode    = (256 * (((DataRate >= f4000) || (((Ddr4) && (Gear1)) && (DataRate >= f2667))) ? 850 : 800)) / Vdd2Mv;
dllcomp_cmn_vdlltargdaccode  = (256 * (((DataRate >= f4000) || (((Ddr4) && (Gear1)) && (DataRate >= f2667))) ? 750 : 650)) / Vdd2Mv;

[Impacted Area]
DDR4 G1 PPV

[Register Impacted]
PHY

Hsd-es-id: 15010243553
Original commit date: Mon Oct 25 20:25:36 2021 +0800
Change-Id: Iafe81048db678e5c18dbfdac2d82a941c93ba8d4
Original commit hash: 06e1ef3b50034b17fa48953e7de182a9439689c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: a702f24dbf1dc3029a608aa185a8bb0d003a2aff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:52 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] Add new microcode for ADL-P K0 Production patchID 0x00000311

Hsd-es-id: N/A
Original commit date: Thu Nov 11 10:18:13 2021 +0530
Change-Id: I551ab2ef9deffa2320aabb30fe8ae93e68fceef4
Original commit hash: ce25dccab78ed8bf4d5edac49bf8d93e880e7aec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: fc89fa6d8e7c3ebd89c9ba0c8ae49c38fcc788dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:51 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] THC _CRS returns wrong resources, brakes Wake On Touch functionality and blocks S0iX.

Fixed THC CRS to handle only GpioInt
Removed GpioIo resource - not used by the driver

Hsd-es-id: 14015507898
Original commit date: Wed Nov 3 21:57:35 2021 -0700
Change-Id: Ida6d7888f34541a4f58d7a8018453ba98ea96717
Original commit hash: 336fdb367678ef6083e4b10ba79d35c634853d78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/AcpiTables/ThcController.asl

================================================================================ 
Commit: f3bf0655c4573177f140e9a2755d2c945490204c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:49 2022 +0800 
-------------------------------------------------------------------------------- 
ADL_C0 Production patchID 0x00000016

ADL_C0 Production patchID 0x00000016

Hsd-es-id: N/A
Original commit date: Fri Nov 12 00:22:02 2021 +0800
Change-Id: I5417642b8d1d6b716d72bf011407125bfd08c3aa
Original commit hash: ea0a1e2f3d7f1670a0ef5a4d3b20201f72e6be07

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 24cda41917f4db8eaf49e966a02611834a6bb841 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:47 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2464_00

Hsd-es-id: N/A
Original commit date: Thu Nov 11 08:51:13 2021 -0800
Change-Id: I20774131c3991990ac51bcc878ea5c6c7e2f8134
Original commit hash: 52204ac4745aee8611ccdc859c63572adbb59219

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6f55b2c10ec21a03893ffc045e989d4a5d987aab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:46 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.18

(cherry picked from commit 0973c128c66603202b7ddc4378ac1010c7093717)

Thu Nov 11 16:15:55 2021 +0000
Original commit date: Thu Nov 11 16:15:55 2021 +0000
Original commit hash: 91a928cbc50046430cc9dacc8cdd5b960454ba10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bd36d83da11ed05f4023fc83eb8560d81bdd57bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:44 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][16015140602][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Update SWFSM spec limits to tighter values

[Feature Description]
 - Update SWFSM spec limits to 49.40% to 50.60% for all DCD groups

[Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  MC [ ] PHY [X] Both []

Hsd-es-id: 16015140602
Original commit date: Thu Nov 11 10:02:46 2021 +0530
Change-Id: Ic405fe535ad127f0771fbe126f885de378de63ef
Original commit hash: 8e4426d43865e3ba10fa511407d2dd5754edb424

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 7d626395359a148b2bf89d953ef7e8f99b74c305 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:42 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL]: AlderLakePlatSamplePkg/CapsuleUpdate ucode calspule build fail when using capsulebuild.bat

When using capsulebuild.bat build ucode capsule with the command "capsulebuild.bat ucode -biossvn 2999",
the program fails and prompts NewGenCap.py use error. To solve the problem, I add some arguments in
capsulebuild.bat. When calling NewGenCap.py, capsulebuild.bat will trasfer these arguments to NewGenCap.py.
So we can successfully build ucode capsule.

Hsd-es-id: N/A
Original commit date: Wed Oct 27 09:50:16 2021 +0800
Change-Id: I49c889d7788d9c1d45f7bb15028b613d651b1fc8
Original commit hash: f2d82be9ccd89807ae973c3a3d7fefb7a5fcac59

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeFv/MicrocodeFv.fdf
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 142b6cec5c7d3220dcad2901b1a8da628624214c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:40 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Support SPI Touch Panel Rework

PWREN of I2C Touch Panel is shared for SPI Touch Panel with HW rework.
Disable RTD3 _ON/_OFF of I2C Touch Panel according to Bios setup.
Update patch table of SBGA, enable I2C Touch Panel.

Hsd-es-id: 22014179853
Original commit date: Tue Oct 19 09:31:24 2021 +0800
Change-Id: I366af72a3a7092c43c3fbbc49ffdf2ebcb7521cb
Original commit hash: b4de4fabca134bd3136ccb50c18cd7c380ac3099

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 932d048d1fe44989328696bc46c1ccf031917200 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:39 2022 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:[ADL] CPU frequency speed didn't approach turbo ratio limit ratio when we ran benchmark.

1. Re-Calculate the Ratio with Scaling Factor for feeding pCode and OSPM communication
2. Update CPOC table to revision 3 following by ACPI 6.4 Spec

Hsd-es-id: 15010207136
Original commit date: Thu Nov 4 21:35:17 2021 +0800
Change-Id: I4e07c5f28ba2702968dd5a5a5a49ef66e870c0be
Original commit hash: d7324379a9ff8bc4445c5ebce9e8fe3a262e5645

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c

================================================================================ 
Commit: 8c6192af440a093a7a3edfeadd8944991e53dec4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:37 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/SetupDataHob: Add BOARD_INFO_SETUP into setup data cache HOB

1. Add missing BOARD_INFO_SETUP data into SetupDataHob.
2. Synchronize PeiSetupDataCacheLib under AlderLakePlatSamplePkg with the copies under AlderLakeBoardPkg.

Hsd-es-id: 15010229220
Original commit date: Tue Nov 9 19:56:45 2021 +0800
Change-Id: Ib6743533eee5709c20d5c8107c578dec0630267a
Original commit hash: 43e14267ff0a36cc567ce813a96869a69d9f49de

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.c
AlderLakePlatSamplePkg/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.c
AlderLakePlatSamplePkg/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.h

================================================================================ 
Commit: 741ec977cf10a4acb4acb6770a4dacd446fa1182 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:35 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLP] Fix boot issue on the BIOS built with GCC

Use correct fdf file "FlashMapIncludeGcc.fdf" for GCC build.

Hsd-es-id: 15010217462
Original commit date: Wed Nov 10 19:01:14 2021 +0800
Change-Id: I891cd1459d84706360e9c4a0afc3f9cc5396c46d
Original commit hash: 211388768eece3485a9486d59f352ce3eb5ebc29

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildIafw.sh

================================================================================ 
Commit: 462d77360e5143640285773bb0f72dd5259a74ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:34 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.17

(cherry picked from commit 64204bc057f90d21fb7bd2e294ac3d741d21a398)

Wed Nov 10 18:42:25 2021 +0000
Original commit date: Wed Nov 10 18:42:25 2021 +0000
Original commit hash: b9193c2a9494f4b385f17378e50611a1aa8728c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 16ca4340dc1c6e79f5b7b9f896f228152144d799 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:32 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010227710][ADL-S | DDR4] Set the maximum frequency as 3200 for DDR4 2DPC S03 no matter what DIMM population

[Feature Description]
Set the maximum frequency as 3200 for DDR4 2DPC S03 no matter what DIMM population

[Resolution]
1. Set the maximum frequency as 3200 for DDR4 2DPC S03 no matter what DIMM population.
2. The S03 board routing is as below. And confirmed with EV/FV, the max frequency for S03 is 3200 no matter DIMM population order.
ChA:  DQ = tee, DQS=daisy
ChB:  DQ = tee, DQS=tee

[Impacted Area]
 DDR4

[Register Impacted]
 MC, PHY, DRAM

Hsd-es-id: 15010227710
Original commit date: Mon Nov 8 15:42:27 2021 +0800
Change-Id: I6639d59c5554e4ce945e65c3d7b24a9ca562e281
Original commit hash: 37d23e8cc962b1491101823737fb700e7aa55d9d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 437ddf3cfc44181e0243b1a143b2ae7bbd21d81b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:31 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2463_00

Hsd-es-id: N/A
Original commit date: Wed Nov 10 08:50:52 2021 -0800
Change-Id: I0426bcf6fe1892e7b471e6ad1a6a3e19f498f622
Original commit hash: 9dc64a499d4175fcf71858eb522ec54c27576c0b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 18b376e2dcde0182f85dfea7c2f7777767bf3573 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:29 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.16

(cherry picked from commit 5d10ede4ef2ee4362e871196910fce27106a2335)

Wed Nov 10 16:47:21 2021 +0000
Original commit date: Wed Nov 10 16:47:21 2021 +0000
Original commit hash: b5759cdd90b627baea0684dcc103f61876cedf2c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 885671b7a49a80555dbc2b176bd61bd07b4dedae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:27 2022 +0800 
-------------------------------------------------------------------------------- 
[PCIe] PEG LTR Enable did not work

Hsd-es-id: 15010156326
Original commit date: Wed Nov 3 01:06:03 2021 +0530
Change-Id: I33295ccd09bec4b6f1c7d561d30e9bf1e6040c5f
Original commit hash: 66e01aa282957da3422ccea5ffc64b2b1a30378e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 070262a4354ef9be1015bc13e4f4aad726fc4781 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:24 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Nov 10 05:53:04 2021 -0800
Change-Id: Ie11b8e4dcab083905f177e0f8b9a7ea73ca66617
Original commit hash: ccd227ddcb2dd30c08f44302ebce6b5245dacbea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b8051f5080befd42d7a32ae1394452dd7b2b0f5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:23 2022 +0800 
-------------------------------------------------------------------------------- 
[22013856137][ADL-M][ADL-P][DDR5] DDR5 hPPR Sequence is missing PRE for Upper Ranks

[Issue/Feature Description]
When DDR5 hPPR is requested for Ranks other thank Rank0, the PRE command sent after tPFM_hPPR is sent to Rank0 instead of the taret Rank

[Root Cause]
MRH should be used to send PRE command to target Rank

[Resolution]
Added use of Generic MRH to send PREpb command to target BA/BG
Added MrcSetCpgcBindMode to enable/disable Global Bind in CPGC

[Additional Changes]
LPDDR4 PPR: Added MRR to MR25 for reading Repair Resource availability
LPDDR5 PPR: Added MRR to MR29 for reading Repair Resource availability
LPDDR5: Added LP5_DEFAULT_NT_DQ_ODT for use when writing LP5 MR41 PPRE setting

[Impacted Area/platform]
PPR enabled only

Registers impacted: MC [x] Phy [ ] Both [ ]

Hsd-es-id: 22013856137
Original commit date: Wed Sep 22 20:23:10 2021 -0700
Change-Id: I3cca78f390d0845e2a65ba4c45b2a62431680aef
Original commit hash: 7ca42523daf16757b1236b04e643ed0cce808778

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: ec39a45ddcfb3ba9881c0000c42c41e6750954f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:21 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.15

(cherry picked from commit 90f1ed7d2d5566f6e2b02c33b5119e732de2eab7)

Wed Nov 10 12:14:03 2021 +0000
Original commit date: Wed Nov 10 12:14:03 2021 +0000
Original commit hash: 34a5e38607e3c1d14e15c6ea0b43561c7551aa09

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e888c9bf2276f0915072690202da47b0100ab45b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:19 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/WiFiConnectionManager: Adding a mechanism for connection retry 3 times if fonnection fails when in a One Click Recovery HTTPS recovery boot with ProfileSync enabled.

WiFiConnectionManagerDriver: Adding status check before commit it as the status of connection. Only report a success when connected.
WiFiConnectionManagerImpl: Adding the retry mechanism when event triggered callback WifiMgrOnConnectFinished.
                           The ConfigToken Event is set by the supplicant when the wifi connection is successful or not.
                           Clean up adding spaces in function calls.

Hsd-es-id: 16014892415
Original commit date: Thu Oct 28 14:04:22 2021 -0700
Change-Id: Idf7dfc98ba7a037434219c69ccaa23f4a347903e
Original commit hash: 4ee14fe4e392d3a156b9316d294da69261ff3f47

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDriver.c
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrDxe.h
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c

================================================================================ 
Commit: c79f5a0f25b69d5676c30146e92c46ae92ee82ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:18 2022 +0800 
-------------------------------------------------------------------------------- 
[ise][15010202541] MRC change required to set WMM_exit_wm_for_FBRMM

[Feature Description]
MRC change required to set WMM_exit_wm_for_FBRMM

[Resolution]
1. Set WMM_exit_wm_for_FBRMM  value to 0x30

[Impacted Area]
 DDR5 DDR4

[Register Impacted]
 MC

Hsd-es-id: 15010202541
Original commit date: Tue Nov 9 23:56:51 2021 +0800
Change-Id: I72bbd3edf18965054917e543e90954995ba004cb
Original commit hash: 5fb513071520ceda0623ff747a40898f85c7b9fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c

================================================================================ 
Commit: 4f8a7a442f887e3d339af0278351774b808c2b52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:16 2022 +0800 
-------------------------------------------------------------------------------- 
eDP support on DG2: Support eDP on RVP platform
- add support for brightness control
- add support for lid status and other edp features

Hsd-es-id: 16015094960
Original commit date: Tue Nov 2 17:26:19 2021 +0530
Change-Id: I4c9b4aafd33778aed4db0d3bf6e0e56b3e962919
Original commit hash: 372ca9057b7b84ec08e14cc9d7ae055cf36ae2da

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Video.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpDgEdpFeatureHook.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpDiscreteGraphicsDeviceRtd3Hook.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Video.asl
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/EC/Asl/EC.ASL
AlderLakePlatSamplePkg/Features/DashG/DgOpRegion.h
AlderLakePlatSamplePkg/Features/DashG/DgOpRegionInit.c

================================================================================ 
Commit: de2f25a109f95cf0c855ba3b0ee8702660bc3db4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:14 2022 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/WifiProfileSync: Profile sync driver will change setup variable for the network device needed for PCI boot to disabled on successful finish or failed exit.

WifiProfileSync.c: Change the IncludeWifiSetupData to a boolean input, allowing it to set the EfiNetworkSupport variable to EFI_WIFI if TRUE or EFI_DISABLE_DEVICE if FALSE. False will be set when the profile sync driver reaches its clean profile callback at exit boot services or if the profile sync driver fails in its operation.

Hsd-es-id: 14015138145
Original commit date: Mon Sep 20 10:28:59 2021 -0700
Change-Id: Id78f908b60fd7b9a37f1a1a70aa27b8e850cd1dd
Original commit hash: 736637ff9efcb3f64564b3101e6d2332f85d9693

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.h

================================================================================ 
Commit: 2a8933f234aef0c9a4e79e04c78423798e334196 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:12 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] Set IgdDvmt50TotalAlloc but vram cannot change
Remove IgdDvmt50TotalAlloc option in BIOS setting which is obsoleted and unused.

Hsd-es-id: 15010155934
Original commit date: Wed Nov 3 15:07:49 2021 +0800
Change-Id: I4f5c0362d215fe7370530dff087da71ac6aa0fae
Original commit hash: b30cb05192ebac6ed93c9c7f8478bc5b042bfa89

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxDsm.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxOpGbda.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxOpSbcb.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxSsdt.asl
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsInitLib/DxeGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsPolicyLib/DxeGraphicsPolicyLib.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: 035c564e7afae1c9dd923a7007cdb637122be47c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:10 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-S BGA][BIOS] Power Meter support

Power Meter device (PAC195X) support for ADL-S BGA DDR4 RVP.
Power Meter device (PAC193X) support for ADL-S BGA DDR5 RVP.

Hsd-es-id: 22014017697
Original commit date: Tue Nov 2 14:37:01 2021 +0800
Change-Id: If5f007349d4bc3d7c42fe3d57c59d1b0bd9cd7a3
Original commit hash: 7bf606ab75664375efd73d2e250c401293c4c2a8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl

================================================================================ 
Commit: 20d64c80afddc03fc7a0896566275bba1ca17537 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:08 2022 +0800 
-------------------------------------------------------------------------------- 
BIOS fail to detect DID 0x462B

Hsd-es-id: 1309234540
Original commit date: Tue Nov 9 16:10:19 2021 +0530
Change-Id: Iee7104880da3329700a3a403cb098279ddbb38b3
Original commit hash: 2c9d7124e23c646dd3e31b5f8e39fd10dd9db73e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 5bbd9e9f6fac3383ace7a9c5d11789fe4a36bf28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:06 2022 +0800 
-------------------------------------------------------------------------------- 
[RPLP] Fix RPLP/ADLP GCC build error

This change fixes the build error and supports below build targets:
bash BuildIafw.sh gcc fspapi adlp chksize 2048
bash BuildIafw.sh gcc adlp chksize 2048
bash BuildIafw.sh gcc fspapi rplp chksize 2048
bash BuildIafw.sh gcc rplp chksize 2048

Hsd-es-id: 15010217462
Original commit date: Fri Nov 5 09:45:03 2021 +0800
Change-Id: I96267952342b71616ba578194ae9fc29255dd73f
Original commit hash: ae25d14f9dcb779ba01745db548fdc5bf0544813

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Include/AlderLakePBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Include/RaptorLakePBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.c

================================================================================ 
Commit: b0327aa4e11b39acac10c7cf4596a94113922c73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:04 2022 +0800 
-------------------------------------------------------------------------------- 
[ADLS BGA] Mega Block Above 1MB is failing to allocate

Stop using the patch table for overriding BIOS setup option, give the flexibility back to the Merlin team

Hsd-es-id: 1309068768
Original commit date: Tue Nov 9 10:26:07 2021 -0800
Change-Id: Idc82f0a8efdec1f5f3ffc1ae6df98cc75053b94f
Original commit hash: 9cb20fe9a80d57d5b4208b9d42e637895066aff7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 855e72c212cd0f3306a930533653872e0e569cda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:02 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.14

(cherry picked from commit 027374c9dfce0c28b0ccafeceba43cecc8acb627)

Tue Nov 9 23:49:18 2021 +0000
Original commit date: Tue Nov 9 23:49:18 2021 +0000
Original commit hash: 22aa330bf9190c95e6ad2b6f0d87f1c4a3ce8e09

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1c7eef4b2f39b826f63f3fa8bfc145676b14ff84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:18:01 2022 +0800 
-------------------------------------------------------------------------------- 
[bug][14015489245][ADL-S | DDR4] [CmdV is saturated in RMT and CMDVC on the second DIMM when DDPCD is set in CAPID]

[Issue]
 On DDR4 2DPC system, CmdV is saturated on DIMM1 during RMT and CMDVC.

[Root cause]
 The following registers are zero while they should be set to '1':
  DDRPHY_COMP_NEW_CR_DIMMVREF_VREFCH0.enca1vref
  DDRPHY_COMP_NEW_CR_DIMMVREF_VREFCH1.enca1vref
 When CAPID0A.DDPCD fuse is set, MRC will disable one of the DIMMs on each MC;
 typically the smaller one, and it will be DIMM1 if they are equal.
 Both DIMMs are still trained, as we have to train the system as 2DPC.
 And MRC only reports half of the DIMMs as total memory.
 DIMM Vref programming code in phy init is using IsDimmPresent() to see which DIMMs are enabled.
 This routine will report "not present" for a disabled DIMM in DDPCD case.

[Resolution]
 Use MrcRankExist() instead of IsDimmPresent() during DIMM Vref programming in phy init.
 This routine uses per-channel ValidRankMask which reflects all the trained DIMMs.

[Impacted Platform]
 ADL-S DDR4 2DPC

Hsd-es-id: 14015489245
Original commit date: Tue Nov 9 14:13:44 2021 -0800
Change-Id: I6453c734396f25c28ac735e2652c33412fc2e759
Original commit hash: 80ab57a25d88dd8611b6ac61021eed0afda68aec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 526e7d5187a02b26514ba6743920e86ca6e5d43c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:17:59 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2462_00

Hsd-es-id: N/A
Original commit date: Tue Nov 9 08:51:51 2021 -0800
Change-Id: Icb2856e531f3910b341966b4c9c19094776bed71
Original commit hash: 03fea1504bf76454d3668567266d0f75fd861a96

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ff0349af6c281fef2ddba510243b0107fc2e5548 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:17:57 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Add support for uATX platform

Updated Board IDs, GPIO tables, board config patch tables
and PCIe clock usage mapping table for S18 uATX.

Hsd-es-id: 15010132969
Original commit date: Thu Oct 28 12:50:50 2021 +0800
Change-Id: Ie327775378ba2c8f2d574f01a87a940d2cfdafb0
Original commit hash: 649d044a0acaec62f1df2b07420c046917447e1b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplSPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplSUsbOC.dsc

================================================================================ 
Commit: d5b5e4928cfa2ad275b7391b1eb0fbbca51d23dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:17:52 2022 +0800 
-------------------------------------------------------------------------------- 
RPL_A0 production patch 0x00000007

- This patch update is for RPL S alone

Hsd-es-id: N/A
Original commit date: Tue Nov 9 12:45:13 2021 +0800
Change-Id: I91f1aed21140835651acdeee5596d33bfabc9bd9
Original commit hash: 5f127fe229f587609fe6f2f0dda879a4ad2a9d00

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 64533ce81790fc2c37d702f679d87e617184ac51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:17:51 2022 +0800 
-------------------------------------------------------------------------------- 
Change the default PRMRR size to 4M instead of 2M if C6DRAM enabled

Hsd-es-id: 15010217563
Original commit date: Tue Nov 9 11:28:45 2021 +0800
Change-Id: I41ca7c398d11a1af7141692b5989984a61cc130c
Original commit hash: 14712bccf808de8d6679e4a4d39845ccbc501dc8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: eb8176f07e0a91504b2fd95cac479d266f1cfbf4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:17:49 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2461_00

Hsd-es-id: N/A
Original commit date: Mon Nov 8 08:50:10 2021 -0800
Change-Id: I34119cf4c957de7c5d0322ce929fc200e3322b13
Original commit hash: a97acb4b95e8706e0cba9f3b2cc8fc1ffdf62754

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a563a84931230df5baf83a043ec27b5315362894 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:17:47 2022 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Nov 8 05:27:16 2021 -0800
Change-Id: I33b9b0a5463332730e95e0ba30b0114766ac19ed
Original commit hash: 25e6947b51600b646c7272de22c5dd3f8204a5b3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 44522cae208cb40ddbde7b9f8fa504eef46596fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:17:44 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for ADL-P/M Q0 Production patchID 0x0000011f

Hsd-es-id: N/A
Original commit date: Mon Nov 8 11:38:54 2021 +0530
Change-Id: I4c2ecb1bef372a87cf89d081b5f9de88532050c9
Original commit hash: a1af838bbef3be55595a787ccd52a669198000d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: aa2ca9df2697943f2548db00ef15cbd34b361fcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:17:43 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for ADL-P/M L0/R0 Production patchID 0x00000411

Hsd-es-id: N/A
Original commit date: Mon Nov 8 11:49:55 2021 +0530
Change-Id: I88c8c562e71df033f1bd4dbdefeb11b878d1ccec
Original commit hash: d8d1a4fd1a150b99a6132453000037d388c7b676

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 03ed53ed472febfe4fa900baf2f1bba7c800b7e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:17:41 2022 +0800 
-------------------------------------------------------------------------------- 
gSiPolicyPpiGuid is used only when Itbt enabled under UpdatePeiSaPolicyBoardConfig
if Itbt is not enabled then SiPolicy is not used.
move the locateppi inside the Itbt check

Hsd-es-id: NA
Original commit date: Wed Nov 3 15:04:10 2021 +0530
Change-Id: I2dcacba02943ca56caad533b2c83b32a9ef2d93d
Original commit hash: b52505c50e2bc5281760722b63304bba2dd73af8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c

================================================================================ 
Commit: a0392fa9e8b3f5c5655f79ff13bc2e7bbc7f2ead 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:17:39 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[PCH] Enable PCH external bypass rails by default"

This reverts commit 663c731b31758d2efe9a2a1b8b626a73a0754482.
Reason: Observed Cat error when System goes into S3 State

Hsd-es-id: 16015094655
Original commit date: Mon Nov 8 12:20:06 2021 +0530
Change-Id: I803ade0adb6b4d58fb65358753ab88cae538e60e
Original commit hash: 2bbf3336935fd7435c1f6acb5de8bdac76535987

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr

================================================================================ 
Commit: 95556d24932511eea64908e524a88a0889e08b36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:17:37 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL] DDR5 Smbios Type 16 incorrect

Fix correct Smbios Type 16 DDR5 Maximum Capacity

Hsd-es-id: 15010163666
Original commit date: Wed Oct 27 11:48:47 2021 +0800
Change-Id: Ide5ba7e97002c0a45786c9e62bd41945a635205e
Original commit hash: 0ebcfdde2e863dafaf2e55171ed692950b92cded

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosMemory.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType16.c

================================================================================ 
Commit: ae75ba187e10af02b4dfc0bf8cc0f98dd7442f11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:17:36 2022 +0800 
-------------------------------------------------------------------------------- 
System hung during winPVT S4 stressing. MCA: PKGC_WATCHDOG_HANG_C0

Hsd-es-id: 16015100261
Original commit date: Thu Oct 14 22:00:11 2021 +0530
Change-Id: I1df81d105ba41486541e78cb48e1c2a0484d1b9f
Original commit hash: 18449ecc30603fc4df1e3d3475a50b4d0daa9fe3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/Setup.c
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Include/ConfigBlock/PchDmi/PchDmiConfig.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiLib.inf
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.inf
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPreMemPolicyLib.c
ClientOneSiliconPkg/Pch/Include/PchPreMemPolicyCommon.h
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c

================================================================================ 
Commit: 65e1e8f34f5f735eee257d0d5f6b227d5d34de74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:17:33 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.13

(cherry picked from commit 64e3afee4f720eac2879714a2e5989f9c1f3c3bd)

Mon Nov 8 04:06:08 2021 +0000
Original commit date: Mon Nov 8 04:06:08 2021 +0000
Original commit hash: f963e973fff5483b685e0b22c75f928073aea4c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 58d115d1748e16375f65d2cc665f6d72d3636bc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:17:31 2022 +0800 
-------------------------------------------------------------------------------- 
[ADL-SBGA][PO][DDR5/DDR4] : Create MobileWorkstation platform flavor type

To add the "FlavorMobileWorkstation" to define the ADL-SBGA platform.

Hsd-es-id: 22013939888
Original commit date: Mon Aug 30 16:41:12 2021 +0800
Change-Id: I5f5b907ba917935398923d327d1c126f518ec76b
Original commit hash: 0a51ddb2c90addecebdad235054d92add7f33e7c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/H8S2113Sio.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakePlatSamplePkg/EC/Asl/EC.ASL
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 9500da185066d6998ffd4d34a4a356d01cdc0bbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:17:25 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "System hung during winPVT S4 stressing. MCA: PKGC_WATCHDOG_HANG_C0"

This reverts commit afc5a1ba68582f9f338379e7abff4027968c4991.

Mon Nov 29 09:12:53 2021 +0800
Original commit date: Mon Nov 29 09:12:53 2021 +0800
Original commit hash: c313d5f321a5aadba5f20eca84907d7c3bcc880c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/Setup.c
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Include/ConfigBlock/PchDmi/PchDmiConfig.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiLib.inf
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.inf
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPreMemPolicyLib.c
ClientOneSiliconPkg/Pch/Include/PchPreMemPolicyCommon.h
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c

================================================================================ 
Commit: f42b27b4b64e21b8174d3da3993b5d5cf5fca0b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:17:22 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "Change the default PRMRR size to 4M instead of 2M if C6DRAM enabled"

This reverts commit 6ac9c42dd0c91931a4a0d18656919afd0db63eaa.

Mon Nov 29 09:12:50 2021 +0800
Original commit date: Mon Nov 29 09:12:50 2021 +0800
Original commit hash: f351ba874209444950b17847e6273c10897e3246

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 06778777ebfd3d81807fd101a1428f31e79b1c5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:17:21 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "RPL_A0 production patch 0x00000007"

This reverts commit 08c0495e6168c59be05897372bde62e201b1ffd0.

Mon Nov 29 09:12:42 2021 +0800
Original commit date: Mon Nov 29 09:12:42 2021 +0800
Original commit hash: d9bbedf2b2552a515bd779e05ae9082f5be0eb20

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1b7d08d7c7294334bc66ae1685447ef6142e586e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:17:19 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "RPL_A0 production patch 0x00000009"

This reverts commit 4c4140d31020df52a302b24ac2bff4d5814ea6e0.

Mon Nov 29 09:12:35 2021 +0800
Original commit date: Mon Nov 29 09:12:35 2021 +0800
Original commit hash: 0551f644b07fa3c130318da48c8afa2478093e6a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 3486e93d4d0c495f00fde67c90071258bc212fdf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:17:17 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "[RPL-S IFWI][Upgrade S03/S07][RPL-S CPU + ADL-S PCH]:API Debug BIOS is not booting with 2457_00_67 BIOS Release"

This reverts commit 1ffa5b7a9d64d6b2b5b53a0b6d8c15f9f985c583.

Mon Nov 29 09:11:35 2021 +0800
Original commit date: Mon Nov 29 09:11:35 2021 +0800
Original commit hash: 6f2f2efe54435022e5ef4660fc1c013b56eac1e5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: a8f5f0906ef42270d2cabbff3d9e1f52276b0f64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 10 16:17:16 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "Set the PRMRR policy default value to 4M for RPL-S and 2M for ADL-P to make sure system boot without platform code"

This reverts commit 9c31eb59d928a79b73dff2c679d79f5536415d07.

Mon Nov 29 09:11:22 2021 +0800
Original commit date: Mon Nov 29 09:11:22 2021 +0800
Original commit hash: 383863f482c8b28afa10906c28f1a78024c6c54b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
