// Seed: 1453074282
module module_0 (
    id_1
);
  input wire id_1;
  logic id_2;
  ;
  assign id_2 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    input tri0 id_2,
    output tri0 id_3,
    input tri id_4,
    input wor id_5,
    output tri0 id_6,
    output tri0 id_7,
    input tri id_8,
    output wor id_9,
    output tri1 id_10,
    output tri0 id_11,
    output wire id_12
);
  parameter id_14 = 1;
  module_0 modCall_1 (id_14);
  assign modCall_1.id_2 = 0;
endmodule
