$comment
	File created using the following command:
		vcd file eight_bit_adder.msim.vcd -direction
$end
$date
	Sat Aug 24 23:20:32 2019
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module eight_bit_adder_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # A2 $end
$var reg 1 $ A3 $end
$var reg 1 % A4 $end
$var reg 1 & A5 $end
$var reg 1 ' A6 $end
$var reg 1 ( A7 $end
$var reg 1 ) B0 $end
$var reg 1 * B1 $end
$var reg 1 + B2 $end
$var reg 1 , B3 $end
$var reg 1 - B4 $end
$var reg 1 . B5 $end
$var reg 1 / B6 $end
$var reg 1 0 B7 $end
$var wire 1 1 C7 $end
$var wire 1 2 S0 $end
$var wire 1 3 S1 $end
$var wire 1 4 S2 $end
$var wire 1 5 S3 $end
$var wire 1 6 S4 $end
$var wire 1 7 S5 $end
$var wire 1 8 S6 $end
$var wire 1 9 S7 $end
$var wire 1 : sampler $end

$scope module i1 $end
$var wire 1 ; gnd $end
$var wire 1 < vcc $end
$var wire 1 = unknown $end
$var tri1 1 > devclrn $end
$var tri1 1 ? devpor $end
$var tri1 1 @ devoe $end
$var wire 1 A ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 B B3~input_o $end
$var wire 1 C A0~input_o $end
$var wire 1 D B0~input_o $end
$var wire 1 E B2~input_o $end
$var wire 1 F B1~input_o $end
$var wire 1 G A1~input_o $end
$var wire 1 H A2~input_o $end
$var wire 1 I inst|inst2|inst2~combout $end
$var wire 1 J A3~input_o $end
$var wire 1 K inst|inst|inst1|inst~combout $end
$var wire 1 L inst|inst2|inst1|inst~combout $end
$var wire 1 M inst|inst3|inst1|inst~combout $end
$var wire 1 N inst|inst4|inst|inst~combout $end
$var wire 1 O B4~input_o $end
$var wire 1 P A4~input_o $end
$var wire 1 Q B5~input_o $end
$var wire 1 R A5~input_o $end
$var wire 1 S inst2|inst3|inst|inst~combout $end
$var wire 1 T inst2|inst3|inst1|inst~combout $end
$var wire 1 U inst2|inst4|inst1|inst~combout $end
$var wire 1 V B6~input_o $end
$var wire 1 W A7~input_o $end
$var wire 1 X B7~input_o $end
$var wire 1 Y A6~input_o $end
$var wire 1 Z inst2|inst3|inst|inst2~combout $end
$var wire 1 [ inst2|inst3|inst1|inst2~combout $end
$var wire 1 \ inst2|inst|inst2~combout $end
$var wire 1 ] inst2|inst|inst1|inst~combout $end
$var wire 1 ^ inst2|inst2|inst1|inst~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
1-
0.
0/
00
01
02
03
04
05
16
07
08
09
x:
0;
1<
x=
1>
1?
1@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
1O
0P
0Q
0R
0S
0T
1U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
$end
#1000000
1(
1W
0:
1]
19
#2000000
1'
0(
1Y
0W
1:
0]
1^
18
09
#3000000
1(
1W
0:
1]
19
#4000000
1&
0'
0(
1R
0Y
0W
1:
1S
0]
0^
08
09
1T
17
#5000000
1(
1W
0:
1]
19
#6000000
1'
0(
1Y
0W
1:
0]
1^
18
09
#7000000
1(
1W
0:
1]
19
#8000000
1%
0&
0'
0(
1P
0R
0Y
0W
1:
0S
1[
0]
0^
0U
0T
0[
07
06
08
09
1^
1T
17
18
0^
08
#9000000
1(
1W
0:
1]
19
#10000000
1'
0(
1Y
0W
1:
0]
1^
18
09
#11000000
1(
1W
0:
1]
19
#12000000
1&
0'
0(
1R
0Y
0W
1:
1S
0]
0^
1[
08
09
0T
07
1^
18
#13000000
1(
1W
0:
1]
19
#14000000
1'
0(
1Y
0W
1:
0^
08
#15000000
1(
1W
0:
0]
1\
11
09
#16000000
