INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_2/project_2_2/project_2_2.sim/sim_1/impl/timing/gcd_core_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dp
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-311] analyzing module gcd_core
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_2/project_2_2/project_2_2.srcs/sim_1/imports/lab_2/gcd_core_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_core_tb
ERROR: [VRFC 10-91] CLK_PRD is not declared [C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_2/project_2_2/project_2_2.srcs/sim_1/imports/lab_2/gcd_core_tb.sv:76]
ERROR: [VRFC 10-1412] syntax error near initial [C:/Users/carlo/OneDrive - University of Idaho/UofI_19-20/Spring_2020/ECE_440/lab_2/project_2_2/project_2_2.srcs/sim_1/imports/lab_2/gcd_core_tb.sv:78]
