
------------------------------------- Proof -------------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={1,rs,11,imm}                          Premise(F2)
	S3= GPR[rs]=a                                               Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S12= IAddrReg.In={pid,addr}                                 Path(S10,S11)
	S13= CtrlCP0=0                                              Premise(F21)
	S14= CP0[ASID]=pid                                          CP0-Hold(S0,S13)
	S15= CtrlPC=0                                               Premise(F25)
	S16= CtrlPCInc=0                                            Premise(F26)
	S17= PC[Out]=addr                                           PC-Hold(S1,S15,S16)
	S18= CtrlIAddrReg=1                                         Premise(F27)
	S19= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S12,S18)
	S20= CtrlIMem=0                                             Premise(F32)
	S21= IMem[{pid,addr}]={1,rs,11,imm}                         IMem-Hold(S2,S20)
	S22= CtrlGPR=0                                              Premise(F34)
	S23= GPR[rs]=a                                              GPR-Hold(S3,S22)

IF(IMMU)	S24= PC.Out=addr                                            PC-Out(S17)
	S25= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S19)
	S26= IAddrReg.Out=>IMem.RAddr                               Premise(F54)
	S27= IMem.RAddr={pid,addr}                                  Path(S25,S26)
	S28= IMem.Out={1,rs,11,imm}                                 IMem-Read(S27,S21)
	S29= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S27,S21)
	S30= IMem.Out=>IRMux.MemData                                Premise(F55)
	S31= IRMux.MemData={1,rs,11,imm}                            Path(S28,S30)
	S32= IRMux.Out={1,rs,11,imm}                                IRMux-Select2(S31)
	S33= IRMux.Out=>IR_ID.In                                    Premise(F59)
	S34= IR_ID.In={1,rs,11,imm}                                 Path(S32,S33)
	S35= IMem.MEM8WordOut=>ICache.WData                         Premise(F60)
	S36= ICache.WData=IMemGet8Word({pid,addr})                  Path(S29,S35)
	S37= PC.Out=>ICache.IEA                                     Premise(F61)
	S38= ICache.IEA=addr                                        Path(S24,S37)
	S39= CtrlCP0=0                                              Premise(F65)
	S40= CP0[ASID]=pid                                          CP0-Hold(S14,S39)
	S41= CtrlPC=0                                               Premise(F69)
	S42= CtrlPCInc=1                                            Premise(F70)
	S43= PC[Out]=addr+4                                         PC-Inc(S17,S41,S42)
	S44= CtrlICache=1                                           Premise(F72)
	S45= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Write(S38,S36,S44)
	S46= CtrlIR_ID=1                                            Premise(F75)
	S47= [IR_ID]={1,rs,11,imm}                                  IR_ID-Write(S34,S46)
	S48= CtrlGPR=0                                              Premise(F78)
	S49= GPR[rs]=a                                              GPR-Hold(S23,S48)

ID	S50= IR_ID.Out25_21=rs                                      IR-Out(S47)
	S51= IR_ID.Out15_0=imm                                      IR-Out(S47)
	S52= IR_ID.Out25_21=>GPR.RReg1                              Premise(F99)
	S53= GPR.RReg1=rs                                           Path(S50,S52)
	S54= GPR.Rdata1=a                                           GPR-Read(S53,S49)
	S55= IR_ID.Out15_0=>IMMEXT.In                               Premise(F101)
	S56= IMMEXT.In=imm                                          Path(S51,S55)
	S57= IMMEXT.Out={16{imm[15]},imm}                           IMMEXT(S56)
	S58= GPR.Rdata1=>FU.InID1                                   Premise(F102)
	S59= FU.InID1=a                                             Path(S54,S58)
	S60= FU.OutID1=FU(a)                                        FU-Forward(S59)
	S61= FU.OutID1=>A_EX.In                                     Premise(F104)
	S62= A_EX.In=FU(a)                                          Path(S60,S61)
	S63= IMMEXT.Out=>B_EX.In                                    Premise(F105)
	S64= B_EX.In={16{imm[15]},imm}                              Path(S57,S63)
	S65= CtrlCP0=0                                              Premise(F111)
	S66= CP0[ASID]=pid                                          CP0-Hold(S40,S65)
	S67= CtrlPC=0                                               Premise(F115)
	S68= CtrlPCInc=0                                            Premise(F116)
	S69= PC[Out]=addr+4                                         PC-Hold(S43,S67,S68)
	S70= CtrlICache=0                                           Premise(F118)
	S71= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S45,S70)
	S72= CtrlA_EX=1                                             Premise(F125)
	S73= [A_EX]=FU(a)                                           A_EX-Write(S62,S72)
	S74= CtrlB_EX=1                                             Premise(F126)
	S75= [B_EX]={16{imm[15]},imm}                               B_EX-Write(S64,S74)

EX	S76= A_EX.Out=FU(a)                                         A_EX-Out(S73)
	S77= B_EX.Out={16{imm[15]},imm}                             B_EX-Out(S75)
	S78= A_EX.Out=>CMPU.A                                       Premise(F146)
	S79= CMPU.A=FU(a)                                           Path(S76,S78)
	S80= B_EX.Out=>CMPU.B                                       Premise(F147)
	S81= CMPU.B={16{imm[15]},imm}                               Path(S77,S80)
	S82= CMPU.lt=CompareU(FU(a),{16{imm[15]},imm})              CMPU-CMPU(S79,S81)
	S83= CMPU.lt=>ConditionReg_MEM.In                           Premise(F149)
	S84= ConditionReg_MEM.In=CompareU(FU(a),{16{imm[15]},imm})  Path(S82,S83)
	S85= CtrlCP0=0                                              Premise(F153)
	S86= CP0[ASID]=pid                                          CP0-Hold(S66,S85)
	S87= CtrlPC=0                                               Premise(F157)
	S88= CtrlPCInc=0                                            Premise(F158)
	S89= PC[Out]=addr+4                                         PC-Hold(S69,S87,S88)
	S90= CtrlICache=0                                           Premise(F160)
	S91= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Hold(S71,S90)
	S92= CtrlConditionReg_MEM=1                                 Premise(F170)
	S93= [ConditionReg_MEM]=CompareU(FU(a),{16{imm[15]},imm})   ConditionReg_MEM-Write(S84,S92)

MEM	S94= CP0.ASID=pid                                           CP0-Read-ASID(S86)
	S95= PC.Out=addr+4                                          PC-Out(S89)
	S96= ConditionReg_MEM.Out=CompareU(FU(a),{16{imm[15]},imm}) ConditionReg_MEM-Out(S93)
	S97= PC.Out=>CP0.EPCIn                                      Premise(F190)
	S98= CP0.EPCIn=addr+4                                       Path(S95,S97)
	S99= CP0.ExCodeIn=5'h0d                                     Premise(F191)
	S100= CP0.ASID=>PIDReg.In                                   Premise(F193)
	S101= PIDReg.In=pid                                         Path(S94,S100)
	S102= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F199)
	S103= ConditionReg_DMMU1.In=CompareU(FU(a),{16{imm[15]},imm})Path(S96,S102)
	S104= CtrlEPCIn=1                                           Premise(F206)
	S105= CP0[EPC]=addr+4                                       CP0-Write-EPC(S98,S104)
	S106= CtrlExCodeIn=1                                        Premise(F207)
	S107= CP0[ExCode]=5'h0d                                     CP0-Write-ExCode(S99,S106)
	S108= CtrlICache=0                                          Premise(F212)
	S109= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S91,S108)
	S110= CtrlPIDReg=1                                          Premise(F224)
	S111= [PIDReg]=pid                                          PIDReg-Write(S101,S110)
	S112= CtrlConditionReg_DMMU1=1                              Premise(F231)
	S113= [ConditionReg_DMMU1]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Write(S103,S112)

MEM(DMMU1)	S114= ConditionReg_DMMU1.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Out(S113)
	S115= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F244)
	S116= ConditionReg_DMMU2.In=CompareU(FU(a),{16{imm[15]},imm})Path(S114,S115)
	S117= CtrlCP0=0                                             Premise(F247)
	S118= CP0[EPC]=addr+4                                       CP0-Hold(S105,S117)
	S119= CP0[ExCode]=5'h0d                                     CP0-Hold(S107,S117)
	S120= CtrlICache=0                                          Premise(F254)
	S121= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S109,S120)
	S122= CtrlPIDReg=0                                          Premise(F266)
	S123= [PIDReg]=pid                                          PIDReg-Hold(S111,S122)
	S124= CtrlConditionReg_DMMU2=1                              Premise(F276)
	S125= [ConditionReg_DMMU2]=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Write(S116,S124)

MEM(DMMU2)	S126= ConditionReg_DMMU2.Out=CompareU(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Out(S125)
	S127= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F283)
	S128= ConditionReg_WB.In=CompareU(FU(a),{16{imm[15]},imm})  Path(S126,S127)
	S129= CtrlCP0=0                                             Premise(F286)
	S130= CP0[EPC]=addr+4                                       CP0-Hold(S118,S129)
	S131= CP0[ExCode]=5'h0d                                     CP0-Hold(S119,S129)
	S132= CtrlICache=0                                          Premise(F293)
	S133= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S121,S132)
	S134= CtrlPIDReg=0                                          Premise(F305)
	S135= [PIDReg]=pid                                          PIDReg-Hold(S123,S134)
	S136= CtrlConditionReg_WB=1                                 Premise(F313)
	S137= [ConditionReg_WB]=CompareU(FU(a),{16{imm[15]},imm})   ConditionReg_WB-Write(S128,S136)

WB	S138= CtrlCP0=0                                             Premise(F321)
	S139= CP0[EPC]=addr+4                                       CP0-Hold(S130,S138)
	S140= CP0[ExCode]=5'h0d                                     CP0-Hold(S131,S138)
	S141= CtrlICache=0                                          Premise(F328)
	S142= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S133,S141)
	S143= CtrlPIDReg=0                                          Premise(F340)
	S144= [PIDReg]=pid                                          PIDReg-Hold(S135,S143)
	S145= CtrlConditionReg_WB=0                                 Premise(F348)
	S146= [ConditionReg_WB]=CompareU(FU(a),{16{imm[15]},imm})   ConditionReg_WB-Hold(S137,S145)

POST	S139= CP0[EPC]=addr+4                                       CP0-Hold(S130,S138)
	S140= CP0[ExCode]=5'h0d                                     CP0-Hold(S131,S138)
	S142= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S133,S141)
	S144= [PIDReg]=pid                                          PIDReg-Hold(S135,S143)
	S146= [ConditionReg_WB]=CompareU(FU(a),{16{imm[15]},imm})   ConditionReg_WB-Hold(S137,S145)

