Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b34567b01e044468910bb09303ff5162 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestCPU_behav xil_defaultlib.TestCPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.InstructionRegister
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.NextState
Compiling module xil_defaultlib.OutputFunc
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Multiplexer_31
Compiling module xil_defaultlib.Multiplexer_21
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.PCGenerator
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.signZeroExtend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datamemory
Compiling module xil_defaultlib.Mcpu
Compiling module xil_defaultlib.TestCPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestCPU_behav
