{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 23 16:59:10 2011 " "Info: Processing started: Wed Feb 23 16:59:10 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab06 -c lab06 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab06 -c lab06" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/labs/lab05/lab05.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/labs/lab05/lab05.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab05-lab05_arch " "Info: Found design unit 1: lab05-lab05_arch" {  } { { "../lab05/lab05.vhd" "" { Text "Z:/EE367/Labs/lab05/lab05.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lab05 " "Info: Found entity 1: lab05" {  } { { "../lab05/lab05.vhd" "" { Text "Z:/EE367/Labs/lab05/lab05.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/homework/homework 4/bcd_to_7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/homework/homework 4/bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_7seg-bcd_to_7seg_arch " "Info: Found design unit 1: bcd_to_7seg-bcd_to_7seg_arch" {  } { { "../../Homework/Homework 4/bcd_to_7seg.vhd" "" { Text "Z:/EE367/Homework/Homework 4/bcd_to_7seg.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg " "Info: Found entity 1: bcd_to_7seg" {  } { { "../../Homework/Homework 4/bcd_to_7seg.vhd" "" { Text "Z:/EE367/Homework/Homework 4/bcd_to_7seg.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/homework/homework 4/bcd_to_7seg_decimal.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/homework/homework 4/bcd_to_7seg_decimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_7seg_decimal-bcd_to_7seg_decimal_arch " "Info: Found design unit 1: bcd_to_7seg_decimal-bcd_to_7seg_decimal_arch" {  } { { "../../Homework/Homework 4/bcd_to_7seg_decimal.vhd" "" { Text "Z:/EE367/Homework/Homework 4/bcd_to_7seg_decimal.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg_decimal " "Info: Found entity 1: bcd_to_7seg_decimal" {  } { { "../../Homework/Homework 4/bcd_to_7seg_decimal.vhd" "" { Text "Z:/EE367/Homework/Homework 4/bcd_to_7seg_decimal.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/labs/lab05/adder_2bitfull.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/labs/lab05/adder_2bitfull.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_2bitfull-adder_2bitfull_arch " "Info: Found design unit 1: adder_2bitfull-adder_2bitfull_arch" {  } { { "../lab05/adder_2bitfull.vhd" "" { Text "Z:/EE367/Labs/lab05/adder_2bitfull.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder_2bitfull " "Info: Found entity 1: adder_2bitfull" {  } { { "../lab05/adder_2bitfull.vhd" "" { Text "Z:/EE367/Labs/lab05/adder_2bitfull.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab06.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lab06.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab06-lab06_arch " "Info: Found design unit 1: lab06-lab06_arch" {  } { { "lab06.vhd" "" { Text "Z:/EE367/Labs/lab06/lab06.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lab06 " "Info: Found entity 1: lab06" {  } { { "lab06.vhd" "" { Text "Z:/EE367/Labs/lab06/lab06.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab06 " "Info: Elaborating entity \"lab06\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_2bitfull adder_2bitfull:U1 " "Info: Elaborating entity \"adder_2bitfull\" for hierarchy \"adder_2bitfull:U1\"" {  } { { "lab06.vhd" "U1" { Text "Z:/EE367/Labs/lab06/lab06.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7seg bcd_to_7seg:U5 " "Info: Elaborating entity \"bcd_to_7seg\" for hierarchy \"bcd_to_7seg:U5\"" {  } { { "lab06.vhd" "U5" { Text "Z:/EE367/Labs/lab06/lab06.vhd" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Warning (13410): Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "lab06.vhd" "" { Text "Z:/EE367/Labs/lab06/lab06.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Info: Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Info: Implemented 42 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Info: Implemented 41 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 23 16:59:16 2011 " "Info: Processing ended: Wed Feb 23 16:59:16 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
