// Seed: 2048238112
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  uwire id_8 = 1'd0;
  task id_9;
    input id_10;
    $display(1);
  endtask
  wire id_11;
  id_12(
      .id_0(1), .id_1(1 == 1'h0), .id_2(1), .id_3(0)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1'b0 < id_3;
  module_0(
      id_2, id_1, id_2, id_2, id_2, id_4, id_2
  );
  always @(negedge 1) id_3 <= 1'h0;
endmodule
