// Seed: 2151905773
module module_0 ();
  supply1 id_1, id_2, id_3;
  tri0 id_4;
  wire id_5;
  assign id_2 = id_4;
  wire id_6, id_8, id_9;
  always $display(id_2);
  assign id_8 = id_1;
  assign id_1 = id_3;
  always id_3 = 1;
  supply1 id_10;
  assign id_10 = id_8;
  wire id_11;
  assign id_1 = 1;
  supply0 id_12, id_13;
  assign id_4  = id_1;
  assign id_12 = id_4;
  wire id_14;
  wire id_15;
  wire id_16;
  assign module_1.type_5 = 0;
  wire id_17;
  id_18(
      id_3
  );
  assign id_9 = 1;
  wire id_19;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1'd0 == {id_3, 1};
  module_0 modCall_1 ();
  assign id_1 = id_2;
  tri1 id_4 = 1 | id_3;
endmodule
