// Seed: 2550047671
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  always @(id_3) begin : LABEL_0
    wait (id_3);
  end
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output logic id_0,
    output tri   id_1,
    output uwire id_2
    , id_8,
    output uwire id_3,
    input  wor   id_4,
    input  uwire id_5,
    output wor   id_6
);
  reg id_9;
  module_0 modCall_1 (
      id_8,
      id_8
  );
  wire id_10;
  initial id_0 <= id_9;
  initial begin : LABEL_0
    if (id_8) $display(id_10);
    id_8 = 1;
  end
endmodule
