arch                                                          	circuit             	script_params                            	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                	vpr_compiler                                         	vpr_compiled       	hostname             	rundir                                                                                                                                                                                                                                                                	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	num_global_nets	num_routed_nets
timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml          	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	25.25                	     	0.20           	14284       	2        	0.13          	-1          	-1          	33068      	-1      	-1         	29     	311   	15          	0       	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_dedicated_clock/run002/timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_dedicated_network          	65424      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.60     	8024                 	2.97      	0.01             	4.74102       	-3573.4             	-4.74102            	4.74102                                                      	0.00285776                       	0.00247926           	0.413962                        	0.355212            	38            	15347            	25                                    	4.25198e+07           	9.78293e+06          	2.06185e+06                      	2629.91                             	15.57                    	1.45756                                  	1.30372                      	13771                      	16                               	3402                       	3768                              	3500790                    	1239035                  	4.40787            	4.40787                                           	-4272.15 	-4.40787 	-405.941	-1.4191 	2.60823e+06                 	3326.82                        	1.73                	0.149631                            	0.139358                	15             	950            
timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	21.00                	     	0.19           	14288       	2        	0.15          	-1          	-1          	33596      	-1      	-1         	29     	311   	15          	0       	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_dedicated_clock/run002/timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_dedicated_network	66316      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.59     	8013                 	2.98      	0.01             	4.25398       	-3574.27            	-4.25398            	4.25398                                                      	0.00281502                       	0.00241439           	0.407377                        	0.348903            	40            	15288            	17                                    	4.25198e+07           	9.78293e+06          	2.19000e+06                      	2793.37                             	11.16                    	1.59462                                  	1.42896                      	13839                      	13                               	2970                       	3363                              	2766087                    	788753                   	4.8363             	4.8363                                            	-4420.31 	-4.8363  	-240.167	-1.24248	2.74289e+06                 	3498.59                        	1.59                	0.133172                            	0.124208                	15             	950            
timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml     	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	17.58                	     	0.19           	14276       	2        	0.12          	-1          	-1          	32292      	-1      	-1         	29     	311   	15          	0       	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_dedicated_clock/run002/timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_dedicated_network     	60524      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.71     	8117                 	3.02      	0.01             	3.8524        	-3651.42            	-3.8524             	3.8524                                                       	0.00278215                       	0.00239609           	0.414196                        	0.354608            	40            	16627            	22                                    	4.25198e+07           	9.78293e+06          	2.15085e+06                      	2743.43                             	7.10                     	1.23656                                  	1.10174                      	15311                      	15                               	3109                       	3524                              	5490211                    	2581102                  	5.30904            	5.30904                                           	-4325.31 	-5.30904 	-1567.11	-3.23864	2.68809e+06                 	3428.68                        	2.40                	0.148361                            	0.137911                	15             	950            
