

================================================================
== Vitis HLS Report for 'conv1_Pipeline_BW9'
================================================================
* Date:           Thu Nov  2 20:33:37 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.068 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- BW      |      255|      255|         1|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.06>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 4 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln24_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln24"   --->   Operation 5 'read' 'trunc_ln24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sub_ln90_2_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sub_ln90_2"   --->   Operation 6 'read' 'sub_ln90_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %w"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.1.i.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%w_5 = load i8 %w" [src/conv1.cpp:88->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 9 'load' 'w_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.76ns)   --->   "%icmp_ln88 = icmp_eq  i8 %w_5, i8 255" [src/conv1.cpp:88->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 11 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.76ns)   --->   "%add_ln88 = add i8 %w_5, i8 1" [src/conv1.cpp:88->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 12 'add' 'add_ln88' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %for.inc.1.i.i.split, void %for.inc13.1.i.i.exitStub" [src/conv1.cpp:88->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 13 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i8 %w_5" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 14 'zext' 'zext_ln90' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.83ns)   --->   "%add_ln90 = add i14 %sub_ln90_2_read, i14 %zext_ln90" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 15 'add' 'add_ln90' <Predicate = (!icmp_ln88)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln90_6 = zext i14 %add_ln90" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 16 'zext' 'zext_ln90_6' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln90_6" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 17 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %zext_ln90_6" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 18 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:88->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv1.cpp:88->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 20 'specloopname' 'specloopname_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %trunc_ln24_read, void %arrayidx1223.1.i.i.case.0, void %arrayidx1223.1.i.i.case.1" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 21 'br' 'br_ln90' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.23ns)   --->   "%store_ln90 = store i32 0, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 22 'store' 'store_ln90' <Predicate = (!icmp_ln88 & !trunc_ln24_read)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln90 = br void %arrayidx1223.1.i.i.exit" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 23 'br' 'br_ln90' <Predicate = (!icmp_ln88 & !trunc_ln24_read)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.23ns)   --->   "%store_ln90 = store i32 0, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 24 'store' 'store_ln90' <Predicate = (!icmp_ln88 & trunc_ln24_read)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15300> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln90 = br void %arrayidx1223.1.i.i.exit" [src/conv1.cpp:90->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 25 'br' 'br_ln90' <Predicate = (!icmp_ln88 & trunc_ln24_read)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln88 = store i8 %add_ln88, i8 %w" [src/conv1.cpp:88->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 26 'store' 'store_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc.1.i.i" [src/conv1.cpp:88->src/conv1.cpp:165->src/conv1.cpp:78]   --->   Operation 27 'br' 'br_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_ln90_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w                                                         (alloca           ) [ 01]
trunc_ln24_read                                           (read             ) [ 01]
sub_ln90_2_read                                           (read             ) [ 00]
store_ln0                                                 (store            ) [ 00]
br_ln0                                                    (br               ) [ 00]
w_5                                                       (load             ) [ 00]
specpipeline_ln0                                          (specpipeline     ) [ 00]
icmp_ln88                                                 (icmp             ) [ 01]
add_ln88                                                  (add              ) [ 00]
br_ln88                                                   (br               ) [ 00]
zext_ln90                                                 (zext             ) [ 00]
add_ln90                                                  (add              ) [ 00]
zext_ln90_6                                               (zext             ) [ 00]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10 (getelementptr    ) [ 00]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11 (getelementptr    ) [ 00]
speclooptripcount_ln88                                    (speclooptripcount) [ 00]
specloopname_ln88                                         (specloopname     ) [ 00]
br_ln90                                                   (br               ) [ 00]
store_ln90                                                (store            ) [ 00]
br_ln90                                                   (br               ) [ 00]
store_ln90                                                (store            ) [ 00]
br_ln90                                                   (br               ) [ 00]
store_ln88                                                (store            ) [ 00]
br_ln88                                                   (br               ) [ 00]
ret_ln0                                                   (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_ln90_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln90_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln24">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="w_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="trunc_ln24_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln24_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="sub_ln90_2_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="14" slack="0"/>
<pin id="52" dir="0" index="1" bw="14" slack="0"/>
<pin id="53" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln90_2_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="14" slack="0"/>
<pin id="60" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="14" slack="0"/>
<pin id="67" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln90_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="14" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln90_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="14" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln0_store_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="w_5_load_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_5/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln88_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="add_ln88_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln90_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln90_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="14" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln90_6_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="14" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_6/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln88_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="125" class="1005" name="w_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="28" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="28" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="38" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="76"><net_src comp="56" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="83"><net_src comp="63" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="96"><net_src comp="89" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="89" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="89" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="50" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="104" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="108" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="119"><net_src comp="114" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="124"><net_src comp="98" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="40" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="130"><net_src comp="125" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="131"><net_src comp="125" pin="1"/><net_sink comp="120" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {1 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {1 }
 - Input state : 
	Port: conv1_Pipeline_BW9 : sub_ln90_2 | {1 }
	Port: conv1_Pipeline_BW9 : trunc_ln24 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		w_5 : 1
		icmp_ln88 : 2
		add_ln88 : 2
		br_ln88 : 3
		zext_ln90 : 2
		add_ln90 : 3
		zext_ln90_6 : 4
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11 : 5
		store_ln90 : 6
		store_ln90 : 6
		store_ln88 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln88_fu_98       |    0    |    15   |
|          |       add_ln90_fu_108      |    0    |    21   |
|----------|----------------------------|---------|---------|
|   icmp   |       icmp_ln88_fu_92      |    0    |    15   |
|----------|----------------------------|---------|---------|
|   read   | trunc_ln24_read_read_fu_44 |    0    |    0    |
|          | sub_ln90_2_read_read_fu_50 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln90_fu_104      |    0    |    0    |
|          |     zext_ln90_6_fu_114     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    51   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|w_reg_125|    8   |
+---------+--------+
|  Total  |    8   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   51   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    8   |    -   |
+-----------+--------+--------+
|   Total   |    8   |   51   |
+-----------+--------+--------+
