INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/FINAL_PROJECT/static_VGA/static_VGA.srcs/sources_1/imports/ETCHASKETCH_BASYS3_F2015/Peripherals/VGA/vga_clk_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_clk_div
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/FINAL_PROJECT/static_VGA/static_VGA.srcs/sources_1/imports/ETCHASKETCH_BASYS3_F2015/Peripherals/VGA/VGAdrive.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity VGAdrive
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/FINAL_PROJECT/static_VGA/static_VGA.srcs/sources_1/imports/ETCHASKETCH_BASYS3_F2015/Peripherals/VGA/ram2k_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram2k_8
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/FINAL_PROJECT/static_VGA/static_VGA.srcs/sources_1/imports/ETCHASKETCH_BASYS3_F2015/Peripherals/VGA/vgaDriverBuffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vgaDriverBuffer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/FINAL_PROJECT/static_VGA/static_VGA.srcs/sources_1/imports/ETCHASKETCH_BASYS3_F2015/clock_div2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/RATPUTER/RATPUTER.srcs/sources_1/new/BIN_TO_BCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binToBCD
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/SP/SP.srcs/sources_1/new/SP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SP
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/RATPUTER/RATPUTER.srcs/sources_1/new/SCR_DATA_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SCR_DATA_MUX
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/RATPUTER/RATPUTER.srcs/sources_1/new/SCR_ADDR_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SCR_ADDR_MUX
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/SCR/ScratchRam.srcs/sources_1/new/SCR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SCR
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/RATPUTER/RATPUTER.srcs/sources_1/new/RF_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RF_MUX
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/REG_FILE/REG_FILE.srcs/sources_1/new/REG_FILE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG_FILE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/PROG_ROMS/VGA_DRAW/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/PROGRAM_COUNTER/programCounter.srcs/sources_1/new/PC_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC_MUX
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/PROGRAM_COUNTER/programCounter.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/RATPUTER/RATPUTER.srcs/sources_1/new/I.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity I
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/FLAGS/FLAGS.srcs/sources_1/new/FLAGS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FLAGS
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/CONTROL_UNIT/CONTROL UNIT.srcs/sources_1/new/CONTROL_UNIT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/RATPUTER/RATPUTER.srcs/sources_1/new/ALU_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_MUX
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/ALU/ArithmeticLogicUnit.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/RATPUTER/RATPUTER.srcs/sources_1/new/NES_CONTR_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NES_CONTR_ROM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/RATPUTER/RATPUTER.srcs/sources_1/new/TIMER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TIMER
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/RATPUTER/RATPUTER.srcs/sources_1/new/DIGIT_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DIGIT_ROM
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/FINAL_PROJECT/static_VGA/static_VGA.srcs/sources_1/new/static_VGA_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity static_VGA_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/FINAL_PROJECT/SERIAL_UART/SERIAL_UART.srcs/sources_1/new/UART_TX_CTRL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UART_TX_CTRL
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/SEVEN_SEG_DRIVER/SEVEN_SEG_DRIVER.srcs/sources_1/new/SEVEN_SEG_DRIVER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SEVEN_SEG_DRIVER
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/FINAL_PROJECT/INTERRUPT_HANDLER/INTERRUPT_HANDLER.srcs/sources_1/new/INT_HANDLER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INT_HANDLER
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/RATPUTER/RATPUTER.srcs/sources_1/new/RAT_WRAPPER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tyler/RATPUTER/RATPUTER/RATPUTER.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
