Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/custom_architecture_tb_isim_beh.exe -prj /home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/custom_architecture_tb_beh.prj work.custom_architecture_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/RAM_address_channel_data.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/find_next_chip_rollmap.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/find_first_one_pos.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/enable_source_chip_transmission.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/Subsystem.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/get_sources_and_RAM_addresses.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/find_next_chip_rollmap_block.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/Detect_change_ch_cnt.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/condition_to_count_DAC_or_ADC.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/RAM_address_definition.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/Output_State_to_RAM_address_to_read.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/interpret_incoming_data.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/get_enabled_timings.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/getting_address_and_enable_for_Magic_and_Timestamps.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/DualPortRAM_generic.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/store_and_retrieve_input.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/read_from_magic_and_timestamp.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/OutputStateMachine.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/Interpret_to_RAM_output.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/Interpret_to_RAM_input.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/InputStateMachine.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/get_data_only_when_enabled.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/process_and_retrieve.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/output_interpret.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/input_interpret_store_retrieve.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/collect_output.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/cust_architecture.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/RHS2000InterfaceXEM6010 release 180814_cust_arch_19/../RHS2000InterfaceXEM6010 release 180814_CustArch_v2_tb/custom_architecture_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95736 KB
Fuse CPU Usage: 910 ms
Compiling module OutputStateMachine
Compiling module Detect_change_ch_cnt
Compiling module find_next_chip_rollmap_block
Compiling module Subsystem
Compiling module get_enabled_timings
Compiling module Output_State_to_RAM_address_to_r...
Compiling module Interpret_to_RAM_output
Compiling module output_interpret
Compiling module find_next_chip_rollmap
Compiling module find_first_one_pos
Compiling module enable_source_chip_transmission
Compiling module RAM_address_channel_data
Compiling module get_sources_and_RAM_addresses
Compiling module condition_to_count_DAC_or_ADC
Compiling module interpret_incoming_data
Compiling module RAM_address_definition
Compiling module Interpret_to_RAM_input
Compiling module InputStateMachine
Compiling module DualPortRAM_generic(AddrWidth=9,...
Compiling module store_and_retrieve_input
Compiling module input_interpret_store_retrieve
Compiling module process_and_retrieve
Compiling module getting_address_and_enable_for_M...
Compiling module DualPortRAM_generic(AddrWidth=8,...
Compiling module read_from_magic_and_timestamp
Compiling module get_data_only_when_enabled
Compiling module collect_output
Compiling module cust_architecture
Compiling module custom_architecture_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
ERROR:Simulator:904 - Unable to remove previous simulation file isim/custom_architecture_tb_isim_beh.exe.sim/custom_architecture_tb_isim_beh.exe. Please check if you have another instance of this simulation running on your system, terminate it and then recompile your design. System Error Message: boost::filesystem::remove: Text file busy: "isim/custom_architecture_tb_isim_beh.exe.sim/custom_architecture_tb_isim_beh.exe"
ERROR:Simulator:861 - Failed to link the design
