m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim
vALU
Z0 !s110 1745881474
!i10b 1
!s100 ilk;SEgT6j`5iGZ3mfWm:2
I4MFoYURHaWMR?P8P?OX:N2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/ModelSim
Z3 w1745788886
8C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ALU.v
FC:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ALU.v
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1745881474.000000
!s107 C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ALU.v|
!s90 -reportprogress|300|C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ALU.v|-work|ProcessadorCentral|
!i113 1
Z6 o-work ProcessadorCentral
Z7 tCvgOpt 0
n@a@l@u
vALUControl
R0
!i10b 1
!s100 IKeHb5P@XE=A5Hz8J0J@P3
I<`Y5YCIb=@OzIJ:1N9mVa0
R1
R2
R3
8C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ALUControl.v
FC:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ALUControl.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ALUControl.v|
!s90 -reportprogress|300|C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ALUControl.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@a@l@u@control
vAvalonMM_Master_Data_Interface
Z8 !s110 1745881475
!i10b 1
!s100 O^0]f2g4z7Ih^Oc86_VR91
I[WLW7z3@EZH<_zEFg3[U;1
R1
R2
R3
8C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/AvalonMM_Master_DataInterface.v
FC:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/AvalonMM_Master_DataInterface.v
L0 1
R4
r1
!s85 0
31
Z9 !s108 1745881475.000000
!s107 C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/AvalonMM_Master_DataInterface.v|
!s90 -reportprogress|300|C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/AvalonMM_Master_DataInterface.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@avalon@m@m_@master_@data_@interface
vAvalonMM_Master_InstInterface
R8
!i10b 1
!s100 Q;_Y>1nRMA5TIjkgVdXYS2
I?j26TG9Y93`JAmWI9Og;j1
R1
R2
R3
8C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/AvalonMM_Master_InstInterface.v
FC:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/AvalonMM_Master_InstInterface.v
L0 1
R4
r1
!s85 0
31
R9
!s107 C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/AvalonMM_Master_InstInterface.v|
!s90 -reportprogress|300|C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/AvalonMM_Master_InstInterface.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@avalon@m@m_@master_@inst@interface
vBranchFormat
Z10 !s110 1745881477
!i10b 1
!s100 3GgcMU7Gc>Nn9;L4do_i50
I<`jVb2]h]]=7Hc06?:`jl1
R1
R2
Z11 w1745880395
Z12 8C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ID_STAGE.v
Z13 FC:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ID_STAGE.v
L0 183
R4
r1
!s85 0
31
Z14 !s108 1745881476.000000
Z15 !s107 C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ID_STAGE.v|
Z16 !s90 -reportprogress|300|C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ID_STAGE.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@branch@format
vControl
R8
!i10b 1
!s100 18kW8?O]?3OD;R95[kIfI1
I7m2XUEgYJEmTe1HhYhOHO2
R1
R2
R3
8C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/Control.v
FC:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/Control.v
L0 1
R4
r1
!s85 0
31
R9
!s107 C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/Control.v|
!s90 -reportprogress|300|C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/Control.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@control
vCPU
R0
!i10b 1
!s100 7WGG[UOi46ES48;egNjk83
I]23RCR?U97j0aC<4zVzf11
R1
R2
R11
8C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/CPU.v
FC:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/CPU.v
L0 19
R4
r1
!s85 0
31
!s108 1745881473.000000
!s107 C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/CPU.v|
!s90 -reportprogress|300|C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/CPU.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@c@p@u
vEX_MEM_Register
Z17 !s110 1745881476
!i10b 1
!s100 X8;F_V?_XZ0gO7dEGOV_h3
IkTgdXzmYLTaDNI_cE5i8V2
R1
R2
R3
Z18 8C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/EX_STAGE.v
Z19 FC:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/EX_STAGE.v
L0 151
R4
r1
!s85 0
31
R9
Z20 !s107 C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/EX_STAGE.v|
Z21 !s90 -reportprogress|300|C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/EX_STAGE.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@e@x_@m@e@m_@register
vEX_STAGE
R17
!i10b 1
!s100 :>jI?X_HEFbaD5WUUnTF;3
IA_jN5?1[b9^c_8D3P?D`13
R1
R2
R3
R18
R19
L0 1
R4
r1
!s85 0
31
R9
R20
R21
!i113 1
R6
R7
n@e@x_@s@t@a@g@e
vForwardingMux
R17
!i10b 1
!s100 V4HQiG`7Ok05l=mOGOR4:0
Ijb1AB>8P5PeSh8<2^PZbX0
R1
R2
R3
R18
R19
L0 116
R4
r1
!s85 0
31
R9
R20
R21
!i113 1
R6
R7
n@forwarding@mux
vForwardingUnit
R17
!i10b 1
!s100 Wl:Ba_9Kz>ZkPo?T?m@Ql0
IWN;4^7A5ZhRHPLbo]i`C=2
R1
R2
R3
8C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ForwardingUnit.v
FC:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ForwardingUnit.v
L0 1
R4
r1
!s85 0
31
R14
!s107 C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ForwardingUnit.v|
!s90 -reportprogress|300|C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ForwardingUnit.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@forwarding@unit
vHazardDetectionUnit
R17
!i10b 1
!s100 ]k`:cOTKGT=<>GSA9mH;D3
IEUC:?a4@cYlXIGY[`fU`_3
R1
R2
R3
8C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/HazardDetectionUnit.v
FC:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/HazardDetectionUnit.v
L0 1
R4
r1
!s85 0
31
R14
!s107 C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/HazardDetectionUnit.v|
!s90 -reportprogress|300|C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/HazardDetectionUnit.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@hazard@detection@unit
vID_EX_Register
R10
!i10b 1
!s100 3?V3iDD<XMA?0E:3dd17Y2
Imd9VaPn9;gakZV^1eVkXS0
R1
R2
R11
R12
R13
L0 244
R4
r1
!s85 0
31
R14
R15
R16
!i113 1
R6
R7
n@i@d_@e@x_@register
vID_STAGE
R10
!i10b 1
!s100 iBFZcV@7K@Xjkk?f^8Z051
I1YfdSeNP<ioXPz4OJI?M40
R1
R2
R11
R12
R13
L0 1
R4
r1
!s85 0
31
R14
R15
R16
!i113 1
R6
R7
n@i@d_@s@t@a@g@e
vIF_ID_Register
R10
!i10b 1
!s100 89`^bM7_K8Y`k;ma3h1me0
IC4e=`:_Ze[?Cm_V=klf4l1
R1
R2
R11
Z22 8C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/IF_STAGE.v
Z23 FC:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/IF_STAGE.v
L0 131
R4
r1
!s85 0
31
Z24 !s108 1745881477.000000
Z25 !s107 C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/IF_STAGE.v|
Z26 !s90 -reportprogress|300|C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/IF_STAGE.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@i@f_@i@d_@register
vIF_STAGE
R10
!i10b 1
!s100 ^`z0F9f07_A9U7;L@@Led1
IR54;31a_C3Aa2;l^Rj4EX0
R1
R2
R11
R22
R23
L0 1
R4
r1
!s85 0
31
R24
R25
R26
!i113 1
R6
R7
n@i@f_@s@t@a@g@e
vMEM_STAGE
R10
!i10b 1
!s100 ;aLGWNbD2oUgS?;g6AVT^2
IEoTg3YRle96K^fhnek<A]2
R1
R2
R3
Z27 8C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/MEM_STAGE.v
Z28 FC:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/MEM_STAGE.v
L0 1
R4
r1
!s85 0
31
R24
Z29 !s107 C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/MEM_STAGE.v|
Z30 !s90 -reportprogress|300|C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/MEM_STAGE.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@m@e@m_@s@t@a@g@e
vMEM_WB_Register
R10
!i10b 1
!s100 654942GGAXVZ][75okmNJ1
I<IV:8Nd09A:@WROTHLBDb1
R1
R2
R3
R27
R28
L0 80
R4
r1
!s85 0
31
R24
R29
R30
!i113 1
R6
R7
n@m@e@m_@w@b_@register
vMemoryStallUnit
!s110 1745881479
!i10b 1
!s100 =YoAEBZl:n]Nbc[YlbFMN2
I1dGYzce<?D^Ah`:`oPeHc3
R1
R2
R11
8C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/MemoryStallUnit.v
FC:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/MemoryStallUnit.v
L0 2
R4
r1
!s85 0
31
!s108 1745881479.000000
!s107 C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/MemoryStallUnit.v|
!s90 -reportprogress|300|C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/MemoryStallUnit.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@memory@stall@unit
Epll
R3
Z31 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z32 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R2
Z33 8C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/PLL.vhd
Z34 FC:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/PLL.vhd
l0
L42
VzR3ij?V5bfhgAaH5KH=_D0
!s100 @Vc8G46`9WHiAkh`TJKX>0
Z35 OV;C;10.5b;63
32
Z36 !s110 1745881478
!i10b 1
R24
Z37 !s90 -reportprogress|300|C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/PLL.vhd|-work|ProcessadorCentral|
Z38 !s107 C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/PLL.vhd|
!i113 1
R6
Z39 tExplicit 1 CvgOpt 0
Asyn
R31
R32
DEx4 work 3 pll 0 22 zR3ij?V5bfhgAaH5KH=_D0
l127
L52
V@IeA432K;81Jbj32eQ<3:2
!s100 kFiz5DcX]>DnF@iD8U3CF3
R35
32
R36
!i10b 1
R24
R37
R38
!i113 1
R6
R39
vProgramCounter
R10
!i10b 1
!s100 8TDZRkJbFUXF59nHcD0?V0
IY25g;P46SDCVje4SZ:A0O3
R1
R2
R11
R22
R23
L0 110
R4
r1
!s85 0
31
R24
R25
R26
!i113 1
R6
R7
n@program@counter
vRegFile
R36
!i10b 1
!s100 9>@HZa7?P2<o?6[FkoA8n1
IOLmzza5BKMSh_RdhebSAV0
R1
R2
R3
8C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/RegFile.v
FC:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/RegFile.v
L0 1
R4
r1
!s85 0
31
Z40 !s108 1745881478.000000
!s107 C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/RegFile.v|
!s90 -reportprogress|300|C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/RegFile.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@reg@file
vResetSync
R36
!i10b 1
!s100 RA1VPi>U:Sch>RAhgZB:R1
IUlO08D2hoNz9>ITbif6<V1
R1
R2
R3
8C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ResetSync.v
FC:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ResetSync.v
L0 1
R4
r1
!s85 0
31
R40
!s107 C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ResetSync.v|
!s90 -reportprogress|300|C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/ResetSync.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@reset@sync
vRFlagsRegister
R17
!i10b 1
!s100 Q>T7SiQi^WLn3jR`^lCB_3
IN>L6cV0@OGezg>zieLIze3
R1
R2
R3
R18
R19
L0 135
R4
r1
!s85 0
31
R9
R20
R21
!i113 1
R6
R7
n@r@flags@register
vStack
R10
!i10b 1
!s100 c8;?eZ=EM9SUhFzhbgJaM3
I8UR@MzQY[@IG3YLA4RN<K1
R1
R2
R11
R12
R13
L0 208
R4
r1
!s85 0
31
R14
R15
R16
!i113 1
R6
R7
n@stack
vWB_STAGE
!s110 1745852450
!i10b 1
!s100 jgln12`OJXL]O747a1MCz0
IDkJzlUlY09N4MUf3cSYMa1
R1
dC:/Workspace/Outros/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/ModelSim
w1745852176
8C:/Workspace/Outros/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/WB_STAGE.v
FC:/Workspace/Outros/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/WB_STAGE.v
L0 1
R4
r1
!s85 0
31
!s108 1745852450.000000
!s107 C:/Workspace/Outros/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/WB_STAGE.v|
!s90 -reportprogress|300|C:/Workspace/Outros/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/WB_STAGE.v|-work|ProcessadorCentral|
!i113 1
R6
R7
n@w@b_@s@t@a@g@e
