
Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000028e0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080029ec  080029ec  000129ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a10  08002a10  00020024  2**0
                  CONTENTS
  4 .ARM          00000000  08002a10  08002a10  00020024  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002a10  08002a10  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a10  08002a10  00012a10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002a14  08002a14  00012a14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  08002a18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  20000024  08002a3c  00020024  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000d8  08002a3c  000200d8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000954b  00000000  00000000  0002004d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b5f  00000000  00000000  00029598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a60  00000000  00000000  0002b0f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000968  00000000  00000000  0002bb58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016c55  00000000  00000000  0002c4c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bad7  00000000  00000000  00043115  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008251d  00000000  00000000  0004ebec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d1109  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002950  00000000  00000000  000d115c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000024 	.word	0x20000024
 8000128:	00000000 	.word	0x00000000
 800012c:	080029d4 	.word	0x080029d4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000028 	.word	0x20000028
 8000148:	080029d4 	.word	0x080029d4

0800014c <balance_logic>:
static uint8_t isBalanceRequested = 0;

static uint8_t btn0Lock = 0, btn1Lock = 0, btn2Lock = 0;
static int firstRun = 0, segIndex = 0;

void balance_logic(void) {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0

    if ((uint16_t)timeAmber + (uint16_t)timeGreen > 99) {
 8000152:	4b4c      	ldr	r3, [pc, #304]	; (8000284 <balance_logic+0x138>)
 8000154:	781b      	ldrb	r3, [r3, #0]
 8000156:	461a      	mov	r2, r3
 8000158:	4b4b      	ldr	r3, [pc, #300]	; (8000288 <balance_logic+0x13c>)
 800015a:	781b      	ldrb	r3, [r3, #0]
 800015c:	4413      	add	r3, r2
 800015e:	2b63      	cmp	r3, #99	; 0x63
 8000160:	dd09      	ble.n	8000176 <balance_logic+0x2a>
        timeRed = DEFAULT_RED; timeAmber = DEFAULT_AMBER; timeGreen = DEFAULT_GREEN; return;
 8000162:	4b4a      	ldr	r3, [pc, #296]	; (800028c <balance_logic+0x140>)
 8000164:	225f      	movs	r2, #95	; 0x5f
 8000166:	701a      	strb	r2, [r3, #0]
 8000168:	4b46      	ldr	r3, [pc, #280]	; (8000284 <balance_logic+0x138>)
 800016a:	222d      	movs	r2, #45	; 0x2d
 800016c:	701a      	strb	r2, [r3, #0]
 800016e:	4b46      	ldr	r3, [pc, #280]	; (8000288 <balance_logic+0x13c>)
 8000170:	2232      	movs	r2, #50	; 0x32
 8000172:	701a      	strb	r2, [r3, #0]
 8000174:	e081      	b.n	800027a <balance_logic+0x12e>
    }
    if (isRedModified) {
 8000176:	4b46      	ldr	r3, [pc, #280]	; (8000290 <balance_logic+0x144>)
 8000178:	781b      	ldrb	r3, [r3, #0]
 800017a:	2b00      	cmp	r3, #0
 800017c:	d05f      	beq.n	800023e <balance_logic+0xf2>
        if (isAmberModified) {
 800017e:	4b45      	ldr	r3, [pc, #276]	; (8000294 <balance_logic+0x148>)
 8000180:	781b      	ldrb	r3, [r3, #0]
 8000182:	2b00      	cmp	r3, #0
 8000184:	d01a      	beq.n	80001bc <balance_logic+0x70>
            if (timeRed <= timeAmber) { timeGreen = 1; timeRed = timeAmber + timeGreen; }
 8000186:	4b41      	ldr	r3, [pc, #260]	; (800028c <balance_logic+0x140>)
 8000188:	781a      	ldrb	r2, [r3, #0]
 800018a:	4b3e      	ldr	r3, [pc, #248]	; (8000284 <balance_logic+0x138>)
 800018c:	781b      	ldrb	r3, [r3, #0]
 800018e:	429a      	cmp	r2, r3
 8000190:	d80b      	bhi.n	80001aa <balance_logic+0x5e>
 8000192:	4b3d      	ldr	r3, [pc, #244]	; (8000288 <balance_logic+0x13c>)
 8000194:	2201      	movs	r2, #1
 8000196:	701a      	strb	r2, [r3, #0]
 8000198:	4b3a      	ldr	r3, [pc, #232]	; (8000284 <balance_logic+0x138>)
 800019a:	781a      	ldrb	r2, [r3, #0]
 800019c:	4b3a      	ldr	r3, [pc, #232]	; (8000288 <balance_logic+0x13c>)
 800019e:	781b      	ldrb	r3, [r3, #0]
 80001a0:	4413      	add	r3, r2
 80001a2:	b2da      	uxtb	r2, r3
 80001a4:	4b39      	ldr	r3, [pc, #228]	; (800028c <balance_logic+0x140>)
 80001a6:	701a      	strb	r2, [r3, #0]
 80001a8:	e051      	b.n	800024e <balance_logic+0x102>
            else { timeGreen = timeRed - timeAmber; }
 80001aa:	4b38      	ldr	r3, [pc, #224]	; (800028c <balance_logic+0x140>)
 80001ac:	781a      	ldrb	r2, [r3, #0]
 80001ae:	4b35      	ldr	r3, [pc, #212]	; (8000284 <balance_logic+0x138>)
 80001b0:	781b      	ldrb	r3, [r3, #0]
 80001b2:	1ad3      	subs	r3, r2, r3
 80001b4:	b2da      	uxtb	r2, r3
 80001b6:	4b34      	ldr	r3, [pc, #208]	; (8000288 <balance_logic+0x13c>)
 80001b8:	701a      	strb	r2, [r3, #0]
 80001ba:	e048      	b.n	800024e <balance_logic+0x102>
        } else if (isGreenModified) {
 80001bc:	4b36      	ldr	r3, [pc, #216]	; (8000298 <balance_logic+0x14c>)
 80001be:	781b      	ldrb	r3, [r3, #0]
 80001c0:	2b00      	cmp	r3, #0
 80001c2:	d01a      	beq.n	80001fa <balance_logic+0xae>
            if (timeRed <= timeGreen) { timeAmber = 1; timeRed = timeGreen + timeAmber; }
 80001c4:	4b31      	ldr	r3, [pc, #196]	; (800028c <balance_logic+0x140>)
 80001c6:	781a      	ldrb	r2, [r3, #0]
 80001c8:	4b2f      	ldr	r3, [pc, #188]	; (8000288 <balance_logic+0x13c>)
 80001ca:	781b      	ldrb	r3, [r3, #0]
 80001cc:	429a      	cmp	r2, r3
 80001ce:	d80b      	bhi.n	80001e8 <balance_logic+0x9c>
 80001d0:	4b2c      	ldr	r3, [pc, #176]	; (8000284 <balance_logic+0x138>)
 80001d2:	2201      	movs	r2, #1
 80001d4:	701a      	strb	r2, [r3, #0]
 80001d6:	4b2c      	ldr	r3, [pc, #176]	; (8000288 <balance_logic+0x13c>)
 80001d8:	781a      	ldrb	r2, [r3, #0]
 80001da:	4b2a      	ldr	r3, [pc, #168]	; (8000284 <balance_logic+0x138>)
 80001dc:	781b      	ldrb	r3, [r3, #0]
 80001de:	4413      	add	r3, r2
 80001e0:	b2da      	uxtb	r2, r3
 80001e2:	4b2a      	ldr	r3, [pc, #168]	; (800028c <balance_logic+0x140>)
 80001e4:	701a      	strb	r2, [r3, #0]
 80001e6:	e032      	b.n	800024e <balance_logic+0x102>
            else { timeAmber = timeRed - timeGreen; }
 80001e8:	4b28      	ldr	r3, [pc, #160]	; (800028c <balance_logic+0x140>)
 80001ea:	781a      	ldrb	r2, [r3, #0]
 80001ec:	4b26      	ldr	r3, [pc, #152]	; (8000288 <balance_logic+0x13c>)
 80001ee:	781b      	ldrb	r3, [r3, #0]
 80001f0:	1ad3      	subs	r3, r2, r3
 80001f2:	b2da      	uxtb	r2, r3
 80001f4:	4b23      	ldr	r3, [pc, #140]	; (8000284 <balance_logic+0x138>)
 80001f6:	701a      	strb	r2, [r3, #0]
 80001f8:	e029      	b.n	800024e <balance_logic+0x102>
        } else {
            uint16_t sum = (uint16_t)timeAmber + (uint16_t)timeGreen;
 80001fa:	4b22      	ldr	r3, [pc, #136]	; (8000284 <balance_logic+0x138>)
 80001fc:	781b      	ldrb	r3, [r3, #0]
 80001fe:	b29a      	uxth	r2, r3
 8000200:	4b21      	ldr	r3, [pc, #132]	; (8000288 <balance_logic+0x13c>)
 8000202:	781b      	ldrb	r3, [r3, #0]
 8000204:	b29b      	uxth	r3, r3
 8000206:	4413      	add	r3, r2
 8000208:	80fb      	strh	r3, [r7, #6]
            if (timeRed < sum) timeRed = (uint8_t)sum;
 800020a:	4b20      	ldr	r3, [pc, #128]	; (800028c <balance_logic+0x140>)
 800020c:	781b      	ldrb	r3, [r3, #0]
 800020e:	b29b      	uxth	r3, r3
 8000210:	88fa      	ldrh	r2, [r7, #6]
 8000212:	429a      	cmp	r2, r3
 8000214:	d904      	bls.n	8000220 <balance_logic+0xd4>
 8000216:	88fb      	ldrh	r3, [r7, #6]
 8000218:	b2da      	uxtb	r2, r3
 800021a:	4b1c      	ldr	r3, [pc, #112]	; (800028c <balance_logic+0x140>)
 800021c:	701a      	strb	r2, [r3, #0]
 800021e:	e016      	b.n	800024e <balance_logic+0x102>
            else if (timeRed > sum) timeGreen = timeRed - timeAmber;
 8000220:	4b1a      	ldr	r3, [pc, #104]	; (800028c <balance_logic+0x140>)
 8000222:	781b      	ldrb	r3, [r3, #0]
 8000224:	b29b      	uxth	r3, r3
 8000226:	88fa      	ldrh	r2, [r7, #6]
 8000228:	429a      	cmp	r2, r3
 800022a:	d210      	bcs.n	800024e <balance_logic+0x102>
 800022c:	4b17      	ldr	r3, [pc, #92]	; (800028c <balance_logic+0x140>)
 800022e:	781a      	ldrb	r2, [r3, #0]
 8000230:	4b14      	ldr	r3, [pc, #80]	; (8000284 <balance_logic+0x138>)
 8000232:	781b      	ldrb	r3, [r3, #0]
 8000234:	1ad3      	subs	r3, r2, r3
 8000236:	b2da      	uxtb	r2, r3
 8000238:	4b13      	ldr	r3, [pc, #76]	; (8000288 <balance_logic+0x13c>)
 800023a:	701a      	strb	r2, [r3, #0]
 800023c:	e007      	b.n	800024e <balance_logic+0x102>
        }
    } else {
        timeRed = timeAmber + timeGreen;
 800023e:	4b11      	ldr	r3, [pc, #68]	; (8000284 <balance_logic+0x138>)
 8000240:	781a      	ldrb	r2, [r3, #0]
 8000242:	4b11      	ldr	r3, [pc, #68]	; (8000288 <balance_logic+0x13c>)
 8000244:	781b      	ldrb	r3, [r3, #0]
 8000246:	4413      	add	r3, r2
 8000248:	b2da      	uxtb	r2, r3
 800024a:	4b10      	ldr	r3, [pc, #64]	; (800028c <balance_logic+0x140>)
 800024c:	701a      	strb	r2, [r3, #0]
    }
    if (timeRed > 99) {
 800024e:	4b0f      	ldr	r3, [pc, #60]	; (800028c <balance_logic+0x140>)
 8000250:	781b      	ldrb	r3, [r3, #0]
 8000252:	2b63      	cmp	r3, #99	; 0x63
 8000254:	d911      	bls.n	800027a <balance_logic+0x12e>
        timeRed = 99;
 8000256:	4b0d      	ldr	r3, [pc, #52]	; (800028c <balance_logic+0x140>)
 8000258:	2263      	movs	r2, #99	; 0x63
 800025a:	701a      	strb	r2, [r3, #0]
        if (timeAmber >= 98) timeAmber = 1;
 800025c:	4b09      	ldr	r3, [pc, #36]	; (8000284 <balance_logic+0x138>)
 800025e:	781b      	ldrb	r3, [r3, #0]
 8000260:	2b61      	cmp	r3, #97	; 0x61
 8000262:	d902      	bls.n	800026a <balance_logic+0x11e>
 8000264:	4b07      	ldr	r3, [pc, #28]	; (8000284 <balance_logic+0x138>)
 8000266:	2201      	movs	r2, #1
 8000268:	701a      	strb	r2, [r3, #0]
        timeGreen = timeRed - timeAmber;
 800026a:	4b08      	ldr	r3, [pc, #32]	; (800028c <balance_logic+0x140>)
 800026c:	781a      	ldrb	r2, [r3, #0]
 800026e:	4b05      	ldr	r3, [pc, #20]	; (8000284 <balance_logic+0x138>)
 8000270:	781b      	ldrb	r3, [r3, #0]
 8000272:	1ad3      	subs	r3, r2, r3
 8000274:	b2da      	uxtb	r2, r3
 8000276:	4b04      	ldr	r3, [pc, #16]	; (8000288 <balance_logic+0x13c>)
 8000278:	701a      	strb	r2, [r3, #0]
    }
}
 800027a:	370c      	adds	r7, #12
 800027c:	46bd      	mov	sp, r7
 800027e:	bc80      	pop	{r7}
 8000280:	4770      	bx	lr
 8000282:	bf00      	nop
 8000284:	20000001 	.word	0x20000001
 8000288:	20000002 	.word	0x20000002
 800028c:	20000000 	.word	0x20000000
 8000290:	20000042 	.word	0x20000042
 8000294:	20000043 	.word	0x20000043
 8000298:	20000044 	.word	0x20000044

0800029c <fsm_output_handle>:

void fsm_output_handle(void){
 800029c:	b580      	push	{r7, lr}
 800029e:	af00      	add	r7, sp, #0
    switch(currentState){
 80002a0:	4ba9      	ldr	r3, [pc, #676]	; (8000548 <fsm_output_handle+0x2ac>)
 80002a2:	781b      	ldrb	r3, [r3, #0]
 80002a4:	2b03      	cmp	r3, #3
 80002a6:	f200 8256 	bhi.w	8000756 <fsm_output_handle+0x4ba>
 80002aa:	a201      	add	r2, pc, #4	; (adr r2, 80002b0 <fsm_output_handle+0x14>)
 80002ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002b0:	080002c1 	.word	0x080002c1
 80002b4:	08000389 	.word	0x08000389
 80002b8:	08000497 	.word	0x08000497
 80002bc:	08000605 	.word	0x08000605
        case STATE_MODE1:
            // --- MODE 1: CHẠY BÌNH THƯỜNG ---
            if(led_7_flag){ scanLED7(segIndex++); if(segIndex >= 4) segIndex = 0; setLED7Timer(250); }
 80002c0:	4ba2      	ldr	r3, [pc, #648]	; (800054c <fsm_output_handle+0x2b0>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d012      	beq.n	80002ee <fsm_output_handle+0x52>
 80002c8:	4ba1      	ldr	r3, [pc, #644]	; (8000550 <fsm_output_handle+0x2b4>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	1c5a      	adds	r2, r3, #1
 80002ce:	49a0      	ldr	r1, [pc, #640]	; (8000550 <fsm_output_handle+0x2b4>)
 80002d0:	600a      	str	r2, [r1, #0]
 80002d2:	b2db      	uxtb	r3, r3
 80002d4:	4618      	mov	r0, r3
 80002d6:	f000 fb93 	bl	8000a00 <scanLED7>
 80002da:	4b9d      	ldr	r3, [pc, #628]	; (8000550 <fsm_output_handle+0x2b4>)
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	2b03      	cmp	r3, #3
 80002e0:	dd02      	ble.n	80002e8 <fsm_output_handle+0x4c>
 80002e2:	4b9b      	ldr	r3, [pc, #620]	; (8000550 <fsm_output_handle+0x2b4>)
 80002e4:	2200      	movs	r2, #0
 80002e6:	601a      	str	r2, [r3, #0]
 80002e8:	20fa      	movs	r0, #250	; 0xfa
 80002ea:	f000 fd9f 	bl	8000e2c <setLED7Timer>


            if(getButtonState(0)){
 80002ee:	2000      	movs	r0, #0
 80002f0:	f000 faca 	bl	8000888 <getButtonState>
 80002f4:	4603      	mov	r3, r0
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d020      	beq.n	800033c <fsm_output_handle+0xa0>
                if(!btn0Lock){
 80002fa:	4b96      	ldr	r3, [pc, #600]	; (8000554 <fsm_output_handle+0x2b8>)
 80002fc:	781b      	ldrb	r3, [r3, #0]
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d11f      	bne.n	8000342 <fsm_output_handle+0xa6>
                    btn0Lock = 1;
 8000302:	4b94      	ldr	r3, [pc, #592]	; (8000554 <fsm_output_handle+0x2b8>)
 8000304:	2201      	movs	r2, #1
 8000306:	701a      	strb	r2, [r3, #0]
                    currentState = STATE_MODE2;
 8000308:	4b8f      	ldr	r3, [pc, #572]	; (8000548 <fsm_output_handle+0x2ac>)
 800030a:	2201      	movs	r2, #1
 800030c:	701a      	strb	r2, [r3, #0]


                    isRedModified = 0;
 800030e:	4b92      	ldr	r3, [pc, #584]	; (8000558 <fsm_output_handle+0x2bc>)
 8000310:	2200      	movs	r2, #0
 8000312:	701a      	strb	r2, [r3, #0]
                    isAmberModified = 0;
 8000314:	4b91      	ldr	r3, [pc, #580]	; (800055c <fsm_output_handle+0x2c0>)
 8000316:	2200      	movs	r2, #0
 8000318:	701a      	strb	r2, [r3, #0]
                    isGreenModified = 0;
 800031a:	4b91      	ldr	r3, [pc, #580]	; (8000560 <fsm_output_handle+0x2c4>)
 800031c:	2200      	movs	r2, #0
 800031e:	701a      	strb	r2, [r3, #0]


                    isBalanceRequested = 0;
 8000320:	4b90      	ldr	r3, [pc, #576]	; (8000564 <fsm_output_handle+0x2c8>)
 8000322:	2200      	movs	r2, #0
 8000324:	701a      	strb	r2, [r3, #0]

                    tempDisplayValue = timeRed;
 8000326:	4b90      	ldr	r3, [pc, #576]	; (8000568 <fsm_output_handle+0x2cc>)
 8000328:	781a      	ldrb	r2, [r3, #0]
 800032a:	4b90      	ldr	r3, [pc, #576]	; (800056c <fsm_output_handle+0x2d0>)
 800032c:	701a      	strb	r2, [r3, #0]
                    LED_TRAFFIC_INIT();
 800032e:	f000 fe85 	bl	800103c <LED_TRAFFIC_INIT>
                    setTimer(500);
 8000332:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000336:	f000 fd5d 	bl	8000df4 <setTimer>
 800033a:	e002      	b.n	8000342 <fsm_output_handle+0xa6>
                }
            } else btn0Lock = 0;
 800033c:	4b85      	ldr	r3, [pc, #532]	; (8000554 <fsm_output_handle+0x2b8>)
 800033e:	2200      	movs	r2, #0
 8000340:	701a      	strb	r2, [r3, #0]

            if(timer0_flag){
 8000342:	4b8b      	ldr	r3, [pc, #556]	; (8000570 <fsm_output_handle+0x2d4>)
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	2b00      	cmp	r3, #0
 8000348:	f000 8209 	beq.w	800075e <fsm_output_handle+0x4c2>
                if(!firstRun){
 800034c:	4b89      	ldr	r3, [pc, #548]	; (8000574 <fsm_output_handle+0x2d8>)
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	2b00      	cmp	r3, #0
 8000352:	d112      	bne.n	800037a <fsm_output_handle+0xde>
                    LED_TRAFFIC_INIT();
 8000354:	f000 fe72 	bl	800103c <LED_TRAFFIC_INIT>
                    LED_TRAFFIC_STORE_BUFFER(DEFAULT_RED, RED);
 8000358:	2100      	movs	r1, #0
 800035a:	205f      	movs	r0, #95	; 0x5f
 800035c:	f000 fed2 	bl	8001104 <LED_TRAFFIC_STORE_BUFFER>
                    LED_TRAFFIC_STORE_BUFFER(DEFAULT_AMBER, AMBER);
 8000360:	2101      	movs	r1, #1
 8000362:	202d      	movs	r0, #45	; 0x2d
 8000364:	f000 fece 	bl	8001104 <LED_TRAFFIC_STORE_BUFFER>
                    LED_TRAFFIC_STORE_BUFFER(DEFAULT_GREEN, GREEN);
 8000368:	2102      	movs	r1, #2
 800036a:	2032      	movs	r0, #50	; 0x32
 800036c:	f000 feca 	bl	8001104 <LED_TRAFFIC_STORE_BUFFER>
                    LED_TRAFFIC_LOAD_BUFFER();
 8000370:	f000 fe8a 	bl	8001088 <LED_TRAFFIC_LOAD_BUFFER>
                    firstRun = 1;
 8000374:	4b7f      	ldr	r3, [pc, #508]	; (8000574 <fsm_output_handle+0x2d8>)
 8000376:	2201      	movs	r2, #1
 8000378:	601a      	str	r2, [r3, #0]
                }
                LED_TRAFFIC_RUN();
 800037a:	f000 ffe7 	bl	800134c <LED_TRAFFIC_RUN>
                setTimer(1000);
 800037e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000382:	f000 fd37 	bl	8000df4 <setTimer>
            }
            break;
 8000386:	e1ea      	b.n	800075e <fsm_output_handle+0x4c2>

        case STATE_MODE2:
            // --- MODE 2: CHỈNH ĐỎ ---
            setAllClockBuffer(tempDisplayValue, 2);
 8000388:	4b78      	ldr	r3, [pc, #480]	; (800056c <fsm_output_handle+0x2d0>)
 800038a:	781b      	ldrb	r3, [r3, #0]
 800038c:	2102      	movs	r1, #2
 800038e:	4618      	mov	r0, r3
 8000390:	f000 fab2 	bl	80008f8 <setAllClockBuffer>
            if(led_7_flag){ scanLED7(segIndex++); if(segIndex >= 4) segIndex = 0; setLED7Timer(250); }
 8000394:	4b6d      	ldr	r3, [pc, #436]	; (800054c <fsm_output_handle+0x2b0>)
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	2b00      	cmp	r3, #0
 800039a:	d012      	beq.n	80003c2 <fsm_output_handle+0x126>
 800039c:	4b6c      	ldr	r3, [pc, #432]	; (8000550 <fsm_output_handle+0x2b4>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	1c5a      	adds	r2, r3, #1
 80003a2:	496b      	ldr	r1, [pc, #428]	; (8000550 <fsm_output_handle+0x2b4>)
 80003a4:	600a      	str	r2, [r1, #0]
 80003a6:	b2db      	uxtb	r3, r3
 80003a8:	4618      	mov	r0, r3
 80003aa:	f000 fb29 	bl	8000a00 <scanLED7>
 80003ae:	4b68      	ldr	r3, [pc, #416]	; (8000550 <fsm_output_handle+0x2b4>)
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	2b03      	cmp	r3, #3
 80003b4:	dd02      	ble.n	80003bc <fsm_output_handle+0x120>
 80003b6:	4b66      	ldr	r3, [pc, #408]	; (8000550 <fsm_output_handle+0x2b4>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	601a      	str	r2, [r3, #0]
 80003bc:	20fa      	movs	r0, #250	; 0xfa
 80003be:	f000 fd35 	bl	8000e2c <setLED7Timer>
            if(blink_flag){ HAL_GPIO_TogglePin(LED_RED1_GPIO_Port, LED_RED1_Pin); HAL_GPIO_TogglePin(LED_RED2_GPIO_Port, LED_RED2_Pin); setBlinkLedTimer(250); }
 80003c2:	4b6d      	ldr	r3, [pc, #436]	; (8000578 <fsm_output_handle+0x2dc>)
 80003c4:	681b      	ldr	r3, [r3, #0]
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d00a      	beq.n	80003e0 <fsm_output_handle+0x144>
 80003ca:	2108      	movs	r1, #8
 80003cc:	486b      	ldr	r0, [pc, #428]	; (800057c <fsm_output_handle+0x2e0>)
 80003ce:	f001 fb04 	bl	80019da <HAL_GPIO_TogglePin>
 80003d2:	2140      	movs	r1, #64	; 0x40
 80003d4:	4869      	ldr	r0, [pc, #420]	; (800057c <fsm_output_handle+0x2e0>)
 80003d6:	f001 fb00 	bl	80019da <HAL_GPIO_TogglePin>
 80003da:	20fa      	movs	r0, #250	; 0xfa
 80003dc:	f000 fd42 	bl	8000e64 <setBlinkLedTimer>


            if(getButtonState(0)){
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 fa51 	bl	8000888 <getButtonState>
 80003e6:	4603      	mov	r3, r0
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d01a      	beq.n	8000422 <fsm_output_handle+0x186>
                if(!btn0Lock){
 80003ec:	4b59      	ldr	r3, [pc, #356]	; (8000554 <fsm_output_handle+0x2b8>)
 80003ee:	781b      	ldrb	r3, [r3, #0]
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d119      	bne.n	8000428 <fsm_output_handle+0x18c>
                    btn0Lock = 1;
 80003f4:	4b57      	ldr	r3, [pc, #348]	; (8000554 <fsm_output_handle+0x2b8>)
 80003f6:	2201      	movs	r2, #1
 80003f8:	701a      	strb	r2, [r3, #0]
                    if(isRedModified) timeRed = tempDisplayValue; // Lưu số nếu có sửa
 80003fa:	4b57      	ldr	r3, [pc, #348]	; (8000558 <fsm_output_handle+0x2bc>)
 80003fc:	781b      	ldrb	r3, [r3, #0]
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d003      	beq.n	800040a <fsm_output_handle+0x16e>
 8000402:	4b5a      	ldr	r3, [pc, #360]	; (800056c <fsm_output_handle+0x2d0>)
 8000404:	781a      	ldrb	r2, [r3, #0]
 8000406:	4b58      	ldr	r3, [pc, #352]	; (8000568 <fsm_output_handle+0x2cc>)
 8000408:	701a      	strb	r2, [r3, #0]
                    currentState = STATE_MODE3;
 800040a:	4b4f      	ldr	r3, [pc, #316]	; (8000548 <fsm_output_handle+0x2ac>)
 800040c:	2202      	movs	r2, #2
 800040e:	701a      	strb	r2, [r3, #0]
                    tempDisplayValue = timeAmber;
 8000410:	4b5b      	ldr	r3, [pc, #364]	; (8000580 <fsm_output_handle+0x2e4>)
 8000412:	781a      	ldrb	r2, [r3, #0]
 8000414:	4b55      	ldr	r3, [pc, #340]	; (800056c <fsm_output_handle+0x2d0>)
 8000416:	701a      	strb	r2, [r3, #0]
                    setTimer(500);
 8000418:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800041c:	f000 fcea 	bl	8000df4 <setTimer>
 8000420:	e002      	b.n	8000428 <fsm_output_handle+0x18c>
                }
            } else btn0Lock = 0;
 8000422:	4b4c      	ldr	r3, [pc, #304]	; (8000554 <fsm_output_handle+0x2b8>)
 8000424:	2200      	movs	r2, #0
 8000426:	701a      	strb	r2, [r3, #0]


            if(getButtonState(1)){
 8000428:	2001      	movs	r0, #1
 800042a:	f000 fa2d 	bl	8000888 <getButtonState>
 800042e:	4603      	mov	r3, r0
 8000430:	2b00      	cmp	r3, #0
 8000432:	d017      	beq.n	8000464 <fsm_output_handle+0x1c8>
                if(!btn1Lock){
 8000434:	4b53      	ldr	r3, [pc, #332]	; (8000584 <fsm_output_handle+0x2e8>)
 8000436:	781b      	ldrb	r3, [r3, #0]
 8000438:	2b00      	cmp	r3, #0
 800043a:	d116      	bne.n	800046a <fsm_output_handle+0x1ce>
                    btn1Lock = 1;
 800043c:	4b51      	ldr	r3, [pc, #324]	; (8000584 <fsm_output_handle+0x2e8>)
 800043e:	2201      	movs	r2, #1
 8000440:	701a      	strb	r2, [r3, #0]
                    tempDisplayValue++;
 8000442:	4b4a      	ldr	r3, [pc, #296]	; (800056c <fsm_output_handle+0x2d0>)
 8000444:	781b      	ldrb	r3, [r3, #0]
 8000446:	3301      	adds	r3, #1
 8000448:	b2da      	uxtb	r2, r3
 800044a:	4b48      	ldr	r3, [pc, #288]	; (800056c <fsm_output_handle+0x2d0>)
 800044c:	701a      	strb	r2, [r3, #0]
                    if(tempDisplayValue > 99) tempDisplayValue = 1;
 800044e:	4b47      	ldr	r3, [pc, #284]	; (800056c <fsm_output_handle+0x2d0>)
 8000450:	781b      	ldrb	r3, [r3, #0]
 8000452:	2b63      	cmp	r3, #99	; 0x63
 8000454:	d902      	bls.n	800045c <fsm_output_handle+0x1c0>
 8000456:	4b45      	ldr	r3, [pc, #276]	; (800056c <fsm_output_handle+0x2d0>)
 8000458:	2201      	movs	r2, #1
 800045a:	701a      	strb	r2, [r3, #0]
                    isRedModified = 1;
 800045c:	4b3e      	ldr	r3, [pc, #248]	; (8000558 <fsm_output_handle+0x2bc>)
 800045e:	2201      	movs	r2, #1
 8000460:	701a      	strb	r2, [r3, #0]
 8000462:	e002      	b.n	800046a <fsm_output_handle+0x1ce>
                }
            } else btn1Lock = 0;
 8000464:	4b47      	ldr	r3, [pc, #284]	; (8000584 <fsm_output_handle+0x2e8>)
 8000466:	2200      	movs	r2, #0
 8000468:	701a      	strb	r2, [r3, #0]


            if(getButtonState(2)){
 800046a:	2002      	movs	r0, #2
 800046c:	f000 fa0c 	bl	8000888 <getButtonState>
 8000470:	4603      	mov	r3, r0
 8000472:	2b00      	cmp	r3, #0
 8000474:	d00b      	beq.n	800048e <fsm_output_handle+0x1f2>
                if(!btn2Lock){
 8000476:	4b44      	ldr	r3, [pc, #272]	; (8000588 <fsm_output_handle+0x2ec>)
 8000478:	781b      	ldrb	r3, [r3, #0]
 800047a:	2b00      	cmp	r3, #0
 800047c:	f040 8171 	bne.w	8000762 <fsm_output_handle+0x4c6>
                    btn2Lock = 1;
 8000480:	4b41      	ldr	r3, [pc, #260]	; (8000588 <fsm_output_handle+0x2ec>)
 8000482:	2201      	movs	r2, #1
 8000484:	701a      	strb	r2, [r3, #0]
                    isBalanceRequested = 1;
 8000486:	4b37      	ldr	r3, [pc, #220]	; (8000564 <fsm_output_handle+0x2c8>)
 8000488:	2201      	movs	r2, #1
 800048a:	701a      	strb	r2, [r3, #0]
                }
            } else btn2Lock = 0;
            break;
 800048c:	e169      	b.n	8000762 <fsm_output_handle+0x4c6>
            } else btn2Lock = 0;
 800048e:	4b3e      	ldr	r3, [pc, #248]	; (8000588 <fsm_output_handle+0x2ec>)
 8000490:	2200      	movs	r2, #0
 8000492:	701a      	strb	r2, [r3, #0]
            break;
 8000494:	e165      	b.n	8000762 <fsm_output_handle+0x4c6>

        case STATE_MODE3:
            // --- MODE 3: CHỈNH VÀNG ---
            setAllClockBuffer(tempDisplayValue, 3);
 8000496:	4b35      	ldr	r3, [pc, #212]	; (800056c <fsm_output_handle+0x2d0>)
 8000498:	781b      	ldrb	r3, [r3, #0]
 800049a:	2103      	movs	r1, #3
 800049c:	4618      	mov	r0, r3
 800049e:	f000 fa2b 	bl	80008f8 <setAllClockBuffer>
            if(led_7_flag){ scanLED7(segIndex++); if(segIndex >= 4) segIndex = 0; setLED7Timer(250); }
 80004a2:	4b2a      	ldr	r3, [pc, #168]	; (800054c <fsm_output_handle+0x2b0>)
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d012      	beq.n	80004d0 <fsm_output_handle+0x234>
 80004aa:	4b29      	ldr	r3, [pc, #164]	; (8000550 <fsm_output_handle+0x2b4>)
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	1c5a      	adds	r2, r3, #1
 80004b0:	4927      	ldr	r1, [pc, #156]	; (8000550 <fsm_output_handle+0x2b4>)
 80004b2:	600a      	str	r2, [r1, #0]
 80004b4:	b2db      	uxtb	r3, r3
 80004b6:	4618      	mov	r0, r3
 80004b8:	f000 faa2 	bl	8000a00 <scanLED7>
 80004bc:	4b24      	ldr	r3, [pc, #144]	; (8000550 <fsm_output_handle+0x2b4>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	2b03      	cmp	r3, #3
 80004c2:	dd02      	ble.n	80004ca <fsm_output_handle+0x22e>
 80004c4:	4b22      	ldr	r3, [pc, #136]	; (8000550 <fsm_output_handle+0x2b4>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	601a      	str	r2, [r3, #0]
 80004ca:	20fa      	movs	r0, #250	; 0xfa
 80004cc:	f000 fcae 	bl	8000e2c <setLED7Timer>
            if(blink_flag){
 80004d0:	4b29      	ldr	r3, [pc, #164]	; (8000578 <fsm_output_handle+0x2dc>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	d015      	beq.n	8000504 <fsm_output_handle+0x268>
                HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET); HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, SET);
 80004d8:	2201      	movs	r2, #1
 80004da:	2108      	movs	r1, #8
 80004dc:	4827      	ldr	r0, [pc, #156]	; (800057c <fsm_output_handle+0x2e0>)
 80004de:	f001 fa64 	bl	80019aa <HAL_GPIO_WritePin>
 80004e2:	2201      	movs	r2, #1
 80004e4:	2140      	movs	r1, #64	; 0x40
 80004e6:	4825      	ldr	r0, [pc, #148]	; (800057c <fsm_output_handle+0x2e0>)
 80004e8:	f001 fa5f 	bl	80019aa <HAL_GPIO_WritePin>
                HAL_GPIO_TogglePin(LED_AMBER1_GPIO_Port, LED_AMBER1_Pin); HAL_GPIO_TogglePin(LED_AMBER2_GPIO_Port, LED_AMBER2_Pin);
 80004ec:	2120      	movs	r1, #32
 80004ee:	4823      	ldr	r0, [pc, #140]	; (800057c <fsm_output_handle+0x2e0>)
 80004f0:	f001 fa73 	bl	80019da <HAL_GPIO_TogglePin>
 80004f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004f8:	4820      	ldr	r0, [pc, #128]	; (800057c <fsm_output_handle+0x2e0>)
 80004fa:	f001 fa6e 	bl	80019da <HAL_GPIO_TogglePin>
                setBlinkLedTimer(250);
 80004fe:	20fa      	movs	r0, #250	; 0xfa
 8000500:	f000 fcb0 	bl	8000e64 <setBlinkLedTimer>
            }


            if(getButtonState(0)){
 8000504:	2000      	movs	r0, #0
 8000506:	f000 f9bf 	bl	8000888 <getButtonState>
 800050a:	4603      	mov	r3, r0
 800050c:	2b00      	cmp	r3, #0
 800050e:	d03f      	beq.n	8000590 <fsm_output_handle+0x2f4>
                if(!btn0Lock){
 8000510:	4b10      	ldr	r3, [pc, #64]	; (8000554 <fsm_output_handle+0x2b8>)
 8000512:	781b      	ldrb	r3, [r3, #0]
 8000514:	2b00      	cmp	r3, #0
 8000516:	d13e      	bne.n	8000596 <fsm_output_handle+0x2fa>
                    btn0Lock = 1;
 8000518:	4b0e      	ldr	r3, [pc, #56]	; (8000554 <fsm_output_handle+0x2b8>)
 800051a:	2201      	movs	r2, #1
 800051c:	701a      	strb	r2, [r3, #0]
                    if(isAmberModified) timeAmber = tempDisplayValue;
 800051e:	4b0f      	ldr	r3, [pc, #60]	; (800055c <fsm_output_handle+0x2c0>)
 8000520:	781b      	ldrb	r3, [r3, #0]
 8000522:	2b00      	cmp	r3, #0
 8000524:	d003      	beq.n	800052e <fsm_output_handle+0x292>
 8000526:	4b11      	ldr	r3, [pc, #68]	; (800056c <fsm_output_handle+0x2d0>)
 8000528:	781a      	ldrb	r2, [r3, #0]
 800052a:	4b15      	ldr	r3, [pc, #84]	; (8000580 <fsm_output_handle+0x2e4>)
 800052c:	701a      	strb	r2, [r3, #0]
                    currentState = STATE_MODE4;
 800052e:	4b06      	ldr	r3, [pc, #24]	; (8000548 <fsm_output_handle+0x2ac>)
 8000530:	2203      	movs	r2, #3
 8000532:	701a      	strb	r2, [r3, #0]
                    tempDisplayValue = timeGreen;
 8000534:	4b15      	ldr	r3, [pc, #84]	; (800058c <fsm_output_handle+0x2f0>)
 8000536:	781a      	ldrb	r2, [r3, #0]
 8000538:	4b0c      	ldr	r3, [pc, #48]	; (800056c <fsm_output_handle+0x2d0>)
 800053a:	701a      	strb	r2, [r3, #0]
                    setTimer(500);
 800053c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000540:	f000 fc58 	bl	8000df4 <setTimer>
 8000544:	e027      	b.n	8000596 <fsm_output_handle+0x2fa>
 8000546:	bf00      	nop
 8000548:	20000040 	.word	0x20000040
 800054c:	20000078 	.word	0x20000078
 8000550:	20000050 	.word	0x20000050
 8000554:	20000046 	.word	0x20000046
 8000558:	20000042 	.word	0x20000042
 800055c:	20000043 	.word	0x20000043
 8000560:	20000044 	.word	0x20000044
 8000564:	20000045 	.word	0x20000045
 8000568:	20000000 	.word	0x20000000
 800056c:	20000041 	.word	0x20000041
 8000570:	20000074 	.word	0x20000074
 8000574:	2000004c 	.word	0x2000004c
 8000578:	2000007c 	.word	0x2000007c
 800057c:	40010c00 	.word	0x40010c00
 8000580:	20000001 	.word	0x20000001
 8000584:	20000047 	.word	0x20000047
 8000588:	20000048 	.word	0x20000048
 800058c:	20000002 	.word	0x20000002
                }
            } else btn0Lock = 0;
 8000590:	4b77      	ldr	r3, [pc, #476]	; (8000770 <fsm_output_handle+0x4d4>)
 8000592:	2200      	movs	r2, #0
 8000594:	701a      	strb	r2, [r3, #0]


            if(getButtonState(1)){
 8000596:	2001      	movs	r0, #1
 8000598:	f000 f976 	bl	8000888 <getButtonState>
 800059c:	4603      	mov	r3, r0
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d017      	beq.n	80005d2 <fsm_output_handle+0x336>
                if(!btn1Lock){
 80005a2:	4b74      	ldr	r3, [pc, #464]	; (8000774 <fsm_output_handle+0x4d8>)
 80005a4:	781b      	ldrb	r3, [r3, #0]
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d116      	bne.n	80005d8 <fsm_output_handle+0x33c>
                    btn1Lock = 1;
 80005aa:	4b72      	ldr	r3, [pc, #456]	; (8000774 <fsm_output_handle+0x4d8>)
 80005ac:	2201      	movs	r2, #1
 80005ae:	701a      	strb	r2, [r3, #0]
                    tempDisplayValue++;
 80005b0:	4b71      	ldr	r3, [pc, #452]	; (8000778 <fsm_output_handle+0x4dc>)
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	3301      	adds	r3, #1
 80005b6:	b2da      	uxtb	r2, r3
 80005b8:	4b6f      	ldr	r3, [pc, #444]	; (8000778 <fsm_output_handle+0x4dc>)
 80005ba:	701a      	strb	r2, [r3, #0]
                    if(tempDisplayValue > 99) tempDisplayValue = 1;
 80005bc:	4b6e      	ldr	r3, [pc, #440]	; (8000778 <fsm_output_handle+0x4dc>)
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	2b63      	cmp	r3, #99	; 0x63
 80005c2:	d902      	bls.n	80005ca <fsm_output_handle+0x32e>
 80005c4:	4b6c      	ldr	r3, [pc, #432]	; (8000778 <fsm_output_handle+0x4dc>)
 80005c6:	2201      	movs	r2, #1
 80005c8:	701a      	strb	r2, [r3, #0]
                    isAmberModified = 1;
 80005ca:	4b6c      	ldr	r3, [pc, #432]	; (800077c <fsm_output_handle+0x4e0>)
 80005cc:	2201      	movs	r2, #1
 80005ce:	701a      	strb	r2, [r3, #0]
 80005d0:	e002      	b.n	80005d8 <fsm_output_handle+0x33c>
                }
            } else btn1Lock = 0;
 80005d2:	4b68      	ldr	r3, [pc, #416]	; (8000774 <fsm_output_handle+0x4d8>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	701a      	strb	r2, [r3, #0]


            if(getButtonState(2)){
 80005d8:	2002      	movs	r0, #2
 80005da:	f000 f955 	bl	8000888 <getButtonState>
 80005de:	4603      	mov	r3, r0
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d00b      	beq.n	80005fc <fsm_output_handle+0x360>
                if(!btn2Lock){
 80005e4:	4b66      	ldr	r3, [pc, #408]	; (8000780 <fsm_output_handle+0x4e4>)
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	f040 80bc 	bne.w	8000766 <fsm_output_handle+0x4ca>
                    btn2Lock = 1;
 80005ee:	4b64      	ldr	r3, [pc, #400]	; (8000780 <fsm_output_handle+0x4e4>)
 80005f0:	2201      	movs	r2, #1
 80005f2:	701a      	strb	r2, [r3, #0]
                    isBalanceRequested = 1;
 80005f4:	4b63      	ldr	r3, [pc, #396]	; (8000784 <fsm_output_handle+0x4e8>)
 80005f6:	2201      	movs	r2, #1
 80005f8:	701a      	strb	r2, [r3, #0]
                }
            } else btn2Lock = 0;
            break;
 80005fa:	e0b4      	b.n	8000766 <fsm_output_handle+0x4ca>
            } else btn2Lock = 0;
 80005fc:	4b60      	ldr	r3, [pc, #384]	; (8000780 <fsm_output_handle+0x4e4>)
 80005fe:	2200      	movs	r2, #0
 8000600:	701a      	strb	r2, [r3, #0]
            break;
 8000602:	e0b0      	b.n	8000766 <fsm_output_handle+0x4ca>

        case STATE_MODE4:
            // --- MODE 4: CHỈNH XANH ---
            setAllClockBuffer(tempDisplayValue, 4);
 8000604:	4b5c      	ldr	r3, [pc, #368]	; (8000778 <fsm_output_handle+0x4dc>)
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	2104      	movs	r1, #4
 800060a:	4618      	mov	r0, r3
 800060c:	f000 f974 	bl	80008f8 <setAllClockBuffer>
            if(led_7_flag){ scanLED7(segIndex++); if(segIndex >= 4) segIndex = 0; setLED7Timer(250); }
 8000610:	4b5d      	ldr	r3, [pc, #372]	; (8000788 <fsm_output_handle+0x4ec>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	2b00      	cmp	r3, #0
 8000616:	d012      	beq.n	800063e <fsm_output_handle+0x3a2>
 8000618:	4b5c      	ldr	r3, [pc, #368]	; (800078c <fsm_output_handle+0x4f0>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	1c5a      	adds	r2, r3, #1
 800061e:	495b      	ldr	r1, [pc, #364]	; (800078c <fsm_output_handle+0x4f0>)
 8000620:	600a      	str	r2, [r1, #0]
 8000622:	b2db      	uxtb	r3, r3
 8000624:	4618      	mov	r0, r3
 8000626:	f000 f9eb 	bl	8000a00 <scanLED7>
 800062a:	4b58      	ldr	r3, [pc, #352]	; (800078c <fsm_output_handle+0x4f0>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	2b03      	cmp	r3, #3
 8000630:	dd02      	ble.n	8000638 <fsm_output_handle+0x39c>
 8000632:	4b56      	ldr	r3, [pc, #344]	; (800078c <fsm_output_handle+0x4f0>)
 8000634:	2200      	movs	r2, #0
 8000636:	601a      	str	r2, [r3, #0]
 8000638:	20fa      	movs	r0, #250	; 0xfa
 800063a:	f000 fbf7 	bl	8000e2c <setLED7Timer>
            if(blink_flag){
 800063e:	4b54      	ldr	r3, [pc, #336]	; (8000790 <fsm_output_handle+0x4f4>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	2b00      	cmp	r3, #0
 8000644:	d015      	beq.n	8000672 <fsm_output_handle+0x3d6>
                HAL_GPIO_WritePin(LED_AMBER1_GPIO_Port, LED_AMBER1_Pin, SET); HAL_GPIO_WritePin(LED_AMBER2_GPIO_Port, LED_AMBER2_Pin, SET);
 8000646:	2201      	movs	r2, #1
 8000648:	2120      	movs	r1, #32
 800064a:	4852      	ldr	r0, [pc, #328]	; (8000794 <fsm_output_handle+0x4f8>)
 800064c:	f001 f9ad 	bl	80019aa <HAL_GPIO_WritePin>
 8000650:	2201      	movs	r2, #1
 8000652:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000656:	484f      	ldr	r0, [pc, #316]	; (8000794 <fsm_output_handle+0x4f8>)
 8000658:	f001 f9a7 	bl	80019aa <HAL_GPIO_WritePin>
                HAL_GPIO_TogglePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin); HAL_GPIO_TogglePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin);
 800065c:	2110      	movs	r1, #16
 800065e:	484d      	ldr	r0, [pc, #308]	; (8000794 <fsm_output_handle+0x4f8>)
 8000660:	f001 f9bb 	bl	80019da <HAL_GPIO_TogglePin>
 8000664:	2180      	movs	r1, #128	; 0x80
 8000666:	484b      	ldr	r0, [pc, #300]	; (8000794 <fsm_output_handle+0x4f8>)
 8000668:	f001 f9b7 	bl	80019da <HAL_GPIO_TogglePin>
                setBlinkLedTimer(250);
 800066c:	20fa      	movs	r0, #250	; 0xfa
 800066e:	f000 fbf9 	bl	8000e64 <setBlinkLedTimer>
            }


            if(getButtonState(0)){
 8000672:	2000      	movs	r0, #0
 8000674:	f000 f908 	bl	8000888 <getButtonState>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d032      	beq.n	80006e4 <fsm_output_handle+0x448>
                if(!btn0Lock){
 800067e:	4b3c      	ldr	r3, [pc, #240]	; (8000770 <fsm_output_handle+0x4d4>)
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	2b00      	cmp	r3, #0
 8000684:	d131      	bne.n	80006ea <fsm_output_handle+0x44e>
                    btn0Lock = 1;
 8000686:	4b3a      	ldr	r3, [pc, #232]	; (8000770 <fsm_output_handle+0x4d4>)
 8000688:	2201      	movs	r2, #1
 800068a:	701a      	strb	r2, [r3, #0]
                    if(isGreenModified) timeGreen = tempDisplayValue;
 800068c:	4b42      	ldr	r3, [pc, #264]	; (8000798 <fsm_output_handle+0x4fc>)
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	2b00      	cmp	r3, #0
 8000692:	d003      	beq.n	800069c <fsm_output_handle+0x400>
 8000694:	4b38      	ldr	r3, [pc, #224]	; (8000778 <fsm_output_handle+0x4dc>)
 8000696:	781a      	ldrb	r2, [r3, #0]
 8000698:	4b40      	ldr	r3, [pc, #256]	; (800079c <fsm_output_handle+0x500>)
 800069a:	701a      	strb	r2, [r3, #0]


                    if (isBalanceRequested == 1) {
 800069c:	4b39      	ldr	r3, [pc, #228]	; (8000784 <fsm_output_handle+0x4e8>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	2b01      	cmp	r3, #1
 80006a2:	d101      	bne.n	80006a8 <fsm_output_handle+0x40c>
                        balance_logic();
 80006a4:	f7ff fd52 	bl	800014c <balance_logic>
                    }

                    LED_TRAFFIC_STORE_BUFFER(timeRed, RED);
 80006a8:	4b3d      	ldr	r3, [pc, #244]	; (80007a0 <fsm_output_handle+0x504>)
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	2100      	movs	r1, #0
 80006ae:	4618      	mov	r0, r3
 80006b0:	f000 fd28 	bl	8001104 <LED_TRAFFIC_STORE_BUFFER>
                    LED_TRAFFIC_STORE_BUFFER(timeAmber, AMBER);
 80006b4:	4b3b      	ldr	r3, [pc, #236]	; (80007a4 <fsm_output_handle+0x508>)
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	2101      	movs	r1, #1
 80006ba:	4618      	mov	r0, r3
 80006bc:	f000 fd22 	bl	8001104 <LED_TRAFFIC_STORE_BUFFER>
                    LED_TRAFFIC_STORE_BUFFER(timeGreen, GREEN);
 80006c0:	4b36      	ldr	r3, [pc, #216]	; (800079c <fsm_output_handle+0x500>)
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	2102      	movs	r1, #2
 80006c6:	4618      	mov	r0, r3
 80006c8:	f000 fd1c 	bl	8001104 <LED_TRAFFIC_STORE_BUFFER>
                    LED_TRAFFIC_LOAD_BUFFER();
 80006cc:	f000 fcdc 	bl	8001088 <LED_TRAFFIC_LOAD_BUFFER>
                    LED_TRAFFIC_INIT();
 80006d0:	f000 fcb4 	bl	800103c <LED_TRAFFIC_INIT>

                    currentState = STATE_MODE1;
 80006d4:	4b34      	ldr	r3, [pc, #208]	; (80007a8 <fsm_output_handle+0x50c>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	701a      	strb	r2, [r3, #0]
                    setTimer(1000);
 80006da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006de:	f000 fb89 	bl	8000df4 <setTimer>
 80006e2:	e002      	b.n	80006ea <fsm_output_handle+0x44e>
                }
            } else btn0Lock = 0;
 80006e4:	4b22      	ldr	r3, [pc, #136]	; (8000770 <fsm_output_handle+0x4d4>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	701a      	strb	r2, [r3, #0]

            if(getButtonState(1)){
 80006ea:	2001      	movs	r0, #1
 80006ec:	f000 f8cc 	bl	8000888 <getButtonState>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d017      	beq.n	8000726 <fsm_output_handle+0x48a>
                if(!btn1Lock){
 80006f6:	4b1f      	ldr	r3, [pc, #124]	; (8000774 <fsm_output_handle+0x4d8>)
 80006f8:	781b      	ldrb	r3, [r3, #0]
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d116      	bne.n	800072c <fsm_output_handle+0x490>
                    btn1Lock = 1;
 80006fe:	4b1d      	ldr	r3, [pc, #116]	; (8000774 <fsm_output_handle+0x4d8>)
 8000700:	2201      	movs	r2, #1
 8000702:	701a      	strb	r2, [r3, #0]
                    tempDisplayValue++;
 8000704:	4b1c      	ldr	r3, [pc, #112]	; (8000778 <fsm_output_handle+0x4dc>)
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	3301      	adds	r3, #1
 800070a:	b2da      	uxtb	r2, r3
 800070c:	4b1a      	ldr	r3, [pc, #104]	; (8000778 <fsm_output_handle+0x4dc>)
 800070e:	701a      	strb	r2, [r3, #0]
                    if(tempDisplayValue > 99) tempDisplayValue = 1;
 8000710:	4b19      	ldr	r3, [pc, #100]	; (8000778 <fsm_output_handle+0x4dc>)
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	2b63      	cmp	r3, #99	; 0x63
 8000716:	d902      	bls.n	800071e <fsm_output_handle+0x482>
 8000718:	4b17      	ldr	r3, [pc, #92]	; (8000778 <fsm_output_handle+0x4dc>)
 800071a:	2201      	movs	r2, #1
 800071c:	701a      	strb	r2, [r3, #0]
                    isGreenModified = 1;
 800071e:	4b1e      	ldr	r3, [pc, #120]	; (8000798 <fsm_output_handle+0x4fc>)
 8000720:	2201      	movs	r2, #1
 8000722:	701a      	strb	r2, [r3, #0]
 8000724:	e002      	b.n	800072c <fsm_output_handle+0x490>
                }
            } else btn1Lock = 0;
 8000726:	4b13      	ldr	r3, [pc, #76]	; (8000774 <fsm_output_handle+0x4d8>)
 8000728:	2200      	movs	r2, #0
 800072a:	701a      	strb	r2, [r3, #0]


            if(getButtonState(2)){
 800072c:	2002      	movs	r0, #2
 800072e:	f000 f8ab 	bl	8000888 <getButtonState>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d00a      	beq.n	800074e <fsm_output_handle+0x4b2>
                if(!btn2Lock){
 8000738:	4b11      	ldr	r3, [pc, #68]	; (8000780 <fsm_output_handle+0x4e4>)
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	2b00      	cmp	r3, #0
 800073e:	d114      	bne.n	800076a <fsm_output_handle+0x4ce>
                    btn2Lock = 1;
 8000740:	4b0f      	ldr	r3, [pc, #60]	; (8000780 <fsm_output_handle+0x4e4>)
 8000742:	2201      	movs	r2, #1
 8000744:	701a      	strb	r2, [r3, #0]
                    isBalanceRequested = 1;
 8000746:	4b0f      	ldr	r3, [pc, #60]	; (8000784 <fsm_output_handle+0x4e8>)
 8000748:	2201      	movs	r2, #1
 800074a:	701a      	strb	r2, [r3, #0]
                }
            } else btn2Lock = 0;
            break;
 800074c:	e00d      	b.n	800076a <fsm_output_handle+0x4ce>
            } else btn2Lock = 0;
 800074e:	4b0c      	ldr	r3, [pc, #48]	; (8000780 <fsm_output_handle+0x4e4>)
 8000750:	2200      	movs	r2, #0
 8000752:	701a      	strb	r2, [r3, #0]
            break;
 8000754:	e009      	b.n	800076a <fsm_output_handle+0x4ce>

        default:
            currentState = STATE_MODE1;
 8000756:	4b14      	ldr	r3, [pc, #80]	; (80007a8 <fsm_output_handle+0x50c>)
 8000758:	2200      	movs	r2, #0
 800075a:	701a      	strb	r2, [r3, #0]
            break;
 800075c:	e006      	b.n	800076c <fsm_output_handle+0x4d0>
            break;
 800075e:	bf00      	nop
 8000760:	e004      	b.n	800076c <fsm_output_handle+0x4d0>
            break;
 8000762:	bf00      	nop
 8000764:	e002      	b.n	800076c <fsm_output_handle+0x4d0>
            break;
 8000766:	bf00      	nop
 8000768:	e000      	b.n	800076c <fsm_output_handle+0x4d0>
            break;
 800076a:	bf00      	nop
    }
}
 800076c:	bf00      	nop
 800076e:	bd80      	pop	{r7, pc}
 8000770:	20000046 	.word	0x20000046
 8000774:	20000047 	.word	0x20000047
 8000778:	20000041 	.word	0x20000041
 800077c:	20000043 	.word	0x20000043
 8000780:	20000048 	.word	0x20000048
 8000784:	20000045 	.word	0x20000045
 8000788:	20000078 	.word	0x20000078
 800078c:	20000050 	.word	0x20000050
 8000790:	2000007c 	.word	0x2000007c
 8000794:	40010c00 	.word	0x40010c00
 8000798:	20000044 	.word	0x20000044
 800079c:	20000002 	.word	0x20000002
 80007a0:	20000000 	.word	0x20000000
 80007a4:	20000001 	.word	0x20000001
 80007a8:	20000040 	.word	0x20000040

080007ac <readButtonInit>:
static GPIO_PinState sample1[TOTAL_BUTTONS];
static GPIO_PinState sample2[TOTAL_BUTTONS];

static uint16_t btnPin[TOTAL_BUTTONS] = {BUTTON_0_Pin, BUTTON_1_Pin, BUTTON_2_Pin};

void readButtonInit(void){
 80007ac:	b480      	push	{r7}
 80007ae:	b083      	sub	sp, #12
 80007b0:	af00      	add	r7, sp, #0
    for(int j = 0; j < TOTAL_BUTTONS; j++){
 80007b2:	2300      	movs	r3, #0
 80007b4:	607b      	str	r3, [r7, #4]
 80007b6:	e011      	b.n	80007dc <readButtonInit+0x30>
        sample1[j] = STATE_RELEASED;
 80007b8:	4a0d      	ldr	r2, [pc, #52]	; (80007f0 <readButtonInit+0x44>)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	4413      	add	r3, r2
 80007be:	2201      	movs	r2, #1
 80007c0:	701a      	strb	r2, [r3, #0]
        sample2[j] = STATE_RELEASED;
 80007c2:	4a0c      	ldr	r2, [pc, #48]	; (80007f4 <readButtonInit+0x48>)
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	4413      	add	r3, r2
 80007c8:	2201      	movs	r2, #1
 80007ca:	701a      	strb	r2, [r3, #0]
        stableState[j] = STATE_RELEASED;
 80007cc:	4a0a      	ldr	r2, [pc, #40]	; (80007f8 <readButtonInit+0x4c>)
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	4413      	add	r3, r2
 80007d2:	2201      	movs	r2, #1
 80007d4:	701a      	strb	r2, [r3, #0]
    for(int j = 0; j < TOTAL_BUTTONS; j++){
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	3301      	adds	r3, #1
 80007da:	607b      	str	r3, [r7, #4]
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	2b02      	cmp	r3, #2
 80007e0:	ddea      	ble.n	80007b8 <readButtonInit+0xc>
    }
}
 80007e2:	bf00      	nop
 80007e4:	bf00      	nop
 80007e6:	370c      	adds	r7, #12
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bc80      	pop	{r7}
 80007ec:	4770      	bx	lr
 80007ee:	bf00      	nop
 80007f0:	20000058 	.word	0x20000058
 80007f4:	2000005c 	.word	0x2000005c
 80007f8:	20000054 	.word	0x20000054

080007fc <updateButtonStatus>:

void updateButtonStatus(void){
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b082      	sub	sp, #8
 8000800:	af00      	add	r7, sp, #0
    for(int j = 0; j < TOTAL_BUTTONS; j++){
 8000802:	2300      	movs	r3, #0
 8000804:	607b      	str	r3, [r7, #4]
 8000806:	e02d      	b.n	8000864 <updateButtonStatus+0x68>
        sample2[j] = sample1[j];
 8000808:	4a1a      	ldr	r2, [pc, #104]	; (8000874 <updateButtonStatus+0x78>)
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	4413      	add	r3, r2
 800080e:	7819      	ldrb	r1, [r3, #0]
 8000810:	4a19      	ldr	r2, [pc, #100]	; (8000878 <updateButtonStatus+0x7c>)
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	4413      	add	r3, r2
 8000816:	460a      	mov	r2, r1
 8000818:	701a      	strb	r2, [r3, #0]
        sample1[j] = HAL_GPIO_ReadPin(GPIOB, btnPin[j]);
 800081a:	4a18      	ldr	r2, [pc, #96]	; (800087c <updateButtonStatus+0x80>)
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000822:	4619      	mov	r1, r3
 8000824:	4816      	ldr	r0, [pc, #88]	; (8000880 <updateButtonStatus+0x84>)
 8000826:	f001 f8a9 	bl	800197c <HAL_GPIO_ReadPin>
 800082a:	4603      	mov	r3, r0
 800082c:	4619      	mov	r1, r3
 800082e:	4a11      	ldr	r2, [pc, #68]	; (8000874 <updateButtonStatus+0x78>)
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	4413      	add	r3, r2
 8000834:	460a      	mov	r2, r1
 8000836:	701a      	strb	r2, [r3, #0]
        if(sample1[j] == sample2[j]){
 8000838:	4a0e      	ldr	r2, [pc, #56]	; (8000874 <updateButtonStatus+0x78>)
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	4413      	add	r3, r2
 800083e:	781a      	ldrb	r2, [r3, #0]
 8000840:	490d      	ldr	r1, [pc, #52]	; (8000878 <updateButtonStatus+0x7c>)
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	440b      	add	r3, r1
 8000846:	781b      	ldrb	r3, [r3, #0]
 8000848:	429a      	cmp	r2, r3
 800084a:	d108      	bne.n	800085e <updateButtonStatus+0x62>
            stableState[j] = sample1[j];
 800084c:	4a09      	ldr	r2, [pc, #36]	; (8000874 <updateButtonStatus+0x78>)
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	4413      	add	r3, r2
 8000852:	7819      	ldrb	r1, [r3, #0]
 8000854:	4a0b      	ldr	r2, [pc, #44]	; (8000884 <updateButtonStatus+0x88>)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	4413      	add	r3, r2
 800085a:	460a      	mov	r2, r1
 800085c:	701a      	strb	r2, [r3, #0]
    for(int j = 0; j < TOTAL_BUTTONS; j++){
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	3301      	adds	r3, #1
 8000862:	607b      	str	r3, [r7, #4]
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	2b02      	cmp	r3, #2
 8000868:	ddce      	ble.n	8000808 <updateButtonStatus+0xc>
        }
    }
}
 800086a:	bf00      	nop
 800086c:	bf00      	nop
 800086e:	3708      	adds	r7, #8
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}
 8000874:	20000058 	.word	0x20000058
 8000878:	2000005c 	.word	0x2000005c
 800087c:	20000004 	.word	0x20000004
 8000880:	40010c00 	.word	0x40010c00
 8000884:	20000054 	.word	0x20000054

08000888 <getButtonState>:

unsigned char getButtonState(unsigned char id){
 8000888:	b480      	push	{r7}
 800088a:	b083      	sub	sp, #12
 800088c:	af00      	add	r7, sp, #0
 800088e:	4603      	mov	r3, r0
 8000890:	71fb      	strb	r3, [r7, #7]
    if(id >= TOTAL_BUTTONS) return 0;
 8000892:	79fb      	ldrb	r3, [r7, #7]
 8000894:	2b02      	cmp	r3, #2
 8000896:	d901      	bls.n	800089c <getButtonState+0x14>
 8000898:	2300      	movs	r3, #0
 800089a:	e007      	b.n	80008ac <getButtonState+0x24>
    return (stableState[id] == STATE_PRESSED);
 800089c:	79fb      	ldrb	r3, [r7, #7]
 800089e:	4a06      	ldr	r2, [pc, #24]	; (80008b8 <getButtonState+0x30>)
 80008a0:	5cd3      	ldrb	r3, [r2, r3]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	bf0c      	ite	eq
 80008a6:	2301      	moveq	r3, #1
 80008a8:	2300      	movne	r3, #0
 80008aa:	b2db      	uxtb	r3, r3
}
 80008ac:	4618      	mov	r0, r3
 80008ae:	370c      	adds	r7, #12
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bc80      	pop	{r7}
 80008b4:	4770      	bx	lr
 80008b6:	bf00      	nop
 80008b8:	20000054 	.word	0x20000054

080008bc <resetAllLEDs>:
};

static uint8_t digitValue[LED7_COUNT];
static uint8_t ledData[LED7_COUNT];

void resetAllLEDs(void){
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 80008c0:	2201      	movs	r2, #1
 80008c2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008c6:	480b      	ldr	r0, [pc, #44]	; (80008f4 <resetAllLEDs+0x38>)
 80008c8:	f001 f86f 	bl	80019aa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 80008cc:	2201      	movs	r2, #1
 80008ce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008d2:	4808      	ldr	r0, [pc, #32]	; (80008f4 <resetAllLEDs+0x38>)
 80008d4:	f001 f869 	bl	80019aa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 80008d8:	2201      	movs	r2, #1
 80008da:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008de:	4805      	ldr	r0, [pc, #20]	; (80008f4 <resetAllLEDs+0x38>)
 80008e0:	f001 f863 	bl	80019aa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 80008e4:	2201      	movs	r2, #1
 80008e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008ea:	4802      	ldr	r0, [pc, #8]	; (80008f4 <resetAllLEDs+0x38>)
 80008ec:	f001 f85d 	bl	80019aa <HAL_GPIO_WritePin>
}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	40010c00 	.word	0x40010c00

080008f8 <setAllClockBuffer>:

void setAllClockBuffer(uint8_t t1, uint8_t t2){
 80008f8:	b480      	push	{r7}
 80008fa:	b083      	sub	sp, #12
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	4603      	mov	r3, r0
 8000900:	460a      	mov	r2, r1
 8000902:	71fb      	strb	r3, [r7, #7]
 8000904:	4613      	mov	r3, r2
 8000906:	71bb      	strb	r3, [r7, #6]
    digitValue[0] = t1 / 10;
 8000908:	79fb      	ldrb	r3, [r7, #7]
 800090a:	4a17      	ldr	r2, [pc, #92]	; (8000968 <setAllClockBuffer+0x70>)
 800090c:	fba2 2303 	umull	r2, r3, r2, r3
 8000910:	08db      	lsrs	r3, r3, #3
 8000912:	b2da      	uxtb	r2, r3
 8000914:	4b15      	ldr	r3, [pc, #84]	; (800096c <setAllClockBuffer+0x74>)
 8000916:	701a      	strb	r2, [r3, #0]
    digitValue[1] = t1 % 10;
 8000918:	79fa      	ldrb	r2, [r7, #7]
 800091a:	4b13      	ldr	r3, [pc, #76]	; (8000968 <setAllClockBuffer+0x70>)
 800091c:	fba3 1302 	umull	r1, r3, r3, r2
 8000920:	08d9      	lsrs	r1, r3, #3
 8000922:	460b      	mov	r3, r1
 8000924:	009b      	lsls	r3, r3, #2
 8000926:	440b      	add	r3, r1
 8000928:	005b      	lsls	r3, r3, #1
 800092a:	1ad3      	subs	r3, r2, r3
 800092c:	b2da      	uxtb	r2, r3
 800092e:	4b0f      	ldr	r3, [pc, #60]	; (800096c <setAllClockBuffer+0x74>)
 8000930:	705a      	strb	r2, [r3, #1]
    digitValue[2] = t2 / 10;
 8000932:	79bb      	ldrb	r3, [r7, #6]
 8000934:	4a0c      	ldr	r2, [pc, #48]	; (8000968 <setAllClockBuffer+0x70>)
 8000936:	fba2 2303 	umull	r2, r3, r2, r3
 800093a:	08db      	lsrs	r3, r3, #3
 800093c:	b2da      	uxtb	r2, r3
 800093e:	4b0b      	ldr	r3, [pc, #44]	; (800096c <setAllClockBuffer+0x74>)
 8000940:	709a      	strb	r2, [r3, #2]
    digitValue[3] = t2 % 10;
 8000942:	79ba      	ldrb	r2, [r7, #6]
 8000944:	4b08      	ldr	r3, [pc, #32]	; (8000968 <setAllClockBuffer+0x70>)
 8000946:	fba3 1302 	umull	r1, r3, r3, r2
 800094a:	08d9      	lsrs	r1, r3, #3
 800094c:	460b      	mov	r3, r1
 800094e:	009b      	lsls	r3, r3, #2
 8000950:	440b      	add	r3, r1
 8000952:	005b      	lsls	r3, r3, #1
 8000954:	1ad3      	subs	r3, r2, r3
 8000956:	b2da      	uxtb	r2, r3
 8000958:	4b04      	ldr	r3, [pc, #16]	; (800096c <setAllClockBuffer+0x74>)
 800095a:	70da      	strb	r2, [r3, #3]
}
 800095c:	bf00      	nop
 800095e:	370c      	adds	r7, #12
 8000960:	46bd      	mov	sp, r7
 8000962:	bc80      	pop	{r7}
 8000964:	4770      	bx	lr
 8000966:	bf00      	nop
 8000968:	cccccccd 	.word	0xcccccccd
 800096c:	20000060 	.word	0x20000060

08000970 <setHoriClockBuffer>:

void setHoriClockBuffer(uint8_t t){
 8000970:	b480      	push	{r7}
 8000972:	b083      	sub	sp, #12
 8000974:	af00      	add	r7, sp, #0
 8000976:	4603      	mov	r3, r0
 8000978:	71fb      	strb	r3, [r7, #7]
    digitValue[0] = t / 10;
 800097a:	79fb      	ldrb	r3, [r7, #7]
 800097c:	4a0c      	ldr	r2, [pc, #48]	; (80009b0 <setHoriClockBuffer+0x40>)
 800097e:	fba2 2303 	umull	r2, r3, r2, r3
 8000982:	08db      	lsrs	r3, r3, #3
 8000984:	b2da      	uxtb	r2, r3
 8000986:	4b0b      	ldr	r3, [pc, #44]	; (80009b4 <setHoriClockBuffer+0x44>)
 8000988:	701a      	strb	r2, [r3, #0]
    digitValue[1] = t % 10;
 800098a:	79fa      	ldrb	r2, [r7, #7]
 800098c:	4b08      	ldr	r3, [pc, #32]	; (80009b0 <setHoriClockBuffer+0x40>)
 800098e:	fba3 1302 	umull	r1, r3, r3, r2
 8000992:	08d9      	lsrs	r1, r3, #3
 8000994:	460b      	mov	r3, r1
 8000996:	009b      	lsls	r3, r3, #2
 8000998:	440b      	add	r3, r1
 800099a:	005b      	lsls	r3, r3, #1
 800099c:	1ad3      	subs	r3, r2, r3
 800099e:	b2da      	uxtb	r2, r3
 80009a0:	4b04      	ldr	r3, [pc, #16]	; (80009b4 <setHoriClockBuffer+0x44>)
 80009a2:	705a      	strb	r2, [r3, #1]
}
 80009a4:	bf00      	nop
 80009a6:	370c      	adds	r7, #12
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bc80      	pop	{r7}
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop
 80009b0:	cccccccd 	.word	0xcccccccd
 80009b4:	20000060 	.word	0x20000060

080009b8 <setVertClockBuffer>:

void setVertClockBuffer(uint8_t t){
 80009b8:	b480      	push	{r7}
 80009ba:	b083      	sub	sp, #12
 80009bc:	af00      	add	r7, sp, #0
 80009be:	4603      	mov	r3, r0
 80009c0:	71fb      	strb	r3, [r7, #7]
    digitValue[2] = t / 10;
 80009c2:	79fb      	ldrb	r3, [r7, #7]
 80009c4:	4a0c      	ldr	r2, [pc, #48]	; (80009f8 <setVertClockBuffer+0x40>)
 80009c6:	fba2 2303 	umull	r2, r3, r2, r3
 80009ca:	08db      	lsrs	r3, r3, #3
 80009cc:	b2da      	uxtb	r2, r3
 80009ce:	4b0b      	ldr	r3, [pc, #44]	; (80009fc <setVertClockBuffer+0x44>)
 80009d0:	709a      	strb	r2, [r3, #2]
    digitValue[3] = t % 10;
 80009d2:	79fa      	ldrb	r2, [r7, #7]
 80009d4:	4b08      	ldr	r3, [pc, #32]	; (80009f8 <setVertClockBuffer+0x40>)
 80009d6:	fba3 1302 	umull	r1, r3, r3, r2
 80009da:	08d9      	lsrs	r1, r3, #3
 80009dc:	460b      	mov	r3, r1
 80009de:	009b      	lsls	r3, r3, #2
 80009e0:	440b      	add	r3, r1
 80009e2:	005b      	lsls	r3, r3, #1
 80009e4:	1ad3      	subs	r3, r2, r3
 80009e6:	b2da      	uxtb	r2, r3
 80009e8:	4b04      	ldr	r3, [pc, #16]	; (80009fc <setVertClockBuffer+0x44>)
 80009ea:	70da      	strb	r2, [r3, #3]
}
 80009ec:	bf00      	nop
 80009ee:	370c      	adds	r7, #12
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bc80      	pop	{r7}
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop
 80009f8:	cccccccd 	.word	0xcccccccd
 80009fc:	20000060 	.word	0x20000060

08000a00 <scanLED7>:

void scanLED7(uint8_t pos){
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b082      	sub	sp, #8
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	4603      	mov	r3, r0
 8000a08:	71fb      	strb	r3, [r7, #7]
    resetAllLEDs();
 8000a0a:	f7ff ff57 	bl	80008bc <resetAllLEDs>
    ledData[pos] = led7Map[digitValue[pos]];
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	4a1d      	ldr	r2, [pc, #116]	; (8000a88 <scanLED7+0x88>)
 8000a12:	5cd3      	ldrb	r3, [r2, r3]
 8000a14:	4619      	mov	r1, r3
 8000a16:	79fb      	ldrb	r3, [r7, #7]
 8000a18:	4a1c      	ldr	r2, [pc, #112]	; (8000a8c <scanLED7+0x8c>)
 8000a1a:	5c51      	ldrb	r1, [r2, r1]
 8000a1c:	4a1c      	ldr	r2, [pc, #112]	; (8000a90 <scanLED7+0x90>)
 8000a1e:	54d1      	strb	r1, [r2, r3]
    showLED7(pos);
 8000a20:	79fb      	ldrb	r3, [r7, #7]
 8000a22:	4618      	mov	r0, r3
 8000a24:	f000 f838 	bl	8000a98 <showLED7>
    switch(pos){
 8000a28:	79fb      	ldrb	r3, [r7, #7]
 8000a2a:	2b03      	cmp	r3, #3
 8000a2c:	d826      	bhi.n	8000a7c <scanLED7+0x7c>
 8000a2e:	a201      	add	r2, pc, #4	; (adr r2, 8000a34 <scanLED7+0x34>)
 8000a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a34:	08000a45 	.word	0x08000a45
 8000a38:	08000a53 	.word	0x08000a53
 8000a3c:	08000a61 	.word	0x08000a61
 8000a40:	08000a6f 	.word	0x08000a6f
        case 0:
            HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 8000a44:	2200      	movs	r2, #0
 8000a46:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a4a:	4812      	ldr	r0, [pc, #72]	; (8000a94 <scanLED7+0x94>)
 8000a4c:	f000 ffad 	bl	80019aa <HAL_GPIO_WritePin>
            break;
 8000a50:	e015      	b.n	8000a7e <scanLED7+0x7e>
        case 1:
            HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000a52:	2200      	movs	r2, #0
 8000a54:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a58:	480e      	ldr	r0, [pc, #56]	; (8000a94 <scanLED7+0x94>)
 8000a5a:	f000 ffa6 	bl	80019aa <HAL_GPIO_WritePin>
            break;
 8000a5e:	e00e      	b.n	8000a7e <scanLED7+0x7e>
        case 2:
            HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000a60:	2200      	movs	r2, #0
 8000a62:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a66:	480b      	ldr	r0, [pc, #44]	; (8000a94 <scanLED7+0x94>)
 8000a68:	f000 ff9f 	bl	80019aa <HAL_GPIO_WritePin>
            break;
 8000a6c:	e007      	b.n	8000a7e <scanLED7+0x7e>
        case 3:
            HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 8000a6e:	2200      	movs	r2, #0
 8000a70:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a74:	4807      	ldr	r0, [pc, #28]	; (8000a94 <scanLED7+0x94>)
 8000a76:	f000 ff98 	bl	80019aa <HAL_GPIO_WritePin>
            break;
 8000a7a:	e000      	b.n	8000a7e <scanLED7+0x7e>
        default:
            break;
 8000a7c:	bf00      	nop
    }
}
 8000a7e:	bf00      	nop
 8000a80:	3708      	adds	r7, #8
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	20000060 	.word	0x20000060
 8000a8c:	2000000c 	.word	0x2000000c
 8000a90:	20000064 	.word	0x20000064
 8000a94:	40010c00 	.word	0x40010c00

08000a98 <showLED7>:

void showLED7(uint8_t pos){
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b082      	sub	sp, #8
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SEG_A_GPIO_Port, SEG_A_Pin, !((ledData[pos] >> 0) & 1));
 8000aa2:	79fb      	ldrb	r3, [r7, #7]
 8000aa4:	4a3b      	ldr	r2, [pc, #236]	; (8000b94 <showLED7+0xfc>)
 8000aa6:	5cd3      	ldrb	r3, [r2, r3]
 8000aa8:	f003 0301 	and.w	r3, r3, #1
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	bf0c      	ite	eq
 8000ab0:	2301      	moveq	r3, #1
 8000ab2:	2300      	movne	r3, #0
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	461a      	mov	r2, r3
 8000ab8:	2102      	movs	r1, #2
 8000aba:	4837      	ldr	r0, [pc, #220]	; (8000b98 <showLED7+0x100>)
 8000abc:	f000 ff75 	bl	80019aa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG_B_GPIO_Port, SEG_B_Pin, !((ledData[pos] >> 1) & 1));
 8000ac0:	79fb      	ldrb	r3, [r7, #7]
 8000ac2:	4a34      	ldr	r2, [pc, #208]	; (8000b94 <showLED7+0xfc>)
 8000ac4:	5cd3      	ldrb	r3, [r2, r3]
 8000ac6:	085b      	lsrs	r3, r3, #1
 8000ac8:	b2db      	uxtb	r3, r3
 8000aca:	f003 0301 	and.w	r3, r3, #1
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2301      	moveq	r3, #1
 8000ad4:	2300      	movne	r3, #0
 8000ad6:	b2db      	uxtb	r3, r3
 8000ad8:	461a      	mov	r2, r3
 8000ada:	2104      	movs	r1, #4
 8000adc:	482e      	ldr	r0, [pc, #184]	; (8000b98 <showLED7+0x100>)
 8000ade:	f000 ff64 	bl	80019aa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG_C_GPIO_Port, SEG_C_Pin, !((ledData[pos] >> 2) & 1));
 8000ae2:	79fb      	ldrb	r3, [r7, #7]
 8000ae4:	4a2b      	ldr	r2, [pc, #172]	; (8000b94 <showLED7+0xfc>)
 8000ae6:	5cd3      	ldrb	r3, [r2, r3]
 8000ae8:	089b      	lsrs	r3, r3, #2
 8000aea:	b2db      	uxtb	r3, r3
 8000aec:	f003 0301 	and.w	r3, r3, #1
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	bf0c      	ite	eq
 8000af4:	2301      	moveq	r3, #1
 8000af6:	2300      	movne	r3, #0
 8000af8:	b2db      	uxtb	r3, r3
 8000afa:	461a      	mov	r2, r3
 8000afc:	2108      	movs	r1, #8
 8000afe:	4826      	ldr	r0, [pc, #152]	; (8000b98 <showLED7+0x100>)
 8000b00:	f000 ff53 	bl	80019aa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG_D_GPIO_Port, SEG_D_Pin, !((ledData[pos] >> 3) & 1));
 8000b04:	79fb      	ldrb	r3, [r7, #7]
 8000b06:	4a23      	ldr	r2, [pc, #140]	; (8000b94 <showLED7+0xfc>)
 8000b08:	5cd3      	ldrb	r3, [r2, r3]
 8000b0a:	08db      	lsrs	r3, r3, #3
 8000b0c:	b2db      	uxtb	r3, r3
 8000b0e:	f003 0301 	and.w	r3, r3, #1
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	bf0c      	ite	eq
 8000b16:	2301      	moveq	r3, #1
 8000b18:	2300      	movne	r3, #0
 8000b1a:	b2db      	uxtb	r3, r3
 8000b1c:	461a      	mov	r2, r3
 8000b1e:	2110      	movs	r1, #16
 8000b20:	481d      	ldr	r0, [pc, #116]	; (8000b98 <showLED7+0x100>)
 8000b22:	f000 ff42 	bl	80019aa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG_E_GPIO_Port, SEG_E_Pin, !((ledData[pos] >> 4) & 1));
 8000b26:	79fb      	ldrb	r3, [r7, #7]
 8000b28:	4a1a      	ldr	r2, [pc, #104]	; (8000b94 <showLED7+0xfc>)
 8000b2a:	5cd3      	ldrb	r3, [r2, r3]
 8000b2c:	091b      	lsrs	r3, r3, #4
 8000b2e:	b2db      	uxtb	r3, r3
 8000b30:	f003 0301 	and.w	r3, r3, #1
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	bf0c      	ite	eq
 8000b38:	2301      	moveq	r3, #1
 8000b3a:	2300      	movne	r3, #0
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	461a      	mov	r2, r3
 8000b40:	2120      	movs	r1, #32
 8000b42:	4815      	ldr	r0, [pc, #84]	; (8000b98 <showLED7+0x100>)
 8000b44:	f000 ff31 	bl	80019aa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG_F_GPIO_Port, SEG_F_Pin, !((ledData[pos] >> 5) & 1));
 8000b48:	79fb      	ldrb	r3, [r7, #7]
 8000b4a:	4a12      	ldr	r2, [pc, #72]	; (8000b94 <showLED7+0xfc>)
 8000b4c:	5cd3      	ldrb	r3, [r2, r3]
 8000b4e:	095b      	lsrs	r3, r3, #5
 8000b50:	b2db      	uxtb	r3, r3
 8000b52:	f003 0301 	and.w	r3, r3, #1
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	bf0c      	ite	eq
 8000b5a:	2301      	moveq	r3, #1
 8000b5c:	2300      	movne	r3, #0
 8000b5e:	b2db      	uxtb	r3, r3
 8000b60:	461a      	mov	r2, r3
 8000b62:	2140      	movs	r1, #64	; 0x40
 8000b64:	480c      	ldr	r0, [pc, #48]	; (8000b98 <showLED7+0x100>)
 8000b66:	f000 ff20 	bl	80019aa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SEG_G_GPIO_Port, SEG_G_Pin, !((ledData[pos] >> 6) & 1));
 8000b6a:	79fb      	ldrb	r3, [r7, #7]
 8000b6c:	4a09      	ldr	r2, [pc, #36]	; (8000b94 <showLED7+0xfc>)
 8000b6e:	5cd3      	ldrb	r3, [r2, r3]
 8000b70:	099b      	lsrs	r3, r3, #6
 8000b72:	b2db      	uxtb	r3, r3
 8000b74:	f003 0301 	and.w	r3, r3, #1
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	bf0c      	ite	eq
 8000b7c:	2301      	moveq	r3, #1
 8000b7e:	2300      	movne	r3, #0
 8000b80:	b2db      	uxtb	r3, r3
 8000b82:	461a      	mov	r2, r3
 8000b84:	2180      	movs	r1, #128	; 0x80
 8000b86:	4804      	ldr	r0, [pc, #16]	; (8000b98 <showLED7+0x100>)
 8000b88:	f000 ff0f 	bl	80019aa <HAL_GPIO_WritePin>
}
 8000b8c:	bf00      	nop
 8000b8e:	3708      	adds	r7, #8
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	20000064 	.word	0x20000064
 8000b98:	40010800 	.word	0x40010800

08000b9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ba0:	f000 fc02 	bl	80013a8 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ba4:	f000 f828 	bl	8000bf8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ba8:	f000 f8b2 	bl	8000d10 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000bac:	f000 f860 	bl	8000c70 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (&htim2 );
 8000bb0:	4810      	ldr	r0, [pc, #64]	; (8000bf4 <main+0x58>)
 8000bb2:	f001 fb57 	bl	8002264 <HAL_TIM_Base_Start_IT>

   readButtonInit();
 8000bb6:	f7ff fdf9 	bl	80007ac <readButtonInit>
   LED_TRAFFIC_STORE_BUFFER(5, 0);
 8000bba:	2100      	movs	r1, #0
 8000bbc:	2005      	movs	r0, #5
 8000bbe:	f000 faa1 	bl	8001104 <LED_TRAFFIC_STORE_BUFFER>
   LED_TRAFFIC_STORE_BUFFER(2, 1);
 8000bc2:	2101      	movs	r1, #1
 8000bc4:	2002      	movs	r0, #2
 8000bc6:	f000 fa9d 	bl	8001104 <LED_TRAFFIC_STORE_BUFFER>
   LED_TRAFFIC_STORE_BUFFER(3, 2);
 8000bca:	2102      	movs	r1, #2
 8000bcc:	2003      	movs	r0, #3
 8000bce:	f000 fa99 	bl	8001104 <LED_TRAFFIC_STORE_BUFFER>
   LED_TRAFFIC_LOAD_BUFFER();
 8000bd2:	f000 fa59 	bl	8001088 <LED_TRAFFIC_LOAD_BUFFER>

   setTimer(1000);
 8000bd6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bda:	f000 f90b 	bl	8000df4 <setTimer>
   setBlinkLedTimer(250);
 8000bde:	20fa      	movs	r0, #250	; 0xfa
 8000be0:	f000 f940 	bl	8000e64 <setBlinkLedTimer>
   setLED7Timer(1000);
 8000be4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000be8:	f000 f920 	bl	8000e2c <setLED7Timer>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){
	  fsm_output_handle();
 8000bec:	f7ff fb56 	bl	800029c <fsm_output_handle>
 8000bf0:	e7fc      	b.n	8000bec <main+0x50>
 8000bf2:	bf00      	nop
 8000bf4:	2000008c 	.word	0x2000008c

08000bf8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b090      	sub	sp, #64	; 0x40
 8000bfc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bfe:	f107 0318 	add.w	r3, r7, #24
 8000c02:	2228      	movs	r2, #40	; 0x28
 8000c04:	2100      	movs	r1, #0
 8000c06:	4618      	mov	r0, r3
 8000c08:	f001 fedc 	bl	80029c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c0c:	1d3b      	adds	r3, r7, #4
 8000c0e:	2200      	movs	r2, #0
 8000c10:	601a      	str	r2, [r3, #0]
 8000c12:	605a      	str	r2, [r3, #4]
 8000c14:	609a      	str	r2, [r3, #8]
 8000c16:	60da      	str	r2, [r3, #12]
 8000c18:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c1a:	2302      	movs	r3, #2
 8000c1c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c22:	2310      	movs	r3, #16
 8000c24:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c26:	2300      	movs	r3, #0
 8000c28:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c2a:	f107 0318 	add.w	r3, r7, #24
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f000 feec 	bl	8001a0c <HAL_RCC_OscConfig>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000c3a:	f000 f8d5 	bl	8000de8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c3e:	230f      	movs	r3, #15
 8000c40:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c42:	2300      	movs	r3, #0
 8000c44:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c46:	2300      	movs	r3, #0
 8000c48:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c52:	1d3b      	adds	r3, r7, #4
 8000c54:	2100      	movs	r1, #0
 8000c56:	4618      	mov	r0, r3
 8000c58:	f001 f958 	bl	8001f0c <HAL_RCC_ClockConfig>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000c62:	f000 f8c1 	bl	8000de8 <Error_Handler>
  }
}
 8000c66:	bf00      	nop
 8000c68:	3740      	adds	r7, #64	; 0x40
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
	...

08000c70 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b086      	sub	sp, #24
 8000c74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */
  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c76:	f107 0308 	add.w	r3, r7, #8
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	601a      	str	r2, [r3, #0]
 8000c7e:	605a      	str	r2, [r3, #4]
 8000c80:	609a      	str	r2, [r3, #8]
 8000c82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c84:	463b      	mov	r3, r7
 8000c86:	2200      	movs	r2, #0
 8000c88:	601a      	str	r2, [r3, #0]
 8000c8a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */
  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c8c:	4b1f      	ldr	r3, [pc, #124]	; (8000d0c <MX_TIM2_Init+0x9c>)
 8000c8e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c92:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000c94:	4b1d      	ldr	r3, [pc, #116]	; (8000d0c <MX_TIM2_Init+0x9c>)
 8000c96:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000c9a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c9c:	4b1b      	ldr	r3, [pc, #108]	; (8000d0c <MX_TIM2_Init+0x9c>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000ca2:	4b1a      	ldr	r3, [pc, #104]	; (8000d0c <MX_TIM2_Init+0x9c>)
 8000ca4:	2209      	movs	r2, #9
 8000ca6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ca8:	4b18      	ldr	r3, [pc, #96]	; (8000d0c <MX_TIM2_Init+0x9c>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cae:	4b17      	ldr	r3, [pc, #92]	; (8000d0c <MX_TIM2_Init+0x9c>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000cb4:	4815      	ldr	r0, [pc, #84]	; (8000d0c <MX_TIM2_Init+0x9c>)
 8000cb6:	f001 fa85 	bl	80021c4 <HAL_TIM_Base_Init>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000cc0:	f000 f892 	bl	8000de8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cc8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000cca:	f107 0308 	add.w	r3, r7, #8
 8000cce:	4619      	mov	r1, r3
 8000cd0:	480e      	ldr	r0, [pc, #56]	; (8000d0c <MX_TIM2_Init+0x9c>)
 8000cd2:	f001 fc03 	bl	80024dc <HAL_TIM_ConfigClockSource>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d001      	beq.n	8000ce0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000cdc:	f000 f884 	bl	8000de8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ce8:	463b      	mov	r3, r7
 8000cea:	4619      	mov	r1, r3
 8000cec:	4807      	ldr	r0, [pc, #28]	; (8000d0c <MX_TIM2_Init+0x9c>)
 8000cee:	f001 fddb 	bl	80028a8 <HAL_TIMEx_MasterConfigSynchronization>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000cf8:	f000 f876 	bl	8000de8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000cfc:	4803      	ldr	r0, [pc, #12]	; (8000d0c <MX_TIM2_Init+0x9c>)
 8000cfe:	f001 fab1 	bl	8002264 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM2_Init 2 */

}
 8000d02:	bf00      	nop
 8000d04:	3718      	adds	r7, #24
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	2000008c 	.word	0x2000008c

08000d10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b086      	sub	sp, #24
 8000d14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d16:	f107 0308 	add.w	r3, r7, #8
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	601a      	str	r2, [r3, #0]
 8000d1e:	605a      	str	r2, [r3, #4]
 8000d20:	609a      	str	r2, [r3, #8]
 8000d22:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d24:	4b27      	ldr	r3, [pc, #156]	; (8000dc4 <MX_GPIO_Init+0xb4>)
 8000d26:	699b      	ldr	r3, [r3, #24]
 8000d28:	4a26      	ldr	r2, [pc, #152]	; (8000dc4 <MX_GPIO_Init+0xb4>)
 8000d2a:	f043 0304 	orr.w	r3, r3, #4
 8000d2e:	6193      	str	r3, [r2, #24]
 8000d30:	4b24      	ldr	r3, [pc, #144]	; (8000dc4 <MX_GPIO_Init+0xb4>)
 8000d32:	699b      	ldr	r3, [r3, #24]
 8000d34:	f003 0304 	and.w	r3, r3, #4
 8000d38:	607b      	str	r3, [r7, #4]
 8000d3a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d3c:	4b21      	ldr	r3, [pc, #132]	; (8000dc4 <MX_GPIO_Init+0xb4>)
 8000d3e:	699b      	ldr	r3, [r3, #24]
 8000d40:	4a20      	ldr	r2, [pc, #128]	; (8000dc4 <MX_GPIO_Init+0xb4>)
 8000d42:	f043 0308 	orr.w	r3, r3, #8
 8000d46:	6193      	str	r3, [r2, #24]
 8000d48:	4b1e      	ldr	r3, [pc, #120]	; (8000dc4 <MX_GPIO_Init+0xb4>)
 8000d4a:	699b      	ldr	r3, [r3, #24]
 8000d4c:	f003 0308 	and.w	r3, r3, #8
 8000d50:	603b      	str	r3, [r7, #0]
 8000d52:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SEG_A_Pin|SEG_B_Pin|SEG_C_Pin|SEG_D_Pin
 8000d54:	2200      	movs	r2, #0
 8000d56:	21fe      	movs	r1, #254	; 0xfe
 8000d58:	481b      	ldr	r0, [pc, #108]	; (8000dc8 <MX_GPIO_Init+0xb8>)
 8000d5a:	f000 fe26 	bl	80019aa <HAL_GPIO_WritePin>
                          |SEG_E_Pin|SEG_F_Pin|SEG_G_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN1_Pin|EN2_Pin|EN3_Pin|LED_RED1_Pin
 8000d5e:	2200      	movs	r2, #0
 8000d60:	f641 71f8 	movw	r1, #8184	; 0x1ff8
 8000d64:	4819      	ldr	r0, [pc, #100]	; (8000dcc <MX_GPIO_Init+0xbc>)
 8000d66:	f000 fe20 	bl	80019aa <HAL_GPIO_WritePin>
                          |LED_GREEN1_Pin|LED_AMBER1_Pin|LED_RED2_Pin|LED_GREEN2_Pin
                          |LED_AMBER2_Pin|EN0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SEG_A_Pin SEG_B_Pin SEG_C_Pin SEG_D_Pin
                           SEG_E_Pin SEG_F_Pin SEG_G_Pin */
  GPIO_InitStruct.Pin = SEG_A_Pin|SEG_B_Pin|SEG_C_Pin|SEG_D_Pin
 8000d6a:	23fe      	movs	r3, #254	; 0xfe
 8000d6c:	60bb      	str	r3, [r7, #8]
                          |SEG_E_Pin|SEG_F_Pin|SEG_G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d72:	2300      	movs	r3, #0
 8000d74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d76:	2302      	movs	r3, #2
 8000d78:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d7a:	f107 0308 	add.w	r3, r7, #8
 8000d7e:	4619      	mov	r1, r3
 8000d80:	4811      	ldr	r0, [pc, #68]	; (8000dc8 <MX_GPIO_Init+0xb8>)
 8000d82:	f000 fc81 	bl	8001688 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_0_Pin BUTTON_1_Pin BUTTON_2_Pin */
  GPIO_InitStruct.Pin = BUTTON_0_Pin|BUTTON_1_Pin|BUTTON_2_Pin;
 8000d86:	2307      	movs	r3, #7
 8000d88:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d92:	f107 0308 	add.w	r3, r7, #8
 8000d96:	4619      	mov	r1, r3
 8000d98:	480c      	ldr	r0, [pc, #48]	; (8000dcc <MX_GPIO_Init+0xbc>)
 8000d9a:	f000 fc75 	bl	8001688 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN1_Pin EN2_Pin EN3_Pin LED_RED1_Pin
                           LED_GREEN1_Pin LED_AMBER1_Pin LED_RED2_Pin LED_GREEN2_Pin
                           LED_AMBER2_Pin EN0_Pin */
  GPIO_InitStruct.Pin = EN1_Pin|EN2_Pin|EN3_Pin|LED_RED1_Pin
 8000d9e:	f641 73f8 	movw	r3, #8184	; 0x1ff8
 8000da2:	60bb      	str	r3, [r7, #8]
                          |LED_GREEN1_Pin|LED_AMBER1_Pin|LED_RED2_Pin|LED_GREEN2_Pin
                          |LED_AMBER2_Pin|EN0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000da4:	2301      	movs	r3, #1
 8000da6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da8:	2300      	movs	r3, #0
 8000daa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dac:	2302      	movs	r3, #2
 8000dae:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000db0:	f107 0308 	add.w	r3, r7, #8
 8000db4:	4619      	mov	r1, r3
 8000db6:	4805      	ldr	r0, [pc, #20]	; (8000dcc <MX_GPIO_Init+0xbc>)
 8000db8:	f000 fc66 	bl	8001688 <HAL_GPIO_Init>

}
 8000dbc:	bf00      	nop
 8000dbe:	3718      	adds	r7, #24
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	40021000 	.word	0x40021000
 8000dc8:	40010800 	.word	0x40010800
 8000dcc:	40010c00 	.word	0x40010c00

08000dd0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim )
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
	 updateButtonStatus();
 8000dd8:	f7ff fd10 	bl	80007fc <updateButtonStatus>
	  timer_run();
 8000ddc:	f000 f85e 	bl	8000e9c <timer_run>
}
 8000de0:	bf00      	nop
 8000de2:	3708      	adds	r7, #8
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd80      	pop	{r7, pc}

08000de8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8000dec:	bf00      	nop
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bc80      	pop	{r7}
 8000df2:	4770      	bx	lr

08000df4 <setTimer>:
int timer0_flag = 0;
int led_7_flag = 0;
int blink_flag = 0;
int longpress_flag = 0;

void setTimer(int duration){
 8000df4:	b480      	push	{r7}
 8000df6:	b083      	sub	sp, #12
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
    counter_main = duration / TIMER_INTERVAL;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	4a08      	ldr	r2, [pc, #32]	; (8000e20 <setTimer+0x2c>)
 8000e00:	fb82 1203 	smull	r1, r2, r2, r3
 8000e04:	1092      	asrs	r2, r2, #2
 8000e06:	17db      	asrs	r3, r3, #31
 8000e08:	1ad3      	subs	r3, r2, r3
 8000e0a:	4a06      	ldr	r2, [pc, #24]	; (8000e24 <setTimer+0x30>)
 8000e0c:	6013      	str	r3, [r2, #0]
    timer0_flag = 0;
 8000e0e:	4b06      	ldr	r3, [pc, #24]	; (8000e28 <setTimer+0x34>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	601a      	str	r2, [r3, #0]
}
 8000e14:	bf00      	nop
 8000e16:	370c      	adds	r7, #12
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bc80      	pop	{r7}
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	66666667 	.word	0x66666667
 8000e24:	20000068 	.word	0x20000068
 8000e28:	20000074 	.word	0x20000074

08000e2c <setLED7Timer>:

void setLED7Timer(int duration){
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
    counter_led7 = duration / (2 *TIMER_INTERVAL);
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	4a08      	ldr	r2, [pc, #32]	; (8000e58 <setLED7Timer+0x2c>)
 8000e38:	fb82 1203 	smull	r1, r2, r2, r3
 8000e3c:	10d2      	asrs	r2, r2, #3
 8000e3e:	17db      	asrs	r3, r3, #31
 8000e40:	1ad3      	subs	r3, r2, r3
 8000e42:	4a06      	ldr	r2, [pc, #24]	; (8000e5c <setLED7Timer+0x30>)
 8000e44:	6013      	str	r3, [r2, #0]
    led_7_flag = 0;
 8000e46:	4b06      	ldr	r3, [pc, #24]	; (8000e60 <setLED7Timer+0x34>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	601a      	str	r2, [r3, #0]
}
 8000e4c:	bf00      	nop
 8000e4e:	370c      	adds	r7, #12
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bc80      	pop	{r7}
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	66666667 	.word	0x66666667
 8000e5c:	2000006c 	.word	0x2000006c
 8000e60:	20000078 	.word	0x20000078

08000e64 <setBlinkLedTimer>:

void setBlinkLedTimer(int duration){
 8000e64:	b480      	push	{r7}
 8000e66:	b083      	sub	sp, #12
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
    counter_blink = duration / TIMER_INTERVAL;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	4a08      	ldr	r2, [pc, #32]	; (8000e90 <setBlinkLedTimer+0x2c>)
 8000e70:	fb82 1203 	smull	r1, r2, r2, r3
 8000e74:	1092      	asrs	r2, r2, #2
 8000e76:	17db      	asrs	r3, r3, #31
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	4a06      	ldr	r2, [pc, #24]	; (8000e94 <setBlinkLedTimer+0x30>)
 8000e7c:	6013      	str	r3, [r2, #0]
    blink_flag = 0;
 8000e7e:	4b06      	ldr	r3, [pc, #24]	; (8000e98 <setBlinkLedTimer+0x34>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
}
 8000e84:	bf00      	nop
 8000e86:	370c      	adds	r7, #12
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bc80      	pop	{r7}
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop
 8000e90:	66666667 	.word	0x66666667
 8000e94:	20000070 	.word	0x20000070
 8000e98:	2000007c 	.word	0x2000007c

08000e9c <timer_run>:

void longpressTimer(int duration){
    longpress_flag = duration / TIMER_INTERVAL;
}

void timer_run(void){
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
    if(counter_main > 0){
 8000ea0:	4b19      	ldr	r3, [pc, #100]	; (8000f08 <timer_run+0x6c>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	dd0b      	ble.n	8000ec0 <timer_run+0x24>
        counter_main--;
 8000ea8:	4b17      	ldr	r3, [pc, #92]	; (8000f08 <timer_run+0x6c>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	3b01      	subs	r3, #1
 8000eae:	4a16      	ldr	r2, [pc, #88]	; (8000f08 <timer_run+0x6c>)
 8000eb0:	6013      	str	r3, [r2, #0]
        if(counter_main == 0) timer0_flag = 1;
 8000eb2:	4b15      	ldr	r3, [pc, #84]	; (8000f08 <timer_run+0x6c>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d102      	bne.n	8000ec0 <timer_run+0x24>
 8000eba:	4b14      	ldr	r3, [pc, #80]	; (8000f0c <timer_run+0x70>)
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	601a      	str	r2, [r3, #0]
    }
    if(counter_led7 > 0){
 8000ec0:	4b13      	ldr	r3, [pc, #76]	; (8000f10 <timer_run+0x74>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	dd0b      	ble.n	8000ee0 <timer_run+0x44>
        counter_led7--;
 8000ec8:	4b11      	ldr	r3, [pc, #68]	; (8000f10 <timer_run+0x74>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	3b01      	subs	r3, #1
 8000ece:	4a10      	ldr	r2, [pc, #64]	; (8000f10 <timer_run+0x74>)
 8000ed0:	6013      	str	r3, [r2, #0]
        if(counter_led7 == 0) led_7_flag = 1;
 8000ed2:	4b0f      	ldr	r3, [pc, #60]	; (8000f10 <timer_run+0x74>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d102      	bne.n	8000ee0 <timer_run+0x44>
 8000eda:	4b0e      	ldr	r3, [pc, #56]	; (8000f14 <timer_run+0x78>)
 8000edc:	2201      	movs	r2, #1
 8000ede:	601a      	str	r2, [r3, #0]
    }
    if(counter_blink > 0){
 8000ee0:	4b0d      	ldr	r3, [pc, #52]	; (8000f18 <timer_run+0x7c>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	dd0b      	ble.n	8000f00 <timer_run+0x64>
        counter_blink--;
 8000ee8:	4b0b      	ldr	r3, [pc, #44]	; (8000f18 <timer_run+0x7c>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	3b01      	subs	r3, #1
 8000eee:	4a0a      	ldr	r2, [pc, #40]	; (8000f18 <timer_run+0x7c>)
 8000ef0:	6013      	str	r3, [r2, #0]
        if(counter_blink == 0) blink_flag = 1;
 8000ef2:	4b09      	ldr	r3, [pc, #36]	; (8000f18 <timer_run+0x7c>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d102      	bne.n	8000f00 <timer_run+0x64>
 8000efa:	4b08      	ldr	r3, [pc, #32]	; (8000f1c <timer_run+0x80>)
 8000efc:	2201      	movs	r2, #1
 8000efe:	601a      	str	r2, [r3, #0]
    }
}
 8000f00:	bf00      	nop
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bc80      	pop	{r7}
 8000f06:	4770      	bx	lr
 8000f08:	20000068 	.word	0x20000068
 8000f0c:	20000074 	.word	0x20000074
 8000f10:	2000006c 	.word	0x2000006c
 8000f14:	20000078 	.word	0x20000078
 8000f18:	20000070 	.word	0x20000070
 8000f1c:	2000007c 	.word	0x2000007c

08000f20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b085      	sub	sp, #20
 8000f24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f26:	4b15      	ldr	r3, [pc, #84]	; (8000f7c <HAL_MspInit+0x5c>)
 8000f28:	699b      	ldr	r3, [r3, #24]
 8000f2a:	4a14      	ldr	r2, [pc, #80]	; (8000f7c <HAL_MspInit+0x5c>)
 8000f2c:	f043 0301 	orr.w	r3, r3, #1
 8000f30:	6193      	str	r3, [r2, #24]
 8000f32:	4b12      	ldr	r3, [pc, #72]	; (8000f7c <HAL_MspInit+0x5c>)
 8000f34:	699b      	ldr	r3, [r3, #24]
 8000f36:	f003 0301 	and.w	r3, r3, #1
 8000f3a:	60bb      	str	r3, [r7, #8]
 8000f3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f3e:	4b0f      	ldr	r3, [pc, #60]	; (8000f7c <HAL_MspInit+0x5c>)
 8000f40:	69db      	ldr	r3, [r3, #28]
 8000f42:	4a0e      	ldr	r2, [pc, #56]	; (8000f7c <HAL_MspInit+0x5c>)
 8000f44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f48:	61d3      	str	r3, [r2, #28]
 8000f4a:	4b0c      	ldr	r3, [pc, #48]	; (8000f7c <HAL_MspInit+0x5c>)
 8000f4c:	69db      	ldr	r3, [r3, #28]
 8000f4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f52:	607b      	str	r3, [r7, #4]
 8000f54:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000f56:	4b0a      	ldr	r3, [pc, #40]	; (8000f80 <HAL_MspInit+0x60>)
 8000f58:	685b      	ldr	r3, [r3, #4]
 8000f5a:	60fb      	str	r3, [r7, #12]
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000f62:	60fb      	str	r3, [r7, #12]
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000f6a:	60fb      	str	r3, [r7, #12]
 8000f6c:	4a04      	ldr	r2, [pc, #16]	; (8000f80 <HAL_MspInit+0x60>)
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f72:	bf00      	nop
 8000f74:	3714      	adds	r7, #20
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bc80      	pop	{r7}
 8000f7a:	4770      	bx	lr
 8000f7c:	40021000 	.word	0x40021000
 8000f80:	40010000 	.word	0x40010000

08000f84 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f94:	d113      	bne.n	8000fbe <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f96:	4b0c      	ldr	r3, [pc, #48]	; (8000fc8 <HAL_TIM_Base_MspInit+0x44>)
 8000f98:	69db      	ldr	r3, [r3, #28]
 8000f9a:	4a0b      	ldr	r2, [pc, #44]	; (8000fc8 <HAL_TIM_Base_MspInit+0x44>)
 8000f9c:	f043 0301 	orr.w	r3, r3, #1
 8000fa0:	61d3      	str	r3, [r2, #28]
 8000fa2:	4b09      	ldr	r3, [pc, #36]	; (8000fc8 <HAL_TIM_Base_MspInit+0x44>)
 8000fa4:	69db      	ldr	r3, [r3, #28]
 8000fa6:	f003 0301 	and.w	r3, r3, #1
 8000faa:	60fb      	str	r3, [r7, #12]
 8000fac:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000fae:	2200      	movs	r2, #0
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	201c      	movs	r0, #28
 8000fb4:	f000 fb31 	bl	800161a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000fb8:	201c      	movs	r0, #28
 8000fba:	f000 fb4a 	bl	8001652 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000fbe:	bf00      	nop
 8000fc0:	3710      	adds	r7, #16
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	40021000 	.word	0x40021000

08000fcc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fd0:	e7fe      	b.n	8000fd0 <NMI_Handler+0x4>

08000fd2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fd2:	b480      	push	{r7}
 8000fd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fd6:	e7fe      	b.n	8000fd6 <HardFault_Handler+0x4>

08000fd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fdc:	e7fe      	b.n	8000fdc <MemManage_Handler+0x4>

08000fde <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fde:	b480      	push	{r7}
 8000fe0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fe2:	e7fe      	b.n	8000fe2 <BusFault_Handler+0x4>

08000fe4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fe8:	e7fe      	b.n	8000fe8 <UsageFault_Handler+0x4>

08000fea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fea:	b480      	push	{r7}
 8000fec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fee:	bf00      	nop
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bc80      	pop	{r7}
 8000ff4:	4770      	bx	lr

08000ff6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ff6:	b480      	push	{r7}
 8000ff8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ffa:	bf00      	nop
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bc80      	pop	{r7}
 8001000:	4770      	bx	lr

08001002 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001002:	b480      	push	{r7}
 8001004:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001006:	bf00      	nop
 8001008:	46bd      	mov	sp, r7
 800100a:	bc80      	pop	{r7}
 800100c:	4770      	bx	lr

0800100e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800100e:	b580      	push	{r7, lr}
 8001010:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001012:	f000 fa0f 	bl	8001434 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001016:	bf00      	nop
 8001018:	bd80      	pop	{r7, pc}
	...

0800101c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001020:	4802      	ldr	r0, [pc, #8]	; (800102c <TIM2_IRQHandler+0x10>)
 8001022:	f001 f96b 	bl	80022fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001026:	bf00      	nop
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	2000008c 	.word	0x2000008c

08001030 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001034:	bf00      	nop
 8001036:	46bd      	mov	sp, r7
 8001038:	bc80      	pop	{r7}
 800103a:	4770      	bx	lr

0800103c <LED_TRAFFIC_INIT>:
static uint8_t ledBuffer[LED_COUNT];
static uint8_t hRed, hAmber, hGreen;
static uint8_t vRed, vAmber, vGreen;
static uint8_t tRed, tAmber, tGreen;

void LED_TRAFFIC_INIT(void){
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
    // Tắt hết đèn khi khởi động (Active Low: SET = OFF)
    HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_SET);
 8001040:	2201      	movs	r2, #1
 8001042:	2108      	movs	r1, #8
 8001044:	480f      	ldr	r0, [pc, #60]	; (8001084 <LED_TRAFFIC_INIT+0x48>)
 8001046:	f000 fcb0 	bl	80019aa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_SET);
 800104a:	2201      	movs	r2, #1
 800104c:	2140      	movs	r1, #64	; 0x40
 800104e:	480d      	ldr	r0, [pc, #52]	; (8001084 <LED_TRAFFIC_INIT+0x48>)
 8001050:	f000 fcab 	bl	80019aa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_AMBER1_GPIO_Port, LED_AMBER1_Pin, GPIO_PIN_SET);
 8001054:	2201      	movs	r2, #1
 8001056:	2120      	movs	r1, #32
 8001058:	480a      	ldr	r0, [pc, #40]	; (8001084 <LED_TRAFFIC_INIT+0x48>)
 800105a:	f000 fca6 	bl	80019aa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_AMBER2_GPIO_Port, LED_AMBER2_Pin, GPIO_PIN_SET);
 800105e:	2201      	movs	r2, #1
 8001060:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001064:	4807      	ldr	r0, [pc, #28]	; (8001084 <LED_TRAFFIC_INIT+0x48>)
 8001066:	f000 fca0 	bl	80019aa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_SET);
 800106a:	2201      	movs	r2, #1
 800106c:	2110      	movs	r1, #16
 800106e:	4805      	ldr	r0, [pc, #20]	; (8001084 <LED_TRAFFIC_INIT+0x48>)
 8001070:	f000 fc9b 	bl	80019aa <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_SET);
 8001074:	2201      	movs	r2, #1
 8001076:	2180      	movs	r1, #128	; 0x80
 8001078:	4802      	ldr	r0, [pc, #8]	; (8001084 <LED_TRAFFIC_INIT+0x48>)
 800107a:	f000 fc96 	bl	80019aa <HAL_GPIO_WritePin>
}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	40010c00 	.word	0x40010c00

08001088 <LED_TRAFFIC_LOAD_BUFFER>:

void LED_TRAFFIC_LOAD_BUFFER(void){
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0
    hRed = ledBuffer[RED]; hAmber = ledBuffer[AMBER]; hGreen = ledBuffer[GREEN];
 800108c:	4b13      	ldr	r3, [pc, #76]	; (80010dc <LED_TRAFFIC_LOAD_BUFFER+0x54>)
 800108e:	781a      	ldrb	r2, [r3, #0]
 8001090:	4b13      	ldr	r3, [pc, #76]	; (80010e0 <LED_TRAFFIC_LOAD_BUFFER+0x58>)
 8001092:	701a      	strb	r2, [r3, #0]
 8001094:	4b11      	ldr	r3, [pc, #68]	; (80010dc <LED_TRAFFIC_LOAD_BUFFER+0x54>)
 8001096:	785a      	ldrb	r2, [r3, #1]
 8001098:	4b12      	ldr	r3, [pc, #72]	; (80010e4 <LED_TRAFFIC_LOAD_BUFFER+0x5c>)
 800109a:	701a      	strb	r2, [r3, #0]
 800109c:	4b0f      	ldr	r3, [pc, #60]	; (80010dc <LED_TRAFFIC_LOAD_BUFFER+0x54>)
 800109e:	789a      	ldrb	r2, [r3, #2]
 80010a0:	4b11      	ldr	r3, [pc, #68]	; (80010e8 <LED_TRAFFIC_LOAD_BUFFER+0x60>)
 80010a2:	701a      	strb	r2, [r3, #0]
    vRed = ledBuffer[RED]; vAmber = ledBuffer[AMBER]; vGreen = ledBuffer[GREEN];
 80010a4:	4b0d      	ldr	r3, [pc, #52]	; (80010dc <LED_TRAFFIC_LOAD_BUFFER+0x54>)
 80010a6:	781a      	ldrb	r2, [r3, #0]
 80010a8:	4b10      	ldr	r3, [pc, #64]	; (80010ec <LED_TRAFFIC_LOAD_BUFFER+0x64>)
 80010aa:	701a      	strb	r2, [r3, #0]
 80010ac:	4b0b      	ldr	r3, [pc, #44]	; (80010dc <LED_TRAFFIC_LOAD_BUFFER+0x54>)
 80010ae:	785a      	ldrb	r2, [r3, #1]
 80010b0:	4b0f      	ldr	r3, [pc, #60]	; (80010f0 <LED_TRAFFIC_LOAD_BUFFER+0x68>)
 80010b2:	701a      	strb	r2, [r3, #0]
 80010b4:	4b09      	ldr	r3, [pc, #36]	; (80010dc <LED_TRAFFIC_LOAD_BUFFER+0x54>)
 80010b6:	789a      	ldrb	r2, [r3, #2]
 80010b8:	4b0e      	ldr	r3, [pc, #56]	; (80010f4 <LED_TRAFFIC_LOAD_BUFFER+0x6c>)
 80010ba:	701a      	strb	r2, [r3, #0]
    tRed = ledBuffer[RED]; tAmber = ledBuffer[AMBER]; tGreen = ledBuffer[GREEN];
 80010bc:	4b07      	ldr	r3, [pc, #28]	; (80010dc <LED_TRAFFIC_LOAD_BUFFER+0x54>)
 80010be:	781a      	ldrb	r2, [r3, #0]
 80010c0:	4b0d      	ldr	r3, [pc, #52]	; (80010f8 <LED_TRAFFIC_LOAD_BUFFER+0x70>)
 80010c2:	701a      	strb	r2, [r3, #0]
 80010c4:	4b05      	ldr	r3, [pc, #20]	; (80010dc <LED_TRAFFIC_LOAD_BUFFER+0x54>)
 80010c6:	785a      	ldrb	r2, [r3, #1]
 80010c8:	4b0c      	ldr	r3, [pc, #48]	; (80010fc <LED_TRAFFIC_LOAD_BUFFER+0x74>)
 80010ca:	701a      	strb	r2, [r3, #0]
 80010cc:	4b03      	ldr	r3, [pc, #12]	; (80010dc <LED_TRAFFIC_LOAD_BUFFER+0x54>)
 80010ce:	789a      	ldrb	r2, [r3, #2]
 80010d0:	4b0b      	ldr	r3, [pc, #44]	; (8001100 <LED_TRAFFIC_LOAD_BUFFER+0x78>)
 80010d2:	701a      	strb	r2, [r3, #0]
}
 80010d4:	bf00      	nop
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bc80      	pop	{r7}
 80010da:	4770      	bx	lr
 80010dc:	20000080 	.word	0x20000080
 80010e0:	20000083 	.word	0x20000083
 80010e4:	20000084 	.word	0x20000084
 80010e8:	20000085 	.word	0x20000085
 80010ec:	20000086 	.word	0x20000086
 80010f0:	20000087 	.word	0x20000087
 80010f4:	20000088 	.word	0x20000088
 80010f8:	20000089 	.word	0x20000089
 80010fc:	2000008a 	.word	0x2000008a
 8001100:	2000008b 	.word	0x2000008b

08001104 <LED_TRAFFIC_STORE_BUFFER>:

void LED_TRAFFIC_STORE_BUFFER(uint8_t value, uint8_t color){
 8001104:	b480      	push	{r7}
 8001106:	b083      	sub	sp, #12
 8001108:	af00      	add	r7, sp, #0
 800110a:	4603      	mov	r3, r0
 800110c:	460a      	mov	r2, r1
 800110e:	71fb      	strb	r3, [r7, #7]
 8001110:	4613      	mov	r3, r2
 8001112:	71bb      	strb	r3, [r7, #6]
    ledBuffer[color] = value;
 8001114:	79bb      	ldrb	r3, [r7, #6]
 8001116:	4904      	ldr	r1, [pc, #16]	; (8001128 <LED_TRAFFIC_STORE_BUFFER+0x24>)
 8001118:	79fa      	ldrb	r2, [r7, #7]
 800111a:	54ca      	strb	r2, [r1, r3]
}
 800111c:	bf00      	nop
 800111e:	370c      	adds	r7, #12
 8001120:	46bd      	mov	sp, r7
 8001122:	bc80      	pop	{r7}
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	20000080 	.word	0x20000080

0800112c <updateVertical>:

// Giống LED_VERTICAL_RUN trong mẫu: GREEN -> AMBER -> RED
static void updateVertical(void){
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
    // 1. Chạy Xanh trước
    if(vGreen > 0){
 8001130:	4b3a      	ldr	r3, [pc, #232]	; (800121c <updateVertical+0xf0>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d01a      	beq.n	800116e <updateVertical+0x42>
        setVertClockBuffer(vGreen);
 8001138:	4b38      	ldr	r3, [pc, #224]	; (800121c <updateVertical+0xf0>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff fc3b 	bl	80009b8 <setVertClockBuffer>
        HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_SET);
 8001142:	2201      	movs	r2, #1
 8001144:	2108      	movs	r1, #8
 8001146:	4836      	ldr	r0, [pc, #216]	; (8001220 <updateVertical+0xf4>)
 8001148:	f000 fc2f 	bl	80019aa <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_AMBER1_GPIO_Port, LED_AMBER1_Pin, GPIO_PIN_SET);
 800114c:	2201      	movs	r2, #1
 800114e:	2120      	movs	r1, #32
 8001150:	4833      	ldr	r0, [pc, #204]	; (8001220 <updateVertical+0xf4>)
 8001152:	f000 fc2a 	bl	80019aa <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_RESET); // Xanh ON
 8001156:	2200      	movs	r2, #0
 8001158:	2110      	movs	r1, #16
 800115a:	4831      	ldr	r0, [pc, #196]	; (8001220 <updateVertical+0xf4>)
 800115c:	f000 fc25 	bl	80019aa <HAL_GPIO_WritePin>
        vGreen--;
 8001160:	4b2e      	ldr	r3, [pc, #184]	; (800121c <updateVertical+0xf0>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	3b01      	subs	r3, #1
 8001166:	b2da      	uxtb	r2, r3
 8001168:	4b2c      	ldr	r3, [pc, #176]	; (800121c <updateVertical+0xf0>)
 800116a:	701a      	strb	r2, [r3, #0]
 800116c:	e03c      	b.n	80011e8 <updateVertical+0xbc>
    }
    // 2. Sau đó chạy Vàng
    else if(vAmber > 0){
 800116e:	4b2d      	ldr	r3, [pc, #180]	; (8001224 <updateVertical+0xf8>)
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	2b00      	cmp	r3, #0
 8001174:	d01a      	beq.n	80011ac <updateVertical+0x80>
        setVertClockBuffer(vAmber);
 8001176:	4b2b      	ldr	r3, [pc, #172]	; (8001224 <updateVertical+0xf8>)
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	4618      	mov	r0, r3
 800117c:	f7ff fc1c 	bl	80009b8 <setVertClockBuffer>
        HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_SET);
 8001180:	2201      	movs	r2, #1
 8001182:	2108      	movs	r1, #8
 8001184:	4826      	ldr	r0, [pc, #152]	; (8001220 <updateVertical+0xf4>)
 8001186:	f000 fc10 	bl	80019aa <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_AMBER1_GPIO_Port, LED_AMBER1_Pin, GPIO_PIN_RESET); // Vàng ON
 800118a:	2200      	movs	r2, #0
 800118c:	2120      	movs	r1, #32
 800118e:	4824      	ldr	r0, [pc, #144]	; (8001220 <updateVertical+0xf4>)
 8001190:	f000 fc0b 	bl	80019aa <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_SET);
 8001194:	2201      	movs	r2, #1
 8001196:	2110      	movs	r1, #16
 8001198:	4821      	ldr	r0, [pc, #132]	; (8001220 <updateVertical+0xf4>)
 800119a:	f000 fc06 	bl	80019aa <HAL_GPIO_WritePin>
        vAmber--;
 800119e:	4b21      	ldr	r3, [pc, #132]	; (8001224 <updateVertical+0xf8>)
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	3b01      	subs	r3, #1
 80011a4:	b2da      	uxtb	r2, r3
 80011a6:	4b1f      	ldr	r3, [pc, #124]	; (8001224 <updateVertical+0xf8>)
 80011a8:	701a      	strb	r2, [r3, #0]
 80011aa:	e01d      	b.n	80011e8 <updateVertical+0xbc>
    }
    // 3. Cuối cùng chạy Đỏ
    else if(vRed > 0){
 80011ac:	4b1e      	ldr	r3, [pc, #120]	; (8001228 <updateVertical+0xfc>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d019      	beq.n	80011e8 <updateVertical+0xbc>
        setVertClockBuffer(vRed);
 80011b4:	4b1c      	ldr	r3, [pc, #112]	; (8001228 <updateVertical+0xfc>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff fbfd 	bl	80009b8 <setVertClockBuffer>
        HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, GPIO_PIN_RESET); // Đỏ ON
 80011be:	2200      	movs	r2, #0
 80011c0:	2108      	movs	r1, #8
 80011c2:	4817      	ldr	r0, [pc, #92]	; (8001220 <updateVertical+0xf4>)
 80011c4:	f000 fbf1 	bl	80019aa <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_AMBER1_GPIO_Port, LED_AMBER1_Pin, GPIO_PIN_SET);
 80011c8:	2201      	movs	r2, #1
 80011ca:	2120      	movs	r1, #32
 80011cc:	4814      	ldr	r0, [pc, #80]	; (8001220 <updateVertical+0xf4>)
 80011ce:	f000 fbec 	bl	80019aa <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, GPIO_PIN_SET);
 80011d2:	2201      	movs	r2, #1
 80011d4:	2110      	movs	r1, #16
 80011d6:	4812      	ldr	r0, [pc, #72]	; (8001220 <updateVertical+0xf4>)
 80011d8:	f000 fbe7 	bl	80019aa <HAL_GPIO_WritePin>
        vRed--;
 80011dc:	4b12      	ldr	r3, [pc, #72]	; (8001228 <updateVertical+0xfc>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	3b01      	subs	r3, #1
 80011e2:	b2da      	uxtb	r2, r3
 80011e4:	4b10      	ldr	r3, [pc, #64]	; (8001228 <updateVertical+0xfc>)
 80011e6:	701a      	strb	r2, [r3, #0]
    }

    // Reset khi cả 3 biến đều về 0 (Logic giống code mẫu)
    if(vGreen == 0 && vAmber == 0 && vRed == 0){
 80011e8:	4b0c      	ldr	r3, [pc, #48]	; (800121c <updateVertical+0xf0>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d113      	bne.n	8001218 <updateVertical+0xec>
 80011f0:	4b0c      	ldr	r3, [pc, #48]	; (8001224 <updateVertical+0xf8>)
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d10f      	bne.n	8001218 <updateVertical+0xec>
 80011f8:	4b0b      	ldr	r3, [pc, #44]	; (8001228 <updateVertical+0xfc>)
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d10b      	bne.n	8001218 <updateVertical+0xec>
        vRed = tRed; vAmber = tAmber; vGreen = tGreen;
 8001200:	4b0a      	ldr	r3, [pc, #40]	; (800122c <updateVertical+0x100>)
 8001202:	781a      	ldrb	r2, [r3, #0]
 8001204:	4b08      	ldr	r3, [pc, #32]	; (8001228 <updateVertical+0xfc>)
 8001206:	701a      	strb	r2, [r3, #0]
 8001208:	4b09      	ldr	r3, [pc, #36]	; (8001230 <updateVertical+0x104>)
 800120a:	781a      	ldrb	r2, [r3, #0]
 800120c:	4b05      	ldr	r3, [pc, #20]	; (8001224 <updateVertical+0xf8>)
 800120e:	701a      	strb	r2, [r3, #0]
 8001210:	4b08      	ldr	r3, [pc, #32]	; (8001234 <updateVertical+0x108>)
 8001212:	781a      	ldrb	r2, [r3, #0]
 8001214:	4b01      	ldr	r3, [pc, #4]	; (800121c <updateVertical+0xf0>)
 8001216:	701a      	strb	r2, [r3, #0]
    }
}
 8001218:	bf00      	nop
 800121a:	bd80      	pop	{r7, pc}
 800121c:	20000088 	.word	0x20000088
 8001220:	40010c00 	.word	0x40010c00
 8001224:	20000087 	.word	0x20000087
 8001228:	20000086 	.word	0x20000086
 800122c:	20000089 	.word	0x20000089
 8001230:	2000008a 	.word	0x2000008a
 8001234:	2000008b 	.word	0x2000008b

08001238 <updateHorizontal>:

// Giống LED_HORIZONTAL_RUN trong mẫu: RED -> GREEN -> AMBER
static void updateHorizontal(void){
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
    // 1. Chạy Đỏ trước
    if(hRed > 0){
 800123c:	4b3c      	ldr	r3, [pc, #240]	; (8001330 <updateHorizontal+0xf8>)
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d01b      	beq.n	800127c <updateHorizontal+0x44>
        setHoriClockBuffer(hRed);
 8001244:	4b3a      	ldr	r3, [pc, #232]	; (8001330 <updateHorizontal+0xf8>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	4618      	mov	r0, r3
 800124a:	f7ff fb91 	bl	8000970 <setHoriClockBuffer>
        HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_RESET); // Đỏ ON
 800124e:	2200      	movs	r2, #0
 8001250:	2140      	movs	r1, #64	; 0x40
 8001252:	4838      	ldr	r0, [pc, #224]	; (8001334 <updateHorizontal+0xfc>)
 8001254:	f000 fba9 	bl	80019aa <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_AMBER2_GPIO_Port, LED_AMBER2_Pin, GPIO_PIN_SET);
 8001258:	2201      	movs	r2, #1
 800125a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800125e:	4835      	ldr	r0, [pc, #212]	; (8001334 <updateHorizontal+0xfc>)
 8001260:	f000 fba3 	bl	80019aa <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_SET);
 8001264:	2201      	movs	r2, #1
 8001266:	2180      	movs	r1, #128	; 0x80
 8001268:	4832      	ldr	r0, [pc, #200]	; (8001334 <updateHorizontal+0xfc>)
 800126a:	f000 fb9e 	bl	80019aa <HAL_GPIO_WritePin>
        hRed--;
 800126e:	4b30      	ldr	r3, [pc, #192]	; (8001330 <updateHorizontal+0xf8>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	3b01      	subs	r3, #1
 8001274:	b2da      	uxtb	r2, r3
 8001276:	4b2e      	ldr	r3, [pc, #184]	; (8001330 <updateHorizontal+0xf8>)
 8001278:	701a      	strb	r2, [r3, #0]
 800127a:	e03e      	b.n	80012fa <updateHorizontal+0xc2>
    }
    // 2. QUAN TRỌNG: Sửa thứ tự thành Xanh (giống code mẫu)
    else if(hGreen > 0){
 800127c:	4b2e      	ldr	r3, [pc, #184]	; (8001338 <updateHorizontal+0x100>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d01b      	beq.n	80012bc <updateHorizontal+0x84>
        setHoriClockBuffer(hGreen);
 8001284:	4b2c      	ldr	r3, [pc, #176]	; (8001338 <updateHorizontal+0x100>)
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff fb71 	bl	8000970 <setHoriClockBuffer>
        HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_SET);
 800128e:	2201      	movs	r2, #1
 8001290:	2140      	movs	r1, #64	; 0x40
 8001292:	4828      	ldr	r0, [pc, #160]	; (8001334 <updateHorizontal+0xfc>)
 8001294:	f000 fb89 	bl	80019aa <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_AMBER2_GPIO_Port, LED_AMBER2_Pin, GPIO_PIN_SET);
 8001298:	2201      	movs	r2, #1
 800129a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800129e:	4825      	ldr	r0, [pc, #148]	; (8001334 <updateHorizontal+0xfc>)
 80012a0:	f000 fb83 	bl	80019aa <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_RESET); // Xanh ON
 80012a4:	2200      	movs	r2, #0
 80012a6:	2180      	movs	r1, #128	; 0x80
 80012a8:	4822      	ldr	r0, [pc, #136]	; (8001334 <updateHorizontal+0xfc>)
 80012aa:	f000 fb7e 	bl	80019aa <HAL_GPIO_WritePin>
        hGreen--;
 80012ae:	4b22      	ldr	r3, [pc, #136]	; (8001338 <updateHorizontal+0x100>)
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	3b01      	subs	r3, #1
 80012b4:	b2da      	uxtb	r2, r3
 80012b6:	4b20      	ldr	r3, [pc, #128]	; (8001338 <updateHorizontal+0x100>)
 80012b8:	701a      	strb	r2, [r3, #0]
 80012ba:	e01e      	b.n	80012fa <updateHorizontal+0xc2>
    }
    // 3. Cuối cùng là Vàng (giống code mẫu)
    else if(hAmber > 0){
 80012bc:	4b1f      	ldr	r3, [pc, #124]	; (800133c <updateHorizontal+0x104>)
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d01a      	beq.n	80012fa <updateHorizontal+0xc2>
        setHoriClockBuffer(hAmber);
 80012c4:	4b1d      	ldr	r3, [pc, #116]	; (800133c <updateHorizontal+0x104>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff fb51 	bl	8000970 <setHoriClockBuffer>
        HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, GPIO_PIN_SET);
 80012ce:	2201      	movs	r2, #1
 80012d0:	2140      	movs	r1, #64	; 0x40
 80012d2:	4818      	ldr	r0, [pc, #96]	; (8001334 <updateHorizontal+0xfc>)
 80012d4:	f000 fb69 	bl	80019aa <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_AMBER2_GPIO_Port, LED_AMBER2_Pin, GPIO_PIN_RESET); // Vàng ON
 80012d8:	2200      	movs	r2, #0
 80012da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012de:	4815      	ldr	r0, [pc, #84]	; (8001334 <updateHorizontal+0xfc>)
 80012e0:	f000 fb63 	bl	80019aa <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, GPIO_PIN_SET);
 80012e4:	2201      	movs	r2, #1
 80012e6:	2180      	movs	r1, #128	; 0x80
 80012e8:	4812      	ldr	r0, [pc, #72]	; (8001334 <updateHorizontal+0xfc>)
 80012ea:	f000 fb5e 	bl	80019aa <HAL_GPIO_WritePin>
        hAmber--;
 80012ee:	4b13      	ldr	r3, [pc, #76]	; (800133c <updateHorizontal+0x104>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	3b01      	subs	r3, #1
 80012f4:	b2da      	uxtb	r2, r3
 80012f6:	4b11      	ldr	r3, [pc, #68]	; (800133c <updateHorizontal+0x104>)
 80012f8:	701a      	strb	r2, [r3, #0]
    }

    // Reset khi cả 3 biến đều về 0
    if(hRed == 0 && hGreen == 0 && hAmber == 0){
 80012fa:	4b0d      	ldr	r3, [pc, #52]	; (8001330 <updateHorizontal+0xf8>)
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d113      	bne.n	800132a <updateHorizontal+0xf2>
 8001302:	4b0d      	ldr	r3, [pc, #52]	; (8001338 <updateHorizontal+0x100>)
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d10f      	bne.n	800132a <updateHorizontal+0xf2>
 800130a:	4b0c      	ldr	r3, [pc, #48]	; (800133c <updateHorizontal+0x104>)
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d10b      	bne.n	800132a <updateHorizontal+0xf2>
        hRed = tRed; hAmber = tAmber; hGreen = tGreen;
 8001312:	4b0b      	ldr	r3, [pc, #44]	; (8001340 <updateHorizontal+0x108>)
 8001314:	781a      	ldrb	r2, [r3, #0]
 8001316:	4b06      	ldr	r3, [pc, #24]	; (8001330 <updateHorizontal+0xf8>)
 8001318:	701a      	strb	r2, [r3, #0]
 800131a:	4b0a      	ldr	r3, [pc, #40]	; (8001344 <updateHorizontal+0x10c>)
 800131c:	781a      	ldrb	r2, [r3, #0]
 800131e:	4b07      	ldr	r3, [pc, #28]	; (800133c <updateHorizontal+0x104>)
 8001320:	701a      	strb	r2, [r3, #0]
 8001322:	4b09      	ldr	r3, [pc, #36]	; (8001348 <updateHorizontal+0x110>)
 8001324:	781a      	ldrb	r2, [r3, #0]
 8001326:	4b04      	ldr	r3, [pc, #16]	; (8001338 <updateHorizontal+0x100>)
 8001328:	701a      	strb	r2, [r3, #0]
    }
}
 800132a:	bf00      	nop
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	20000083 	.word	0x20000083
 8001334:	40010c00 	.word	0x40010c00
 8001338:	20000085 	.word	0x20000085
 800133c:	20000084 	.word	0x20000084
 8001340:	20000089 	.word	0x20000089
 8001344:	2000008a 	.word	0x2000008a
 8001348:	2000008b 	.word	0x2000008b

0800134c <LED_TRAFFIC_RUN>:

void LED_TRAFFIC_RUN(void){
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
    updateHorizontal();
 8001350:	f7ff ff72 	bl	8001238 <updateHorizontal>
    updateVertical();
 8001354:	f7ff feea 	bl	800112c <updateVertical>
}
 8001358:	bf00      	nop
 800135a:	bd80      	pop	{r7, pc}

0800135c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800135c:	f7ff fe68 	bl	8001030 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001360:	480b      	ldr	r0, [pc, #44]	; (8001390 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001362:	490c      	ldr	r1, [pc, #48]	; (8001394 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001364:	4a0c      	ldr	r2, [pc, #48]	; (8001398 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001366:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001368:	e002      	b.n	8001370 <LoopCopyDataInit>

0800136a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800136a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800136c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800136e:	3304      	adds	r3, #4

08001370 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001370:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001372:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001374:	d3f9      	bcc.n	800136a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001376:	4a09      	ldr	r2, [pc, #36]	; (800139c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001378:	4c09      	ldr	r4, [pc, #36]	; (80013a0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800137a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800137c:	e001      	b.n	8001382 <LoopFillZerobss>

0800137e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800137e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001380:	3204      	adds	r2, #4

08001382 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001382:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001384:	d3fb      	bcc.n	800137e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001386:	f001 faf9 	bl	800297c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800138a:	f7ff fc07 	bl	8000b9c <main>
  bx lr
 800138e:	4770      	bx	lr
  ldr r0, =_sdata
 8001390:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001394:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8001398:	08002a18 	.word	0x08002a18
  ldr r2, =_sbss
 800139c:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 80013a0:	200000d8 	.word	0x200000d8

080013a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013a4:	e7fe      	b.n	80013a4 <ADC1_2_IRQHandler>
	...

080013a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013ac:	4b08      	ldr	r3, [pc, #32]	; (80013d0 <HAL_Init+0x28>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a07      	ldr	r2, [pc, #28]	; (80013d0 <HAL_Init+0x28>)
 80013b2:	f043 0310 	orr.w	r3, r3, #16
 80013b6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013b8:	2003      	movs	r0, #3
 80013ba:	f000 f923 	bl	8001604 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013be:	200f      	movs	r0, #15
 80013c0:	f000 f808 	bl	80013d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013c4:	f7ff fdac 	bl	8000f20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013c8:	2300      	movs	r3, #0
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	40022000 	.word	0x40022000

080013d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013dc:	4b12      	ldr	r3, [pc, #72]	; (8001428 <HAL_InitTick+0x54>)
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	4b12      	ldr	r3, [pc, #72]	; (800142c <HAL_InitTick+0x58>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	4619      	mov	r1, r3
 80013e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80013ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80013f2:	4618      	mov	r0, r3
 80013f4:	f000 f93b 	bl	800166e <HAL_SYSTICK_Config>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013fe:	2301      	movs	r3, #1
 8001400:	e00e      	b.n	8001420 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2b0f      	cmp	r3, #15
 8001406:	d80a      	bhi.n	800141e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001408:	2200      	movs	r2, #0
 800140a:	6879      	ldr	r1, [r7, #4]
 800140c:	f04f 30ff 	mov.w	r0, #4294967295
 8001410:	f000 f903 	bl	800161a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001414:	4a06      	ldr	r2, [pc, #24]	; (8001430 <HAL_InitTick+0x5c>)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800141a:	2300      	movs	r3, #0
 800141c:	e000      	b.n	8001420 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800141e:	2301      	movs	r3, #1
}
 8001420:	4618      	mov	r0, r3
 8001422:	3708      	adds	r7, #8
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	20000018 	.word	0x20000018
 800142c:	20000020 	.word	0x20000020
 8001430:	2000001c 	.word	0x2000001c

08001434 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001438:	4b05      	ldr	r3, [pc, #20]	; (8001450 <HAL_IncTick+0x1c>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	4b05      	ldr	r3, [pc, #20]	; (8001454 <HAL_IncTick+0x20>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4413      	add	r3, r2
 8001444:	4a03      	ldr	r2, [pc, #12]	; (8001454 <HAL_IncTick+0x20>)
 8001446:	6013      	str	r3, [r2, #0]
}
 8001448:	bf00      	nop
 800144a:	46bd      	mov	sp, r7
 800144c:	bc80      	pop	{r7}
 800144e:	4770      	bx	lr
 8001450:	20000020 	.word	0x20000020
 8001454:	200000d4 	.word	0x200000d4

08001458 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  return uwTick;
 800145c:	4b02      	ldr	r3, [pc, #8]	; (8001468 <HAL_GetTick+0x10>)
 800145e:	681b      	ldr	r3, [r3, #0]
}
 8001460:	4618      	mov	r0, r3
 8001462:	46bd      	mov	sp, r7
 8001464:	bc80      	pop	{r7}
 8001466:	4770      	bx	lr
 8001468:	200000d4 	.word	0x200000d4

0800146c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800146c:	b480      	push	{r7}
 800146e:	b085      	sub	sp, #20
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	f003 0307 	and.w	r3, r3, #7
 800147a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800147c:	4b0c      	ldr	r3, [pc, #48]	; (80014b0 <__NVIC_SetPriorityGrouping+0x44>)
 800147e:	68db      	ldr	r3, [r3, #12]
 8001480:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001482:	68ba      	ldr	r2, [r7, #8]
 8001484:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001488:	4013      	ands	r3, r2
 800148a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001490:	68bb      	ldr	r3, [r7, #8]
 8001492:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001494:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001498:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800149c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800149e:	4a04      	ldr	r2, [pc, #16]	; (80014b0 <__NVIC_SetPriorityGrouping+0x44>)
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	60d3      	str	r3, [r2, #12]
}
 80014a4:	bf00      	nop
 80014a6:	3714      	adds	r7, #20
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bc80      	pop	{r7}
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	e000ed00 	.word	0xe000ed00

080014b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014b8:	4b04      	ldr	r3, [pc, #16]	; (80014cc <__NVIC_GetPriorityGrouping+0x18>)
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	0a1b      	lsrs	r3, r3, #8
 80014be:	f003 0307 	and.w	r3, r3, #7
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bc80      	pop	{r7}
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	e000ed00 	.word	0xe000ed00

080014d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	4603      	mov	r3, r0
 80014d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	db0b      	blt.n	80014fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014e2:	79fb      	ldrb	r3, [r7, #7]
 80014e4:	f003 021f 	and.w	r2, r3, #31
 80014e8:	4906      	ldr	r1, [pc, #24]	; (8001504 <__NVIC_EnableIRQ+0x34>)
 80014ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ee:	095b      	lsrs	r3, r3, #5
 80014f0:	2001      	movs	r0, #1
 80014f2:	fa00 f202 	lsl.w	r2, r0, r2
 80014f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014fa:	bf00      	nop
 80014fc:	370c      	adds	r7, #12
 80014fe:	46bd      	mov	sp, r7
 8001500:	bc80      	pop	{r7}
 8001502:	4770      	bx	lr
 8001504:	e000e100 	.word	0xe000e100

08001508 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001508:	b480      	push	{r7}
 800150a:	b083      	sub	sp, #12
 800150c:	af00      	add	r7, sp, #0
 800150e:	4603      	mov	r3, r0
 8001510:	6039      	str	r1, [r7, #0]
 8001512:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001514:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001518:	2b00      	cmp	r3, #0
 800151a:	db0a      	blt.n	8001532 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	b2da      	uxtb	r2, r3
 8001520:	490c      	ldr	r1, [pc, #48]	; (8001554 <__NVIC_SetPriority+0x4c>)
 8001522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001526:	0112      	lsls	r2, r2, #4
 8001528:	b2d2      	uxtb	r2, r2
 800152a:	440b      	add	r3, r1
 800152c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001530:	e00a      	b.n	8001548 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	b2da      	uxtb	r2, r3
 8001536:	4908      	ldr	r1, [pc, #32]	; (8001558 <__NVIC_SetPriority+0x50>)
 8001538:	79fb      	ldrb	r3, [r7, #7]
 800153a:	f003 030f 	and.w	r3, r3, #15
 800153e:	3b04      	subs	r3, #4
 8001540:	0112      	lsls	r2, r2, #4
 8001542:	b2d2      	uxtb	r2, r2
 8001544:	440b      	add	r3, r1
 8001546:	761a      	strb	r2, [r3, #24]
}
 8001548:	bf00      	nop
 800154a:	370c      	adds	r7, #12
 800154c:	46bd      	mov	sp, r7
 800154e:	bc80      	pop	{r7}
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop
 8001554:	e000e100 	.word	0xe000e100
 8001558:	e000ed00 	.word	0xe000ed00

0800155c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800155c:	b480      	push	{r7}
 800155e:	b089      	sub	sp, #36	; 0x24
 8001560:	af00      	add	r7, sp, #0
 8001562:	60f8      	str	r0, [r7, #12]
 8001564:	60b9      	str	r1, [r7, #8]
 8001566:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	f003 0307 	and.w	r3, r3, #7
 800156e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001570:	69fb      	ldr	r3, [r7, #28]
 8001572:	f1c3 0307 	rsb	r3, r3, #7
 8001576:	2b04      	cmp	r3, #4
 8001578:	bf28      	it	cs
 800157a:	2304      	movcs	r3, #4
 800157c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	3304      	adds	r3, #4
 8001582:	2b06      	cmp	r3, #6
 8001584:	d902      	bls.n	800158c <NVIC_EncodePriority+0x30>
 8001586:	69fb      	ldr	r3, [r7, #28]
 8001588:	3b03      	subs	r3, #3
 800158a:	e000      	b.n	800158e <NVIC_EncodePriority+0x32>
 800158c:	2300      	movs	r3, #0
 800158e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001590:	f04f 32ff 	mov.w	r2, #4294967295
 8001594:	69bb      	ldr	r3, [r7, #24]
 8001596:	fa02 f303 	lsl.w	r3, r2, r3
 800159a:	43da      	mvns	r2, r3
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	401a      	ands	r2, r3
 80015a0:	697b      	ldr	r3, [r7, #20]
 80015a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015a4:	f04f 31ff 	mov.w	r1, #4294967295
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	fa01 f303 	lsl.w	r3, r1, r3
 80015ae:	43d9      	mvns	r1, r3
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015b4:	4313      	orrs	r3, r2
         );
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3724      	adds	r7, #36	; 0x24
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bc80      	pop	{r7}
 80015be:	4770      	bx	lr

080015c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	3b01      	subs	r3, #1
 80015cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80015d0:	d301      	bcc.n	80015d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015d2:	2301      	movs	r3, #1
 80015d4:	e00f      	b.n	80015f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015d6:	4a0a      	ldr	r2, [pc, #40]	; (8001600 <SysTick_Config+0x40>)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	3b01      	subs	r3, #1
 80015dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015de:	210f      	movs	r1, #15
 80015e0:	f04f 30ff 	mov.w	r0, #4294967295
 80015e4:	f7ff ff90 	bl	8001508 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015e8:	4b05      	ldr	r3, [pc, #20]	; (8001600 <SysTick_Config+0x40>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015ee:	4b04      	ldr	r3, [pc, #16]	; (8001600 <SysTick_Config+0x40>)
 80015f0:	2207      	movs	r2, #7
 80015f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015f4:	2300      	movs	r3, #0
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3708      	adds	r7, #8
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	e000e010 	.word	0xe000e010

08001604 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800160c:	6878      	ldr	r0, [r7, #4]
 800160e:	f7ff ff2d 	bl	800146c <__NVIC_SetPriorityGrouping>
}
 8001612:	bf00      	nop
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}

0800161a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800161a:	b580      	push	{r7, lr}
 800161c:	b086      	sub	sp, #24
 800161e:	af00      	add	r7, sp, #0
 8001620:	4603      	mov	r3, r0
 8001622:	60b9      	str	r1, [r7, #8]
 8001624:	607a      	str	r2, [r7, #4]
 8001626:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001628:	2300      	movs	r3, #0
 800162a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800162c:	f7ff ff42 	bl	80014b4 <__NVIC_GetPriorityGrouping>
 8001630:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001632:	687a      	ldr	r2, [r7, #4]
 8001634:	68b9      	ldr	r1, [r7, #8]
 8001636:	6978      	ldr	r0, [r7, #20]
 8001638:	f7ff ff90 	bl	800155c <NVIC_EncodePriority>
 800163c:	4602      	mov	r2, r0
 800163e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001642:	4611      	mov	r1, r2
 8001644:	4618      	mov	r0, r3
 8001646:	f7ff ff5f 	bl	8001508 <__NVIC_SetPriority>
}
 800164a:	bf00      	nop
 800164c:	3718      	adds	r7, #24
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}

08001652 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001652:	b580      	push	{r7, lr}
 8001654:	b082      	sub	sp, #8
 8001656:	af00      	add	r7, sp, #0
 8001658:	4603      	mov	r3, r0
 800165a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800165c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001660:	4618      	mov	r0, r3
 8001662:	f7ff ff35 	bl	80014d0 <__NVIC_EnableIRQ>
}
 8001666:	bf00      	nop
 8001668:	3708      	adds	r7, #8
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}

0800166e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800166e:	b580      	push	{r7, lr}
 8001670:	b082      	sub	sp, #8
 8001672:	af00      	add	r7, sp, #0
 8001674:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	f7ff ffa2 	bl	80015c0 <SysTick_Config>
 800167c:	4603      	mov	r3, r0
}
 800167e:	4618      	mov	r0, r3
 8001680:	3708      	adds	r7, #8
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
	...

08001688 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001688:	b480      	push	{r7}
 800168a:	b08b      	sub	sp, #44	; 0x2c
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001692:	2300      	movs	r3, #0
 8001694:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001696:	2300      	movs	r3, #0
 8001698:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800169a:	e148      	b.n	800192e <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800169c:	2201      	movs	r2, #1
 800169e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016a0:	fa02 f303 	lsl.w	r3, r2, r3
 80016a4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	69fa      	ldr	r2, [r7, #28]
 80016ac:	4013      	ands	r3, r2
 80016ae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80016b0:	69ba      	ldr	r2, [r7, #24]
 80016b2:	69fb      	ldr	r3, [r7, #28]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	f040 8137 	bne.w	8001928 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	4aa3      	ldr	r2, [pc, #652]	; (800194c <HAL_GPIO_Init+0x2c4>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d05e      	beq.n	8001782 <HAL_GPIO_Init+0xfa>
 80016c4:	4aa1      	ldr	r2, [pc, #644]	; (800194c <HAL_GPIO_Init+0x2c4>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d875      	bhi.n	80017b6 <HAL_GPIO_Init+0x12e>
 80016ca:	4aa1      	ldr	r2, [pc, #644]	; (8001950 <HAL_GPIO_Init+0x2c8>)
 80016cc:	4293      	cmp	r3, r2
 80016ce:	d058      	beq.n	8001782 <HAL_GPIO_Init+0xfa>
 80016d0:	4a9f      	ldr	r2, [pc, #636]	; (8001950 <HAL_GPIO_Init+0x2c8>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d86f      	bhi.n	80017b6 <HAL_GPIO_Init+0x12e>
 80016d6:	4a9f      	ldr	r2, [pc, #636]	; (8001954 <HAL_GPIO_Init+0x2cc>)
 80016d8:	4293      	cmp	r3, r2
 80016da:	d052      	beq.n	8001782 <HAL_GPIO_Init+0xfa>
 80016dc:	4a9d      	ldr	r2, [pc, #628]	; (8001954 <HAL_GPIO_Init+0x2cc>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d869      	bhi.n	80017b6 <HAL_GPIO_Init+0x12e>
 80016e2:	4a9d      	ldr	r2, [pc, #628]	; (8001958 <HAL_GPIO_Init+0x2d0>)
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d04c      	beq.n	8001782 <HAL_GPIO_Init+0xfa>
 80016e8:	4a9b      	ldr	r2, [pc, #620]	; (8001958 <HAL_GPIO_Init+0x2d0>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d863      	bhi.n	80017b6 <HAL_GPIO_Init+0x12e>
 80016ee:	4a9b      	ldr	r2, [pc, #620]	; (800195c <HAL_GPIO_Init+0x2d4>)
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d046      	beq.n	8001782 <HAL_GPIO_Init+0xfa>
 80016f4:	4a99      	ldr	r2, [pc, #612]	; (800195c <HAL_GPIO_Init+0x2d4>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d85d      	bhi.n	80017b6 <HAL_GPIO_Init+0x12e>
 80016fa:	2b12      	cmp	r3, #18
 80016fc:	d82a      	bhi.n	8001754 <HAL_GPIO_Init+0xcc>
 80016fe:	2b12      	cmp	r3, #18
 8001700:	d859      	bhi.n	80017b6 <HAL_GPIO_Init+0x12e>
 8001702:	a201      	add	r2, pc, #4	; (adr r2, 8001708 <HAL_GPIO_Init+0x80>)
 8001704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001708:	08001783 	.word	0x08001783
 800170c:	0800175d 	.word	0x0800175d
 8001710:	0800176f 	.word	0x0800176f
 8001714:	080017b1 	.word	0x080017b1
 8001718:	080017b7 	.word	0x080017b7
 800171c:	080017b7 	.word	0x080017b7
 8001720:	080017b7 	.word	0x080017b7
 8001724:	080017b7 	.word	0x080017b7
 8001728:	080017b7 	.word	0x080017b7
 800172c:	080017b7 	.word	0x080017b7
 8001730:	080017b7 	.word	0x080017b7
 8001734:	080017b7 	.word	0x080017b7
 8001738:	080017b7 	.word	0x080017b7
 800173c:	080017b7 	.word	0x080017b7
 8001740:	080017b7 	.word	0x080017b7
 8001744:	080017b7 	.word	0x080017b7
 8001748:	080017b7 	.word	0x080017b7
 800174c:	08001765 	.word	0x08001765
 8001750:	08001779 	.word	0x08001779
 8001754:	4a82      	ldr	r2, [pc, #520]	; (8001960 <HAL_GPIO_Init+0x2d8>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d013      	beq.n	8001782 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800175a:	e02c      	b.n	80017b6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	623b      	str	r3, [r7, #32]
          break;
 8001762:	e029      	b.n	80017b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	3304      	adds	r3, #4
 800176a:	623b      	str	r3, [r7, #32]
          break;
 800176c:	e024      	b.n	80017b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	68db      	ldr	r3, [r3, #12]
 8001772:	3308      	adds	r3, #8
 8001774:	623b      	str	r3, [r7, #32]
          break;
 8001776:	e01f      	b.n	80017b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	330c      	adds	r3, #12
 800177e:	623b      	str	r3, [r7, #32]
          break;
 8001780:	e01a      	b.n	80017b8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	689b      	ldr	r3, [r3, #8]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d102      	bne.n	8001790 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800178a:	2304      	movs	r3, #4
 800178c:	623b      	str	r3, [r7, #32]
          break;
 800178e:	e013      	b.n	80017b8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	689b      	ldr	r3, [r3, #8]
 8001794:	2b01      	cmp	r3, #1
 8001796:	d105      	bne.n	80017a4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001798:	2308      	movs	r3, #8
 800179a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	69fa      	ldr	r2, [r7, #28]
 80017a0:	611a      	str	r2, [r3, #16]
          break;
 80017a2:	e009      	b.n	80017b8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017a4:	2308      	movs	r3, #8
 80017a6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	69fa      	ldr	r2, [r7, #28]
 80017ac:	615a      	str	r2, [r3, #20]
          break;
 80017ae:	e003      	b.n	80017b8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80017b0:	2300      	movs	r3, #0
 80017b2:	623b      	str	r3, [r7, #32]
          break;
 80017b4:	e000      	b.n	80017b8 <HAL_GPIO_Init+0x130>
          break;
 80017b6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80017b8:	69bb      	ldr	r3, [r7, #24]
 80017ba:	2bff      	cmp	r3, #255	; 0xff
 80017bc:	d801      	bhi.n	80017c2 <HAL_GPIO_Init+0x13a>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	e001      	b.n	80017c6 <HAL_GPIO_Init+0x13e>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	3304      	adds	r3, #4
 80017c6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80017c8:	69bb      	ldr	r3, [r7, #24]
 80017ca:	2bff      	cmp	r3, #255	; 0xff
 80017cc:	d802      	bhi.n	80017d4 <HAL_GPIO_Init+0x14c>
 80017ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017d0:	009b      	lsls	r3, r3, #2
 80017d2:	e002      	b.n	80017da <HAL_GPIO_Init+0x152>
 80017d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017d6:	3b08      	subs	r3, #8
 80017d8:	009b      	lsls	r3, r3, #2
 80017da:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	210f      	movs	r1, #15
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	fa01 f303 	lsl.w	r3, r1, r3
 80017e8:	43db      	mvns	r3, r3
 80017ea:	401a      	ands	r2, r3
 80017ec:	6a39      	ldr	r1, [r7, #32]
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	fa01 f303 	lsl.w	r3, r1, r3
 80017f4:	431a      	orrs	r2, r3
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001802:	2b00      	cmp	r3, #0
 8001804:	f000 8090 	beq.w	8001928 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001808:	4b56      	ldr	r3, [pc, #344]	; (8001964 <HAL_GPIO_Init+0x2dc>)
 800180a:	699b      	ldr	r3, [r3, #24]
 800180c:	4a55      	ldr	r2, [pc, #340]	; (8001964 <HAL_GPIO_Init+0x2dc>)
 800180e:	f043 0301 	orr.w	r3, r3, #1
 8001812:	6193      	str	r3, [r2, #24]
 8001814:	4b53      	ldr	r3, [pc, #332]	; (8001964 <HAL_GPIO_Init+0x2dc>)
 8001816:	699b      	ldr	r3, [r3, #24]
 8001818:	f003 0301 	and.w	r3, r3, #1
 800181c:	60bb      	str	r3, [r7, #8]
 800181e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001820:	4a51      	ldr	r2, [pc, #324]	; (8001968 <HAL_GPIO_Init+0x2e0>)
 8001822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001824:	089b      	lsrs	r3, r3, #2
 8001826:	3302      	adds	r3, #2
 8001828:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800182c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800182e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001830:	f003 0303 	and.w	r3, r3, #3
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	220f      	movs	r2, #15
 8001838:	fa02 f303 	lsl.w	r3, r2, r3
 800183c:	43db      	mvns	r3, r3
 800183e:	68fa      	ldr	r2, [r7, #12]
 8001840:	4013      	ands	r3, r2
 8001842:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	4a49      	ldr	r2, [pc, #292]	; (800196c <HAL_GPIO_Init+0x2e4>)
 8001848:	4293      	cmp	r3, r2
 800184a:	d00d      	beq.n	8001868 <HAL_GPIO_Init+0x1e0>
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	4a48      	ldr	r2, [pc, #288]	; (8001970 <HAL_GPIO_Init+0x2e8>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d007      	beq.n	8001864 <HAL_GPIO_Init+0x1dc>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	4a47      	ldr	r2, [pc, #284]	; (8001974 <HAL_GPIO_Init+0x2ec>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d101      	bne.n	8001860 <HAL_GPIO_Init+0x1d8>
 800185c:	2302      	movs	r3, #2
 800185e:	e004      	b.n	800186a <HAL_GPIO_Init+0x1e2>
 8001860:	2303      	movs	r3, #3
 8001862:	e002      	b.n	800186a <HAL_GPIO_Init+0x1e2>
 8001864:	2301      	movs	r3, #1
 8001866:	e000      	b.n	800186a <HAL_GPIO_Init+0x1e2>
 8001868:	2300      	movs	r3, #0
 800186a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800186c:	f002 0203 	and.w	r2, r2, #3
 8001870:	0092      	lsls	r2, r2, #2
 8001872:	4093      	lsls	r3, r2
 8001874:	68fa      	ldr	r2, [r7, #12]
 8001876:	4313      	orrs	r3, r2
 8001878:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800187a:	493b      	ldr	r1, [pc, #236]	; (8001968 <HAL_GPIO_Init+0x2e0>)
 800187c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800187e:	089b      	lsrs	r3, r3, #2
 8001880:	3302      	adds	r3, #2
 8001882:	68fa      	ldr	r2, [r7, #12]
 8001884:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001890:	2b00      	cmp	r3, #0
 8001892:	d006      	beq.n	80018a2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001894:	4b38      	ldr	r3, [pc, #224]	; (8001978 <HAL_GPIO_Init+0x2f0>)
 8001896:	689a      	ldr	r2, [r3, #8]
 8001898:	4937      	ldr	r1, [pc, #220]	; (8001978 <HAL_GPIO_Init+0x2f0>)
 800189a:	69bb      	ldr	r3, [r7, #24]
 800189c:	4313      	orrs	r3, r2
 800189e:	608b      	str	r3, [r1, #8]
 80018a0:	e006      	b.n	80018b0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80018a2:	4b35      	ldr	r3, [pc, #212]	; (8001978 <HAL_GPIO_Init+0x2f0>)
 80018a4:	689a      	ldr	r2, [r3, #8]
 80018a6:	69bb      	ldr	r3, [r7, #24]
 80018a8:	43db      	mvns	r3, r3
 80018aa:	4933      	ldr	r1, [pc, #204]	; (8001978 <HAL_GPIO_Init+0x2f0>)
 80018ac:	4013      	ands	r3, r2
 80018ae:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d006      	beq.n	80018ca <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80018bc:	4b2e      	ldr	r3, [pc, #184]	; (8001978 <HAL_GPIO_Init+0x2f0>)
 80018be:	68da      	ldr	r2, [r3, #12]
 80018c0:	492d      	ldr	r1, [pc, #180]	; (8001978 <HAL_GPIO_Init+0x2f0>)
 80018c2:	69bb      	ldr	r3, [r7, #24]
 80018c4:	4313      	orrs	r3, r2
 80018c6:	60cb      	str	r3, [r1, #12]
 80018c8:	e006      	b.n	80018d8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80018ca:	4b2b      	ldr	r3, [pc, #172]	; (8001978 <HAL_GPIO_Init+0x2f0>)
 80018cc:	68da      	ldr	r2, [r3, #12]
 80018ce:	69bb      	ldr	r3, [r7, #24]
 80018d0:	43db      	mvns	r3, r3
 80018d2:	4929      	ldr	r1, [pc, #164]	; (8001978 <HAL_GPIO_Init+0x2f0>)
 80018d4:	4013      	ands	r3, r2
 80018d6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d006      	beq.n	80018f2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80018e4:	4b24      	ldr	r3, [pc, #144]	; (8001978 <HAL_GPIO_Init+0x2f0>)
 80018e6:	685a      	ldr	r2, [r3, #4]
 80018e8:	4923      	ldr	r1, [pc, #140]	; (8001978 <HAL_GPIO_Init+0x2f0>)
 80018ea:	69bb      	ldr	r3, [r7, #24]
 80018ec:	4313      	orrs	r3, r2
 80018ee:	604b      	str	r3, [r1, #4]
 80018f0:	e006      	b.n	8001900 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80018f2:	4b21      	ldr	r3, [pc, #132]	; (8001978 <HAL_GPIO_Init+0x2f0>)
 80018f4:	685a      	ldr	r2, [r3, #4]
 80018f6:	69bb      	ldr	r3, [r7, #24]
 80018f8:	43db      	mvns	r3, r3
 80018fa:	491f      	ldr	r1, [pc, #124]	; (8001978 <HAL_GPIO_Init+0x2f0>)
 80018fc:	4013      	ands	r3, r2
 80018fe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001908:	2b00      	cmp	r3, #0
 800190a:	d006      	beq.n	800191a <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800190c:	4b1a      	ldr	r3, [pc, #104]	; (8001978 <HAL_GPIO_Init+0x2f0>)
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	4919      	ldr	r1, [pc, #100]	; (8001978 <HAL_GPIO_Init+0x2f0>)
 8001912:	69bb      	ldr	r3, [r7, #24]
 8001914:	4313      	orrs	r3, r2
 8001916:	600b      	str	r3, [r1, #0]
 8001918:	e006      	b.n	8001928 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800191a:	4b17      	ldr	r3, [pc, #92]	; (8001978 <HAL_GPIO_Init+0x2f0>)
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	69bb      	ldr	r3, [r7, #24]
 8001920:	43db      	mvns	r3, r3
 8001922:	4915      	ldr	r1, [pc, #84]	; (8001978 <HAL_GPIO_Init+0x2f0>)
 8001924:	4013      	ands	r3, r2
 8001926:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800192a:	3301      	adds	r3, #1
 800192c:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001934:	fa22 f303 	lsr.w	r3, r2, r3
 8001938:	2b00      	cmp	r3, #0
 800193a:	f47f aeaf 	bne.w	800169c <HAL_GPIO_Init+0x14>
  }
}
 800193e:	bf00      	nop
 8001940:	bf00      	nop
 8001942:	372c      	adds	r7, #44	; 0x2c
 8001944:	46bd      	mov	sp, r7
 8001946:	bc80      	pop	{r7}
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	10320000 	.word	0x10320000
 8001950:	10310000 	.word	0x10310000
 8001954:	10220000 	.word	0x10220000
 8001958:	10210000 	.word	0x10210000
 800195c:	10120000 	.word	0x10120000
 8001960:	10110000 	.word	0x10110000
 8001964:	40021000 	.word	0x40021000
 8001968:	40010000 	.word	0x40010000
 800196c:	40010800 	.word	0x40010800
 8001970:	40010c00 	.word	0x40010c00
 8001974:	40011000 	.word	0x40011000
 8001978:	40010400 	.word	0x40010400

0800197c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800197c:	b480      	push	{r7}
 800197e:	b085      	sub	sp, #20
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
 8001984:	460b      	mov	r3, r1
 8001986:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	689a      	ldr	r2, [r3, #8]
 800198c:	887b      	ldrh	r3, [r7, #2]
 800198e:	4013      	ands	r3, r2
 8001990:	2b00      	cmp	r3, #0
 8001992:	d002      	beq.n	800199a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001994:	2301      	movs	r3, #1
 8001996:	73fb      	strb	r3, [r7, #15]
 8001998:	e001      	b.n	800199e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800199a:	2300      	movs	r3, #0
 800199c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800199e:	7bfb      	ldrb	r3, [r7, #15]
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3714      	adds	r7, #20
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bc80      	pop	{r7}
 80019a8:	4770      	bx	lr

080019aa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019aa:	b480      	push	{r7}
 80019ac:	b083      	sub	sp, #12
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]
 80019b2:	460b      	mov	r3, r1
 80019b4:	807b      	strh	r3, [r7, #2]
 80019b6:	4613      	mov	r3, r2
 80019b8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019ba:	787b      	ldrb	r3, [r7, #1]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d003      	beq.n	80019c8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019c0:	887a      	ldrh	r2, [r7, #2]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80019c6:	e003      	b.n	80019d0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80019c8:	887b      	ldrh	r3, [r7, #2]
 80019ca:	041a      	lsls	r2, r3, #16
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	611a      	str	r2, [r3, #16]
}
 80019d0:	bf00      	nop
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bc80      	pop	{r7}
 80019d8:	4770      	bx	lr

080019da <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80019da:	b480      	push	{r7}
 80019dc:	b085      	sub	sp, #20
 80019de:	af00      	add	r7, sp, #0
 80019e0:	6078      	str	r0, [r7, #4]
 80019e2:	460b      	mov	r3, r1
 80019e4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	68db      	ldr	r3, [r3, #12]
 80019ea:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80019ec:	887a      	ldrh	r2, [r7, #2]
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	4013      	ands	r3, r2
 80019f2:	041a      	lsls	r2, r3, #16
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	43d9      	mvns	r1, r3
 80019f8:	887b      	ldrh	r3, [r7, #2]
 80019fa:	400b      	ands	r3, r1
 80019fc:	431a      	orrs	r2, r3
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	611a      	str	r2, [r3, #16]
}
 8001a02:	bf00      	nop
 8001a04:	3714      	adds	r7, #20
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bc80      	pop	{r7}
 8001a0a:	4770      	bx	lr

08001a0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b086      	sub	sp, #24
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d101      	bne.n	8001a1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	e26c      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f003 0301 	and.w	r3, r3, #1
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	f000 8087 	beq.w	8001b3a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a2c:	4b92      	ldr	r3, [pc, #584]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f003 030c 	and.w	r3, r3, #12
 8001a34:	2b04      	cmp	r3, #4
 8001a36:	d00c      	beq.n	8001a52 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a38:	4b8f      	ldr	r3, [pc, #572]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	f003 030c 	and.w	r3, r3, #12
 8001a40:	2b08      	cmp	r3, #8
 8001a42:	d112      	bne.n	8001a6a <HAL_RCC_OscConfig+0x5e>
 8001a44:	4b8c      	ldr	r3, [pc, #560]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a50:	d10b      	bne.n	8001a6a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a52:	4b89      	ldr	r3, [pc, #548]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d06c      	beq.n	8001b38 <HAL_RCC_OscConfig+0x12c>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d168      	bne.n	8001b38 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	e246      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a72:	d106      	bne.n	8001a82 <HAL_RCC_OscConfig+0x76>
 8001a74:	4b80      	ldr	r3, [pc, #512]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a7f      	ldr	r2, [pc, #508]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001a7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a7e:	6013      	str	r3, [r2, #0]
 8001a80:	e02e      	b.n	8001ae0 <HAL_RCC_OscConfig+0xd4>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d10c      	bne.n	8001aa4 <HAL_RCC_OscConfig+0x98>
 8001a8a:	4b7b      	ldr	r3, [pc, #492]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4a7a      	ldr	r2, [pc, #488]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001a90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a94:	6013      	str	r3, [r2, #0]
 8001a96:	4b78      	ldr	r3, [pc, #480]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4a77      	ldr	r2, [pc, #476]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001a9c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001aa0:	6013      	str	r3, [r2, #0]
 8001aa2:	e01d      	b.n	8001ae0 <HAL_RCC_OscConfig+0xd4>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001aac:	d10c      	bne.n	8001ac8 <HAL_RCC_OscConfig+0xbc>
 8001aae:	4b72      	ldr	r3, [pc, #456]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4a71      	ldr	r2, [pc, #452]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001ab4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ab8:	6013      	str	r3, [r2, #0]
 8001aba:	4b6f      	ldr	r3, [pc, #444]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a6e      	ldr	r2, [pc, #440]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001ac0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ac4:	6013      	str	r3, [r2, #0]
 8001ac6:	e00b      	b.n	8001ae0 <HAL_RCC_OscConfig+0xd4>
 8001ac8:	4b6b      	ldr	r3, [pc, #428]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a6a      	ldr	r2, [pc, #424]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001ace:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ad2:	6013      	str	r3, [r2, #0]
 8001ad4:	4b68      	ldr	r3, [pc, #416]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a67      	ldr	r2, [pc, #412]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001ada:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ade:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d013      	beq.n	8001b10 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ae8:	f7ff fcb6 	bl	8001458 <HAL_GetTick>
 8001aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aee:	e008      	b.n	8001b02 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001af0:	f7ff fcb2 	bl	8001458 <HAL_GetTick>
 8001af4:	4602      	mov	r2, r0
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	2b64      	cmp	r3, #100	; 0x64
 8001afc:	d901      	bls.n	8001b02 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001afe:	2303      	movs	r3, #3
 8001b00:	e1fa      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b02:	4b5d      	ldr	r3, [pc, #372]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d0f0      	beq.n	8001af0 <HAL_RCC_OscConfig+0xe4>
 8001b0e:	e014      	b.n	8001b3a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b10:	f7ff fca2 	bl	8001458 <HAL_GetTick>
 8001b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b16:	e008      	b.n	8001b2a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b18:	f7ff fc9e 	bl	8001458 <HAL_GetTick>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	2b64      	cmp	r3, #100	; 0x64
 8001b24:	d901      	bls.n	8001b2a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e1e6      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b2a:	4b53      	ldr	r3, [pc, #332]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d1f0      	bne.n	8001b18 <HAL_RCC_OscConfig+0x10c>
 8001b36:	e000      	b.n	8001b3a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f003 0302 	and.w	r3, r3, #2
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d063      	beq.n	8001c0e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b46:	4b4c      	ldr	r3, [pc, #304]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	f003 030c 	and.w	r3, r3, #12
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d00b      	beq.n	8001b6a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b52:	4b49      	ldr	r3, [pc, #292]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	f003 030c 	and.w	r3, r3, #12
 8001b5a:	2b08      	cmp	r3, #8
 8001b5c:	d11c      	bne.n	8001b98 <HAL_RCC_OscConfig+0x18c>
 8001b5e:	4b46      	ldr	r3, [pc, #280]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d116      	bne.n	8001b98 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b6a:	4b43      	ldr	r3, [pc, #268]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 0302 	and.w	r3, r3, #2
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d005      	beq.n	8001b82 <HAL_RCC_OscConfig+0x176>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	691b      	ldr	r3, [r3, #16]
 8001b7a:	2b01      	cmp	r3, #1
 8001b7c:	d001      	beq.n	8001b82 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e1ba      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b82:	4b3d      	ldr	r3, [pc, #244]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	695b      	ldr	r3, [r3, #20]
 8001b8e:	00db      	lsls	r3, r3, #3
 8001b90:	4939      	ldr	r1, [pc, #228]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001b92:	4313      	orrs	r3, r2
 8001b94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b96:	e03a      	b.n	8001c0e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	691b      	ldr	r3, [r3, #16]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d020      	beq.n	8001be2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ba0:	4b36      	ldr	r3, [pc, #216]	; (8001c7c <HAL_RCC_OscConfig+0x270>)
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ba6:	f7ff fc57 	bl	8001458 <HAL_GetTick>
 8001baa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bac:	e008      	b.n	8001bc0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bae:	f7ff fc53 	bl	8001458 <HAL_GetTick>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	d901      	bls.n	8001bc0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001bbc:	2303      	movs	r3, #3
 8001bbe:	e19b      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bc0:	4b2d      	ldr	r3, [pc, #180]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f003 0302 	and.w	r3, r3, #2
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d0f0      	beq.n	8001bae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bcc:	4b2a      	ldr	r3, [pc, #168]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	695b      	ldr	r3, [r3, #20]
 8001bd8:	00db      	lsls	r3, r3, #3
 8001bda:	4927      	ldr	r1, [pc, #156]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	600b      	str	r3, [r1, #0]
 8001be0:	e015      	b.n	8001c0e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001be2:	4b26      	ldr	r3, [pc, #152]	; (8001c7c <HAL_RCC_OscConfig+0x270>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001be8:	f7ff fc36 	bl	8001458 <HAL_GetTick>
 8001bec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bee:	e008      	b.n	8001c02 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bf0:	f7ff fc32 	bl	8001458 <HAL_GetTick>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	2b02      	cmp	r3, #2
 8001bfc:	d901      	bls.n	8001c02 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	e17a      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c02:	4b1d      	ldr	r3, [pc, #116]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 0302 	and.w	r3, r3, #2
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d1f0      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f003 0308 	and.w	r3, r3, #8
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d03a      	beq.n	8001c90 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	699b      	ldr	r3, [r3, #24]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d019      	beq.n	8001c56 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c22:	4b17      	ldr	r3, [pc, #92]	; (8001c80 <HAL_RCC_OscConfig+0x274>)
 8001c24:	2201      	movs	r2, #1
 8001c26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c28:	f7ff fc16 	bl	8001458 <HAL_GetTick>
 8001c2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c2e:	e008      	b.n	8001c42 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c30:	f7ff fc12 	bl	8001458 <HAL_GetTick>
 8001c34:	4602      	mov	r2, r0
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	1ad3      	subs	r3, r2, r3
 8001c3a:	2b02      	cmp	r3, #2
 8001c3c:	d901      	bls.n	8001c42 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001c3e:	2303      	movs	r3, #3
 8001c40:	e15a      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c42:	4b0d      	ldr	r3, [pc, #52]	; (8001c78 <HAL_RCC_OscConfig+0x26c>)
 8001c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c46:	f003 0302 	and.w	r3, r3, #2
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d0f0      	beq.n	8001c30 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c4e:	2001      	movs	r0, #1
 8001c50:	f000 fa9a 	bl	8002188 <RCC_Delay>
 8001c54:	e01c      	b.n	8001c90 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c56:	4b0a      	ldr	r3, [pc, #40]	; (8001c80 <HAL_RCC_OscConfig+0x274>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c5c:	f7ff fbfc 	bl	8001458 <HAL_GetTick>
 8001c60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c62:	e00f      	b.n	8001c84 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c64:	f7ff fbf8 	bl	8001458 <HAL_GetTick>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	2b02      	cmp	r3, #2
 8001c70:	d908      	bls.n	8001c84 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001c72:	2303      	movs	r3, #3
 8001c74:	e140      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4ec>
 8001c76:	bf00      	nop
 8001c78:	40021000 	.word	0x40021000
 8001c7c:	42420000 	.word	0x42420000
 8001c80:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c84:	4b9e      	ldr	r3, [pc, #632]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c88:	f003 0302 	and.w	r3, r3, #2
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d1e9      	bne.n	8001c64 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f003 0304 	and.w	r3, r3, #4
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	f000 80a6 	beq.w	8001dea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ca2:	4b97      	ldr	r3, [pc, #604]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001ca4:	69db      	ldr	r3, [r3, #28]
 8001ca6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d10d      	bne.n	8001cca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cae:	4b94      	ldr	r3, [pc, #592]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001cb0:	69db      	ldr	r3, [r3, #28]
 8001cb2:	4a93      	ldr	r2, [pc, #588]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001cb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cb8:	61d3      	str	r3, [r2, #28]
 8001cba:	4b91      	ldr	r3, [pc, #580]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001cbc:	69db      	ldr	r3, [r3, #28]
 8001cbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cc2:	60bb      	str	r3, [r7, #8]
 8001cc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cca:	4b8e      	ldr	r3, [pc, #568]	; (8001f04 <HAL_RCC_OscConfig+0x4f8>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d118      	bne.n	8001d08 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cd6:	4b8b      	ldr	r3, [pc, #556]	; (8001f04 <HAL_RCC_OscConfig+0x4f8>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a8a      	ldr	r2, [pc, #552]	; (8001f04 <HAL_RCC_OscConfig+0x4f8>)
 8001cdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ce0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ce2:	f7ff fbb9 	bl	8001458 <HAL_GetTick>
 8001ce6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ce8:	e008      	b.n	8001cfc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cea:	f7ff fbb5 	bl	8001458 <HAL_GetTick>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	2b64      	cmp	r3, #100	; 0x64
 8001cf6:	d901      	bls.n	8001cfc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001cf8:	2303      	movs	r3, #3
 8001cfa:	e0fd      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cfc:	4b81      	ldr	r3, [pc, #516]	; (8001f04 <HAL_RCC_OscConfig+0x4f8>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d0f0      	beq.n	8001cea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	2b01      	cmp	r3, #1
 8001d0e:	d106      	bne.n	8001d1e <HAL_RCC_OscConfig+0x312>
 8001d10:	4b7b      	ldr	r3, [pc, #492]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001d12:	6a1b      	ldr	r3, [r3, #32]
 8001d14:	4a7a      	ldr	r2, [pc, #488]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001d16:	f043 0301 	orr.w	r3, r3, #1
 8001d1a:	6213      	str	r3, [r2, #32]
 8001d1c:	e02d      	b.n	8001d7a <HAL_RCC_OscConfig+0x36e>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	68db      	ldr	r3, [r3, #12]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d10c      	bne.n	8001d40 <HAL_RCC_OscConfig+0x334>
 8001d26:	4b76      	ldr	r3, [pc, #472]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001d28:	6a1b      	ldr	r3, [r3, #32]
 8001d2a:	4a75      	ldr	r2, [pc, #468]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001d2c:	f023 0301 	bic.w	r3, r3, #1
 8001d30:	6213      	str	r3, [r2, #32]
 8001d32:	4b73      	ldr	r3, [pc, #460]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001d34:	6a1b      	ldr	r3, [r3, #32]
 8001d36:	4a72      	ldr	r2, [pc, #456]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001d38:	f023 0304 	bic.w	r3, r3, #4
 8001d3c:	6213      	str	r3, [r2, #32]
 8001d3e:	e01c      	b.n	8001d7a <HAL_RCC_OscConfig+0x36e>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	68db      	ldr	r3, [r3, #12]
 8001d44:	2b05      	cmp	r3, #5
 8001d46:	d10c      	bne.n	8001d62 <HAL_RCC_OscConfig+0x356>
 8001d48:	4b6d      	ldr	r3, [pc, #436]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001d4a:	6a1b      	ldr	r3, [r3, #32]
 8001d4c:	4a6c      	ldr	r2, [pc, #432]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001d4e:	f043 0304 	orr.w	r3, r3, #4
 8001d52:	6213      	str	r3, [r2, #32]
 8001d54:	4b6a      	ldr	r3, [pc, #424]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001d56:	6a1b      	ldr	r3, [r3, #32]
 8001d58:	4a69      	ldr	r2, [pc, #420]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001d5a:	f043 0301 	orr.w	r3, r3, #1
 8001d5e:	6213      	str	r3, [r2, #32]
 8001d60:	e00b      	b.n	8001d7a <HAL_RCC_OscConfig+0x36e>
 8001d62:	4b67      	ldr	r3, [pc, #412]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001d64:	6a1b      	ldr	r3, [r3, #32]
 8001d66:	4a66      	ldr	r2, [pc, #408]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001d68:	f023 0301 	bic.w	r3, r3, #1
 8001d6c:	6213      	str	r3, [r2, #32]
 8001d6e:	4b64      	ldr	r3, [pc, #400]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001d70:	6a1b      	ldr	r3, [r3, #32]
 8001d72:	4a63      	ldr	r2, [pc, #396]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001d74:	f023 0304 	bic.w	r3, r3, #4
 8001d78:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	68db      	ldr	r3, [r3, #12]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d015      	beq.n	8001dae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d82:	f7ff fb69 	bl	8001458 <HAL_GetTick>
 8001d86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d88:	e00a      	b.n	8001da0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d8a:	f7ff fb65 	bl	8001458 <HAL_GetTick>
 8001d8e:	4602      	mov	r2, r0
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	1ad3      	subs	r3, r2, r3
 8001d94:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d901      	bls.n	8001da0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001d9c:	2303      	movs	r3, #3
 8001d9e:	e0ab      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001da0:	4b57      	ldr	r3, [pc, #348]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001da2:	6a1b      	ldr	r3, [r3, #32]
 8001da4:	f003 0302 	and.w	r3, r3, #2
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d0ee      	beq.n	8001d8a <HAL_RCC_OscConfig+0x37e>
 8001dac:	e014      	b.n	8001dd8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dae:	f7ff fb53 	bl	8001458 <HAL_GetTick>
 8001db2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001db4:	e00a      	b.n	8001dcc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001db6:	f7ff fb4f 	bl	8001458 <HAL_GetTick>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d901      	bls.n	8001dcc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	e095      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dcc:	4b4c      	ldr	r3, [pc, #304]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001dce:	6a1b      	ldr	r3, [r3, #32]
 8001dd0:	f003 0302 	and.w	r3, r3, #2
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d1ee      	bne.n	8001db6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001dd8:	7dfb      	ldrb	r3, [r7, #23]
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d105      	bne.n	8001dea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dde:	4b48      	ldr	r3, [pc, #288]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001de0:	69db      	ldr	r3, [r3, #28]
 8001de2:	4a47      	ldr	r2, [pc, #284]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001de4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001de8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	69db      	ldr	r3, [r3, #28]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	f000 8081 	beq.w	8001ef6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001df4:	4b42      	ldr	r3, [pc, #264]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f003 030c 	and.w	r3, r3, #12
 8001dfc:	2b08      	cmp	r3, #8
 8001dfe:	d061      	beq.n	8001ec4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	69db      	ldr	r3, [r3, #28]
 8001e04:	2b02      	cmp	r3, #2
 8001e06:	d146      	bne.n	8001e96 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e08:	4b3f      	ldr	r3, [pc, #252]	; (8001f08 <HAL_RCC_OscConfig+0x4fc>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e0e:	f7ff fb23 	bl	8001458 <HAL_GetTick>
 8001e12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e14:	e008      	b.n	8001e28 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e16:	f7ff fb1f 	bl	8001458 <HAL_GetTick>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	1ad3      	subs	r3, r2, r3
 8001e20:	2b02      	cmp	r3, #2
 8001e22:	d901      	bls.n	8001e28 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001e24:	2303      	movs	r3, #3
 8001e26:	e067      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e28:	4b35      	ldr	r3, [pc, #212]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d1f0      	bne.n	8001e16 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6a1b      	ldr	r3, [r3, #32]
 8001e38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e3c:	d108      	bne.n	8001e50 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e3e:	4b30      	ldr	r3, [pc, #192]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	689b      	ldr	r3, [r3, #8]
 8001e4a:	492d      	ldr	r1, [pc, #180]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e50:	4b2b      	ldr	r3, [pc, #172]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6a19      	ldr	r1, [r3, #32]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e60:	430b      	orrs	r3, r1
 8001e62:	4927      	ldr	r1, [pc, #156]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001e64:	4313      	orrs	r3, r2
 8001e66:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e68:	4b27      	ldr	r3, [pc, #156]	; (8001f08 <HAL_RCC_OscConfig+0x4fc>)
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e6e:	f7ff faf3 	bl	8001458 <HAL_GetTick>
 8001e72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e74:	e008      	b.n	8001e88 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e76:	f7ff faef 	bl	8001458 <HAL_GetTick>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	1ad3      	subs	r3, r2, r3
 8001e80:	2b02      	cmp	r3, #2
 8001e82:	d901      	bls.n	8001e88 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001e84:	2303      	movs	r3, #3
 8001e86:	e037      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e88:	4b1d      	ldr	r3, [pc, #116]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d0f0      	beq.n	8001e76 <HAL_RCC_OscConfig+0x46a>
 8001e94:	e02f      	b.n	8001ef6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e96:	4b1c      	ldr	r3, [pc, #112]	; (8001f08 <HAL_RCC_OscConfig+0x4fc>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e9c:	f7ff fadc 	bl	8001458 <HAL_GetTick>
 8001ea0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ea2:	e008      	b.n	8001eb6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ea4:	f7ff fad8 	bl	8001458 <HAL_GetTick>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	1ad3      	subs	r3, r2, r3
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	d901      	bls.n	8001eb6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	e020      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eb6:	4b12      	ldr	r3, [pc, #72]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d1f0      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x498>
 8001ec2:	e018      	b.n	8001ef6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	69db      	ldr	r3, [r3, #28]
 8001ec8:	2b01      	cmp	r3, #1
 8001eca:	d101      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	e013      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ed0:	4b0b      	ldr	r3, [pc, #44]	; (8001f00 <HAL_RCC_OscConfig+0x4f4>)
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6a1b      	ldr	r3, [r3, #32]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d106      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d001      	beq.n	8001ef6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e000      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001ef6:	2300      	movs	r3, #0
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3718      	adds	r7, #24
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	40021000 	.word	0x40021000
 8001f04:	40007000 	.word	0x40007000
 8001f08:	42420060 	.word	0x42420060

08001f0c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b084      	sub	sp, #16
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d101      	bne.n	8001f20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	e0d0      	b.n	80020c2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f20:	4b6a      	ldr	r3, [pc, #424]	; (80020cc <HAL_RCC_ClockConfig+0x1c0>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f003 0307 	and.w	r3, r3, #7
 8001f28:	683a      	ldr	r2, [r7, #0]
 8001f2a:	429a      	cmp	r2, r3
 8001f2c:	d910      	bls.n	8001f50 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f2e:	4b67      	ldr	r3, [pc, #412]	; (80020cc <HAL_RCC_ClockConfig+0x1c0>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f023 0207 	bic.w	r2, r3, #7
 8001f36:	4965      	ldr	r1, [pc, #404]	; (80020cc <HAL_RCC_ClockConfig+0x1c0>)
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f3e:	4b63      	ldr	r3, [pc, #396]	; (80020cc <HAL_RCC_ClockConfig+0x1c0>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 0307 	and.w	r3, r3, #7
 8001f46:	683a      	ldr	r2, [r7, #0]
 8001f48:	429a      	cmp	r2, r3
 8001f4a:	d001      	beq.n	8001f50 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e0b8      	b.n	80020c2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f003 0302 	and.w	r3, r3, #2
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d020      	beq.n	8001f9e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 0304 	and.w	r3, r3, #4
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d005      	beq.n	8001f74 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f68:	4b59      	ldr	r3, [pc, #356]	; (80020d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	4a58      	ldr	r2, [pc, #352]	; (80020d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001f6e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001f72:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 0308 	and.w	r3, r3, #8
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d005      	beq.n	8001f8c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f80:	4b53      	ldr	r3, [pc, #332]	; (80020d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	4a52      	ldr	r2, [pc, #328]	; (80020d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001f86:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001f8a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f8c:	4b50      	ldr	r3, [pc, #320]	; (80020d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	494d      	ldr	r1, [pc, #308]	; (80020d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f003 0301 	and.w	r3, r3, #1
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d040      	beq.n	800202c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d107      	bne.n	8001fc2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fb2:	4b47      	ldr	r3, [pc, #284]	; (80020d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d115      	bne.n	8001fea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e07f      	b.n	80020c2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	d107      	bne.n	8001fda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fca:	4b41      	ldr	r3, [pc, #260]	; (80020d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d109      	bne.n	8001fea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e073      	b.n	80020c2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fda:	4b3d      	ldr	r3, [pc, #244]	; (80020d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f003 0302 	and.w	r3, r3, #2
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d101      	bne.n	8001fea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e06b      	b.n	80020c2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fea:	4b39      	ldr	r3, [pc, #228]	; (80020d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	f023 0203 	bic.w	r2, r3, #3
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	4936      	ldr	r1, [pc, #216]	; (80020d0 <HAL_RCC_ClockConfig+0x1c4>)
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ffc:	f7ff fa2c 	bl	8001458 <HAL_GetTick>
 8002000:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002002:	e00a      	b.n	800201a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002004:	f7ff fa28 	bl	8001458 <HAL_GetTick>
 8002008:	4602      	mov	r2, r0
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	1ad3      	subs	r3, r2, r3
 800200e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002012:	4293      	cmp	r3, r2
 8002014:	d901      	bls.n	800201a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002016:	2303      	movs	r3, #3
 8002018:	e053      	b.n	80020c2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800201a:	4b2d      	ldr	r3, [pc, #180]	; (80020d0 <HAL_RCC_ClockConfig+0x1c4>)
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	f003 020c 	and.w	r2, r3, #12
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	009b      	lsls	r3, r3, #2
 8002028:	429a      	cmp	r2, r3
 800202a:	d1eb      	bne.n	8002004 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800202c:	4b27      	ldr	r3, [pc, #156]	; (80020cc <HAL_RCC_ClockConfig+0x1c0>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f003 0307 	and.w	r3, r3, #7
 8002034:	683a      	ldr	r2, [r7, #0]
 8002036:	429a      	cmp	r2, r3
 8002038:	d210      	bcs.n	800205c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800203a:	4b24      	ldr	r3, [pc, #144]	; (80020cc <HAL_RCC_ClockConfig+0x1c0>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f023 0207 	bic.w	r2, r3, #7
 8002042:	4922      	ldr	r1, [pc, #136]	; (80020cc <HAL_RCC_ClockConfig+0x1c0>)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	4313      	orrs	r3, r2
 8002048:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800204a:	4b20      	ldr	r3, [pc, #128]	; (80020cc <HAL_RCC_ClockConfig+0x1c0>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f003 0307 	and.w	r3, r3, #7
 8002052:	683a      	ldr	r2, [r7, #0]
 8002054:	429a      	cmp	r2, r3
 8002056:	d001      	beq.n	800205c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002058:	2301      	movs	r3, #1
 800205a:	e032      	b.n	80020c2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 0304 	and.w	r3, r3, #4
 8002064:	2b00      	cmp	r3, #0
 8002066:	d008      	beq.n	800207a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002068:	4b19      	ldr	r3, [pc, #100]	; (80020d0 <HAL_RCC_ClockConfig+0x1c4>)
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	68db      	ldr	r3, [r3, #12]
 8002074:	4916      	ldr	r1, [pc, #88]	; (80020d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002076:	4313      	orrs	r3, r2
 8002078:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f003 0308 	and.w	r3, r3, #8
 8002082:	2b00      	cmp	r3, #0
 8002084:	d009      	beq.n	800209a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002086:	4b12      	ldr	r3, [pc, #72]	; (80020d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	691b      	ldr	r3, [r3, #16]
 8002092:	00db      	lsls	r3, r3, #3
 8002094:	490e      	ldr	r1, [pc, #56]	; (80020d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002096:	4313      	orrs	r3, r2
 8002098:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800209a:	f000 f821 	bl	80020e0 <HAL_RCC_GetSysClockFreq>
 800209e:	4602      	mov	r2, r0
 80020a0:	4b0b      	ldr	r3, [pc, #44]	; (80020d0 <HAL_RCC_ClockConfig+0x1c4>)
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	091b      	lsrs	r3, r3, #4
 80020a6:	f003 030f 	and.w	r3, r3, #15
 80020aa:	490a      	ldr	r1, [pc, #40]	; (80020d4 <HAL_RCC_ClockConfig+0x1c8>)
 80020ac:	5ccb      	ldrb	r3, [r1, r3]
 80020ae:	fa22 f303 	lsr.w	r3, r2, r3
 80020b2:	4a09      	ldr	r2, [pc, #36]	; (80020d8 <HAL_RCC_ClockConfig+0x1cc>)
 80020b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80020b6:	4b09      	ldr	r3, [pc, #36]	; (80020dc <HAL_RCC_ClockConfig+0x1d0>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4618      	mov	r0, r3
 80020bc:	f7ff f98a 	bl	80013d4 <HAL_InitTick>

  return HAL_OK;
 80020c0:	2300      	movs	r3, #0
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3710      	adds	r7, #16
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	40022000 	.word	0x40022000
 80020d0:	40021000 	.word	0x40021000
 80020d4:	080029ec 	.word	0x080029ec
 80020d8:	20000018 	.word	0x20000018
 80020dc:	2000001c 	.word	0x2000001c

080020e0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b087      	sub	sp, #28
 80020e4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80020e6:	2300      	movs	r3, #0
 80020e8:	60fb      	str	r3, [r7, #12]
 80020ea:	2300      	movs	r3, #0
 80020ec:	60bb      	str	r3, [r7, #8]
 80020ee:	2300      	movs	r3, #0
 80020f0:	617b      	str	r3, [r7, #20]
 80020f2:	2300      	movs	r3, #0
 80020f4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80020f6:	2300      	movs	r3, #0
 80020f8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80020fa:	4b1e      	ldr	r3, [pc, #120]	; (8002174 <HAL_RCC_GetSysClockFreq+0x94>)
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	f003 030c 	and.w	r3, r3, #12
 8002106:	2b04      	cmp	r3, #4
 8002108:	d002      	beq.n	8002110 <HAL_RCC_GetSysClockFreq+0x30>
 800210a:	2b08      	cmp	r3, #8
 800210c:	d003      	beq.n	8002116 <HAL_RCC_GetSysClockFreq+0x36>
 800210e:	e027      	b.n	8002160 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002110:	4b19      	ldr	r3, [pc, #100]	; (8002178 <HAL_RCC_GetSysClockFreq+0x98>)
 8002112:	613b      	str	r3, [r7, #16]
      break;
 8002114:	e027      	b.n	8002166 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	0c9b      	lsrs	r3, r3, #18
 800211a:	f003 030f 	and.w	r3, r3, #15
 800211e:	4a17      	ldr	r2, [pc, #92]	; (800217c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002120:	5cd3      	ldrb	r3, [r2, r3]
 8002122:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d010      	beq.n	8002150 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800212e:	4b11      	ldr	r3, [pc, #68]	; (8002174 <HAL_RCC_GetSysClockFreq+0x94>)
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	0c5b      	lsrs	r3, r3, #17
 8002134:	f003 0301 	and.w	r3, r3, #1
 8002138:	4a11      	ldr	r2, [pc, #68]	; (8002180 <HAL_RCC_GetSysClockFreq+0xa0>)
 800213a:	5cd3      	ldrb	r3, [r2, r3]
 800213c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4a0d      	ldr	r2, [pc, #52]	; (8002178 <HAL_RCC_GetSysClockFreq+0x98>)
 8002142:	fb02 f203 	mul.w	r2, r2, r3
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	fbb2 f3f3 	udiv	r3, r2, r3
 800214c:	617b      	str	r3, [r7, #20]
 800214e:	e004      	b.n	800215a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	4a0c      	ldr	r2, [pc, #48]	; (8002184 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002154:	fb02 f303 	mul.w	r3, r2, r3
 8002158:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	613b      	str	r3, [r7, #16]
      break;
 800215e:	e002      	b.n	8002166 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002160:	4b05      	ldr	r3, [pc, #20]	; (8002178 <HAL_RCC_GetSysClockFreq+0x98>)
 8002162:	613b      	str	r3, [r7, #16]
      break;
 8002164:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002166:	693b      	ldr	r3, [r7, #16]
}
 8002168:	4618      	mov	r0, r3
 800216a:	371c      	adds	r7, #28
 800216c:	46bd      	mov	sp, r7
 800216e:	bc80      	pop	{r7}
 8002170:	4770      	bx	lr
 8002172:	bf00      	nop
 8002174:	40021000 	.word	0x40021000
 8002178:	007a1200 	.word	0x007a1200
 800217c:	080029fc 	.word	0x080029fc
 8002180:	08002a0c 	.word	0x08002a0c
 8002184:	003d0900 	.word	0x003d0900

08002188 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002188:	b480      	push	{r7}
 800218a:	b085      	sub	sp, #20
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002190:	4b0a      	ldr	r3, [pc, #40]	; (80021bc <RCC_Delay+0x34>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a0a      	ldr	r2, [pc, #40]	; (80021c0 <RCC_Delay+0x38>)
 8002196:	fba2 2303 	umull	r2, r3, r2, r3
 800219a:	0a5b      	lsrs	r3, r3, #9
 800219c:	687a      	ldr	r2, [r7, #4]
 800219e:	fb02 f303 	mul.w	r3, r2, r3
 80021a2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80021a4:	bf00      	nop
  }
  while (Delay --);
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	1e5a      	subs	r2, r3, #1
 80021aa:	60fa      	str	r2, [r7, #12]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d1f9      	bne.n	80021a4 <RCC_Delay+0x1c>
}
 80021b0:	bf00      	nop
 80021b2:	bf00      	nop
 80021b4:	3714      	adds	r7, #20
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bc80      	pop	{r7}
 80021ba:	4770      	bx	lr
 80021bc:	20000018 	.word	0x20000018
 80021c0:	10624dd3 	.word	0x10624dd3

080021c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d101      	bne.n	80021d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	e041      	b.n	800225a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021dc:	b2db      	uxtb	r3, r3
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d106      	bne.n	80021f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2200      	movs	r2, #0
 80021e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f7fe feca 	bl	8000f84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2202      	movs	r2, #2
 80021f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	3304      	adds	r3, #4
 8002200:	4619      	mov	r1, r3
 8002202:	4610      	mov	r0, r2
 8002204:	f000 fa56 	bl	80026b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2201      	movs	r2, #1
 800220c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2201      	movs	r2, #1
 8002214:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2201      	movs	r2, #1
 800221c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2201      	movs	r2, #1
 8002224:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2201      	movs	r2, #1
 800222c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2201      	movs	r2, #1
 8002234:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2201      	movs	r2, #1
 800223c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2201      	movs	r2, #1
 8002244:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2201      	movs	r2, #1
 800224c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2201      	movs	r2, #1
 8002254:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002258:	2300      	movs	r3, #0
}
 800225a:	4618      	mov	r0, r3
 800225c:	3708      	adds	r7, #8
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
	...

08002264 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002264:	b480      	push	{r7}
 8002266:	b085      	sub	sp, #20
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002272:	b2db      	uxtb	r3, r3
 8002274:	2b01      	cmp	r3, #1
 8002276:	d001      	beq.n	800227c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	e035      	b.n	80022e8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2202      	movs	r2, #2
 8002280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	68da      	ldr	r2, [r3, #12]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f042 0201 	orr.w	r2, r2, #1
 8002292:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a16      	ldr	r2, [pc, #88]	; (80022f4 <HAL_TIM_Base_Start_IT+0x90>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d009      	beq.n	80022b2 <HAL_TIM_Base_Start_IT+0x4e>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022a6:	d004      	beq.n	80022b2 <HAL_TIM_Base_Start_IT+0x4e>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a12      	ldr	r2, [pc, #72]	; (80022f8 <HAL_TIM_Base_Start_IT+0x94>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d111      	bne.n	80022d6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	f003 0307 	and.w	r3, r3, #7
 80022bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	2b06      	cmp	r3, #6
 80022c2:	d010      	beq.n	80022e6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f042 0201 	orr.w	r2, r2, #1
 80022d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022d4:	e007      	b.n	80022e6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f042 0201 	orr.w	r2, r2, #1
 80022e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80022e6:	2300      	movs	r3, #0
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3714      	adds	r7, #20
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bc80      	pop	{r7}
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop
 80022f4:	40012c00 	.word	0x40012c00
 80022f8:	40000400 	.word	0x40000400

080022fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b084      	sub	sp, #16
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	68db      	ldr	r3, [r3, #12]
 800230a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	691b      	ldr	r3, [r3, #16]
 8002312:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	f003 0302 	and.w	r3, r3, #2
 800231a:	2b00      	cmp	r3, #0
 800231c:	d020      	beq.n	8002360 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	f003 0302 	and.w	r3, r3, #2
 8002324:	2b00      	cmp	r3, #0
 8002326:	d01b      	beq.n	8002360 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f06f 0202 	mvn.w	r2, #2
 8002330:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2201      	movs	r2, #1
 8002336:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	699b      	ldr	r3, [r3, #24]
 800233e:	f003 0303 	and.w	r3, r3, #3
 8002342:	2b00      	cmp	r3, #0
 8002344:	d003      	beq.n	800234e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002346:	6878      	ldr	r0, [r7, #4]
 8002348:	f000 f998 	bl	800267c <HAL_TIM_IC_CaptureCallback>
 800234c:	e005      	b.n	800235a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800234e:	6878      	ldr	r0, [r7, #4]
 8002350:	f000 f98b 	bl	800266a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002354:	6878      	ldr	r0, [r7, #4]
 8002356:	f000 f99a 	bl	800268e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2200      	movs	r2, #0
 800235e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	f003 0304 	and.w	r3, r3, #4
 8002366:	2b00      	cmp	r3, #0
 8002368:	d020      	beq.n	80023ac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	f003 0304 	and.w	r3, r3, #4
 8002370:	2b00      	cmp	r3, #0
 8002372:	d01b      	beq.n	80023ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f06f 0204 	mvn.w	r2, #4
 800237c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2202      	movs	r2, #2
 8002382:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	699b      	ldr	r3, [r3, #24]
 800238a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800238e:	2b00      	cmp	r3, #0
 8002390:	d003      	beq.n	800239a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002392:	6878      	ldr	r0, [r7, #4]
 8002394:	f000 f972 	bl	800267c <HAL_TIM_IC_CaptureCallback>
 8002398:	e005      	b.n	80023a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800239a:	6878      	ldr	r0, [r7, #4]
 800239c:	f000 f965 	bl	800266a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023a0:	6878      	ldr	r0, [r7, #4]
 80023a2:	f000 f974 	bl	800268e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2200      	movs	r2, #0
 80023aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	f003 0308 	and.w	r3, r3, #8
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d020      	beq.n	80023f8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	f003 0308 	and.w	r3, r3, #8
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d01b      	beq.n	80023f8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f06f 0208 	mvn.w	r2, #8
 80023c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2204      	movs	r2, #4
 80023ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	69db      	ldr	r3, [r3, #28]
 80023d6:	f003 0303 	and.w	r3, r3, #3
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d003      	beq.n	80023e6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	f000 f94c 	bl	800267c <HAL_TIM_IC_CaptureCallback>
 80023e4:	e005      	b.n	80023f2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f000 f93f 	bl	800266a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023ec:	6878      	ldr	r0, [r7, #4]
 80023ee:	f000 f94e 	bl	800268e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2200      	movs	r2, #0
 80023f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	f003 0310 	and.w	r3, r3, #16
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d020      	beq.n	8002444 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	f003 0310 	and.w	r3, r3, #16
 8002408:	2b00      	cmp	r3, #0
 800240a:	d01b      	beq.n	8002444 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f06f 0210 	mvn.w	r2, #16
 8002414:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2208      	movs	r2, #8
 800241a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	69db      	ldr	r3, [r3, #28]
 8002422:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002426:	2b00      	cmp	r3, #0
 8002428:	d003      	beq.n	8002432 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f000 f926 	bl	800267c <HAL_TIM_IC_CaptureCallback>
 8002430:	e005      	b.n	800243e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f000 f919 	bl	800266a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002438:	6878      	ldr	r0, [r7, #4]
 800243a:	f000 f928 	bl	800268e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2200      	movs	r2, #0
 8002442:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	2b00      	cmp	r3, #0
 800244c:	d00c      	beq.n	8002468 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	f003 0301 	and.w	r3, r3, #1
 8002454:	2b00      	cmp	r3, #0
 8002456:	d007      	beq.n	8002468 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f06f 0201 	mvn.w	r2, #1
 8002460:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f7fe fcb4 	bl	8000dd0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800246e:	2b00      	cmp	r3, #0
 8002470:	d00c      	beq.n	800248c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002478:	2b00      	cmp	r3, #0
 800247a:	d007      	beq.n	800248c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002484:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f000 fa6f 	bl	800296a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800248c:	68bb      	ldr	r3, [r7, #8]
 800248e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002492:	2b00      	cmp	r3, #0
 8002494:	d00c      	beq.n	80024b0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800249c:	2b00      	cmp	r3, #0
 800249e:	d007      	beq.n	80024b0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80024a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f000 f8f8 	bl	80026a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	f003 0320 	and.w	r3, r3, #32
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d00c      	beq.n	80024d4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	f003 0320 	and.w	r3, r3, #32
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d007      	beq.n	80024d4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f06f 0220 	mvn.w	r2, #32
 80024cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f000 fa42 	bl	8002958 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80024d4:	bf00      	nop
 80024d6:	3710      	adds	r7, #16
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}

080024dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b084      	sub	sp, #16
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
 80024e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024e6:	2300      	movs	r3, #0
 80024e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d101      	bne.n	80024f8 <HAL_TIM_ConfigClockSource+0x1c>
 80024f4:	2302      	movs	r3, #2
 80024f6:	e0b4      	b.n	8002662 <HAL_TIM_ConfigClockSource+0x186>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2201      	movs	r2, #1
 80024fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2202      	movs	r2, #2
 8002504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002516:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800251e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	68ba      	ldr	r2, [r7, #8]
 8002526:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002530:	d03e      	beq.n	80025b0 <HAL_TIM_ConfigClockSource+0xd4>
 8002532:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002536:	f200 8087 	bhi.w	8002648 <HAL_TIM_ConfigClockSource+0x16c>
 800253a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800253e:	f000 8086 	beq.w	800264e <HAL_TIM_ConfigClockSource+0x172>
 8002542:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002546:	d87f      	bhi.n	8002648 <HAL_TIM_ConfigClockSource+0x16c>
 8002548:	2b70      	cmp	r3, #112	; 0x70
 800254a:	d01a      	beq.n	8002582 <HAL_TIM_ConfigClockSource+0xa6>
 800254c:	2b70      	cmp	r3, #112	; 0x70
 800254e:	d87b      	bhi.n	8002648 <HAL_TIM_ConfigClockSource+0x16c>
 8002550:	2b60      	cmp	r3, #96	; 0x60
 8002552:	d050      	beq.n	80025f6 <HAL_TIM_ConfigClockSource+0x11a>
 8002554:	2b60      	cmp	r3, #96	; 0x60
 8002556:	d877      	bhi.n	8002648 <HAL_TIM_ConfigClockSource+0x16c>
 8002558:	2b50      	cmp	r3, #80	; 0x50
 800255a:	d03c      	beq.n	80025d6 <HAL_TIM_ConfigClockSource+0xfa>
 800255c:	2b50      	cmp	r3, #80	; 0x50
 800255e:	d873      	bhi.n	8002648 <HAL_TIM_ConfigClockSource+0x16c>
 8002560:	2b40      	cmp	r3, #64	; 0x40
 8002562:	d058      	beq.n	8002616 <HAL_TIM_ConfigClockSource+0x13a>
 8002564:	2b40      	cmp	r3, #64	; 0x40
 8002566:	d86f      	bhi.n	8002648 <HAL_TIM_ConfigClockSource+0x16c>
 8002568:	2b30      	cmp	r3, #48	; 0x30
 800256a:	d064      	beq.n	8002636 <HAL_TIM_ConfigClockSource+0x15a>
 800256c:	2b30      	cmp	r3, #48	; 0x30
 800256e:	d86b      	bhi.n	8002648 <HAL_TIM_ConfigClockSource+0x16c>
 8002570:	2b20      	cmp	r3, #32
 8002572:	d060      	beq.n	8002636 <HAL_TIM_ConfigClockSource+0x15a>
 8002574:	2b20      	cmp	r3, #32
 8002576:	d867      	bhi.n	8002648 <HAL_TIM_ConfigClockSource+0x16c>
 8002578:	2b00      	cmp	r3, #0
 800257a:	d05c      	beq.n	8002636 <HAL_TIM_ConfigClockSource+0x15a>
 800257c:	2b10      	cmp	r3, #16
 800257e:	d05a      	beq.n	8002636 <HAL_TIM_ConfigClockSource+0x15a>
 8002580:	e062      	b.n	8002648 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6818      	ldr	r0, [r3, #0]
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	6899      	ldr	r1, [r3, #8]
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	685a      	ldr	r2, [r3, #4]
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	68db      	ldr	r3, [r3, #12]
 8002592:	f000 f96a 	bl	800286a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80025a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	68ba      	ldr	r2, [r7, #8]
 80025ac:	609a      	str	r2, [r3, #8]
      break;
 80025ae:	e04f      	b.n	8002650 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6818      	ldr	r0, [r3, #0]
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	6899      	ldr	r1, [r3, #8]
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685a      	ldr	r2, [r3, #4]
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	f000 f953 	bl	800286a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	689a      	ldr	r2, [r3, #8]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80025d2:	609a      	str	r2, [r3, #8]
      break;
 80025d4:	e03c      	b.n	8002650 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6818      	ldr	r0, [r3, #0]
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	6859      	ldr	r1, [r3, #4]
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	68db      	ldr	r3, [r3, #12]
 80025e2:	461a      	mov	r2, r3
 80025e4:	f000 f8ca 	bl	800277c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	2150      	movs	r1, #80	; 0x50
 80025ee:	4618      	mov	r0, r3
 80025f0:	f000 f921 	bl	8002836 <TIM_ITRx_SetConfig>
      break;
 80025f4:	e02c      	b.n	8002650 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6818      	ldr	r0, [r3, #0]
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	6859      	ldr	r1, [r3, #4]
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	68db      	ldr	r3, [r3, #12]
 8002602:	461a      	mov	r2, r3
 8002604:	f000 f8e8 	bl	80027d8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	2160      	movs	r1, #96	; 0x60
 800260e:	4618      	mov	r0, r3
 8002610:	f000 f911 	bl	8002836 <TIM_ITRx_SetConfig>
      break;
 8002614:	e01c      	b.n	8002650 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6818      	ldr	r0, [r3, #0]
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	6859      	ldr	r1, [r3, #4]
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	68db      	ldr	r3, [r3, #12]
 8002622:	461a      	mov	r2, r3
 8002624:	f000 f8aa 	bl	800277c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	2140      	movs	r1, #64	; 0x40
 800262e:	4618      	mov	r0, r3
 8002630:	f000 f901 	bl	8002836 <TIM_ITRx_SetConfig>
      break;
 8002634:	e00c      	b.n	8002650 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4619      	mov	r1, r3
 8002640:	4610      	mov	r0, r2
 8002642:	f000 f8f8 	bl	8002836 <TIM_ITRx_SetConfig>
      break;
 8002646:	e003      	b.n	8002650 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002648:	2301      	movs	r3, #1
 800264a:	73fb      	strb	r3, [r7, #15]
      break;
 800264c:	e000      	b.n	8002650 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800264e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2201      	movs	r2, #1
 8002654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2200      	movs	r2, #0
 800265c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002660:	7bfb      	ldrb	r3, [r7, #15]
}
 8002662:	4618      	mov	r0, r3
 8002664:	3710      	adds	r7, #16
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}

0800266a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800266a:	b480      	push	{r7}
 800266c:	b083      	sub	sp, #12
 800266e:	af00      	add	r7, sp, #0
 8002670:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002672:	bf00      	nop
 8002674:	370c      	adds	r7, #12
 8002676:	46bd      	mov	sp, r7
 8002678:	bc80      	pop	{r7}
 800267a:	4770      	bx	lr

0800267c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002684:	bf00      	nop
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	bc80      	pop	{r7}
 800268c:	4770      	bx	lr

0800268e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800268e:	b480      	push	{r7}
 8002690:	b083      	sub	sp, #12
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002696:	bf00      	nop
 8002698:	370c      	adds	r7, #12
 800269a:	46bd      	mov	sp, r7
 800269c:	bc80      	pop	{r7}
 800269e:	4770      	bx	lr

080026a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b083      	sub	sp, #12
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80026a8:	bf00      	nop
 80026aa:	370c      	adds	r7, #12
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bc80      	pop	{r7}
 80026b0:	4770      	bx	lr
	...

080026b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b085      	sub	sp, #20
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
 80026bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	4a2b      	ldr	r2, [pc, #172]	; (8002774 <TIM_Base_SetConfig+0xc0>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d007      	beq.n	80026dc <TIM_Base_SetConfig+0x28>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026d2:	d003      	beq.n	80026dc <TIM_Base_SetConfig+0x28>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	4a28      	ldr	r2, [pc, #160]	; (8002778 <TIM_Base_SetConfig+0xc4>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d108      	bne.n	80026ee <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	68fa      	ldr	r2, [r7, #12]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	4a20      	ldr	r2, [pc, #128]	; (8002774 <TIM_Base_SetConfig+0xc0>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d007      	beq.n	8002706 <TIM_Base_SetConfig+0x52>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026fc:	d003      	beq.n	8002706 <TIM_Base_SetConfig+0x52>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	4a1d      	ldr	r2, [pc, #116]	; (8002778 <TIM_Base_SetConfig+0xc4>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d108      	bne.n	8002718 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800270c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	68fa      	ldr	r2, [r7, #12]
 8002714:	4313      	orrs	r3, r2
 8002716:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	695b      	ldr	r3, [r3, #20]
 8002722:	4313      	orrs	r3, r2
 8002724:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	68fa      	ldr	r2, [r7, #12]
 800272a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	689a      	ldr	r2, [r3, #8]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	681a      	ldr	r2, [r3, #0]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	4a0d      	ldr	r2, [pc, #52]	; (8002774 <TIM_Base_SetConfig+0xc0>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d103      	bne.n	800274c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	691a      	ldr	r2, [r3, #16]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2201      	movs	r2, #1
 8002750:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	691b      	ldr	r3, [r3, #16]
 8002756:	f003 0301 	and.w	r3, r3, #1
 800275a:	2b00      	cmp	r3, #0
 800275c:	d005      	beq.n	800276a <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	691b      	ldr	r3, [r3, #16]
 8002762:	f023 0201 	bic.w	r2, r3, #1
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	611a      	str	r2, [r3, #16]
  }
}
 800276a:	bf00      	nop
 800276c:	3714      	adds	r7, #20
 800276e:	46bd      	mov	sp, r7
 8002770:	bc80      	pop	{r7}
 8002772:	4770      	bx	lr
 8002774:	40012c00 	.word	0x40012c00
 8002778:	40000400 	.word	0x40000400

0800277c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800277c:	b480      	push	{r7}
 800277e:	b087      	sub	sp, #28
 8002780:	af00      	add	r7, sp, #0
 8002782:	60f8      	str	r0, [r7, #12]
 8002784:	60b9      	str	r1, [r7, #8]
 8002786:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	6a1b      	ldr	r3, [r3, #32]
 800278c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	6a1b      	ldr	r3, [r3, #32]
 8002792:	f023 0201 	bic.w	r2, r3, #1
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	699b      	ldr	r3, [r3, #24]
 800279e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80027a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	011b      	lsls	r3, r3, #4
 80027ac:	693a      	ldr	r2, [r7, #16]
 80027ae:	4313      	orrs	r3, r2
 80027b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	f023 030a 	bic.w	r3, r3, #10
 80027b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80027ba:	697a      	ldr	r2, [r7, #20]
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	4313      	orrs	r3, r2
 80027c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	693a      	ldr	r2, [r7, #16]
 80027c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	697a      	ldr	r2, [r7, #20]
 80027cc:	621a      	str	r2, [r3, #32]
}
 80027ce:	bf00      	nop
 80027d0:	371c      	adds	r7, #28
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bc80      	pop	{r7}
 80027d6:	4770      	bx	lr

080027d8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80027d8:	b480      	push	{r7}
 80027da:	b087      	sub	sp, #28
 80027dc:	af00      	add	r7, sp, #0
 80027de:	60f8      	str	r0, [r7, #12]
 80027e0:	60b9      	str	r1, [r7, #8]
 80027e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	6a1b      	ldr	r3, [r3, #32]
 80027e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	6a1b      	ldr	r3, [r3, #32]
 80027ee:	f023 0210 	bic.w	r2, r3, #16
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	699b      	ldr	r3, [r3, #24]
 80027fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002802:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	031b      	lsls	r3, r3, #12
 8002808:	693a      	ldr	r2, [r7, #16]
 800280a:	4313      	orrs	r3, r2
 800280c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002814:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002816:	68bb      	ldr	r3, [r7, #8]
 8002818:	011b      	lsls	r3, r3, #4
 800281a:	697a      	ldr	r2, [r7, #20]
 800281c:	4313      	orrs	r3, r2
 800281e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	693a      	ldr	r2, [r7, #16]
 8002824:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	697a      	ldr	r2, [r7, #20]
 800282a:	621a      	str	r2, [r3, #32]
}
 800282c:	bf00      	nop
 800282e:	371c      	adds	r7, #28
 8002830:	46bd      	mov	sp, r7
 8002832:	bc80      	pop	{r7}
 8002834:	4770      	bx	lr

08002836 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002836:	b480      	push	{r7}
 8002838:	b085      	sub	sp, #20
 800283a:	af00      	add	r7, sp, #0
 800283c:	6078      	str	r0, [r7, #4]
 800283e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800284c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800284e:	683a      	ldr	r2, [r7, #0]
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	4313      	orrs	r3, r2
 8002854:	f043 0307 	orr.w	r3, r3, #7
 8002858:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	68fa      	ldr	r2, [r7, #12]
 800285e:	609a      	str	r2, [r3, #8]
}
 8002860:	bf00      	nop
 8002862:	3714      	adds	r7, #20
 8002864:	46bd      	mov	sp, r7
 8002866:	bc80      	pop	{r7}
 8002868:	4770      	bx	lr

0800286a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800286a:	b480      	push	{r7}
 800286c:	b087      	sub	sp, #28
 800286e:	af00      	add	r7, sp, #0
 8002870:	60f8      	str	r0, [r7, #12]
 8002872:	60b9      	str	r1, [r7, #8]
 8002874:	607a      	str	r2, [r7, #4]
 8002876:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002884:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	021a      	lsls	r2, r3, #8
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	431a      	orrs	r2, r3
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	4313      	orrs	r3, r2
 8002892:	697a      	ldr	r2, [r7, #20]
 8002894:	4313      	orrs	r3, r2
 8002896:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	697a      	ldr	r2, [r7, #20]
 800289c:	609a      	str	r2, [r3, #8]
}
 800289e:	bf00      	nop
 80028a0:	371c      	adds	r7, #28
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bc80      	pop	{r7}
 80028a6:	4770      	bx	lr

080028a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b085      	sub	sp, #20
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d101      	bne.n	80028c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80028bc:	2302      	movs	r3, #2
 80028be:	e041      	b.n	8002944 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2201      	movs	r2, #1
 80028c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2202      	movs	r2, #2
 80028cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	68fa      	ldr	r2, [r7, #12]
 80028ee:	4313      	orrs	r3, r2
 80028f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	68fa      	ldr	r2, [r7, #12]
 80028f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a14      	ldr	r2, [pc, #80]	; (8002950 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d009      	beq.n	8002918 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800290c:	d004      	beq.n	8002918 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a10      	ldr	r2, [pc, #64]	; (8002954 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d10c      	bne.n	8002932 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800291e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	68ba      	ldr	r2, [r7, #8]
 8002926:	4313      	orrs	r3, r2
 8002928:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	68ba      	ldr	r2, [r7, #8]
 8002930:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2201      	movs	r2, #1
 8002936:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2200      	movs	r2, #0
 800293e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002942:	2300      	movs	r3, #0
}
 8002944:	4618      	mov	r0, r3
 8002946:	3714      	adds	r7, #20
 8002948:	46bd      	mov	sp, r7
 800294a:	bc80      	pop	{r7}
 800294c:	4770      	bx	lr
 800294e:	bf00      	nop
 8002950:	40012c00 	.word	0x40012c00
 8002954:	40000400 	.word	0x40000400

08002958 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002960:	bf00      	nop
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	bc80      	pop	{r7}
 8002968:	4770      	bx	lr

0800296a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800296a:	b480      	push	{r7}
 800296c:	b083      	sub	sp, #12
 800296e:	af00      	add	r7, sp, #0
 8002970:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002972:	bf00      	nop
 8002974:	370c      	adds	r7, #12
 8002976:	46bd      	mov	sp, r7
 8002978:	bc80      	pop	{r7}
 800297a:	4770      	bx	lr

0800297c <__libc_init_array>:
 800297c:	b570      	push	{r4, r5, r6, lr}
 800297e:	2600      	movs	r6, #0
 8002980:	4d0c      	ldr	r5, [pc, #48]	; (80029b4 <__libc_init_array+0x38>)
 8002982:	4c0d      	ldr	r4, [pc, #52]	; (80029b8 <__libc_init_array+0x3c>)
 8002984:	1b64      	subs	r4, r4, r5
 8002986:	10a4      	asrs	r4, r4, #2
 8002988:	42a6      	cmp	r6, r4
 800298a:	d109      	bne.n	80029a0 <__libc_init_array+0x24>
 800298c:	f000 f822 	bl	80029d4 <_init>
 8002990:	2600      	movs	r6, #0
 8002992:	4d0a      	ldr	r5, [pc, #40]	; (80029bc <__libc_init_array+0x40>)
 8002994:	4c0a      	ldr	r4, [pc, #40]	; (80029c0 <__libc_init_array+0x44>)
 8002996:	1b64      	subs	r4, r4, r5
 8002998:	10a4      	asrs	r4, r4, #2
 800299a:	42a6      	cmp	r6, r4
 800299c:	d105      	bne.n	80029aa <__libc_init_array+0x2e>
 800299e:	bd70      	pop	{r4, r5, r6, pc}
 80029a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80029a4:	4798      	blx	r3
 80029a6:	3601      	adds	r6, #1
 80029a8:	e7ee      	b.n	8002988 <__libc_init_array+0xc>
 80029aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80029ae:	4798      	blx	r3
 80029b0:	3601      	adds	r6, #1
 80029b2:	e7f2      	b.n	800299a <__libc_init_array+0x1e>
 80029b4:	08002a10 	.word	0x08002a10
 80029b8:	08002a10 	.word	0x08002a10
 80029bc:	08002a10 	.word	0x08002a10
 80029c0:	08002a14 	.word	0x08002a14

080029c4 <memset>:
 80029c4:	4603      	mov	r3, r0
 80029c6:	4402      	add	r2, r0
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d100      	bne.n	80029ce <memset+0xa>
 80029cc:	4770      	bx	lr
 80029ce:	f803 1b01 	strb.w	r1, [r3], #1
 80029d2:	e7f9      	b.n	80029c8 <memset+0x4>

080029d4 <_init>:
 80029d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029d6:	bf00      	nop
 80029d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029da:	bc08      	pop	{r3}
 80029dc:	469e      	mov	lr, r3
 80029de:	4770      	bx	lr

080029e0 <_fini>:
 80029e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029e2:	bf00      	nop
 80029e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029e6:	bc08      	pop	{r3}
 80029e8:	469e      	mov	lr, r3
 80029ea:	4770      	bx	lr
