{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port sys_clock -pg 1 -y 540 -defaultsOSRD
preplace port usb_uart -pg 1 -y -20 -defaultsOSRD
preplace port cellular_ram -pg 1 -y 150 -defaultsOSRD
preplace port reset -pg 1 -y 470 -defaultsOSRD
preplace inst axi_emc_0 -pg 1 -lvl 5 -y 150 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 2 -y 330 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -y -10 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -y 330 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -y 490 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -y 120 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -y 530 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 4 -y 340 -defaultsOSRD
preplace netloc axi_mem_intercon_M01_AXI 1 4 1 1450
preplace netloc microblaze_0_Clk 1 1 4 200 580 650 420 1130 -30 1440
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 1420
preplace netloc microblaze_0_M_AXI_DP 1 3 1 1150
preplace netloc microblaze_0_ilmb_1 1 3 1 1140
preplace netloc sys_clock_1 1 0 1 NJ
preplace netloc axi_emc_0_EMC_INTF 1 5 1 N
preplace netloc rst_clk_wiz_1_100M_interconnect_aresetn 1 2 2 610J 80 N
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 2 N 470 1150J
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 3 630J 200 1160 -20 1430J
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 1 640
preplace netloc clk_wiz_1_locked 1 1 1 210
preplace netloc axi_uartlite_0_UART 1 5 1 NJ
preplace netloc microblaze_0_dlmb_1 1 3 1 1160
preplace netloc microblaze_0_debug 1 2 1 620
preplace netloc reset_1 1 0 2 -30 470 NJ
preplace netloc mdm_1_debug_sys_rst 1 1 2 210 390 600
levelinfo -pg 1 -50 110 430 890 1290 1580 1730 -top -80 -bot 590
",
}
{
   da_axi4_cnt: "2",
   da_board_cnt: "5",
   da_clkrst_cnt: "1",
   da_mb_cnt: "1",
}
