$date
	Sat Oct 31 10:38:49 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Testbench $end
$var wire 1 ! salidaT $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$scope module FT $end
$var wire 1 % E $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var wire 1 ! salidaT $end
$var reg 1 & M $end
$scope module FT $end
$var wire 1 % D $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var reg 1 ! salida $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
0$
0#
0"
x!
$end
#2
1"
#4
0"
#5
0!
1$
#6
1%
1&
1"
#8
0"
#10
1"
0$
#12
0"
#14
1"
#15
1#
#16
0"
#18
1!
1"
#20
0"
#22
0!
0%
0&
1"
#24
0"
#26
1!
1%
1&
1"
#28
0"
#30
0!
0%
0&
1"
