Release 14.7 - Xilinx CORE Generator P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
All runtime messages will be recorded in
/home/rrivera/ots/srcs/otsdaq-firmware/work/ipcore_dir/coregen.log
INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'DATA_FIFO_0'...
WARNING:sim - A core named 'DATA_FIFO_0' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'DATA_FIFO_0'...
Delivering associated files for 'DATA_FIFO_0'...
Delivering EJava files for 'DATA_FIFO_0'...
Generating implementation netlist for 'DATA_FIFO_0'...
INFO:sim - Pre-processing HDL files for 'DATA_FIFO_0'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'DATA_FIFO_0'
Running ngcbuild...
Writing VHO instantiation template for 'DATA_FIFO_0'...
Writing VEO instantiation template for 'DATA_FIFO_0'...
Writing VHDL behavioral simulation model for 'DATA_FIFO_0'...
Writing Verilog behavioral simulation model for 'DATA_FIFO_0'...
WARNING:sim - Overwriting existing file
   /home/rrivera/ots/srcs/otsdaq-firmware/work/ipcore_dir/tmp/_cg/DATA_FIFO_0/do
   c/fifo_generator_v9_3_vinfo.html with file from view xilinx_documentation
Delivered 3 files into directory
/home/rrivera/ots/srcs/otsdaq-firmware/work/ipcore_dir/tmp/_cg/DATA_FIFO_0
Delivered 1 file into directory
/home/rrivera/ots/srcs/otsdaq-firmware/work/ipcore_dir/tmp/_cg/DATA_FIFO_0
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'DATA_FIFO_0'...
Generating ISE project...
XCO file found: DATA_FIFO_0.xco
XMDF file found: DATA_FIFO_0_xmdf.tcl
Adding
/home/rrivera/ots/srcs/otsdaq-firmware/work/ipcore_dir/tmp/_cg/DATA_FIFO_0.asy
-view all -origin_type imported
Adding
/home/rrivera/ots/srcs/otsdaq-firmware/work/ipcore_dir/tmp/_cg/DATA_FIFO_0.ngc
-view all -origin_type created
Checking file
"/home/rrivera/ots/srcs/otsdaq-firmware/work/ipcore_dir/tmp/_cg/DATA_FIFO_0.ngc"
for project device match ...
File
"/home/rrivera/ots/srcs/otsdaq-firmware/work/ipcore_dir/tmp/_cg/DATA_FIFO_0.ngc"
device information matches project device.
Adding
/home/rrivera/ots/srcs/otsdaq-firmware/work/ipcore_dir/tmp/_cg/DATA_FIFO_0.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/rrivera/ots/srcs/otsdaq-firmware/work/ipcore_dir/tmp/_cg/DATA_FIFO_0.v
   " into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/rrivera/ots/srcs/otsdaq-firmware/work/ipcore_dir/tmp/_cg/DATA_FIFO_0.veo
-view all -origin_type imported
Adding
/home/rrivera/ots/srcs/otsdaq-firmware/work/ipcore_dir/tmp/_cg/DATA_FIFO_0.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/rrivera/ots/srcs/otsdaq-firmware/work/ipcore_dir/tmp/_cg/DATA_FIFO_0.v
   hd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/rrivera/ots/srcs/otsdaq-firmware/work/ipcore_dir/tmp/_cg/DATA_FIFO_0.vho
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/DATA_FIFO_0"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
