
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000679                       # Number of seconds simulated
sim_ticks                                   678985000                       # Number of ticks simulated
final_tick                                  678985000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 166087                       # Simulator instruction rate (inst/s)
host_op_rate                                   322432                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               47998182                       # Simulator tick rate (ticks/s)
host_mem_usage                                 451936                       # Number of bytes of host memory used
host_seconds                                    14.15                       # Real time elapsed on the host
sim_insts                                     2349472                       # Number of instructions simulated
sim_ops                                       4561137                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    678985000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          86336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         220736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             307072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        86336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         86336                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4798                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         127154503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         325097020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             452251522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    127154503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        127154503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        127154503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        325097020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            452251522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000526504500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           49                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           49                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10244                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                749                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4799                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        835                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4799                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      835                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 303808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   51008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  307136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                53440                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     52                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     678983000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4799                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  835                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    386.803943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   237.587661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.420765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          229     25.08%     25.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          240     26.29%     51.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           98     10.73%     62.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           58      6.35%     68.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           46      5.04%     73.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           44      4.82%     78.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           24      2.63%     80.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      1.97%     82.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          156     17.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          913                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           49                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      96.673469                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.887981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    197.205623                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             33     67.35%     67.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             5     10.20%     77.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      4.08%     81.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      6.12%     87.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      2.04%     89.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      2.04%     91.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      2.04%     93.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      2.04%     95.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      2.04%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      2.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            49                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           49                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.265306                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.251501                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.700461                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               42     85.71%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      4.08%     89.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4      8.16%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      2.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            49                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        83072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       220736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        51008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 122347327.260543316603                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 325097019.816343486309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 75123898.171535447240                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1350                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          835                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     52413750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    114125750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16479792250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38825.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33089.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19736278.14                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     77533250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               166539500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   23735000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16333.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35083.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       447.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    452.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     78.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.46                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4012                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     606                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.72                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     120515.26                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4269720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2246640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                20791680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2275920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         33805200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             40155360                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1342080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       136480800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        17112960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         61216800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              319697160                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            470.845689                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            587232000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1771000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      14300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    243565750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     44565000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      75473750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    299309500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2341920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1218195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13094760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1884420                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             36521040                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1830720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        97997820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        19341600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         82237740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              283512375                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            417.553223                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            594106500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3019000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    328851500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     50364500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      70419500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    214890500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    678985000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  225935                       # Number of BP lookups
system.cpu.branchPred.condPredicted            225935                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8185                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               174842                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   32009                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                476                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          174842                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              97755                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            77087                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3879                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    678985000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      884581                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      165322                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1322                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           130                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    678985000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    678985000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      267683                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           156                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       678985000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1357971                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             305608                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2607383                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      225935                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             129764                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        959419                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16522                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           217                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           76                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    267634                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2586                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1273621                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.955977                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.648163                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   518649     40.72%     40.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5114      0.40%     41.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    52326      4.11%     45.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    52911      4.15%     49.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    21218      1.67%     51.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    75501      5.93%     56.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    17186      1.35%     58.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    41304      3.24%     61.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   489412     38.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1273621                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.166377                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.920058                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   283761                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                252869                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    713229                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 15501                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8261                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4963649                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8261                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   292564                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  130584                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4887                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    718071                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                119254                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4929373                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2762                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11708                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  15934                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  88072                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5625382                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10886108                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4710189                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3752033                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               5176993                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   448389                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                149                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            109                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     67924                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               879696                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              170189                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             52841                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            13380                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4864257                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 223                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4770871                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3105                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          303342                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       432373                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            159                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1273621                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.745911                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.780483                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              289210     22.71%     22.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               63146      4.96%     27.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              114328      8.98%     36.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              109254      8.58%     45.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              156426     12.28%     57.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              144848     11.37%     68.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              134213     10.54%     79.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              101483      7.97%     87.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              160713     12.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1273621                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   18385     10.55%     10.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   110      0.06%     10.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     10.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     10.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     10.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     10.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     10.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     10.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     10.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     10.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     10.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.01%     10.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     10.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.01%     10.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    12      0.01%     10.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     10.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     10.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     10.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     10.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     10.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             78830     45.24%     55.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            66198     37.99%     93.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1442      0.83%     94.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   847      0.49%     95.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              8315      4.77%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               75      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8200      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2119020     44.42%     44.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12585      0.26%     44.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1593      0.03%     44.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566200     11.87%     56.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  707      0.01%     56.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26507      0.56%     57.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1729      0.04%     57.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390060      8.18%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                692      0.01%     65.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327404      6.86%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9968      0.21%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.58%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               304801      6.39%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              125069      2.62%     87.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          568909     11.92%     99.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41123      0.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4770871                       # Type of FU issued
system.cpu.iq.rate                           3.513235                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      174241                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.036522                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5379654                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2426307                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2014711                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5613055                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2741578                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2721962                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2051314                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2885598                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           138806                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        43016                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9771                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2563                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           454                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8261                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   89619                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7646                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4864480                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1601                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                879696                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               170189                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                144                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    665                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6544                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             65                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2754                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7623                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10377                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4752874                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                869099                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             17997                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1034415                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   183609                       # Number of branches executed
system.cpu.iew.exec_stores                     165316                       # Number of stores executed
system.cpu.iew.exec_rate                     3.499982                       # Inst execution rate
system.cpu.iew.wb_sent                        4741514                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4736673                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3140233                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4957273                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.488052                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.633460                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          303358                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8207                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1228107                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.713957                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.148624                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       305327     24.86%     24.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       133471     10.87%     35.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       118649      9.66%     45.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        63377      5.16%     50.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       120657      9.82%     60.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        60515      4.93%     65.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        64981      5.29%     70.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        63892      5.20%     75.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       297238     24.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1228107                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2349472                       # Number of instructions committed
system.cpu.commit.committedOps                4561137                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997098                       # Number of memory references committed
system.cpu.commit.loads                        836680                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     170323                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2716442                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2444623                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         5033      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1960499     42.98%     43.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.28%     43.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     43.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.35%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     55.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     55.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25785      0.57%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     56.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     56.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.55%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.18%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.22%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      5.84%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273082      5.99%     84.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.62%     86.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.36%     99.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.90%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4561137                       # Class of committed instruction
system.cpu.commit.bw_lim_events                297238                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5795364                       # The number of ROB reads
system.cpu.rob.rob_writes                     9774985                       # The number of ROB writes
system.cpu.timesIdled                             768                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           84350                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2349472                       # Number of Instructions Simulated
system.cpu.committedOps                       4561137                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.577990                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.577990                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.730134                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.730134                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4403382                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1720030                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3738054                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2680392                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    777786                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   981623                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1408781                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    678985000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2397.496061                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2397.496061                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.146332                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.146332                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3449                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3441                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.210510                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1807335                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1807335                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    678985000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       727126                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          727126                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159271                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159271                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       886397                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           886397                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       886397                       # number of overall hits
system.cpu.dcache.overall_hits::total          886397                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14396                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14396                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1150                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1150                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15546                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15546                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15546                       # number of overall misses
system.cpu.dcache.overall_misses::total         15546                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    778988000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    778988000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     76014499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     76014499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    855002499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    855002499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    855002499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    855002499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       741522                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       741522                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       901943                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       901943                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       901943                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       901943                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019414                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019414                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007169                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007169                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017236                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017236                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017236                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017236                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54111.419839                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54111.419839                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66099.564348                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66099.564348                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54998.230992                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54998.230992                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54998.230992                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54998.230992                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12489                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          478                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               176                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.960227                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          239                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12094                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12094                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12097                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12097                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12097                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12097                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2302                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2302                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1147                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3449                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3449                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3449                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3449                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    148400500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    148400500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     74723499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     74723499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    223123999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    223123999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    223123999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    223123999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003104                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003104                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003824                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003824                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003824                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003824                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64465.899218                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64465.899218                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65146.904098                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65146.904098                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64692.374311                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64692.374311                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64692.374311                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64692.374311                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    678985000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           489.912586                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              104838                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               838                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            125.105012                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   489.912586                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.956861                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.956861                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          409                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            536617                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           536617                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    678985000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       265832                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          265832                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       265832                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           265832                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       265832                       # number of overall hits
system.cpu.icache.overall_hits::total          265832                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1802                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1802                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1802                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1802                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1802                       # number of overall misses
system.cpu.icache.overall_misses::total          1802                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    119759500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    119759500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    119759500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    119759500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    119759500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    119759500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       267634                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       267634                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       267634                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       267634                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       267634                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       267634                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006733                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006733                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006733                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006733                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006733                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006733                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66459.211987                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66459.211987                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66459.211987                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66459.211987                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66459.211987                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66459.211987                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          543                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    77.571429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          838                       # number of writebacks
system.cpu.icache.writebacks::total               838                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          452                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          452                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          452                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          452                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          452                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          452                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1350                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1350                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1350                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1350                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1350                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1350                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     95542000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95542000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     95542000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95542000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     95542000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95542000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005044                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005044                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005044                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005044                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70771.851852                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70771.851852                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70771.851852                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70771.851852                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70771.851852                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70771.851852                       # average overall mshr miss latency
system.cpu.icache.replacements                    838                       # number of replacements
system.membus.snoop_filter.tot_requests          5637                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          847                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    678985000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3651                       # Transaction distribution
system.membus.trans_dist::WritebackClean          838                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1147                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1147                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1350                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2302                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10435                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       139968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       139968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       220736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       220736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  360704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4799                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002501                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.049948                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4787     99.75%     99.75% # Request fanout histogram
system.membus.snoop_fanout::1                      12      0.25%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4799                       # Request fanout histogram
system.membus.reqLayer2.occupancy             9834500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7154248                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           18178500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
