============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 23 2022  04:08:56 pm
  Module:                 mem_group
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (15342 ps) Late External Delay Assertion at pin out[0]
          Group: aclk
     Startpoint: (R) in[0]
          Clock: (R) aclk
       Endpoint: (R) out[0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_128_1 
  output_delay             2000            chip.sdc_line_8_256_1 

#-----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  in[0]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_0_.unit/g158__2391/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_0_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_0_.unit/g154__1309/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_0_.unit/g152__9682/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_0_.unit/g150__1474/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_0_.unit/g149__3772/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_0_.unit/g148__4296/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_0_.unit/g147__8780/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[0]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 2: MET (15342 ps) Late External Delay Assertion at pin out[1]
          Group: aclk
     Startpoint: (R) in[1]
          Clock: (R) aclk
       Endpoint: (R) out[1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_127_1 
  output_delay             2000            chip.sdc_line_8_255_1 

#-----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  in[1]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_1_.unit/g158__2703/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_1_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_1_.unit/g154__5266/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_1_.unit/g152__5703/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_1_.unit/g150__1786/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_1_.unit/g149__8757/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_1_.unit/g148__7118/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_1_.unit/g147__7675/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[1]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 3: MET (15342 ps) Late External Delay Assertion at pin out[2]
          Group: aclk
     Startpoint: (R) in[2]
          Clock: (R) aclk
       Endpoint: (R) out[2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_126_1 
  output_delay             2000            chip.sdc_line_8_254_1 

#-----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  in[2]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_2_.unit/g158__4547/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_2_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_2_.unit/g154__4296/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_2_.unit/g152__9906/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_2_.unit/g150__5019/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_2_.unit/g149__1840/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_2_.unit/g148__7344/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_2_.unit/g147__5795/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[2]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 4: MET (15342 ps) Late External Delay Assertion at pin out[3]
          Group: aclk
     Startpoint: (R) in[3]
          Clock: (R) aclk
       Endpoint: (R) out[3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_125_1 
  output_delay             2000            chip.sdc_line_8_253_1 

#-----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  in[3]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_3_.unit/g158__5953/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_3_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_3_.unit/g154__7118/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_3_.unit/g152__2391/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_3_.unit/g150__6877/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_3_.unit/g149__1309/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_3_.unit/g148__2683/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_3_.unit/g147__9682/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[3]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 5: MET (15342 ps) Late External Delay Assertion at pin out[4]
          Group: aclk
     Startpoint: (R) in[4]
          Clock: (R) aclk
       Endpoint: (R) out[4]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_124_1 
  output_delay             2000            chip.sdc_line_8_252_1 

#-----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  in[4]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_4_.unit/g158__1857/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_4_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_4_.unit/g154__7344/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_4_.unit/g152__2703/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_4_.unit/g150__2250/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_4_.unit/g149__5266/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_4_.unit/g148__7114/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_4_.unit/g147__5703/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[4]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 6: MET (15342 ps) Late External Delay Assertion at pin out[5]
          Group: aclk
     Startpoint: (R) in[5]
          Clock: (R) aclk
       Endpoint: (R) out[5]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_123_1 
  output_delay             2000            chip.sdc_line_8_251_1 

#-----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  in[5]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_5_.unit/g158__2900/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_5_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_5_.unit/g154__2683/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_5_.unit/g152__4547/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_5_.unit/g150__3772/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_5_.unit/g149__4296/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_5_.unit/g148__8780/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_5_.unit/g147__9906/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[5]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 7: MET (15342 ps) Late External Delay Assertion at pin out[6]
          Group: aclk
     Startpoint: (R) in[6]
          Clock: (R) aclk
       Endpoint: (R) out[6]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_122_1 
  output_delay             2000            chip.sdc_line_8_250_1 

#-----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  in[6]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_6_.unit/g158__6083/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_6_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_6_.unit/g154__7114/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_6_.unit/g152__5953/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_6_.unit/g150__8757/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_6_.unit/g149__7118/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_6_.unit/g148__7675/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_6_.unit/g147__2391/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[6]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 8: MET (15342 ps) Late External Delay Assertion at pin out[7]
          Group: aclk
     Startpoint: (R) in[7]
          Clock: (R) aclk
       Endpoint: (R) out[7]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_121_1 
  output_delay             2000            chip.sdc_line_8_249_1 

#-----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  in[7]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_7_.unit/g158__1474/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_7_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_7_.unit/g154__8780/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_7_.unit/g152__1857/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_7_.unit/g150__1840/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_7_.unit/g149__7344/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_7_.unit/g148__5795/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_7_.unit/g147__2703/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[7]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 9: MET (15342 ps) Late External Delay Assertion at pin out[8]
          Group: aclk
     Startpoint: (R) in[8]
          Clock: (R) aclk
       Endpoint: (R) out[8]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_120_1 
  output_delay             2000            chip.sdc_line_8_248_1 

#-----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  in[8]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_8_.unit/g158__1786/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_8_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_8_.unit/g154__7675/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_8_.unit/g152__2900/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_8_.unit/g150__1309/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_8_.unit/g149__2683/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_8_.unit/g148__9682/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_8_.unit/g147__4547/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[8]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 10: MET (15342 ps) Late External Delay Assertion at pin out[9]
          Group: aclk
     Startpoint: (R) in[9]
          Clock: (R) aclk
       Endpoint: (R) out[9]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_119_1 
  output_delay             2000            chip.sdc_line_8_247_1 

#-----------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  in[9]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_9_.unit/g158__5019/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_9_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_9_.unit/g154__5795/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_9_.unit/g152__6083/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_9_.unit/g150__5266/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_9_.unit/g149__7114/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_9_.unit/g148__5703/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_9_.unit/g147__5953/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[9]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 11: MET (15342 ps) Late External Delay Assertion at pin out[10]
          Group: aclk
     Startpoint: (R) in[10]
          Clock: (R) aclk
       Endpoint: (R) out[10]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_118_1 
  output_delay             2000            chip.sdc_line_8_246_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[10]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_10_.unit/g158__6877/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_10_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_10_.unit/g154__9682/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_10_.unit/g152__1474/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_10_.unit/g150__4296/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_10_.unit/g149__8780/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_10_.unit/g148__9906/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_10_.unit/g147__1857/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[10]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 12: MET (15342 ps) Late External Delay Assertion at pin out[11]
          Group: aclk
     Startpoint: (R) in[11]
          Clock: (R) aclk
       Endpoint: (R) out[11]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_117_1 
  output_delay             2000            chip.sdc_line_8_245_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[11]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_11_.unit/g158__2250/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_11_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_11_.unit/g154__5703/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_11_.unit/g152__1786/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_11_.unit/g150__7118/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_11_.unit/g149__7675/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_11_.unit/g148__2391/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_11_.unit/g147__2900/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[11]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 13: MET (15342 ps) Late External Delay Assertion at pin out[12]
          Group: aclk
     Startpoint: (R) in[12]
          Clock: (R) aclk
       Endpoint: (R) out[12]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_116_1 
  output_delay             2000            chip.sdc_line_8_244_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[12]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_12_.unit/g158__3772/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_12_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_12_.unit/g154__9906/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_12_.unit/g152__5019/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_12_.unit/g150__7344/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_12_.unit/g149__5795/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_12_.unit/g148__2703/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_12_.unit/g147__6083/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[12]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 14: MET (15342 ps) Late External Delay Assertion at pin out[13]
          Group: aclk
     Startpoint: (R) in[13]
          Clock: (R) aclk
       Endpoint: (R) out[13]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_115_1 
  output_delay             2000            chip.sdc_line_8_243_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[13]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_13_.unit/g158__8757/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_13_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_13_.unit/g154__2391/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_13_.unit/g152__6877/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_13_.unit/g150__2683/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_13_.unit/g149__9682/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_13_.unit/g148__4547/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_13_.unit/g147__1474/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[13]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 15: MET (15342 ps) Late External Delay Assertion at pin out[14]
          Group: aclk
     Startpoint: (R) in[14]
          Clock: (R) aclk
       Endpoint: (R) out[14]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_114_1 
  output_delay             2000            chip.sdc_line_8_242_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[14]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_14_.unit/g158__1840/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_14_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_14_.unit/g154__2703/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_14_.unit/g152__2250/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_14_.unit/g150__7114/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_14_.unit/g149__5703/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_14_.unit/g148__5953/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_14_.unit/g147__1786/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[14]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 16: MET (15342 ps) Late External Delay Assertion at pin out[15]
          Group: aclk
     Startpoint: (R) in[15]
          Clock: (R) aclk
       Endpoint: (R) out[15]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_113_1 
  output_delay             2000            chip.sdc_line_8_241_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[15]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_15_.unit/g158__1309/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_15_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_15_.unit/g154__4547/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_15_.unit/g152__3772/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_15_.unit/g150__8780/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_15_.unit/g149__9906/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_15_.unit/g148__1857/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_15_.unit/g147__5019/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[15]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 17: MET (15342 ps) Late External Delay Assertion at pin out[16]
          Group: aclk
     Startpoint: (R) in[16]
          Clock: (R) aclk
       Endpoint: (R) out[16]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_112_1 
  output_delay             2000            chip.sdc_line_8_240_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[16]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_16_.unit/g158__5266/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_16_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_16_.unit/g154__5953/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_16_.unit/g152__8757/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_16_.unit/g150__7675/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_16_.unit/g149__2391/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_16_.unit/g148__2900/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_16_.unit/g147__6877/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[16]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 18: MET (15342 ps) Late External Delay Assertion at pin out[17]
          Group: aclk
     Startpoint: (R) in[17]
          Clock: (R) aclk
       Endpoint: (R) out[17]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_111_1 
  output_delay             2000            chip.sdc_line_8_239_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[17]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_17_.unit/g158__4296/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_17_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_17_.unit/g154__1857/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_17_.unit/g152__1840/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_17_.unit/g150__5795/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_17_.unit/g149__2703/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_17_.unit/g148__6083/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_17_.unit/g147__2250/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[17]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 19: MET (15342 ps) Late External Delay Assertion at pin out[18]
          Group: aclk
     Startpoint: (R) in[18]
          Clock: (R) aclk
       Endpoint: (R) out[18]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_110_1 
  output_delay             2000            chip.sdc_line_8_238_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[18]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_18_.unit/g158__7118/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_18_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_18_.unit/g154__2900/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_18_.unit/g152__1309/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_18_.unit/g150__9682/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_18_.unit/g149__4547/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_18_.unit/g148__1474/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_18_.unit/g147__3772/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[18]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 20: MET (15342 ps) Late External Delay Assertion at pin out[19]
          Group: aclk
     Startpoint: (R) in[19]
          Clock: (R) aclk
       Endpoint: (R) out[19]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_109_1 
  output_delay             2000            chip.sdc_line_8_237_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[19]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_19_.unit/g158__7344/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_19_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_19_.unit/g154__6083/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_19_.unit/g152__5266/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_19_.unit/g150__5703/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_19_.unit/g149__5953/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_19_.unit/g148__1786/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_19_.unit/g147__8757/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[19]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 21: MET (15342 ps) Late External Delay Assertion at pin out[20]
          Group: aclk
     Startpoint: (R) in[20]
          Clock: (R) aclk
       Endpoint: (R) out[20]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_108_1 
  output_delay             2000            chip.sdc_line_8_236_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[20]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_20_.unit/g158__2683/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_20_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_20_.unit/g154__1474/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_20_.unit/g152__4296/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_20_.unit/g150__9906/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_20_.unit/g149__1857/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_20_.unit/g148__5019/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_20_.unit/g147__1840/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[20]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 22: MET (15342 ps) Late External Delay Assertion at pin out[21]
          Group: aclk
     Startpoint: (R) in[21]
          Clock: (R) aclk
       Endpoint: (R) out[21]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_107_1 
  output_delay             2000            chip.sdc_line_8_235_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[21]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_21_.unit/g158__7114/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_21_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_21_.unit/g154__1786/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_21_.unit/g152__7118/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_21_.unit/g150__2391/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_21_.unit/g149__2900/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_21_.unit/g148__6877/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_21_.unit/g147__1309/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[21]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 23: MET (15342 ps) Late External Delay Assertion at pin out[22]
          Group: aclk
     Startpoint: (R) in[22]
          Clock: (R) aclk
       Endpoint: (R) out[22]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_106_1 
  output_delay             2000            chip.sdc_line_8_234_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[22]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_22_.unit/g158__8780/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_22_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_22_.unit/g154__5019/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_22_.unit/g152__7344/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_22_.unit/g150__2703/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_22_.unit/g149__6083/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_22_.unit/g148__2250/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_22_.unit/g147__5266/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[22]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 24: MET (15342 ps) Late External Delay Assertion at pin out[23]
          Group: aclk
     Startpoint: (R) in[23]
          Clock: (R) aclk
       Endpoint: (R) out[23]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_105_1 
  output_delay             2000            chip.sdc_line_8_233_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[23]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_23_.unit/g158__7675/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_23_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_23_.unit/g154__6877/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_23_.unit/g152__2683/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_23_.unit/g150__4547/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_23_.unit/g149__1474/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_23_.unit/g148__3772/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_23_.unit/g147__4296/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[23]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 25: MET (15342 ps) Late External Delay Assertion at pin out[24]
          Group: aclk
     Startpoint: (R) in[24]
          Clock: (R) aclk
       Endpoint: (R) out[24]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_104_1 
  output_delay             2000            chip.sdc_line_8_232_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[24]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_24_.unit/g158__5795/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_24_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_24_.unit/g154__2250/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_24_.unit/g152__7114/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_24_.unit/g150__5953/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_24_.unit/g149__1786/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_24_.unit/g148__8757/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_24_.unit/g147__7118/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[24]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 26: MET (15342 ps) Late External Delay Assertion at pin out[25]
          Group: aclk
     Startpoint: (R) in[25]
          Clock: (R) aclk
       Endpoint: (R) out[25]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_103_1 
  output_delay             2000            chip.sdc_line_8_231_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[25]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_25_.unit/g158__9682/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_25_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_25_.unit/g154__3772/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_25_.unit/g152__8780/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_25_.unit/g150__1857/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_25_.unit/g149__5019/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_25_.unit/g148__1840/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_25_.unit/g147__7344/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[25]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 27: MET (15342 ps) Late External Delay Assertion at pin out[26]
          Group: aclk
     Startpoint: (R) in[26]
          Clock: (R) aclk
       Endpoint: (R) out[26]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_102_1 
  output_delay             2000            chip.sdc_line_8_230_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[26]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_26_.unit/g158__5703/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_26_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_26_.unit/g154__8757/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_26_.unit/g152__7675/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_26_.unit/g150__2900/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_26_.unit/g149__6877/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_26_.unit/g148__1309/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_26_.unit/g147__2683/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[26]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 28: MET (15342 ps) Late External Delay Assertion at pin out[27]
          Group: aclk
     Startpoint: (R) in[27]
          Clock: (R) aclk
       Endpoint: (R) out[27]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_101_1 
  output_delay             2000            chip.sdc_line_8_229_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[27]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_27_.unit/g158__9906/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_27_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_27_.unit/g154__1840/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_27_.unit/g152__5795/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_27_.unit/g150__6083/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_27_.unit/g149__2250/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_27_.unit/g148__5266/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_27_.unit/g147__7114/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[27]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 29: MET (15342 ps) Late External Delay Assertion at pin out[28]
          Group: aclk
     Startpoint: (R) in[28]
          Clock: (R) aclk
       Endpoint: (R) out[28]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_100_1 
  output_delay             2000            chip.sdc_line_8_228_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[28]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_28_.unit/g158__2391/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_28_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_28_.unit/g154__1309/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_28_.unit/g152__9682/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_28_.unit/g150__1474/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_28_.unit/g149__3772/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_28_.unit/g148__4296/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_28_.unit/g147__8780/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[28]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 30: MET (15342 ps) Late External Delay Assertion at pin out[29]
          Group: aclk
     Startpoint: (R) in[29]
          Clock: (R) aclk
       Endpoint: (R) out[29]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_99_1  
  output_delay             2000            chip.sdc_line_8_227_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[29]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_29_.unit/g158__2703/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_29_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_29_.unit/g154__5266/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_29_.unit/g152__5703/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_29_.unit/g150__1786/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_29_.unit/g149__8757/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_29_.unit/g148__7118/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_29_.unit/g147__7675/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[29]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 31: MET (15342 ps) Late External Delay Assertion at pin out[30]
          Group: aclk
     Startpoint: (R) in[30]
          Clock: (R) aclk
       Endpoint: (R) out[30]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_98_1  
  output_delay             2000            chip.sdc_line_8_226_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[30]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_30_.unit/g158__4547/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_30_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_30_.unit/g154__4296/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_30_.unit/g152__9906/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_30_.unit/g150__5019/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_30_.unit/g149__1840/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_30_.unit/g148__7344/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_30_.unit/g147__5795/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[30]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 32: MET (15342 ps) Late External Delay Assertion at pin out[31]
          Group: aclk
     Startpoint: (R) in[31]
          Clock: (R) aclk
       Endpoint: (R) out[31]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_97_1  
  output_delay             2000            chip.sdc_line_8_225_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[31]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_31_.unit/g158__5953/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_31_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_31_.unit/g154__7118/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_31_.unit/g152__2391/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_31_.unit/g150__6877/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_31_.unit/g149__1309/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_31_.unit/g148__2683/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_31_.unit/g147__9682/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[31]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 33: MET (15342 ps) Late External Delay Assertion at pin out[32]
          Group: aclk
     Startpoint: (R) in[32]
          Clock: (R) aclk
       Endpoint: (R) out[32]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_96_1  
  output_delay             2000            chip.sdc_line_8_224_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[32]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_32_.unit/g158__1857/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_32_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_32_.unit/g154__7344/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_32_.unit/g152__2703/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_32_.unit/g150__2250/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_32_.unit/g149__5266/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_32_.unit/g148__7114/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_32_.unit/g147__5703/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[32]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 34: MET (15342 ps) Late External Delay Assertion at pin out[33]
          Group: aclk
     Startpoint: (R) in[33]
          Clock: (R) aclk
       Endpoint: (R) out[33]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_95_1  
  output_delay             2000            chip.sdc_line_8_223_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[33]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_33_.unit/g158__2900/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_33_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_33_.unit/g154__2683/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_33_.unit/g152__4547/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_33_.unit/g150__3772/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_33_.unit/g149__4296/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_33_.unit/g148__8780/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_33_.unit/g147__9906/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[33]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 35: MET (15342 ps) Late External Delay Assertion at pin out[34]
          Group: aclk
     Startpoint: (R) in[34]
          Clock: (R) aclk
       Endpoint: (R) out[34]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_94_1  
  output_delay             2000            chip.sdc_line_8_222_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[34]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_34_.unit/g158__6083/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_34_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_34_.unit/g154__7114/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_34_.unit/g152__5953/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_34_.unit/g150__8757/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_34_.unit/g149__7118/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_34_.unit/g148__7675/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_34_.unit/g147__2391/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[34]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 36: MET (15342 ps) Late External Delay Assertion at pin out[35]
          Group: aclk
     Startpoint: (R) in[35]
          Clock: (R) aclk
       Endpoint: (R) out[35]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_93_1  
  output_delay             2000            chip.sdc_line_8_221_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[35]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_35_.unit/g158__1474/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_35_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_35_.unit/g154__8780/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_35_.unit/g152__1857/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_35_.unit/g150__1840/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_35_.unit/g149__7344/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_35_.unit/g148__5795/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_35_.unit/g147__2703/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[35]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 37: MET (15342 ps) Late External Delay Assertion at pin out[36]
          Group: aclk
     Startpoint: (R) in[36]
          Clock: (R) aclk
       Endpoint: (R) out[36]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_92_1  
  output_delay             2000            chip.sdc_line_8_220_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[36]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_36_.unit/g158__1786/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_36_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_36_.unit/g154__7675/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_36_.unit/g152__2900/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_36_.unit/g150__1309/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_36_.unit/g149__2683/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_36_.unit/g148__9682/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_36_.unit/g147__4547/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[36]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 38: MET (15342 ps) Late External Delay Assertion at pin out[37]
          Group: aclk
     Startpoint: (R) in[37]
          Clock: (R) aclk
       Endpoint: (R) out[37]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_91_1  
  output_delay             2000            chip.sdc_line_8_219_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[37]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_37_.unit/g158__5019/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_37_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_37_.unit/g154__5795/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_37_.unit/g152__6083/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_37_.unit/g150__5266/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_37_.unit/g149__7114/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_37_.unit/g148__5703/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_37_.unit/g147__5953/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[37]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 39: MET (15342 ps) Late External Delay Assertion at pin out[38]
          Group: aclk
     Startpoint: (R) in[38]
          Clock: (R) aclk
       Endpoint: (R) out[38]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_90_1  
  output_delay             2000            chip.sdc_line_8_218_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[38]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_38_.unit/g158__6877/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_38_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_38_.unit/g154__9682/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_38_.unit/g152__1474/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_38_.unit/g150__4296/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_38_.unit/g149__8780/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_38_.unit/g148__9906/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_38_.unit/g147__1857/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[38]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 40: MET (15342 ps) Late External Delay Assertion at pin out[39]
          Group: aclk
     Startpoint: (R) in[39]
          Clock: (R) aclk
       Endpoint: (R) out[39]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_89_1  
  output_delay             2000            chip.sdc_line_8_217_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[39]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_39_.unit/g158__2250/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_39_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_39_.unit/g154__5703/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_39_.unit/g152__1786/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_39_.unit/g150__7118/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_39_.unit/g149__7675/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_39_.unit/g148__2391/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_39_.unit/g147__2900/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[39]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 41: MET (15342 ps) Late External Delay Assertion at pin out[40]
          Group: aclk
     Startpoint: (R) in[40]
          Clock: (R) aclk
       Endpoint: (R) out[40]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_88_1  
  output_delay             2000            chip.sdc_line_8_216_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[40]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_40_.unit/g158__3772/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_40_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_40_.unit/g154__9906/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_40_.unit/g152__5019/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_40_.unit/g150__7344/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_40_.unit/g149__5795/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_40_.unit/g148__2703/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_40_.unit/g147__6083/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[40]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 42: MET (15342 ps) Late External Delay Assertion at pin out[41]
          Group: aclk
     Startpoint: (R) in[41]
          Clock: (R) aclk
       Endpoint: (R) out[41]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_87_1  
  output_delay             2000            chip.sdc_line_8_215_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[41]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_41_.unit/g158__8757/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_41_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_41_.unit/g154__2391/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_41_.unit/g152__6877/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_41_.unit/g150__2683/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_41_.unit/g149__9682/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_41_.unit/g148__4547/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_41_.unit/g147__1474/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[41]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 43: MET (15342 ps) Late External Delay Assertion at pin out[42]
          Group: aclk
     Startpoint: (R) in[42]
          Clock: (R) aclk
       Endpoint: (R) out[42]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_86_1  
  output_delay             2000            chip.sdc_line_8_214_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[42]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_42_.unit/g158__1840/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_42_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_42_.unit/g154__2703/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_42_.unit/g152__2250/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_42_.unit/g150__7114/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_42_.unit/g149__5703/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_42_.unit/g148__5953/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_42_.unit/g147__1786/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[42]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 44: MET (15342 ps) Late External Delay Assertion at pin out[43]
          Group: aclk
     Startpoint: (R) in[43]
          Clock: (R) aclk
       Endpoint: (R) out[43]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_85_1  
  output_delay             2000            chip.sdc_line_8_213_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[43]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_43_.unit/g158__1309/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_43_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_43_.unit/g154__4547/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_43_.unit/g152__3772/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_43_.unit/g150__8780/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_43_.unit/g149__9906/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_43_.unit/g148__1857/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_43_.unit/g147__5019/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[43]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 45: MET (15342 ps) Late External Delay Assertion at pin out[44]
          Group: aclk
     Startpoint: (R) in[44]
          Clock: (R) aclk
       Endpoint: (R) out[44]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_84_1  
  output_delay             2000            chip.sdc_line_8_212_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[44]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_44_.unit/g158__5266/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_44_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_44_.unit/g154__5953/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_44_.unit/g152__8757/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_44_.unit/g150__7675/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_44_.unit/g149__2391/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_44_.unit/g148__2900/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_44_.unit/g147__6877/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[44]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 46: MET (15342 ps) Late External Delay Assertion at pin out[45]
          Group: aclk
     Startpoint: (R) in[45]
          Clock: (R) aclk
       Endpoint: (R) out[45]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_83_1  
  output_delay             2000            chip.sdc_line_8_211_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[45]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_45_.unit/g158__4296/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_45_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_45_.unit/g154__1857/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_45_.unit/g152__1840/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_45_.unit/g150__5795/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_45_.unit/g149__2703/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_45_.unit/g148__6083/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_45_.unit/g147__2250/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[45]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 47: MET (15342 ps) Late External Delay Assertion at pin out[46]
          Group: aclk
     Startpoint: (R) in[46]
          Clock: (R) aclk
       Endpoint: (R) out[46]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_82_1  
  output_delay             2000            chip.sdc_line_8_210_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[46]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_46_.unit/g158__7118/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_46_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_46_.unit/g154__2900/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_46_.unit/g152__1309/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_46_.unit/g150__9682/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_46_.unit/g149__4547/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_46_.unit/g148__1474/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_46_.unit/g147__3772/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[46]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 48: MET (15342 ps) Late External Delay Assertion at pin out[47]
          Group: aclk
     Startpoint: (R) in[47]
          Clock: (R) aclk
       Endpoint: (R) out[47]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_81_1  
  output_delay             2000            chip.sdc_line_8_209_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[47]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_47_.unit/g158__7344/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_47_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_47_.unit/g154__6083/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_47_.unit/g152__5266/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_47_.unit/g150__5703/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_47_.unit/g149__5953/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_47_.unit/g148__1786/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_47_.unit/g147__8757/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[47]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 49: MET (15342 ps) Late External Delay Assertion at pin out[48]
          Group: aclk
     Startpoint: (R) in[48]
          Clock: (R) aclk
       Endpoint: (R) out[48]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_80_1  
  output_delay             2000            chip.sdc_line_8_208_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[48]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_48_.unit/g158__2683/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_48_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_48_.unit/g154__1474/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_48_.unit/g152__4296/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_48_.unit/g150__9906/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_48_.unit/g149__1857/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_48_.unit/g148__5019/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_48_.unit/g147__1840/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[48]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 50: MET (15342 ps) Late External Delay Assertion at pin out[49]
          Group: aclk
     Startpoint: (R) in[49]
          Clock: (R) aclk
       Endpoint: (R) out[49]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   20000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=   17600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     258                  
             Slack:=   15342                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_79_1  
  output_delay             2000            chip.sdc_line_8_207_1 

#------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  in[49]                        -       -      R     (arrival)                 1  0.8     0     0    2000    (-,-) 
  genblk1_49_.unit/g158__7114/Y -       B->Y   R     OR2x2_ASAP7_75t_R         3  2.5    16    19    2019    (-,-) 
  genblk1_49_.unit/g2/CON       -       B->CON F     HAxp5_ASAP7_75t_R         2  1.3    29    18    2037    (-,-) 
  genblk1_49_.unit/g154__1786/Y -       B->Y   R     NOR2xp33_ASAP7_75t_R      3  2.2    62    39    2077    (-,-) 
  genblk1_49_.unit/g152__7118/Y -       B->Y   F     NAND2xp5_ASAP7_75t_R      2  2.1    40    32    2109    (-,-) 
  genblk1_49_.unit/g150__2391/Y -       B->Y   F     XNOR2xp5_ASAP7_75t_R      2  1.6    29    35    2144    (-,-) 
  genblk1_49_.unit/g149__2900/Y -       A->Y   R     NOR4xp25_ASAP7_75t_R      1  0.8    48    30    2175    (-,-) 
  genblk1_49_.unit/g148__6877/Y -       B->Y   R     OR2x2_ASAP7_75t_R         2  1.6    13    30    2205    (-,-) 
  genblk1_49_.unit/g147__1309/Y -       B->Y   R     AND2x2_ASAP7_75t_R        1 15.3    71    51    2256    (-,-) 
  out[49]                       -       -      R     (port)                    -    -     -     0    2258    (-,-) 
#------------------------------------------------------------------------------------------------------------------

