INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:58:32 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 buffer48/outs_reg[6]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Destination:            buffer34/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.700ns  (clk rise@10.700ns - clk rise@0.000ns)
  Data Path Delay:        9.347ns  (logic 2.106ns (22.531%)  route 7.241ns (77.469%))
  Logic Levels:           25  (CARRY4=5 LUT2=1 LUT3=5 LUT4=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.183 - 10.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1058, unset)         0.508     0.508    buffer48/clk
                         FDSE                                         r  buffer48/outs_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  buffer48/outs_reg[6]_inv/Q
                         net (fo=1, unplaced)         0.627     1.361    cmpi1/buffer48_outs[2]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.292     1.653 r  cmpi1/out0_valid_INST_0_i_2/CO[3]
                         net (fo=34, unplaced)        0.661     2.314    control_merge0/tehb/control/result[0]
                         LUT6 (Prop_lut6_I2_O)        0.043     2.357 r  control_merge0/tehb/control/fullReg_i_4__12/O
                         net (fo=23, unplaced)        0.307     2.664    control_merge0/tehb/control/transmitValue_reg_1
                         LUT5 (Prop_lut5_I1_O)        0.047     2.711 r  control_merge0/tehb/control/dataReg[2]_i_2/O
                         net (fo=3, unplaced)         0.395     3.106    control_merge0/tehb/control/dataReg[2]_i_2_n_0
                         LUT3 (Prop_lut3_I0_O)        0.049     3.155 r  control_merge0/tehb/control/dataReg[3]_i_2/O
                         net (fo=3, unplaced)         0.262     3.417    control_merge0/tehb/control/dataReg[3]_i_2_n_0
                         LUT3 (Prop_lut3_I1_O)        0.047     3.464 r  control_merge0/tehb/control/dataReg[6]_i_4/O
                         net (fo=2, unplaced)         0.255     3.719    control_merge0/tehb/control/dataReg[6]_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.762 f  control_merge0/tehb/control/dataReg[5]_i_1__6/O
                         net (fo=2, unplaced)         0.255     4.017    buffer23/control/D[5]
                         LUT3 (Prop_lut3_I2_O)        0.047     4.064 f  buffer23/control/outs[5]_i_3__1/O
                         net (fo=3, unplaced)         0.262     4.326    buffer23/control/buffer23_outs[5]
                         LUT2 (Prop_lut2_I1_O)        0.045     4.371 r  buffer23/control/out0_valid_INST_0_i_10/O
                         net (fo=1, unplaced)         0.000     4.371    cmpi2/DI[1]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.203     4.574 r  cmpi2/out0_valid_INST_0_i_4/CO[3]
                         net (fo=53, unplaced)        0.672     5.246    fork17/control/generateBlocks[2].regblock/result[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     5.289 r  fork17/control/generateBlocks[2].regblock/fullReg_i_6__0/O
                         net (fo=39, unplaced)        0.320     5.609    buffer15/control/p_1_in_3
                         LUT5 (Prop_lut5_I3_O)        0.043     5.652 r  buffer15/control/fullReg_i_70/O
                         net (fo=1, unplaced)         0.244     5.896    cmpi4/fullReg_i_27_0
                         LUT6 (Prop_lut6_I5_O)        0.043     5.939 r  cmpi4/fullReg_i_50/O
                         net (fo=1, unplaced)         0.244     6.183    cmpi4/fullReg_i_50_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     6.226 r  cmpi4/fullReg_i_27/O
                         net (fo=1, unplaced)         0.000     6.226    cmpi4/fullReg_i_27_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     6.472 r  cmpi4/fullReg_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.007     6.479    cmpi4/fullReg_reg_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.529 r  cmpi4/fullReg_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     6.529    cmpi4/fullReg_reg_i_7_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     6.651 r  cmpi4/fullReg_reg_i_3/CO[2]
                         net (fo=6, unplaced)         0.276     6.927    buffer80/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.126     7.053 r  buffer80/fifo/fullReg_i_6__7/O
                         net (fo=3, unplaced)         0.262     7.315    init12/control/buffer80_outs
                         LUT6 (Prop_lut6_I5_O)        0.043     7.358 f  init12/control/transmitValue_i_5__7/O
                         net (fo=1, unplaced)         0.244     7.602    init12/control/cond_br40_falseOut_valid
                         LUT5 (Prop_lut5_I3_O)        0.043     7.645 r  init12/control/transmitValue_i_3__28/O
                         net (fo=5, unplaced)         0.272     7.917    init12/control/fork31/control/blockStopArray[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     7.960 f  init12/control/fullReg_i_5__8/O
                         net (fo=3, unplaced)         0.262     8.222    init12/control/transmitValue_reg_8
                         LUT4 (Prop_lut4_I3_O)        0.043     8.265 r  init12/control/transmitValue_i_2__59/O
                         net (fo=4, unplaced)         0.268     8.533    fork34/control/generateBlocks[1].regblock/blockStopArray_3[0]
                         LUT6 (Prop_lut6_I4_O)        0.043     8.576 f  fork34/control/generateBlocks[1].regblock/Memory[0][31]_i_3/O
                         net (fo=8, unplaced)         0.282     8.858    fork32/control/generateBlocks[0].regblock/buffer0_outs_ready
                         LUT6 (Prop_lut6_I4_O)        0.043     8.901 r  fork32/control/generateBlocks[0].regblock/transmitValue_i_2__84/O
                         net (fo=3, unplaced)         0.262     9.163    fork18/control/generateBlocks[2].regblock/anyBlockStop_6
                         LUT6 (Prop_lut6_I3_O)        0.043     9.206 r  fork18/control/generateBlocks[2].regblock/fullReg_i_2__27/O
                         net (fo=9, unplaced)         0.285     9.491    buffer33/control/anyBlockStop_4
                         LUT3 (Prop_lut3_I1_O)        0.047     9.538 r  buffer33/control/dataReg[31]_i_1/O
                         net (fo=32, unplaced)        0.317     9.855    buffer34/E[0]
                         FDRE                                         r  buffer34/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.700    10.700 r  
                                                      0.000    10.700 r  clk (IN)
                         net (fo=1058, unset)         0.483    11.183    buffer34/clk
                         FDRE                                         r  buffer34/dataReg_reg[0]/C
                         clock pessimism              0.000    11.183    
                         clock uncertainty           -0.035    11.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    10.955    buffer34/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                  1.100    




