# Verilog-implementation-of-32-x-8-Asynchronous-FIFO