<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030002301A1-20030102-D00000.TIF SYSTEM "US20030002301A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030002301A1-20030102-D00001.TIF SYSTEM "US20030002301A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030002301A1-20030102-D00002.TIF SYSTEM "US20030002301A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030002301A1-20030102-D00003.TIF SYSTEM "US20030002301A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030002301A1-20030102-D00004.TIF SYSTEM "US20030002301A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030002301A1-20030102-D00005.TIF SYSTEM "US20030002301A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030002301A1-20030102-D00006.TIF SYSTEM "US20030002301A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030002301A1-20030102-D00007.TIF SYSTEM "US20030002301A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030002301A1-20030102-D00008.TIF SYSTEM "US20030002301A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030002301A1-20030102-D00009.TIF SYSTEM "US20030002301A1-20030102-D00009.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030002301</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10183258</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020626</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2001-199719</doc-number>
</priority-application-number>
<filing-date>20010629</filing-date>
<country-code>JP</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H02M003/335</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>363</class>
<subclass>021120</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Zero-voltage-switching power supply</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Toshiyuki</given-name>
<family-name>Yamagishi</family-name>
</name>
<residence>
<residence-non-us>
<city>Kounosu-shi</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Koichi</given-name>
<family-name>Morita</family-name>
</name>
<residence>
<residence-non-us>
<city>Fujimi-shi</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<assignee>
<organization-name>Sanken Electric Co., Ltd.</organization-name>
<assignee-type>03</assignee-type>
</assignee>
<correspondence-address>
<name-1>WOODCOCK WASHBURN LLP</name-1>
<name-2></name-2>
<address>
<address-1>ONE LIBERTY PLACE, 46TH FLOOR</address-1>
<address-2>1650 MARKET STREET</address-2>
<city>PHILADELPHIA</city>
<state>PA</state>
<postalcode>19103</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A power supply including a transformer having a primary winding connected to a pair of a.c. input terminals via a rectifier circuit, and a secondary winding connected to a pair of d.c. output terminals via a rectifying and smoothing circuit. Connected between the pair of outputs of the rectifier circuit via the transformer primary, a primary switch is turned on and off to keep the d.c. output voltage constant. Electromagnetically coupled together, two inductance coils are connected to the rectifier circuit for improvements in power factor and input waveform. An ancillary switch is connected in parallel with the serial connection of the transformer primary and the primary switch in order to provide a discharge circuit for a soft-switching capacitor connected in parallel with the primary switch. Switching loss is reduced by causing the soft-switching capacitor to discharge before the primary switch is turned on. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> This invention relates to electric power supplies, and particularly to a switching power supply capable of a.c. to d.c. voltage conversion, featuring provisions for attainment of closer approximation of the input current waveform to a sinusoidal wave, and a higher power factor, than by the comparable prior art. </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> A conversion from an alternating to a direct current is possible by a rectifying and smoothing circuit comprising a rectifying circuit having a diode connected to an a.c. power supply, and a smoothing capacitor connected to the rectifying circuit. This type of rectifying and smoothing circuit possesses the disadvantage, however, of a somewhat poor power factor as a result of the fact that the smoothing capacitor is charged only at or adjacent the peaks of the a.c. voltage of sinusoidal waveform. Another drawback is that it is incapable of adjustably varying the d.c. output voltage. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> Japanese Unexamined Patent Publication No. 8-154379 represents an improvement of the rectifying and smoothing circuit above. It teaches a switching power supply comprising a rectifying circuit, a smoothing capacitor, a d.c.-to-d.c. converter circuit, and an inductive reactor for a higher power factor. The reactor is electrically connected between the pair of output terminals of the rectifying circuit upon closure of a switch included in the d.c.-to-d.c. converter circuit. The desired improvements in power factor and in input current waveform are thus attained, as the current flowing through the reactor varies in amplitude in step with the a.c. input voltage. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> This prior art switching power supply has proved to be not wholly satisfactory, however, particularly in terms of power loss. The advent of a more efficient power supply has been awaited. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> The present invention seeks to reduce the power loss, and hence improve the efficiency, of the switching power supply of the kind discussed above, without impairment of its inherent advantages. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> Briefly, the invention may be summarized as a switching power supply capable of translating a.c. voltage into d.c. voltage. Included are a rectifier circuit connected to a pair of a.c. input terminals for rectifying a.c. input voltage, a transformer having a primary winding, and a rectifying and smoothing circuit connected between the transformer and a pair of d.c. output terminals for providing d.c. output voltage. The rectifier circuit has at least two output conductors. A smoothing capacitor is connected between one of these output conductors of the rectifier circuit and a first extremity of the primary winding of the transformer. A primary switch is connected between a second extremity of the primary winding and said one output conductor of the rectifier circuit. Also included are a first ancillary winding (e.g. tertiary winding of the transformer) electromagnetically coupled to the primary winding and having a first extremity connected to the first extremity of the primary winding and the smoothing capacitor, a second ancillary winding (e.g. quaternary winding) electromagnetically coupled to the primary winding and to the first ancillary winding and having a first extremity connected to a second extremity of the first ancillary winding, a first inductance coil connected between the other output conductor of the rectifier circuit and a second extremity of the first ancillary winding, and a second inductance coil connected between said other output conductor of the rectifier circuit and the smoothing capacitor and electromagnetically coupled to the first inductance coil. Additionally, and perhaps most characteristically of the invention, there is provided an ancillary switch which is connected in parallel with a serial connection of the transformer primary and the primary switch via the first and the second ancillary winding. A switch control circuit is connected to the primary switch and the ancillary switch for on-off control thereof at a repetition frequency higher than the frequency of the a.c. input voltage. The switch control circuit is adapted to turn the ancillary switch on earlier than the primary switch is turned on, and to turn the ancillary switch off not later than the primary switch is turned off. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> Current flows through the first and the second inductance coils as the primary switch is turned on and off at a prescribed switching frequency. The current varies in amplitude in proportion with that of the a.c. input voltage, realizing a higher power factor and a better waveform as in the noted prior art. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> Each time the ancillary switch is turned on earlier than is the primary switch, current flows through the first and the second ancillary winding connected in series with the ancillary switch. Since these ancillary windings are in fact the tertiary and quaternary of the transformer, the current flow through these windings results in a discharge of soft-switching capacitance means conventionally connected in parallel with the primary switch, and hence in a drop in the voltage across the primary switch. Thus the primary switch is to be turned on at zero voltage; that is, the so-called &ldquo;soft switching&rdquo; is accomplished. The advantages accruing from such soft switching include less switching loss and less noise production. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> The primary switch is utilized both for improvements in power factor and waveform and for d.c.-to-d.c. conversion. All these objectives are therefore realized in a device of simple, inexpensive and compact design. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> It will also be appreciated that the two ancillary windings for the soft switching of the primary switch can be incorporated with the transformer. The ancillary windings are therefore not to add substantially to the size of the power supply. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> According to a further feature of the invention, the ancillary switch has an ancillary diode connected in series therewith for blocking reverse current flow. The diodes constituting the rectifier circuit are thus blocked from high frequency current due to the switching of the primary switch and so prevented from noise production. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> A still further feature of the invention resides in a bypass capacitor which is less in capacitance than the smoothing capacitor and which is connected between the two outputs of the rectifier circuit. Such a bypass capacitor will expedite the release of the energy that has been stored on the second ancillary winding, or transformer quaternary. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> The two inductance coils are connected in parallel with each other in some preferred embodiments of the invention, and in series with each other in others. Experiment has proved that the power factor is satisfactory either way. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> The above and other objects, features and advantages of this invention will become more apparent, and the invention itself will best be understood, from a study of the following description and appended claims, with reference had to the attached drawings showing the preferred embodiments of the invention.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a schematic electrical diagram of a first preferred form of switching power supply according to the invention; </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a schematic electrical diagram, partly in block form, showing in more detail the switch control circuit included in the <cross-reference target="DRAWINGS">FIG. 1</cross-reference> switching power supply; </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, consisting of (A) through (H), is a series of diagrams showing the waveforms appearing at various parts of the <cross-reference target="DRAWINGS">FIG. 2</cross-reference> switch control circuit in order to explain how the switch control signals for the primary and the ancillary switch of the <cross-reference target="DRAWINGS">FIG. 1</cross-reference> device are created according to the invention; </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, consisting of (A) through (M), is a series of diagrams showing the voltage and current waveforms appearing at various parts of the <cross-reference target="DRAWINGS">FIG. 1</cross-reference> device in order to explain how the primary switch is soft-switched according to the invention; </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, consisting of (A) through (D), is a series of diagrams showing the voltage and current waveforms appearing at various parts of the <cross-reference target="DRAWINGS">FIG. 1</cross-reference> device in order to explain how improvements in power factor and waveform are attained; </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a view similar to <cross-reference target="DRAWINGS">FIG. 1</cross-reference> but showing a second preferred form of switching power supply according to the invention; </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> is also a view similar to <cross-reference target="DRAWINGS">FIG. 1</cross-reference> but showing a third preferred form of switching power supply according to the invention; </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, consisting of (A) through (M), is a series of diagrams showing the voltage and current waveforms appearing at various parts of the <cross-reference target="DRAWINGS">FIG. 7</cross-reference> device in order to explain how the primary switch is soft-switched according to the invention; and </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 9</cross-reference> is a view similar to <cross-reference target="DRAWINGS">FIG. 1</cross-reference> but showing a fourth preferred form of switching power supply according to the invention.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DESCRIPTION OF THE PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> The switching power supply shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> by way of a preferable embodiment of the invention has a pair of input terminals <highlight><bold>1</bold></highlight> and <highlight><bold>2</bold></highlight> which are to be connected to a source, not shown, of commercial alternating current with a frequency of 50 Hz or any other local value. Connected directly to this pair of input terminals <highlight><bold>1</bold></highlight> and <highlight><bold>2</bold></highlight> is a noise filter <highlight><bold>3</bold></highlight> of conventional make comprising inductors and capacitors for removal of the high-frequency noise component from the incoming fixed-frequency alternating current. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> The noise filter <highlight><bold>3</bold></highlight> is connected on the other hand to a rectifier circuit <highlight><bold>4</bold></highlight> by way of a pair of output conductors <highlight><bold>41</bold></highlight> and <highlight><bold>42</bold></highlight>. The rectifier circuit <highlight><bold>4</bold></highlight> has six diodes D<highlight><subscript>1</subscript></highlight>, D<highlight><subscript>2</subscript></highlight>, D<highlight><subscript>3</subscript></highlight>, D<highlight><subscript>4</subscript></highlight>, D<highlight><subscript>5 </subscript></highlight>and D<highlight><subscript>6 </subscript></highlight>in combination with three output conductors <highlight><bold>43</bold></highlight>, <highlight><bold>44</bold></highlight> and <highlight><bold>45</bold></highlight>. The first diode D<highlight><subscript>1 </subscript></highlight>has its anode connected to the first a.c. input conductor <highlight><bold>41</bold></highlight>, and its cathode to the first rectifier output conductor <highlight><bold>43</bold></highlight>, the second diode D<highlight><subscript>2 </subscript></highlight>has its cathode connected to the first a.c. input conductor <highlight><bold>41</bold></highlight>, and its anode to the third rectifier output conductor <highlight><bold>45</bold></highlight>. The third diode D<highlight><subscript>3 </subscript></highlight>has its anode connected to the second a.c. input conductor <highlight><bold>42</bold></highlight>, and its cathode to the first rectifier output conductor <highlight><bold>43</bold></highlight>. The fourth diode D<highlight><subscript>4 </subscript></highlight>has its cathode connected to the second a.c. input conductor <highlight><bold>42</bold></highlight>, and its anode to the third rectifier output conductor <highlight><bold>45</bold></highlight>. The fifth diode D<highlight><subscript>5 </subscript></highlight>has its anode connected to the first a.c. input conductor <highlight><bold>41</bold></highlight>, and its cathode to the second rectifier output conductor <highlight><bold>44</bold></highlight>. The sixth diode D<highlight><subscript>6 </subscript></highlight>has its anode connected to the second a.c. input conductor <highlight><bold>42</bold></highlight>, and its cathode to the second rectifier output conductor <highlight><bold>44</bold></highlight>. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> It will be observed that the third output conductor <highlight><bold>45</bold></highlight> of the rectifier <highlight><bold>4</bold></highlight> is grounded. This rectifier output conductor <highlight><bold>45</bold></highlight> may therefore be sometimes referred to simply as the grounded conductor hereinafter in this specification. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> At <highlight><bold>5</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is shown a transformer having a primary winding N<highlight><subscript>1</subscript></highlight>, a secondary winding N<highlight><subscript>2</subscript></highlight>, a tertiary winding N<highlight><subscript>3 </subscript></highlight>and a quaternary winding N<highlight><subscript>4</subscript></highlight>, all wound around a magnetic core <highlight><bold>9</bold></highlight> and electromagnetically coupled together. The transformer primary N<highlight><subscript>1 </subscript></highlight>and secondary N<highlight><subscript>2 </subscript></highlight>are opposite, but the transformer primary N<highlight><subscript>1 </subscript></highlight>and tertiary N<highlight><subscript>3 </subscript></highlight>and quaternary N<highlight><subscript>4 </subscript></highlight>are the same, in polarity, as indicated by the dots in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. The transformer primary N<highlight><subscript>1 </subscript></highlight>and tertiary N<highlight><subscript>3 </subscript></highlight>have their extremities of the same polarity connected to the first rectifier output conductor <highlight><bold>43</bold></highlight> via an inductance coil L<highlight><subscript>2</subscript></highlight>. The junction <highlight><bold>10</bold></highlight> between the transformer tertiary N<highlight><subscript>3 </subscript></highlight>and quaternary N<highlight><subscript>4 </subscript></highlight>is connected to the second rectifier output conductor <highlight><bold>44</bold></highlight> via another inductance coil L<highlight><subscript>1</subscript></highlight>. It is also understood that the transformer tertiary N<highlight><subscript>3 </subscript></highlight>is less in turns than the transformer primary N<highlight><subscript>1</subscript></highlight>, and that the transformer quaternary N<highlight><subscript>4 </subscript></highlight>is not more in turns than the transformer tertiary N<highlight><subscript>3</subscript></highlight>. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> A smoothing capacitor C<highlight><subscript>1</subscript></highlight>, preferably an electrolytic capacitor, has one of its opposite polarity terminals connected to the first rectifier output conductor <highlight><bold>43</bold></highlight> via the inductance coil L<highlight><subscript>2</subscript></highlight>. The other terminal of the smoothing capacitor C<highlight><subscript>1 </subscript></highlight>is connected to the grounded third rectifier output conductor <highlight><bold>45</bold></highlight>. It will also be seen that the smoothing capacitor C<highlight><subscript>1 </subscript></highlight>is parallel to the serial connection of the transformer primary N<highlight><subscript>1 </subscript></highlight>and a primary switch Q<highlight><subscript>1</subscript></highlight>. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> Shown as an insulated-gate field-effect transistor, the primary switch Q<highlight><subscript>1 </subscript></highlight>is connected between the second <highlight><bold>44</bold></highlight> and third <highlight><bold>45</bold></highlight> rectifier output conductors via the transformer primary N<highlight><subscript>1</subscript></highlight>, transformer tertiary N<highlight><subscript>3 </subscript></highlight>and first inductance coil L<highlight><subscript>1</subscript></highlight>, besides being connected in parallel with the smoothing capacitor C<highlight><subscript>1 </subscript></highlight>via the transformer primary N<highlight><subscript>1</subscript></highlight>. A diode D<highlight><subscript>q1 </subscript></highlight>is connected reversely in parallel with the primary switch Q<highlight><subscript>1 </subscript></highlight>for its protection. This switch protection diode D<highlight><subscript>q1</subscript></highlight>, however, could be replaced by the so-called body diode of the primary switch Q<highlight><subscript>1</subscript></highlight>, or a diode built into it. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> A capacitor C<highlight><subscript>q1 </subscript></highlight>for the soft switching of the primary switch Q<highlight><subscript>1 </subscript></highlight>is connected in parallel therewith. This soft-switching capacitor C<highlight><subscript>q1 </subscript></highlight>should be less in capacitance than the smoothing capacitor C<highlight><subscript>1</subscript></highlight>. The parasitic capacitance between the two electrodes, drain and source in this case, of the primary switch Q<highlight><subscript>1 </subscript></highlight>could serve the purposes of the soft-switching capacitor C<highlight><subscript>q1</subscript></highlight>, though. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> The transformer secondary N<highlight><subscript>2 </subscript></highlight>has its pair of opposite extremities connected respectively to the pair of output terminals <highlight><bold>11</bold></highlight> and <highlight><bold>12</bold></highlight> of this switching power supply via a rectifying and smoothing circuit <highlight><bold>6</bold></highlight>. The rectifying and smoothing circuit <highlight><bold>6</bold></highlight> comprises a rectifying diode D<highlight><subscript>0 </subscript></highlight>and a smoothing capacitor C<highlight><subscript>0</subscript></highlight>. Connected between one extremity of the transformer secondary N<highlight><subscript>2 </subscript></highlight>and the output terminal <highlight><bold>11</bold></highlight>, the rectifying diode D<highlight><subscript>0 </subscript></highlight>is so oriented as to be conductive when the primary switch Q<highlight><subscript>1 </subscript></highlight>is off, and nonconductive when the primary switch Q<highlight><subscript>1 </subscript></highlight>is on. The smoothing capacitor C<highlight><subscript>0 </subscript></highlight>is connected in parallel with the transformer secondary N<highlight><subscript>2 </subscript></highlight>via the rectifying diode D<highlight><subscript>0</subscript></highlight>. A unidirectional output voltage is thus obtained between the pair of output terminals <highlight><bold>11</bold></highlight> and <highlight><bold>12</bold></highlight> for feeding a load <highlight><bold>18</bold></highlight> connected thereto. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> The reference numeral <highlight><bold>7</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> generally denotes an ancillary soft-switching circuit or an ancillary resonance circuit comprising an ancillary switch Q<highlight><subscript>2 </subscript></highlight>shown as another FET, two ancillary diodes D<highlight><subscript>a </subscript></highlight>and D<highlight><subscript>b</subscript></highlight>, and a second switch protection diode D<highlight><subscript>q2</subscript></highlight>, in addition to the aforesaid transformer tertiary N<highlight><subscript>3 </subscript></highlight>and quaternary N<highlight><subscript>4</subscript></highlight>, which are inductive. Shown connected in parallel with the ancillary switch Q<highlight><subscript>2 </subscript></highlight>for its protection, the diode D<highlight><subscript>q2 </subscript></highlight>is not an essential component of the ancillary soft-switching circuit <highlight><bold>7</bold></highlight>, as the so-called body diode of the FET switch Q<highlight><subscript>2 </subscript></highlight>could serve its purposes. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> The transformer tertiary N<highlight><subscript>3 </subscript></highlight>and quaternary N<highlight><subscript>4 </subscript></highlight>have their polarities so determined as to enable the transformer primary N<highlight><subscript>1 </subscript></highlight>to develop a voltage to cause the soft-switching capacitor C<highlight><subscript>q1 </subscript></highlight>to discharge, in response to the current supplied to the transformer tertiary N<highlight><subscript>3 </subscript></highlight>and quaternary N<highlight><subscript>4 </subscript></highlight>from the smoothing capacitor C<highlight><subscript>1</subscript></highlight>. There may be cases in which these inductive transformer windings N<highlight><subscript>3 </subscript></highlight>and N<highlight><subscript>4 </subscript></highlight>fail to provide all the inductances needed; in such cases, an additional inductor may be connected in series with the quaternary N<highlight><subscript>4</subscript></highlight>. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> It will be seen that the ancillary soft-switching circuit <highlight><bold>7</bold></highlight> includes a serial connection of the transformer tertiary N<highlight><subscript>3</subscript></highlight>, quaternary N<highlight><subscript>4</subscript></highlight>, first ancillary diode D<highlight><subscript>a</subscript></highlight>, and ancillary switch Q<highlight><subscript>2</subscript></highlight>. This serial connection is in parallel with the serial connection of the transformer primary N<highlight><subscript>1 </subscript></highlight>and primary switch Q<highlight><subscript>1</subscript></highlight>, and with the smoothing capacitor C<highlight><subscript>1 </subscript></highlight>as well. More specifically, the transformer tertiary N<highlight><subscript>3 </subscript></highlight>has one of its extremities connected to one extremity of the transformer primary N<highlight><subscript>1</subscript></highlight>, and the other extremity connected to the source of the primary switch Q<highlight><subscript>1 </subscript></highlight>via the transformer quaternary N<highlight><subscript>4</subscript></highlight>, first ancillary diode D<highlight><subscript>a </subscript></highlight>and ancillary switch Q<highlight><subscript>2</subscript></highlight>. It is understood that the ancillary switch Q<highlight><subscript>2 </subscript></highlight>has parasitic capacitance between its drain and source. The first ancillary diode D<highlight><subscript>a </subscript></highlight>is so oriented as to be forward biased by the voltage across the smoothing capacitor C<highlight><subscript>1</subscript></highlight>. The second ancillary diode D<highlight><subscript>b </subscript></highlight>is connected in parallel with the serial connection of the transformer quaternary N<highlight><subscript>4</subscript></highlight>, first ancillary diode D<highlight><subscript>a </subscript></highlight>and ancillary switch Q<highlight><subscript>2</subscript></highlight>. The second ancillary diode D<highlight><subscript>b </subscript></highlight>and second switch protection diode D<highlight><subscript>q2 </subscript></highlight>are both so oriented as to be reverse biased by the voltage across the smoothing capacitor C<highlight><subscript>1</subscript></highlight>. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> The two inductance coils or inductors L<highlight><subscript>1 </subscript></highlight>and L<highlight><subscript>2 </subscript></highlight>are both intended for a higher power factor and waveform improvement. Wound upon a common magnetic core <highlight><bold>17</bold></highlight>, the coils L<highlight><subscript>1 </subscript></highlight>and L<highlight><subscript>2 </subscript></highlight>are electromagnetically coupled together and polarized in the same direction. The first coil L<highlight><subscript>1 </subscript></highlight>has one extremely connected to the second rectifier output conductor <highlight><bold>44</bold></highlight>, and the other extremity connected to the junction <highlight><bold>10</bold></highlight> between the transformer tertiary N<highlight><subscript>3 </subscript></highlight>and quaternary N<highlight><subscript>4</subscript></highlight>. The second coil L<highlight><subscript>2 </subscript></highlight>has one extremely connected to the first rectifier output conductor <highlight><bold>43</bold></highlight>, and the other extremity connected to the smoothing capacitor C<highlight><subscript>1</subscript></highlight>. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> As shown also in <cross-reference target="DRAWINGS">FIG. 1, a</cross-reference> switch control circuit <highlight><bold>8</bold></highlight> has inputs connected to the pair of power supply output terminals <highlight><bold>11</bold></highlight> and <highlight><bold>12</bold></highlight> by way of conductors <highlight><bold>13</bold></highlight> and <highlight><bold>14</bold></highlight>, respectively, an output connected to the control terminal of the primary switch Q<highlight><subscript>1 </subscript></highlight>by way of a conductor <highlight><bold>15</bold></highlight>, and another output connected to the control terminal of the ancillary switch Q<highlight><subscript>2 </subscript></highlight>by way of a conductor <highlight><bold>16</bold></highlight>. The indicia V<highlight><subscript>g1 </subscript></highlight>and V<highlight><subscript>g2 </subscript></highlight>on the output conductors <highlight><bold>15</bold></highlight> and <highlight><bold>16</bold></highlight> stand for the switch control signals applied to the switches Q<highlight><subscript>1 </subscript></highlight>and Q<highlight><subscript>2</subscript></highlight>, respectively, from the switch control circuit <highlight><bold>8</bold></highlight>. Actually, the switch control circuit <highlight><bold>8</bold></highlight> is electrically connected to the sources of the FET switches Q<highlight><subscript>1 </subscript></highlight>and Q<highlight><subscript>2</subscript></highlight>, but such connections are not shown as they are considered apparent to the specialists. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a more detailed illustration of the switch control circuit <highlight><bold>8</bold></highlight>. Included is a voltage detector circuit <highlight><bold>21</bold></highlight> which is connected to the pair of power supply output terminals <highlight><bold>11</bold></highlight> and <highlight><bold>12</bold></highlight>, <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, via the input conductors <highlight><bold>13</bold></highlight> and <highlight><bold>14</bold></highlight> for providing an output voltage proportional to the power supply output voltage V<highlight><subscript>o</subscript></highlight>. The output of the voltage detector circuit <highlight><bold>21</bold></highlight> is connected to one input of a differential amplifier <highlight><bold>22</bold></highlight>, the other input of which is connected to a reference voltage source <highlight><bold>23</bold></highlight>. Comparing the voltage detector output voltage and the reference voltage, the differential amplifier <highlight><bold>22</bold></highlight> delivers the difference V<highlight><subscript>r1 </subscript></highlight>therebetween both to one input of a first comparator <highlight><bold>25</bold></highlight> and, via a level setting circuit <highlight><bold>26</bold></highlight>, to one input of a second comparator <highlight><bold>27</bold></highlight>. A sawtooth generator circuit <highlight><bold>18</bold></highlight> is connected to the other inputs of both comparators <highlight><bold>25</bold></highlight> and <highlight><bold>27</bold></highlight>. Notwithstanding the showing of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, however, the differential amplifier <highlight><bold>22</bold></highlight> could be photoelectrically coupled to both comparator <highlight><bold>25</bold></highlight> and level setting circuit <highlight><bold>26</bold></highlight>, and so could the voltage detector circuit <highlight><bold>21</bold></highlight> to the differential amplifier <highlight><bold>22</bold></highlight>. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> As indicated at (A) in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, the sawtooth generator <highlight><bold>24</bold></highlight> generates a sawtooth voltage V<highlight><subscript>t </subscript></highlight>at a frequency higher than that of the incoming a.c. voltage V<highlight><subscript>ac </subscript></highlight>between the a.c. input terminals <highlight><bold>1</bold></highlight> and <highlight><bold>2</bold></highlight>, <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. Comparing this sawtooth voltage V<highlight><subscript>t </subscript></highlight>and the output voltage V<highlight><subscript>r1</subscript></highlight>, shown at (A) in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, of the differential amplifier <highlight><bold>22</bold></highlight>, the first comparator <highlight><bold>25</bold></highlight> puts out a rectangular pulse train V<highlight><subscript>25 </subscript></highlight>as at (B) in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> The level setting circuit <highlight><bold>26</bold></highlight> has two voltage-dividing resistors R<highlight><subscript>1 </subscript></highlight>and R<highlight><subscript>2 </subscript></highlight>for putting out a voltage V<highlight><subscript>r2 </subscript></highlight>which is less than the output voltage V<highlight><subscript>r1 </subscript></highlight>of the differential amplifier <highlight><bold>22</bold></highlight>, as indicated also at (A) in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. Comparing the sawtooth voltage V<highlight><subscript>t </subscript></highlight>and the level setting circuit output voltage V<highlight><subscript>r2</subscript></highlight>, the second comparator <highlight><bold>27</bold></highlight> produces an output V<highlight><subscript>27</subscript></highlight>, (C) in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, in the form of a train of pulses of greater duration than that of the output pulses V<highlight><subscript>25 </subscript></highlight>of the first comparator <highlight><bold>25</bold></highlight>. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> The <cross-reference target="DRAWINGS">FIG. 2</cross-reference> switch control circuit <highlight><bold>8</bold></highlight> further comprises a pulse leading edge detector circuit <highlight><bold>28</bold></highlight> and a pulse trailing edge detector circuit <highlight><bold>29</bold></highlight>, which are both connected to the output of the first comparator <highlight><bold>25</bold></highlight>, and another pulse leading edge detector circuit <highlight><bold>30</bold></highlight> connected to the output of the second comparator <highlight><bold>27</bold></highlight>. The pulse leading edge detector circuit <highlight><bold>28</bold></highlight> puts out a short duration pulse P<highlight><subscript>1</subscript></highlight>, as at (D) in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, in response to the leading edge of each output pulse V<highlight><subscript>25</subscript></highlight>, at (B) in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, of the first comparator <highlight><bold>25</bold></highlight>. The pulse trailing edge detector circuit <highlight><bold>29</bold></highlight> puts out a short duration pulse P<highlight><subscript>2</subscript></highlight>, as at (E) in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, in response to the trailing edge of each output pulse V<highlight><subscript>25 </subscript></highlight>of the first comparator <highlight><bold>25</bold></highlight>. The other pulse leading edge detector circuit <highlight><bold>30</bold></highlight> puts out a similarly short duration pulse P<highlight><subscript>3</subscript></highlight>, as at (F) in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, in response to the leading edge of each output pulse V<highlight><subscript>27</subscript></highlight>, at (C) in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, of the second comparator <highlight><bold>27</bold></highlight>. It will be noted from <cross-reference target="DRAWINGS">FIG. 5</cross-reference> that the first pulse leading edge detector circuit <highlight><bold>28</bold></highlight> produces a pulse P<highlight><subscript>1 </subscript></highlight>as at t<highlight><subscript>2 </subscript></highlight>whereas the second pulse leading edge detector circuit <highlight><bold>30</bold></highlight> produces a pulse P<highlight><subscript>3 </subscript></highlight>as at t<highlight><subscript>1</subscript></highlight>, a moment shortly before t<highlight><subscript>2</subscript></highlight>. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> The first pulse leading edge detector circuit <highlight><bold>28</bold></highlight> has its output connected to the set input S of a first RS flip flop <highlight><bold>31</bold></highlight>. The pulse trailing edge detector circuit <highlight><bold>29</bold></highlight> has its output connected both to the reset input R of the first flip flop <highlight><bold>31</bold></highlight> and to the reset input R of a second RS flip flop <highlight><bold>32</bold></highlight>. The second pulse leading edge detector circuit <highlight><bold>30</bold></highlight> has its output connected to the set input S of the first flip flop <highlight><bold>31</bold></highlight>. The first flip flop <highlight><bold>31</bold></highlight> has its noninverting output Q connected to the primary switch Q<highlight><subscript>1</subscript></highlight>, <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, by way of the switch control circuit output conductor <highlight><bold>15</bold></highlight>. The second flip flop <highlight><bold>32</bold></highlight> has its noninverting output Q connected to the ancillary switch Q<highlight><subscript>2 </subscript></highlight>by way of the other switch control circuit output conductor <highlight><bold>16</bold></highlight>. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> Thus the first flip flop <highlight><bold>31</bold></highlight> is to be set when triggered by each output pulse P<highlight><subscript>1 </subscript></highlight>of the first pulse leading edge detector circuit <highlight><bold>28</bold></highlight>, and reset when triggered by each output pulse P<highlight><subscript>2 </subscript></highlight>of the pulse trailing edge detector circuit <highlight><bold>29</bold></highlight>. At (G) in <cross-reference target="DRAWINGS">FIG. 3</cross-reference> are shown the resulting primary switch control pulses V<highlight><subscript>g1 </subscript></highlight>produced by the first flip flop <highlight><bold>31</bold></highlight>, for application to the gate of the primary switch Q<highlight><subscript>1 </subscript></highlight>by the first flip flop <highlight><bold>31</bold></highlight>. Each such pulse V<highlight><subscript>g1 </subscript></highlight>lasts as from t<highlight><subscript>2 </subscript></highlight>to t<highlight><subscript>5</subscript></highlight>. The second flip flop <highlight><bold>32</bold></highlight> is to be set when triggered by each output pulse P<highlight><subscript>3 </subscript></highlight>of the second pulse leading edge detector circuit <highlight><bold>30</bold></highlight>, and reset when triggered by each output pulse P<highlight><subscript>2 </subscript></highlight>of the pulse training edge detector circuit <highlight><bold>29</bold></highlight>. <cross-reference target="DRAWINGS">FIG. 3</cross-reference> indicates at (H) the resulting ancillary switch control pulses Y<highlight><subscript>g2 </subscript></highlight>delivered from the second flip flop <highlight><bold>32</bold></highlight> to the gate of the ancillary switch Q<highlight><subscript>2</subscript></highlight>. Each ancillary switch control pulse V<highlight><subscript>g2 </subscript></highlight>lasts as from t<highlight><subscript>1 </subscript></highlight>to t<highlight><subscript>5</subscript></highlight>. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> A consideration of <cross-reference target="DRAWINGS">FIG. 4</cross-reference> will make it easier to understand hoist the two switches Q<highlight><subscript>1 </subscript></highlight>and Q<highlight><subscript>2 </subscript></highlight>are driven by the respective switch control signals V<highlight><subscript>g1 </subscript></highlight>and V<highlight><subscript>g2</subscript></highlight>. One primary switch control pulse V<highlight><subscript>g1 </subscript></highlight>is shown at (A), and one ancillary switch control pulse V<highlight><subscript>g2 </subscript></highlight>at (B), in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. The primary switch Q<highlight><subscript>1 </subscript></highlight>is off at t<highlight><subscript>1 </subscript></highlight>when the ancillary switch control pulse V<highlight><subscript>g2 </subscript></highlight>goes high to turn the ancillary switch Q<highlight><subscript>2 </subscript></highlight>on. The primary switch control pulse V<highlight><subscript>g1</subscript></highlight>goes high at t<highlight><subscript>2</subscript></highlight>, shortly after t<highlight><subscript>1</subscript></highlight>, causing conduction through the primary switch Q<highlight><subscript>1</subscript></highlight>. The time spacing between t<highlight><subscript>1 </subscript></highlight>and t<highlight><subscript>2 </subscript></highlight>must be well calculated to reduce switching loss to a minimum when the primary switch Q<highlight><subscript>1 </subscript></highlight>is turned on. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> Both primary and ancillary switches Q<highlight><subscript>1 </subscript></highlight>and Q<highlight><subscript>2 </subscript></highlight>are shown to go off at the same moment t<highlight><subscript>5 </subscript></highlight>in <cross-reference target="DRAWINGS">FIGS. 3 and 4</cross-reference> in this particular embodiment of the invention. In practice, however, the ancillary switch Q<highlight><subscript>2 </subscript></highlight>may be turned off at any moment from t<highlight><subscript>4 </subscript></highlight>in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, when the current I<highlight><subscript>q2 </subscript></highlight>through the ancillary switch Q<highlight><subscript>2 </subscript></highlight>becomes zero as at (F) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, and t<highlight><subscript>5 </subscript></highlight>when the primary switch Q<highlight><subscript>1 </subscript></highlight>goes off. The ancillary switch Q<highlight><subscript>2 </subscript></highlight>should therefore be turned off at t<highlight><subscript>5 </subscript></highlight>at the latest. In order to turn off the ancillary switch Q<highlight><subscript>2 </subscript></highlight>at t<highlight><subscript>4</subscript></highlight>, for instance, as indicated by the broken lines at (B) in <cross-reference target="DRAWINGS">FIG. 4, a</cross-reference> monostable multivibrator may be employed in lieu of the second flip flop <highlight><bold>32</bold></highlight>, <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, of the switch control circuit <highlight><bold>8</bold></highlight>, as indicated by the broken lines in the same figure and designated <highlight><bold>33</bold></highlight>. The MMV <highlight><bold>33</bold></highlight> may be made to produce pulses each lasting as from t<highlight><subscript>1 </subscript></highlight>to t<highlight><subscript>4 </subscript></highlight>in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, in response to the output pulses P<highlight><subscript>3</subscript></highlight>, at (F) in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, of the second pulse leading edge detector circuit <highlight><bold>30</bold></highlight>. Such MMV output pulses may be impressed directly to the ancillary switch Q<highlight><subscript>2 </subscript></highlight>over the conductor <highlight><bold>16</bold></highlight>. </paragraph>
</section>
<section>
<heading lvl="1">Operation </heading>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> In use of the <cross-reference target="DRAWINGS">FIG. 1</cross-reference> power supply the pair of a.c. input terminals <highlight><bold>1</bold></highlight> and <highlight><bold>2</bold></highlight> are to be connected to an unshown source of a.c. power, and the pair of d.c. output terminals <highlight><bold>11</bold></highlight> and <highlight><bold>12</bold></highlight> to the load <highlight><bold>18</bold></highlight>. The smoothing capacitor C<highlight><subscript>1 </subscript></highlight>will be charged to the desired d.c. voltage V<highlight><subscript>c1 </subscript></highlight>as the primary switch Q<highlight><subscript>1 </subscript></highlight>is turned on and off by the switch control circuit <highlight><bold>8</bold></highlight>. The resulting steady-state operation of this representative switching power supply will be discussed hereinbelow with reference to <cross-reference target="DRAWINGS">FIGS. 4 and 5</cross-reference> which show the voltage and current waveforms appearing in various parts of the <cross-reference target="DRAWINGS">FIGS. 1 and 2</cross-reference> circuitry. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> in particular is explanatory of how the instant invention attains improvements in power factor and input waveform. At (A) in this figure is shown the series of primary switch control pulses V<highlight><subscript>g1 </subscript></highlight>applied from the switch control circuit <highlight><bold>8</bold></highlight> to the primary switch Q<highlight><subscript>1 </subscript></highlight>for its on-off control. The primary switch Q<highlight><subscript>1 </subscript></highlight>is turned on and off during each cycle T of the switch control signal, the cycle T consisting of one pulse, as from t<highlight><subscript>2 </subscript></highlight>to t<highlight><subscript>3</subscript></highlight>, and one space between such pulses, as from t<highlight><subscript>3 </subscript></highlight>to t<highlight><subscript>5</subscript></highlight>. The repetition rate of these primary switch control pulses V<highlight><subscript>g1 </subscript></highlight>is now assumed to be 20 kHz. It is also understood that the 50 Hz a.c. voltage V<highlight><subscript>ac </subscript></highlight>is now applied between the pair of a.c. input terminals <highlight><bold>1</bold></highlight> and <highlight><bold>2</bold></highlight> as at (D) in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> As the primary switch Q<highlight><subscript>1 </subscript></highlight>is repeatedly turned on and off as above, and the ancillary switch Q<highlight><subscript>2 </subscript></highlight>concurrently turned on and off as at (B) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, the input current I<highlight><subscript>in </subscript></highlight>of the rectifier circuit <highlight><bold>4</bold></highlight> will change in amplitude as at (B) in <cross-reference target="DRAWINGS">FIG. 5</cross-reference> in step with the amplitude of the a.c. input voltage V<highlight><subscript>ac </subscript></highlight>at (D) in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. Thus the a.c. input current I<highlight><subscript>ac </subscript></highlight>shown at (C) in <cross-reference target="DRAWINGS">FIG. 5</cross-reference> will closely approximate a sinusoidal wave, thereby achieving improvements in input waveform and in power factor. Incidentally, as a result of the connection of the first inductance coil L<highlight><subscript>1 </subscript></highlight>to the junction <highlight><bold>10</bold></highlight> between the transformer tertiary N<highlight><subscript>3 </subscript></highlight>and quaternary N<highlight><subscript>4</subscript></highlight>, the current I<highlight><subscript>L1 </subscript></highlight>does not flow through the first inductance coil L<highlight><subscript>1 </subscript></highlight>unless the potential at the second rectifier output conductor <highlight><bold>44</bold></highlight> grows higher than that at the junction <highlight><bold>10</bold></highlight> due to the voltage V<highlight><subscript>C1 </subscript></highlight>across the smoothing capacitor C<highlight><subscript>1</subscript></highlight>. <cross-reference target="DRAWINGS">FIG. 5</cross-reference> shows the rectifier input current I<highlight><subscript>in </subscript></highlight>and a.c. input current I<highlight><subscript>ac </subscript></highlight>as flowing from t<highlight><subscript>1 </subscript></highlight>to t<highlight><subscript>6 </subscript></highlight>and from t<highlight><subscript>8 </subscript></highlight>to t<highlight><subscript>9</subscript></highlight>. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> The operation of the <cross-reference target="DRAWINGS">FIG. 1</cross-reference> power supply exclusive of the ancillary soft-switching circuit <highlight><bold>7</bold></highlight> will be explained in some more detail. A current will flow through the path comprising the second rectifier output conductor <highlight><bold>44</bold></highlight>, first inductance coil L<highlight><subscript>1</subscript></highlight>, transformer tertiary N<highlight><subscript>3</subscript></highlight>, transformer primary N<highlight><subscript>1</subscript></highlight>, and primary switch Q<highlight><subscript>1 </subscript></highlight>during the conducting periods T<highlight><subscript>on </subscript></highlight>of the primary switch Q<highlight><subscript>1</subscript></highlight>, as from t<highlight><subscript>2 </subscript></highlight>to t<highlight><subscript>3 </subscript></highlight>in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. A current will flow at the same time through the path comprising the smoothing capacitor C<highlight><subscript>1</subscript></highlight>, transformer primary N<highlight><subscript>1</subscript></highlight>, and primary switch Q<highlight><subscript>1</subscript></highlight>. The voltage developing across the transformer secondary N<highlight><subscript>2 </subscript></highlight>during these primary switch conducting periods T<highlight><subscript>on </subscript></highlight>is oriented to reverse bias the diode D<highlight><subscript>0</subscript></highlight>, holding the same nonconductive. Energy is therefore stored on the transformer <highlight><bold>5</bold></highlight> during the primary switch conducting periods T<highlight><subscript>on</subscript></highlight>, as well as on the first inductance coil L<highlight><subscript>1</subscript></highlight>. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> On the other hand, during the nonconducting periods T<highlight><subscript>off </subscript></highlight>of the primary switch Q<highlight><subscript>1</subscript></highlight>, as from t<highlight><subscript>3 </subscript></highlight>to t<highlight><subscript>5 </subscript></highlight>in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, both first inductance coil L<highlight><subscript>1 </subscript></highlight>and transformer <highlight><bold>5</bold></highlight> will release the energy they have stored during each primary switch conducting period T<highlight><subscript>on</subscript></highlight>, causing current flow through the path comprising the second rectifier output conductor <highlight><bold>44</bold></highlight>, first inductance coil L<highlight><subscript>1</subscript></highlight>, transformer tertiary N<highlight><subscript>3</subscript></highlight>, and smoothing capacitor C<highlight><subscript>1</subscript></highlight>. This capacitor C<highlight><subscript>1 </subscript></highlight>will therefore be charged. A charging current for the smoothing capacitor C<highlight><subscript>1 </subscript></highlight>will also flow through the path comprising the first rectifier output conductor <highlight><bold>43</bold></highlight>, second inductance coil L<highlight><subscript>2</subscript></highlight>, and smoothing capacitor C<highlight><subscript>1</subscript></highlight>. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> The current charging the smoothing capacitor C<highlight><subscript>1 </subscript></highlight>during each primary switch nonconducting period T<highlight><subscript>off </subscript></highlight>will diminish with time. Unlike the showing of <cross-reference target="DRAWINGS">FIG. 3</cross-reference> the charging current of the smoothing capacitor C<highlight><subscript>1 </subscript></highlight>need not flow throughout each primary switch nonconducting period T<highlight><subscript>off</subscript></highlight>. The inductance values of the coils L<highlight><subscript>1 </subscript></highlight>and L<highlight><subscript>2 </subscript></highlight>may be so determined that the current I<highlight><subscript>in </subscript></highlight>may drop to zero as at t<highlight><subscript>4 </subscript></highlight>in <cross-reference target="DRAWINGS">FIG. 5</cross-reference> during each primary switch nonconducting period T<highlight><subscript>off</subscript></highlight>. </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> During these nonconducting periods T<highlight><subscript>off</subscript></highlight>, due to energy release from the transformer <highlight><bold>5</bold></highlight>, there will be induced across the transformer secondary N<highlight><subscript>2 </subscript></highlight>a voltage oriented to cause conduction-through the diode D<highlight><subscript>0 </subscript></highlight>of the rectifying and smoothing circuit <highlight><bold>6</bold></highlight>. The capacitor C<highlight><subscript>0 </subscript></highlight>and load <highlight><bold>18</bold></highlight> will both be powered through the diode D<highlight><subscript>0</subscript></highlight>. </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> One cycle of switching operation, lasting as from t<highlight><subscript>2 </subscript></highlight>to t<highlight><subscript>5 </subscript></highlight>in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, has now come to an end. The same cycle will be repeated after t<highlight><subscript>5 </subscript></highlight>when the primary switch Q<highlight><subscript>1 </subscript></highlight>is closed again. The power supply output voltage V<highlight><subscript>0 </subscript></highlight>may exceed a predefined limit in the course of such repetition of switching cycles. Thereupon the switch control circuit <highlight><bold>8</bold></highlight> will respond by shortening the primary switch conducting periods T<highlight><subscript>on </subscript></highlight>to an extent necessary to return the power supply output voltage V<highlight><subscript>0 </subscript></highlight>to normal. The switch control circuit <highlight><bold>8</bold></highlight> will also respond to an excessive drop in the power supply output voltage V<highlight><subscript>0</subscript></highlight>, by making the primary switch conducting periods T<highlight><subscript>on </subscript></highlight>longer until the output voltage returns to normal. </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> Reference is now invited to <cross-reference target="DRAWINGS">FIG. 4</cross-reference> again for a study of how the ancillary soft switching circuit <highlight><bold>7</bold></highlight> functions for the soft switching of the primary switch Q<highlight><subscript>1</subscript></highlight>. <cross-reference target="DRAWINGS">FIG. 4</cross-reference> may be considered an enlargement of a part of the t<highlight><subscript>1</subscript></highlight>-t<highlight><subscript>6 </subscript></highlight>period of <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. As will be noted from (A) and (B) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, which show the primary switch control pulses V<highlight><subscript>g1 </subscript></highlight>and ancillary switch control pulses V<highlight><subscript>g2</subscript></highlight>, both primary switch Q<highlight><subscript>1 </subscript></highlight>and ancillary switch Q<highlight><subscript>2 </subscript></highlight>are off. before t<highlight><subscript>1 </subscript></highlight>in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. Therefore, as in the t<highlight><subscript>3</subscript></highlight>-t<highlight><subscript>5 </subscript></highlight>period in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, the diode current I<highlight><subscript>do </subscript></highlight>will flow as at (M) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, and the voltage V<highlight><subscript>q1 </subscript></highlight>across the primary switch Q<highlight><subscript>1 </subscript></highlight>and the voltage V<highlight><subscript>q2 </subscript></highlight>across the ancillary switch Q<highlight><subscript>2 </subscript></highlight>will be both held high before t<highlight><subscript>1 </subscript></highlight>as at (C) and (E) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> The ancillary switch Q<highlight><subscript>2 </subscript></highlight>is shown turned on at t<highlight><subscript>1 </subscript></highlight>by the ancillary switch control signal V<highlight><subscript>q2</subscript></highlight>, at (B) in. <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. The current I<highlight><subscript>cq1 </subscript></highlight>discharged by the soft switching capacitor C<highlight><subscript>q1 </subscript></highlight>will then flow as at (G) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. There are two different paths for the flow of the discharge current, one comprising the soft switching capacitor C<highlight><subscript>q1</subscript></highlight>, transformer primary N<highlight><subscript>1</subscript></highlight>, transformer tertiary N<highlight><subscript>3</subscript></highlight>, transformer quaternary N<highlight><subscript>4</subscript></highlight>, ancillary diode D<highlight><subscript>a</subscript></highlight>, and ancillary switch Q<highlight><subscript>2</subscript></highlight>, and the other comprising the soft switching capacitor C<highlight><subscript>q1</subscript></highlight>, transformer primary N<highlight><subscript>1</subscript></highlight>, and smoothing capacitor C<highlight><subscript>1</subscript></highlight>. The voltage V<highlight><subscript>q1 </subscript></highlight>across the primary switch Q<highlight><subscript>1 </subscript></highlight>will drop as at (C) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference> with the flow of the discharge current, dropping substantially to zero at t<highlight><subscript>2</subscript></highlight>. The transformer tertiary N<highlight><subscript>3 </subscript></highlight>and quaternary N<highlight><subscript>4</subscript></highlight>, both connected in series with the ancillary switch Q<highlight><subscript>2</subscript></highlight>, are inductive, so that the discharge current I<highlight><subscript>cq1 </subscript></highlight>of the soft switching capacitor C<highlight><subscript>q1 </subscript></highlight>flows due to the resonance of the capacitance of the capacitor C<highlight><subscript>q1 </subscript></highlight>and the inductances of the transformer tertiary N<highlight><subscript>3 </subscript></highlight>and quaternary N<highlight><subscript>4</subscript></highlight>. The current I<highlight><subscript>cq1 </subscript></highlight>will gradually increase in absolute value from t<highlight><subscript>1</subscript></highlight>. </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> As indicated at (F) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, the current I<highlight><subscript>q2 </subscript></highlight>through the ancillary switch Q<highlight><subscript>2 </subscript></highlight>will rise in magnitude with the current I<highlight><subscript>q1</subscript></highlight>. It is thus seen that the zero current switching of the ancillary switch Q<highlight><subscript>2 </subscript></highlight>is accomplished at t<highlight><subscript>1</subscript></highlight>, with little or no power loss when this switch is turned on. A voltage will develop across the transformer secondary N<highlight><subscript>2 </subscript></highlight>in a direction to reverse bias the output rectifying diode D<highlight><subscript>0 </subscript></highlight>during the ensuing t<highlight><subscript>1</subscript></highlight>-t<highlight><subscript>2 </subscript></highlight>period when the current I<highlight><subscript>q2 </subscript></highlight>flows through the transformer tertiary N<highlight><subscript>3 </subscript></highlight>and quaternary N<highlight><subscript>4 </subscript></highlight>as at (F) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. The diode D<highlight><subscript>0 </subscript></highlight>will then become nonconductive, with no flow of current I<highlight><subscript>do </subscript></highlight>therethrough as at (M) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> During this same t<highlight><subscript>1</subscript></highlight>-t<highlight><subscript>2 </subscript></highlight>period there is some flow of current I<highlight><subscript>L1</subscript></highlight>, as at (H) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, along the path comprising the second rectifier output conductor <highlight><bold>44</bold></highlight>, first inductance coil L<highlight><subscript>1</subscript></highlight>, transformer quaternary N<highlight><subscript>4</subscript></highlight>, first ancillary diode D<highlight><subscript>a</subscript></highlight>, ancillary switch Q<highlight><subscript>2</subscript></highlight>, and third rectifier output conductor <highlight><bold>45</bold></highlight>. There is also some flow of current I<highlight><subscript>L2</subscript></highlight>, as at (I) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, along the path comprising the first rectifier output conductor <highlight><bold>43</bold></highlight>, second inductance coil L<highlight><subscript>2</subscript></highlight>, smoothing capacitor C<highlight><subscript>1 </subscript></highlight>and third rectifier output conductor <highlight><bold>45</bold></highlight>. </paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> Upon completion of discharge by the soft switching capacitor C<highlight><subscript>q1 </subscript></highlight>at t<highlight><subscript>2</subscript></highlight>, the current I<highlight><subscript>q1 </subscript></highlight>shown at (D) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference> will start flowing along the path comprising the transformer tertiary N<highlight><subscript>3</subscript></highlight>, transformer quaternary N<highlight><subscript>4</subscript></highlight>, first ancillary diode D<highlight><subscript>a</subscript></highlight>, ancillary switch Q<highlight><subscript>2</subscript></highlight>, primary switch protection diode D<highlight><subscript>q1</subscript></highlight>, and transformer primary N<highlight><subscript>1</subscript></highlight>, due to the liberation of the energy that has been stored on the transformer primary N<highlight><subscript>1</subscript></highlight>, tertiary N<highlight><subscript>3 </subscript></highlight>and quaternary N<highlight><subscript>4</subscript></highlight>. The current I<highlight><subscript>q1 </subscript></highlight>is shown at (D) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference> as the sum of the current through the primary switch Q<highlight><subscript>1 </subscript></highlight>and the current through its protection diode D<highlight><subscript>q1</subscript></highlight>. However, this current I<highlight><subscript>q1 </subscript></highlight>will be referred to as the primary switch current for simplicity. </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> The current I<highlight><subscript>db</subscript></highlight>, at (L) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, will also flow during the t<highlight><subscript>2</subscript></highlight>-t<highlight><subscript>3 </subscript></highlight>period along the path comprising the transformer quaternary N<highlight><subscript>4</subscript></highlight>, first ancillary diode D<highlight><subscript>a</subscript></highlight>, ancillary switch Q<highlight><subscript>2</subscript></highlight>, and second ancillary diode D<highlight><subscript>b</subscript></highlight>, due to the liberation of the energy from the transformer quaternary N<highlight><subscript>4</subscript></highlight>. The current I<highlight><subscript>q2 </subscript></highlight>through the ancillary switch Q<highlight><subscript>2 </subscript></highlight>will start diminishing at t<highlight><subscript>2</subscript></highlight>, as at (F) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, so that the primary switch current I<highlight><subscript>q1 </subscript></highlight>flowing through the primary switch protection diode D<highlight><subscript>q1 </subscript></highlight>will drop to zero at t<highlight><subscript>3</subscript></highlight>. </paragraph>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> Since the primary switch protection diode D<highlight><subscript>q1 </subscript></highlight>is conductive from t<highlight><subscript>2 </subscript></highlight>to t<highlight><subscript>3</subscript></highlight>, the voltage V<highlight><subscript>q1 </subscript></highlight>across the primary switch Q<highlight><subscript>1 </subscript></highlight>is approximately zero during this period. The zero voltage switching of the primary switch Q<highlight><subscript>1 </subscript></highlight>is therefore accomplished if it is turned on during the t<highlight><subscript>2</subscript></highlight>-t<highlight><subscript>3 </subscript></highlight>period. The primary switch control signal V<highlight><subscript>g1 </subscript></highlight>is shown at (A) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference> as going high at t<highlight><subscript>2 </subscript></highlight>for ease of explanation. However, in consideration of possible fluctuations in the moment the primary switch Q<highlight><subscript>1 </subscript></highlight>is turned on in practice, it is desirable and practical that the primary switch be turned on midway between t<highlight><subscript>2 </subscript></highlight>and t<highlight><subscript>3</subscript></highlight>. </paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> It must nevertheless be pointed out that the primary switch Q<highlight><subscript>1 </subscript></highlight>may be turned on before t<highlight><subscript>2 </subscript></highlight>when the voltage V<highlight><subscript>q1 </subscript></highlight>across the same becomes zero, and not earlier than t<highlight><subscript>1 </subscript></highlight>when it starts dwindling. Switching loss will then diminish to an extent to which the voltage V<highlight><subscript>q1 </subscript></highlight>has dropped at the moment the primary switch is turned on. </paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> Some reduction of switching loss is also possible if the primary switch Q<highlight><subscript>1 </subscript></highlight>is turned on shortly after t<highlight><subscript>3</subscript></highlight>. With the primary switch Q<highlight><subscript>1 </subscript></highlight>held open at t<highlight><subscript>3</subscript></highlight>, the resonance capacitor C<highlight><subscript>q1 </subscript></highlight>will start to be charged at that moment. But if the primary switch Q<highlight><subscript>1 </subscript></highlight>is turned on while the voltage across this capacitor C<highlight><subscript>q1 </subscript></highlight>is still less than the voltage V<highlight><subscript>q1 </subscript></highlight>across the primary switch during its nonconducting periods, then a corresponding reduction of the switching loss will be realized. Broadly speaking, therefore, the primary switch Q<highlight><subscript>1 </subscript></highlight>may be turned on at any moment after t<highlight><subscript>1 </subscript></highlight>when the ancillary switch Q<highlight><subscript>2 </subscript></highlight>conducts, provided that the voltage V<highlight><subscript>q1 </subscript></highlight>across the primary switch is less than that during the nonconducting period before t<highlight><subscript>1</subscript></highlight>. </paragraph>
<paragraph id="P-0062" lvl="0"><number>&lsqb;0062&rsqb;</number> Since <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is explanatory of what is taking place from t<highlight><subscript>1 </subscript></highlight>to t<highlight><subscript>6 </subscript></highlight>in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, the primary switch protection diode D<highlight><subscript>q1 </subscript></highlight>is understood to conduct at t<highlight><subscript>2 </subscript></highlight>in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. With a drop in the potential at the junction <highlight><bold>10</bold></highlight> between the transformer tertiary N<highlight><subscript>3 </subscript></highlight>and quaternary N<highlight><subscript>4</subscript></highlight>, the current I<highlight><subscript>L1 </subscript></highlight>through the first inductance coil L<highlight><subscript>1 </subscript></highlight>will start increasing as at (H) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. This current I<highlight><subscript>L1 </subscript></highlight>will flow along the path comprising the second rectifier output conductor <highlight><bold>44</bold></highlight>, first inductance coil L<highlight><subscript>1</subscript></highlight>, transformer quaternary N<highlight><subscript>4</subscript></highlight>, first ancillary diode D<highlight><subscript>a</subscript></highlight>, ancillary switch Q<highlight><subscript>2</subscript></highlight>, and third rectifier output conductor <highlight><bold>45</bold></highlight>. As depicted at (I) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, the current I<highlight><subscript>L2 </subscript></highlight>through the second inductance coil L<highlight><subscript>2 </subscript></highlight>will continue flowing during the t<highlight><subscript>2</subscript></highlight>-t<highlight><subscript>3 </subscript></highlight>period, as during the t<highlight><subscript>1</subscript></highlight>-t<highlight><subscript>2 </subscript></highlight>period, but dwindle to zero at t<highlight><subscript>3</subscript></highlight>. </paragraph>
<paragraph id="P-0063" lvl="0"><number>&lsqb;0063&rsqb;</number> At t<highlight><subscript>3</subscript></highlight>, when the primary switch protection diode D<highlight><subscript>q1 </subscript></highlight>becomes incapable of being held conductive, the current I<highlight><subscript>q1 </subscript></highlight>through the primary switch Q<highlight><subscript>1 </subscript></highlight>will become zero and thereafter start flowing positive as at (D) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. Thus, during the ensuing t<highlight><subscript>3</subscript></highlight>-t<highlight><subscript>4 </subscript></highlight>period, the primary switch current I<highlight><subscript>q1 </subscript></highlight>will flow along both the path comprising the first a.c. input terminal <highlight><bold>1</bold></highlight>, filter <highlight><bold>3</bold></highlight>, fifth diode D<highlight><subscript>5</subscript></highlight>, first inductance coil L<highlight><subscript>1</subscript></highlight>, transformer tertiary N<highlight><subscript>3</subscript></highlight>, transformer primary N<highlight><subscript>1</subscript></highlight>, primary switch Q<highlight><subscript>1</subscript></highlight>, fourth diode D<highlight><subscript>4</subscript></highlight>, filter <highlight><bold>3</bold></highlight>, and second a.c. input terminal <highlight><bold>2</bold></highlight>, and the path comprising the smoothing capacitor C<highlight><subscript>1</subscript></highlight>, transformer primary N<highlight><subscript>1</subscript></highlight>, and primary switch Q<highlight><subscript>1</subscript></highlight>. </paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> It is understood that energy release from the transformer quaternary N<highlight><subscript>4 </subscript></highlight>comes to an end at t<highlight><subscript>4</subscript></highlight>, rather than at t<highlight><subscript>3</subscript></highlight>, with the result that the current I<highlight><subscript>q2 </subscript></highlight>flows during the t<highlight><subscript>3</subscript></highlight>-t<highlight><subscript>4 </subscript></highlight>period, as at (F) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, along the path comprising the transformer quaternary N<highlight><subscript>4</subscript></highlight>, first ancillary diode D<highlight><subscript>a</subscript></highlight>, ancillary switch Q<highlight><subscript>2</subscript></highlight>, smoothing capacitor C<highlight><subscript>1</subscript></highlight>, and transformer tertiary N<highlight><subscript>3</subscript></highlight>. The rectifying diode D<highlight><subscript>0 </subscript></highlight>will be reverse biased by the voltage building up across the transformer secondary N<highlight><subscript>2 </subscript></highlight>when the primary switch current I<highlight><subscript>q1 </subscript></highlight>is going positive as from t<highlight><subscript>3 </subscript></highlight>to t<highlight><subscript>4</subscript></highlight>, and from t<highlight><subscript>4 </subscript></highlight>to t<highlight><subscript>5</subscript></highlight>, in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. The current I<highlight><subscript>do </subscript></highlight>through this diode D<highlight><subscript>0 </subscript></highlight>will therefore remain zero as at (M) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. </paragraph>
<paragraph id="P-0065" lvl="0"><number>&lsqb;0065&rsqb;</number> The current I<highlight><subscript>q2 </subscript></highlight>through the ancillary switch Q<highlight><subscript>2 </subscript></highlight>will be zero as at (F) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, whereas the current I<highlight><subscript>q1 </subscript></highlight>through the primary switch Q<highlight><subscript>1 </subscript></highlight>will flow as at (D) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, from t<highlight><subscript>4 </subscript></highlight>to t<highlight><subscript>5</subscript></highlight>. During this period, as from t<highlight><subscript>3 </subscript></highlight>to t<highlight><subscript>4</subscript></highlight>, there will be current flow both along the first path comprising the first a.c. input terminal <highlight><bold>1</bold></highlight>, filter <highlight><bold>3</bold></highlight>, fifth diode D<highlight><subscript>5</subscript></highlight>, first inductance coil L<highlight><subscript>1</subscript></highlight>, transformer tertiary N<highlight><subscript>3</subscript></highlight>, transformer primary N<highlight><subscript>1</subscript></highlight>, primary switch Q<highlight><subscript>1</subscript></highlight>, fourth diode D<highlight><subscript>4</subscript></highlight>, filter <highlight><bold>3</bold></highlight>, and second a.c. input terminal <highlight><bold>2</bold></highlight>, and along the path comprising the smoothing capacitor C<highlight><subscript>1</subscript></highlight>, transformer primary N<highlight><subscript>1</subscript></highlight>, and primary switch Q<highlight><subscript>1</subscript></highlight>. The current on the first path is equivalent to the first inductance coil current I<highlight><subscript>L1 </subscript></highlight>shown at (H) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. The current on the second path is equivalent to the smoothing capacitor current I<highlight><subscript>C1 </subscript></highlight>during the t<highlight><subscript>4</subscript></highlight>-t<highlight><subscript>5 </subscript></highlight>period at (K) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. The current I<highlight><subscript>q1 </subscript></highlight>through the primary switch Q<highlight><subscript>1 </subscript></highlight>is the sum of the currents on the first and the second path. The first and third diodes D<highlight><subscript>1 </subscript></highlight>and D<highlight><subscript>3 </subscript></highlight>of the rectifier circuit <highlight><bold>4</bold></highlight> are both reverse biased during this t<highlight><subscript>4</subscript></highlight>-t<highlight><subscript>5 </subscript></highlight>period by the voltage developing across the second inductance coil L<highlight><subscript>2</subscript></highlight>, which is electromagnetically coupled to the first inductance coil L<highlight><subscript>1</subscript></highlight>, so that there is no current flow through the second inductance coil L<highlight><subscript>2</subscript></highlight>. </paragraph>
<paragraph id="P-0066" lvl="0"><number>&lsqb;0066&rsqb;</number> The voltage V<highlight><subscript>q2 </subscript></highlight>across the ancillary switch Q<highlight><subscript>2 </subscript></highlight>is zero from t<highlight><subscript>4 </subscript></highlight>to t<highlight><subscript>5</subscript></highlight>, as at (E) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. The current I<highlight><subscript>q2 </subscript></highlight>through the ancillary switch Q<highlight><subscript>2 </subscript></highlight>is zero from t<highlight><subscript>4 </subscript></highlight>to t<highlight><subscript>5</subscript></highlight>, as at (F) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. The ancillary switch Q<highlight><subscript>2 </subscript></highlight>may therefore be turned off at any moment during this t<highlight><subscript>4</subscript></highlight>-t<highlight><subscript>5 </subscript></highlight>period for both zero-voltage and zero-current switching. The conduction control of the ancillary switch Q<highlight><subscript>2 </subscript></highlight>is shown to end at t<highlight><subscript>5 </subscript></highlight>when that of the primary switch Q<highlight><subscript>1 </subscript></highlight>also ends, in this particular embodiment of the invention. The zero-voltage and zero-current switching of the ancillary switch Q<highlight><subscript>2 </subscript></highlight>is thus accomplished for reduction of switching loss when the ancillary switch Q<highlight><subscript>2 </subscript></highlight>is turned off. In practice, of course, the ancillary switch Q<highlight><subscript>2 </subscript></highlight>may be turned off at any other moment from t<highlight><subscript>4 </subscript></highlight>to t<highlight><subscript>5</subscript></highlight>. </paragraph>
<paragraph id="P-0067" lvl="0"><number>&lsqb;0067&rsqb;</number> As plotted at (D) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, the current I<highlight><subscript>q1 </subscript></highlight>through the primary switch Q<highlight><subscript>1 </subscript></highlight>will drop to zero at t<highlight><subscript>5 </subscript></highlight>when this switch is turned off. The current I<highlight><subscript>cq1 </subscript></highlight>will flow instead into the soft switching capacitor C<highlight><subscript>q1</subscript></highlight>, as at (G) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, thereby charging the same. The voltage V<highlight><subscript>q1 </subscript></highlight>across the primary switch Q<highlight><subscript>1 </subscript></highlight>will rise with a gradient as at (C) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. The zero-voltage turnoff of the primary switch Q<highlight><subscript>1 </subscript></highlight>has thus been achieved. The current charging the soft switching capacitor C<highlight><subscript>q1 </subscript></highlight>as above will flow both along the path comprising the rectifier circuit <highlight><bold>4</bold></highlight>, first inductance coil L<highlight><subscript>1</subscript></highlight>, transformer tertiary N<highlight><subscript>3</subscript></highlight>, transformer primary N<highlight><subscript>1</subscript></highlight>, and soft switching capacitor C<highlight><subscript>q1</subscript></highlight>, and along the path comprising the smoothing capacitor C<highlight><subscript>1</subscript></highlight>, transformer primary N<highlight><subscript>1</subscript></highlight>, and soft switching capacitor C<highlight><subscript>q1</subscript></highlight>. </paragraph>
<paragraph id="P-0068" lvl="0"><number>&lsqb;0068&rsqb;</number> The voltage across the soft switching capacitor C<highlight><subscript>q1 </subscript></highlight>will gradually build up after t<highlight><subscript>5 </subscript></highlight>when both primary switch Q<highlight><subscript>1 </subscript></highlight>and ancillary switch Q<highlight><subscript>2 </subscript></highlight>turn off. Thereupon the voltage impressed to the transformer primary N<highlight><subscript>1 </subscript></highlight>from the smoothing capacitor C<highlight><subscript>1 </subscript></highlight>will diminish until it becomes practically zero at t<highlight><subscript>6</subscript></highlight>. </paragraph>
<paragraph id="P-0069" lvl="0"><number>&lsqb;0069&rsqb;</number> The transformer <highlight><bold>5</bold></highlight> will commence liberation of the stored energy at t<highlight><subscript>6 </subscript></highlight>when the primary switch Q<highlight><subscript>1 </subscript></highlight>completely goes off. The diode D<highlight><subscript>0 </subscript></highlight>of the rectifying and smoothing circuit <highlight><bold>6</bold></highlight> will then be forward biased by the voltage across the transformer secondary N<highlight><subscript>2</subscript></highlight>, with the result that the diode current I<highlight><subscript>do </subscript></highlight>will start flowing as at (M) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. A voltage will develop across the transformer tertiary N<highlight><subscript>3</subscript></highlight>, which is electromagnetically coupled to the transformer secondary N<highlight><subscript>2</subscript></highlight>, with the indicated polarity when the primary switch Q<highlight><subscript>1 </subscript></highlight>is off. The potential at the junction <highlight><bold>10</bold></highlight> between the transformer tertiary N<highlight><subscript>3 </subscript></highlight>and quaternary N<highlight><subscript>4 </subscript></highlight>will therefore be higher than the voltage across the smoothing capacitor C<highlight><subscript>1 </subscript></highlight>by the voltage across the transformer tertiary N<highlight><subscript>3</subscript></highlight>. The current I<highlight><subscript>L1 </subscript></highlight>through the first inductance coil L<highlight><subscript>1 </subscript></highlight>will start diminishing at t<highlight><subscript>6</subscript></highlight>, as at (H) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. </paragraph>
<paragraph id="P-0070" lvl="0"><number>&lsqb;0070&rsqb;</number> On the other hand, being electromagnetically coupled to the first inductance coil L<highlight><subscript>1</subscript></highlight>, the second inductance coil L<highlight><subscript>2 </subscript></highlight>will give rise to a voltage forwardly biasing the first and third diodes D<highlight><subscript>1 </subscript></highlight>and D<highlight><subscript>3 </subscript></highlight>of the rectifier circuit <highlight><bold>4</bold></highlight> with a rise in the potential at the junction <highlight><bold>10</bold></highlight> between the transformer tertiary N<highlight><subscript>3 </subscript></highlight>and quaternary N<highlight><subscript>4 </subscript></highlight>when the primary switch Q<highlight><subscript>1 </subscript></highlight>is off. The current I<highlight><subscript>L2 </subscript></highlight>through the second inductance coil L<highlight><subscript>2 </subscript></highlight>will start flowing at t<highlight><subscript>6</subscript></highlight>, as at (I) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. </paragraph>
<paragraph id="P-0071" lvl="0"><number>&lsqb;0071&rsqb;</number> Flowing along the path comprising the rectifier circuit <highlight><bold>4</bold></highlight>, first inductance coil L<highlight><subscript>1</subscript></highlight>, transformer tertiary N<highlight><subscript>3</subscript></highlight>, and smoothing capacitor C<highlight><subscript>1</subscript></highlight>, the current I<highlight><subscript>L1 </subscript></highlight>shown at (H) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference> will diminish in magnitude with energy release from the first inductance coil L<highlight><subscript>1 </subscript></highlight>until it becomes zero at t<highlight><subscript>7</subscript></highlight>. As indicated at (I) in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, on the other hand, the current I<highlight><subscript>L2 </subscript></highlight>on the second inductance coil L<highlight><subscript>2</subscript></highlight>, which flows along the path comprising the rectifier circuit <highlight><bold>4</bold></highlight>, second inductance coil L<highlight><subscript>2</subscript></highlight>, and smoothing capacitor C<highlight><subscript>1</subscript></highlight>, will gradually rise in magnitude until t<highlight><subscript>7 </subscript></highlight>and dwindle thereafter. These inductance coil currents I<highlight><subscript>L1 </subscript></highlight>and I<highlight><subscript>L2 </subscript></highlight>combine into the smoothing capacitor current I<highlight><subscript>C1</subscript></highlight>. </paragraph>
<paragraph id="P-0072" lvl="0"><number>&lsqb;0072&rsqb;</number> The t<highlight><subscript>7</subscript></highlight>-t<highlight><subscript>8 </subscript></highlight>period is a repetition of the pre-t<highlight><subscript>1 </subscript></highlight>period in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. Due to energy release from the second inductance coil L<highlight><subscript>2</subscript></highlight>, the current I<highlight><subscript>L2 </subscript></highlight>will flow along the path comprising the rectifier circuit <highlight><bold>4</bold></highlight>, second inductance coil L<highlight><subscript>2</subscript></highlight>, and smoothing capacitor C<highlight><subscript>1</subscript></highlight>. </paragraph>
<paragraph id="P-0073" lvl="0"><number>&lsqb;0073&rsqb;</number> One cycle of operation comes to an end at t<highlight><bold>8</bold></highlight>. Another similar cycle will restart at t<highlight><subscript>8 </subscript></highlight>when the ancillary switch Q<highlight><subscript>2 </subscript></highlight>is turned on again. </paragraph>
<paragraph id="P-0074" lvl="0"><number>&lsqb;0074&rsqb;</number> The advantages gained by this particular embodiment of the invention may be recapitulated as follows: </paragraph>
<paragraph id="P-0075" lvl="2"><number>&lsqb;0075&rsqb;</number> 1. The primary switch Q<highlight><subscript>1 </subscript></highlight>is turned both on and off at zero voltage, assuring less switching loss, higher efficiency, and less noise production. </paragraph>
<paragraph id="P-0076" lvl="2"><number>&lsqb;0076&rsqb;</number> 2. The ancillary switch Q<highlight><subscript>2 </subscript></highlight>is turned on at zero current and off at zero voltage and zero current, resulting in less switching loss and noise production. </paragraph>
<paragraph id="P-0077" lvl="2"><number>&lsqb;0077&rsqb;</number> 3. The currents I<highlight><subscript>L1 </subscript></highlight>and I<highlight><subscript>L2 </subscript></highlight>flowing through the inductance coils L<highlight><subscript>1 </subscript></highlight>and L<highlight><subscript>2 </subscript></highlight>change in peak values with the amplitude of the a.c. input voltage V<highlight><subscript>ac</subscript></highlight>, with consequent improvements in a.c. input power factor and waveform. Such improvements in power factor and waveform are accomplished with the aid of the primary switch Q<highlight><subscript>1 </subscript></highlight>in the d.c.-to-d.c. converter circuit comprising the smoothing capacitor C<highlight><subscript>1</subscript></highlight>, transformer <highlight><bold>5</bold></highlight>, primary switch Q<highlight><subscript>1</subscript></highlight>, and rectifying and smoothing circuit <highlight><bold>6</bold></highlight>. The objectives of improved power factor, improved waveform, and output voltage control are realized with the simple circuitry. </paragraph>
<paragraph id="P-0078" lvl="2"><number>&lsqb;0078&rsqb;</number> 4. The ancillary circuit <highlight><bold>7</bold></highlight> for the soft switching of the primary switch Q<highlight><subscript>1 </subscript></highlight>makes use of the windings N<highlight><subscript>3 </subscript></highlight>and N<highlight><subscript>4 </subscript></highlight>which are incorporated with the transformer <highlight><bold>5</bold></highlight> as its tertiary and quaternary, thereby avoiding too much increase in the size and cost of the power supply. </paragraph>
<paragraph id="P-0079" lvl="2"><number>&lsqb;0079&rsqb;</number> 5. By reason of the connection of the first inductance coil L<highlight><subscript>1 </subscript></highlight>to the junction <highlight><bold>10</bold></highlight> between the transformer tertiary N<highlight><subscript>3 </subscript></highlight>and quaternary N<highlight><subscript>4</subscript></highlight>, the current I<highlight><subscript>L1 </subscript></highlight>does not flow through this first inductance coil even if the primary switch is closed, unless the potential on the first rectifier output conductor <highlight><bold>44</bold></highlight> grows higher than that at the junction <highlight><bold>10</bold></highlight>. The first inductance coil current I<highlight><subscript>L1 </subscript></highlight>does not flow for this reason during the t<highlight><subscript>0</subscript></highlight>-t<highlight><subscript>1</subscript></highlight>, t<highlight><subscript>6</subscript></highlight>-t<highlight><subscript>8</subscript></highlight>, and t<highlight><subscript>9</subscript></highlight>-t<highlight><subscript>10 </subscript></highlight>periods in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. Although this is disadvantageous purely from the standpoints of waveform and power factor improvements, it should also be taken into account that power loss does not occur at the first inductance coil L<highlight><subscript>1 </subscript></highlight>as long as there is no current flow therethrough. Higher efficiency may therefore be attained without sacrifice in waveform and power factor through adjustment of the turns of the transformer primary N<highlight><subscript>1</subscript></highlight>, tertiary N<highlight><subscript>3 </subscript></highlight>and quaternary N<highlight><subscript>4 </subscript></highlight>and of the periods of current flow through the first inductance coil L<highlight><subscript>1</subscript></highlight>. </paragraph>
</section>
<section>
<heading lvl="1">Embodiment of FIG. <highlight><bold>6</bold></highlight> </heading>
<paragraph id="P-0080" lvl="0"><number>&lsqb;0080&rsqb;</number> This alternative form of switching power supply features a rectifier circuit <highlight><bold>4</bold></highlight><highlight><subscript>a </subscript></highlight>in substitution for the <cross-reference target="DRAWINGS">FIG. 1</cross-reference> rectifier circuit <highlight><bold>4</bold></highlight>, and an addition of two reverse-blocking diodes D<highlight><subscript>11 </subscript></highlight>and D<highlight><subscript>12 </subscript></highlight>and a bypass capacitor C<highlight><subscript>2</subscript></highlight>. All the other details of construction are as set forth above with reference to <cross-reference target="DRAWINGS">FIGS. 1 and 2</cross-reference>. </paragraph>
<paragraph id="P-0081" lvl="0"><number>&lsqb;0081&rsqb;</number> The modified rectifier circuit <highlight><bold>4</bold></highlight><highlight><subscript>a </subscript></highlight>differs from its <cross-reference target="DRAWINGS">FIG. 1</cross-reference> counterpart <highlight><bold>4</bold></highlight> in having but four diodes D<highlight><subscript>1</subscript></highlight>-D<highlight><subscript>4</subscript></highlight>, instead of six, which are of the same connections as their equivalents in the <cross-reference target="DRAWINGS">FIG. 1</cross-reference> circuit <highlight><bold>4</bold></highlight>. As the modified rectifier circuit <highlight><bold>4</bold></highlight><highlight><subscript>a </subscript></highlight>does not have the diodes D<highlight><subscript>5 </subscript></highlight>and D<highlight><subscript>6 </subscript></highlight>of the <cross-reference target="DRAWINGS">FIG. 1</cross-reference> circuit <highlight><bold>4</bold></highlight>, the junction <highlight><bold>40</bold></highlight> between the first and third diodes D<highlight><subscript>1 </subscript></highlight>and D<highlight><subscript>3 </subscript></highlight>is connected to both first and second rectifier output conductors <highlight><bold>43</bold></highlight> and <highlight><bold>44</bold></highlight>. These rectifier output conductors <highlight><bold>43</bold></highlight> and <highlight><bold>44</bold></highlight> are connected to the inductance coils L<highlight><subscript>2 </subscript></highlight>and L<highlight><subscript>1 </subscript></highlight>via reverse-blocking diodes D<highlight><subscript>12 </subscript></highlight>and D<highlight><subscript>11</subscript></highlight>, respectively. The reverse-blocking diodes D<highlight><subscript>11 </subscript></highlight>and D<highlight><subscript>12 </subscript></highlight>could be connected on the output sides of the inductance coils L<highlight><subscript>1 </subscript></highlight>and L<highlight><subscript>2</subscript></highlight>, as indicated in phantom outline in this figure. </paragraph>
<paragraph id="P-0082" lvl="0"><number>&lsqb;0082&rsqb;</number> The bypass capacitor C<highlight><subscript>2 </subscript></highlight>is connected between the third rectifier output conductor <highlight><bold>45</bold></highlight> and the junction <highlight><bold>40</bold></highlight> between the rectifier diodes D<highlight><subscript>1 </subscript></highlight>and D<highlight><subscript>3</subscript></highlight>. The higher frequency component produced by the operation of the primary switch Q<highlight><subscript>1 </subscript></highlight>does not flow through the four rectifier diodes D<highlight><subscript>1</subscript></highlight>-D<highlight><subscript>4 </subscript></highlight>but to the bypass capacitor C<highlight><subscript>2</subscript></highlight>. There is therefore less noise production by the rectifier diodes D<highlight><subscript>1</subscript></highlight>-D<highlight><subscript>4</subscript></highlight>. Inexpensive low-frequency diodes find use as the four rectifier diodes D<highlight><subscript>1</subscript></highlight>-D<highlight><subscript>4 </subscript></highlight>purely for rectification of the low-frequency input voltage V<highlight><subscript>ac</subscript></highlight>, because no high-frequency current is to flow through these diodes D<highlight><subscript>1</subscript></highlight>-D<highlight><subscript>4</subscript></highlight>. The reverse-blocking diodes D<highlight><subscript>11 </subscript></highlight>and D<highlight><subscript>12 </subscript></highlight>should be high-frequency devices capable of response to the switching frequency of the primary switch Q<highlight><subscript>1</subscript></highlight>. </paragraph>
<paragraph id="P-0083" lvl="0"><number>&lsqb;0083&rsqb;</number> Fundamentally, the <cross-reference target="DRAWINGS">FIG. 6</cross-reference> power supply operates the same way as does the <cross-reference target="DRAWINGS">FIG. 1</cross-reference> device and so gains the same advantages therewith. The advantages peculiar to this embodiment are as set forth previously. </paragraph>
</section>
<section>
<heading lvl="1">Embodiment of FIGS. <highlight><bold>7</bold></highlight> and <highlight><bold>8</bold></highlight> </heading>
<paragraph id="P-0084" lvl="0"><number>&lsqb;0084&rsqb;</number> A comparison of <cross-reference target="DRAWINGS">FIGS. 1 and 7</cross-reference> will reveal that this third preferred embodiment differs from that of <cross-reference target="DRAWINGS">FIG. 1</cross-reference> in: (a) the construction of another modified rectifier circuit <highlight><bold>4</bold></highlight><highlight><subscript>b</subscript></highlight>; (b) the connections of inductance coils L<highlight><subscript>1 </subscript></highlight>and L<highlight><subscript>2</subscript></highlight>; and (c) the addition of reverse-blocking diodes D<highlight><subscript>11 </subscript></highlight>and D<highlight><subscript>12</subscript></highlight>. </paragraph>
<paragraph id="P-0085" lvl="0"><number>&lsqb;0085&rsqb;</number> The rectifier circuit <highlight><bold>4</bold></highlight><highlight><subscript>b </subscript></highlight>is similar to the <cross-reference target="DRAWINGS">FIG. 6</cross-reference> rectifier circuit <highlight><bold>4</bold></highlight><highlight><subscript>a </subscript></highlight>in having four diodes D<highlight><subscript>1</subscript></highlight>-D<highlight><subscript>4 </subscript></highlight>but differs therefrom, and from the <cross-reference target="DRAWINGS">FIG. 1</cross-reference> rectifier circuit <highlight><bold>4</bold></highlight> too, in having but two output conductors <highlight><bold>43</bold></highlight> and <highlight><bold>45</bold></highlight>. This pair of output conductors <highlight><bold>43</bold></highlight> and <highlight><bold>45</bold></highlight> are for production of a full-wave rectified output voltage. </paragraph>
<paragraph id="P-0086" lvl="0"><number>&lsqb;0086&rsqb;</number> Intended for improvements in power factor and waveform as in the foregoing embodiments, the two inductance coils L<highlight><subscript>1 </subscript></highlight>and L<highlight><subscript>2 </subscript></highlight>are electromagnetically coupled together, being both wound on a magnetic core <highlight><bold>17</bold></highlight>, and polarized in the same direction. The first inductance coil L<highlight><subscript>1 </subscript></highlight>has one extremity thereof connected to the first rectifier output conductor <highlight><bold>43</bold></highlight>, and the other extremity connected to one extremity of the second inductance coil L<highlight><subscript>2 </subscript></highlight>and, via the first reverse-blocking diode D<highlight><subscript>11 </subscript></highlight>to the junction <highlight><bold>10</bold></highlight> between the transformer tertiary N<highlight><subscript>3 </subscript></highlight>and quaternary N<highlight><subscript>4</subscript></highlight>. The other extremity of the second inductance coil L<highlight><subscript>2 </subscript></highlight>is connected to the smoothing capacitor C<highlight><subscript>1 </subscript></highlight>via the second reverse-blocking diode D<highlight><subscript>12</subscript></highlight>. The two inductance coils L<highlight><subscript>1 </subscript></highlight>and L<highlight><subscript>2 </subscript></highlight>may be formed by tapping a winding at <highlight><bold>40</bold></highlight>&prime;. The second reverse-blocking diode D<highlight><subscript>12 </subscript></highlight>could be connected between the tap or junction <highlight><bold>40</bold></highlight> and the second inductance coil L<highlight><subscript>2</subscript></highlight>. </paragraph>
<paragraph id="P-0087" lvl="0"><number>&lsqb;0087&rsqb;</number> The <cross-reference target="DRAWINGS">FIG. 7</cross-reference> power supply operates essentially the same way as that of <cross-reference target="DRAWINGS">FIG. 1</cross-reference> as the switch control pulses V<highlight><subscript>g1 </subscript></highlight>and V<highlight><subscript>q2</subscript></highlight>, shown at (A) and (B) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, are impressed respectively to the primary switch Q<highlight><subscript>1 </subscript></highlight>and ancillary switch Q<highlight><subscript>2 </subscript></highlight>from the switch control circuit <highlight><bold>8</bold></highlight> while the commercial sinusoidal a.c. voltage V<highlight><subscript>ac</subscript></highlight>, (D) in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, is being applied to the pair of a.c. input terminals <highlight><bold>1</bold></highlight> and <highlight><bold>2</bold></highlight>. The input current I<highlight><subscript>in</subscript></highlight>, (B) in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, of the rectifier circuit <highlight><bold>4</bold></highlight> will change in amplitude with that of the a.c. input voltage V<highlight><subscript>ac</subscript></highlight>, with the result that the a.c. input current I<highlight><subscript>ac</subscript></highlight>, (C) in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, closely approximates a sinusoidal wave for improvements in power factor and waveform. </paragraph>
<paragraph id="P-0088" lvl="0"><number>&lsqb;0088&rsqb;</number> Since the first inductance coil L<highlight><subscript>1 </subscript></highlight>is connected via the reverse-blocking diode D<highlight><subscript>1 </subscript></highlight>to the junction <highlight><bold>10</bold></highlight> between the transformer tertiary N<highlight><subscript>3 </subscript></highlight>and quaternary N<highlight><subscript>4</subscript></highlight>, the current I<highlight><subscript>L1 </subscript></highlight>will flow through the first inductance coil L<highlight><subscript>1 </subscript></highlight>when the potential on the first rectifier output conductor <highlight><bold>43</bold></highlight> is higher than that of the junction <highlight><bold>10</bold></highlight> which is due to the voltage V<highlight><subscript>c1 </subscript></highlight>across the smoothing capacitor C<highlight><subscript>1</subscript></highlight>. The rectifier input current I<highlight><subscript>in </subscript></highlight>and a.c. input current I<highlight><subscript>ac </subscript></highlight>are shown to flow from t<highlight><subscript>1 </subscript></highlight>to t<highlight><subscript>6</subscript></highlight>, and from t<highlight><subscript>8 </subscript></highlight>to t<highlight><subscript>9</subscript></highlight>, in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. </paragraph>
<paragraph id="P-0089" lvl="0"><number>&lsqb;0089&rsqb;</number> The operation of the <cross-reference target="DRAWINGS">FIG. 7</cross-reference> power supply exclusive of the ancillary soft switching circuit <highlight><bold>7</bold></highlight> will be explained in some more detail. Current will flow along the path comprising the first rectifier output conductor <highlight><bold>43</bold></highlight>, first inductance coil L<highlight><subscript>1</subscript></highlight>, first reverse-blocking diode D<highlight><subscript>1</subscript></highlight>, transformer tertiary N<highlight><subscript>3</subscript></highlight>, transformer primary N<highlight><subscript>1</subscript></highlight>, and primary switch Q<highlight><subscript>1 </subscript></highlight>during each conducting period T<highlight><subscript>on </subscript></highlight>of this switch Q<highlight><subscript>1</subscript></highlight>, as from t<highlight><subscript>2 </subscript></highlight>to t<highlight><subscript>3 </subscript></highlight>in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. Current will flow at the same time along the path comprising the smoothing capacitor C<highlight><subscript>1</subscript></highlight>, transformer primary N<highlight><subscript>1</subscript></highlight>, and primary switch Q<highlight><subscript>1</subscript></highlight>. The voltage appearing across the transformer secondary N<highlight><subscript>2 </subscript></highlight>during each such period T<highlight><subscript>on </subscript></highlight>will be oriented to reverse-bias the diode D<highlight><subscript>0 </subscript></highlight>of the rectifying and smoothing circuit <highlight><bold>6</bold></highlight>, holding this diode nonconductive. Energy will therefore be stored on the transformer <highlight><bold>5</bold></highlight>, as well as on the first inductance coil L<highlight><subscript>1</subscript></highlight>. </paragraph>
<paragraph id="P-0090" lvl="0"><number>&lsqb;0090&rsqb;</number> During each nonconducting period T<highlight><subscript>off </subscript></highlight>of the primary switch Q<highlight><subscript>1</subscript></highlight>, on the other hand, as from, t<highlight><subscript>3 </subscript></highlight>to t<highlight><subscript>5 </subscript></highlight>in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, both first inductance coil L<highlight><subscript>1 </subscript></highlight>and transformer <highlight><bold>5</bold></highlight> will release the energy they have stored during the preceding conducting period T<highlight><subscript>on</subscript></highlight>. Current will then flow along the path comprising the first rectifier output conductor <highlight><bold>43</bold></highlight>, first inductance coil L<highlight><subscript>1</subscript></highlight>, first reverse-blocking diode D<highlight><subscript>1 </subscript></highlight><highlight><subscript>1</subscript></highlight>, transformer tertiary N<highlight><subscript>3</subscript></highlight>, and smoothing capacitor C<highlight><subscript>1 </subscript></highlight>thereby charging this capacitor. A charging current will also flow along the path comprising the first rectifier output conductor <highlight><bold>43</bold></highlight>, first inductance coil L<highlight><subscript>1</subscript></highlight>, second inductance coil L<highlight><subscript>2</subscript></highlight>, second reverse-blocking diode D<highlight><subscript>12</subscript></highlight>, and smoothing capacitor C<highlight><subscript>1</subscript></highlight>. The current charging the smoothing capacitor C<highlight><subscript>1 </subscript></highlight>during each primary switch nonconducting period T<highlight><subscript>off </subscript></highlight>will diminish with time. Although <cross-reference target="DRAWINGS">FIG. 5</cross-reference> shows the charging current I<highlight><subscript>in </subscript></highlight>as flowing throughout each primary switch nonconducting period T<highlight><subscript>off</subscript></highlight>, this current may be made to cease flowing before the end of the nonconducting period, as at t<highlight><subscript>4 </subscript></highlight>in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. The inductance values of the coils L<highlight><subscript>1 </subscript></highlight>and L<highlight><subscript>2 </subscript></highlight>may be readjusted for such termination of the charging current flow earlier than the end of each nonconducting period T<highlight><subscript>off</subscript></highlight>. </paragraph>
<paragraph id="P-0091" lvl="0"><number>&lsqb;0091&rsqb;</number> As the transformer <highlight><bold>5</bold></highlight> liberates the stored energy during each primary switch nonconducting period T<highlight><subscript>off </subscript></highlight>there will be induced on the transformer secondary N<highlight><subscript>2 </subscript></highlight>a voltage oriented to cause conduction through the diode D<highlight><subscript>0 </subscript></highlight>of the rectifying and smoothing circuit <highlight><bold>6</bold></highlight>. The result will be power delivery to both capacitor C<highlight><subscript>0 </subscript></highlight>and load <highlight><bold>13</bold></highlight>. Another cycle of operation will restart at t<highlight><subscript>5 </subscript></highlight>in <cross-reference target="DRAWINGS">FIG. 5</cross-reference> when the primary switch Q<highlight><subscript>1 </subscript></highlight>reconducts. The output voltage V<highlight><subscript>o </subscript></highlight>of the <cross-reference target="DRAWINGS">FIG. 7</cross-reference> power supply is held constant by the same method as in that of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. </paragraph>
<paragraph id="P-0092" lvl="0"><number>&lsqb;0092&rsqb;</number> What follows is the operational description of the ancillary soft-switching circuit <highlight><bold>7</bold></highlight> with reference had to the waveform diagram of <cross-reference target="DRAWINGS">FIG. 8</cross-reference>. This figure is explanatory of what is taking place in the <cross-reference target="DRAWINGS">FIG. 7</cross-reference> power supply during part of the t<highlight><subscript>1</subscript></highlight>-t<highlight><subscript>6 </subscript></highlight>period of <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. As will be noted from (A) and (B) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, both primary switch Q<highlight><subscript>1 </subscript></highlight>and ancillary switch Q<highlight><subscript>2 </subscript></highlight>have been off before t<highlight><subscript>1</subscript></highlight>. Operation during this pre-t<highlight><subscript>1 </subscript></highlight>period is similar to that of the t<highlight><subscript>3</subscript></highlight>-t<highlight><subscript>5 </subscript></highlight>period in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. The diode current I<highlight><subscript>do </subscript></highlight>flows as at (M) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, and the primary switch voltage Q<highlight><subscript>q1 </subscript></highlight>and ancillary switch voltage V<highlight><subscript>q2 </subscript></highlight>are both high as at (C) and (E) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>. </paragraph>
<paragraph id="P-0093" lvl="0"><number>&lsqb;0093&rsqb;</number> At (G) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference> is shown the current I<highlight><subscript>cq1 </subscript></highlight>due to the discharge of the soft-switching capacitor C<highlight><subscript>q1 </subscript></highlight>upon conduction of the ancillary switch Q<highlight><subscript>2 </subscript></highlight>at t<highlight><subscript>1</subscript></highlight>. The discharge current I<highlight><subscript>cq1 </subscript></highlight>will flow both along a path comprising the soft-switching capacitor C<highlight><subscript>q1 </subscript></highlight>transformer primary N<highlight><subscript>1</subscript></highlight>, transformer tertiary N<highlight><subscript>3</subscript></highlight>, transformer quaternary N<highlight><subscript>4</subscript></highlight>, ancillary diode D<highlight><subscript>a</subscript></highlight>, and ancillary switch Q<highlight><subscript>2</subscript></highlight>, and along a path comprising the soft-switching capacitor C<highlight><subscript>q1</subscript></highlight>, transformer primary N<highlight><subscript>1</subscript></highlight>, and smoothing capacitor C<highlight><subscript>1</subscript></highlight>. The voltage V<highlight><subscript>q1 </subscript></highlight>across the primary switch Q<highlight><subscript>1 </subscript></highlight>will diminish until it zeroes at t<highlight><subscript>2</subscript></highlight>, as at (C) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>. </paragraph>
<paragraph id="P-0094" lvl="0"><number>&lsqb;0094&rsqb;</number> Since the transformer tertiary N<highlight><subscript>3 </subscript></highlight>and quaternary N<highlight><subscript>4</subscript></highlight>, both connected in series with the ancillary switch Q<highlight><subscript>2</subscript></highlight>, are inductive, the soft-switching capacitor discharge current I<highlight><subscript>cq1 </subscript></highlight>flows due to the resonance of the capacitance of the capacitor C<highlight><subscript>q1 </subscript></highlight>and the inductances of the transformer tertiary N<highlight><subscript>3 </subscript></highlight>and quaternary N<highlight><subscript>4</subscript></highlight>. The absolute value of this discharge current I<highlight><subscript>cq1 </subscript></highlight>will start rising gradually at t<highlight><subscript>1</subscript></highlight>, as at (G) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>. As indicated at (F) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, moreover, the current I<highlight><subscript>q2 </subscript></highlight>through the ancillary switch Q<highlight><subscript>2 </subscript></highlight>will also rise gradually. Thus is accomplished the zero-current turning-on of the ancillary switch Q<highlight><subscript>2 </subscript></highlight>at t<highlight><subscript>1</subscript></highlight>. </paragraph>
<paragraph id="P-0095" lvl="0"><number>&lsqb;0095&rsqb;</number> As the current I<highlight><subscript>q2 </subscript></highlight>starts flowing through the transformer tertiary N<highlight><subscript>3 </subscript></highlight>and quaternary N<highlight><subscript>4 </subscript></highlight>at the beginning of the t<highlight><subscript>1</subscript></highlight>-t<highlight><subscript>2 </subscript></highlight>period, there will develop across the transformer secondary N<highlight><subscript>2 </subscript></highlight>a voltage oriented to reverse-bias the output rectifier diode D<highlight><subscript>0</subscript></highlight>. The current I<highlight><subscript>do </subscript></highlight>through the diode D<highlight><subscript>0 </subscript></highlight>will drop to zero, as at (M) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, upon nonconduction of this diode. </paragraph>
<paragraph id="P-0096" lvl="0"><number>&lsqb;0096&rsqb;</number> During this same t<highlight><subscript>1</subscript></highlight>-t<highlight><subscript>2 </subscript></highlight>period there will be some flow of current I<highlight><subscript>d11</subscript></highlight>, at (H) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, along the path comprising the first rectifier output conductor <highlight><bold>43</bold></highlight>, first inductance coil L<highlight><subscript>1</subscript></highlight>, first reverse-blocking diode D<highlight><subscript>11</subscript></highlight>, transformer quaternary N<highlight><subscript>4</subscript></highlight>, first ancillary diode D<highlight><subscript>a</subscript></highlight>, ancillary switch Q<highlight><subscript>2</subscript></highlight>, and second rectifier output conductor <highlight><bold>45</bold></highlight>. There will also be some flow of current I<highlight><subscript>d12</subscript></highlight>, at (I) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, along the path comprising the first rectifier output conductor <highlight><bold>43</bold></highlight>, first inductance coil L<highlight><subscript>1</subscript></highlight>, second inductance coil L<highlight><subscript>2</subscript></highlight>, second reverse-blocking diode D<highlight><subscript>12</subscript></highlight>, smoothing capacitor C<highlight><subscript>1</subscript></highlight>, and second rectifier output conductor <highlight><bold>45</bold></highlight>. </paragraph>
<paragraph id="P-0097" lvl="0"><number>&lsqb;0097&rsqb;</number> Upon completion of discharge by the soft switching capacitor C<highlight><subscript>q1 </subscript></highlight>at t<highlight><subscript>2</subscript></highlight>, the current I<highlight><subscript>q1 </subscript></highlight>will start flowing as at (D) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference> due to the release of the energy that has been stored on the inductive transformer primary N<highlight><subscript>1</subscript></highlight>, tertiary N<highlight><subscript>3 </subscript></highlight>and quaternary N<highlight><subscript>4</subscript></highlight>. The path of the current I<highlight><subscript>q1 </subscript></highlight>comprises the transformer tertiary N<highlight><subscript>3</subscript></highlight>, transformer quaternary N<highlight><subscript>4</subscript></highlight>, first ancillary diode D<highlight><subscript>a</subscript></highlight>, ancillary switch Q<highlight><subscript>2</subscript></highlight>, primary switch protection diode D<highlight><subscript>q1</subscript></highlight>, and transformer primary N<highlight><subscript>1</subscript></highlight>. The current I<highlight><subscript>q1 </subscript></highlight>is shown at (D) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference> as sum of the drain-source current of the primary switch Q<highlight><subscript>1 </subscript></highlight>and the current through the protection diode D<highlight><subscript>q1</subscript></highlight>. However, the current I<highlight><subscript>q1 </subscript></highlight>will be referred to as the primary switch current for simplicity. </paragraph>
<paragraph id="P-0098" lvl="0"><number>&lsqb;0098&rsqb;</number> The current I<highlight><subscript>db </subscript></highlight>shown at (L) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference> will also flow during this t<highlight><subscript>2</subscript></highlight>-t<highlight><subscript>3 </subscript></highlight>period due to energy release from the transformer quaternary N<highlight><subscript>4</subscript></highlight>. The path of the current I<highlight><subscript>db </subscript></highlight>comprises the transformer quaternary N<highlight><subscript>4</subscript></highlight>, first ancillary diode D<highlight><subscript>a</subscript></highlight>, ancillary switch Q<highlight><subscript>2</subscript></highlight>, and second ancillary diode D<highlight><subscript>b</subscript></highlight>. The current I<highlight><subscript>q2 </subscript></highlight>through the ancillary switch Q<highlight><subscript>2 </subscript></highlight>will start diminishing at t<highlight><subscript>2</subscript></highlight>, as shown at (F) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, so that the primary switch current I<highlight><subscript>q1 </subscript></highlight>will become zero at t<highlight><subscript>3</subscript></highlight>. The voltage V<highlight><subscript>q1 </subscript></highlight>across the primary switch Q<highlight><subscript>1 </subscript></highlight>is remains approximately zero from t<highlight><subscript>2 </subscript></highlight>to t<highlight><subscript>3 </subscript></highlight>because its protection diode D<highlight><subscript>q1 </subscript></highlight>is conductive during this period. </paragraph>
<paragraph id="P-0099" lvl="0"><number>&lsqb;0099&rsqb;</number> It is thus seen that the primary switch Q<highlight><subscript>1 </subscript></highlight>can be turned on at zero voltage during the t<highlight><subscript>2</subscript></highlight>-t<highlight><subscript>3 </subscript></highlight>period of <cross-reference target="DRAWINGS">FIG. 8</cross-reference>. The primary switch control signal V<highlight><subscript>g1 </subscript></highlight>is shown at (A) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference> as going high at t<highlight><subscript>2 </subscript></highlight>solely in order to expedite explanation. In practice the primary switch Q<highlight><subscript>1 </subscript></highlight>may be turned on intermediate t<highlight><subscript>2 </subscript></highlight>and t<highlight><subscript>3 </subscript></highlight>in consideration of possible fluctuations in turn-on control. </paragraph>
<paragraph id="P-0100" lvl="0"><number>&lsqb;0100&rsqb;</number> It is not a prerequisite, however, that the primary switch Q<highlight><subscript>1 </subscript></highlight>be turned on at or after t<highlight><subscript>2 </subscript></highlight>when the voltage V<highlight><subscript>q1 </subscript></highlight>across the same becomes zero. The primary switch Q<highlight><subscript>1 </subscript></highlight>may be turned earlier than t<highlight><subscript>2</subscript></highlight>, but later than t<highlight><subscript>1 </subscript></highlight>when the voltage V<highlight><subscript>q1 </subscript></highlight>starts decreasing. Switching loss will be reduced even then to an extent depending upon the drop of the voltage V<highlight><subscript>q1 </subscript></highlight>from its pre-t<highlight><subscript>1 </subscript></highlight>value. Some reduction of switching loss is also possible if the primary switch Q<highlight><subscript>1 </subscript></highlight>is turned on shortly after t<highlight><subscript>3</subscript></highlight>. The resonance capacitor C<highlight><subscript>q1 </subscript></highlight>will start to be charged at t<highlight><subscript>3 </subscript></highlight>if then the primary switch Q<highlight><subscript>1 </subscript></highlight>remains off. But switching loss will lessen if the primary switch Q<highlight><subscript>1 </subscript></highlight>is turned on when the voltage across the capacitor C<highlight><subscript>q1 </subscript></highlight>is still less than the voltage V<highlight><subscript>q1 </subscript></highlight>during the pre-t<highlight><subscript>1 </subscript></highlight>period when the primary switch is off. Broadly speaking, therefore, the primary switch Q<highlight><subscript>1 </subscript></highlight>may be turned on not earlier than t, when the ancillary switch Q<highlight><subscript>2 </subscript></highlight>is turned on and while the voltage V<highlight><subscript>q1 </subscript></highlight>across the primary switch Q<highlight><subscript>1 </subscript></highlight>is less than that during the pre-t<highlight><subscript>1 </subscript></highlight>period. </paragraph>
<paragraph id="P-0101" lvl="0"><number>&lsqb;0101&rsqb;</number> Since <cross-reference target="DRAWINGS">FIG. 8</cross-reference> is explanatory of what is going on from t<highlight><subscript>1 </subscript></highlight>to t<highlight><subscript>6 </subscript></highlight>in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, the current I<highlight><subscript>d11 </subscript></highlight>through the first reverse-blocking diode D<highlight><subscript>11 </subscript></highlight>is shown at (H) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference> as start rising at t<highlight><subscript>2 </subscript></highlight>when the primary switch protection diode D<highlight><subscript>q1 </subscript></highlight>conducts with a consequent drop in the potential at the junction <highlight><bold>10</bold></highlight> between the transformer tertiary N<highlight><subscript>3 </subscript></highlight>and quaternary N<highlight><subscript>4</subscript></highlight>. This current I<highlight><subscript>d11 </subscript></highlight>will flow along the path comprising the first rectifier output conductor <highlight><bold>43</bold></highlight>, first inductance coil L<highlight><subscript>1</subscript></highlight>, first reverse-blocking diode D<highlight><subscript>11</subscript></highlight>, transformer quaternary N<highlight><subscript>4</subscript></highlight>, first ancillary diode D<highlight><subscript>a</subscript></highlight>, ancillary switch Q<highlight><subscript>2</subscript></highlight>, and second rectifier output conductor <highlight><bold>45</bold></highlight>. As indicated at (I) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, the current I<highlight><subscript>d12 </subscript></highlight>through the second reverse-blocking diode D<highlight><subscript>12 </subscript></highlight>will continue flowing from t<highlight><subscript>2 </subscript></highlight>to t<highlight><subscript>3</subscript></highlight>, as from t, to t<highlight><subscript>2</subscript></highlight>, but dwindle to zero at t<highlight><subscript>3</subscript></highlight>. </paragraph>
<paragraph id="P-0102" lvl="0"><number>&lsqb;0102&rsqb;</number> The current I<highlight><subscript>q1 </subscript></highlight>through the primary switch Q<highlight><subscript>1 </subscript></highlight>will become zero at t<highlight><subscript>3 </subscript></highlight>when the primary switch protection diode D<highlight><subscript>q1 </subscript></highlight>goes off, as at (D) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>. The primary switch current I<highlight><subscript>q1 </subscript></highlight>will flow positive during the ensuing t<highlight><subscript>3</subscript></highlight>-t<highlight><subscript>4 </subscript></highlight>period, both along the first path comprising the first rectifier output conductor <highlight><bold>43</bold></highlight>, first inductance coil L<highlight><subscript>1</subscript></highlight>, first reverse-blocking diode D<highlight><subscript>11</subscript></highlight>, transformer tertiary N<highlight><subscript>3</subscript></highlight>, transformer primary N<highlight><subscript>1</subscript></highlight>, primary switch Q<highlight><subscript>1</subscript></highlight>, and second rectifier output conductor <highlight><bold>45</bold></highlight>, and along the second path comprising the smoothing capacitor C<highlight><subscript>1</subscript></highlight>, transformer primary N<highlight><subscript>1</subscript></highlight>, and primary switch Q<highlight><subscript>1</subscript></highlight>. </paragraph>
<paragraph id="P-0103" lvl="0"><number>&lsqb;0103&rsqb;</number> Energy release from the transformer quaternary N<highlight><subscript>4 </subscript></highlight>is understood to terminate at t<highlight><subscript>4</subscript></highlight>, rather than t<highlight><subscript>3</subscript></highlight>, in this particular embodiment of the invention. For this reason the ancillary switch current I<highlight><subscript>q2 </subscript></highlight>is shown at (F) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference> to flow from t<highlight><subscript>3 </subscript></highlight>to t<highlight><subscript>4 </subscript></highlight>along the path comprising the transformer quaternary N<highlight><subscript>4</subscript></highlight>, first ancillary diode D<highlight><subscript>a</subscript></highlight>, ancillary switch Q<highlight><subscript>2</subscript></highlight>, smoothing capacitor C<highlight><subscript>1</subscript></highlight>, and transformer tertiary N<highlight><subscript>3</subscript></highlight>. </paragraph>
<paragraph id="P-0104" lvl="0"><number>&lsqb;0104&rsqb;</number> While the primary switch current I<highlight><subscript>q1 </subscript></highlight>is going positive as from t<highlight><subscript>3 </subscript></highlight>to t<highlight><subscript>4</subscript></highlight>, and from t<highlight><subscript>4 </subscript></highlight>to t<highlight><subscript>5 </subscript></highlight>in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, there will develop across the transformer quaternary N<highlight><subscript>2 </subscript></highlight>a voltage that will reverse-bias the diode D<highlight><subscript>0 </subscript></highlight>of the rectifying and smoothing circuit <highlight><bold>6</bold></highlight>. The current I<highlight><subscript>do </subscript></highlight>through this diode D<highlight><subscript>0 </subscript></highlight>will therefore remain zero as at (M) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>. </paragraph>
<paragraph id="P-0105" lvl="0"><number>&lsqb;0105&rsqb;</number> From t<highlight><subscript>4 </subscript></highlight>to t<highlight><subscript>5 </subscript></highlight>the current I<highlight><subscript>q2 </subscript></highlight>through the ancillary switch Q<highlight><subscript>2 </subscript></highlight>will stay zero as at (F) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference> whereas the primary switch current I<highlight><subscript>q1 </subscript></highlight>will continue flowing as at (D) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>. During this period, as from t<highlight><subscript>3 </subscript></highlight>to t<highlight><subscript>4</subscript></highlight>, there will be current flow both along the first path comprising the first a.c. input terminal <highlight><bold>1</bold></highlight>, noise filter <highlight><bold>3</bold></highlight>, first diode D<highlight><subscript>1</subscript></highlight>, first inductance coil L<highlight><subscript>1</subscript></highlight>, first reverse-blocking diode D<highlight><subscript>11</subscript></highlight>, transformer tertiary N<highlight><subscript>3</subscript></highlight>, transformer primary N<highlight><subscript>1</subscript></highlight>, primary switch Q<highlight><subscript>1</subscript></highlight>, fourth diode D<highlight><subscript>4</subscript></highlight>, noise filter <highlight><bold>3</bold></highlight>, and second a.c. input terminal <highlight><bold>2</bold></highlight>, and along the second path comprising the smoothing capacitor C<highlight><subscript>1</subscript></highlight>, transformer primary N<highlight><subscript>1</subscript></highlight>, and primary switch Q<highlight><subscript>1</subscript></highlight>. The current over the first path above is equivalent to the current I<highlight><subscript>d11</subscript></highlight>, shown at (H) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, through the first reverse-blocking diode D<highlight><subscript>11</subscript></highlight>. The current over the second path is equivalent to the smoothing capacitor current I<highlight><subscript>c1 </subscript></highlight>of the t<highlight><subscript>4</subscript></highlight>-t<highlight><subscript>5 </subscript></highlight>(period at (K) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>. The primary switch current I<highlight><subscript>q1 </subscript></highlight>is the sum of the currents flowing along the two paths defined above. A voltage that reverse-biases the second reverse-blocking diode D<highlight><subscript>12 </subscript></highlight>will develop across the second inductance coil L<highlight><subscript>2</subscript></highlight>, which is electromagnetically coupled to the first inductance coil L<highlight><subscript>1</subscript></highlight>, during this t<highlight><subscript>4</subscript></highlight>-t<highlight><subscript>5 </subscript></highlight>period. There is therefore no current flow through the second inductance coil L<highlight><subscript>2</subscript></highlight>. </paragraph>
<paragraph id="P-0106" lvl="0"><number>&lsqb;0106&rsqb;</number> The ancillary switch voltage V<highlight><subscript>q2 </subscript></highlight>is zero, as at (E) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, and so is the ancillary switch current I<highlight><subscript>q2</subscript></highlight>, as at (F) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, from t<highlight><subscript>4 </subscript></highlight>to t<highlight><subscript>5</subscript></highlight>. Consequently, the ancillary switch Q<highlight><subscript>2 </subscript></highlight>may be turned on at any moment during this period, for both zero-voltage and zero-current switching. Both primary switch Q<highlight><subscript>1 </subscript></highlight>and ancillary switch Q<highlight><subscript>2 </subscript></highlight>are understood to go off at the same moment, as at t<highlight><subscript>5 </subscript></highlight>in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, in this particular embodiment, so that the zero-voltage and -current turnoff of the ancillary switch Q<highlight><subscript>2 </subscript></highlight>is accomplished. Of course, the ancillary switch Q<highlight><subscript>2 </subscript></highlight>could be turned off at t<highlight><subscript>4</subscript></highlight>, as indicated by the dashed line at (B) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, or at any other moment from t<highlight><subscript>4 </subscript></highlight>to t<highlight><subscript>5</subscript></highlight>. </paragraph>
<paragraph id="P-0107" lvl="0"><number>&lsqb;0107&rsqb;</number> The primary switch current I<highlight><subscript>q1 </subscript></highlight>will drop instantly to zero at t<highlight><subscript>5</subscript></highlight>, as at (D) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, when the primary switch Q<highlight><subscript>1 </subscript></highlight>is turned off. Thereupon the soft-switching capacitor C<highlight><subscript>q1 </subscript></highlight>will be charged, and the primary switch voltage V<highlight><subscript>q1 </subscript></highlight>will rise rather abruptly, as at (C) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>. The primary switch Q<highlight><subscript>1 </subscript></highlight>has thus been turned off at zero voltage. The current charging the soft-switching capacitor C<highlight><subscript>q1 </subscript></highlight>will flow both along the path comprising the rectifier circuit <highlight><bold>4</bold></highlight>, first inductance coil L<highlight><subscript>1</subscript></highlight>, first reverse-blocking diode D<highlight><subscript>11</subscript></highlight>, transformer tertiary N<highlight><subscript>3</subscript></highlight>, transformer primary N<highlight><subscript>1</subscript></highlight>, and soft-switching capacitor C<highlight><subscript>q1</subscript></highlight>, and along the path comprising the smoothing capacitor C<highlight><subscript>1</subscript></highlight>, transformer primary N<highlight><subscript>1</subscript></highlight>, and soft-switching capacitor C<highlight><subscript>q1</subscript></highlight>. </paragraph>
<paragraph id="P-0108" lvl="0"><number>&lsqb;0108&rsqb;</number> Both primary switch Q<highlight><subscript>1 </subscript></highlight>and ancillary switch Q<highlight><subscript>2 </subscript></highlight>are shown to go off at t<highlight><subscript>5</subscript></highlight>. Thereafter, with a gradual rise in the voltage across the soft-switching capacitor C<highlight><subscript>q1</subscript></highlight>, the voltage impressed to the transformer primary N<highlight><subscript>1 </subscript></highlight>due to the smoothing capacitor C<highlight><subscript>1 </subscript></highlight>will diminish substantially to zero at t<highlight><subscript>6</subscript></highlight>. </paragraph>
<paragraph id="P-0109" lvl="0"><number>&lsqb;0109&rsqb;</number> The transformer <highlight><bold>5</bold></highlight> will start liberating its stored energy at t<highlight><subscript>6 </subscript></highlight>when the primary switch Q<highlight><subscript>1 </subscript></highlight>goes totally off. With the consequent development, across the transformer secondary N<highlight><subscript>2</subscript></highlight>, of a voltage forwardly biasing the diode D<highlight><subscript>0</subscript></highlight>, the current I<highlight><subscript>d0 </subscript></highlight>will flow therethrough as at (M) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>. A voltage will also develop with the indicated polarity across the transformer tertiary N<highlight><subscript>3 </subscript></highlight>when the primary switch Q<highlight><subscript>1 </subscript></highlight>is off, as this transformer tertiary is electromagnetically coupled to the secondary N<highlight><subscript>2</subscript></highlight>. Therefore, when the primary switch Q<highlight><subscript>1 </subscript></highlight>is off, the potential at the junction <highlight><bold>10</bold></highlight> between the transformer tertiary N<highlight><subscript>3 </subscript></highlight>and quaternary N<highlight><subscript>4 </subscript></highlight>will be higher than the voltage across the smoothing capacitor C<highlight><subscript>1 </subscript></highlight>by an amount equal to the voltage across the transformer tertiary N<highlight><subscript>3</subscript></highlight>. The current I<highlight><subscript>d11 </subscript></highlight>through the first reverse-blocking diode D<highlight><subscript>11 </subscript></highlight>will therefore start diminishing at t<highlight><subscript>6</subscript></highlight>. A voltage forwardly biasing the second reverse-blocking diode D<highlight><subscript>12 </subscript></highlight>will develop across the second inductance coil L<highlight><subscript>2 </subscript></highlight>with a rise in the potential at the junction <highlight><bold>10</bold></highlight> between the transformer tertiary N<highlight><subscript>3 </subscript></highlight>and quaternary N<highlight><subscript>4 </subscript></highlight>when the primary switch Q<highlight><subscript>1 </subscript></highlight>is off, as the second inductance coil L<highlight><subscript>2 </subscript></highlight>is electromagnetically coupled to the first inductance coil L<highlight><subscript>1</subscript></highlight>. The current I<highlight><subscript>d12 </subscript></highlight>will thus start flowing through the second reverse-blocking diode D<highlight><subscript>12 </subscript></highlight>at t<highlight><subscript>6</subscript></highlight>, as at (I) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>. </paragraph>
<paragraph id="P-0110" lvl="0"><number>&lsqb;0110&rsqb;</number> Flowing along the path comprising the rectifier circuit <highlight><bold>4</bold></highlight>, first inductance coil L<highlight><subscript>1</subscript></highlight>, first reverse-blocking diode D<highlight><subscript>11</subscript></highlight>, transformer tertiary N<highlight><subscript>3</subscript></highlight>, an smoothing capacitor C<highlight><subscript>1</subscript></highlight>, the first reverse-blocking diode current I<highlight><subscript>d11 </subscript></highlight>will diminish with energy liberation from the first inductance coil L<highlight><subscript>1</subscript></highlight>, until it becomes zero at t<highlight><subscript>7</subscript></highlight>, as at (H) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>. On the other hand, flowing along the path comprising the rectifier circuit <highlight><bold>4</bold></highlight>, first inductance coil L<highlight><subscript>1</subscript></highlight>, second inductance coil L<highlight><subscript>2</subscript></highlight>, second reverse-blocking diode D<highlight><subscript>12</subscript></highlight>, and smoothing capacitor C<highlight><subscript>1</subscript></highlight>, the second reverse-blocking diode current I<highlight><subscript>d12 </subscript></highlight>will rise gradually until t<highlight><subscript>7 </subscript></highlight>and dwindle thereafter, as at (I) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>. The first and second reverse-blocking diode current I<highlight><subscript>d11 </subscript></highlight>and I<highlight><subscript>d12 </subscript></highlight>constitute in combination the smoothing capacitor current I<highlight><subscript>c1 </subscript></highlight>shown at (K) in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>. </paragraph>
<paragraph id="P-0111" lvl="0"><number>&lsqb;0111&rsqb;</number> The t<highlight><subscript>7</subscript></highlight>-t<highlight><subscript>8 </subscript></highlight>period is a repetition of the pre-t<highlight><subscript>1 </subscript></highlight>period in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>. The second reverse-blocking diode current I<highlight><subscript>d12 </subscript></highlight>will flow with energy release from the second inductance coil L<highlight><subscript>2 </subscript></highlight>during this period. The current I<highlight><subscript>d12 </subscript></highlight>will flow along the path comprising the rectifier circuit <highlight><bold>4</bold></highlight>, first inductance coil L<highlight><subscript>1</subscript></highlight>, second inductance coil L<highlight><subscript>2</subscript></highlight>, second reverse-blocking diode D<highlight><subscript>12</subscript></highlight>, and smoothing capacitor C<highlight><subscript>1</subscript></highlight>. </paragraph>
<paragraph id="P-0112" lvl="0"><number>&lsqb;0112&rsqb;</number> One cycle of switching operation, lasting from t<highlight><subscript>1 </subscript></highlight>to t<highlight><subscript>8</subscript></highlight>, has now come to an end. The same cycle will repeat itself after t<highlight><subscript>8</subscript></highlight>. </paragraph>
</section>
<section>
<heading lvl="1">Embodiment of FIG. <highlight><bold>9</bold></highlight> </heading>
<paragraph id="P-0113" lvl="0"><number>&lsqb;0113&rsqb;</number> The <cross-reference target="DRAWINGS">FIG. 9</cross-reference> switching power supply is akin to that of <cross-reference target="DRAWINGS">FIG. 7</cross-reference> except for the addition of a bypass capacitor C<highlight><subscript>2 </subscript></highlight>similar to that used in the <cross-reference target="DRAWINGS">FIG. 6</cross-reference> embodiment. The bypass capacitor C<highlight><subscript>2 </subscript></highlight>is shown connected between the rectifier output conductors <highlight><bold>44</bold></highlight> and <highlight><bold>45</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 6</cross-reference> but between <highlight><bold>43</bold></highlight> and <highlight><bold>45</bold></highlight> in this <cross-reference target="DRAWINGS">FIG. 9</cross-reference> embodiment. </paragraph>
<paragraph id="P-0114" lvl="0"><number>&lsqb;0114&rsqb;</number> As has been set forth in conjunction with the <cross-reference target="DRAWINGS">FIG. 6</cross-reference> embodiment, the higher frequency component produced by the operation of the primary switch Q<highlight><subscript>1 </subscript></highlight>will not flow through the four rectifier diodes D<highlight><subscript>1</subscript></highlight>-D<highlight><subscript>4 </subscript></highlight>but to the bypass capacitor C<highlight><subscript>2</subscript></highlight>. There will therefore be less noise production by the rectifier diodes D<highlight><subscript>1</subscript></highlight>-D<highlight><subscript>4</subscript></highlight>. Inexpensive low-frequency diodes find use as the four rectifier diodes D<highlight><subscript>1</subscript></highlight>-D<highlight><subscript>4 </subscript></highlight>which need to serve purely for rectification of the low-frequency input voltage V<highlight><subscript>ac</subscript></highlight>. The reverse-blocking diodes D<highlight><subscript>11 </subscript></highlight>and D<highlight><subscript>12 </subscript></highlight>should be high-frequency devices capable of sufficient response to the switching frequency of the primary switch Q<highlight><subscript>1</subscript></highlight>. </paragraph>
</section>
<section>
<heading lvl="1">Possible Modifications </heading>
<paragraph id="P-0115" lvl="0"><number>&lsqb;0115&rsqb;</number> Notwithstanding the foregoing detailed disclosure, it is not desired that the present invention be limited by the exact showing of the drawings or the description thereof. The following, then, is a brief list of possible modifications or alterations of the illustrated embodiments which are all considered to fall within the scope of the invention: </paragraph>
<paragraph id="P-0116" lvl="2"><number>&lsqb;0116&rsqb;</number> 1. The bypass capacitor C<highlight><subscript>2 </subscript></highlight>employed in the <cross-reference target="DRAWINGS">FIGS. 6 and 9</cross-reference> embodiments could be used in the <cross-reference target="DRAWINGS">FIG. 1</cross-reference> embodiment as well. Such a capacitor might be connected between the rectifier output conductors <highlight><bold>43</bold></highlight> and <highlight><bold>45</bold></highlight> and/or between the rectifier output conductors <highlight><bold>44</bold></highlight> and <highlight><bold>45</bold></highlight>. However, in such cases, reverse-blocking high-frequency diodes might be connected in series with the inductance coils L<highlight><subscript>1 </subscript></highlight>and L<highlight><subscript>2</subscript></highlight>. </paragraph>
<paragraph id="P-0117" lvl="2"><number>&lsqb;0117&rsqb;</number> 2. The transformer <highlight><bold>5</bold></highlight> could be an autotransformer. </paragraph>
<paragraph id="P-0118" lvl="2"><number>&lsqb;0118&rsqb;</number> 3. A rectifying and smoothing circuit could be connected to the junction between transformer primary N<highlight><subscript>1 </subscript></highlight>and primary switch Q<highlight><subscript>1 </subscript></highlight>for provision of a step-up power supply. </paragraph>
<paragraph id="P-0119" lvl="2"><number>&lsqb;0119&rsqb;</number> 4. The primary switch Q<highlight><subscript>1 </subscript></highlight>could be made bidirectional, and the diode D<highlight><subscript>q1 </subscript></highlight>omitted. </paragraph>
<paragraph id="P-0120" lvl="2"><number>&lsqb;0120&rsqb;</number> 5. The second ancillary diode D<highlight><subscript>b </subscript></highlight>could be omitted if the current I<highlight><subscript>q2 </subscript></highlight>through the ancillary switch Q<highlight><subscript>2 </subscript></highlight>dropped to zero at t<highlight><subscript>3 </subscript></highlight>in <cross-reference target="DRAWINGS">FIGS. 4 and 8</cross-reference>. </paragraph>
<paragraph id="P-0121" lvl="2"><number>&lsqb;0121&rsqb;</number> 6. A capacitor could be connected between the output of the first inductance coil L<highlight><subscript>1 </subscript></highlight>and the grounded conductor <highlight><bold>45</bold></highlight> in both <cross-reference target="DRAWINGS">FIGS. 6 and 9</cross-reference> for filtration of high frequency noise. </paragraph>
<paragraph id="P-0122" lvl="2"><number>&lsqb;0122&rsqb;</number> 7. The first ancillary diode D<highlight><subscript>a </subscript></highlight>was unnecessary if the ancillary switch Q<highlight><subscript>2 </subscript></highlight>were equipped with the reverse-blocking function. </paragraph>
<paragraph id="P-0123" lvl="2"><number>&lsqb;0123&rsqb;</number> 8. An insulated-gate bipolar transistor and other semiconductor switches could be used in place of the FET switch Q<highlight><subscript>1</subscript></highlight>. </paragraph>
<paragraph id="P-0124" lvl="2"><number>&lsqb;0124&rsqb;</number> 9. The invention could be applied to a forward switching power supply as well, as by modifying the rectifying and smoothing circuit <highlight><bold>6</bold></highlight> so as to cause conduction through the diode D<highlight><subscript>0 </subscript></highlight>during the conducting periods of the primary switch Q<highlight><subscript>1 </subscript></highlight>and by changing the polarity of the transformer secondary N<highlight><subscript>2</subscript></highlight>. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A switching power supply capable of translating a.c. voltage into d.c. voltage, comprising: 
<claim-text>(a) a pair of a.c. input terminals for inputting a.c. voltage having a known frequency; </claim-text>
<claim-text>(b) a pair of d.c. output terminals for outputting d.c. voltage; </claim-text>
<claim-text>(c) a rectifier circuit connected to the pair of input terminals for rectifying the a.c. input voltage, the rectifier circuit having a first output conductor for outputting a first rectifier output voltage, a second output conductor for outputting a second rectifier output voltage which is substantially the same as the first rectifier output voltage, and a third output conductor; </claim-text>
<claim-text>(d) a transformer having a primary winding; </claim-text>
<claim-text>(e) a smoothing capacitor connected between a first extremity of the primary winding of the transformer and the third output conductor of the rectifier circuit; </claim-text>
<claim-text>(f) a primary switch connected between a second extremity of the primary winding and the third output conductor of the rectifier circuit; </claim-text>
<claim-text>(g) a rectifying and smoothing circuit connected between the transformer and the pair of d.c. output terminals for providing the d.c. output voltage; </claim-text>
<claim-text>(h) soft-switching capacitance means connected in parallel with the primary switch; </claim-text>
<claim-text>(i) a first ancillary winding electromagnetically coupled to the primary winding and having a first extremity connected to the first extremity of the primary winding and a first extremity of the smoothing capacitor; </claim-text>
<claim-text>(j) a second ancillary winding electromagnetically coupled to the primary winding and to the first ancillary winding and having a first extremity connected to a second extremity of the first ancillary winding; </claim-text>
<claim-text>(k) an ancillary switch connected in parallel with a serial connection of the primary winding and the primary switch via the first and the second ancillary winding; </claim-text>
<claim-text>(l) a first inductance coil connected between the second output conductor of the rectifier circuit and a second extremity of the first ancillary winding; </claim-text>
<claim-text>(m) a second inductance coil connected between the first output conductor of the rectifier circuit and the smoothing capacitor and electromagnetically coupled to the first inductance coil; and </claim-text>
<claim-text>(n) a switch control circuit connected to the primary switch and the ancillary switch for on-off control thereof at a repetition frequency higher than the frequency of the a.c. input voltage, the switch control circuit including means for turning the ancillary switch on earlier than the primary switch is turned on and for turning the ancillary switch off not later than the primary switch is turned off; </claim-text>
<claim-text>(o) whereby the soft-switching of the primary switch is accomplished when the primary switch is turned on. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The switching power supply of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the rectifier circuit comprises: 
<claim-text>(a) a first diode having a first electrode connected to one of the pair of a.c. input terminals, and a second electrode connected to the first output conductor of the rectifier circuit; </claim-text>
<claim-text>(b) a second diode having a first electrode connected to the third output conductor of the rectifier circuit, and a second electrode connected to said one a.c. input terminal; </claim-text>
<claim-text>(c) a third diode having a first electrode connected to the other of the pair of a.c. input terminals, and a second electrode connected to the first output conductor of the rectifier circuit; </claim-text>
<claim-text>(d) a fourth diode having a first electrode connected to the third output conductor of the rectifier circuit, and a second electrode connected to said other a.c. input terminal; </claim-text>
<claim-text>(e) a fifth diode having a first electrode connected to said one a.c. input terminal, and a second electrode connected to the second output conductor of the rectifier circuit; and </claim-text>
<claim-text>(f) a sixth diode having a first electrode connected to said other a.c. input terminal, and a second electrode connected to the second output conductor of the rectifier circuit. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The switching power supply of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein the first and the second inductance coil are connected in series with a first and a second reverse-blocking diode, respectively, and wherein the rectifier circuit comprises: 
<claim-text>(a) a first diode having a first electrode connected to one of the pair of a.c. input terminals, and a second electrode connected to both first and second output conductors of the rectifier circuit; </claim-text>
<claim-text>(b) a second diode having a first electrode connect to the third output conductor of the rectifier circuit, and a second electrode connected to said one a.c. input terminal; </claim-text>
<claim-text>(c) a third diode having a first electrode connected to the other of the pair of a.c. input terminals, and a second electrode connected to both first and second output conductors of the rectifier circuit; and </claim-text>
<claim-text>(d) a fourth diode having a first electrode connected to the third output conductor of the rectifier circuit, and a second electrode connected to said other a.c. input terminal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The switching power supply of <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference> further comprising a bypass capacitor connected between the second and the third output conductors of the rectifier circuit, the bypass capacitor being less in capacitance than the smoothing capacitor. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The switching power supply of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> further comprising an ancillary diode connected in series with the ancillary switch for blocking reverse current flow. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The switching power supply of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> further comprising an ancillary diode connected in parallel with a serial connection of the second ancillary winding and the ancillary switch and so oriented as to be reverse-biased by a voltage across the smoothing capacitor. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. A switching power supply capable of translating a.c. voltage into d.c. voltage, comprising: 
<claim-text>(a) a pair of a.c. input terminals for inputting a.c. voltage having a known frequency; </claim-text>
<claim-text>(b) a pair of d.c. output terminals for outputting d.c. voltage; </claim-text>
<claim-text>(c) a rectifier circuit connected to the pair of input terminals for rectifying the a.c. input voltage, the rectifier circuit having a first and a second output conductor; </claim-text>
<claim-text>(d) a transformer having a primary winding; </claim-text>
<claim-text>(e) a smoothing capacitor connected between a first extremity of a primary winding of the transformer and the second output conductor of the rectifier circuit; </claim-text>
<claim-text>(f) a primary switch connected between a second extremity of the primary winding and the second output conductor of the rectifier circuit; </claim-text>
<claim-text>(g) a rectifying and smoothing circuit connected between the transformer and the pair of d.c. output terminals for providing the d.c. output voltage; </claim-text>
<claim-text>(h) soft-switching capacitance means connected in parallel with the primary switch; </claim-text>
<claim-text>(i) a first ancillary winding electromagnetically coupled to the primary winding and having a first extremity connected to the first extremity of the primary winding and the smoothing capacitor; </claim-text>
<claim-text>(j) a second ancillary winding electromagnetically coupled to the primary winding and to the first ancillary winding and having a first extremity connected to a second extremity of the first ancillary winding; </claim-text>
<claim-text>(k) an ancillary switch connected in parallel with a serial connection of the primary winding and the primary switch via the first and the second ancillary winding; </claim-text>
<claim-text>(l) a first inductance coil having a first extremity connected to the first output conductor of the rectifier circuit; </claim-text>
<claim-text>(m) a second inductance coil connected between a second extremity of the first inductance coil and the smoothing capacitor and electromagnetically coupled to the first inductance coil; </claim-text>
<claim-text>(n) a first reverse-blocking diode connected between the second extremity of the first inductance coil and a junction between the first and the second ancillary winding; </claim-text>
<claim-text>(o) a second reverse-blocking diode connected in series with the second inductance coil in a position between the second extremity of the first inductance coil and the smoothing capacitor; and </claim-text>
<claim-text>(p) a switch control circuit connected to the primary switch and the ancillary switch for on-off control thereof at a repetition frequency higher than the frequency of the a.c. input voltage, the switch control circuit including means for turning the ancillary switch on earlier than the primary switch is turned on and for turning the ancillary switch off not later than the primary switch is turned off; </claim-text>
<claim-text>(q) whereby the soft-switching of the primary switch is accomplished when the primary switch is turned on. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The switching power supply of <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference> further comprising an ancillary diode connected in series with the ancillary switch for blocking reverse current flow. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The switching power supply of <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference> further comprising an ancillary diode connected in parallel with a serial connection of the second ancillary winding and the ancillary switch and so oriented as to be reverse-biased by a voltage across the smoothing capacitor. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The switching power supply of <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference> further comprising a bypass capacitor connected between the first and the second output of the rectifier circuit, the bypass capacitor being less in capacitance than the smoothing capacitor.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>1</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030002301A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030002301A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030002301A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030002301A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030002301A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030002301A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030002301A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030002301A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030002301A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030002301A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
