-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity aphase_to_sincos is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (21 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (21 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (21 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (21 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (21 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (21 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (21 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (21 downto 0);
    p_read54 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read55 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read56 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read57 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read58 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read59 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read60 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read61 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read62 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read63 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read64 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read65 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read66 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read67 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read68 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_read69 : IN STD_LOGIC_VECTOR (15 downto 0);
    dummyout_last_V_writ : IN STD_LOGIC_VECTOR (0 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_32 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of aphase_to_sincos is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal dummyout_last_V_writ_2_reg_547 : STD_LOGIC_VECTOR (0 downto 0);
    signal dummyout_last_V_writ_2_reg_547_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dummyout_last_V_writ_2_reg_547_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dummyout_last_V_writ_2_reg_547_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dummyout_last_V_writ_2_reg_547_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dummyout_last_V_writ_2_reg_547_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dummyout_last_V_writ_2_reg_547_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dummyout_last_V_writ_2_reg_547_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dummyout_last_V_writ_2_reg_547_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dummyout_last_V_writ_2_reg_547_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dummyout_last_V_writ_2_reg_547_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dummyout_last_V_writ_2_reg_547_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal dummyout_last_V_writ_2_reg_547_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_read_46_reg_552 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_46_reg_552_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_46_reg_552_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_46_reg_552_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_46_reg_552_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_46_reg_552_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_46_reg_552_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_46_reg_552_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_46_reg_552_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_46_reg_552_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_46_reg_552_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_46_reg_552_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_46_reg_552_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_47_reg_557 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_47_reg_557_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_47_reg_557_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_47_reg_557_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_47_reg_557_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_47_reg_557_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_47_reg_557_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_47_reg_557_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_47_reg_557_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_47_reg_557_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_47_reg_557_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_47_reg_557_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_47_reg_557_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_48_reg_562 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_48_reg_562_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_48_reg_562_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_48_reg_562_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_48_reg_562_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_48_reg_562_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_48_reg_562_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_48_reg_562_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_48_reg_562_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_48_reg_562_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_48_reg_562_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_48_reg_562_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_48_reg_562_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_49_reg_567 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_49_reg_567_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_49_reg_567_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_49_reg_567_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_49_reg_567_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_49_reg_567_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_49_reg_567_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_49_reg_567_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_49_reg_567_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_49_reg_567_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_49_reg_567_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_49_reg_567_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_49_reg_567_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_50_reg_572 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_50_reg_572_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_50_reg_572_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_50_reg_572_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_50_reg_572_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_50_reg_572_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_50_reg_572_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_50_reg_572_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_50_reg_572_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_50_reg_572_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_50_reg_572_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_50_reg_572_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_50_reg_572_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_51_reg_577 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_51_reg_577_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_51_reg_577_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_51_reg_577_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_51_reg_577_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_51_reg_577_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_51_reg_577_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_51_reg_577_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_51_reg_577_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_51_reg_577_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_51_reg_577_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_51_reg_577_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_51_reg_577_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_52_reg_582 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_52_reg_582_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_52_reg_582_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_52_reg_582_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_52_reg_582_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_52_reg_582_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_52_reg_582_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_52_reg_582_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_52_reg_582_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_52_reg_582_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_52_reg_582_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_52_reg_582_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_52_reg_582_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_53_reg_587 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_53_reg_587_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_53_reg_587_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_53_reg_587_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_53_reg_587_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_53_reg_587_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_53_reg_587_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_53_reg_587_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_53_reg_587_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_53_reg_587_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_53_reg_587_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_53_reg_587_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_53_reg_587_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_54_reg_592 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_54_reg_592_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_54_reg_592_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_54_reg_592_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_54_reg_592_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_54_reg_592_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_54_reg_592_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_54_reg_592_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_54_reg_592_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_54_reg_592_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_54_reg_592_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_54_reg_592_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_54_reg_592_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read6022_reg_597 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read6022_reg_597_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read6022_reg_597_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read6022_reg_597_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read6022_reg_597_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read6022_reg_597_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read6022_reg_597_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read6022_reg_597_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read6022_reg_597_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read6022_reg_597_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read6022_reg_597_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read6022_reg_597_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read6022_reg_597_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_55_reg_602 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_55_reg_602_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_55_reg_602_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_55_reg_602_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_55_reg_602_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_55_reg_602_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_55_reg_602_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_55_reg_602_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_55_reg_602_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_55_reg_602_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_55_reg_602_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_55_reg_602_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_55_reg_602_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_56_reg_607 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_56_reg_607_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_56_reg_607_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_56_reg_607_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_56_reg_607_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_56_reg_607_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_56_reg_607_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_56_reg_607_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_56_reg_607_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_56_reg_607_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_56_reg_607_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_56_reg_607_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_56_reg_607_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_57_reg_612 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_57_reg_612_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_57_reg_612_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_57_reg_612_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_57_reg_612_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_57_reg_612_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_57_reg_612_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_57_reg_612_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_57_reg_612_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_57_reg_612_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_57_reg_612_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_57_reg_612_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_57_reg_612_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_58_reg_617 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_58_reg_617_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_58_reg_617_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_58_reg_617_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_58_reg_617_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_58_reg_617_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_58_reg_617_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_58_reg_617_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_58_reg_617_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_58_reg_617_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_58_reg_617_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_58_reg_617_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_58_reg_617_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_59_reg_622 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_59_reg_622_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_59_reg_622_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_59_reg_622_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_59_reg_622_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_59_reg_622_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_59_reg_622_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_59_reg_622_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_59_reg_622_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_59_reg_622_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_59_reg_622_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_59_reg_622_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_59_reg_622_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_60_reg_627 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_60_reg_627_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_60_reg_627_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_60_reg_627_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_60_reg_627_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_60_reg_627_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_60_reg_627_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_60_reg_627_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_60_reg_627_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_60_reg_627_pp0_iter9_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_60_reg_627_pp0_iter10_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_60_reg_627_pp0_iter11_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_60_reg_627_pp0_iter12_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal grp_phase_to_sincos_fu_222_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_fu_222_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_fu_222_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_fu_222_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_fu_222_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_fu_222_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_222_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call26 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call26 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call26 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call26 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call26 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call26 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call26 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call26 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call26 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call26 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call26 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call26 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call26 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call26 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp40 : BOOLEAN;
    signal grp_phase_to_sincos_fu_232_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_fu_232_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_fu_232_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_fu_232_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_fu_232_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_fu_232_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_232_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call29 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call29 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call29 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call29 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call29 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call29 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call29 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call29 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call29 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call29 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call29 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call29 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call29 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call29 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp41 : BOOLEAN;
    signal grp_phase_to_sincos_fu_242_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_fu_242_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_fu_242_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_fu_242_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_fu_242_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_fu_242_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_242_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call32 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call32 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call32 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call32 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call32 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call32 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call32 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call32 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call32 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call32 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call32 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call32 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call32 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call32 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp42 : BOOLEAN;
    signal grp_phase_to_sincos_fu_252_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_fu_252_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_fu_252_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_fu_252_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_fu_252_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_fu_252_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_252_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call35 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call35 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call35 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call35 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call35 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call35 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call35 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call35 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call35 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call35 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call35 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call35 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call35 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call35 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp43 : BOOLEAN;
    signal grp_phase_to_sincos_fu_262_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_fu_262_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_fu_262_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_fu_262_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_fu_262_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_fu_262_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_262_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call38 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call38 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call38 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call38 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call38 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call38 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call38 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call38 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call38 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call38 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call38 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call38 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call38 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call38 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp44 : BOOLEAN;
    signal grp_phase_to_sincos_fu_272_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_fu_272_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_fu_272_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_fu_272_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_fu_272_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_fu_272_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_272_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call41 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call41 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call41 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call41 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call41 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call41 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call41 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call41 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call41 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call41 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call41 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call41 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call41 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call41 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp45 : BOOLEAN;
    signal grp_phase_to_sincos_fu_282_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_fu_282_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_fu_282_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_fu_282_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_fu_282_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_fu_282_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_282_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call44 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call44 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call44 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call44 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call44 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call44 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call44 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call44 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call44 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call44 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call44 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call44 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call44 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call44 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp46 : BOOLEAN;
    signal grp_phase_to_sincos_fu_292_ap_start : STD_LOGIC;
    signal grp_phase_to_sincos_fu_292_ap_done : STD_LOGIC;
    signal grp_phase_to_sincos_fu_292_ap_idle : STD_LOGIC;
    signal grp_phase_to_sincos_fu_292_ap_ready : STD_LOGIC;
    signal grp_phase_to_sincos_fu_292_ap_ce : STD_LOGIC;
    signal grp_phase_to_sincos_fu_292_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_phase_to_sincos_fu_292_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call47 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call47 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call47 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call47 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call47 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call47 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call47 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call47 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call47 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call47 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call47 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11_ignore_call47 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12_ignore_call47 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13_ignore_call47 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp47 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to12 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component phase_to_sincos IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        acc_V : IN STD_LOGIC_VECTOR (21 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    grp_phase_to_sincos_fu_222 : component phase_to_sincos
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_phase_to_sincos_fu_222_ap_start,
        ap_done => grp_phase_to_sincos_fu_222_ap_done,
        ap_idle => grp_phase_to_sincos_fu_222_ap_idle,
        ap_ready => grp_phase_to_sincos_fu_222_ap_ready,
        ap_ce => grp_phase_to_sincos_fu_222_ap_ce,
        acc_V => p_read,
        ap_return_0 => grp_phase_to_sincos_fu_222_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_fu_222_ap_return_1);

    grp_phase_to_sincos_fu_232 : component phase_to_sincos
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_phase_to_sincos_fu_232_ap_start,
        ap_done => grp_phase_to_sincos_fu_232_ap_done,
        ap_idle => grp_phase_to_sincos_fu_232_ap_idle,
        ap_ready => grp_phase_to_sincos_fu_232_ap_ready,
        ap_ce => grp_phase_to_sincos_fu_232_ap_ce,
        acc_V => p_read1,
        ap_return_0 => grp_phase_to_sincos_fu_232_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_fu_232_ap_return_1);

    grp_phase_to_sincos_fu_242 : component phase_to_sincos
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_phase_to_sincos_fu_242_ap_start,
        ap_done => grp_phase_to_sincos_fu_242_ap_done,
        ap_idle => grp_phase_to_sincos_fu_242_ap_idle,
        ap_ready => grp_phase_to_sincos_fu_242_ap_ready,
        ap_ce => grp_phase_to_sincos_fu_242_ap_ce,
        acc_V => p_read2,
        ap_return_0 => grp_phase_to_sincos_fu_242_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_fu_242_ap_return_1);

    grp_phase_to_sincos_fu_252 : component phase_to_sincos
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_phase_to_sincos_fu_252_ap_start,
        ap_done => grp_phase_to_sincos_fu_252_ap_done,
        ap_idle => grp_phase_to_sincos_fu_252_ap_idle,
        ap_ready => grp_phase_to_sincos_fu_252_ap_ready,
        ap_ce => grp_phase_to_sincos_fu_252_ap_ce,
        acc_V => p_read3,
        ap_return_0 => grp_phase_to_sincos_fu_252_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_fu_252_ap_return_1);

    grp_phase_to_sincos_fu_262 : component phase_to_sincos
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_phase_to_sincos_fu_262_ap_start,
        ap_done => grp_phase_to_sincos_fu_262_ap_done,
        ap_idle => grp_phase_to_sincos_fu_262_ap_idle,
        ap_ready => grp_phase_to_sincos_fu_262_ap_ready,
        ap_ce => grp_phase_to_sincos_fu_262_ap_ce,
        acc_V => p_read4,
        ap_return_0 => grp_phase_to_sincos_fu_262_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_fu_262_ap_return_1);

    grp_phase_to_sincos_fu_272 : component phase_to_sincos
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_phase_to_sincos_fu_272_ap_start,
        ap_done => grp_phase_to_sincos_fu_272_ap_done,
        ap_idle => grp_phase_to_sincos_fu_272_ap_idle,
        ap_ready => grp_phase_to_sincos_fu_272_ap_ready,
        ap_ce => grp_phase_to_sincos_fu_272_ap_ce,
        acc_V => p_read5,
        ap_return_0 => grp_phase_to_sincos_fu_272_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_fu_272_ap_return_1);

    grp_phase_to_sincos_fu_282 : component phase_to_sincos
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_phase_to_sincos_fu_282_ap_start,
        ap_done => grp_phase_to_sincos_fu_282_ap_done,
        ap_idle => grp_phase_to_sincos_fu_282_ap_idle,
        ap_ready => grp_phase_to_sincos_fu_282_ap_ready,
        ap_ce => grp_phase_to_sincos_fu_282_ap_ce,
        acc_V => p_read6,
        ap_return_0 => grp_phase_to_sincos_fu_282_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_fu_282_ap_return_1);

    grp_phase_to_sincos_fu_292 : component phase_to_sincos
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_phase_to_sincos_fu_292_ap_start,
        ap_done => grp_phase_to_sincos_fu_292_ap_done,
        ap_idle => grp_phase_to_sincos_fu_292_ap_idle,
        ap_ready => grp_phase_to_sincos_fu_292_ap_ready,
        ap_ce => grp_phase_to_sincos_fu_292_ap_ce,
        acc_V => p_read7,
        ap_return_0 => grp_phase_to_sincos_fu_292_ap_return_0,
        ap_return_1 => grp_phase_to_sincos_fu_292_ap_return_1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                dummyout_last_V_writ_2_reg_547 <= dummyout_last_V_writ;
                dummyout_last_V_writ_2_reg_547_pp0_iter1_reg <= dummyout_last_V_writ_2_reg_547;
                p_read6022_reg_597 <= p_read60;
                p_read6022_reg_597_pp0_iter1_reg <= p_read6022_reg_597;
                p_read_46_reg_552 <= p_read69;
                p_read_46_reg_552_pp0_iter1_reg <= p_read_46_reg_552;
                p_read_47_reg_557 <= p_read68;
                p_read_47_reg_557_pp0_iter1_reg <= p_read_47_reg_557;
                p_read_48_reg_562 <= p_read67;
                p_read_48_reg_562_pp0_iter1_reg <= p_read_48_reg_562;
                p_read_49_reg_567 <= p_read66;
                p_read_49_reg_567_pp0_iter1_reg <= p_read_49_reg_567;
                p_read_50_reg_572 <= p_read65;
                p_read_50_reg_572_pp0_iter1_reg <= p_read_50_reg_572;
                p_read_51_reg_577 <= p_read64;
                p_read_51_reg_577_pp0_iter1_reg <= p_read_51_reg_577;
                p_read_52_reg_582 <= p_read63;
                p_read_52_reg_582_pp0_iter1_reg <= p_read_52_reg_582;
                p_read_53_reg_587 <= p_read62;
                p_read_53_reg_587_pp0_iter1_reg <= p_read_53_reg_587;
                p_read_54_reg_592 <= p_read61;
                p_read_54_reg_592_pp0_iter1_reg <= p_read_54_reg_592;
                p_read_55_reg_602 <= p_read59;
                p_read_55_reg_602_pp0_iter1_reg <= p_read_55_reg_602;
                p_read_56_reg_607 <= p_read58;
                p_read_56_reg_607_pp0_iter1_reg <= p_read_56_reg_607;
                p_read_57_reg_612 <= p_read57;
                p_read_57_reg_612_pp0_iter1_reg <= p_read_57_reg_612;
                p_read_58_reg_617 <= p_read56;
                p_read_58_reg_617_pp0_iter1_reg <= p_read_58_reg_617;
                p_read_59_reg_622 <= p_read55;
                p_read_59_reg_622_pp0_iter1_reg <= p_read_59_reg_622;
                p_read_60_reg_627 <= p_read54;
                p_read_60_reg_627_pp0_iter1_reg <= p_read_60_reg_627;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                dummyout_last_V_writ_2_reg_547_pp0_iter10_reg <= dummyout_last_V_writ_2_reg_547_pp0_iter9_reg;
                dummyout_last_V_writ_2_reg_547_pp0_iter11_reg <= dummyout_last_V_writ_2_reg_547_pp0_iter10_reg;
                dummyout_last_V_writ_2_reg_547_pp0_iter12_reg <= dummyout_last_V_writ_2_reg_547_pp0_iter11_reg;
                dummyout_last_V_writ_2_reg_547_pp0_iter2_reg <= dummyout_last_V_writ_2_reg_547_pp0_iter1_reg;
                dummyout_last_V_writ_2_reg_547_pp0_iter3_reg <= dummyout_last_V_writ_2_reg_547_pp0_iter2_reg;
                dummyout_last_V_writ_2_reg_547_pp0_iter4_reg <= dummyout_last_V_writ_2_reg_547_pp0_iter3_reg;
                dummyout_last_V_writ_2_reg_547_pp0_iter5_reg <= dummyout_last_V_writ_2_reg_547_pp0_iter4_reg;
                dummyout_last_V_writ_2_reg_547_pp0_iter6_reg <= dummyout_last_V_writ_2_reg_547_pp0_iter5_reg;
                dummyout_last_V_writ_2_reg_547_pp0_iter7_reg <= dummyout_last_V_writ_2_reg_547_pp0_iter6_reg;
                dummyout_last_V_writ_2_reg_547_pp0_iter8_reg <= dummyout_last_V_writ_2_reg_547_pp0_iter7_reg;
                dummyout_last_V_writ_2_reg_547_pp0_iter9_reg <= dummyout_last_V_writ_2_reg_547_pp0_iter8_reg;
                p_read6022_reg_597_pp0_iter10_reg <= p_read6022_reg_597_pp0_iter9_reg;
                p_read6022_reg_597_pp0_iter11_reg <= p_read6022_reg_597_pp0_iter10_reg;
                p_read6022_reg_597_pp0_iter12_reg <= p_read6022_reg_597_pp0_iter11_reg;
                p_read6022_reg_597_pp0_iter2_reg <= p_read6022_reg_597_pp0_iter1_reg;
                p_read6022_reg_597_pp0_iter3_reg <= p_read6022_reg_597_pp0_iter2_reg;
                p_read6022_reg_597_pp0_iter4_reg <= p_read6022_reg_597_pp0_iter3_reg;
                p_read6022_reg_597_pp0_iter5_reg <= p_read6022_reg_597_pp0_iter4_reg;
                p_read6022_reg_597_pp0_iter6_reg <= p_read6022_reg_597_pp0_iter5_reg;
                p_read6022_reg_597_pp0_iter7_reg <= p_read6022_reg_597_pp0_iter6_reg;
                p_read6022_reg_597_pp0_iter8_reg <= p_read6022_reg_597_pp0_iter7_reg;
                p_read6022_reg_597_pp0_iter9_reg <= p_read6022_reg_597_pp0_iter8_reg;
                p_read_46_reg_552_pp0_iter10_reg <= p_read_46_reg_552_pp0_iter9_reg;
                p_read_46_reg_552_pp0_iter11_reg <= p_read_46_reg_552_pp0_iter10_reg;
                p_read_46_reg_552_pp0_iter12_reg <= p_read_46_reg_552_pp0_iter11_reg;
                p_read_46_reg_552_pp0_iter2_reg <= p_read_46_reg_552_pp0_iter1_reg;
                p_read_46_reg_552_pp0_iter3_reg <= p_read_46_reg_552_pp0_iter2_reg;
                p_read_46_reg_552_pp0_iter4_reg <= p_read_46_reg_552_pp0_iter3_reg;
                p_read_46_reg_552_pp0_iter5_reg <= p_read_46_reg_552_pp0_iter4_reg;
                p_read_46_reg_552_pp0_iter6_reg <= p_read_46_reg_552_pp0_iter5_reg;
                p_read_46_reg_552_pp0_iter7_reg <= p_read_46_reg_552_pp0_iter6_reg;
                p_read_46_reg_552_pp0_iter8_reg <= p_read_46_reg_552_pp0_iter7_reg;
                p_read_46_reg_552_pp0_iter9_reg <= p_read_46_reg_552_pp0_iter8_reg;
                p_read_47_reg_557_pp0_iter10_reg <= p_read_47_reg_557_pp0_iter9_reg;
                p_read_47_reg_557_pp0_iter11_reg <= p_read_47_reg_557_pp0_iter10_reg;
                p_read_47_reg_557_pp0_iter12_reg <= p_read_47_reg_557_pp0_iter11_reg;
                p_read_47_reg_557_pp0_iter2_reg <= p_read_47_reg_557_pp0_iter1_reg;
                p_read_47_reg_557_pp0_iter3_reg <= p_read_47_reg_557_pp0_iter2_reg;
                p_read_47_reg_557_pp0_iter4_reg <= p_read_47_reg_557_pp0_iter3_reg;
                p_read_47_reg_557_pp0_iter5_reg <= p_read_47_reg_557_pp0_iter4_reg;
                p_read_47_reg_557_pp0_iter6_reg <= p_read_47_reg_557_pp0_iter5_reg;
                p_read_47_reg_557_pp0_iter7_reg <= p_read_47_reg_557_pp0_iter6_reg;
                p_read_47_reg_557_pp0_iter8_reg <= p_read_47_reg_557_pp0_iter7_reg;
                p_read_47_reg_557_pp0_iter9_reg <= p_read_47_reg_557_pp0_iter8_reg;
                p_read_48_reg_562_pp0_iter10_reg <= p_read_48_reg_562_pp0_iter9_reg;
                p_read_48_reg_562_pp0_iter11_reg <= p_read_48_reg_562_pp0_iter10_reg;
                p_read_48_reg_562_pp0_iter12_reg <= p_read_48_reg_562_pp0_iter11_reg;
                p_read_48_reg_562_pp0_iter2_reg <= p_read_48_reg_562_pp0_iter1_reg;
                p_read_48_reg_562_pp0_iter3_reg <= p_read_48_reg_562_pp0_iter2_reg;
                p_read_48_reg_562_pp0_iter4_reg <= p_read_48_reg_562_pp0_iter3_reg;
                p_read_48_reg_562_pp0_iter5_reg <= p_read_48_reg_562_pp0_iter4_reg;
                p_read_48_reg_562_pp0_iter6_reg <= p_read_48_reg_562_pp0_iter5_reg;
                p_read_48_reg_562_pp0_iter7_reg <= p_read_48_reg_562_pp0_iter6_reg;
                p_read_48_reg_562_pp0_iter8_reg <= p_read_48_reg_562_pp0_iter7_reg;
                p_read_48_reg_562_pp0_iter9_reg <= p_read_48_reg_562_pp0_iter8_reg;
                p_read_49_reg_567_pp0_iter10_reg <= p_read_49_reg_567_pp0_iter9_reg;
                p_read_49_reg_567_pp0_iter11_reg <= p_read_49_reg_567_pp0_iter10_reg;
                p_read_49_reg_567_pp0_iter12_reg <= p_read_49_reg_567_pp0_iter11_reg;
                p_read_49_reg_567_pp0_iter2_reg <= p_read_49_reg_567_pp0_iter1_reg;
                p_read_49_reg_567_pp0_iter3_reg <= p_read_49_reg_567_pp0_iter2_reg;
                p_read_49_reg_567_pp0_iter4_reg <= p_read_49_reg_567_pp0_iter3_reg;
                p_read_49_reg_567_pp0_iter5_reg <= p_read_49_reg_567_pp0_iter4_reg;
                p_read_49_reg_567_pp0_iter6_reg <= p_read_49_reg_567_pp0_iter5_reg;
                p_read_49_reg_567_pp0_iter7_reg <= p_read_49_reg_567_pp0_iter6_reg;
                p_read_49_reg_567_pp0_iter8_reg <= p_read_49_reg_567_pp0_iter7_reg;
                p_read_49_reg_567_pp0_iter9_reg <= p_read_49_reg_567_pp0_iter8_reg;
                p_read_50_reg_572_pp0_iter10_reg <= p_read_50_reg_572_pp0_iter9_reg;
                p_read_50_reg_572_pp0_iter11_reg <= p_read_50_reg_572_pp0_iter10_reg;
                p_read_50_reg_572_pp0_iter12_reg <= p_read_50_reg_572_pp0_iter11_reg;
                p_read_50_reg_572_pp0_iter2_reg <= p_read_50_reg_572_pp0_iter1_reg;
                p_read_50_reg_572_pp0_iter3_reg <= p_read_50_reg_572_pp0_iter2_reg;
                p_read_50_reg_572_pp0_iter4_reg <= p_read_50_reg_572_pp0_iter3_reg;
                p_read_50_reg_572_pp0_iter5_reg <= p_read_50_reg_572_pp0_iter4_reg;
                p_read_50_reg_572_pp0_iter6_reg <= p_read_50_reg_572_pp0_iter5_reg;
                p_read_50_reg_572_pp0_iter7_reg <= p_read_50_reg_572_pp0_iter6_reg;
                p_read_50_reg_572_pp0_iter8_reg <= p_read_50_reg_572_pp0_iter7_reg;
                p_read_50_reg_572_pp0_iter9_reg <= p_read_50_reg_572_pp0_iter8_reg;
                p_read_51_reg_577_pp0_iter10_reg <= p_read_51_reg_577_pp0_iter9_reg;
                p_read_51_reg_577_pp0_iter11_reg <= p_read_51_reg_577_pp0_iter10_reg;
                p_read_51_reg_577_pp0_iter12_reg <= p_read_51_reg_577_pp0_iter11_reg;
                p_read_51_reg_577_pp0_iter2_reg <= p_read_51_reg_577_pp0_iter1_reg;
                p_read_51_reg_577_pp0_iter3_reg <= p_read_51_reg_577_pp0_iter2_reg;
                p_read_51_reg_577_pp0_iter4_reg <= p_read_51_reg_577_pp0_iter3_reg;
                p_read_51_reg_577_pp0_iter5_reg <= p_read_51_reg_577_pp0_iter4_reg;
                p_read_51_reg_577_pp0_iter6_reg <= p_read_51_reg_577_pp0_iter5_reg;
                p_read_51_reg_577_pp0_iter7_reg <= p_read_51_reg_577_pp0_iter6_reg;
                p_read_51_reg_577_pp0_iter8_reg <= p_read_51_reg_577_pp0_iter7_reg;
                p_read_51_reg_577_pp0_iter9_reg <= p_read_51_reg_577_pp0_iter8_reg;
                p_read_52_reg_582_pp0_iter10_reg <= p_read_52_reg_582_pp0_iter9_reg;
                p_read_52_reg_582_pp0_iter11_reg <= p_read_52_reg_582_pp0_iter10_reg;
                p_read_52_reg_582_pp0_iter12_reg <= p_read_52_reg_582_pp0_iter11_reg;
                p_read_52_reg_582_pp0_iter2_reg <= p_read_52_reg_582_pp0_iter1_reg;
                p_read_52_reg_582_pp0_iter3_reg <= p_read_52_reg_582_pp0_iter2_reg;
                p_read_52_reg_582_pp0_iter4_reg <= p_read_52_reg_582_pp0_iter3_reg;
                p_read_52_reg_582_pp0_iter5_reg <= p_read_52_reg_582_pp0_iter4_reg;
                p_read_52_reg_582_pp0_iter6_reg <= p_read_52_reg_582_pp0_iter5_reg;
                p_read_52_reg_582_pp0_iter7_reg <= p_read_52_reg_582_pp0_iter6_reg;
                p_read_52_reg_582_pp0_iter8_reg <= p_read_52_reg_582_pp0_iter7_reg;
                p_read_52_reg_582_pp0_iter9_reg <= p_read_52_reg_582_pp0_iter8_reg;
                p_read_53_reg_587_pp0_iter10_reg <= p_read_53_reg_587_pp0_iter9_reg;
                p_read_53_reg_587_pp0_iter11_reg <= p_read_53_reg_587_pp0_iter10_reg;
                p_read_53_reg_587_pp0_iter12_reg <= p_read_53_reg_587_pp0_iter11_reg;
                p_read_53_reg_587_pp0_iter2_reg <= p_read_53_reg_587_pp0_iter1_reg;
                p_read_53_reg_587_pp0_iter3_reg <= p_read_53_reg_587_pp0_iter2_reg;
                p_read_53_reg_587_pp0_iter4_reg <= p_read_53_reg_587_pp0_iter3_reg;
                p_read_53_reg_587_pp0_iter5_reg <= p_read_53_reg_587_pp0_iter4_reg;
                p_read_53_reg_587_pp0_iter6_reg <= p_read_53_reg_587_pp0_iter5_reg;
                p_read_53_reg_587_pp0_iter7_reg <= p_read_53_reg_587_pp0_iter6_reg;
                p_read_53_reg_587_pp0_iter8_reg <= p_read_53_reg_587_pp0_iter7_reg;
                p_read_53_reg_587_pp0_iter9_reg <= p_read_53_reg_587_pp0_iter8_reg;
                p_read_54_reg_592_pp0_iter10_reg <= p_read_54_reg_592_pp0_iter9_reg;
                p_read_54_reg_592_pp0_iter11_reg <= p_read_54_reg_592_pp0_iter10_reg;
                p_read_54_reg_592_pp0_iter12_reg <= p_read_54_reg_592_pp0_iter11_reg;
                p_read_54_reg_592_pp0_iter2_reg <= p_read_54_reg_592_pp0_iter1_reg;
                p_read_54_reg_592_pp0_iter3_reg <= p_read_54_reg_592_pp0_iter2_reg;
                p_read_54_reg_592_pp0_iter4_reg <= p_read_54_reg_592_pp0_iter3_reg;
                p_read_54_reg_592_pp0_iter5_reg <= p_read_54_reg_592_pp0_iter4_reg;
                p_read_54_reg_592_pp0_iter6_reg <= p_read_54_reg_592_pp0_iter5_reg;
                p_read_54_reg_592_pp0_iter7_reg <= p_read_54_reg_592_pp0_iter6_reg;
                p_read_54_reg_592_pp0_iter8_reg <= p_read_54_reg_592_pp0_iter7_reg;
                p_read_54_reg_592_pp0_iter9_reg <= p_read_54_reg_592_pp0_iter8_reg;
                p_read_55_reg_602_pp0_iter10_reg <= p_read_55_reg_602_pp0_iter9_reg;
                p_read_55_reg_602_pp0_iter11_reg <= p_read_55_reg_602_pp0_iter10_reg;
                p_read_55_reg_602_pp0_iter12_reg <= p_read_55_reg_602_pp0_iter11_reg;
                p_read_55_reg_602_pp0_iter2_reg <= p_read_55_reg_602_pp0_iter1_reg;
                p_read_55_reg_602_pp0_iter3_reg <= p_read_55_reg_602_pp0_iter2_reg;
                p_read_55_reg_602_pp0_iter4_reg <= p_read_55_reg_602_pp0_iter3_reg;
                p_read_55_reg_602_pp0_iter5_reg <= p_read_55_reg_602_pp0_iter4_reg;
                p_read_55_reg_602_pp0_iter6_reg <= p_read_55_reg_602_pp0_iter5_reg;
                p_read_55_reg_602_pp0_iter7_reg <= p_read_55_reg_602_pp0_iter6_reg;
                p_read_55_reg_602_pp0_iter8_reg <= p_read_55_reg_602_pp0_iter7_reg;
                p_read_55_reg_602_pp0_iter9_reg <= p_read_55_reg_602_pp0_iter8_reg;
                p_read_56_reg_607_pp0_iter10_reg <= p_read_56_reg_607_pp0_iter9_reg;
                p_read_56_reg_607_pp0_iter11_reg <= p_read_56_reg_607_pp0_iter10_reg;
                p_read_56_reg_607_pp0_iter12_reg <= p_read_56_reg_607_pp0_iter11_reg;
                p_read_56_reg_607_pp0_iter2_reg <= p_read_56_reg_607_pp0_iter1_reg;
                p_read_56_reg_607_pp0_iter3_reg <= p_read_56_reg_607_pp0_iter2_reg;
                p_read_56_reg_607_pp0_iter4_reg <= p_read_56_reg_607_pp0_iter3_reg;
                p_read_56_reg_607_pp0_iter5_reg <= p_read_56_reg_607_pp0_iter4_reg;
                p_read_56_reg_607_pp0_iter6_reg <= p_read_56_reg_607_pp0_iter5_reg;
                p_read_56_reg_607_pp0_iter7_reg <= p_read_56_reg_607_pp0_iter6_reg;
                p_read_56_reg_607_pp0_iter8_reg <= p_read_56_reg_607_pp0_iter7_reg;
                p_read_56_reg_607_pp0_iter9_reg <= p_read_56_reg_607_pp0_iter8_reg;
                p_read_57_reg_612_pp0_iter10_reg <= p_read_57_reg_612_pp0_iter9_reg;
                p_read_57_reg_612_pp0_iter11_reg <= p_read_57_reg_612_pp0_iter10_reg;
                p_read_57_reg_612_pp0_iter12_reg <= p_read_57_reg_612_pp0_iter11_reg;
                p_read_57_reg_612_pp0_iter2_reg <= p_read_57_reg_612_pp0_iter1_reg;
                p_read_57_reg_612_pp0_iter3_reg <= p_read_57_reg_612_pp0_iter2_reg;
                p_read_57_reg_612_pp0_iter4_reg <= p_read_57_reg_612_pp0_iter3_reg;
                p_read_57_reg_612_pp0_iter5_reg <= p_read_57_reg_612_pp0_iter4_reg;
                p_read_57_reg_612_pp0_iter6_reg <= p_read_57_reg_612_pp0_iter5_reg;
                p_read_57_reg_612_pp0_iter7_reg <= p_read_57_reg_612_pp0_iter6_reg;
                p_read_57_reg_612_pp0_iter8_reg <= p_read_57_reg_612_pp0_iter7_reg;
                p_read_57_reg_612_pp0_iter9_reg <= p_read_57_reg_612_pp0_iter8_reg;
                p_read_58_reg_617_pp0_iter10_reg <= p_read_58_reg_617_pp0_iter9_reg;
                p_read_58_reg_617_pp0_iter11_reg <= p_read_58_reg_617_pp0_iter10_reg;
                p_read_58_reg_617_pp0_iter12_reg <= p_read_58_reg_617_pp0_iter11_reg;
                p_read_58_reg_617_pp0_iter2_reg <= p_read_58_reg_617_pp0_iter1_reg;
                p_read_58_reg_617_pp0_iter3_reg <= p_read_58_reg_617_pp0_iter2_reg;
                p_read_58_reg_617_pp0_iter4_reg <= p_read_58_reg_617_pp0_iter3_reg;
                p_read_58_reg_617_pp0_iter5_reg <= p_read_58_reg_617_pp0_iter4_reg;
                p_read_58_reg_617_pp0_iter6_reg <= p_read_58_reg_617_pp0_iter5_reg;
                p_read_58_reg_617_pp0_iter7_reg <= p_read_58_reg_617_pp0_iter6_reg;
                p_read_58_reg_617_pp0_iter8_reg <= p_read_58_reg_617_pp0_iter7_reg;
                p_read_58_reg_617_pp0_iter9_reg <= p_read_58_reg_617_pp0_iter8_reg;
                p_read_59_reg_622_pp0_iter10_reg <= p_read_59_reg_622_pp0_iter9_reg;
                p_read_59_reg_622_pp0_iter11_reg <= p_read_59_reg_622_pp0_iter10_reg;
                p_read_59_reg_622_pp0_iter12_reg <= p_read_59_reg_622_pp0_iter11_reg;
                p_read_59_reg_622_pp0_iter2_reg <= p_read_59_reg_622_pp0_iter1_reg;
                p_read_59_reg_622_pp0_iter3_reg <= p_read_59_reg_622_pp0_iter2_reg;
                p_read_59_reg_622_pp0_iter4_reg <= p_read_59_reg_622_pp0_iter3_reg;
                p_read_59_reg_622_pp0_iter5_reg <= p_read_59_reg_622_pp0_iter4_reg;
                p_read_59_reg_622_pp0_iter6_reg <= p_read_59_reg_622_pp0_iter5_reg;
                p_read_59_reg_622_pp0_iter7_reg <= p_read_59_reg_622_pp0_iter6_reg;
                p_read_59_reg_622_pp0_iter8_reg <= p_read_59_reg_622_pp0_iter7_reg;
                p_read_59_reg_622_pp0_iter9_reg <= p_read_59_reg_622_pp0_iter8_reg;
                p_read_60_reg_627_pp0_iter10_reg <= p_read_60_reg_627_pp0_iter9_reg;
                p_read_60_reg_627_pp0_iter11_reg <= p_read_60_reg_627_pp0_iter10_reg;
                p_read_60_reg_627_pp0_iter12_reg <= p_read_60_reg_627_pp0_iter11_reg;
                p_read_60_reg_627_pp0_iter2_reg <= p_read_60_reg_627_pp0_iter1_reg;
                p_read_60_reg_627_pp0_iter3_reg <= p_read_60_reg_627_pp0_iter2_reg;
                p_read_60_reg_627_pp0_iter4_reg <= p_read_60_reg_627_pp0_iter3_reg;
                p_read_60_reg_627_pp0_iter5_reg <= p_read_60_reg_627_pp0_iter4_reg;
                p_read_60_reg_627_pp0_iter6_reg <= p_read_60_reg_627_pp0_iter5_reg;
                p_read_60_reg_627_pp0_iter7_reg <= p_read_60_reg_627_pp0_iter6_reg;
                p_read_60_reg_627_pp0_iter8_reg <= p_read_60_reg_627_pp0_iter7_reg;
                p_read_60_reg_627_pp0_iter9_reg <= p_read_60_reg_627_pp0_iter8_reg;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp40_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp40 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp41_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp41 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp42_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp42 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp43_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp43 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp44_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp44 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp45_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp45 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp46_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp46 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp47_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp47 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call26_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call26 <= (ap_start = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call29_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call29 <= (ap_start = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call32_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call32 <= (ap_start = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call35_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call35 <= (ap_start = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call38_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call38 <= (ap_start = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call41_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call41 <= (ap_start = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call44_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call44 <= (ap_start = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call47_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call47 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8_ignore_call47 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1)) or ((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to12_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12)
    begin
        if (((ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to12 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to12)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to12 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= dummyout_last_V_writ_2_reg_547_pp0_iter12_reg;
    ap_return_1 <= grp_phase_to_sincos_fu_222_ap_return_0;
    ap_return_10 <= grp_phase_to_sincos_fu_232_ap_return_1;
    ap_return_11 <= grp_phase_to_sincos_fu_242_ap_return_1;
    ap_return_12 <= grp_phase_to_sincos_fu_252_ap_return_1;
    ap_return_13 <= grp_phase_to_sincos_fu_262_ap_return_1;
    ap_return_14 <= grp_phase_to_sincos_fu_272_ap_return_1;
    ap_return_15 <= grp_phase_to_sincos_fu_282_ap_return_1;
    ap_return_16 <= grp_phase_to_sincos_fu_292_ap_return_1;
    ap_return_17 <= p_read_60_reg_627_pp0_iter12_reg;
    ap_return_18 <= p_read_59_reg_622_pp0_iter12_reg;
    ap_return_19 <= p_read_58_reg_617_pp0_iter12_reg;
    ap_return_2 <= grp_phase_to_sincos_fu_232_ap_return_0;
    ap_return_20 <= p_read_57_reg_612_pp0_iter12_reg;
    ap_return_21 <= p_read_56_reg_607_pp0_iter12_reg;
    ap_return_22 <= p_read_55_reg_602_pp0_iter12_reg;
    ap_return_23 <= p_read6022_reg_597_pp0_iter12_reg;
    ap_return_24 <= p_read_54_reg_592_pp0_iter12_reg;
    ap_return_25 <= p_read_53_reg_587_pp0_iter12_reg;
    ap_return_26 <= p_read_52_reg_582_pp0_iter12_reg;
    ap_return_27 <= p_read_51_reg_577_pp0_iter12_reg;
    ap_return_28 <= p_read_50_reg_572_pp0_iter12_reg;
    ap_return_29 <= p_read_49_reg_567_pp0_iter12_reg;
    ap_return_3 <= grp_phase_to_sincos_fu_242_ap_return_0;
    ap_return_30 <= p_read_48_reg_562_pp0_iter12_reg;
    ap_return_31 <= p_read_47_reg_557_pp0_iter12_reg;
    ap_return_32 <= p_read_46_reg_552_pp0_iter12_reg;
    ap_return_4 <= grp_phase_to_sincos_fu_252_ap_return_0;
    ap_return_5 <= grp_phase_to_sincos_fu_262_ap_return_0;
    ap_return_6 <= grp_phase_to_sincos_fu_272_ap_return_0;
    ap_return_7 <= grp_phase_to_sincos_fu_282_ap_return_0;
    ap_return_8 <= grp_phase_to_sincos_fu_292_ap_return_0;
    ap_return_9 <= grp_phase_to_sincos_fu_222_ap_return_1;

    grp_phase_to_sincos_fu_222_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp40)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp40) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_to_sincos_fu_222_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_fu_222_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_to_sincos_fu_222_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_to_sincos_fu_222_ap_start <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_fu_222_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_to_sincos_fu_232_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp41)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp41) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_to_sincos_fu_232_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_fu_232_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_to_sincos_fu_232_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_to_sincos_fu_232_ap_start <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_fu_232_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_to_sincos_fu_242_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp42)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp42) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_to_sincos_fu_242_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_fu_242_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_to_sincos_fu_242_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_to_sincos_fu_242_ap_start <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_fu_242_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_to_sincos_fu_252_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp43)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp43) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_to_sincos_fu_252_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_fu_252_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_to_sincos_fu_252_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_to_sincos_fu_252_ap_start <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_fu_252_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_to_sincos_fu_262_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp44)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp44) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_to_sincos_fu_262_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_fu_262_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_to_sincos_fu_262_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_to_sincos_fu_262_ap_start <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_fu_262_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_to_sincos_fu_272_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp45)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp45) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_to_sincos_fu_272_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_fu_272_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_to_sincos_fu_272_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_to_sincos_fu_272_ap_start <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_fu_272_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_to_sincos_fu_282_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp46)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp46) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_to_sincos_fu_282_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_fu_282_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_to_sincos_fu_282_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_to_sincos_fu_282_ap_start <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_fu_282_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_to_sincos_fu_292_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp47)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp47) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_to_sincos_fu_292_ap_ce <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_fu_292_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_phase_to_sincos_fu_292_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_phase_to_sincos_fu_292_ap_start <= ap_const_logic_1;
        else 
            grp_phase_to_sincos_fu_292_ap_start <= ap_const_logic_0;
        end if; 
    end process;

end behav;
