{"result": {"query": ":facetid:toc:\"db/conf/fpga/fpga2010.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "187.41"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "67", "@dc": "67", "@oc": "67", "@id": "40547741", "text": ":facetid:toc:db/conf/fpga/fpga2010.bht"}}, "hits": {"@total": "67", "@computed": "67", "@sent": "67", "@first": "0", "hit": [{"@score": "1", "@id": "4530117", "info": {"authors": {"author": [{"@pid": "63/2255", "text": "Usman Ahmed"}, {"@pid": "93/6343", "text": "Guy G. Lemieux"}, {"@pid": "w/StevenJEWilton", "text": "Steven J. E. Wilton"}]}, "title": "The impact of interconnect architecture on via-programmed structured ASICs (VPSAs).", "venue": "FPGA", "pages": "263-272", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AhmedLW10", "doi": "10.1145/1723112.1723157", "ee": "https://doi.org/10.1145/1723112.1723157", "url": "https://dblp.org/rec/conf/fpga/AhmedLW10"}, "url": "URL#4530117"}, {"@score": "1", "@id": "4530118", "info": {"authors": {"author": [{"@pid": "46/4753", "text": "Jason Helge Anderson"}, {"@pid": "75/7863", "text": "Chirag Ravishankar"}]}, "title": "FPGA power reduction by guarded evaluation.", "venue": "FPGA", "pages": "157-166", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AndersonR10", "doi": "10.1145/1723112.1723141", "ee": "https://doi.org/10.1145/1723112.1723141", "url": "https://dblp.org/rec/conf/fpga/AndersonR10"}, "url": "URL#4530118"}, {"@score": "1", "@id": "4530119", "info": {"authors": {"author": [{"@pid": "169/3999", "text": "Rahul Bhattacharya"}, {"@pid": "70/2285", "text": "Santosh Biswas"}, {"@pid": "92/4983", "text": "Siddhartha Mukhopadhyay"}]}, "title": "FPGA based chip emulation system for test development and verification of analog and mixed signal circuits (abstract only).", "venue": "FPGA", "pages": "284", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BhattachryaBM10", "doi": "10.1145/1723112.1723165", "ee": "https://doi.org/10.1145/1723112.1723165", "url": "https://dblp.org/rec/conf/fpga/BhattachryaBM10"}, "url": "URL#4530119"}, {"@score": "1", "@id": "4530120", "info": {"authors": {"author": [{"@pid": "58/7863", "text": "Huimin Bian"}, {"@pid": "08/3801", "text": "Andrew C. Ling"}, {"@pid": "81/7863", "text": "Alexander Choong"}, {"@pid": "z/JianwenZhu", "text": "Jianwen Zhu"}]}, "title": "Towards scalable placement for FPGAs.", "venue": "FPGA", "pages": "147-156", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BianLCZ10", "doi": "10.1145/1723112.1723140", "ee": "https://doi.org/10.1145/1723112.1723140", "url": "https://dblp.org/rec/conf/fpga/BianLCZ10"}, "url": "URL#4530120"}, {"@score": "1", "@id": "4530121", "info": {"authors": {"author": [{"@pid": "30/7863", "text": "Mike Brugge"}, {"@pid": "34/2645", "text": "Mohammed A. S. Khalid"}]}, "title": "Design and evaluation of a parameterizable NoC router for FPGAs (abstract only).", "venue": "FPGA", "pages": "292", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BruggeK10", "doi": "10.1145/1723112.1723188", "ee": "https://doi.org/10.1145/1723112.1723188", "url": "https://dblp.org/rec/conf/fpga/BruggeK10"}, "url": "URL#4530121"}, {"@score": "1", "@id": "4530122", "info": {"authors": {"author": [{"@pid": "28/2826", "text": "Sunita Chandrasekaran"}, {"@pid": "26/7863", "text": "Shilpa Shanbagh"}, {"@pid": "63/6663", "text": "Douglas L. Maskell"}]}, "title": "A dependency graph based methodology for parallelizing HLL applications on FPGA (abstract only).", "venue": "FPGA", "pages": "286", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChandrasekaranSM10", "doi": "10.1145/1723112.1723171", "ee": "https://doi.org/10.1145/1723112.1723171", "url": "https://dblp.org/rec/conf/fpga/ChandrasekaranSM10"}, "url": "URL#4530122"}, {"@score": "1", "@id": "4530123", "info": {"authors": {"author": [{"@pid": "08/6318-2", "text": "Zhimin Chen 0002"}, {"@pid": "60/6064", "text": "Richard Neil Pittman"}, {"@pid": "75/3087", "text": "Alessandro Forin"}]}, "title": "Combining multicore and reconfigurable instruction set extensions.", "venue": "FPGA", "pages": "33-36", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChenPF10", "doi": "10.1145/1723112.1723119", "ee": "https://doi.org/10.1145/1723112.1723119", "url": "https://dblp.org/rec/conf/fpga/ChenPF10"}, "url": "URL#4530123"}, {"@score": "1", "@id": "4530124", "info": {"authors": {"author": [{"@pid": "65/4423-18", "text": "Chen Chen 0018"}, {"@pid": "82/7863", "text": "Roozbeh Parsa"}, {"@pid": "80/115", "text": "Nishant Patil"}, {"@pid": "14/7863", "text": "Soogine Chong"}, {"@pid": "22/153", "text": "Kerem Akarvardar"}, {"@pid": "64/7863", "text": "J. Provine"}, {"@pid": "80/6593", "text": "David Lewis"}, {"@pid": "67/3306", "text": "Jeff Watt"}, {"@pid": "46/7863", "text": "Roger T. Howe"}, {"@pid": "48/6697", "text": "H.-S. Philip Wong"}, {"@pid": "30/4561", "text": "Subhasish Mitra"}]}, "title": "Efficient FPGAs using nanoelectromechanical relays.", "venue": "FPGA", "pages": "273-282", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChenPPCAPLWHWM10", "doi": "10.1145/1723112.1723158", "ee": "https://doi.org/10.1145/1723112.1723158", "url": "https://dblp.org/rec/conf/fpga/ChenPPCAPLWHWM10"}, "url": "URL#4530124"}, {"@score": "1", "@id": "4530125", "info": {"authors": {"author": [{"@pid": "57/7242", "text": "Doris Chen"}, {"@pid": "74/3215", "text": "Deshanand P. Singh"}, {"@pid": "71/7863", "text": "Jeffrey Chromczak"}, {"@pid": "57/1113", "text": "David M. Lewis"}, {"@pid": "32/5837", "text": "Ryan Fung"}, {"@pid": "36/2228", "text": "David Neto"}, {"@pid": "76/1530", "text": "Vaughn Betz"}]}, "title": "A comprehensive approach to modeling, characterizing and optimizing for metastability in FPGAs.", "venue": "FPGA", "pages": "167-176", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChenSCLFNB10", "doi": "10.1145/1723112.1723142", "ee": "https://doi.org/10.1145/1723112.1723142", "url": "https://dblp.org/rec/conf/fpga/ChenSCLFNB10"}, "url": "URL#4530125"}, {"@score": "1", "@id": "4530126", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "70/2554", "text": "Karthik Gururaj"}, {"@pid": "21/3839", "text": "Wei Jiang"}, {"@pid": "35/837-6", "text": "Bin Liu 0006"}, {"@pid": "27/566", "text": "Kirill Minkovich"}, {"@pid": "41/1662", "text": "Bo Yuan"}, {"@pid": "19/2439", "text": "Yi Zou"}]}, "title": "Accelerating Monte Carlo based SSTA using FPGA.", "venue": "FPGA", "pages": "111-114", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CongGJLMYZ10", "doi": "10.1145/1723112.1723132", "ee": "https://doi.org/10.1145/1723112.1723132", "url": "https://dblp.org/rec/conf/fpga/CongGJLMYZ10"}, "url": "URL#4530126"}, {"@score": "1", "@id": "4530127", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "27/566", "text": "Kirill Minkovich"}]}, "title": "LUT-based FPGA technology mapping for reliability (abstract only).", "venue": "FPGA", "pages": "288", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CongM10", "doi": "10.1145/1723112.1723177", "ee": "https://doi.org/10.1145/1723112.1723177", "url": "https://dblp.org/rec/conf/fpga/CongM10"}, "url": "URL#4530127"}, {"@score": "1", "@id": "4530128", "info": {"authors": {"author": [{"@pid": "02/7380", "text": "Zefu Dai"}, {"@pid": "60/7863", "text": "Nick Ni"}, {"@pid": "z/JianwenZhu", "text": "Jianwen Zhu"}]}, "title": "A 1 cycle-per-byte XML parsing accelerator.", "venue": "FPGA", "pages": "199-208", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DaiNZ10", "doi": "10.1145/1723112.1723148", "ee": "https://doi.org/10.1145/1723112.1723148", "url": "https://dblp.org/rec/conf/fpga/DaiNZ10"}, "url": "URL#4530128"}, {"@score": "1", "@id": "4530129", "info": {"authors": {"author": [{"@pid": "07/1792", "text": "Donglai Dai"}, {"@pid": "68/4460", "text": "Aniruddha S. Vaidya"}, {"@pid": "20/7863", "text": "Roy Saharoy"}, {"@pid": "68/3940", "text": "Seungjoon Park"}, {"@pid": "20/4428", "text": "Dongkook Park"}, {"@pid": "78/7863", "text": "Hariharan L. Thantry"}, {"@pid": "52/7863", "text": "Ralf Plate"}, {"@pid": "22/7863", "text": "Elmar Maas"}, {"@pid": "61/5139", "text": "Akhilesh Kumar"}, {"@pid": "44/6303", "text": "Mani Azimi"}]}, "title": "FPGA-based prototyping of a 2D MESH / TORUS on-chip interconnect (abstract only).", "venue": "FPGA", "pages": "293", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DaiVSPPTPMKA10", "doi": "10.1145/1723112.1723191", "ee": "https://doi.org/10.1145/1723112.1723191", "url": "https://dblp.org/rec/conf/fpga/DaiVSPPTPMKA10"}, "url": "URL#4530129"}, {"@score": "1", "@id": "4530130", "info": {"authors": {"author": [{"@pid": "46/1998", "text": "Marc-Andr\u00e9 Daigneault"}, {"@pid": "81/170", "text": "Jean-Pierre David"}]}, "title": "Towards 5ps resolution TDC on a dynamically reconfigurable FPGA (abstract only).", "venue": "FPGA", "pages": "283", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DaigneaultD10", "doi": "10.1145/1723112.1723161", "ee": "https://doi.org/10.1145/1723112.1723161", "url": "https://dblp.org/rec/conf/fpga/DaigneaultD10"}, "url": "URL#4530130"}, {"@score": "1", "@id": "4530131", "info": {"authors": {"author": [{"@pid": "07/7863", "text": "Marcus Dutton"}, {"@pid": "k/DavidCKeezer", "text": "David C. Keezer"}]}, "title": "An architecture for graphics processing in an FPGA (abstract only).", "venue": "FPGA", "pages": "283", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DuttonK10", "doi": "10.1145/1723112.1723162", "ee": "https://doi.org/10.1145/1723112.1723162", "url": "https://dblp.org/rec/conf/fpga/DuttonK10"}, "url": "URL#4530131"}, {"@score": "1", "@id": "4530132", "info": {"authors": {"author": [{"@pid": "41/7863", "text": "Brahim Al Farisi"}, {"@pid": "79/465", "text": "Karel Bruneel"}, {"@pid": "46/3076", "text": "Harald Devos"}, {"@pid": "14/2499", "text": "Dirk Stroobandt"}]}, "title": "Automatic tool flow for shift-register-LUT reconfiguration: making run-time reconfiguration fast and easy (abstract only).", "venue": "FPGA", "pages": "287", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FarisiBDS10", "doi": "10.1145/1723112.1723175", "ee": "https://doi.org/10.1145/1723112.1723175", "url": "https://dblp.org/rec/conf/fpga/FarisiBDS10"}, "url": "URL#4530132"}, {"@score": "1", "@id": "4530133", "info": {"authors": {"author": [{"@pid": "29/7863", "text": "David L. Foster"}, {"@pid": "22/5659", "text": "Darrin M. Hanna"}]}, "title": "Maximizing area-constrained partial fault tolerance in reconfigurable logic.", "venue": "FPGA", "pages": "259-262", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FosterH10", "doi": "10.1145/1723112.1723155", "ee": "https://doi.org/10.1145/1723112.1723155", "url": "https://dblp.org/rec/conf/fpga/FosterH10"}, "url": "URL#4530133"}, {"@score": "1", "@id": "4530134", "info": {"authors": {"author": [{"@pid": "23/7028", "text": "Jan R. Frigo"}, {"@pid": "62/4719", "text": "Eric Y. Raby"}, {"@pid": "46/5024", "text": "Sean M. Brennan"}, {"@pid": "95/1594", "text": "Christophe Wolinski"}, {"@pid": "46/6870", "text": "Charles Wagner"}, {"@pid": "75/4691", "text": "Fran\u00e7ois Charot"}, {"@pid": "14/3630", "text": "Edward Rosten"}, {"@pid": "85/5463", "text": "Vinod Kulathumani"}]}, "title": "Energy efficient sensor node implementations.", "venue": "FPGA", "pages": "37-40", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FrigoRBWWCRK10", "doi": "10.1145/1723112.1723120", "ee": "https://doi.org/10.1145/1723112.1723120", "url": "https://dblp.org/rec/conf/fpga/FrigoRBWWCRK10"}, "url": "URL#4530134"}, {"@score": "1", "@id": "4530135", "info": {"authors": {"author": [{"@pid": "58/2586", "text": "Amir Masoud Gharehbaghi"}, {"@pid": "69/5664", "text": "Bijan Alizadeh"}, {"@pid": "56/1768", "text": "Masahiro Fujita"}]}, "title": "Aggressive overclocking support using a novel timing error recovery technique on FPGAs (abstract only).", "venue": "FPGA", "pages": "288", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GharehbaghiAF10", "doi": "10.1145/1723112.1723178", "ee": "https://doi.org/10.1145/1723112.1723178", "url": "https://dblp.org/rec/conf/fpga/GharehbaghiAF10"}, "url": "URL#4530135"}, {"@score": "1", "@id": "4530136", "info": {"authors": {"author": [{"@pid": "13/2844", "text": "Diana G\u00f6hringer"}, {"@pid": "56/2900", "text": "Michael H\u00fcbner 0001"}, {"@pid": "52/5761", "text": "Michael Benz"}, {"@pid": "b/JurgenBecker", "text": "J\u00fcrgen Becker 0001"}]}, "title": "A semi-automatic toolchain for reconfigurable multiprocessor systems-on-chip: architecture development and application partitioning (abstract only).", "venue": "FPGA", "pages": "286", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GoehringerHBB10", "doi": "10.1145/1723112.1723170", "ee": "https://doi.org/10.1145/1723112.1723170", "url": "https://dblp.org/rec/conf/fpga/GoehringerHBB10"}, "url": "URL#4530136"}, {"@score": "1", "@id": "4530137", "info": {"authors": {"author": [{"@pid": "67/7863", "text": "Dharmendra P. Gupta"}, {"@pid": "c/PaulChow", "text": "Paul Chow"}]}, "title": "Acceleration of an analytical approach to collateralized debt obligation pricing.", "venue": "FPGA", "pages": "103-106", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GuptaC10", "doi": "10.1145/1723112.1723130", "ee": "https://doi.org/10.1145/1723112.1723130", "url": "https://dblp.org/rec/conf/fpga/GuptaC10"}, "url": "URL#4530137"}, {"@score": "1", "@id": "4530138", "info": {"authors": {"author": [{"@pid": "45/7863", "text": "Y. Hamid"}, {"@pid": "86/4036", "text": "Martin Langhammer"}]}, "title": "Multiplier architectures for FPGA double precision functions (abstract only).", "venue": "FPGA", "pages": "287", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HamidL10", "doi": "10.1145/1723112.1723174", "ee": "https://doi.org/10.1145/1723112.1723174", "url": "https://dblp.org/rec/conf/fpga/HamidL10"}, "url": "URL#4530138"}, {"@score": "1", "@id": "4530139", "info": {"authors": {"author": [{"@pid": "73/7863", "text": "Kan Huang"}, {"@pid": "57/7863", "text": "Junlin Lu"}, {"@pid": "70/7863", "text": "Jiufeng Pang"}, {"@pid": "59/195", "text": "Yansong Zheng"}, {"@pid": "17/5705", "text": "Hao Li"}, {"@pid": "56/464", "text": "Dong Tong 0001"}, {"@pid": "30/828-1", "text": "Xu Cheng 0001"}]}, "title": "FPGA prototyping of an amba-based windows-compatible SoC.", "venue": "FPGA", "pages": "13-22", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HuangLPZLTC10", "doi": "10.1145/1723112.1723117", "ee": "https://doi.org/10.1145/1723112.1723117", "url": "https://dblp.org/rec/conf/fpga/HuangLPZLTC10"}, "url": "URL#4530139"}, {"@score": "1", "@id": "4530140", "info": {"authors": {"author": [{"@pid": "05/8125-5", "text": "Chen Huang 0005"}, {"@pid": "v/FrankVahid", "text": "Frank Vahid"}]}, "title": "Server-side coprocessor updating for mobile devices with FPGAs.", "venue": "FPGA", "pages": "125-134", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HuangV10", "doi": "10.1145/1723112.1723135", "ee": "https://doi.org/10.1145/1723112.1723135", "url": "https://dblp.org/rec/conf/fpga/HuangV10"}, "url": "URL#4530140"}, {"@score": "1", "@id": "4530141", "info": {"authors": {"author": [{"@pid": "88/1447", "text": "Arpith C. Jacob"}, {"@pid": "b/JeremyBuhler", "text": "Jeremy D. Buhler"}, {"@pid": "12/2696", "text": "Roger D. Chamberlain"}]}, "title": "Design space exploration of throughput-optimized arrays from recurrence abstractions (abstract only).", "venue": "FPGA", "pages": "286", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JacobBC10", "doi": "10.1145/1723112.1723172", "ee": "https://doi.org/10.1145/1723112.1723172", "url": "https://dblp.org/rec/conf/fpga/JacobBC10"}, "url": "URL#4530141"}, {"@score": "1", "@id": "4530142", "info": {"authors": {"author": [{"@pid": "62/4735", "text": "Peter A. Jamieson"}, {"@pid": "k/KennethBKent", "text": "Kenneth B. Kent"}]}, "title": "Odin II: an open-source verilog HDL synthesis tool for FPGA cad flows (abstract only).", "venue": "FPGA", "pages": "288", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JamiesonK10", "doi": "10.1145/1723112.1723176", "ee": "https://doi.org/10.1145/1723112.1723176", "url": "https://dblp.org/rec/conf/fpga/JamiesonK10"}, "url": "URL#4530142"}, {"@score": "1", "@id": "4530143", "info": {"authors": {"author": [{"@pid": "93/5912", "text": "Zhanpeng Jin"}, {"@pid": "60/6064", "text": "Richard Neil Pittman"}, {"@pid": "75/3087", "text": "Alessandro Forin"}]}, "title": "Reconfigurable custom floating-point instructions (abstract only).", "venue": "FPGA", "pages": "287", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JinPF10", "doi": "10.1145/1723112.1723173", "ee": "https://doi.org/10.1145/1723112.1723173", "url": "https://dblp.org/rec/conf/fpga/JinPF10"}, "url": "URL#4530143"}, {"@score": "1", "@id": "4530144", "info": {"authors": {"author": [{"@pid": "84/7863", "text": "Jonathan M. Johnson"}, {"@pid": "52/827", "text": "Michael J. Wirthlin"}]}, "title": "Voter insertion algorithms for FPGA designs using triple modular redundancy.", "venue": "FPGA", "pages": "249-258", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JohnsonW10", "doi": "10.1145/1723112.1723154", "ee": "https://doi.org/10.1145/1723112.1723154", "url": "https://dblp.org/rec/conf/fpga/JohnsonW10"}, "url": "URL#4530144"}, {"@score": "1", "@id": "4530145", "info": {"authors": {"author": [{"@pid": "16/5689", "text": "Sunwoo Kim"}, {"@pid": "r/WonWooRo", "text": "Won Woo Ro"}]}, "title": "FPGA implementation of highly parallelized decoder logic for network coding (abstract only).", "venue": "FPGA", "pages": "284", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KimR10", "doi": "10.1145/1723112.1723163", "ee": "https://doi.org/10.1145/1723112.1723163", "url": "https://dblp.org/rec/conf/fpga/KimR10"}, "url": "URL#4530145"}, {"@score": "1", "@id": "4530146", "info": {"authors": {"author": [{"@pid": "63/7863", "text": "Charles Eric LaForest"}, {"@pid": "s/JGregorySteffan", "text": "J. Gregory Steffan"}]}, "title": "Efficient multi-ported memories for FPGAs.", "venue": "FPGA", "pages": "41-50", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LaForestS10", "doi": "10.1145/1723112.1723122", "ee": "https://doi.org/10.1145/1723112.1723122", "url": "https://dblp.org/rec/conf/fpga/LaForestS10"}, "url": "URL#4530146"}, {"@score": "1", "@id": "4530147", "info": {"authors": {"author": [{"@pid": "98/1604", "text": "Julien Lamoureux"}, {"@pid": "18/1985", "text": "Scott Miller"}, {"@pid": "01/128", "text": "Mihai Sima"}]}, "title": "Fine-grained vs. coarse-grained shift-and-add arithmetic in FPGAs (abstract only).", "venue": "FPGA", "pages": "290", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LamoureuxMS10", "doi": "10.1145/1723112.1723183", "ee": "https://doi.org/10.1145/1723112.1723183", "url": "https://dblp.org/rec/conf/fpga/LamoureuxMS10"}, "url": "URL#4530147"}, {"@score": "1", "@id": "4530148", "info": {"authors": {"author": [{"@pid": "70/4272", "text": "Hoang Le"}, {"@pid": "93/2626", "text": "Yi-Hua E. Yang"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "Memory efficient string matching: a modular approach on FPGAs (abstract only).", "venue": "FPGA", "pages": "285", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LeYP10", "doi": "10.1145/1723112.1723167", "ee": "https://doi.org/10.1145/1723112.1723167", "url": "https://dblp.org/rec/conf/fpga/LeYP10"}, "url": "URL#4530148"}, {"@score": "1", "@id": "4530149", "info": {"authors": {"author": [{"@pid": "91/3466", "text": "Jason Lee"}, {"@pid": "42/1149", "text": "Lesley Shannon"}]}, "title": "Predicting the performance of application-specific NoCs implemented on FPGAs.", "venue": "FPGA", "pages": "23-32", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LeeS10", "doi": "10.1145/1723112.1723118", "ee": "https://doi.org/10.1145/1723112.1723118", "url": "https://dblp.org/rec/conf/fpga/LeeS10"}, "url": "URL#4530149"}, {"@score": "1", "@id": "4530150", "info": {"authors": {"author": [{"@pid": "51/992", "text": "Larkhoon Leem"}, {"@pid": "33/7863", "text": "James A. Weaver"}, {"@pid": "26/1765", "text": "Metha Jeeradit"}, {"@pid": "145/9058", "text": "James S. Harris Jr."}]}, "title": "Nano-magnetic non-volatile CMOS circuits for nano-scale FPGAs (abstract only).", "venue": "FPGA", "pages": "291", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LeemWJH10", "doi": "10.1145/1723112.1723186", "ee": "https://doi.org/10.1145/1723112.1723186", "url": "https://dblp.org/rec/conf/fpga/LeemWJH10"}, "url": "URL#4530150"}, {"@score": "1", "@id": "4530151", "info": {"authors": {"author": [{"@pid": "92/3220", "text": "Mingjie Lin"}, {"@pid": "49/7863", "text": "Ilia A. Lebedev"}, {"@pid": "w/JohnWawrzynek", "text": "John Wawrzynek"}]}, "title": "High-throughput bayesian computing machine with reconfigurable hardware.", "venue": "FPGA", "pages": "73-82", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LinLW10", "doi": "10.1145/1723112.1723127", "ee": "https://doi.org/10.1145/1723112.1723127", "url": "https://dblp.org/rec/conf/fpga/LinLW10"}, "url": "URL#4530151"}, {"@score": "1", "@id": "4530152", "info": {"authors": {"author": [{"@pid": "92/3220", "text": "Mingjie Lin"}, {"@pid": "23/4625", "text": "Yaling Ma"}]}, "title": "Scalable architecture for programmable quantum gate array (abstract only).", "venue": "FPGA", "pages": "290", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LinM10", "doi": "10.1145/1723112.1723182", "ee": "https://doi.org/10.1145/1723112.1723182", "url": "https://dblp.org/rec/conf/fpga/LinM10"}, "url": "URL#4530152"}, {"@score": "1", "@id": "4530153", "info": {"authors": {"author": [{"@pid": "32/4500", "text": "Shaoshan Liu"}, {"@pid": "60/6064", "text": "Richard Neil Pittman"}, {"@pid": "75/3087", "text": "Alessandro Forin"}]}, "title": "Energy reduction with run-time partial reconfiguration (abstract only).", "venue": "FPGA", "pages": "292", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiuPF10", "doi": "10.1145/1723112.1723189", "ee": "https://doi.org/10.1145/1723112.1723189", "url": "https://dblp.org/rec/conf/fpga/LiuPF10"}, "url": "URL#4530153"}, {"@score": "1", "@id": "4530154", "info": {"authors": {"author": [{"@pid": "32/4500", "text": "Shaoshan Liu"}, {"@pid": "60/6064", "text": "Richard Neil Pittman"}, {"@pid": "75/3087", "text": "Alessandro Forin"}]}, "title": "Minimizing partial reconfiguration overhead with fully streaming DMA engines and intelligent ICAP controller (abstract only).", "venue": "FPGA", "pages": "292", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiuPF10a", "doi": "10.1145/1723112.1723190", "ee": "https://doi.org/10.1145/1723112.1723190", "url": "https://dblp.org/rec/conf/fpga/LiuPF10a"}, "url": "URL#4530154"}, {"@score": "1", "@id": "4530155", "info": {"authors": {"author": [{"@pid": "06/2118", "text": "Gregory Lucas"}, {"@pid": "47/3821-3", "text": "Chen Dong 0003"}, {"@pid": "37/1234", "text": "Deming Chen"}]}, "title": "Variation-aware placement for FPGAs with multi-cycle statistical timing analysis.", "venue": "FPGA", "pages": "177-180", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LucasDC10", "doi": "10.1145/1723112.1723143", "ee": "https://doi.org/10.1145/1723112.1723143", "url": "https://dblp.org/rec/conf/fpga/LucasDC10"}, "url": "URL#4530155"}, {"@score": "1", "@id": "4530156", "info": {"authors": {"author": [{"@pid": "88/5850", "text": "Behzad Mahdavikhah"}, {"@pid": "39/5631", "text": "Ramin Mafi"}, {"@pid": "18/4027", "text": "Shahin Sirouspour"}, {"@pid": "20/5950", "text": "Nicola Nicolici"}]}, "title": "Haptic rendering of deformable objects using a multiple FPGA parallel computing architecture.", "venue": "FPGA", "pages": "189-198", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MahdavikhahMSN10", "doi": "10.1145/1723112.1723147", "ee": "https://doi.org/10.1145/1723112.1723147", "url": "https://dblp.org/rec/conf/fpga/MahdavikhahMSN10"}, "url": "URL#4530156"}, {"@score": "1", "@id": "4530157", "info": {"authors": {"author": [{"@pid": "50/976", "text": "Alan Mishchenko"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}, {"@pid": "48/827", "text": "Stephen Jang"}]}, "title": "Global delay optimization using structural choices.", "venue": "FPGA", "pages": "181-184", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MishchenkoBJ10", "doi": "10.1145/1723112.1723144", "ee": "https://doi.org/10.1145/1723112.1723144", "url": "https://dblp.org/rec/conf/fpga/MishchenkoBJ10"}, "url": "URL#4530157"}, {"@score": "1", "@id": "4530158", "info": {"authors": {"author": [{"@pid": "19/3558", "text": "Mohammed Y. Niamat"}, {"@pid": "76/7863", "text": "Sowmya Panuganti"}, {"@pid": "68/7863", "text": "Tejas Raviraj"}]}, "title": "Modeling and simulation of nano quantum FPGAs (abstract only).", "venue": "FPGA", "pages": "291", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NiamatPR10", "doi": "10.1145/1723112.1723185", "ee": "https://doi.org/10.1145/1723112.1723185", "url": "https://dblp.org/rec/conf/fpga/NiamatPR10"}, "url": "URL#4530158"}, {"@score": "1", "@id": "4530159", "info": {"authors": {"author": [{"@pid": "93/7330", "text": "Yangyang Pan"}, {"@pid": "07/4227-2", "text": "Tong Zhang 0002"}]}, "title": "DRAM-based FPGA enabled by three-dimensional (3d) memory stacking (abstract only).", "venue": "FPGA", "pages": "290", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PanZ10", "doi": "10.1145/1723112.1723184", "ee": "https://doi.org/10.1145/1723112.1723184", "url": "https://dblp.org/rec/conf/fpga/PanZ10"}, "url": "URL#4530159"}, {"@score": "1", "@id": "4530160", "info": {"authors": {"author": [{"@pid": "38/7863", "text": "Husain Parvez"}, {"@pid": "14/3824", "text": "Zied Marrakchi"}, {"@pid": "56/2953", "text": "Habib Mehrez"}]}, "title": "Heterogeneous-ASIF: an application specific inflexible FPGA using heterogeneous logic blocks (abstract only).", "venue": "FPGA", "pages": "290", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ParvezMM10", "doi": "10.1145/1723112.1723181", "ee": "https://doi.org/10.1145/1723112.1723181", "url": "https://dblp.org/rec/conf/fpga/ParvezMM10"}, "url": "URL#4530160"}, {"@score": "1", "@id": "4530161", "info": {"authors": {"author": [{"@pid": "27/5122", "text": "Kyle Rupnow"}, {"@pid": "36/7863", "text": "Jacob Adriaens"}, {"@pid": "92/5162", "text": "Wenyin Fu"}, {"@pid": "06/2381", "text": "Katherine Compton"}]}, "title": "Accurately evaluating application performance in simulated hybrid multi-tasking systems.", "venue": "FPGA", "pages": "135-144", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RupnowAFC10", "doi": "10.1145/1723112.1723136", "ee": "https://doi.org/10.1145/1723112.1723136", "url": "https://dblp.org/rec/conf/fpga/RupnowAFC10"}, "url": "URL#4530161"}, {"@score": "1", "@id": "4530162", "info": {"authors": {"author": [{"@pid": "82/356", "text": "Graham Schelle"}, {"@pid": "82/4748", "text": "Jamison D. Collins"}, {"@pid": "29/45", "text": "Ethan Schuchman"}, {"@pid": "49/4683", "text": "Perry H. Wang"}, {"@pid": "45/6753", "text": "Xiang Zou"}, {"@pid": "94/3939", "text": "Gautham N. Chinya"}, {"@pid": "52/7863", "text": "Ralf Plate"}, {"@pid": "23/7863", "text": "Thorsten Mattner"}, {"@pid": "28/7863", "text": "Franz Olbrich"}, {"@pid": "93/3629", "text": "Per Hammarlund"}, {"@pid": "65/7863", "text": "Ronak Singhal"}, {"@pid": "37/7863", "text": "Jim Brayton"}, {"@pid": "81/6145", "text": "Sebastian Steibl"}, {"@pid": "w/HongWang3", "text": "Hong Wang 0003"}]}, "title": "Intel nehalem processor core made FPGA synthesizable.", "venue": "FPGA", "pages": "3-12", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SchelleCSWZCPMOHSBSW10", "doi": "10.1145/1723112.1723116", "ee": "https://doi.org/10.1145/1723112.1723116", "url": "https://dblp.org/rec/conf/fpga/SchelleCSWZCPMOHSBSW10"}, "url": "URL#4530162"}, {"@score": "1", "@id": "4530163", "info": {"authors": {"author": [{"@pid": "79/7863", "text": "Skyler Schneider"}, {"@pid": "71/7450", "text": "Daniel Y. Deng"}, {"@pid": "08/7863", "text": "Daniel Lo"}, {"@pid": "19/7863", "text": "Greg Malysa"}, {"@pid": "09/5657", "text": "G. Edward Suh"}]}, "title": "Implementing dynamic information flow tracking on microprocessors with integrated FPGA fabric (abstract only).", "venue": "FPGA", "pages": "285", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SchneiderDLMS10", "doi": "10.1145/1723112.1723168", "ee": "https://doi.org/10.1145/1723112.1723168", "url": "https://dblp.org/rec/conf/fpga/SchneiderDLMS10"}, "url": "URL#4530163"}, {"@score": "1", "@id": "4530164", "info": {"authors": {"author": [{"@pid": "74/7863", "text": "Yi Shan"}, {"@pid": "72/6811-67", "text": "Bo Wang 0067"}, {"@pid": "87/5735", "text": "Jing Yan"}, {"@pid": "w/YuWang2", "text": "Yu Wang 0002"}, {"@pid": "88/9033", "text": "Ningyi Xu"}, {"@pid": "94/1128", "text": "Huazhong Yang"}]}, "title": "FPMR: MapReduce framework on FPGA.", "venue": "FPGA", "pages": "93-102", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShanWYWXY10", "doi": "10.1145/1723112.1723129", "ee": "https://doi.org/10.1145/1723112.1723129", "url": "https://dblp.org/rec/conf/fpga/ShanWYWXY10"}, "url": "URL#4530164"}, {"@score": "1", "@id": "4530165", "info": {"authors": {"author": [{"@pid": "15/7863", "text": "Shepard Siegel"}, {"@pid": "52/827", "text": "Michael J. Wirthlin"}]}, "title": "FPGA-2010 pre-conference workshop on open-source for FPGA.", "venue": "FPGA", "pages": "1", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SiegelW10", "doi": "10.1145/1723112.1723114", "ee": "https://doi.org/10.1145/1723112.1723114", "url": "https://dblp.org/rec/conf/fpga/SiegelW10"}, "url": "URL#4530165"}, {"@score": "1", "@id": "4530166", "info": {"authors": {"author": [{"@pid": "64/5971", "text": "Jir\u00ed Simsa"}, {"@pid": "31/353", "text": "Satnam Singh"}]}, "title": "Designing hardware with dynamic memory abstraction.", "venue": "FPGA", "pages": "69-72", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SimsaS10", "doi": "10.1145/1723112.1723125", "ee": "https://doi.org/10.1145/1723112.1723125", "url": "https://dblp.org/rec/conf/fpga/SimsaS10"}, "url": "URL#4530166"}, {"@score": "1", "@id": "4530167", "info": {"authors": {"author": [{"@pid": "39/7863", "text": "Shreesha Srinath"}, {"@pid": "06/2381", "text": "Katherine Compton"}]}, "title": "Automatic generation of high-performance multipliers for FPGAs with asymmetric multiplier blocks.", "venue": "FPGA", "pages": "51-58", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SrinathC10", "doi": "10.1145/1723112.1723123", "ee": "https://doi.org/10.1145/1723112.1723123", "url": "https://dblp.org/rec/conf/fpga/SrinathC10"}, "url": "URL#4530167"}, {"@score": "1", "@id": "4530168", "info": {"authors": {"author": [{"@pid": "06/7863", "text": "Kristian Stevens"}, {"@pid": "06/1202", "text": "Henry Chen"}, {"@pid": "09/7863", "text": "Terry Filiba"}, {"@pid": "94/8121", "text": "Peter L. McMahon"}, {"@pid": "84/6299", "text": "Yun S. Song"}]}, "title": "Application of a reconfigurable computing cluster to ultra high throughput genome resequencing (abstract only).", "venue": "FPGA", "pages": "284", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/StevensCFMS10", "doi": "10.1145/1723112.1723164", "ee": "https://doi.org/10.1145/1723112.1723164", "url": "https://dblp.org/rec/conf/fpga/StevensCFMS10"}, "url": "URL#4530168"}, {"@score": "1", "@id": "4530169", "info": {"authors": {"author": [{"@pid": "88/1019", "text": "Edward A. Stott"}, {"@pid": "214/1009", "text": "Justin S. J. Wong"}, {"@pid": "90/1178", "text": "N. Pete Sedcole"}, {"@pid": "54/1029", "text": "Peter Y. K. Cheung"}]}, "title": "Degradation in FPGAs: measurement and modelling.", "venue": "FPGA", "pages": "229-238", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/StottWSC10", "doi": "10.1145/1723112.1723152", "ee": "https://doi.org/10.1145/1723112.1723152", "url": "https://dblp.org/rec/conf/fpga/StottWSC10"}, "url": "URL#4530169"}, {"@score": "1", "@id": "4530170", "info": {"authors": {"author": [{"@pid": "31/6348", "text": "Taiga Takata"}, {"@pid": "95/5104", "text": "Yusuke Matsunaga"}]}, "title": "A heuristic algorithm for LUT-based FPGA technology mapping using the lower bound for DAG covering problem (abstract only).", "venue": "FPGA", "pages": "289", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TakataM10", "doi": "10.1145/1723112.1723179", "ee": "https://doi.org/10.1145/1723112.1723179", "url": "https://dblp.org/rec/conf/fpga/TakataM10"}, "url": "URL#4530170"}, {"@score": "1", "@id": "4530171", "info": {"authors": {"author": [{"@pid": "35/5033", "text": "Dimitris Theodoropoulos"}, {"@pid": "81/6874", "text": "Georgi Kuzmanov"}, {"@pid": "g/GeorgiGaydadjiev", "text": "Georgi Gaydadjiev"}]}, "title": "A 3d-audio reconfigurable processor.", "venue": "FPGA", "pages": "107-110", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TheodoropoulosKG10", "doi": "10.1145/1723112.1723131", "ee": "https://doi.org/10.1145/1723112.1723131", "url": "https://dblp.org/rec/conf/fpga/TheodoropoulosKG10"}, "url": "URL#4530171"}, {"@score": "1", "@id": "4530172", "info": {"authors": {"author": [{"@pid": "39/6802", "text": "Kuen Hung Tsoi"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}]}, "title": "Axel: a heterogeneous cluster with FPGAs and GPUs.", "venue": "FPGA", "pages": "115-124", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TsoiL10", "doi": "10.1145/1723112.1723134", "ee": "https://doi.org/10.1145/1723112.1723134", "url": "https://dblp.org/rec/conf/fpga/TsoiL10"}, "url": "URL#4530172"}, {"@score": "1", "@id": "4530173", "info": {"authors": {"author": [{"@pid": "25/7863", "text": "Deepak Unnikrishnan"}, {"@pid": "58/7357", "text": "Ramakrishna Vadlamani"}, {"@pid": "69/2622", "text": "Yong Liao"}, {"@pid": "83/7863", "text": "Abhishek Dwaraki"}, {"@pid": "50/7863", "text": "J\u00e9r\u00e9mie Crenne"}, {"@pid": "69/3480-1", "text": "Lixin Gao 0001"}, {"@pid": "23/2353", "text": "Russell Tessier"}]}, "title": "Scalable network virtualization using FPGAs.", "venue": "FPGA", "pages": "219-228", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/UnnikrishnanVLDCGT10", "doi": "10.1145/1723112.1723150", "ee": "https://doi.org/10.1145/1723112.1723150", "url": "https://dblp.org/rec/conf/fpga/UnnikrishnanVLDCGT10"}, "url": "URL#4530173"}, {"@score": "1", "@id": "4530174", "info": {"authors": {"author": [{"@pid": "31/537", "text": "Kees A. Vissers"}, {"@pid": "35/7863", "text": "Devada Varma"}, {"@pid": "31/1947", "text": "Vinod Kathail"}, {"@pid": "76/5922", "text": "Jeff Bier"}, {"@pid": "42/831", "text": "Don MacMillen"}, {"@pid": "41/5458", "text": "Joseph R. Cavallaro"}]}, "title": "Programming high performance signal processing systems in high level languages.", "venue": "FPGA", "pages": "145", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/VissersVKBMC10", "doi": "10.1145/1723112.1723138", "ee": "https://doi.org/10.1145/1723112.1723138", "url": "https://dblp.org/rec/conf/fpga/VissersVKBMC10"}, "url": "URL#4530174"}, {"@score": "1", "@id": "4530175", "info": {"authors": {"author": [{"@pid": "48/7556", "text": "Huandong Wang"}, {"@pid": "14/3881", "text": "Xiang Gao"}, {"@pid": "48/474", "text": "Yunji Chen"}, {"@pid": "38/5641", "text": "Dan Tang"}, {"@pid": "75/5125", "text": "Weiwu Hu"}]}, "title": "A multi-FPGA based platform for emulating a 100m-transistor-scale processor with high-speed peripherals (abstract only).", "venue": "FPGA", "pages": "283", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangGCTH10", "doi": "10.1145/1723112.1723160", "ee": "https://doi.org/10.1145/1723112.1723160", "url": "https://dblp.org/rec/conf/fpga/WangGCTH10"}, "url": "URL#4530175"}, {"@score": "1", "@id": "4530176", "info": {"authors": {"author": [{"@pid": "181/2812", "text": "Hao Wang"}, {"@pid": "08/2753", "text": "Shi Pu"}, {"@pid": "74/2529", "text": "Gabriel Knezek"}, {"@pid": "24/5106", "text": "Jyh-Charn Liu"}]}, "title": "A modular NFA architecture for regular expression matching.", "venue": "FPGA", "pages": "209-218", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangPKL10", "doi": "10.1145/1723112.1723149", "ee": "https://doi.org/10.1145/1723112.1723149", "url": "https://dblp.org/rec/conf/fpga/WangPKL10"}, "url": "URL#4530176"}, {"@score": "1", "@id": "4530177", "info": {"authors": {"author": [{"@pid": "87/5735", "text": "Jing Yan"}, {"@pid": "88/9033", "text": "Ningyi Xu"}, {"@pid": "81/3493", "text": "Xiongfei Cai"}, {"@pid": "43/2694", "text": "Rui Gao"}, {"@pid": "w/YuWang2", "text": "Yu Wang 0002"}, {"@pid": "82/1107", "text": "Rong Luo"}, {"@pid": "70/1291", "text": "Feng-Hsiung Hsu"}]}, "title": "LambdaRank acceleration for relevance ranking in web search engines (abstract only).", "venue": "FPGA", "pages": "285", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YanXCGWLH10", "doi": "10.1145/1723112.1723166", "ee": "https://doi.org/10.1145/1723112.1723166", "url": "https://dblp.org/rec/conf/fpga/YanXCGWLH10"}, "url": "URL#4530177"}, {"@score": "1", "@id": "4530178", "info": {"authors": {"author": [{"@pid": "93/2626", "text": "Yi-Hua E. Yang"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "High throughput and large capacity pipelined dynamic search tree on FPGA.", "venue": "FPGA", "pages": "83-92", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YangP10", "doi": "10.1145/1723112.1723128", "ee": "https://doi.org/10.1145/1723112.1723128", "url": "https://dblp.org/rec/conf/fpga/YangP10"}, "url": "URL#4530178"}, {"@score": "1", "@id": "4530179", "info": {"authors": {"author": [{"@pid": "19/6233", "text": "Shinichi Yasuda"}, {"@pid": "39/3732", "text": "Tetsufumi Tanamoto"}, {"@pid": "13/7863", "text": "Kazutaka Ikegami"}, {"@pid": "54/7863", "text": "Atsuhiro Kinoshita"}, {"@pid": "61/7863", "text": "Keiko Abe"}, {"@pid": "16/7863", "text": "Hirotaka Nishino"}, {"@pid": "07/6270", "text": "Shinobu Fujita"}]}, "title": "High-performance FPGA based on novel DSS-MOSFET and non-volatile configuration memory (abstract only).", "venue": "FPGA", "pages": "291", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YasudaTIKANF10", "doi": "10.1145/1723112.1723187", "ee": "https://doi.org/10.1145/1723112.1723187", "url": "https://dblp.org/rec/conf/fpga/YasudaTIKANF10"}, "url": "URL#4530179"}, {"@score": "1", "@id": "4530180", "info": {"authors": {"author": [{"@pid": "77/2866", "text": "Chun Zhang"}, {"@pid": "08/6001-2", "text": "Yu Hu 0002"}, {"@pid": "18/6336", "text": "Lingli Wang"}, {"@pid": "75/5673-1", "text": "Lei He 0001"}, {"@pid": "98/5026", "text": "Jiarong Tong"}]}, "title": "Building a faster boolean matcher using bloom filter.", "venue": "FPGA", "pages": "185-188", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhangHWHT10", "doi": "10.1145/1723112.1723145", "ee": "https://doi.org/10.1145/1723112.1723145", "url": "https://dblp.org/rec/conf/fpga/ZhangHWHT10"}, "url": "URL#4530180"}, {"@score": "1", "@id": "4530181", "info": {"authors": {"author": [{"@pid": "50/5107", "text": "Jiyu Zhang"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}, {"@pid": "34/4858", "text": "Sheng Zhou"}, {"@pid": "11/7863", "text": "Mingxing Tan"}, {"@pid": "95/1574", "text": "Xianhua Liu 0001"}, {"@pid": "30/828-1", "text": "Xu Cheng 0001"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "Bit-level optimization for high-level synthesis and FPGA-based acceleration.", "venue": "FPGA", "pages": "59-68", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhangZZTLCC10", "doi": "10.1145/1723112.1723124", "ee": "https://doi.org/10.1145/1723112.1723124", "url": "https://dblp.org/rec/conf/fpga/ZhangZZTLCC10"}, "url": "URL#4530181"}, {"@score": "1", "@id": "4530182", "info": {"authors": {"author": [{"@pid": "77/7785", "text": "Kenneth M. Zick"}, {"@pid": "92/2628", "text": "John P. Hayes"}]}, "title": "On-line sensing for healthier FPGA systems.", "venue": "FPGA", "pages": "239-248", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZickH10", "doi": "10.1145/1723112.1723153", "ee": "https://doi.org/10.1145/1723112.1723153", "url": "https://dblp.org/rec/conf/fpga/ZickH10"}, "url": "URL#4530182"}, {"@score": "1", "@id": "4622167", "info": {"authors": {"author": [{"@pid": "54/1029", "text": "Peter Y. K. Cheung"}, {"@pid": "w/JohnWawrzynek", "text": "John Wawrzynek"}]}, "title": "Proceedings of the ACM/SIGDA 18th International Symposium on Field Programmable Gate Arrays, FPGA 2010, Monterey, California, USA, February 21-23, 2010", "venue": "FPGA", "publisher": "ACM", "year": "2010", "type": "Editorship", "key": "conf/fpga/2010", "doi": "10.1145/1723112", "ee": "https://doi.org/10.1145/1723112", "url": "https://dblp.org/rec/conf/fpga/2010"}, "url": "URL#4622167"}]}}}