// Seed: 3025093392
module module_0 (
    input wire id_0,
    output supply0 id_1,
    input wand id_2,
    output wor id_3,
    input tri0 id_4,
    output wand id_5,
    input tri0 id_6,
    output wand id_7
);
  wire id_9;
  assign module_1.id_31 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    output tri id_2,
    output tri1 id_3,
    inout uwire id_4,
    output uwire id_5,
    input tri1 id_6,
    output supply1 id_7,
    input tri0 id_8,
    output uwire id_9,
    input uwire id_10,
    output tri1 id_11,
    input supply1 id_12,
    output logic id_13,
    input tri id_14,
    input wand id_15,
    input supply0 id_16,
    output wor id_17,
    input supply0 id_18,
    output wand id_19,
    output uwire id_20,
    output wand id_21,
    input wand id_22,
    input tri id_23,
    input wand id_24,
    input tri1 id_25,
    input tri1 id_26
    , id_34,
    output wor id_27,
    input supply1 id_28,
    output tri1 id_29,
    input supply1 id_30,
    output supply1 id_31,
    input wire id_32
);
  id_35 :
  assert property (@(posedge -1) 1)
  else $clog2(80);
  ;
  always_latch @(posedge 1'h0) begin : LABEL_0
    id_13 <= 1;
  end
  module_0 modCall_1 (
      id_4,
      id_27,
      id_32,
      id_4,
      id_18,
      id_17,
      id_10,
      id_4
  );
endmodule
