#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x105887a20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x105882700 .scope module, "tb_traceback_golden" "tb_traceback_golden" 3 6;
 .timescale -9 -12;
P_0x105882880 .param/l "D" 0 3 10, +C4<00000000000000000000000000000110>;
P_0x1058828c0 .param/l "K" 0 3 7, +C4<00000000000000000000000000000100>;
P_0x105882900 .param/l "M" 0 3 8, +C4<000000000000000000000000000000011>;
P_0x105882940 .param/l "N" 0 3 11, +C4<00000000000000000000000000110000>;
P_0x105882980 .param/l "S" 0 3 9, +C4<00000000000000000000000000000001000>;
P_0x1058829c0 .param/l "T_DEC" 0 3 14, +C4<000000000000000000000000000000101010>;
P_0x105882a00 .param/l "T_INFO" 0 3 13, +C4<0000000000000000000000000000101111>;
P_0x105882a40 .param/l "T_SYMS" 0 3 12, +C4<00000000000000000000000000110010>;
L_0xb28c38230 .functor NOT 1, v0xb29046080_0, C4<0>, C4<0>, C4<0>;
v0xb29045860_0 .net *"_ivl_4", 7 0, L_0x105889170;  1 drivers
v0xb29045900_0 .net *"_ivl_6", 3 0, L_0xb290463a0;  1 drivers
L_0xb28854058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xb290459a0_0 .net *"_ivl_9", 0 0, L_0xb28854058;  1 drivers
v0xb29045a40_0 .var "clk", 0 0;
v0xb29045ae0_0 .net "dec_bit", 0 0, v0xb29044e60_0;  1 drivers
v0xb29045b80_0 .net "dec_bit_valid", 0 0, v0xb29044f00_0;  1 drivers
v0xb29045c20_0 .var/i "expected_idx", 31 0;
v0xb29045cc0_0 .var "expected_output", 0 44;
v0xb29045d60_0 .var "force_state0", 0 0;
v0xb29045e00 .array "mem", 5 0, 7 0;
v0xb29045ea0_0 .var/i "mismatch_count", 31 0;
v0xb29045f40_0 .net "rd_state", 2 0, v0xb29045360_0;  1 drivers
v0xb29045fe0_0 .net "rd_time", 2 0, v0xb29045540_0;  1 drivers
v0xb29046080_0 .var "rst_n", 0 0;
v0xb29046120_0 .net "surv_bit", 0 0, L_0xb29046440;  1 drivers
v0xb290461c0_0 .var "wr_ptr", 2 0;
v0xb29046260 .array "wr_ptr_log", 44 0, 2 0;
L_0x105889170 .array/port v0xb29045e00, L_0xb290463a0;
L_0xb290463a0 .concat [ 3 1 0 0], v0xb29045540_0, L_0xb28854058;
L_0xb29046440 .part/v L_0x105889170, v0xb29045360_0, 1;
S_0x10587c760 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 72, 3 72 0, S_0x105882700;
 .timescale -9 -12;
v0xb29044960_0 .var/i "i", 31 0;
S_0x10587c8e0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 81, 3 81 0, S_0x105882700;
 .timescale -9 -12;
v0xb29044b40_0 .var/i "t", 31 0;
S_0x105889cd0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 81, 3 81 0, S_0x10587c8e0;
 .timescale -9 -12;
v0xb29044a00_0 .var/i "idx", 31 0;
v0xb29044aa0_0 .var "surv_row", 7 0;
E_0xb28c45040 .event posedge, v0xb29044d20_0;
S_0x105889670 .scope module, "dut" "traceback" 3 30, 4 1 0, S_0x105882700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 3 "wr_ptr";
    .port_info 3 /INPUT 3 "s_end";
    .port_info 4 /INPUT 1 "force_state0";
    .port_info 5 /OUTPUT 3 "tb_time";
    .port_info 6 /OUTPUT 3 "tb_state";
    .port_info 7 /INPUT 1 "tb_surv_bit";
    .port_info 8 /OUTPUT 1 "dec_bit_valid";
    .port_info 9 /OUTPUT 1 "dec_bit";
P_0x1058897f0 .param/l "D" 0 4 4, +C4<00000000000000000000000000000110>;
P_0x105889830 .param/l "K" 0 4 2, +C4<00000000000000000000000000000100>;
P_0x105889870 .param/l "M" 0 4 3, +C4<000000000000000000000000000000011>;
L_0xb28c381c0 .functor AND 1, L_0xb29046300, L_0xb29050500, C4<1>, C4<1>;
v0xb29044be0_0 .net *"_ivl_0", 0 0, L_0xb29046300;  1 drivers
v0xb29044c80_0 .net *"_ivl_3", 0 0, L_0xb29050500;  1 drivers
v0xb29044d20_0 .net "clk", 0 0, v0xb29045a40_0;  1 drivers
v0xb29044dc0_0 .var "current_state", 2 0;
v0xb29044e60_0 .var "dec_bit", 0 0;
v0xb29044f00_0 .var "dec_bit_valid", 0 0;
v0xb29044fa0_0 .net "force_state0", 0 0, v0xb29045d60_0;  1 drivers
v0xb29045040_0 .var "pending_start", 0 0;
v0xb290450e0_0 .net "rst", 0 0, L_0xb28c38230;  1 drivers
L_0xb28854010 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xb29045180_0 .net "s_end", 2 0, L_0xb28854010;  1 drivers
v0xb29045220_0 .var "streaming_mode", 0 0;
v0xb290452c0_0 .var "tb_active", 0 0;
v0xb29045360_0 .var "tb_state", 2 0;
v0xb29045400_0 .var "tb_step", 2 0;
v0xb290454a0_0 .net "tb_surv_bit", 0 0, L_0xb29046440;  alias, 1 drivers
v0xb29045540_0 .var "tb_time", 2 0;
v0xb290455e0_0 .var "warmup_count", 2 0;
v0xb29045680_0 .net "wr_ptr", 2 0, v0xb290461c0_0;  1 drivers
v0xb29045720_0 .net "wr_ptr_advanced", 0 0, L_0xb28c381c0;  1 drivers
v0xb290457c0_0 .var "wr_ptr_prev", 2 0;
L_0xb29046300 .cmp/ne 3, v0xb290461c0_0, v0xb290457c0_0;
L_0xb29050500 .reduce/nor L_0xb28c38230;
    .scope S_0x105889670;
T_0 ;
    %wait E_0xb28c45040;
    %load/vec4 v0xb290450e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xb290457c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xb290455e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb29045220_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xb29045400_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xb29044dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb290452c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb29045040_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xb29045540_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xb29045360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb29044f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb29044e60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb29044f00_0, 0;
    %load/vec4 v0xb29045720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0xb29045680_0;
    %assign/vec4 v0xb290457c0_0, 0;
    %load/vec4 v0xb29045220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xb290455e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xb290455e0_0, 0;
    %load/vec4 v0xb290455e0_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb29045220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb29045040_0, 0;
T_0.6 ;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb29045040_0, 0;
T_0.5 ;
T_0.2 ;
    %load/vec4 v0xb290452c0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.11, 10;
    %load/vec4 v0xb29045040_0;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.10, 9;
    %load/vec4 v0xb29045220_0;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb290452c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb29045040_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xb29045400_0, 0;
    %load/vec4 v0xb29044fa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.12, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v0xb29045180_0;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %assign/vec4 v0xb29044dc0_0, 0;
    %load/vec4 v0xb290457c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.14, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %load/vec4 v0xb290457c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %pad/u 3;
    %assign/vec4 v0xb29045540_0, 0;
    %load/vec4 v0xb29044fa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.16, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_0.17, 8;
T_0.16 ; End of true expr.
    %load/vec4 v0xb29045180_0;
    %jmp/0 T_0.17, 8;
 ; End of false expr.
    %blend;
T_0.17;
    %assign/vec4 v0xb29045360_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0xb290452c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %load/vec4 v0xb29045400_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %load/vec4 v0xb29045400_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xb29045400_0, 0;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v0xb29045400_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %jmp/0xz  T_0.22, 5;
    %load/vec4 v0xb290454a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.24, 8;
    %load/vec4 v0xb29044dc0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 4, 0, 32;
    %or;
    %pad/u 3;
    %assign/vec4 v0xb29044dc0_0, 0;
    %jmp T_0.25;
T_0.24 ;
    %load/vec4 v0xb29044dc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0xb29044dc0_0, 0;
T_0.25 ;
    %load/vec4 v0xb290454a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.26, 8;
    %load/vec4 v0xb29044dc0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 4, 0, 32;
    %or;
    %pad/u 3;
    %assign/vec4 v0xb29045360_0, 0;
    %jmp T_0.27;
T_0.26 ;
    %load/vec4 v0xb29044dc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0xb29045360_0, 0;
T_0.27 ;
    %load/vec4 v0xb29045540_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.28, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_0.29, 8;
T_0.28 ; End of true expr.
    %load/vec4 v0xb29045540_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_0.29, 8;
 ; End of false expr.
    %blend;
T_0.29;
    %pad/u 3;
    %assign/vec4 v0xb29045540_0, 0;
    %load/vec4 v0xb29045400_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xb29045400_0, 0;
    %load/vec4 v0xb29045400_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_0.30, 4;
    %load/vec4 v0xb29044dc0_0;
    %parti/s 1, 0, 2;
    %inv;
    %assign/vec4 v0xb29044e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb29044f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb290452c0_0, 0;
T_0.30 ;
T_0.22 ;
T_0.21 ;
T_0.18 ;
T_0.9 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x105882700;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0xb29045a40_0;
    %inv;
    %store/vec4 v0xb29045a40_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x105882700;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb29045a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb29046080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb29045d60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xb290461c0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb29045c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb29045ea0_0, 0, 32;
    %pushi/vec4 2863311530, 0, 33;
    %concati/vec4 2730, 0, 12;
    %store/vec4 v0xb29045cc0_0, 0, 45;
    %fork t_1, S_0x10587c760;
    %jmp t_0;
    .scope S_0x10587c760;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb29044960_0, 0, 32;
T_2.0 ;
    %load/vec4 v0xb29044960_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0xb29044960_0;
    %store/vec4a v0xb29045e00, 4, 0;
    %load/vec4 v0xb29044960_0;
    %addi 1, 0, 32;
    %store/vec4 v0xb29044960_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x105882700;
t_0 %join;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb29046080_0, 0, 1;
    %delay 10000, 0;
    %fork t_3, S_0x10587c8e0;
    %jmp t_2;
    .scope S_0x10587c8e0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb29044b40_0, 0, 32;
T_2.2 ;
    %load/vec4 v0xb29044b40_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_2.3, 5;
    %fork t_5, S_0x105889cd0;
    %jmp t_4;
    .scope S_0x105889cd0;
t_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xb29044aa0_0, 0, 8;
    %load/vec4 v0xb29044b40_0;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb29044aa0_0, 4, 1;
T_2.4 ;
    %load/vec4 v0xb29044b40_0;
    %pushi/vec4 6, 0, 32;
    %mod/s;
    %store/vec4 v0xb29044a00_0, 0, 32;
    %load/vec4 v0xb29044aa0_0;
    %ix/getv/s 4, v0xb29044a00_0;
    %store/vec4a v0xb29045e00, 4, 0;
    %load/vec4 v0xb29044b40_0;
    %addi 1, 0, 32;
    %pushi/vec4 6, 0, 32;
    %mod/s;
    %pad/s 3;
    %store/vec4 v0xb290461c0_0, 0, 3;
    %load/vec4 v0xb29044b40_0;
    %cmpi/s 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.6, 5;
    %load/vec4 v0xb290461c0_0;
    %load/vec4 v0xb29044b40_0;
    %subi 5, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v0xb29046260, 4, 0;
T_2.6 ;
    %wait E_0xb28c45040;
    %load/vec4 v0xb29044b40_0;
    %cmpi/s 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.8, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb29045d60_0, 0, 1;
    %wait E_0xb28c45040;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb29045d60_0, 0, 1;
    %pushi/vec4 11, 0, 32;
T_2.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.11, 5;
    %jmp/1 T_2.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb28c45040;
    %jmp T_2.10;
T_2.11 ;
    %pop/vec4 1;
T_2.8 ;
    %end;
    .scope S_0x10587c8e0;
t_4 %join;
    %load/vec4 v0xb29044b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0xb29044b40_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x105882700;
t_2 %join;
    %pushi/vec4 20, 0, 32;
T_2.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.13, 5;
    %jmp/1 T_2.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb28c45040;
    %jmp T_2.12;
T_2.13 ;
    %pop/vec4 1;
    %vpi_call/w 3 122 "$display", "\012=== TEST SUMMARY ===" {0 0 0};
    %vpi_call/w 3 123 "$display", "Expected outputs: 45" {0 0 0};
    %vpi_call/w 3 124 "$display", "Received outputs: %0d", v0xb29045c20_0 {0 0 0};
    %vpi_call/w 3 125 "$display", "Mismatches: %0d", v0xb29045ea0_0 {0 0 0};
    %load/vec4 v0xb29045ea0_0;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.16, 4;
    %load/vec4 v0xb29045c20_0;
    %pushi/vec4 45, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 127 "$display", "*** ALL TESTS PASSED ***" {0 0 0};
    %jmp T_2.15;
T_2.14 ;
    %vpi_call/w 3 129 "$display", "*** TEST FAILED ***" {0 0 0};
T_2.15 ;
    %vpi_call/w 3 130 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x105882700;
T_3 ;
    %wait E_0xb28c45040;
    %load/vec4 v0xb29045b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0xb29045c20_0;
    %cmpi/s 45, 0, 32;
    %jmp/0xz  T_3.2, 5;
    %load/vec4 v0xb29045ae0_0;
    %load/vec4 v0xb29045cc0_0;
    %pushi/vec4 44, 0, 34;
    %load/vec4 v0xb29045c20_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %cmp/ne;
    %jmp/0xz  T_3.4, 6;
    %load/vec4 v0xb29045cc0_0;
    %pushi/vec4 44, 0, 34;
    %load/vec4 v0xb29045c20_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %vpi_call/w 3 138 "$display", "TB ERROR: idx=%0d, got=%b, expected=%b", v0xb29045c20_0, v0xb29045ae0_0, S<0,vec4,u1> {1 0 0};
    %load/vec4 v0xb29045ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xb29045ea0_0, 0, 32;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0xb29045cc0_0;
    %pushi/vec4 44, 0, 34;
    %load/vec4 v0xb29045c20_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %vpi_call/w 3 142 "$display", "TB PASS:  idx=%0d, got=%b, expected=%b", v0xb29045c20_0, v0xb29045ae0_0, S<0,vec4,u1> {1 0 0};
T_3.5 ;
    %load/vec4 v0xb29045c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0xb29045c20_0, 0, 32;
T_3.2 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_traceback_golden.v";
    "../src/traceback.v";
