// Seed: 705117287
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_6;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output supply0 id_2
    , id_9,
    output supply1 id_3,
    output wand id_4,
    input supply1 id_5,
    output wor id_6,
    input tri1 id_7
);
  assign id_9[""] = -1'b0;
  assign id_4 = id_9;
  assign id_2 = 1;
  logic id_10;
  ;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
  wire id_11;
endmodule
