[2025-09-17 07:57:23] START suite=qualcomm_srv trace=srv679_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv679_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2575366 heartbeat IPC: 3.883 cumulative IPC: 3.883 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4998407 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4998407 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4998408 heartbeat IPC: 4.127 cumulative IPC: 5 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13114182 heartbeat IPC: 1.232 cumulative IPC: 1.232 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 21229191 heartbeat IPC: 1.232 cumulative IPC: 1.232 (Simulation time: 00 hr 03 min 21 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 29226391 heartbeat IPC: 1.25 cumulative IPC: 1.238 (Simulation time: 00 hr 04 min 27 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 37224460 heartbeat IPC: 1.25 cumulative IPC: 1.241 (Simulation time: 00 hr 05 min 37 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 45200670 heartbeat IPC: 1.254 cumulative IPC: 1.244 (Simulation time: 00 hr 06 min 47 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 53178375 heartbeat IPC: 1.253 cumulative IPC: 1.245 (Simulation time: 00 hr 07 min 53 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv679_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000016 cycles: 61318230 heartbeat IPC: 1.229 cumulative IPC: 1.243 (Simulation time: 00 hr 09 min 00 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 69480246 heartbeat IPC: 1.225 cumulative IPC: 1.241 (Simulation time: 00 hr 10 min 09 sec)
Heartbeat CPU 0 instructions: 110000023 cycles: 77661000 heartbeat IPC: 1.222 cumulative IPC: 1.239 (Simulation time: 00 hr 11 min 20 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 80858148 cumulative IPC: 1.237 (Simulation time: 00 hr 12 min 28 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 80858148 cumulative IPC: 1.237 (Simulation time: 00 hr 12 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv679_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.237 instructions: 100000000 cycles: 80858148
CPU 0 Branch Prediction Accuracy: 92.6% MPKI: 13.14 Average ROB Occupancy at Mispredict: 30.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08607
BRANCH_INDIRECT: 0.3697
BRANCH_CONDITIONAL: 11.31
BRANCH_DIRECT_CALL: 0.4218
BRANCH_INDIRECT_CALL: 0.5448
BRANCH_RETURN: 0.4066


====Backend Stall Breakdown====
ROB_STALL: 14181
LQ_STALL: 0
SQ_STALL: 51912


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 323
REPLAY_LOAD: 305.5
NON_REPLAY_LOAD: 4.9725976

== Total ==
ADDR_TRANS: 323
REPLAY_LOAD: 611
NON_REPLAY_LOAD: 13247

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 2
NON_REPLAY_LOAD: 2664

cpu0->cpu0_STLB TOTAL        ACCESS:    2114314 HIT:    2113618 MISS:        696 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2114314 HIT:    2113618 MISS:        696 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 159.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9449616 HIT:    8882912 MISS:     566704 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7724192 HIT:    7224597 MISS:     499595 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     578710 HIT:     526747 MISS:      51963 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1145430 HIT:    1131134 MISS:      14296 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1284 HIT:        434 MISS:        850 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.29 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15834997 HIT:    7715273 MISS:    8119724 MSHR_MERGE:    2022714
cpu0->cpu0_L1I LOAD         ACCESS:   15834997 HIT:    7715273 MISS:    8119724 MSHR_MERGE:    2022714
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.9 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30578453 HIT:   26681760 MISS:    3896693 MSHR_MERGE:    1689506
cpu0->cpu0_L1D LOAD         ACCESS:   16719353 HIT:   14596686 MISS:    2122667 MSHR_MERGE:     495481
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13857684 HIT:   12084968 MISS:    1772716 MSHR_MERGE:    1193999
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1416 HIT:        106 MISS:       1310 MSHR_MERGE:         26
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.67 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12971236 HIT:   10702083 MISS:    2269153 MSHR_MERGE:    1139639
cpu0->cpu0_ITLB LOAD         ACCESS:   12971236 HIT:   10702083 MISS:    2269153 MSHR_MERGE:    1139639
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.023 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29024573 HIT:   27706509 MISS:    1318064 MSHR_MERGE:     333264
cpu0->cpu0_DTLB LOAD         ACCESS:   29024573 HIT:   27706509 MISS:    1318064 MSHR_MERGE:     333264
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.104 cycles
cpu0->LLC TOTAL        ACCESS:     656433 HIT:     646134 MISS:      10299 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     499595 HIT:     489668 MISS:       9927 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      51963 HIT:      51908 MISS:         55 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     104025 HIT:     104021 MISS:          4 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        850 HIT:        537 MISS:        313 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 114.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         84
  ROW_BUFFER_MISS:      10211
  AVG DBUS CONGESTED CYCLE: 2.991
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         11
  FULL:          0
Channel 0 REFRESHES ISSUED:       6738

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       548541       549836        44654          718
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           36           57           17
  STLB miss resolved @ L2C                0           34          257          231           19
  STLB miss resolved @ LLC                0           29          187          337           51
  STLB miss resolved @ MEM                0            0           79          124          171

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             195529        47114      1579266        83400           23
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            7           15
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            5            0           28           15
  STLB miss resolved @ MEM                0            0            0           24           35
[2025-09-17 08:09:52] END   suite=qualcomm_srv trace=srv679_ap (rc=0)
