// Seed: 1944703832
module module_0 (
    input wire id_0,
    output tri0 id_1,
    input tri id_2,
    output tri0 id_3,
    input tri id_4,
    input supply0 id_5,
    input tri id_6,
    input uwire id_7,
    output wor id_8,
    input tri0 id_9,
    input tri0 id_10,
    input tri1 id_11,
    output wire id_12,
    output tri1 id_13
);
  wire id_15;
  wire id_16;
  always @(posedge id_0);
  id_17(
      .id_0(id_1),
      .id_1(id_11),
      .id_2(id_5),
      .id_3(1),
      .id_4(id_15),
      .id_5(id_11),
      .id_6(1 && id_4),
      .id_7()
  );
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wand id_3
);
  assign id_0 = 1'b0;
  module_0(
      id_2, id_0, id_3, id_0, id_2, id_3, id_2, id_1, id_0, id_2, id_1, id_1, id_0, id_0
  );
endmodule
