#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Jan  6 11:48:18 2022
# Process ID: 852473
# Current directory: /home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.runs/impl_1
# Command line: vivado -log top_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace
# Log file: /home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.runs/impl_1/top_wrapper.vdi
# Journal file: /home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.runs/impl_1/vivado.jou
# Running On: benjamin-manjaro, OS: Linux, CPU Frequency: 3700.000 MHz, CPU Physical cores: 6, Host memory: 33530 MB
#-----------------------------------------------------------
source top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/run/media/6TB/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top top_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_axi_gpio_0_0/top_axi_gpio_0_0.dcp' for cell 'top_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_axi_gpio_1_0/top_axi_gpio_1_0.dcp' for cell 'top_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_axi_quad_spi_0_0/top_axi_quad_spi_0_0.dcp' for cell 'top_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.dcp' for cell 'top_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_0/top_rst_ps7_0_100M_0.dcp' for cell 'top_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_selectio_wiz_0_0/top_selectio_wiz_0_0.dcp' for cell 'top_i/selectio_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_word_inverter_0_0/top_word_inverter_0_0.dcp' for cell 'top_i/word_inverter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_xbar_0/top_xbar_0.dcp' for cell 'top_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_auto_pc_0/top_auto_pc_0.dcp' for cell 'top_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2813.457 ; gain = 0.000 ; free physical = 1736 ; free virtual = 24528
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Parsing XDC File [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_axi_quad_spi_0_0/top_axi_quad_spi_0_0_board.xdc] for cell 'top_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_axi_quad_spi_0_0/top_axi_quad_spi_0_0_board.xdc] for cell 'top_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_axi_quad_spi_0_0/top_axi_quad_spi_0_0.xdc] for cell 'top_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_axi_quad_spi_0_0/top_axi_quad_spi_0_0.xdc] for cell 'top_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_0/top_rst_ps7_0_100M_0_board.xdc] for cell 'top_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_0/top_rst_ps7_0_100M_0_board.xdc] for cell 'top_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_0/top_rst_ps7_0_100M_0.xdc] for cell 'top_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_0/top_rst_ps7_0_100M_0.xdc] for cell 'top_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_selectio_wiz_0_0/top_selectio_wiz_0_0.xdc] for cell 'top_i/selectio_wiz_0/inst'
Finished Parsing XDC File [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_selectio_wiz_0_0/top_selectio_wiz_0_0.xdc] for cell 'top_i/selectio_wiz_0/inst'
Parsing XDC File [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_axi_gpio_0_0/top_axi_gpio_0_0_board.xdc] for cell 'top_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_axi_gpio_0_0/top_axi_gpio_0_0_board.xdc] for cell 'top_i/axi_gpio_0/U0'
Parsing XDC File [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_axi_gpio_0_0/top_axi_gpio_0_0.xdc] for cell 'top_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_axi_gpio_0_0/top_axi_gpio_0_0.xdc] for cell 'top_i/axi_gpio_0/U0'
Parsing XDC File [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_axi_gpio_1_0/top_axi_gpio_1_0_board.xdc] for cell 'top_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_axi_gpio_1_0/top_axi_gpio_1_0_board.xdc] for cell 'top_i/axi_gpio_1/U0'
Parsing XDC File [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_axi_gpio_1_0/top_axi_gpio_1_0.xdc] for cell 'top_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_axi_gpio_1_0/top_axi_gpio_1_0.xdc] for cell 'top_i/axi_gpio_1/U0'
Parsing XDC File [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.srcs/constrs_1/new/ADC_FMC_const.xdc]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.srcs/constrs_1/new/ADC_FMC_const.xdc:13]
Finished Parsing XDC File [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.srcs/constrs_1/new/ADC_FMC_const.xdc]
Parsing XDC File [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_axi_quad_spi_0_0/top_axi_quad_spi_0_0_clocks.xdc] for cell 'top_i/axi_quad_spi_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_axi_quad_spi_0_0/top_axi_quad_spi_0_0_clocks.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_axi_quad_spi_0_0/top_axi_quad_spi_0_0_clocks.xdc:50]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2908.258 ; gain = 94.801 ; free physical = 1221 ; free virtual = 24042
Finished Parsing XDC File [/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.gen/sources_1/bd/top/ip/top_axi_quad_spi_0_0/top_axi_quad_spi_0_0_clocks.xdc] for cell 'top_i/axi_quad_spi_0/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/run/media/6TB/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/run/media/6TB/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/run/media/6TB/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/run/media/6TB/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/run/media/6TB/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/run/media/6TB/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/run/media/6TB/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/run/media/6TB/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3052.328 ; gain = 0.000 ; free physical = 1194 ; free virtual = 24016
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

22 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3052.328 ; gain = 238.871 ; free physical = 1194 ; free virtual = 24016
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.90 . Memory (MB): peak = 3052.328 ; gain = 0.000 ; free physical = 1188 ; free virtual = 24011

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1385866b7

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3052.328 ; gain = 0.000 ; free physical = 1187 ; free virtual = 24011

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15d17217b

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3148.383 ; gain = 0.000 ; free physical = 952 ; free virtual = 23777
INFO: [Opt 31-389] Phase Retarget created 44 cells and removed 83 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15d17217b

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3148.383 ; gain = 0.000 ; free physical = 952 ; free virtual = 23777
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: f58d47a6

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3148.383 ; gain = 0.000 ; free physical = 952 ; free virtual = 23777
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 253 cells
INFO: [Opt 31-1021] In phase Sweep, 5 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f58d47a6

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3148.383 ; gain = 0.000 ; free physical = 952 ; free virtual = 23777
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f58d47a6

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3148.383 ; gain = 0.000 ; free physical = 952 ; free virtual = 23777
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f58d47a6

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3148.383 ; gain = 0.000 ; free physical = 952 ; free virtual = 23777
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              44  |              83  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              1  |
|  Sweep                        |               0  |             253  |                                              5  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.383 ; gain = 0.000 ; free physical = 952 ; free virtual = 23777
Ending Logic Optimization Task | Checksum: 15f9252a4

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3148.383 ; gain = 0.000 ; free physical = 952 ; free virtual = 23777

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15f9252a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3148.383 ; gain = 0.000 ; free physical = 952 ; free virtual = 23777

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15f9252a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.383 ; gain = 0.000 ; free physical = 952 ; free virtual = 23777

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.383 ; gain = 0.000 ; free physical = 952 ; free virtual = 23777
Ending Netlist Obfuscation Task | Checksum: 15f9252a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3148.383 ; gain = 0.000 ; free physical = 952 ; free virtual = 23777
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3181.199 ; gain = 0.000 ; free physical = 951 ; free virtual = 23778
INFO: [Common 17-1381] The checkpoint '/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.runs/impl_1/top_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
Command: report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.runs/impl_1/top_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 878 ; free virtual = 23710
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 116d58d69

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 878 ; free virtual = 23710
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 878 ; free virtual = 23710

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 103300d3e

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 880 ; free virtual = 23722

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 154f92e2e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 886 ; free virtual = 23732

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 154f92e2e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 886 ; free virtual = 23732
Phase 1 Placer Initialization | Checksum: 154f92e2e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 886 ; free virtual = 23732

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13124607a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 854 ; free virtual = 23701

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1886b385a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 863 ; free virtual = 23709

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1137ed7db

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 863 ; free virtual = 23709

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 79 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 31 nets or LUTs. Breaked 0 LUT, combined 31 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 867 ; free virtual = 23718

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             31  |                    31  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             31  |                    31  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1d2b5ab6e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 866 ; free virtual = 23717
Phase 2.4 Global Placement Core | Checksum: 1ae64f8cc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 864 ; free virtual = 23716
Phase 2 Global Placement | Checksum: 1ae64f8cc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 864 ; free virtual = 23716

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14690c91f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 853 ; free virtual = 23705

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2414f895c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 851 ; free virtual = 23704

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25766497e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 851 ; free virtual = 23704

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cb640d05

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 851 ; free virtual = 23704

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1f58bbd39

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 851 ; free virtual = 23703

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 25631943b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 837 ; free virtual = 23690

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1bf0512af

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 824 ; free virtual = 23677

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 14a41a800

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 822 ; free virtual = 23675

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1a65775b9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 813 ; free virtual = 23669
Phase 3 Detail Placement | Checksum: 1a65775b9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 813 ; free virtual = 23669

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e7b74818

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.451 | TNS=-2.758 |
Phase 1 Physical Synthesis Initialization | Checksum: ce6102aa

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 797 ; free virtual = 23660
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 11e983727

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 797 ; free virtual = 23660
Phase 4.1.1.1 BUFG Insertion | Checksum: e7b74818

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 797 ; free virtual = 23660

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.448. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 11e190f11

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 848 ; free virtual = 23712

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 848 ; free virtual = 23712
Phase 4.1 Post Commit Optimization | Checksum: 11e190f11

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 848 ; free virtual = 23712

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11e190f11

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 848 ; free virtual = 23712

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 11e190f11

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 848 ; free virtual = 23712
Phase 4.3 Placer Reporting | Checksum: 11e190f11

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 848 ; free virtual = 23712

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 848 ; free virtual = 23712

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 848 ; free virtual = 23712
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a38cd4df

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 848 ; free virtual = 23712
Ending Placer Task | Checksum: 12708d439

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 848 ; free virtual = 23712
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 873 ; free virtual = 23736
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 859 ; free virtual = 23728
INFO: [Common 17-1381] The checkpoint '/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.runs/impl_1/top_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 851 ; free virtual = 23715
INFO: [runtcl-4] Executing : report_utilization -file top_wrapper_utilization_placed.rpt -pb top_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 861 ; free virtual = 23725
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.61s |  WALL: 0.18s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 849 ; free virtual = 23712

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.448 | TNS=-2.755 |
Phase 1 Physical Synthesis Initialization | Checksum: ce300bd9

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 846 ; free virtual = 23710
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.448 | TNS=-2.755 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: ce300bd9

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 846 ; free virtual = 23710

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.448 | TNS=-2.755 |
INFO: [Physopt 32-702] Processed net top_i/selectio_wiz_0/inst/pins[0].icascade2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net top_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net top_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.436 | TNS=-2.860 |
INFO: [Physopt 32-702] Processed net top_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.436 | TNS=-2.860 |
Phase 3 Critical Path Optimization | Checksum: ce300bd9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 845 ; free virtual = 23710

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.436 | TNS=-2.860 |
INFO: [Physopt 32-702] Processed net top_i/selectio_wiz_0/inst/pins[0].icascade2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.436 | TNS=-2.860 |
Phase 4 Critical Path Optimization | Checksum: ce300bd9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 845 ; free virtual = 23710
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 845 ; free virtual = 23710
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.436 | TNS=-2.860 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.012  |         -0.105  |            1  |              0  |                     1  |           0  |           2  |  00:00:00  |
|  Total          |          0.012  |         -0.105  |            1  |              0  |                     1  |           0  |           3  |  00:00:00  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 845 ; free virtual = 23710
Ending Physical Synthesis Task | Checksum: 1992bdcb4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 845 ; free virtual = 23710
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3347.699 ; gain = 0.000 ; free physical = 833 ; free virtual = 23704
INFO: [Common 17-1381] The checkpoint '/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.runs/impl_1/top_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9bd6d2e6 ConstDB: 0 ShapeSum: cd1c43e0 RouteDB: 0
Post Restoration Checksum: NetGraph: 3b55ec74 NumContArr: 853031cd Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: c0861e41

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3361.059 ; gain = 13.359 ; free physical = 777 ; free virtual = 23601

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c0861e41

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3361.059 ; gain = 13.359 ; free physical = 782 ; free virtual = 23606

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c0861e41

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3386.055 ; gain = 38.355 ; free physical = 747 ; free virtual = 23572

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c0861e41

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3386.055 ; gain = 38.355 ; free physical = 747 ; free virtual = 23572
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 174c0d6e1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3417.938 ; gain = 70.238 ; free physical = 740 ; free virtual = 23567
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.449 | TNS=-2.887 | WHS=-0.283 | THS=-43.452|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2282
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2282
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1100180b6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3417.938 ; gain = 70.238 ; free physical = 736 ; free virtual = 23563

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1100180b6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3417.938 ; gain = 70.238 ; free physical = 736 ; free virtual = 23563
Phase 3 Initial Routing | Checksum: 2a92a286b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3449.953 ; gain = 102.254 ; free physical = 734 ; free virtual = 23561
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+==============+===============+============================================================+
| Launch Clock | Capture Clock | Pin                                                        |
+==============+===============+============================================================+
| clk_fpga_0   | clk_div_out   | top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/BITSLIP |
| clk_fpga_0   | clk_div_out   | top_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/BITSLIP  |
+--------------+---------------+------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.444 | TNS=-4.883 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 158b9ee35

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3449.953 ; gain = 102.254 ; free physical = 731 ; free virtual = 23558

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.334 | TNS=-4.663 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16b8bfb89

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3449.953 ; gain = 102.254 ; free physical = 730 ; free virtual = 23557
Phase 4 Rip-up And Reroute | Checksum: 16b8bfb89

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3449.953 ; gain = 102.254 ; free physical = 730 ; free virtual = 23557

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 126443e61

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3449.953 ; gain = 102.254 ; free physical = 729 ; free virtual = 23557
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.334 | TNS=-4.663 | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 126443e61

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3449.953 ; gain = 102.254 ; free physical = 729 ; free virtual = 23557

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 126443e61

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3449.953 ; gain = 102.254 ; free physical = 729 ; free virtual = 23557
Phase 5 Delay and Skew Optimization | Checksum: 126443e61

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3449.953 ; gain = 102.254 ; free physical = 729 ; free virtual = 23557

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1eadc658a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3449.953 ; gain = 102.254 ; free physical = 729 ; free virtual = 23556
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.334 | TNS=-4.663 | WHS=-0.909 | THS=-0.909 |

Phase 6.1 Hold Fix Iter | Checksum: 16f79b847

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3449.953 ; gain = 102.254 ; free physical = 728 ; free virtual = 23556
WARNING: [Route 35-468] The router encountered 2 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/BITSLIP
	top_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/BITSLIP

Phase 6 Post Hold Fix | Checksum: 180941965

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3449.953 ; gain = 102.254 ; free physical = 728 ; free virtual = 23556

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.413741 %
  Global Horizontal Routing Utilization  = 0.465433 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 45.045%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1e06fa1c5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3449.953 ; gain = 102.254 ; free physical = 728 ; free virtual = 23556

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e06fa1c5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3449.953 ; gain = 102.254 ; free physical = 728 ; free virtual = 23556

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f0a8df91

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3497.977 ; gain = 150.277 ; free physical = 728 ; free virtual = 23556
WARNING: [Route 35-426] Router was unable to fix hold violation on unroutable pins. The router cannot add routing detours to improve hold time because the pins are part of one or more of the following unroutable types: partition pins, fixed routes and intra-site connections.
Resolution: Run report_timing_summary to analyze the hold violations.

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1eac46d32

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3497.977 ; gain = 150.277 ; free physical = 728 ; free virtual = 23556
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.334 | TNS=-4.663 | WHS=-0.909 | THS=-0.909 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1eac46d32

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3497.977 ; gain = 150.277 ; free physical = 728 ; free virtual = 23556
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 3497.977 ; gain = 150.277 ; free physical = 767 ; free virtual = 23595

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 11 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3497.977 ; gain = 150.277 ; free physical = 767 ; free virtual = 23595
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3497.977 ; gain = 0.000 ; free physical = 757 ; free virtual = 23591
INFO: [Common 17-1381] The checkpoint '/home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.runs/impl_1/top_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
Command: report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.runs/impl_1/top_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/dyerbm/Documents/Mac-PhD/Verilog-Tests/SPI_Tests/SPI_Tests.runs/impl_1/top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Command: report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
146 Infos, 11 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_wrapper_route_status.rpt -pb top_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_wrapper_bus_skew_routed.rpt -pb top_wrapper_bus_skew_routed.pb -rpx top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jan  6 11:49:26 2022...
