#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Thu Feb 27 20:29:01 2020
# Process ID: 4776
# Current directory: C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul32
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18400 C:\A2_project\Vivado\Demo_IP_HLS\Demo_IP_HLS_mul32\Demo_IP_HLS_mul32.xpr
# Log file: C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul32/vivado.log
# Journal file: C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul32\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul32/Demo_IP_HLS_mul32.xpr
open_bd_design {C:/A2_project/Vivado/Demo_IP_HLS/Demo_IP_HLS_mul32/Demo_IP_HLS_mul32.srcs/sources_1/bd/design_IP/design_IP.bd}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_1_M00_AXI] [get_bd_intf_nets multiply_block_0_m_axi_INPUT_r] [get_bd_intf_nets multiply_block_0_m_axi_OUTPUT_r] [get_bd_cells multiply_block_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:multiply_block_32:1.0 multiply_block_32_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/AXI_CLK (100 MHz)} Clk_slave {/clk_wiz_0/HLS_CLK (100 MHz)} Clk_xbar {/clk_wiz_0/AXI_CLK (100 MHz)} Master {/processing_system7_0/M_AXI_GP1} Slave {/multiply_block_32_0/s_axi_CONTROL_BUS} intc_ip {/ps7_0_axi_periph_1} master_apm {0}}  [get_bd_intf_pins multiply_block_32_0/s_axi_CONTROL_BUS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/HLS_CLK (100 MHz)} Clk_slave {/clk_wiz_0/AXI_CLK (100 MHz)} Clk_xbar {/clk_wiz_0/AXI_CLK (100 MHz)} Master {/multiply_block_32_0/m_axi_INPUT_r} Slave {/processing_system7_0/S_AXI_ACP} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins multiply_block_32_0/m_axi_INPUT_r]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/HLS_CLK (100 MHz)} Clk_slave {/clk_wiz_0/AXI_CLK (100 MHz)} Clk_xbar {/clk_wiz_0/AXI_CLK (100 MHz)} Master {/multiply_block_32_0/m_axi_OUTPUT_r} Slave {/processing_system7_0/S_AXI_ACP} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins multiply_block_32_0/m_axi_OUTPUT_r]
endgroup
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
