/* 
SPDX-License-Identifier: MIT
Copyright (C) 2018-present iced project and contributors
 */

// ‚ö†Ô∏èThis file was generated by GENERATOR!ü¶π‚Äç‚ôÇÔ∏è

#pragma once

#include <array>
#include <stdexcept>
#include <string>
#include "ToString.h"
#include "Internal/StringHelpers.h"
namespace Iced::Intel {
	/// <summary>A register</summary>
	enum class Register {
		None  = 0,
		AL  = 1,
		CL  = 2,
		DL  = 3,
		BL  = 4,
		AH  = 5,
		CH  = 6,
		DH  = 7,
		BH  = 8,
		SPL  = 9,
		BPL  = 10,
		SIL  = 11,
		DIL  = 12,
		R8L  = 13,
		R9L  = 14,
		R10L  = 15,
		R11L  = 16,
		R12L  = 17,
		R13L  = 18,
		R14L  = 19,
		R15L  = 20,
		AX  = 21,
		CX  = 22,
		DX  = 23,
		BX  = 24,
		SP  = 25,
		BP  = 26,
		SI  = 27,
		DI  = 28,
		R8W  = 29,
		R9W  = 30,
		R10W  = 31,
		R11W  = 32,
		R12W  = 33,
		R13W  = 34,
		R14W  = 35,
		R15W  = 36,
		EAX  = 37,
		ECX  = 38,
		EDX  = 39,
		EBX  = 40,
		ESP  = 41,
		EBP  = 42,
		ESI  = 43,
		EDI  = 44,
		R8D  = 45,
		R9D  = 46,
		R10D  = 47,
		R11D  = 48,
		R12D  = 49,
		R13D  = 50,
		R14D  = 51,
		R15D  = 52,
		RAX  = 53,
		RCX  = 54,
		RDX  = 55,
		RBX  = 56,
		RSP  = 57,
		RBP  = 58,
		RSI  = 59,
		RDI  = 60,
		R8  = 61,
		R9  = 62,
		R10  = 63,
		R11  = 64,
		R12  = 65,
		R13  = 66,
		R14  = 67,
		R15  = 68,
		EIP  = 69,
		RIP  = 70,
		ES  = 71,
		CS  = 72,
		SS  = 73,
		DS  = 74,
		FS  = 75,
		GS  = 76,
		XMM0  = 77,
		XMM1  = 78,
		XMM2  = 79,
		XMM3  = 80,
		XMM4  = 81,
		XMM5  = 82,
		XMM6  = 83,
		XMM7  = 84,
		XMM8  = 85,
		XMM9  = 86,
		XMM10  = 87,
		XMM11  = 88,
		XMM12  = 89,
		XMM13  = 90,
		XMM14  = 91,
		XMM15  = 92,
		XMM16  = 93,
		XMM17  = 94,
		XMM18  = 95,
		XMM19  = 96,
		XMM20  = 97,
		XMM21  = 98,
		XMM22  = 99,
		XMM23  = 100,
		XMM24  = 101,
		XMM25  = 102,
		XMM26  = 103,
		XMM27  = 104,
		XMM28  = 105,
		XMM29  = 106,
		XMM30  = 107,
		XMM31  = 108,
		YMM0  = 109,
		YMM1  = 110,
		YMM2  = 111,
		YMM3  = 112,
		YMM4  = 113,
		YMM5  = 114,
		YMM6  = 115,
		YMM7  = 116,
		YMM8  = 117,
		YMM9  = 118,
		YMM10  = 119,
		YMM11  = 120,
		YMM12  = 121,
		YMM13  = 122,
		YMM14  = 123,
		YMM15  = 124,
		YMM16  = 125,
		YMM17  = 126,
		YMM18  = 127,
		YMM19  = 128,
		YMM20  = 129,
		YMM21  = 130,
		YMM22  = 131,
		YMM23  = 132,
		YMM24  = 133,
		YMM25  = 134,
		YMM26  = 135,
		YMM27  = 136,
		YMM28  = 137,
		YMM29  = 138,
		YMM30  = 139,
		YMM31  = 140,
		ZMM0  = 141,
		ZMM1  = 142,
		ZMM2  = 143,
		ZMM3  = 144,
		ZMM4  = 145,
		ZMM5  = 146,
		ZMM6  = 147,
		ZMM7  = 148,
		ZMM8  = 149,
		ZMM9  = 150,
		ZMM10  = 151,
		ZMM11  = 152,
		ZMM12  = 153,
		ZMM13  = 154,
		ZMM14  = 155,
		ZMM15  = 156,
		ZMM16  = 157,
		ZMM17  = 158,
		ZMM18  = 159,
		ZMM19  = 160,
		ZMM20  = 161,
		ZMM21  = 162,
		ZMM22  = 163,
		ZMM23  = 164,
		ZMM24  = 165,
		ZMM25  = 166,
		ZMM26  = 167,
		ZMM27  = 168,
		ZMM28  = 169,
		ZMM29  = 170,
		ZMM30  = 171,
		ZMM31  = 172,
		K0  = 173,
		K1  = 174,
		K2  = 175,
		K3  = 176,
		K4  = 177,
		K5  = 178,
		K6  = 179,
		K7  = 180,
		BND0  = 181,
		BND1  = 182,
		BND2  = 183,
		BND3  = 184,
		CR0  = 185,
		CR1  = 186,
		CR2  = 187,
		CR3  = 188,
		CR4  = 189,
		CR5  = 190,
		CR6  = 191,
		CR7  = 192,
		CR8  = 193,
		CR9  = 194,
		CR10  = 195,
		CR11  = 196,
		CR12  = 197,
		CR13  = 198,
		CR14  = 199,
		CR15  = 200,
		DR0  = 201,
		DR1  = 202,
		DR2  = 203,
		DR3  = 204,
		DR4  = 205,
		DR5  = 206,
		DR6  = 207,
		DR7  = 208,
		DR8  = 209,
		DR9  = 210,
		DR10  = 211,
		DR11  = 212,
		DR12  = 213,
		DR13  = 214,
		DR14  = 215,
		DR15  = 216,
		ST0  = 217,
		ST1  = 218,
		ST2  = 219,
		ST3  = 220,
		ST4  = 221,
		ST5  = 222,
		ST6  = 223,
		ST7  = 224,
		MM0  = 225,
		MM1  = 226,
		MM2  = 227,
		MM3  = 228,
		MM4  = 229,
		MM5  = 230,
		MM6  = 231,
		MM7  = 232,
		TR0  = 233,
		TR1  = 234,
		TR2  = 235,
		TR3  = 236,
		TR4  = 237,
		TR5  = 238,
		TR6  = 239,
		TR7  = 240,
		TMM0  = 241,
		TMM1  = 242,
		TMM2  = 243,
		TMM3  = 244,
		TMM4  = 245,
		TMM5  = 246,
		TMM6  = 247,
		TMM7  = 248,
		/// <summary>Don&apos;t use it!</summary>
		DontUse0 [[deprecated("Not part of the public API")]] = 249,
		/// <summary>Don&apos;t use it!</summary>
		DontUseFA [[deprecated("Not part of the public API")]] = 250,
		/// <summary>Don&apos;t use it!</summary>
		DontUseFB [[deprecated("Not part of the public API")]] = 251,
		/// <summary>Don&apos;t use it!</summary>
		DontUseFC [[deprecated("Not part of the public API")]] = 252,
		/// <summary>Don&apos;t use it!</summary>
		DontUseFD [[deprecated("Not part of the public API")]] = 253,
		/// <summary>Don&apos;t use it!</summary>
		DontUseFE [[deprecated("Not part of the public API")]] = 254,
		/// <summary>Don&apos;t use it!</summary>
		DontUseFF [[deprecated("Not part of the public API")]] = 255,
	};
	constexpr int operator+(const Register& a, const Register& b) { return ((int)a + (int)b); }
	constexpr int operator+(const Register& a, const int& b) { return ((int)a + b); }
	constexpr int operator+(const int& a, const Register& b) { return (a + (int)b); }
	constexpr int operator-(const Register& a, const Register& b) { return ((int)a - (int)b); }
	constexpr int operator-(const Register& a, const int& b) { return ((int)a - b); }
	constexpr int operator-(const int& a, const Register& b) { return (a - (int)b); }
	constexpr Register operator++(Register& a, int) { auto temp = a; a = Register(a + 1); return temp; }
	constexpr Register& operator++(Register& a) { return a = Register(a + 1); }
	constexpr Register operator--(Register& a, int) { auto temp = a; a = Register(a - 1); return temp; }
	constexpr Register& operator--(Register& a) { return a = Register(a - 1); }
	constexpr bool operator==(const Register& a, const int& b) { return ((int)a == b); }
	constexpr bool operator==(const int& a, const Register& b) { return (a == (int)b); }
	constexpr bool operator>=(const Register& a, const int& b) { return ((int)a >= b); }
	constexpr bool operator>=(const int& a, const Register& b) { return (a >= (int)b); }
	constexpr bool operator<=(const Register& a, const int& b) { return ((int)a <= b); }
	constexpr bool operator<=(const int& a, const Register& b) { return (a <= (int)b); }
	constexpr bool operator>(const Register& a, const int& b) { return ((int)a > b); }
	constexpr bool operator>(const int& a, const Register& b) { return (a > (int)b); }
	constexpr bool operator<(const Register& a, const int& b) { return ((int)a < b); }
	constexpr bool operator<(const int& a, const Register& b) { return (a < (int)b); }
	constexpr bool operator!=(const Register& a, const int& b) { return ((int)a != b); }
	constexpr bool operator!=(const int& a, const Register& b) { return (a != (int)b); }
}
template <>
constexpr std::string Iced::Intel::ToString(const Iced::Intel::Register& e) {
	switch (e) {
		case Iced::Intel::Register::None: return "None";
		case Iced::Intel::Register::AL: return "AL";
		case Iced::Intel::Register::CL: return "CL";
		case Iced::Intel::Register::DL: return "DL";
		case Iced::Intel::Register::BL: return "BL";
		case Iced::Intel::Register::AH: return "AH";
		case Iced::Intel::Register::CH: return "CH";
		case Iced::Intel::Register::DH: return "DH";
		case Iced::Intel::Register::BH: return "BH";
		case Iced::Intel::Register::SPL: return "SPL";
		case Iced::Intel::Register::BPL: return "BPL";
		case Iced::Intel::Register::SIL: return "SIL";
		case Iced::Intel::Register::DIL: return "DIL";
		case Iced::Intel::Register::R8L: return "R8L";
		case Iced::Intel::Register::R9L: return "R9L";
		case Iced::Intel::Register::R10L: return "R10L";
		case Iced::Intel::Register::R11L: return "R11L";
		case Iced::Intel::Register::R12L: return "R12L";
		case Iced::Intel::Register::R13L: return "R13L";
		case Iced::Intel::Register::R14L: return "R14L";
		case Iced::Intel::Register::R15L: return "R15L";
		case Iced::Intel::Register::AX: return "AX";
		case Iced::Intel::Register::CX: return "CX";
		case Iced::Intel::Register::DX: return "DX";
		case Iced::Intel::Register::BX: return "BX";
		case Iced::Intel::Register::SP: return "SP";
		case Iced::Intel::Register::BP: return "BP";
		case Iced::Intel::Register::SI: return "SI";
		case Iced::Intel::Register::DI: return "DI";
		case Iced::Intel::Register::R8W: return "R8W";
		case Iced::Intel::Register::R9W: return "R9W";
		case Iced::Intel::Register::R10W: return "R10W";
		case Iced::Intel::Register::R11W: return "R11W";
		case Iced::Intel::Register::R12W: return "R12W";
		case Iced::Intel::Register::R13W: return "R13W";
		case Iced::Intel::Register::R14W: return "R14W";
		case Iced::Intel::Register::R15W: return "R15W";
		case Iced::Intel::Register::EAX: return "EAX";
		case Iced::Intel::Register::ECX: return "ECX";
		case Iced::Intel::Register::EDX: return "EDX";
		case Iced::Intel::Register::EBX: return "EBX";
		case Iced::Intel::Register::ESP: return "ESP";
		case Iced::Intel::Register::EBP: return "EBP";
		case Iced::Intel::Register::ESI: return "ESI";
		case Iced::Intel::Register::EDI: return "EDI";
		case Iced::Intel::Register::R8D: return "R8D";
		case Iced::Intel::Register::R9D: return "R9D";
		case Iced::Intel::Register::R10D: return "R10D";
		case Iced::Intel::Register::R11D: return "R11D";
		case Iced::Intel::Register::R12D: return "R12D";
		case Iced::Intel::Register::R13D: return "R13D";
		case Iced::Intel::Register::R14D: return "R14D";
		case Iced::Intel::Register::R15D: return "R15D";
		case Iced::Intel::Register::RAX: return "RAX";
		case Iced::Intel::Register::RCX: return "RCX";
		case Iced::Intel::Register::RDX: return "RDX";
		case Iced::Intel::Register::RBX: return "RBX";
		case Iced::Intel::Register::RSP: return "RSP";
		case Iced::Intel::Register::RBP: return "RBP";
		case Iced::Intel::Register::RSI: return "RSI";
		case Iced::Intel::Register::RDI: return "RDI";
		case Iced::Intel::Register::R8: return "R8";
		case Iced::Intel::Register::R9: return "R9";
		case Iced::Intel::Register::R10: return "R10";
		case Iced::Intel::Register::R11: return "R11";
		case Iced::Intel::Register::R12: return "R12";
		case Iced::Intel::Register::R13: return "R13";
		case Iced::Intel::Register::R14: return "R14";
		case Iced::Intel::Register::R15: return "R15";
		case Iced::Intel::Register::EIP: return "EIP";
		case Iced::Intel::Register::RIP: return "RIP";
		case Iced::Intel::Register::ES: return "ES";
		case Iced::Intel::Register::CS: return "CS";
		case Iced::Intel::Register::SS: return "SS";
		case Iced::Intel::Register::DS: return "DS";
		case Iced::Intel::Register::FS: return "FS";
		case Iced::Intel::Register::GS: return "GS";
		case Iced::Intel::Register::XMM0: return "XMM0";
		case Iced::Intel::Register::XMM1: return "XMM1";
		case Iced::Intel::Register::XMM2: return "XMM2";
		case Iced::Intel::Register::XMM3: return "XMM3";
		case Iced::Intel::Register::XMM4: return "XMM4";
		case Iced::Intel::Register::XMM5: return "XMM5";
		case Iced::Intel::Register::XMM6: return "XMM6";
		case Iced::Intel::Register::XMM7: return "XMM7";
		case Iced::Intel::Register::XMM8: return "XMM8";
		case Iced::Intel::Register::XMM9: return "XMM9";
		case Iced::Intel::Register::XMM10: return "XMM10";
		case Iced::Intel::Register::XMM11: return "XMM11";
		case Iced::Intel::Register::XMM12: return "XMM12";
		case Iced::Intel::Register::XMM13: return "XMM13";
		case Iced::Intel::Register::XMM14: return "XMM14";
		case Iced::Intel::Register::XMM15: return "XMM15";
		case Iced::Intel::Register::XMM16: return "XMM16";
		case Iced::Intel::Register::XMM17: return "XMM17";
		case Iced::Intel::Register::XMM18: return "XMM18";
		case Iced::Intel::Register::XMM19: return "XMM19";
		case Iced::Intel::Register::XMM20: return "XMM20";
		case Iced::Intel::Register::XMM21: return "XMM21";
		case Iced::Intel::Register::XMM22: return "XMM22";
		case Iced::Intel::Register::XMM23: return "XMM23";
		case Iced::Intel::Register::XMM24: return "XMM24";
		case Iced::Intel::Register::XMM25: return "XMM25";
		case Iced::Intel::Register::XMM26: return "XMM26";
		case Iced::Intel::Register::XMM27: return "XMM27";
		case Iced::Intel::Register::XMM28: return "XMM28";
		case Iced::Intel::Register::XMM29: return "XMM29";
		case Iced::Intel::Register::XMM30: return "XMM30";
		case Iced::Intel::Register::XMM31: return "XMM31";
		case Iced::Intel::Register::YMM0: return "YMM0";
		case Iced::Intel::Register::YMM1: return "YMM1";
		case Iced::Intel::Register::YMM2: return "YMM2";
		case Iced::Intel::Register::YMM3: return "YMM3";
		case Iced::Intel::Register::YMM4: return "YMM4";
		case Iced::Intel::Register::YMM5: return "YMM5";
		case Iced::Intel::Register::YMM6: return "YMM6";
		case Iced::Intel::Register::YMM7: return "YMM7";
		case Iced::Intel::Register::YMM8: return "YMM8";
		case Iced::Intel::Register::YMM9: return "YMM9";
		case Iced::Intel::Register::YMM10: return "YMM10";
		case Iced::Intel::Register::YMM11: return "YMM11";
		case Iced::Intel::Register::YMM12: return "YMM12";
		case Iced::Intel::Register::YMM13: return "YMM13";
		case Iced::Intel::Register::YMM14: return "YMM14";
		case Iced::Intel::Register::YMM15: return "YMM15";
		case Iced::Intel::Register::YMM16: return "YMM16";
		case Iced::Intel::Register::YMM17: return "YMM17";
		case Iced::Intel::Register::YMM18: return "YMM18";
		case Iced::Intel::Register::YMM19: return "YMM19";
		case Iced::Intel::Register::YMM20: return "YMM20";
		case Iced::Intel::Register::YMM21: return "YMM21";
		case Iced::Intel::Register::YMM22: return "YMM22";
		case Iced::Intel::Register::YMM23: return "YMM23";
		case Iced::Intel::Register::YMM24: return "YMM24";
		case Iced::Intel::Register::YMM25: return "YMM25";
		case Iced::Intel::Register::YMM26: return "YMM26";
		case Iced::Intel::Register::YMM27: return "YMM27";
		case Iced::Intel::Register::YMM28: return "YMM28";
		case Iced::Intel::Register::YMM29: return "YMM29";
		case Iced::Intel::Register::YMM30: return "YMM30";
		case Iced::Intel::Register::YMM31: return "YMM31";
		case Iced::Intel::Register::ZMM0: return "ZMM0";
		case Iced::Intel::Register::ZMM1: return "ZMM1";
		case Iced::Intel::Register::ZMM2: return "ZMM2";
		case Iced::Intel::Register::ZMM3: return "ZMM3";
		case Iced::Intel::Register::ZMM4: return "ZMM4";
		case Iced::Intel::Register::ZMM5: return "ZMM5";
		case Iced::Intel::Register::ZMM6: return "ZMM6";
		case Iced::Intel::Register::ZMM7: return "ZMM7";
		case Iced::Intel::Register::ZMM8: return "ZMM8";
		case Iced::Intel::Register::ZMM9: return "ZMM9";
		case Iced::Intel::Register::ZMM10: return "ZMM10";
		case Iced::Intel::Register::ZMM11: return "ZMM11";
		case Iced::Intel::Register::ZMM12: return "ZMM12";
		case Iced::Intel::Register::ZMM13: return "ZMM13";
		case Iced::Intel::Register::ZMM14: return "ZMM14";
		case Iced::Intel::Register::ZMM15: return "ZMM15";
		case Iced::Intel::Register::ZMM16: return "ZMM16";
		case Iced::Intel::Register::ZMM17: return "ZMM17";
		case Iced::Intel::Register::ZMM18: return "ZMM18";
		case Iced::Intel::Register::ZMM19: return "ZMM19";
		case Iced::Intel::Register::ZMM20: return "ZMM20";
		case Iced::Intel::Register::ZMM21: return "ZMM21";
		case Iced::Intel::Register::ZMM22: return "ZMM22";
		case Iced::Intel::Register::ZMM23: return "ZMM23";
		case Iced::Intel::Register::ZMM24: return "ZMM24";
		case Iced::Intel::Register::ZMM25: return "ZMM25";
		case Iced::Intel::Register::ZMM26: return "ZMM26";
		case Iced::Intel::Register::ZMM27: return "ZMM27";
		case Iced::Intel::Register::ZMM28: return "ZMM28";
		case Iced::Intel::Register::ZMM29: return "ZMM29";
		case Iced::Intel::Register::ZMM30: return "ZMM30";
		case Iced::Intel::Register::ZMM31: return "ZMM31";
		case Iced::Intel::Register::K0: return "K0";
		case Iced::Intel::Register::K1: return "K1";
		case Iced::Intel::Register::K2: return "K2";
		case Iced::Intel::Register::K3: return "K3";
		case Iced::Intel::Register::K4: return "K4";
		case Iced::Intel::Register::K5: return "K5";
		case Iced::Intel::Register::K6: return "K6";
		case Iced::Intel::Register::K7: return "K7";
		case Iced::Intel::Register::BND0: return "BND0";
		case Iced::Intel::Register::BND1: return "BND1";
		case Iced::Intel::Register::BND2: return "BND2";
		case Iced::Intel::Register::BND3: return "BND3";
		case Iced::Intel::Register::CR0: return "CR0";
		case Iced::Intel::Register::CR1: return "CR1";
		case Iced::Intel::Register::CR2: return "CR2";
		case Iced::Intel::Register::CR3: return "CR3";
		case Iced::Intel::Register::CR4: return "CR4";
		case Iced::Intel::Register::CR5: return "CR5";
		case Iced::Intel::Register::CR6: return "CR6";
		case Iced::Intel::Register::CR7: return "CR7";
		case Iced::Intel::Register::CR8: return "CR8";
		case Iced::Intel::Register::CR9: return "CR9";
		case Iced::Intel::Register::CR10: return "CR10";
		case Iced::Intel::Register::CR11: return "CR11";
		case Iced::Intel::Register::CR12: return "CR12";
		case Iced::Intel::Register::CR13: return "CR13";
		case Iced::Intel::Register::CR14: return "CR14";
		case Iced::Intel::Register::CR15: return "CR15";
		case Iced::Intel::Register::DR0: return "DR0";
		case Iced::Intel::Register::DR1: return "DR1";
		case Iced::Intel::Register::DR2: return "DR2";
		case Iced::Intel::Register::DR3: return "DR3";
		case Iced::Intel::Register::DR4: return "DR4";
		case Iced::Intel::Register::DR5: return "DR5";
		case Iced::Intel::Register::DR6: return "DR6";
		case Iced::Intel::Register::DR7: return "DR7";
		case Iced::Intel::Register::DR8: return "DR8";
		case Iced::Intel::Register::DR9: return "DR9";
		case Iced::Intel::Register::DR10: return "DR10";
		case Iced::Intel::Register::DR11: return "DR11";
		case Iced::Intel::Register::DR12: return "DR12";
		case Iced::Intel::Register::DR13: return "DR13";
		case Iced::Intel::Register::DR14: return "DR14";
		case Iced::Intel::Register::DR15: return "DR15";
		case Iced::Intel::Register::ST0: return "ST0";
		case Iced::Intel::Register::ST1: return "ST1";
		case Iced::Intel::Register::ST2: return "ST2";
		case Iced::Intel::Register::ST3: return "ST3";
		case Iced::Intel::Register::ST4: return "ST4";
		case Iced::Intel::Register::ST5: return "ST5";
		case Iced::Intel::Register::ST6: return "ST6";
		case Iced::Intel::Register::ST7: return "ST7";
		case Iced::Intel::Register::MM0: return "MM0";
		case Iced::Intel::Register::MM1: return "MM1";
		case Iced::Intel::Register::MM2: return "MM2";
		case Iced::Intel::Register::MM3: return "MM3";
		case Iced::Intel::Register::MM4: return "MM4";
		case Iced::Intel::Register::MM5: return "MM5";
		case Iced::Intel::Register::MM6: return "MM6";
		case Iced::Intel::Register::MM7: return "MM7";
		case Iced::Intel::Register::TR0: return "TR0";
		case Iced::Intel::Register::TR1: return "TR1";
		case Iced::Intel::Register::TR2: return "TR2";
		case Iced::Intel::Register::TR3: return "TR3";
		case Iced::Intel::Register::TR4: return "TR4";
		case Iced::Intel::Register::TR5: return "TR5";
		case Iced::Intel::Register::TR6: return "TR6";
		case Iced::Intel::Register::TR7: return "TR7";
		case Iced::Intel::Register::TMM0: return "TMM0";
		case Iced::Intel::Register::TMM1: return "TMM1";
		case Iced::Intel::Register::TMM2: return "TMM2";
		case Iced::Intel::Register::TMM3: return "TMM3";
		case Iced::Intel::Register::TMM4: return "TMM4";
		case Iced::Intel::Register::TMM5: return "TMM5";
		case Iced::Intel::Register::TMM6: return "TMM6";
		case Iced::Intel::Register::TMM7: return "TMM7";
		default: return Internal::StringHelpers::ToDec((int)e);
	}
}
