\hypertarget{group___d_a_c__18_x_x__43_x_x}{}\section{C\+H\+IP\+: L\+P\+C18xx/43xx D/A conversion driver}
\label{group___d_a_c__18_x_x__43_x_x}\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_l_p_c___d_a_c___t}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+T}
\begin{DoxyCompactList}\small\item\em D\+AC register block structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___d_a_c__18_x_x__43_x_x_gac8d652cef1a35726a91ef3e5b4bad59c}{D\+A\+C\+\_\+\+V\+A\+L\+UE}(n)~((uint32\+\_\+t) ((n \& 0x3\+F\+F) $<$$<$ 6))
\item 
\#define \hyperlink{group___d_a_c__18_x_x__43_x_x_gabdfe0f0d61a206418a2ffdba26653873}{D\+A\+C\+\_\+\+B\+I\+A\+S\+\_\+\+EN}~((uint32\+\_\+t) (1 $<$$<$ 16))
\item 
\#define \hyperlink{group___d_a_c__18_x_x__43_x_x_ga23fecd9fa274c0f8387aad48330a0432}{D\+A\+C\+\_\+\+C\+C\+N\+T\+\_\+\+V\+A\+L\+UE}(n)~((uint32\+\_\+t) (n \& 0xffff))
\item 
\#define \hyperlink{group___d_a_c__18_x_x__43_x_x_gaa52ab08dc967f09afb7fcbb15ef1b1c0}{D\+A\+C\+\_\+\+D\+B\+L\+B\+U\+F\+\_\+\+E\+NA}~((uint32\+\_\+t) (1 $<$$<$ 1))
\item 
\#define \hyperlink{group___d_a_c__18_x_x__43_x_x_gae7c63d487a239e6abaf2bfdced3c67e4}{D\+A\+C\+\_\+\+C\+N\+T\+\_\+\+E\+NA}~((uint32\+\_\+t) (1 $<$$<$ 2))
\item 
\#define \hyperlink{group___d_a_c__18_x_x__43_x_x_gab00cf8cef7eee4ff812d53ae52e4b38d}{D\+A\+C\+\_\+\+D\+M\+A\+\_\+\+E\+NA}~((uint32\+\_\+t) (1 $<$$<$ 3))
\item 
\#define \hyperlink{group___d_a_c__18_x_x__43_x_x_ga3d9ce4bc003bffdea6fb98da402d2318}{D\+A\+C\+\_\+\+D\+A\+C\+C\+T\+R\+L\+\_\+\+M\+A\+SK}~((uint32\+\_\+t) (0x0\+F))
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \hyperlink{group___d_a_c__18_x_x__43_x_x_gae1ca4fc402c9d7e40090ce7897613194}{I\+P\+\_\+\+D\+A\+C\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+\+O\+PT} \hyperlink{group___d_a_c__18_x_x__43_x_x_ga590be276dee4e713d18efcb71e3d7a7c}{D\+A\+C\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+\+O\+P\+T\+\_\+T}
\begin{DoxyCompactList}\small\item\em Current option in D\+AC configuration option. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group___d_a_c__18_x_x__43_x_x_gae1ca4fc402c9d7e40090ce7897613194}{I\+P\+\_\+\+D\+A\+C\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+\+O\+PT} \{ \hyperlink{group___d_a_c__18_x_x__43_x_x_ggae1ca4fc402c9d7e40090ce7897613194a6cbe5615f534716fd5228b011d36a405}{D\+A\+C\+\_\+\+M\+A\+X\+\_\+\+U\+P\+D\+A\+T\+E\+\_\+\+R\+A\+T\+E\+\_\+1\+M\+Hz} = 0, 
\hyperlink{group___d_a_c__18_x_x__43_x_x_ggae1ca4fc402c9d7e40090ce7897613194a306308068cf75cb045ed9ce3ec9bbfc7}{D\+A\+C\+\_\+\+M\+A\+X\+\_\+\+U\+P\+D\+A\+T\+E\+\_\+\+R\+A\+T\+E\+\_\+400k\+Hz}
 \}\begin{DoxyCompactList}\small\item\em Current option in D\+AC configuration option. \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___d_a_c__18_x_x__43_x_x_ga677c6f03e4ea92656c4cb3497fbb4a1b}{Chip\+\_\+\+D\+A\+C\+\_\+\+Init} (\hyperlink{struct_l_p_c___d_a_c___t}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+T} $\ast$p\+D\+AC)
\begin{DoxyCompactList}\small\item\em Initial D\+AC configuration. \end{DoxyCompactList}\item 
void \hyperlink{group___d_a_c__18_x_x__43_x_x_gabc7ee03f31b9085f6e77137e7ed1158d}{Chip\+\_\+\+D\+A\+C\+\_\+\+De\+Init} (\hyperlink{struct_l_p_c___d_a_c___t}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+T} $\ast$p\+D\+AC)
\begin{DoxyCompactList}\small\item\em Shutdown D\+AC. \end{DoxyCompactList}\item 
void \hyperlink{group___d_a_c__18_x_x__43_x_x_ga8fa415039ac2f63388ff12cf43cc45bf}{Chip\+\_\+\+D\+A\+C\+\_\+\+Update\+Value} (\hyperlink{struct_l_p_c___d_a_c___t}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+T} $\ast$p\+D\+AC, uint32\+\_\+t dac\+\_\+value)
\begin{DoxyCompactList}\small\item\em Update value to D\+AC buffer. \end{DoxyCompactList}\item 
void \hyperlink{group___d_a_c__18_x_x__43_x_x_ga01352564a69b1286d45a65cf06a246f2}{Chip\+\_\+\+D\+A\+C\+\_\+\+Set\+Bias} (\hyperlink{struct_l_p_c___d_a_c___t}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+T} $\ast$p\+D\+AC, uint32\+\_\+t bias)
\begin{DoxyCompactList}\small\item\em Set maximum update rate for D\+AC. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___d_a_c__18_x_x__43_x_x_gadd2150c87e3fc28f301417f34a5eb287}{Chip\+\_\+\+D\+A\+C\+\_\+\+Config\+D\+A\+Converter\+Control} (\hyperlink{struct_l_p_c___d_a_c___t}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+T} $\ast$p\+D\+AC, uint32\+\_\+t dac\+Flags)
\begin{DoxyCompactList}\small\item\em Enables the D\+MA operation and controls D\+MA timer. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___d_a_c__18_x_x__43_x_x_ga25d6e27e6b906dc2062257175697b438}{Chip\+\_\+\+D\+A\+C\+\_\+\+Set\+D\+M\+A\+Time\+Out} (\hyperlink{struct_l_p_c___d_a_c___t}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+T} $\ast$p\+D\+AC, uint32\+\_\+t time\+\_\+out)
\begin{DoxyCompactList}\small\item\em Set reload value for interrupt/\+D\+MA counter. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} \hyperlink{group___l_p_c___types___public___types_gab7d263072f745b4f3913fb0afc434c4e}{Int\+Status} \hyperlink{group___d_a_c__18_x_x__43_x_x_ga22cbef1d579da4780f4fb330107eb7cb}{Chip\+\_\+\+D\+A\+C\+\_\+\+Get\+Int\+Status} (\hyperlink{struct_l_p_c___d_a_c___t}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+T} $\ast$p\+D\+AC)
\begin{DoxyCompactList}\small\item\em Get status for interrupt/\+D\+MA time out. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___d_a_c__18_x_x__43_x_x_gabdfe0f0d61a206418a2ffdba26653873}\label{group___d_a_c__18_x_x__43_x_x_gabdfe0f0d61a206418a2ffdba26653873}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}!D\+A\+C\+\_\+\+B\+I\+A\+S\+\_\+\+EN@{D\+A\+C\+\_\+\+B\+I\+A\+S\+\_\+\+EN}}
\index{D\+A\+C\+\_\+\+B\+I\+A\+S\+\_\+\+EN@{D\+A\+C\+\_\+\+B\+I\+A\+S\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}}
\subsubsection{\texorpdfstring{D\+A\+C\+\_\+\+B\+I\+A\+S\+\_\+\+EN}{DAC\_BIAS\_EN}}
{\footnotesize\ttfamily \#define D\+A\+C\+\_\+\+B\+I\+A\+S\+\_\+\+EN~((uint32\+\_\+t) (1 $<$$<$ 16))}

If this bit = 0\+: The settling time of the D\+AC is 1 microsecond max, and the maximum current is 700 micro\+Ampere If this bit = 1\+: The settling time of the D\+AC is 2.\+5 microsecond and the maximum current is 350 micro\+Ampere 

Definition at line 62 of file dac\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___d_a_c__18_x_x__43_x_x_ga23fecd9fa274c0f8387aad48330a0432}\label{group___d_a_c__18_x_x__43_x_x_ga23fecd9fa274c0f8387aad48330a0432}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}!D\+A\+C\+\_\+\+C\+C\+N\+T\+\_\+\+V\+A\+L\+UE@{D\+A\+C\+\_\+\+C\+C\+N\+T\+\_\+\+V\+A\+L\+UE}}
\index{D\+A\+C\+\_\+\+C\+C\+N\+T\+\_\+\+V\+A\+L\+UE@{D\+A\+C\+\_\+\+C\+C\+N\+T\+\_\+\+V\+A\+L\+UE}!C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}}
\subsubsection{\texorpdfstring{D\+A\+C\+\_\+\+C\+C\+N\+T\+\_\+\+V\+A\+L\+UE}{DAC\_CCNT\_VALUE}}
{\footnotesize\ttfamily \#define D\+A\+C\+\_\+\+C\+C\+N\+T\+\_\+\+V\+A\+L\+UE(\begin{DoxyParamCaption}\item[{}]{n }\end{DoxyParamCaption})~((uint32\+\_\+t) (n \& 0xffff))}

Value to reload interrupt D\+MA counter 

Definition at line 64 of file dac\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___d_a_c__18_x_x__43_x_x_gae7c63d487a239e6abaf2bfdced3c67e4}\label{group___d_a_c__18_x_x__43_x_x_gae7c63d487a239e6abaf2bfdced3c67e4}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}!D\+A\+C\+\_\+\+C\+N\+T\+\_\+\+E\+NA@{D\+A\+C\+\_\+\+C\+N\+T\+\_\+\+E\+NA}}
\index{D\+A\+C\+\_\+\+C\+N\+T\+\_\+\+E\+NA@{D\+A\+C\+\_\+\+C\+N\+T\+\_\+\+E\+NA}!C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}}
\subsubsection{\texorpdfstring{D\+A\+C\+\_\+\+C\+N\+T\+\_\+\+E\+NA}{DAC\_CNT\_ENA}}
{\footnotesize\ttfamily \#define D\+A\+C\+\_\+\+C\+N\+T\+\_\+\+E\+NA~((uint32\+\_\+t) (1 $<$$<$ 2))}

D\+C\+AR Time out count enable 

Definition at line 69 of file dac\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___d_a_c__18_x_x__43_x_x_ga3d9ce4bc003bffdea6fb98da402d2318}\label{group___d_a_c__18_x_x__43_x_x_ga3d9ce4bc003bffdea6fb98da402d2318}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}!D\+A\+C\+\_\+\+D\+A\+C\+C\+T\+R\+L\+\_\+\+M\+A\+SK@{D\+A\+C\+\_\+\+D\+A\+C\+C\+T\+R\+L\+\_\+\+M\+A\+SK}}
\index{D\+A\+C\+\_\+\+D\+A\+C\+C\+T\+R\+L\+\_\+\+M\+A\+SK@{D\+A\+C\+\_\+\+D\+A\+C\+C\+T\+R\+L\+\_\+\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}}
\subsubsection{\texorpdfstring{D\+A\+C\+\_\+\+D\+A\+C\+C\+T\+R\+L\+\_\+\+M\+A\+SK}{DAC\_DACCTRL\_MASK}}
{\footnotesize\ttfamily \#define D\+A\+C\+\_\+\+D\+A\+C\+C\+T\+R\+L\+\_\+\+M\+A\+SK~((uint32\+\_\+t) (0x0\+F))}

D\+C\+AR D\+A\+C\+C\+T\+RL mask bit 

Definition at line 73 of file dac\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___d_a_c__18_x_x__43_x_x_gaa52ab08dc967f09afb7fcbb15ef1b1c0}\label{group___d_a_c__18_x_x__43_x_x_gaa52ab08dc967f09afb7fcbb15ef1b1c0}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}!D\+A\+C\+\_\+\+D\+B\+L\+B\+U\+F\+\_\+\+E\+NA@{D\+A\+C\+\_\+\+D\+B\+L\+B\+U\+F\+\_\+\+E\+NA}}
\index{D\+A\+C\+\_\+\+D\+B\+L\+B\+U\+F\+\_\+\+E\+NA@{D\+A\+C\+\_\+\+D\+B\+L\+B\+U\+F\+\_\+\+E\+NA}!C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}}
\subsubsection{\texorpdfstring{D\+A\+C\+\_\+\+D\+B\+L\+B\+U\+F\+\_\+\+E\+NA}{DAC\_DBLBUF\_ENA}}
{\footnotesize\ttfamily \#define D\+A\+C\+\_\+\+D\+B\+L\+B\+U\+F\+\_\+\+E\+NA~((uint32\+\_\+t) (1 $<$$<$ 1))}

D\+C\+AR double buffering 

Definition at line 67 of file dac\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___d_a_c__18_x_x__43_x_x_gab00cf8cef7eee4ff812d53ae52e4b38d}\label{group___d_a_c__18_x_x__43_x_x_gab00cf8cef7eee4ff812d53ae52e4b38d}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}!D\+A\+C\+\_\+\+D\+M\+A\+\_\+\+E\+NA@{D\+A\+C\+\_\+\+D\+M\+A\+\_\+\+E\+NA}}
\index{D\+A\+C\+\_\+\+D\+M\+A\+\_\+\+E\+NA@{D\+A\+C\+\_\+\+D\+M\+A\+\_\+\+E\+NA}!C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}}
\subsubsection{\texorpdfstring{D\+A\+C\+\_\+\+D\+M\+A\+\_\+\+E\+NA}{DAC\_DMA\_ENA}}
{\footnotesize\ttfamily \#define D\+A\+C\+\_\+\+D\+M\+A\+\_\+\+E\+NA~((uint32\+\_\+t) (1 $<$$<$ 3))}

D\+C\+AR D\+MA access 

Definition at line 71 of file dac\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___d_a_c__18_x_x__43_x_x_gac8d652cef1a35726a91ef3e5b4bad59c}\label{group___d_a_c__18_x_x__43_x_x_gac8d652cef1a35726a91ef3e5b4bad59c}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}!D\+A\+C\+\_\+\+V\+A\+L\+UE@{D\+A\+C\+\_\+\+V\+A\+L\+UE}}
\index{D\+A\+C\+\_\+\+V\+A\+L\+UE@{D\+A\+C\+\_\+\+V\+A\+L\+UE}!C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}}
\subsubsection{\texorpdfstring{D\+A\+C\+\_\+\+V\+A\+L\+UE}{DAC\_VALUE}}
{\footnotesize\ttfamily \#define D\+A\+C\+\_\+\+V\+A\+L\+UE(\begin{DoxyParamCaption}\item[{}]{n }\end{DoxyParamCaption})~((uint32\+\_\+t) ((n \& 0x3\+F\+F) $<$$<$ 6))}

After the selected settling time after this field is written with a new V\+A\+L\+UE, the voltage on the A\+O\+UT pin (with respect to V\+S\+SA) is V\+A\+L\+U\+E/1024 ? V\+R\+EF 

Definition at line 56 of file dac\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Typedef Documentation}
\mbox{\Hypertarget{group___d_a_c__18_x_x__43_x_x_ga590be276dee4e713d18efcb71e3d7a7c}\label{group___d_a_c__18_x_x__43_x_x_ga590be276dee4e713d18efcb71e3d7a7c}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}!D\+A\+C\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+\+O\+P\+T\+\_\+T@{D\+A\+C\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+\+O\+P\+T\+\_\+T}}
\index{D\+A\+C\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+\+O\+P\+T\+\_\+T@{D\+A\+C\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+\+O\+P\+T\+\_\+T}!C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}}
\subsubsection{\texorpdfstring{D\+A\+C\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+\+O\+P\+T\+\_\+T}{DAC\_CURRENT\_OPT\_T}}
{\footnotesize\ttfamily typedef enum \hyperlink{group___d_a_c__18_x_x__43_x_x_gae1ca4fc402c9d7e40090ce7897613194}{I\+P\+\_\+\+D\+A\+C\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+\+O\+PT}  \hyperlink{group___d_a_c__18_x_x__43_x_x_ga590be276dee4e713d18efcb71e3d7a7c}{D\+A\+C\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+\+O\+P\+T\+\_\+T}}



Current option in D\+AC configuration option. 



\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group___d_a_c__18_x_x__43_x_x_gae1ca4fc402c9d7e40090ce7897613194}\label{group___d_a_c__18_x_x__43_x_x_gae1ca4fc402c9d7e40090ce7897613194}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}!I\+P\+\_\+\+D\+A\+C\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+\+O\+PT@{I\+P\+\_\+\+D\+A\+C\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+\+O\+PT}}
\index{I\+P\+\_\+\+D\+A\+C\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+\+O\+PT@{I\+P\+\_\+\+D\+A\+C\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+\+O\+PT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}}
\subsubsection{\texorpdfstring{I\+P\+\_\+\+D\+A\+C\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+\+O\+PT}{IP\_DAC\_CURRENT\_OPT}}
{\footnotesize\ttfamily enum \hyperlink{group___d_a_c__18_x_x__43_x_x_gae1ca4fc402c9d7e40090ce7897613194}{I\+P\+\_\+\+D\+A\+C\+\_\+\+C\+U\+R\+R\+E\+N\+T\+\_\+\+O\+PT}}



Current option in D\+AC configuration option. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{D\+A\+C\+\_\+\+M\+A\+X\+\_\+\+U\+P\+D\+A\+T\+E\+\_\+\+R\+A\+T\+E\+\_\+1\+M\+Hz@{D\+A\+C\+\_\+\+M\+A\+X\+\_\+\+U\+P\+D\+A\+T\+E\+\_\+\+R\+A\+T\+E\+\_\+1\+M\+Hz}!C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}}\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}!D\+A\+C\+\_\+\+M\+A\+X\+\_\+\+U\+P\+D\+A\+T\+E\+\_\+\+R\+A\+T\+E\+\_\+1\+M\+Hz@{D\+A\+C\+\_\+\+M\+A\+X\+\_\+\+U\+P\+D\+A\+T\+E\+\_\+\+R\+A\+T\+E\+\_\+1\+M\+Hz}}}\mbox{\Hypertarget{group___d_a_c__18_x_x__43_x_x_ggae1ca4fc402c9d7e40090ce7897613194a6cbe5615f534716fd5228b011d36a405}\label{group___d_a_c__18_x_x__43_x_x_ggae1ca4fc402c9d7e40090ce7897613194a6cbe5615f534716fd5228b011d36a405}} 
D\+A\+C\+\_\+\+M\+A\+X\+\_\+\+U\+P\+D\+A\+T\+E\+\_\+\+R\+A\+T\+E\+\_\+1\+M\+Hz&Shorter settling times and higher power consumption; allows for a maximum update rate of 1 M\+Hz \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{D\+A\+C\+\_\+\+M\+A\+X\+\_\+\+U\+P\+D\+A\+T\+E\+\_\+\+R\+A\+T\+E\+\_\+400k\+Hz@{D\+A\+C\+\_\+\+M\+A\+X\+\_\+\+U\+P\+D\+A\+T\+E\+\_\+\+R\+A\+T\+E\+\_\+400k\+Hz}!C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}}\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}!D\+A\+C\+\_\+\+M\+A\+X\+\_\+\+U\+P\+D\+A\+T\+E\+\_\+\+R\+A\+T\+E\+\_\+400k\+Hz@{D\+A\+C\+\_\+\+M\+A\+X\+\_\+\+U\+P\+D\+A\+T\+E\+\_\+\+R\+A\+T\+E\+\_\+400k\+Hz}}}\mbox{\Hypertarget{group___d_a_c__18_x_x__43_x_x_ggae1ca4fc402c9d7e40090ce7897613194a306308068cf75cb045ed9ce3ec9bbfc7}\label{group___d_a_c__18_x_x__43_x_x_ggae1ca4fc402c9d7e40090ce7897613194a306308068cf75cb045ed9ce3ec9bbfc7}} 
D\+A\+C\+\_\+\+M\+A\+X\+\_\+\+U\+P\+D\+A\+T\+E\+\_\+\+R\+A\+T\+E\+\_\+400k\+Hz&Longer settling times and lower power consumption; allows for a maximum update rate of 400 k\+Hz \\
\hline

\end{DoxyEnumFields}


Definition at line 78 of file dac\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Function Documentation}
\mbox{\Hypertarget{group___d_a_c__18_x_x__43_x_x_gadd2150c87e3fc28f301417f34a5eb287}\label{group___d_a_c__18_x_x__43_x_x_gadd2150c87e3fc28f301417f34a5eb287}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}!Chip\+\_\+\+D\+A\+C\+\_\+\+Config\+D\+A\+Converter\+Control@{Chip\+\_\+\+D\+A\+C\+\_\+\+Config\+D\+A\+Converter\+Control}}
\index{Chip\+\_\+\+D\+A\+C\+\_\+\+Config\+D\+A\+Converter\+Control@{Chip\+\_\+\+D\+A\+C\+\_\+\+Config\+D\+A\+Converter\+Control}!C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+D\+A\+C\+\_\+\+Config\+D\+A\+Converter\+Control()}{Chip\_DAC\_ConfigDAConverterControl()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+D\+A\+C\+\_\+\+Config\+D\+A\+Converter\+Control (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___d_a_c___t}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+T} $\ast$}]{p\+D\+AC,  }\item[{uint32\+\_\+t}]{dac\+Flags }\end{DoxyParamCaption})}



Enables the D\+MA operation and controls D\+MA timer. 


\begin{DoxyParams}{Parameters}
{\em p\+D\+AC} & \+: pointer to \hyperlink{struct_l_p_c___d_a_c___t}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+T} \\
\hline
{\em dac\+Flags} & \+: An Or\textquotesingle{}ed value of the following D\+AC values\+:
\begin{DoxyItemize}
\item D\+A\+C\+\_\+\+D\+B\+L\+B\+U\+F\+\_\+\+E\+NA \+:enable/disable D\+A\+CR double buffering feature
\item D\+A\+C\+\_\+\+C\+N\+T\+\_\+\+E\+NA \+:enable/disable timer out counter
\item D\+A\+C\+\_\+\+D\+M\+A\+\_\+\+E\+NA \+:enable/disable D\+MA access 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Pass an Or\textquotesingle{}ed value of the D\+AC flags to enable those options. 
\end{DoxyNote}


Definition at line 129 of file dac\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___d_a_c__18_x_x__43_x_x_gabc7ee03f31b9085f6e77137e7ed1158d}\label{group___d_a_c__18_x_x__43_x_x_gabc7ee03f31b9085f6e77137e7ed1158d}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}!Chip\+\_\+\+D\+A\+C\+\_\+\+De\+Init@{Chip\+\_\+\+D\+A\+C\+\_\+\+De\+Init}}
\index{Chip\+\_\+\+D\+A\+C\+\_\+\+De\+Init@{Chip\+\_\+\+D\+A\+C\+\_\+\+De\+Init}!C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+D\+A\+C\+\_\+\+De\+Init()}{Chip\_DAC\_DeInit()}}
{\footnotesize\ttfamily void Chip\+\_\+\+D\+A\+C\+\_\+\+De\+Init (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___d_a_c___t}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+T} $\ast$}]{p\+D\+AC }\end{DoxyParamCaption})}



Shutdown D\+AC. 


\begin{DoxyParams}{Parameters}
{\em p\+D\+AC} & \+: pointer to \hyperlink{struct_l_p_c___d_a_c___t}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+T} \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 60 of file dac\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___d_a_c__18_x_x__43_x_x_ga22cbef1d579da4780f4fb330107eb7cb}\label{group___d_a_c__18_x_x__43_x_x_ga22cbef1d579da4780f4fb330107eb7cb}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}!Chip\+\_\+\+D\+A\+C\+\_\+\+Get\+Int\+Status@{Chip\+\_\+\+D\+A\+C\+\_\+\+Get\+Int\+Status}}
\index{Chip\+\_\+\+D\+A\+C\+\_\+\+Get\+Int\+Status@{Chip\+\_\+\+D\+A\+C\+\_\+\+Get\+Int\+Status}!C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+D\+A\+C\+\_\+\+Get\+Int\+Status()}{Chip\_DAC\_GetIntStatus()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} \hyperlink{group___l_p_c___types___public___types_gab7d263072f745b4f3913fb0afc434c4e}{Int\+Status} Chip\+\_\+\+D\+A\+C\+\_\+\+Get\+Int\+Status (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___d_a_c___t}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+T} $\ast$}]{p\+D\+AC }\end{DoxyParamCaption})}



Get status for interrupt/\+D\+MA time out. 


\begin{DoxyParams}{Parameters}
{\em p\+D\+AC} & \+: pointer to \hyperlink{struct_l_p_c___d_a_c___t}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+T} \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
interrupt/\+D\+MA time out status, should be S\+ET or R\+E\+S\+ET 
\end{DoxyReturn}


Definition at line 153 of file dac\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___d_a_c__18_x_x__43_x_x_ga677c6f03e4ea92656c4cb3497fbb4a1b}\label{group___d_a_c__18_x_x__43_x_x_ga677c6f03e4ea92656c4cb3497fbb4a1b}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}!Chip\+\_\+\+D\+A\+C\+\_\+\+Init@{Chip\+\_\+\+D\+A\+C\+\_\+\+Init}}
\index{Chip\+\_\+\+D\+A\+C\+\_\+\+Init@{Chip\+\_\+\+D\+A\+C\+\_\+\+Init}!C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+D\+A\+C\+\_\+\+Init()}{Chip\_DAC\_Init()}}
{\footnotesize\ttfamily void Chip\+\_\+\+D\+A\+C\+\_\+\+Init (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___d_a_c___t}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+T} $\ast$}]{p\+D\+AC }\end{DoxyParamCaption})}



Initial D\+AC configuration. 


\begin{DoxyItemize}
\item Maximum current is 700 uA
\item Value to A\+O\+UT is 0 
\begin{DoxyParams}{Parameters}
{\em p\+D\+AC} & \+: pointer to \hyperlink{struct_l_p_c___d_a_c___t}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+T} \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}

\end{DoxyItemize}

Definition at line 51 of file dac\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___d_a_c__18_x_x__43_x_x_ga01352564a69b1286d45a65cf06a246f2}\label{group___d_a_c__18_x_x__43_x_x_ga01352564a69b1286d45a65cf06a246f2}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}!Chip\+\_\+\+D\+A\+C\+\_\+\+Set\+Bias@{Chip\+\_\+\+D\+A\+C\+\_\+\+Set\+Bias}}
\index{Chip\+\_\+\+D\+A\+C\+\_\+\+Set\+Bias@{Chip\+\_\+\+D\+A\+C\+\_\+\+Set\+Bias}!C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+D\+A\+C\+\_\+\+Set\+Bias()}{Chip\_DAC\_SetBias()}}
{\footnotesize\ttfamily void Chip\+\_\+\+D\+A\+C\+\_\+\+Set\+Bias (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___d_a_c___t}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+T} $\ast$}]{p\+D\+AC,  }\item[{uint32\+\_\+t}]{bias }\end{DoxyParamCaption})}



Set maximum update rate for D\+AC. 


\begin{DoxyParams}{Parameters}
{\em p\+D\+AC} & \+: pointer to \hyperlink{struct_l_p_c___d_a_c___t}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+T} \\
\hline
{\em bias} & \+: Using Bias value, should be\+:
\begin{DoxyItemize}
\item 0 is 1\+M\+Hz
\item 1 is 400k\+Hz 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 77 of file dac\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___d_a_c__18_x_x__43_x_x_ga25d6e27e6b906dc2062257175697b438}\label{group___d_a_c__18_x_x__43_x_x_ga25d6e27e6b906dc2062257175697b438}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}!Chip\+\_\+\+D\+A\+C\+\_\+\+Set\+D\+M\+A\+Time\+Out@{Chip\+\_\+\+D\+A\+C\+\_\+\+Set\+D\+M\+A\+Time\+Out}}
\index{Chip\+\_\+\+D\+A\+C\+\_\+\+Set\+D\+M\+A\+Time\+Out@{Chip\+\_\+\+D\+A\+C\+\_\+\+Set\+D\+M\+A\+Time\+Out}!C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+D\+A\+C\+\_\+\+Set\+D\+M\+A\+Time\+Out()}{Chip\_DAC\_SetDMATimeOut()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+D\+A\+C\+\_\+\+Set\+D\+M\+A\+Time\+Out (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___d_a_c___t}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+T} $\ast$}]{p\+D\+AC,  }\item[{uint32\+\_\+t}]{time\+\_\+out }\end{DoxyParamCaption})}



Set reload value for interrupt/\+D\+MA counter. 


\begin{DoxyParams}{Parameters}
{\em p\+D\+AC} & \+: pointer to \hyperlink{struct_l_p_c___d_a_c___t}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+T} \\
\hline
{\em time\+\_\+out} & \+: time out to reload for interrupt/\+D\+MA counter \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 143 of file dac\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___d_a_c__18_x_x__43_x_x_ga8fa415039ac2f63388ff12cf43cc45bf}\label{group___d_a_c__18_x_x__43_x_x_ga8fa415039ac2f63388ff12cf43cc45bf}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}!Chip\+\_\+\+D\+A\+C\+\_\+\+Update\+Value@{Chip\+\_\+\+D\+A\+C\+\_\+\+Update\+Value}}
\index{Chip\+\_\+\+D\+A\+C\+\_\+\+Update\+Value@{Chip\+\_\+\+D\+A\+C\+\_\+\+Update\+Value}!C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx D/\+A conversion driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+D\+A\+C\+\_\+\+Update\+Value()}{Chip\_DAC\_UpdateValue()}}
{\footnotesize\ttfamily void Chip\+\_\+\+D\+A\+C\+\_\+\+Update\+Value (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___d_a_c___t}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+T} $\ast$}]{p\+D\+AC,  }\item[{uint32\+\_\+t}]{dac\+\_\+value }\end{DoxyParamCaption})}



Update value to D\+AC buffer. 


\begin{DoxyParams}{Parameters}
{\em p\+D\+AC} & \+: pointer to \hyperlink{struct_l_p_c___d_a_c___t}{L\+P\+C\+\_\+\+D\+A\+C\+\_\+T} \\
\hline
{\em dac\+\_\+value} & \+: value 10 bit to be converted to output \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 66 of file dac\+\_\+18xx\+\_\+43xx.\+c.

