# RISC-Processor-Design-
Developed a pipelined RISC processor in Verilog, focusing on instruction set validation and data pathway optimization.  Created testbenches to verify functional accuracy across edge cases.
