// Seed: 3017453863
module module_0 #(
    parameter id_19 = 32'd99
) (
    input  wire  id_0,
    output tri1  id_1,
    output tri   id_2,
    output tri   id_3,
    output wire  id_4,
    input  uwire id_5,
    input  wor   id_6,
    output wor   id_7,
    output tri0  id_8,
    input  wire  id_9,
    input  tri   id_10
    , id_17,
    output tri0  id_11,
    output tri   id_12,
    input  uwire id_13,
    input  wand  id_14,
    output tri1  id_15
);
  wire id_18;
  defparam id_19 = 1;
  wire id_20;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output supply0 id_2
    , id_17,
    output supply0 id_3
    , id_18,
    input supply1 id_4,
    output wor id_5,
    output wire id_6,
    output tri id_7,
    input tri id_8,
    input tri0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    input tri0 id_12,
    output supply1 id_13,
    output supply1 id_14,
    input supply0 id_15
);
  always #1 id_5 = 1;
  module_0(
      id_4,
      id_2,
      id_6,
      id_2,
      id_2,
      id_12,
      id_4,
      id_7,
      id_6,
      id_10,
      id_10,
      id_5,
      id_14,
      id_12,
      id_10,
      id_5
  );
endmodule
