// Seed: 1373752659
module module_0 ();
  wire  id_1;
  uwire id_2 = id_2;
  assign id_2 = 1'b0;
endmodule
module module_0 (
    module_1,
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  assign id_6 = id_1;
  module_0();
  wire id_7;
  tri0 id_8;
  specify
    (negedge id_9 => (id_10 +: 1)) = (id_8  : id_8  : 1 | 1, 1  : id_4[1 : 0] : 1);
    (id_11 => id_12) = 1;
  endspecify
endmodule
