Warning (10268): Verilog HDL information at KEY.v(24): always construct contains both blocking and non-blocking assignments File: C:/Users/4T/Desktop/123/EX14_UART/KEY.v Line: 24
