Warning (10268): Verilog HDL information at uart.v(77): always construct contains both blocking and non-blocking assignments File: C:/Users/himan/Desktop/verilog/uart/uart.v Line: 77
