
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000192                       # Number of seconds simulated
sim_ticks                                   191855000                       # Number of ticks simulated
final_tick                                  191855000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 160196                       # Simulator instruction rate (inst/s)
host_op_rate                                   162557                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               29183924                       # Simulator tick rate (ticks/s)
host_mem_usage                                 638844                       # Number of bytes of host memory used
host_seconds                                     6.57                       # Real time elapsed on the host
sim_insts                                     1053122                       # Number of instructions simulated
sim_ops                                       1068648                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          60032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           2688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             104768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         5504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            5504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             607                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              42                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1637                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            86                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 86                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         202486253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         312902974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          16679263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          14010581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             546079070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    202486253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     16679263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        219165516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        28688332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             28688332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        28688332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        202486253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        312902974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         16679263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         14010581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            574767402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1638                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         86                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1638                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       86                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 102016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  104832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 5504                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     44                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               27                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     191846500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1638                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   86                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    407.111111                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   242.314467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.746418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           72     28.57%     28.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           56     22.22%     50.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           20      7.94%     58.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      5.95%     64.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      5.16%     69.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      5.56%     75.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      2.78%     78.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      2.78%     80.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           48     19.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          252                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     395.250000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    168.963985                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    557.464722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              1     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1     25.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.750000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.702381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     11938500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                41826000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    7970000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7489.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26239.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       531.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        22.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    546.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     28.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.77                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1341                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      56                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.67                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     111279.87                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1549800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   845625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                10459800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 155520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             12205440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             62997255                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             57009000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              145222440                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            776.108115                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     94908500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       6240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      86619000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   257040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   140250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1209000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 174960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             12205440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             34842105                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             81706500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              130535295                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            697.616027                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    137333500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       6240000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      45141500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  52833                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            50429                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1854                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               50073                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  46510                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            92.884389                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    890                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  35                       # Number of system calls
system.cpu0.numCycles                          383711                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             99496                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        668944                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      52833                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             47400                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       250627                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   3805                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                    85757                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  656                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            352029                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.951754                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.000019                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  227207     64.54%     64.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   12007      3.41%     67.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    8704      2.47%     70.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   11140      3.16%     73.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   11305      3.21%     76.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    7583      2.15%     78.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   11921      3.39%     82.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   27718      7.87%     90.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   34444      9.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              352029                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.137690                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.743354                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   43747                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               221926                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    19799                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                64963                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1594                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1045                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  320                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                647115                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1194                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1594                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   63888                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                  23679                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          8172                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    64147                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               190549                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                642151                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   87                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                146451                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   370                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 35754                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             824248                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              3168540                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         1046761                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               730192                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   94056                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               139                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           139                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   310043                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              151344                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              24875                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             2167                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             447                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    635369                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                291                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   574531                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             4612                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          68870                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       309776                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           100                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       352029                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.632056                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.759602                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              60625     17.22%     17.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               8277      2.35%     19.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             283127     80.43%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         352029                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               314821     54.80%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               99309     17.29%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.08% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              137818     23.99%     96.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              22580      3.93%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                574531                       # Type of FU issued
system.cpu0.iq.rate                          1.497301                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           1505647                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           704534                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       571780                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                574503                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              80                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        16593                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         2673                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           33                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           52                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1594                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   8916                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                 1202                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             635669                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              104                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               151344                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               24875                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               129                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    20                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 1165                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            32                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          1027                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          553                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1580                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               573266                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               136828                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1265                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            9                       # number of nop insts executed
system.cpu0.iew.exec_refs                      159268                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   42042                       # Number of branches executed
system.cpu0.iew.exec_stores                     22440                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.494005                       # Inst execution rate
system.cpu0.iew.wb_sent                        572006                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       571808                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   500552                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   883923                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.490205                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.566285                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          68882                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            191                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1546                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       342316                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.655751                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.307078                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       130500     38.12%     38.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        87807     25.65%     63.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        68976     20.15%     83.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        16941      4.95%     88.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          530      0.15%     89.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         1890      0.55%     89.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         3312      0.97%     90.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          114      0.03%     90.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        32246      9.42%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       342316                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              552530                       # Number of instructions committed
system.cpu0.commit.committedOps                566790                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        156953                       # Number of memory references committed
system.cpu0.commit.loads                       134751                       # Number of loads committed
system.cpu0.commit.membars                        116                       # Number of memory barriers committed
system.cpu0.commit.branches                     41345                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   525949                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 292                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          310610     54.80%     54.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          99224     17.51%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         134751     23.77%     96.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         22202      3.92%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           566790                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                32246                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      945494                       # The number of ROB reads
system.cpu0.rob.rob_writes                    1281072                       # The number of ROB writes
system.cpu0.timesIdled                            400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          31682                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     552530                       # Number of Instructions Simulated
system.cpu0.committedOps                       566790                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.694462                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.694462                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.439964                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.439964                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  929567                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 499984                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  2126431                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  235830                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                 159694                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements              140                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          642.401488                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             147079                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              855                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           172.022222                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   642.401488                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.627345                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.627345                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          715                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          682                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.698242                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           318265                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          318265                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       136148                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         136148                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        10834                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         10834                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       146982                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          146982                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       146985                       # number of overall hits
system.cpu0.dcache.overall_hits::total         146985                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          353                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          353                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        11216                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        11216                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        11569                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         11569                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        11569                       # number of overall misses
system.cpu0.dcache.overall_misses::total        11569                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     18856762                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     18856762                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    573289974                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    573289974                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       114750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       114750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    592146736                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    592146736                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    592146736                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    592146736                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       136501                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       136501                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        22050                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        22050                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       158551                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       158551                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       158554                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       158554                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.002586                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.002586                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.508662                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.508662                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.072967                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.072967                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.072966                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.072966                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 53418.589235                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 53418.589235                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 51113.585414                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51113.585414                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        57375                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        57375                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 51183.917020                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 51183.917020                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 51183.917020                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 51183.917020                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          992                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    66.133333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           86                       # number of writebacks
system.cpu0.dcache.writebacks::total               86                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          166                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          166                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        10457                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        10457                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        10623                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10623                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        10623                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10623                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          187                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          187                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          759                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          759                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          946                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          946                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          946                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          946                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     10703998                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     10703998                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     39809252                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     39809252                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       107750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       107750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     50513250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     50513250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     50513250                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     50513250                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.001370                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.001370                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.034422                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034422                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.005967                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005967                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.005966                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005966                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 57240.631016                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 57240.631016                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 52449.607378                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 52449.607378                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        53875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        53875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 53396.670190                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 53396.670190                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 53396.670190                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53396.670190                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              228                       # number of replacements
system.cpu0.icache.tags.tagsinuse          329.450852                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              84974                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              607                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           139.990115                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   329.450852                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.643459                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.643459                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           172121                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          172121                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        84974                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          84974                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        84974                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           84974                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        84974                       # number of overall hits
system.cpu0.icache.overall_hits::total          84974                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          783                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          783                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          783                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           783                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          783                       # number of overall misses
system.cpu0.icache.overall_misses::total          783                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     42857250                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42857250                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     42857250                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42857250                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     42857250                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42857250                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        85757                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        85757                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        85757                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        85757                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        85757                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        85757                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.009130                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.009130                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.009130                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.009130                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.009130                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.009130                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 54734.674330                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54734.674330                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 54734.674330                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54734.674330                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 54734.674330                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54734.674330                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          296                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.200000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          175                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          175                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          175                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          175                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          175                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          175                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          608                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          608                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          608                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          608                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          608                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          608                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     33043000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     33043000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     33043000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     33043000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     33043000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     33043000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.007090                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.007090                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.007090                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.007090                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.007090                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.007090                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 54347.039474                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54347.039474                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 54347.039474                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54347.039474                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 54347.039474                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54347.039474                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  41591                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            41266                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              934                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               41367                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  39782                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.168443                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    141                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                          269930                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles             79163                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        587983                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      41591                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             39923                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       187270                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   1915                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                    77116                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   79                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            267398                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.206337                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.097589                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  159968     59.82%     59.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   11102      4.15%     63.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    6610      2.47%     66.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   10672      3.99%     70.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    7781      2.91%     73.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    7664      2.87%     76.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    8256      3.09%     79.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   28108     10.51%     89.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   27237     10.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              267398                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.154081                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.178280                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   27783                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               167514                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    11224                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                59949                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   928                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 154                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   33                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                558498                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  103                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   928                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   45501                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                  20154                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1367                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    53166                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               146282                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                555331                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                138894                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   415                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands             738928                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              2738934                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          917746                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps               668581                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   70345                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                33                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            37                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   282950                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              146432                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               3076                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             1815                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              69                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    551075                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 66                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   506384                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             2970                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          49283                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       235184                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            26                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       267398                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.893746                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.431196                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              12162      4.55%      4.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               4088      1.53%      6.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             251148     93.92%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         267398                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               271920     53.70%     53.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               96004     18.96%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              135644     26.79%     99.44% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               2816      0.56%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                506384                       # Type of FU issued
system.cpu1.iq.rate                          1.875983                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           1283134                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           600436                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       503657                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                506384                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              24                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        13580                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          279                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          929                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   928                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   5901                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    2                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             551144                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               146432                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                3076                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                28                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           834                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 909                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               505539                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               134819                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              843                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                      137631                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   35466                       # Number of branches executed
system.cpu1.iew.exec_stores                      2812                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.872852                       # Inst execution rate
system.cpu1.iew.wb_sent                        503695                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       503657                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   462924                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   770713                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.865880                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.600644                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          49281                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              905                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       260581                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.925919                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.468899                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        76959     29.53%     29.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        83057     31.87%     61.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        49285     18.91%     80.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        16183      6.21%     86.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          385      0.15%     86.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         2424      0.93%     87.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           44      0.02%     87.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          194      0.07%     87.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        32050     12.30%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       260581                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              500592                       # Number of instructions committed
system.cpu1.commit.committedOps                501858                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        135649                       # Number of memory references committed
system.cpu1.commit.loads                       132852                       # Number of loads committed
system.cpu1.commit.membars                         22                       # Number of memory barriers committed
system.cpu1.commit.branches                     35429                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   466510                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  52                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          270206     53.84%     53.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          96003     19.13%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.97% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         132852     26.47%     99.44% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          2797      0.56%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           501858                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                32050                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                      779475                       # The number of ROB reads
system.cpu1.rob.rob_writes                    1109100                       # The number of ROB writes
system.cpu1.timesIdled                             44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2532                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      113780                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     500592                       # Number of Instructions Simulated
system.cpu1.committedOps                       501858                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.539222                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.539222                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.854525                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.854525                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  834930                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 461090                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  1915533                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  209472                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                 136789                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                     8                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          229.262822                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             135245                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              430                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           314.523256                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   229.262822                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.223889                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.223889                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          430                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          277                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.419922                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           273751                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          273751                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       132666                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         132666                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         2569                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          2569                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       135235                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          135235                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       135237                       # number of overall hits
system.cpu1.dcache.overall_hits::total         135237                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         1190                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1190                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          222                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          222                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         1412                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1412                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         1413                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1413                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     17644500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     17644500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      4454750                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      4454750                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        25000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        25000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        25000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        25000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     22099250                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     22099250                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     22099250                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     22099250                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       133856                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       133856                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         2791                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         2791                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       136647                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       136647                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       136650                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       136650                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.008890                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008890                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.079541                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.079541                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.010333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010333                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.010340                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010340                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14827.310924                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14827.310924                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 20066.441441                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 20066.441441                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        12500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 15651.026912                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 15651.026912                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 15639.950460                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 15639.950460                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1096                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              165                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     6.642424                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          861                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          861                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data          112                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          112                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          973                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          973                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          973                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          973                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          329                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          329                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          110                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          110                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          439                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          439                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          440                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          440                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      5236750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      5236750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      1588000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1588000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        51250                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        51250                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        19000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        19000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      6824750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      6824750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      6876000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      6876000                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.002458                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002458                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.039412                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.039412                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.003213                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003213                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.003220                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003220                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 15917.173252                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15917.173252                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 14436.363636                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 14436.363636                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data        51250                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        51250                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 15546.127563                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15546.127563                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 15627.272727                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15627.272727                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           29.437772                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              77042                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1540.840000                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    29.437772                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.057496                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.057496                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           154282                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          154282                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        77042                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          77042                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        77042                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           77042                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        77042                       # number of overall hits
system.cpu1.icache.overall_hits::total          77042                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           74                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           74                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           74                       # number of overall misses
system.cpu1.icache.overall_misses::total           74                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      3751000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3751000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      3751000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3751000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      3751000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3751000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        77116                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        77116                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        77116                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        77116                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        77116                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        77116                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000960                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000960                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000960                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000960                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000960                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000960                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 50689.189189                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50689.189189                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 50689.189189                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50689.189189                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 50689.189189                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50689.189189                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           24                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           24                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           50                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           50                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2696750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2696750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2696750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2696750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2696750                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2696750                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000648                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000648                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000648                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000648                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000648                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000648                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst        53935                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        53935                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst        53935                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        53935                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst        53935                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        53935                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1179                       # Transaction distribution
system.membus.trans_dist::ReadResp               1178                       # Transaction distribution
system.membus.trans_dist::Writeback                86                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              3                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              13                       # Transaction distribution
system.membus.trans_dist::ReadExReq               859                       # Transaction distribution
system.membus.trans_dist::ReadExResp              859                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port         1981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port          486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         2688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  110272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              405                       # Total snoops (count)
system.membus.snoop_fanout::samples              2137                       # Request fanout histogram
system.membus.snoop_fanout::mean                    3                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                    2137    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               3                       # Request fanout histogram
system.membus.snoop_fanout::max_value               3                       # Request fanout histogram
system.membus.snoop_fanout::total                2137                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3107498                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3227500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy            4993744                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.6                       # Layer utilization (%)
system.membus.respLayer5.occupancy             265750                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer6.occupancy            2209000                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
