From 20510002b77b39f0a88904d8b3493b6854d84aec Mon Sep 17 00:00:00 2001
From: Dat Nguyen <dat.nguyen.ra@rensas.com>
Date: Tue, 14 Apr 2020 15:39:29 +0700
Subject: [PATCH 260/455] arm64: dts: renesas: r8a774e1: Add PCIe device nodes

This patch adds PCIe{0,1} device nodes for R8A774E1 SoC.

Signed-off-by: Dat Nguyen <dat.nguyen.ra@rensas.com>
---
 arch/arm64/boot/dts/renesas/r8a774e1.dtsi | 52 +++++++++++++++++++++++++++++--
 1 file changed, 50 insertions(+), 2 deletions(-)

diff --git a/arch/arm64/boot/dts/renesas/r8a774e1.dtsi b/arch/arm64/boot/dts/renesas/r8a774e1.dtsi
index abcbba2a..2e9f415 100644
--- a/arch/arm64/boot/dts/renesas/r8a774e1.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a774e1.dtsi
@@ -1705,17 +1705,65 @@
 		};
 
 		pciec0: pcie@fe000000 {
+			compatible = "renesas,pcie-r8a774e1",
+				"renesas,pcie-rcar-gen3";
 			reg = <0 0xfe000000 0 0x80000>;
 			#address-cells = <3>;
 			#size-cells = <2>;
-			/* placeholder */
+			bus-range = <0x00 0xff>;
+			device_type = "pci";
+			ranges =
+			  <0x01000000 0 0x00000000 0 0xfe100000 0 0x00100000
+			  0x02000000 0 0xfe200000 0 0xfe200000 0 0x00200000
+			  0x02000000 0 0x30000000 0 0x30000000 0 0x08000000
+			  0x42000000 0 0x38000000 0 0x38000000 0 0x08000000>;
+			/* Map all possible DDR as inbound ranges */
+			dma-ranges =
+			  <0x42000000 0 0x40000000 0 0x40000000 0 0x80000000>;
+			interrupts =
+				<GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;
+			#interrupt-cells = <1>;
+			interrupt-map-mask = <0 0 0 0>;
+			interrupt-map =
+				<0 0 0 0 &gic GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&cpg CPG_MOD 319>, <&pcie_bus_clk>;
+			clock-names = "pcie", "pcie_bus";
+			power-domains = <&sysc R8A774E1_PD_ALWAYS_ON>;
+			resets = <&cpg 319>;
+			status = "disabled";
 		};
 
 		pciec1: pcie@ee800000 {
+			compatible = "renesas,pcie-r8a774e1",
+				"renesas,pcie-rcar-gen3";
 			reg = <0 0xee800000 0 0x80000>;
 			#address-cells = <3>;
 			#size-cells = <2>;
-			/* placeholder */
+			bus-range = <0x00 0xff>;
+			device_type = "pci";
+			ranges =
+			  <0x01000000 0 0x00000000 0 0xee900000 0 0x00100000
+			  0x02000000 0 0xeea00000 0 0xeea00000 0 0x00200000
+			  0x02000000 0 0xc0000000 0 0xc0000000 0 0x08000000
+			  0x42000000 0 0xc8000000 0 0xc8000000 0 0x08000000>;
+			/* Map all possible DDR as inbound ranges */
+			dma-ranges =
+			  <0x42000000 0 0x40000000 0 0x40000000 0 0x80000000>;
+			interrupts =
+				<GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,
+				<GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>;
+			#interrupt-cells = <1>;
+			interrupt-map-mask = <0 0 0 0>;
+			interrupt-map =
+				<0 0 0 0 &gic GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&cpg CPG_MOD 318>, <&pcie_bus_clk>;
+			clock-names = "pcie", "pcie_bus";
+			power-domains = <&sysc R8A774E1_PD_ALWAYS_ON>;
+			resets = <&cpg 318>;
+			status = "disabled";
 		};
 
 		fcpci0: vcp4@fe8df000 {
-- 
2.7.4

