

================================================================
== Vivado HLS Report for 'exp_generic_double_s'
================================================================
* Date:           Wed Aug 30 08:41:46 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.514 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       19|       19| 0.190 us | 0.190 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.21>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_read = call double @_ssdm_op_Read.ap_auto.double(double %x) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:185]   --->   Operation 21 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_read to i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:189]   --->   Operation 22 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_64 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:189]   --->   Operation 23 'bitselect' 'p_Result_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:189]   --->   Operation 24 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_V_7 = trunc i64 %p_Val2_s to i52" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209]   --->   Operation 25 'trunc' 'tmp_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.89ns)   --->   "%icmp_ln837 = icmp ne i52 %tmp_V_7, 0" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209]   --->   Operation 26 'icmp' 'icmp_ln837' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.89ns)   --->   "%icmp_ln833_6 = icmp eq i52 %tmp_V_7, 0" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:210]   --->   Operation 27 'icmp' 'icmp_ln833_6' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_s = call i54 @_ssdm_op_BitConcatenate.i54.i2.i52(i2 1, i52 %tmp_V_7)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:252]   --->   Operation 28 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.26ns)   --->   "%e_frac_V = sub i54 0, %p_Result_s" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:253]   --->   Operation 29 'sub' 'e_frac_V' <Predicate = true> <Delay = 3.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.94ns)   --->   "%select_ln253 = select i1 %p_Result_64, i54 %e_frac_V, i54 %p_Result_s" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:253]   --->   Operation 30 'select' 'select_ln253' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.93>
ST_2 : Operation 31 [1/1] (1.88ns)   --->   "%icmp_ln833 = icmp eq i11 %tmp_V, -1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:18->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209]   --->   Operation 31 'icmp' 'icmp_ln833' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.97ns)   --->   "%and_ln209 = and i1 %icmp_ln833, %icmp_ln837" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209]   --->   Operation 32 'and' 'and_ln209' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.97ns)   --->   "%and_ln18 = and i1 %icmp_ln833, %icmp_ln833_6" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:18->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:210]   --->   Operation 33 'and' 'and_ln18' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i11 %tmp_V to i12" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:237]   --->   Operation 34 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.63ns)   --->   "%m_exp = add i12 -1023, %zext_ln502" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:237]   --->   Operation 35 'add' 'm_exp' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%m_frac_l_V = call i61 @_ssdm_op_BitConcatenate.i61.i54.i7(i54 %select_ln253, i7 0)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:256]   --->   Operation 36 'bitconcatenate' 'm_frac_l_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln682 = sext i61 %m_frac_l_V to i71" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:256]   --->   Operation 37 'sext' 'sext_ln682' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %m_exp, i32 11)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 38 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, %tmp_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 39 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311 to i12" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 40 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.69ns)   --->   "%m_exp_2 = select i1 %isNeg, i12 %sext_ln1311, i12 %m_exp" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 41 'select' 'm_exp_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i12 %m_exp_2 to i32" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 42 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node r_V_49)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i71" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 43 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node r_V_49)   --->   "%zext_ln1285 = zext i32 %sext_ln1311_1 to i61" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 44 'zext' 'zext_ln1285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node r_V_49)   --->   "%r_V = ashr i61 %m_frac_l_V, %zext_ln1285" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 45 'ashr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node r_V_49)   --->   "%sext_ln1287 = sext i61 %r_V to i71" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 46 'sext' 'sext_ln1287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node r_V_49)   --->   "%r_V_37 = shl i71 %sext_ln682, %zext_ln1287" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 47 'shl' 'r_V_37' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (4.60ns) (out node of the LUT)   --->   "%r_V_49 = select i1 %isNeg, i71 %sext_ln1287, i71 %r_V_37" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 48 'select' 'r_V_49' <Predicate = true> <Delay = 4.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%m_fix_l_V = call i64 @_ssdm_op_PartSelect.i64.i71.i32.i32(i71 %r_V_49, i32 7, i32 70)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:258]   --->   Operation 49 'partselect' 'm_fix_l_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%m_fix_hi_V = call i16 @_ssdm_op_PartSelect.i16.i71.i32.i32(i71 %r_V_49, i32 55, i32 70)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:264]   --->   Operation 50 'partselect' 'm_fix_hi_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_65 = call i1 @_ssdm_op_BitSelect.i1.i71.i32(i71 %r_V_49, i32 70)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:269]   --->   Operation 51 'bitselect' 'p_Result_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.99ns)   --->   "%icmp_ln338 = icmp sgt i12 %m_exp, 0" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 52 'icmp' 'icmp_ln338' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.51>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1253 = zext i32 %sext_ln1311_1 to i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:259]   --->   Operation 53 'zext' 'zext_ln1253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%r_V_39 = shl i64 %m_fix_l_V, %zext_ln1253" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:259]   --->   Operation 54 'shl' 'r_V_39' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%r_V_40 = ashr i64 %m_fix_l_V, %zext_ln1253" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:259]   --->   Operation 55 'ashr' 'r_V_40' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%r_V_41 = sext i16 %m_fix_hi_V to i31" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 56 'sext' 'r_V_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (3.36ns) (grouped into DSP with root node ret_V_24)   --->   "%r_V_50 = mul i31 23637, %r_V_41" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 57 'mul' 'r_V_50' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%rhs_V = call i19 @_ssdm_op_BitConcatenate.i19.i1.i18(i1 %p_Result_65, i18 -131072)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 58 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln682_1 = sext i19 %rhs_V to i31" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 59 'sext' 'sext_ln682_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_24 = add i31 %r_V_50, %sext_ln682_1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 60 'add' 'ret_V_24' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_6 = call i13 @_ssdm_op_PartSelect.i13.i31.i32.i32(i31 %ret_V_24, i32 18, i32 30)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 61 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_6)   --->   "%p_Result_56 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %ret_V_24, i32 30)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 62 'bitselect' 'p_Result_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln805 = trunc i31 %ret_V_24 to i18" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 63 'trunc' 'trunc_ln805' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.43ns)   --->   "%icmp_ln805 = icmp eq i18 %trunc_ln805, 0" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 64 'icmp' 'icmp_ln805' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.67ns)   --->   "%add_ln805 = add i13 1, %tmp_6" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 65 'add' 'add_ln805' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_6)   --->   "%select_ln805 = select i1 %icmp_ln805, i13 %tmp_6, i13 %add_ln805" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 66 'select' 'select_ln805' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.69ns) (out node of the LUT)   --->   "%r_exp_V_6 = select i1 %p_Result_56, i13 %select_ln805, i13 %tmp_6" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272]   --->   Operation 67 'select' 'r_exp_V_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%select_ln1322 = select i1 %isNeg, i64 %r_V_39, i64 %r_V_40" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:259]   --->   Operation 68 'select' 'select_ln1322' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln338_1)   --->   "%shl_ln = call i71 @_ssdm_op_BitConcatenate.i71.i64.i7(i64 %select_ln1322, i7 0)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 69 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (4.59ns) (out node of the LUT)   --->   "%icmp_ln338_1 = icmp ne i71 %shl_ln, %sext_ln682" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 70 'icmp' 'icmp_ln338_1' <Predicate = true> <Delay = 4.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%r_V_43 = sext i13 %r_exp_V_6 to i84" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 71 'sext' 'r_V_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [5/5] (6.97ns)   --->   "%r_V_51 = mul nsw i84 1636647506585939924452, %r_V_43" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 72 'mul' 'r_V_51' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 73 [4/5] (6.97ns)   --->   "%r_V_51 = mul nsw i84 1636647506585939924452, %r_V_43" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 73 'mul' 'r_V_51' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 74 [3/5] (6.97ns)   --->   "%r_V_51 = mul nsw i84 1636647506585939924452, %r_V_43" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 74 'mul' 'r_V_51' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 75 [2/5] (6.97ns)   --->   "%r_V_51 = mul nsw i84 1636647506585939924452, %r_V_43" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 75 'mul' 'r_V_51' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 76 [1/5] (6.97ns)   --->   "%r_V_51 = mul nsw i84 1636647506585939924452, %r_V_43" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:278]   --->   Operation 76 'mul' 'r_V_51' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_s = call i71 @_ssdm_op_PartSelect.i71.i84.i32.i32(i84 %r_V_51, i32 13, i32 83)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284]   --->   Operation 77 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%lhs_V = sext i71 %r_V_49 to i73" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284]   --->   Operation 78 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%rhs_V_16 = call i72 @_ssdm_op_BitConcatenate.i72.i71.i1(i71 %tmp_s, i1 false)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284]   --->   Operation 79 'bitconcatenate' 'rhs_V_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln682_2 = sext i72 %rhs_V_16 to i73" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284]   --->   Operation 80 'sext' 'sext_ln682_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (3.74ns)   --->   "%ret_V_25 = sub nsw i73 %lhs_V, %sext_ln682_2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:284]   --->   Operation 81 'sub' 'ret_V_25' <Predicate = true> <Delay = 3.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%m_diff_hi_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %ret_V_25, i32 51, i32 58)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:315]   --->   Operation 82 'partselect' 'm_diff_hi_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%Z2_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %ret_V_25, i32 43, i32 50)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:125->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 83 'partselect' 'Z2_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%Z3_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %ret_V_25, i32 35, i32 42)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:127->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 84 'partselect' 'Z3_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%Z4_V = trunc i73 %ret_V_25 to i35" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:128->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 85 'trunc' 'Z4_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%Z4_ind_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %ret_V_25, i32 27, i32 34)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:142->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 86 'partselect' 'Z4_ind_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln498_10 = zext i8 %Z4_ind_V to i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:143->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 87 'zext' 'zext_ln498_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%table_f_Z3_array_V_s = getelementptr [256 x i26]* @table_f_Z3_array_V, i64 0, i64 %zext_ln498_10" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:143->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 88 'getelementptr' 'table_f_Z3_array_V_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [2/2] (3.25ns)   --->   "%table_f_Z3_array_V_1 = load i26* %table_f_Z3_array_V_s, align 4" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:143->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 89 'load' 'table_f_Z3_array_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln498_11 = zext i8 %Z3_V to i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:148->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 90 'zext' 'zext_ln498_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%table_f_Z3_array_V_2 = getelementptr [256 x i26]* @table_f_Z3_array_V, i64 0, i64 %zext_ln498_11" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:148->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 91 'getelementptr' 'table_f_Z3_array_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [2/2] (3.25ns)   --->   "%p_Val2_112 = load i26* %table_f_Z3_array_V_2, align 4" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:148->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 92 'load' 'p_Val2_112' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 10 <SV = 9> <Delay = 5.92>
ST_10 : Operation 93 [1/2] (3.25ns)   --->   "%table_f_Z3_array_V_1 = load i26* %table_f_Z3_array_V_s, align 4" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:143->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 93 'load' 'table_f_Z3_array_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%f_Z4_V = call i10 @_ssdm_op_PartSelect.i10.i26.i32.i32(i26 %table_f_Z3_array_V_1, i32 16, i32 25)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:143->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 94 'partselect' 'f_Z4_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%lhs_V_19 = zext i35 %Z4_V to i36" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:144->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 95 'zext' 'lhs_V_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%rhs_V_17 = zext i10 %f_Z4_V to i36" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:144->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 96 'zext' 'rhs_V_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (2.67ns)   --->   "%ret_V_26 = add i36 %rhs_V_17, %lhs_V_19" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:144->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 97 'add' 'ret_V_26' <Predicate = true> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [1/2] (3.25ns)   --->   "%p_Val2_112 = load i26* %table_f_Z3_array_V_2, align 4" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:148->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 98 'load' 'p_Val2_112' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 11 <SV = 10> <Delay = 8.05>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_i = call i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26(i8 %Z3_V, i9 0, i26 %p_Val2_112) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:149->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 99 'bitconcatenate' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1070 = zext i43 %tmp_i to i79" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:152->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 100 'zext' 'zext_ln1070' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1072_10 = zext i36 %ret_V_26 to i79" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:152->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 101 'zext' 'zext_ln1072_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [2/2] (8.05ns)   --->   "%r_V_52 = mul i79 %zext_ln1072_10, %zext_ln1070" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:152->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 102 'mul' 'r_V_52' <Predicate = true> <Delay = 8.05> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.05>
ST_12 : Operation 103 [1/2] (8.05ns)   --->   "%r_V_52 = mul i79 %zext_ln1072_10, %zext_ln1070" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:152->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 103 'mul' 'r_V_52' <Predicate = true> <Delay = 8.05> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_12 = call i20 @_ssdm_op_PartSelect.i20.i79.i32.i32(i79 %r_V_52, i32 59, i32 78)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:152->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 104 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln498_12 = zext i8 %Z2_V to i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 105 'zext' 'zext_ln498_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%table_f_Z2_array_V_s = getelementptr [256 x i42]* @table_f_Z2_array_V, i64 0, i64 %zext_ln498_12" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 106 'getelementptr' 'table_f_Z2_array_V_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [2/2] (3.25ns)   --->   "%p_Val2_119 = load i42* %table_f_Z2_array_V_s, align 8" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 107 'load' 'p_Val2_119' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 13 <SV = 12> <Delay = 5.67>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%ret_V_27 = zext i43 %tmp_i to i44" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:149->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 108 'zext' 'ret_V_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i20 %tmp_12 to i36" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:159->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 109 'zext' 'zext_ln657' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (2.71ns)   --->   "%add_ln657 = add i36 %zext_ln657, %ret_V_26" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:159->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 110 'add' 'add_ln657' <Predicate = true> <Delay = 2.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln657_14 = zext i36 %add_ln657 to i44" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:159->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 111 'zext' 'zext_ln657_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (2.96ns)   --->   "%exp_Z2P_m_1_V = add i44 %ret_V_27, %zext_ln657_14" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:159->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 112 'add' 'exp_Z2P_m_1_V' <Predicate = true> <Delay = 2.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/2] (3.25ns)   --->   "%p_Val2_119 = load i42* %table_f_Z2_array_V_s, align 8" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:167->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 113 'load' 'p_Val2_119' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_13 = call i40 @_ssdm_op_PartSelect.i40.i42.i32.i32(i42 %p_Val2_119, i32 2, i32 41)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:168->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 114 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 8.62>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%lshr_ln662_s = call i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40(i8 %Z2_V, i1 false, i40 %tmp_13)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:168->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 115 'bitconcatenate' 'lshr_ln662_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1070_4 = zext i49 %lshr_ln662_s to i93" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:171->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 116 'zext' 'zext_ln1070_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln1072_11 = zext i44 %exp_Z2P_m_1_V to i93" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:171->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 117 'zext' 'zext_ln1072_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [2/2] (8.62ns)   --->   "%r_V_53 = mul i93 %zext_ln1072_11, %zext_ln1070_4" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:171->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 118 'mul' 'r_V_53' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.62>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i8 %m_diff_hi_V to i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 119 'zext' 'zext_ln498' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%table_exp_Z1_array_1 = getelementptr [256 x i58]* @table_exp_Z1_array_s, i64 0, i64 %zext_ln498" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 120 'getelementptr' 'table_exp_Z1_array_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 121 [2/2] (3.25ns)   --->   "%exp_Z1_V = load i58* %table_exp_Z1_array_1, align 8" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 121 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_15 : Operation 122 [1/2] (8.62ns)   --->   "%r_V_53 = mul i93 %zext_ln1072_11, %zext_ln1070_4" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:171->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 122 'mul' 'r_V_53' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_14 = call i36 @_ssdm_op_PartSelect.i36.i93.i32.i32(i93 %r_V_53, i32 57, i32 92)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:171->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 123 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 6.17>
ST_16 : Operation 124 [1/2] (3.25ns)   --->   "%exp_Z1_V = load i58* %table_exp_Z1_array_1, align 8" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:321]   --->   Operation 124 'load' 'exp_Z1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%lhs_V_20 = call i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2(i8 %Z2_V, i1 false, i40 %tmp_13, i2 0)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:174->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 125 'bitconcatenate' 'lhs_V_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln682 = zext i51 %lhs_V_20 to i52" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:174->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 126 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln657_15 = zext i36 %tmp_14 to i44" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:174->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 127 'zext' 'zext_ln657_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (2.98ns)   --->   "%add_ln657_12 = add i44 %zext_ln657_15, %exp_Z2P_m_1_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:174->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 128 'add' 'add_ln657_12' <Predicate = true> <Delay = 2.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln657_16 = zext i44 %add_ln657_12 to i52" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:174->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 129 'zext' 'zext_ln657_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (3.18ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln682, %zext_ln657_16" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:174->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 130 'add' 'exp_Z1P_m_1_l_V' <Predicate = true> <Delay = 3.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = call i50 @_ssdm_op_PartSelect.i50.i52.i32.i32(i52 %exp_Z1P_m_1_l_V, i32 2, i32 51)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:178->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322]   --->   Operation 131 'partselect' 'exp_Z1P_m_1_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = call i50 @_ssdm_op_PartSelect.i50.i58.i32.i32(i58 %exp_Z1_V, i32 8, i32 57)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:323]   --->   Operation 132 'partselect' 'exp_Z1_hi_V' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 8.62>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%r_V_47 = zext i50 %exp_Z1_hi_V to i100" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 133 'zext' 'r_V_47' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i50 %exp_Z1P_m_1_V to i100" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 134 'zext' 'zext_ln1072' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [2/2] (8.62ns)   --->   "%r_V_54 = mul i100 %zext_ln1072, %r_V_47" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 135 'mul' 'r_V_54' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.62>
ST_18 : Operation 136 [1/2] (8.62ns)   --->   "%r_V_54 = mul i100 %zext_ln1072, %r_V_47" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 136 'mul' 'r_V_54' <Predicate = true> <Delay = 8.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.11>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "%lhs_V_21 = zext i58 %exp_Z1_V to i59" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 137 'zext' 'lhs_V_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 138 [1/1] (3.36ns)   --->   "%ret_V_28 = add i59 16, %lhs_V_21" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 138 'add' 'ret_V_28' <Predicate = true> <Delay = 3.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln1146 = zext i100 %r_V_54 to i107" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 139 'zext' 'zext_ln1146' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln1146 = trunc i59 %ret_V_28 to i58" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 140 'trunc' 'trunc_ln1146' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln = call i107 @_ssdm_op_BitConcatenate.i107.i58.i49(i58 %trunc_ln1146, i49 0)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 141 'bitconcatenate' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 142 [1/1] (4.75ns)   --->   "%add_ln1146_2 = add i107 %trunc_ln, %zext_ln1146" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 142 'add' 'add_ln1146_2' <Predicate = true> <Delay = 4.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i107.i32(i107 %add_ln1146_2, i32 106)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 143 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 8.42>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str213) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:187]   --->   Operation 144 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%xor_ln936 = xor i1 %p_Result_64, true" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:211]   --->   Operation 145 'xor' 'xor_ln936' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%x_is_pinf = and i1 %and_ln18, %xor_ln936" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:211]   --->   Operation 146 'and' 'x_is_pinf' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%or_ln214 = or i1 %and_ln209, %x_is_pinf" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 147 'or' 'or_ln214' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln214_1)   --->   "%select_ln214 = select i1 %and_ln209, double 0x7FFFFFFFFFFFFFFF, double 0x7FF0000000000000" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 148 'select' 'select_ln214' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 149 [1/1] (0.97ns)   --->   "%or_ln214_1 = or i1 %and_ln209, %and_ln18" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 149 'or' 'or_ln214_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 150 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln214_1 = select i1 %or_ln214, double %select_ln214, double 0.000000e+00" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 150 'select' 'select_ln214_1' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "%lhs_V_22 = call i108 @_ssdm_op_BitConcatenate.i108.i59.i49(i59 %ret_V_28, i49 0)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 151 'bitconcatenate' 'lhs_V_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln657_18 = zext i100 %r_V_54 to i108" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 152 'zext' 'zext_ln657_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 153 [1/1] (4.77ns)   --->   "%ret_V_29 = add i108 %zext_ln657_18, %lhs_V_22" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:326]   --->   Operation 153 'add' 'ret_V_29' <Predicate = true> <Delay = 4.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 154 [1/1] (1.67ns)   --->   "%r_exp_V = add i13 -1, %r_exp_V_6" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:334]   --->   Operation 154 'add' 'r_exp_V' <Predicate = (!tmp_24)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 155 [1/1] (0.69ns)   --->   "%r_exp_V_5 = select i1 %tmp_24, i13 %r_exp_V_6, i13 %r_exp_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 155 'select' 'r_exp_V_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_25 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %r_exp_V_5, i32 10, i32 12)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 156 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 157 [1/1] (1.13ns)   --->   "%icmp_ln849 = icmp sgt i3 %tmp_25, 0" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 157 'icmp' 'icmp_ln849' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 158 [1/1] (0.97ns)   --->   "%or_ln338 = or i1 %icmp_ln338_1, %icmp_ln849" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 158 'or' 'or_ln338' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %select_ln253, i32 53)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:339]   --->   Operation 159 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%select_ln339 = select i1 %tmp_26, double 0.000000e+00, double 0x7FF0000000000000" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:339]   --->   Operation 160 'select' 'select_ln339' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 161 [1/1] (2.09ns)   --->   "%icmp_ln853 = icmp slt i13 %r_exp_V_5, -1022" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:355]   --->   Operation 161 'icmp' 'icmp_ln853' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp = call i52 @_ssdm_op_PartSelect.i52.i108.i32.i32(i108 %ret_V_29, i32 54, i32 105)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:364]   --->   Operation 162 'partselect' 'tmp' <Predicate = (tmp_24)> <Delay = 0.00>
ST_20 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp_7 = call i52 @_ssdm_op_PartSelect.i52.i108.i32.i32(i108 %ret_V_29, i32 53, i32 104)" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:364]   --->   Operation 163 'partselect' 'tmp_7' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_20 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%tmp_V_8 = select i1 %tmp_24, i52 %tmp, i52 %tmp_7" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:332]   --->   Operation 164 'select' 'tmp_V_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i13 %r_exp_V_5 to i11" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:365]   --->   Operation 165 'trunc' 'trunc_ln168' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 166 [1/1] (1.63ns)   --->   "%out_exp_V = add i11 1023, %trunc_ln168" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:365]   --->   Operation 166 'add' 'out_exp_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%p_Result_66 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 false, i11 %out_exp_V, i52 %tmp_V_8) nounwind" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:495->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:366]   --->   Operation 167 'bitconcatenate' 'p_Result_66' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp6)   --->   "%bitcast_ln512 = bitcast i64 %p_Result_66 to double" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:366]   --->   Operation 168 'bitcast' 'bitcast_ln512' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 169 [1/1] (0.97ns)   --->   "%xor_ln214 = xor i1 %or_ln214_1, true" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 169 'xor' 'xor_ln214' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%and_ln338 = and i1 %icmp_ln338, %or_ln338" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 170 'and' 'and_ln338' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%xor_ln338 = xor i1 %icmp_ln338, true" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 171 'xor' 'xor_ln338' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%and_ln849 = and i1 %icmp_ln849, %xor_ln338" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 172 'and' 'and_ln849' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%or_ln849 = or i1 %and_ln338, %and_ln849" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 173 'or' 'or_ln849' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 174 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp5 = and i1 %or_ln849, %xor_ln214" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 174 'and' 'sel_tmp5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 175 [1/1] (1.48ns) (out node of the LUT)   --->   "%sel_tmp6 = select i1 %sel_tmp5, double %select_ln339, double %bitcast_ln512" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 175 'select' 'sel_tmp6' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%select_ln214_2 = select i1 %or_ln214_1, double %select_ln214_1, double %sel_tmp6" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:214]   --->   Operation 176 'select' 'select_ln214_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%xor_ln338_1 = xor i1 %or_ln338, true" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 177 'xor' 'xor_ln338_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%and_ln338_1 = and i1 %icmp_ln338, %xor_ln338_1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 178 'and' 'and_ln338_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%or_ln849_1 = or i1 %icmp_ln338, %icmp_ln849" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 179 'or' 'or_ln849_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%xor_ln849 = xor i1 %or_ln849_1, true" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 180 'xor' 'xor_ln849' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%or_ln849_2 = or i1 %and_ln338_1, %xor_ln849" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 181 'or' 'or_ln849_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp16)   --->   "%tmp19 = and i1 %or_ln849_2, %xor_ln214" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 182 'and' 'tmp19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 183 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp16 = and i1 %tmp19, %icmp_ln853" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 183 'and' 'sel_tmp16' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 184 [1/1] (1.48ns) (out node of the LUT)   --->   "%UnifiedRetVal = select i1 %sel_tmp16, double 0.000000e+00, double %select_ln214_2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:338]   --->   Operation 184 'select' 'UnifiedRetVal' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 185 [1/1] (0.00ns)   --->   "ret double %UnifiedRetVal" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:368]   --->   Operation 185 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ table_exp_Z1_array_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read               (read          ) [ 000000000000000000000]
p_Val2_s             (bitcast       ) [ 000000000000000000000]
p_Result_64          (bitselect     ) [ 011111111111111111111]
tmp_V                (partselect    ) [ 011000000000000000000]
tmp_V_7              (trunc         ) [ 000000000000000000000]
icmp_ln837           (icmp          ) [ 011000000000000000000]
icmp_ln833_6         (icmp          ) [ 011000000000000000000]
p_Result_s           (bitconcatenate) [ 000000000000000000000]
e_frac_V             (sub           ) [ 000000000000000000000]
select_ln253         (select        ) [ 011111111111111111111]
icmp_ln833           (icmp          ) [ 000000000000000000000]
and_ln209            (and           ) [ 010111111111111111111]
and_ln18             (and           ) [ 010111111111111111111]
zext_ln502           (zext          ) [ 000000000000000000000]
m_exp                (add           ) [ 000000000000000000000]
m_frac_l_V           (bitconcatenate) [ 000000000000000000000]
sext_ln682           (sext          ) [ 010100000000000000000]
isNeg                (bitselect     ) [ 010100000000000000000]
sub_ln1311           (sub           ) [ 000000000000000000000]
sext_ln1311          (sext          ) [ 000000000000000000000]
m_exp_2              (select        ) [ 000000000000000000000]
sext_ln1311_1        (sext          ) [ 010100000000000000000]
zext_ln1287          (zext          ) [ 000000000000000000000]
zext_ln1285          (zext          ) [ 000000000000000000000]
r_V                  (ashr          ) [ 000000000000000000000]
sext_ln1287          (sext          ) [ 000000000000000000000]
r_V_37               (shl           ) [ 000000000000000000000]
r_V_49               (select        ) [ 010111111100000000000]
m_fix_l_V            (partselect    ) [ 010100000000000000000]
m_fix_hi_V           (partselect    ) [ 010100000000000000000]
p_Result_65          (bitselect     ) [ 010100000000000000000]
icmp_ln338           (icmp          ) [ 010111111111111111111]
zext_ln1253          (zext          ) [ 000000000000000000000]
r_V_39               (shl           ) [ 000000000000000000000]
r_V_40               (ashr          ) [ 000000000000000000000]
r_V_41               (sext          ) [ 000000000000000000000]
r_V_50               (mul           ) [ 000000000000000000000]
rhs_V                (bitconcatenate) [ 000000000000000000000]
sext_ln682_1         (sext          ) [ 000000000000000000000]
ret_V_24             (add           ) [ 000000000000000000000]
tmp_6                (partselect    ) [ 000000000000000000000]
p_Result_56          (bitselect     ) [ 000000000000000000000]
trunc_ln805          (trunc         ) [ 000000000000000000000]
icmp_ln805           (icmp          ) [ 000000000000000000000]
add_ln805            (add           ) [ 000000000000000000000]
select_ln805         (select        ) [ 000000000000000000000]
r_exp_V_6            (select        ) [ 010011111111111111111]
select_ln1322        (select        ) [ 000000000000000000000]
shl_ln               (bitconcatenate) [ 000000000000000000000]
icmp_ln338_1         (icmp          ) [ 010011111111111111111]
r_V_43               (sext          ) [ 010001111000000000000]
r_V_51               (mul           ) [ 000000000000000000000]
tmp_s                (partselect    ) [ 010000000100000000000]
lhs_V                (sext          ) [ 000000000000000000000]
rhs_V_16             (bitconcatenate) [ 000000000000000000000]
sext_ln682_2         (sext          ) [ 000000000000000000000]
ret_V_25             (sub           ) [ 000000000000000000000]
m_diff_hi_V          (partselect    ) [ 010000000011111100000]
Z2_V                 (partselect    ) [ 010000000011111110000]
Z3_V                 (partselect    ) [ 010000000011000000000]
Z4_V                 (trunc         ) [ 010000000010000000000]
Z4_ind_V             (partselect    ) [ 000000000000000000000]
zext_ln498_10        (zext          ) [ 000000000000000000000]
table_f_Z3_array_V_s (getelementptr ) [ 010000000010000000000]
zext_ln498_11        (zext          ) [ 000000000000000000000]
table_f_Z3_array_V_2 (getelementptr ) [ 010000000010000000000]
table_f_Z3_array_V_1 (load          ) [ 000000000000000000000]
f_Z4_V               (partselect    ) [ 000000000000000000000]
lhs_V_19             (zext          ) [ 000000000000000000000]
rhs_V_17             (zext          ) [ 000000000000000000000]
ret_V_26             (add           ) [ 010000000001110000000]
p_Val2_112           (load          ) [ 010000000001000000000]
tmp_i                (bitconcatenate) [ 010000000000110000000]
zext_ln1070          (zext          ) [ 010000000000100000000]
zext_ln1072_10       (zext          ) [ 010000000000100000000]
r_V_52               (mul           ) [ 000000000000000000000]
tmp_12               (partselect    ) [ 010000000000010000000]
zext_ln498_12        (zext          ) [ 000000000000000000000]
table_f_Z2_array_V_s (getelementptr ) [ 010000000000010000000]
ret_V_27             (zext          ) [ 000000000000000000000]
zext_ln657           (zext          ) [ 000000000000000000000]
add_ln657            (add           ) [ 000000000000000000000]
zext_ln657_14        (zext          ) [ 000000000000000000000]
exp_Z2P_m_1_V        (add           ) [ 010000000000001110000]
p_Val2_119           (load          ) [ 000000000000000000000]
tmp_13               (partselect    ) [ 010000000000001110000]
lshr_ln662_s         (bitconcatenate) [ 000000000000000000000]
zext_ln1070_4        (zext          ) [ 010000000000000100000]
zext_ln1072_11       (zext          ) [ 010000000000000100000]
zext_ln498           (zext          ) [ 000000000000000000000]
table_exp_Z1_array_1 (getelementptr ) [ 010000000000000010000]
r_V_53               (mul           ) [ 000000000000000000000]
tmp_14               (partselect    ) [ 010000000000000010000]
exp_Z1_V             (load          ) [ 010000000000000001110]
lhs_V_20             (bitconcatenate) [ 000000000000000000000]
zext_ln682           (zext          ) [ 000000000000000000000]
zext_ln657_15        (zext          ) [ 000000000000000000000]
add_ln657_12         (add           ) [ 000000000000000000000]
zext_ln657_16        (zext          ) [ 000000000000000000000]
exp_Z1P_m_1_l_V      (add           ) [ 000000000000000000000]
exp_Z1P_m_1_V        (partselect    ) [ 010000000000000001000]
exp_Z1_hi_V          (partselect    ) [ 010000000000000001000]
r_V_47               (zext          ) [ 010000000000000000100]
zext_ln1072          (zext          ) [ 010000000000000000100]
r_V_54               (mul           ) [ 010000000000000000011]
lhs_V_21             (zext          ) [ 000000000000000000000]
ret_V_28             (add           ) [ 010000000000000000001]
zext_ln1146          (zext          ) [ 000000000000000000000]
trunc_ln1146         (trunc         ) [ 000000000000000000000]
trunc_ln             (bitconcatenate) [ 000000000000000000000]
add_ln1146_2         (add           ) [ 000000000000000000000]
tmp_24               (bitselect     ) [ 010000000000000000001]
specpipeline_ln187   (specpipeline  ) [ 000000000000000000000]
xor_ln936            (xor           ) [ 000000000000000000000]
x_is_pinf            (and           ) [ 000000000000000000000]
or_ln214             (or            ) [ 000000000000000000000]
select_ln214         (select        ) [ 000000000000000000000]
or_ln214_1           (or            ) [ 000000000000000000000]
select_ln214_1       (select        ) [ 000000000000000000000]
lhs_V_22             (bitconcatenate) [ 000000000000000000000]
zext_ln657_18        (zext          ) [ 000000000000000000000]
ret_V_29             (add           ) [ 000000000000000000000]
r_exp_V              (add           ) [ 000000000000000000000]
r_exp_V_5            (select        ) [ 000000000000000000000]
tmp_25               (partselect    ) [ 000000000000000000000]
icmp_ln849           (icmp          ) [ 000000000000000000000]
or_ln338             (or            ) [ 000000000000000000000]
tmp_26               (bitselect     ) [ 000000000000000000000]
select_ln339         (select        ) [ 000000000000000000000]
icmp_ln853           (icmp          ) [ 000000000000000000000]
tmp                  (partselect    ) [ 000000000000000000000]
tmp_7                (partselect    ) [ 000000000000000000000]
tmp_V_8              (select        ) [ 000000000000000000000]
trunc_ln168          (trunc         ) [ 000000000000000000000]
out_exp_V            (add           ) [ 000000000000000000000]
p_Result_66          (bitconcatenate) [ 000000000000000000000]
bitcast_ln512        (bitcast       ) [ 000000000000000000000]
xor_ln214            (xor           ) [ 000000000000000000000]
and_ln338            (and           ) [ 000000000000000000000]
xor_ln338            (xor           ) [ 000000000000000000000]
and_ln849            (and           ) [ 000000000000000000000]
or_ln849             (or            ) [ 000000000000000000000]
sel_tmp5             (and           ) [ 000000000000000000000]
sel_tmp6             (select        ) [ 000000000000000000000]
select_ln214_2       (select        ) [ 000000000000000000000]
xor_ln338_1          (xor           ) [ 000000000000000000000]
and_ln338_1          (and           ) [ 000000000000000000000]
or_ln849_1           (or            ) [ 000000000000000000000]
xor_ln849            (xor           ) [ 000000000000000000000]
or_ln849_2           (or            ) [ 000000000000000000000]
tmp19                (and           ) [ 000000000000000000000]
sel_tmp16            (and           ) [ 000000000000000000000]
UnifiedRetVal        (select        ) [ 000000000000000000000]
ret_ln368            (ret           ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="table_exp_Z1_array_s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_array_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_f_Z3_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_f_Z2_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i2.i52"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i61.i54.i7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i71.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i64.i7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i71.i84.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i72.i71.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i73.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str213"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i108.i59.i49"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i108.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="204" class="1004" name="x_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="table_f_Z3_array_V_s_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="26" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z3_array_V_s/9 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="0"/>
<pin id="230" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="231" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="232" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="26" slack="0"/>
<pin id="233" dir="1" index="7" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_f_Z3_array_V_1/9 p_Val2_112/9 "/>
</bind>
</comp>

<comp id="223" class="1004" name="table_f_Z3_array_V_2_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="26" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="8" slack="0"/>
<pin id="227" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z3_array_V_2/9 "/>
</bind>
</comp>

<comp id="235" class="1004" name="table_f_Z2_array_V_s_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="42" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z2_array_V_s/12 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_119/12 "/>
</bind>
</comp>

<comp id="248" class="1004" name="table_exp_Z1_array_1_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="58" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="0"/>
<pin id="252" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_exp_Z1_array_1/15 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1_V/15 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_Val2_s_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_Result_64_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="0" index="2" bw="7" slack="0"/>
<pin id="269" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_64/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_V_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="11" slack="0"/>
<pin id="275" dir="0" index="1" bw="64" slack="0"/>
<pin id="276" dir="0" index="2" bw="7" slack="0"/>
<pin id="277" dir="0" index="3" bw="7" slack="0"/>
<pin id="278" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_V_7_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_7/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln837_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="52" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln837/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln833_6_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="52" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833_6/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="p_Result_s_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="54" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="52" slack="0"/>
<pin id="303" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="e_frac_V_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="54" slack="0"/>
<pin id="310" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e_frac_V/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="select_ln253_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="54" slack="0"/>
<pin id="316" dir="0" index="2" bw="54" slack="0"/>
<pin id="317" dir="1" index="3" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln253/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="icmp_ln833_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="11" slack="1"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln833/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="and_ln209_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="1"/>
<pin id="329" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln209/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="and_ln18_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="1"/>
<pin id="334" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln502_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="11" slack="1"/>
<pin id="338" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="m_exp_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="11" slack="0"/>
<pin id="341" dir="0" index="1" bw="11" slack="0"/>
<pin id="342" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="m_frac_l_V_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="61" slack="0"/>
<pin id="347" dir="0" index="1" bw="54" slack="1"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="m_frac_l_V/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sext_ln682_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="61" slack="0"/>
<pin id="354" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln682/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="isNeg_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="12" slack="0"/>
<pin id="359" dir="0" index="2" bw="5" slack="0"/>
<pin id="360" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sub_ln1311_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="11" slack="0"/>
<pin id="366" dir="0" index="1" bw="11" slack="1"/>
<pin id="367" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sext_ln1311_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="0"/>
<pin id="371" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="m_exp_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="11" slack="0"/>
<pin id="376" dir="0" index="2" bw="12" slack="0"/>
<pin id="377" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_exp_2/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln1311_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="12" slack="0"/>
<pin id="383" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln1287_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="12" slack="0"/>
<pin id="387" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln1285_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="12" slack="0"/>
<pin id="391" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1285/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="r_V_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="61" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sext_ln1287_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="61" slack="0"/>
<pin id="401" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1287/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="r_V_37_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="61" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_37/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="r_V_49_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="61" slack="0"/>
<pin id="412" dir="0" index="2" bw="71" slack="0"/>
<pin id="413" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_49/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="m_fix_l_V_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="64" slack="0"/>
<pin id="419" dir="0" index="1" bw="71" slack="0"/>
<pin id="420" dir="0" index="2" bw="4" slack="0"/>
<pin id="421" dir="0" index="3" bw="8" slack="0"/>
<pin id="422" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_l_V/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="m_fix_hi_V_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="0"/>
<pin id="429" dir="0" index="1" bw="71" slack="0"/>
<pin id="430" dir="0" index="2" bw="7" slack="0"/>
<pin id="431" dir="0" index="3" bw="8" slack="0"/>
<pin id="432" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi_V/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="p_Result_65_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="71" slack="0"/>
<pin id="440" dir="0" index="2" bw="8" slack="0"/>
<pin id="441" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_65/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="icmp_ln338_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="12" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln338/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln1253_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="12" slack="1"/>
<pin id="453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1253/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="r_V_39_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="1"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_39/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="r_V_40_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="1"/>
<pin id="461" dir="0" index="1" bw="32" slack="0"/>
<pin id="462" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_40/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="r_V_41_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="1"/>
<pin id="466" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_41/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="rhs_V_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="19" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="1"/>
<pin id="470" dir="0" index="2" bw="18" slack="0"/>
<pin id="471" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sext_ln682_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="19" slack="0"/>
<pin id="476" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln682_1/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_6_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="13" slack="0"/>
<pin id="480" dir="0" index="1" bw="31" slack="0"/>
<pin id="481" dir="0" index="2" bw="6" slack="0"/>
<pin id="482" dir="0" index="3" bw="6" slack="0"/>
<pin id="483" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="p_Result_56_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="31" slack="0"/>
<pin id="490" dir="0" index="2" bw="6" slack="0"/>
<pin id="491" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_56/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln805_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="31" slack="0"/>
<pin id="496" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln805/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="icmp_ln805_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="18" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln805/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="add_ln805_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="13" slack="0"/>
<pin id="506" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln805/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="select_ln805_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="13" slack="0"/>
<pin id="512" dir="0" index="2" bw="13" slack="0"/>
<pin id="513" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln805/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="r_exp_V_6_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="13" slack="0"/>
<pin id="520" dir="0" index="2" bw="13" slack="0"/>
<pin id="521" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_6/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="select_ln1322_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="0" index="1" bw="64" slack="0"/>
<pin id="528" dir="0" index="2" bw="64" slack="0"/>
<pin id="529" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1322/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="shl_ln_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="71" slack="0"/>
<pin id="534" dir="0" index="1" bw="64" slack="0"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="icmp_ln338_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="71" slack="0"/>
<pin id="542" dir="0" index="1" bw="61" slack="1"/>
<pin id="543" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln338_1/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="r_V_43_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="13" slack="1"/>
<pin id="547" dir="1" index="1" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_43/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="grp_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="72" slack="0"/>
<pin id="550" dir="0" index="1" bw="13" slack="0"/>
<pin id="551" dir="1" index="2" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_51/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_s_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="71" slack="0"/>
<pin id="556" dir="0" index="1" bw="84" slack="0"/>
<pin id="557" dir="0" index="2" bw="5" slack="0"/>
<pin id="558" dir="0" index="3" bw="8" slack="0"/>
<pin id="559" dir="1" index="4" bw="71" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="564" class="1004" name="lhs_V_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="71" slack="7"/>
<pin id="566" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/9 "/>
</bind>
</comp>

<comp id="567" class="1004" name="rhs_V_16_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="72" slack="0"/>
<pin id="569" dir="0" index="1" bw="71" slack="1"/>
<pin id="570" dir="0" index="2" bw="1" slack="0"/>
<pin id="571" dir="1" index="3" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_16/9 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sext_ln682_2_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="72" slack="0"/>
<pin id="576" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln682_2/9 "/>
</bind>
</comp>

<comp id="578" class="1004" name="ret_V_25_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="71" slack="0"/>
<pin id="580" dir="0" index="1" bw="72" slack="0"/>
<pin id="581" dir="1" index="2" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_25/9 "/>
</bind>
</comp>

<comp id="584" class="1004" name="m_diff_hi_V_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="0"/>
<pin id="586" dir="0" index="1" bw="73" slack="0"/>
<pin id="587" dir="0" index="2" bw="7" slack="0"/>
<pin id="588" dir="0" index="3" bw="7" slack="0"/>
<pin id="589" dir="1" index="4" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/9 "/>
</bind>
</comp>

<comp id="594" class="1004" name="Z2_V_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="0"/>
<pin id="596" dir="0" index="1" bw="73" slack="0"/>
<pin id="597" dir="0" index="2" bw="7" slack="0"/>
<pin id="598" dir="0" index="3" bw="7" slack="0"/>
<pin id="599" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_V/9 "/>
</bind>
</comp>

<comp id="604" class="1004" name="Z3_V_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="0"/>
<pin id="606" dir="0" index="1" bw="73" slack="0"/>
<pin id="607" dir="0" index="2" bw="7" slack="0"/>
<pin id="608" dir="0" index="3" bw="7" slack="0"/>
<pin id="609" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3_V/9 "/>
</bind>
</comp>

<comp id="614" class="1004" name="Z4_V_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="73" slack="0"/>
<pin id="616" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4_V/9 "/>
</bind>
</comp>

<comp id="618" class="1004" name="Z4_ind_V_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="0"/>
<pin id="620" dir="0" index="1" bw="73" slack="0"/>
<pin id="621" dir="0" index="2" bw="6" slack="0"/>
<pin id="622" dir="0" index="3" bw="7" slack="0"/>
<pin id="623" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind_V/9 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln498_10_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="8" slack="0"/>
<pin id="630" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498_10/9 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln498_11_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="8" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498_11/9 "/>
</bind>
</comp>

<comp id="638" class="1004" name="f_Z4_V_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="10" slack="0"/>
<pin id="640" dir="0" index="1" bw="26" slack="0"/>
<pin id="641" dir="0" index="2" bw="6" slack="0"/>
<pin id="642" dir="0" index="3" bw="6" slack="0"/>
<pin id="643" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="f_Z4_V/10 "/>
</bind>
</comp>

<comp id="648" class="1004" name="lhs_V_19_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="35" slack="1"/>
<pin id="650" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_19/10 "/>
</bind>
</comp>

<comp id="651" class="1004" name="rhs_V_17_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="10" slack="0"/>
<pin id="653" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_17/10 "/>
</bind>
</comp>

<comp id="655" class="1004" name="ret_V_26_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="10" slack="0"/>
<pin id="657" dir="0" index="1" bw="35" slack="0"/>
<pin id="658" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_26/10 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_i_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="43" slack="0"/>
<pin id="663" dir="0" index="1" bw="8" slack="2"/>
<pin id="664" dir="0" index="2" bw="1" slack="0"/>
<pin id="665" dir="0" index="3" bw="26" slack="1"/>
<pin id="666" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/11 "/>
</bind>
</comp>

<comp id="669" class="1004" name="zext_ln1070_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="43" slack="0"/>
<pin id="671" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070/11 "/>
</bind>
</comp>

<comp id="673" class="1004" name="zext_ln1072_10_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="36" slack="1"/>
<pin id="675" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_10/11 "/>
</bind>
</comp>

<comp id="676" class="1004" name="grp_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="36" slack="0"/>
<pin id="678" dir="0" index="1" bw="43" slack="0"/>
<pin id="679" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_52/11 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_12_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="20" slack="0"/>
<pin id="684" dir="0" index="1" bw="79" slack="0"/>
<pin id="685" dir="0" index="2" bw="7" slack="0"/>
<pin id="686" dir="0" index="3" bw="8" slack="0"/>
<pin id="687" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/12 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln498_12_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="3"/>
<pin id="694" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498_12/12 "/>
</bind>
</comp>

<comp id="696" class="1004" name="ret_V_27_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="43" slack="2"/>
<pin id="698" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ret_V_27/13 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln657_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="20" slack="1"/>
<pin id="701" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657/13 "/>
</bind>
</comp>

<comp id="702" class="1004" name="add_ln657_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="20" slack="0"/>
<pin id="704" dir="0" index="1" bw="36" slack="3"/>
<pin id="705" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657/13 "/>
</bind>
</comp>

<comp id="707" class="1004" name="zext_ln657_14_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="36" slack="0"/>
<pin id="709" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_14/13 "/>
</bind>
</comp>

<comp id="711" class="1004" name="exp_Z2P_m_1_V_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="43" slack="0"/>
<pin id="713" dir="0" index="1" bw="36" slack="0"/>
<pin id="714" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1_V/13 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_13_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="40" slack="0"/>
<pin id="719" dir="0" index="1" bw="42" slack="0"/>
<pin id="720" dir="0" index="2" bw="3" slack="0"/>
<pin id="721" dir="0" index="3" bw="7" slack="0"/>
<pin id="722" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/13 "/>
</bind>
</comp>

<comp id="727" class="1004" name="lshr_ln662_s_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="49" slack="0"/>
<pin id="729" dir="0" index="1" bw="8" slack="5"/>
<pin id="730" dir="0" index="2" bw="1" slack="0"/>
<pin id="731" dir="0" index="3" bw="40" slack="1"/>
<pin id="732" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lshr_ln662_s/14 "/>
</bind>
</comp>

<comp id="735" class="1004" name="zext_ln1070_4_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="49" slack="0"/>
<pin id="737" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1070_4/14 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln1072_11_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="44" slack="1"/>
<pin id="741" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072_11/14 "/>
</bind>
</comp>

<comp id="742" class="1004" name="grp_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="44" slack="0"/>
<pin id="744" dir="0" index="1" bw="49" slack="0"/>
<pin id="745" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_53/14 "/>
</bind>
</comp>

<comp id="748" class="1004" name="zext_ln498_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="6"/>
<pin id="750" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498/15 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_14_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="36" slack="0"/>
<pin id="754" dir="0" index="1" bw="93" slack="0"/>
<pin id="755" dir="0" index="2" bw="7" slack="0"/>
<pin id="756" dir="0" index="3" bw="8" slack="0"/>
<pin id="757" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/15 "/>
</bind>
</comp>

<comp id="762" class="1004" name="lhs_V_20_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="51" slack="0"/>
<pin id="764" dir="0" index="1" bw="8" slack="7"/>
<pin id="765" dir="0" index="2" bw="1" slack="0"/>
<pin id="766" dir="0" index="3" bw="40" slack="3"/>
<pin id="767" dir="0" index="4" bw="1" slack="0"/>
<pin id="768" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_20/16 "/>
</bind>
</comp>

<comp id="772" class="1004" name="zext_ln682_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="51" slack="0"/>
<pin id="774" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/16 "/>
</bind>
</comp>

<comp id="776" class="1004" name="zext_ln657_15_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="36" slack="1"/>
<pin id="778" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_15/16 "/>
</bind>
</comp>

<comp id="779" class="1004" name="add_ln657_12_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="36" slack="0"/>
<pin id="781" dir="0" index="1" bw="44" slack="3"/>
<pin id="782" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_12/16 "/>
</bind>
</comp>

<comp id="784" class="1004" name="zext_ln657_16_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="44" slack="0"/>
<pin id="786" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_16/16 "/>
</bind>
</comp>

<comp id="788" class="1004" name="exp_Z1P_m_1_l_V_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="51" slack="0"/>
<pin id="790" dir="0" index="1" bw="44" slack="0"/>
<pin id="791" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l_V/16 "/>
</bind>
</comp>

<comp id="794" class="1004" name="exp_Z1P_m_1_V_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="50" slack="0"/>
<pin id="796" dir="0" index="1" bw="52" slack="0"/>
<pin id="797" dir="0" index="2" bw="3" slack="0"/>
<pin id="798" dir="0" index="3" bw="7" slack="0"/>
<pin id="799" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/16 "/>
</bind>
</comp>

<comp id="804" class="1004" name="exp_Z1_hi_V_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="50" slack="0"/>
<pin id="806" dir="0" index="1" bw="58" slack="0"/>
<pin id="807" dir="0" index="2" bw="5" slack="0"/>
<pin id="808" dir="0" index="3" bw="7" slack="0"/>
<pin id="809" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi_V/16 "/>
</bind>
</comp>

<comp id="814" class="1004" name="r_V_47_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="50" slack="1"/>
<pin id="816" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_47/17 "/>
</bind>
</comp>

<comp id="817" class="1004" name="zext_ln1072_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="50" slack="1"/>
<pin id="819" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1072/17 "/>
</bind>
</comp>

<comp id="820" class="1004" name="grp_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="50" slack="0"/>
<pin id="822" dir="0" index="1" bw="50" slack="0"/>
<pin id="823" dir="1" index="2" bw="100" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_54/17 "/>
</bind>
</comp>

<comp id="826" class="1004" name="lhs_V_21_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="58" slack="3"/>
<pin id="828" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_21/19 "/>
</bind>
</comp>

<comp id="829" class="1004" name="ret_V_28_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="6" slack="0"/>
<pin id="831" dir="0" index="1" bw="58" slack="0"/>
<pin id="832" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_28/19 "/>
</bind>
</comp>

<comp id="835" class="1004" name="zext_ln1146_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="100" slack="1"/>
<pin id="837" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1146/19 "/>
</bind>
</comp>

<comp id="838" class="1004" name="trunc_ln1146_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="59" slack="0"/>
<pin id="840" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1146/19 "/>
</bind>
</comp>

<comp id="842" class="1004" name="trunc_ln_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="107" slack="0"/>
<pin id="844" dir="0" index="1" bw="58" slack="0"/>
<pin id="845" dir="0" index="2" bw="1" slack="0"/>
<pin id="846" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln/19 "/>
</bind>
</comp>

<comp id="850" class="1004" name="add_ln1146_2_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="107" slack="0"/>
<pin id="852" dir="0" index="1" bw="100" slack="0"/>
<pin id="853" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1146_2/19 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_24_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="107" slack="0"/>
<pin id="859" dir="0" index="2" bw="8" slack="0"/>
<pin id="860" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/19 "/>
</bind>
</comp>

<comp id="864" class="1004" name="xor_ln936_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="19"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln936/20 "/>
</bind>
</comp>

<comp id="869" class="1004" name="x_is_pinf_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="18"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_pinf/20 "/>
</bind>
</comp>

<comp id="874" class="1004" name="or_ln214_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="18"/>
<pin id="876" dir="0" index="1" bw="1" slack="0"/>
<pin id="877" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln214/20 "/>
</bind>
</comp>

<comp id="879" class="1004" name="select_ln214_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="18"/>
<pin id="881" dir="0" index="1" bw="64" slack="0"/>
<pin id="882" dir="0" index="2" bw="64" slack="0"/>
<pin id="883" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214/20 "/>
</bind>
</comp>

<comp id="886" class="1004" name="or_ln214_1_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="18"/>
<pin id="888" dir="0" index="1" bw="1" slack="18"/>
<pin id="889" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln214_1/20 "/>
</bind>
</comp>

<comp id="890" class="1004" name="select_ln214_1_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="64" slack="0"/>
<pin id="893" dir="0" index="2" bw="64" slack="0"/>
<pin id="894" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214_1/20 "/>
</bind>
</comp>

<comp id="898" class="1004" name="lhs_V_22_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="108" slack="0"/>
<pin id="900" dir="0" index="1" bw="59" slack="1"/>
<pin id="901" dir="0" index="2" bw="1" slack="0"/>
<pin id="902" dir="1" index="3" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_22/20 "/>
</bind>
</comp>

<comp id="905" class="1004" name="zext_ln657_18_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="100" slack="2"/>
<pin id="907" dir="1" index="1" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_18/20 "/>
</bind>
</comp>

<comp id="908" class="1004" name="ret_V_29_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="100" slack="0"/>
<pin id="910" dir="0" index="1" bw="108" slack="0"/>
<pin id="911" dir="1" index="2" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_29/20 "/>
</bind>
</comp>

<comp id="914" class="1004" name="r_exp_V_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="13" slack="17"/>
<pin id="917" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V/20 "/>
</bind>
</comp>

<comp id="919" class="1004" name="r_exp_V_5_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="1"/>
<pin id="921" dir="0" index="1" bw="13" slack="17"/>
<pin id="922" dir="0" index="2" bw="13" slack="0"/>
<pin id="923" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_5/20 "/>
</bind>
</comp>

<comp id="925" class="1004" name="tmp_25_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="3" slack="0"/>
<pin id="927" dir="0" index="1" bw="13" slack="0"/>
<pin id="928" dir="0" index="2" bw="5" slack="0"/>
<pin id="929" dir="0" index="3" bw="5" slack="0"/>
<pin id="930" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/20 "/>
</bind>
</comp>

<comp id="935" class="1004" name="icmp_ln849_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="3" slack="0"/>
<pin id="937" dir="0" index="1" bw="1" slack="0"/>
<pin id="938" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln849/20 "/>
</bind>
</comp>

<comp id="941" class="1004" name="or_ln338_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="17"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln338/20 "/>
</bind>
</comp>

<comp id="946" class="1004" name="tmp_26_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="0"/>
<pin id="948" dir="0" index="1" bw="54" slack="19"/>
<pin id="949" dir="0" index="2" bw="7" slack="0"/>
<pin id="950" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/20 "/>
</bind>
</comp>

<comp id="953" class="1004" name="select_ln339_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="0"/>
<pin id="955" dir="0" index="1" bw="64" slack="0"/>
<pin id="956" dir="0" index="2" bw="64" slack="0"/>
<pin id="957" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln339/20 "/>
</bind>
</comp>

<comp id="961" class="1004" name="icmp_ln853_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="13" slack="0"/>
<pin id="963" dir="0" index="1" bw="11" slack="0"/>
<pin id="964" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln853/20 "/>
</bind>
</comp>

<comp id="967" class="1004" name="tmp_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="52" slack="0"/>
<pin id="969" dir="0" index="1" bw="108" slack="0"/>
<pin id="970" dir="0" index="2" bw="7" slack="0"/>
<pin id="971" dir="0" index="3" bw="8" slack="0"/>
<pin id="972" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/20 "/>
</bind>
</comp>

<comp id="977" class="1004" name="tmp_7_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="52" slack="0"/>
<pin id="979" dir="0" index="1" bw="108" slack="0"/>
<pin id="980" dir="0" index="2" bw="7" slack="0"/>
<pin id="981" dir="0" index="3" bw="8" slack="0"/>
<pin id="982" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/20 "/>
</bind>
</comp>

<comp id="987" class="1004" name="tmp_V_8_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="1"/>
<pin id="989" dir="0" index="1" bw="52" slack="0"/>
<pin id="990" dir="0" index="2" bw="52" slack="0"/>
<pin id="991" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_8/20 "/>
</bind>
</comp>

<comp id="994" class="1004" name="trunc_ln168_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="13" slack="0"/>
<pin id="996" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln168/20 "/>
</bind>
</comp>

<comp id="998" class="1004" name="out_exp_V_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="11" slack="0"/>
<pin id="1000" dir="0" index="1" bw="11" slack="0"/>
<pin id="1001" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp_V/20 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="p_Result_66_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="64" slack="0"/>
<pin id="1006" dir="0" index="1" bw="1" slack="0"/>
<pin id="1007" dir="0" index="2" bw="11" slack="0"/>
<pin id="1008" dir="0" index="3" bw="52" slack="0"/>
<pin id="1009" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_66/20 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="bitcast_ln512_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="64" slack="0"/>
<pin id="1016" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln512/20 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="xor_ln214_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="0"/>
<pin id="1020" dir="0" index="1" bw="1" slack="0"/>
<pin id="1021" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln214/20 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="and_ln338_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="18"/>
<pin id="1026" dir="0" index="1" bw="1" slack="0"/>
<pin id="1027" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln338/20 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="xor_ln338_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="18"/>
<pin id="1031" dir="0" index="1" bw="1" slack="0"/>
<pin id="1032" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln338/20 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="and_ln849_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="0"/>
<pin id="1036" dir="0" index="1" bw="1" slack="0"/>
<pin id="1037" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln849/20 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="or_ln849_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="0"/>
<pin id="1042" dir="0" index="1" bw="1" slack="0"/>
<pin id="1043" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln849/20 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="sel_tmp5_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="0"/>
<pin id="1048" dir="0" index="1" bw="1" slack="0"/>
<pin id="1049" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/20 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="sel_tmp6_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="0"/>
<pin id="1054" dir="0" index="1" bw="64" slack="0"/>
<pin id="1055" dir="0" index="2" bw="64" slack="0"/>
<pin id="1056" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp6/20 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="select_ln214_2_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="0"/>
<pin id="1062" dir="0" index="1" bw="64" slack="0"/>
<pin id="1063" dir="0" index="2" bw="64" slack="0"/>
<pin id="1064" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln214_2/20 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="xor_ln338_1_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="0"/>
<pin id="1070" dir="0" index="1" bw="1" slack="0"/>
<pin id="1071" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln338_1/20 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="and_ln338_1_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="18"/>
<pin id="1076" dir="0" index="1" bw="1" slack="0"/>
<pin id="1077" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln338_1/20 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="or_ln849_1_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="18"/>
<pin id="1081" dir="0" index="1" bw="1" slack="0"/>
<pin id="1082" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln849_1/20 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="xor_ln849_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="0"/>
<pin id="1086" dir="0" index="1" bw="1" slack="0"/>
<pin id="1087" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln849/20 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="or_ln849_2_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="0"/>
<pin id="1092" dir="0" index="1" bw="1" slack="0"/>
<pin id="1093" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln849_2/20 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="tmp19_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="0"/>
<pin id="1098" dir="0" index="1" bw="1" slack="0"/>
<pin id="1099" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp19/20 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="sel_tmp16_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="0"/>
<pin id="1104" dir="0" index="1" bw="1" slack="0"/>
<pin id="1105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp16/20 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="UnifiedRetVal_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="0"/>
<pin id="1110" dir="0" index="1" bw="64" slack="0"/>
<pin id="1111" dir="0" index="2" bw="64" slack="0"/>
<pin id="1112" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="UnifiedRetVal/20 "/>
</bind>
</comp>

<comp id="1116" class="1007" name="grp_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="31" slack="0"/>
<pin id="1118" dir="0" index="1" bw="16" slack="0"/>
<pin id="1119" dir="0" index="2" bw="19" slack="0"/>
<pin id="1120" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_50/3 ret_V_24/3 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="p_Result_64_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="19"/>
<pin id="1129" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opset="p_Result_64 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="tmp_V_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="11" slack="1"/>
<pin id="1134" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1139" class="1005" name="icmp_ln837_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="1"/>
<pin id="1141" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln837 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="icmp_ln833_6_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="1"/>
<pin id="1146" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln833_6 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="select_ln253_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="54" slack="1"/>
<pin id="1151" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="select_ln253 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="and_ln209_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="18"/>
<pin id="1157" dir="1" index="1" bw="1" slack="18"/>
</pin_list>
<bind>
<opset="and_ln209 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="and_ln18_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="18"/>
<pin id="1164" dir="1" index="1" bw="1" slack="18"/>
</pin_list>
<bind>
<opset="and_ln18 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="sext_ln682_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="71" slack="1"/>
<pin id="1170" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln682 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="isNeg_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="1" slack="1"/>
<pin id="1175" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1178" class="1005" name="sext_ln1311_1_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="32" slack="1"/>
<pin id="1180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1311_1 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="r_V_49_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="71" slack="7"/>
<pin id="1185" dir="1" index="1" bw="71" slack="7"/>
</pin_list>
<bind>
<opset="r_V_49 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="m_fix_l_V_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="64" slack="1"/>
<pin id="1190" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_l_V "/>
</bind>
</comp>

<comp id="1194" class="1005" name="m_fix_hi_V_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="16" slack="1"/>
<pin id="1196" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_hi_V "/>
</bind>
</comp>

<comp id="1199" class="1005" name="p_Result_65_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="1" slack="1"/>
<pin id="1201" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_65 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="icmp_ln338_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="1" slack="18"/>
<pin id="1206" dir="1" index="1" bw="1" slack="18"/>
</pin_list>
<bind>
<opset="icmp_ln338 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="r_exp_V_6_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="13" slack="1"/>
<pin id="1214" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_exp_V_6 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="icmp_ln338_1_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="17"/>
<pin id="1221" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="icmp_ln338_1 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="r_V_43_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="84" slack="1"/>
<pin id="1226" dir="1" index="1" bw="84" slack="1"/>
</pin_list>
<bind>
<opset="r_V_43 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="tmp_s_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="71" slack="1"/>
<pin id="1231" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1234" class="1005" name="m_diff_hi_V_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="8" slack="6"/>
<pin id="1236" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="m_diff_hi_V "/>
</bind>
</comp>

<comp id="1239" class="1005" name="Z2_V_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="8" slack="3"/>
<pin id="1241" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="Z2_V "/>
</bind>
</comp>

<comp id="1246" class="1005" name="Z3_V_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="8" slack="2"/>
<pin id="1248" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Z3_V "/>
</bind>
</comp>

<comp id="1251" class="1005" name="Z4_V_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="35" slack="1"/>
<pin id="1253" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="Z4_V "/>
</bind>
</comp>

<comp id="1256" class="1005" name="table_f_Z3_array_V_s_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="8" slack="1"/>
<pin id="1258" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_array_V_s "/>
</bind>
</comp>

<comp id="1261" class="1005" name="table_f_Z3_array_V_2_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="8" slack="1"/>
<pin id="1263" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_array_V_2 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="ret_V_26_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="36" slack="1"/>
<pin id="1268" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_26 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="p_Val2_112_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="26" slack="1"/>
<pin id="1274" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_112 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="tmp_i_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="43" slack="2"/>
<pin id="1279" dir="1" index="1" bw="43" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1282" class="1005" name="zext_ln1070_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="79" slack="1"/>
<pin id="1284" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1070 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="zext_ln1072_10_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="79" slack="1"/>
<pin id="1289" dir="1" index="1" bw="79" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1072_10 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="tmp_12_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="20" slack="1"/>
<pin id="1294" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="table_f_Z2_array_V_s_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="8" slack="1"/>
<pin id="1299" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z2_array_V_s "/>
</bind>
</comp>

<comp id="1302" class="1005" name="exp_Z2P_m_1_V_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="44" slack="1"/>
<pin id="1304" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z2P_m_1_V "/>
</bind>
</comp>

<comp id="1308" class="1005" name="tmp_13_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="40" slack="1"/>
<pin id="1310" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="zext_ln1070_4_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="93" slack="1"/>
<pin id="1316" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1070_4 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="zext_ln1072_11_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="93" slack="1"/>
<pin id="1321" dir="1" index="1" bw="93" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1072_11 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="table_exp_Z1_array_1_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="8" slack="1"/>
<pin id="1326" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_exp_Z1_array_1 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="tmp_14_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="36" slack="1"/>
<pin id="1331" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="exp_Z1_V_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="58" slack="3"/>
<pin id="1336" dir="1" index="1" bw="58" slack="3"/>
</pin_list>
<bind>
<opset="exp_Z1_V "/>
</bind>
</comp>

<comp id="1339" class="1005" name="exp_Z1P_m_1_V_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="50" slack="1"/>
<pin id="1341" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1_V "/>
</bind>
</comp>

<comp id="1344" class="1005" name="exp_Z1_hi_V_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="50" slack="1"/>
<pin id="1346" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_hi_V "/>
</bind>
</comp>

<comp id="1349" class="1005" name="r_V_47_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="100" slack="1"/>
<pin id="1351" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V_47 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="zext_ln1072_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="100" slack="1"/>
<pin id="1356" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1072 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="r_V_54_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="100" slack="1"/>
<pin id="1361" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V_54 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="ret_V_28_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="59" slack="1"/>
<pin id="1367" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_28 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="tmp_24_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="1" slack="1"/>
<pin id="1372" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="208"><net_src comp="8" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="106" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="4" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="106" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="240"><net_src comp="6" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="106" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="2" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="106" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="248" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="204" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="10" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="279"><net_src comp="14" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="261" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="16" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="18" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="286"><net_src comp="261" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="20" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="283" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="20" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="22" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="24" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="283" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="26" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="299" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="265" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="299" pin="3"/><net_sink comp="313" pin=2"/></net>

<net id="325"><net_src comp="28" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="321" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="321" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="343"><net_src comp="30" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="32" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="34" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="355"><net_src comp="345" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="36" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="339" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="38" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="368"><net_src comp="40" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="356" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="339" pin="2"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="373" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="381" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="345" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="389" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="352" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="385" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="356" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="399" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="403" pin="2"/><net_sink comp="409" pin=2"/></net>

<net id="423"><net_src comp="42" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="409" pin="3"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="44" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="426"><net_src comp="46" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="433"><net_src comp="48" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="409" pin="3"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="50" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="46" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="442"><net_src comp="52" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="409" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="46" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="449"><net_src comp="339" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="54" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="458"><net_src comp="451" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="451" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="472"><net_src comp="58" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="60" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="477"><net_src comp="467" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="484"><net_src comp="62" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="64" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="486"><net_src comp="66" pin="0"/><net_sink comp="478" pin=3"/></net>

<net id="492"><net_src comp="68" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="66" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="501"><net_src comp="494" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="70" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="72" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="478" pin="4"/><net_sink comp="503" pin=1"/></net>

<net id="514"><net_src comp="497" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="478" pin="4"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="503" pin="2"/><net_sink comp="509" pin=2"/></net>

<net id="522"><net_src comp="487" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="509" pin="3"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="478" pin="4"/><net_sink comp="517" pin=2"/></net>

<net id="530"><net_src comp="454" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="531"><net_src comp="459" pin="2"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="74" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="525" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="34" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="544"><net_src comp="532" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="552"><net_src comp="76" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="545" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="560"><net_src comp="78" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="548" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="562"><net_src comp="80" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="563"><net_src comp="82" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="572"><net_src comp="84" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="86" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="577"><net_src comp="567" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="564" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="574" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="590"><net_src comp="88" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="578" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="592"><net_src comp="90" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="593"><net_src comp="92" pin="0"/><net_sink comp="584" pin=3"/></net>

<net id="600"><net_src comp="88" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="578" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="602"><net_src comp="94" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="603"><net_src comp="96" pin="0"/><net_sink comp="594" pin=3"/></net>

<net id="610"><net_src comp="88" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="578" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="612"><net_src comp="98" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="613"><net_src comp="100" pin="0"/><net_sink comp="604" pin=3"/></net>

<net id="617"><net_src comp="578" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="624"><net_src comp="88" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="578" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="102" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="627"><net_src comp="104" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="631"><net_src comp="618" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="636"><net_src comp="604" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="644"><net_src comp="108" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="217" pin="3"/><net_sink comp="638" pin=1"/></net>

<net id="646"><net_src comp="110" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="647"><net_src comp="112" pin="0"/><net_sink comp="638" pin=3"/></net>

<net id="654"><net_src comp="638" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="659"><net_src comp="651" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="648" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="667"><net_src comp="114" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="116" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="672"><net_src comp="661" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="680"><net_src comp="673" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="669" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="688"><net_src comp="118" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="676" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="690"><net_src comp="120" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="691"><net_src comp="122" pin="0"/><net_sink comp="682" pin=3"/></net>

<net id="695"><net_src comp="692" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="706"><net_src comp="699" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="702" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="696" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="707" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="723"><net_src comp="124" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="242" pin="3"/><net_sink comp="717" pin=1"/></net>

<net id="725"><net_src comp="126" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="726"><net_src comp="128" pin="0"/><net_sink comp="717" pin=3"/></net>

<net id="733"><net_src comp="130" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="86" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="738"><net_src comp="727" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="746"><net_src comp="739" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="735" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="751"><net_src comp="748" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="758"><net_src comp="132" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="742" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="760"><net_src comp="134" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="761"><net_src comp="136" pin="0"/><net_sink comp="752" pin=3"/></net>

<net id="769"><net_src comp="138" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="770"><net_src comp="86" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="771"><net_src comp="140" pin="0"/><net_sink comp="762" pin=4"/></net>

<net id="775"><net_src comp="762" pin="5"/><net_sink comp="772" pin=0"/></net>

<net id="783"><net_src comp="776" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="779" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="792"><net_src comp="772" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="784" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="800"><net_src comp="142" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="788" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="802"><net_src comp="126" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="803"><net_src comp="90" pin="0"/><net_sink comp="794" pin=3"/></net>

<net id="810"><net_src comp="144" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="255" pin="3"/><net_sink comp="804" pin=1"/></net>

<net id="812"><net_src comp="146" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="813"><net_src comp="134" pin="0"/><net_sink comp="804" pin=3"/></net>

<net id="824"><net_src comp="817" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="814" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="833"><net_src comp="148" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="826" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="841"><net_src comp="829" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="847"><net_src comp="150" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="838" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="849"><net_src comp="152" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="854"><net_src comp="842" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="835" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="861"><net_src comp="154" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="850" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="156" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="868"><net_src comp="168" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="873"><net_src comp="864" pin="2"/><net_sink comp="869" pin=1"/></net>

<net id="878"><net_src comp="869" pin="2"/><net_sink comp="874" pin=1"/></net>

<net id="884"><net_src comp="170" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="885"><net_src comp="172" pin="0"/><net_sink comp="879" pin=2"/></net>

<net id="895"><net_src comp="874" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="879" pin="3"/><net_sink comp="890" pin=1"/></net>

<net id="897"><net_src comp="174" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="903"><net_src comp="176" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="904"><net_src comp="152" pin="0"/><net_sink comp="898" pin=2"/></net>

<net id="912"><net_src comp="905" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="898" pin="3"/><net_sink comp="908" pin=1"/></net>

<net id="918"><net_src comp="178" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="924"><net_src comp="914" pin="2"/><net_sink comp="919" pin=2"/></net>

<net id="931"><net_src comp="180" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="932"><net_src comp="919" pin="3"/><net_sink comp="925" pin=1"/></net>

<net id="933"><net_src comp="182" pin="0"/><net_sink comp="925" pin=2"/></net>

<net id="934"><net_src comp="184" pin="0"/><net_sink comp="925" pin=3"/></net>

<net id="939"><net_src comp="925" pin="4"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="186" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="935" pin="2"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="188" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="952"><net_src comp="190" pin="0"/><net_sink comp="946" pin=2"/></net>

<net id="958"><net_src comp="946" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="959"><net_src comp="174" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="960"><net_src comp="172" pin="0"/><net_sink comp="953" pin=2"/></net>

<net id="965"><net_src comp="919" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="192" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="973"><net_src comp="194" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="974"><net_src comp="908" pin="2"/><net_sink comp="967" pin=1"/></net>

<net id="975"><net_src comp="196" pin="0"/><net_sink comp="967" pin=2"/></net>

<net id="976"><net_src comp="198" pin="0"/><net_sink comp="967" pin=3"/></net>

<net id="983"><net_src comp="194" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="984"><net_src comp="908" pin="2"/><net_sink comp="977" pin=1"/></net>

<net id="985"><net_src comp="190" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="986"><net_src comp="200" pin="0"/><net_sink comp="977" pin=3"/></net>

<net id="992"><net_src comp="967" pin="4"/><net_sink comp="987" pin=1"/></net>

<net id="993"><net_src comp="977" pin="4"/><net_sink comp="987" pin=2"/></net>

<net id="997"><net_src comp="919" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="1002"><net_src comp="40" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="994" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1010"><net_src comp="202" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1011"><net_src comp="86" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1012"><net_src comp="998" pin="2"/><net_sink comp="1004" pin=2"/></net>

<net id="1013"><net_src comp="987" pin="3"/><net_sink comp="1004" pin=3"/></net>

<net id="1017"><net_src comp="1004" pin="4"/><net_sink comp="1014" pin=0"/></net>

<net id="1022"><net_src comp="886" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="168" pin="0"/><net_sink comp="1018" pin=1"/></net>

<net id="1028"><net_src comp="941" pin="2"/><net_sink comp="1024" pin=1"/></net>

<net id="1033"><net_src comp="168" pin="0"/><net_sink comp="1029" pin=1"/></net>

<net id="1038"><net_src comp="935" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="1029" pin="2"/><net_sink comp="1034" pin=1"/></net>

<net id="1044"><net_src comp="1024" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="1034" pin="2"/><net_sink comp="1040" pin=1"/></net>

<net id="1050"><net_src comp="1040" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="1018" pin="2"/><net_sink comp="1046" pin=1"/></net>

<net id="1057"><net_src comp="1046" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1058"><net_src comp="953" pin="3"/><net_sink comp="1052" pin=1"/></net>

<net id="1059"><net_src comp="1014" pin="1"/><net_sink comp="1052" pin=2"/></net>

<net id="1065"><net_src comp="886" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1066"><net_src comp="890" pin="3"/><net_sink comp="1060" pin=1"/></net>

<net id="1067"><net_src comp="1052" pin="3"/><net_sink comp="1060" pin=2"/></net>

<net id="1072"><net_src comp="941" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="168" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1078"><net_src comp="1068" pin="2"/><net_sink comp="1074" pin=1"/></net>

<net id="1083"><net_src comp="935" pin="2"/><net_sink comp="1079" pin=1"/></net>

<net id="1088"><net_src comp="1079" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="168" pin="0"/><net_sink comp="1084" pin=1"/></net>

<net id="1094"><net_src comp="1074" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="1084" pin="2"/><net_sink comp="1090" pin=1"/></net>

<net id="1100"><net_src comp="1090" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="1018" pin="2"/><net_sink comp="1096" pin=1"/></net>

<net id="1106"><net_src comp="1096" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1107"><net_src comp="961" pin="2"/><net_sink comp="1102" pin=1"/></net>

<net id="1113"><net_src comp="1102" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1114"><net_src comp="174" pin="0"/><net_sink comp="1108" pin=1"/></net>

<net id="1115"><net_src comp="1060" pin="3"/><net_sink comp="1108" pin=2"/></net>

<net id="1121"><net_src comp="56" pin="0"/><net_sink comp="1116" pin=0"/></net>

<net id="1122"><net_src comp="464" pin="1"/><net_sink comp="1116" pin=1"/></net>

<net id="1123"><net_src comp="474" pin="1"/><net_sink comp="1116" pin=2"/></net>

<net id="1124"><net_src comp="1116" pin="3"/><net_sink comp="478" pin=1"/></net>

<net id="1125"><net_src comp="1116" pin="3"/><net_sink comp="487" pin=1"/></net>

<net id="1126"><net_src comp="1116" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="1130"><net_src comp="265" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1135"><net_src comp="273" pin="4"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1137"><net_src comp="1132" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1138"><net_src comp="1132" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="1142"><net_src comp="287" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1147"><net_src comp="293" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="1152"><net_src comp="313" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="1154"><net_src comp="1149" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1158"><net_src comp="326" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1160"><net_src comp="1155" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1161"><net_src comp="1155" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1165"><net_src comp="331" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1167"><net_src comp="1162" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="1171"><net_src comp="352" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="1176"><net_src comp="356" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1181"><net_src comp="381" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1186"><net_src comp="409" pin="3"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="1191"><net_src comp="417" pin="4"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="1193"><net_src comp="1188" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="1197"><net_src comp="427" pin="4"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="1202"><net_src comp="437" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="1207"><net_src comp="445" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1209"><net_src comp="1204" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1210"><net_src comp="1204" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1211"><net_src comp="1204" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1215"><net_src comp="517" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1217"><net_src comp="1212" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1218"><net_src comp="1212" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="1222"><net_src comp="540" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1227"><net_src comp="545" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="1232"><net_src comp="554" pin="4"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="1237"><net_src comp="584" pin="4"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1242"><net_src comp="594" pin="4"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1244"><net_src comp="1239" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="1245"><net_src comp="1239" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="1249"><net_src comp="604" pin="4"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="1254"><net_src comp="614" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="1259"><net_src comp="210" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="1264"><net_src comp="223" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="1269"><net_src comp="655" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1271"><net_src comp="1266" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="1275"><net_src comp="217" pin="7"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="661" pin=3"/></net>

<net id="1280"><net_src comp="661" pin="4"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="1285"><net_src comp="669" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="1290"><net_src comp="673" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1295"><net_src comp="682" pin="4"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1300"><net_src comp="235" pin="3"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1305"><net_src comp="711" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1307"><net_src comp="1302" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="1311"><net_src comp="717" pin="4"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="727" pin=3"/></net>

<net id="1313"><net_src comp="1308" pin="1"/><net_sink comp="762" pin=3"/></net>

<net id="1317"><net_src comp="735" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1322"><net_src comp="739" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1327"><net_src comp="248" pin="3"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1332"><net_src comp="752" pin="4"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1337"><net_src comp="255" pin="3"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1342"><net_src comp="794" pin="4"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1347"><net_src comp="804" pin="4"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1352"><net_src comp="814" pin="1"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1357"><net_src comp="817" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1362"><net_src comp="820" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1364"><net_src comp="1359" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="1368"><net_src comp="829" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="1373"><net_src comp="856" pin="3"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1375"><net_src comp="1370" pin="1"/><net_sink comp="987" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: exp_generic<double> : x | {1 }
	Port: exp_generic<double> : table_exp_Z1_array_s | {15 16 }
	Port: exp_generic<double> : table_f_Z3_array_V | {9 10 }
	Port: exp_generic<double> : table_f_Z2_array_V | {12 13 }
  - Chain level:
	State 1
		p_Result_64 : 1
		tmp_V : 1
		tmp_V_7 : 1
		icmp_ln837 : 2
		icmp_ln833_6 : 2
		p_Result_s : 2
		e_frac_V : 3
		select_ln253 : 4
	State 2
		and_ln209 : 1
		and_ln18 : 1
		m_exp : 1
		sext_ln682 : 1
		isNeg : 2
		sext_ln1311 : 1
		m_exp_2 : 3
		sext_ln1311_1 : 4
		zext_ln1287 : 5
		zext_ln1285 : 5
		r_V : 6
		sext_ln1287 : 7
		r_V_37 : 6
		r_V_49 : 8
		m_fix_l_V : 9
		m_fix_hi_V : 9
		p_Result_65 : 9
		icmp_ln338 : 2
	State 3
		r_V_39 : 1
		r_V_40 : 1
		r_V_50 : 1
		sext_ln682_1 : 1
		ret_V_24 : 2
		tmp_6 : 3
		p_Result_56 : 3
		trunc_ln805 : 3
		icmp_ln805 : 4
		add_ln805 : 4
		select_ln805 : 5
		r_exp_V_6 : 6
		select_ln1322 : 2
		shl_ln : 3
		icmp_ln338_1 : 4
	State 4
		r_V_51 : 1
	State 5
	State 6
	State 7
	State 8
		tmp_s : 1
	State 9
		sext_ln682_2 : 1
		ret_V_25 : 2
		m_diff_hi_V : 3
		Z2_V : 3
		Z3_V : 3
		Z4_V : 3
		Z4_ind_V : 3
		zext_ln498_10 : 4
		table_f_Z3_array_V_s : 5
		table_f_Z3_array_V_1 : 6
		zext_ln498_11 : 4
		table_f_Z3_array_V_2 : 5
		p_Val2_112 : 6
	State 10
		f_Z4_V : 1
		rhs_V_17 : 2
		ret_V_26 : 3
	State 11
		zext_ln1070 : 1
		r_V_52 : 2
	State 12
		tmp_12 : 1
		table_f_Z2_array_V_s : 1
		p_Val2_119 : 2
	State 13
		add_ln657 : 1
		zext_ln657_14 : 2
		exp_Z2P_m_1_V : 3
		tmp_13 : 1
	State 14
		zext_ln1070_4 : 1
		r_V_53 : 2
	State 15
		table_exp_Z1_array_1 : 1
		exp_Z1_V : 2
		tmp_14 : 1
	State 16
		zext_ln682 : 1
		add_ln657_12 : 1
		zext_ln657_16 : 2
		exp_Z1P_m_1_l_V : 3
		exp_Z1P_m_1_V : 4
		exp_Z1_hi_V : 1
	State 17
		r_V_54 : 1
	State 18
	State 19
		ret_V_28 : 1
		trunc_ln1146 : 2
		trunc_ln : 3
		add_ln1146_2 : 4
		tmp_24 : 5
	State 20
		ret_V_29 : 1
		r_exp_V_5 : 1
		tmp_25 : 2
		icmp_ln849 : 3
		or_ln338 : 4
		select_ln339 : 1
		icmp_ln853 : 2
		tmp : 2
		tmp_7 : 2
		tmp_V_8 : 3
		trunc_ln168 : 2
		out_exp_V : 3
		p_Result_66 : 4
		bitcast_ln512 : 5
		and_ln338 : 4
		and_ln849 : 4
		or_ln849 : 4
		sel_tmp5 : 4
		sel_tmp6 : 4
		select_ln214_2 : 5
		xor_ln338_1 : 4
		and_ln338_1 : 4
		or_ln849_1 : 4
		xor_ln849 : 4
		or_ln849_2 : 4
		tmp19 : 4
		sel_tmp16 : 4
		UnifiedRetVal : 4
		ret_ln368 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_548       |    4    |   441   |   256   |
|    mul   |       grp_fu_676       |    6    |   219   |   149   |
|          |       grp_fu_742       |    9    |   233   |    85   |
|          |       grp_fu_820       |    9    |   237   |    87   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln253_fu_313  |    0    |    0    |    54   |
|          |     m_exp_2_fu_373     |    0    |    0    |    12   |
|          |      r_V_49_fu_409     |    0    |    0    |    71   |
|          |   select_ln805_fu_509  |    0    |    0    |    13   |
|          |    r_exp_V_6_fu_517    |    0    |    0    |    13   |
|          |  select_ln1322_fu_525  |    0    |    0    |    64   |
|  select  |   select_ln214_fu_879  |    0    |    0    |    64   |
|          |  select_ln214_1_fu_890 |    0    |    0    |    64   |
|          |    r_exp_V_5_fu_919    |    0    |    0    |    13   |
|          |   select_ln339_fu_953  |    0    |    0    |    64   |
|          |     tmp_V_8_fu_987     |    0    |    0    |    52   |
|          |    sel_tmp6_fu_1052    |    0    |    0    |    64   |
|          | select_ln214_2_fu_1060 |    0    |    0    |    64   |
|          |  UnifiedRetVal_fu_1108 |    0    |    0    |    64   |
|----------|------------------------|---------|---------|---------|
|          |      m_exp_fu_339      |    0    |    0    |    13   |
|          |    add_ln805_fu_503    |    0    |    0    |    17   |
|          |     ret_V_26_fu_655    |    0    |    0    |    42   |
|          |    add_ln657_fu_702    |    0    |    0    |    43   |
|          |  exp_Z2P_m_1_V_fu_711  |    0    |    0    |    50   |
|    add   |   add_ln657_12_fu_779  |    0    |    0    |    51   |
|          | exp_Z1P_m_1_l_V_fu_788 |    0    |    0    |    58   |
|          |     ret_V_28_fu_829    |    0    |    0    |    65   |
|          |   add_ln1146_2_fu_850  |    0    |    0    |   114   |
|          |     ret_V_29_fu_908    |    0    |    0    |   115   |
|          |     r_exp_V_fu_914     |    0    |    0    |    17   |
|          |    out_exp_V_fu_998    |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|   ashr   |       r_V_fu_393       |    0    |    0    |   176   |
|          |      r_V_40_fu_459     |    0    |    0    |   182   |
|----------|------------------------|---------|---------|---------|
|    shl   |      r_V_37_fu_403     |    0    |    0    |   176   |
|          |      r_V_39_fu_454     |    0    |    0    |   182   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln837_fu_287   |    0    |    0    |    29   |
|          |   icmp_ln833_6_fu_293  |    0    |    0    |    29   |
|          |    icmp_ln833_fu_321   |    0    |    0    |    13   |
|   icmp   |    icmp_ln338_fu_445   |    0    |    0    |    13   |
|          |    icmp_ln805_fu_497   |    0    |    0    |    18   |
|          |   icmp_ln338_1_fu_540  |    0    |    0    |    50   |
|          |    icmp_ln849_fu_935   |    0    |    0    |    9    |
|          |    icmp_ln853_fu_961   |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|          |     e_frac_V_fu_307    |    0    |    0    |    61   |
|    sub   |    sub_ln1311_fu_364   |    0    |    0    |    13   |
|          |     ret_V_25_fu_578    |    0    |    0    |    79   |
|----------|------------------------|---------|---------|---------|
|          |    and_ln209_fu_326    |    0    |    0    |    2    |
|          |     and_ln18_fu_331    |    0    |    0    |    2    |
|          |    x_is_pinf_fu_869    |    0    |    0    |    2    |
|          |    and_ln338_fu_1024   |    0    |    0    |    2    |
|    and   |    and_ln849_fu_1034   |    0    |    0    |    2    |
|          |    sel_tmp5_fu_1046    |    0    |    0    |    2    |
|          |   and_ln338_1_fu_1074  |    0    |    0    |    2    |
|          |      tmp19_fu_1096     |    0    |    0    |    2    |
|          |    sel_tmp16_fu_1102   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |     or_ln214_fu_874    |    0    |    0    |    2    |
|          |    or_ln214_1_fu_886   |    0    |    0    |    2    |
|    or    |     or_ln338_fu_941    |    0    |    0    |    2    |
|          |    or_ln849_fu_1040    |    0    |    0    |    2    |
|          |   or_ln849_1_fu_1079   |    0    |    0    |    2    |
|          |   or_ln849_2_fu_1090   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    xor_ln936_fu_864    |    0    |    0    |    2    |
|          |    xor_ln214_fu_1018   |    0    |    0    |    2    |
|    xor   |    xor_ln338_fu_1029   |    0    |    0    |    2    |
|          |   xor_ln338_1_fu_1068  |    0    |    0    |    2    |
|          |    xor_ln849_fu_1084   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_1116      |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   |   x_read_read_fu_204   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   p_Result_64_fu_265   |    0    |    0    |    0    |
|          |      isNeg_fu_356      |    0    |    0    |    0    |
| bitselect|   p_Result_65_fu_437   |    0    |    0    |    0    |
|          |   p_Result_56_fu_487   |    0    |    0    |    0    |
|          |      tmp_24_fu_856     |    0    |    0    |    0    |
|          |      tmp_26_fu_946     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_V_fu_273      |    0    |    0    |    0    |
|          |    m_fix_l_V_fu_417    |    0    |    0    |    0    |
|          |    m_fix_hi_V_fu_427   |    0    |    0    |    0    |
|          |      tmp_6_fu_478      |    0    |    0    |    0    |
|          |      tmp_s_fu_554      |    0    |    0    |    0    |
|          |   m_diff_hi_V_fu_584   |    0    |    0    |    0    |
|          |       Z2_V_fu_594      |    0    |    0    |    0    |
|          |       Z3_V_fu_604      |    0    |    0    |    0    |
|partselect|     Z4_ind_V_fu_618    |    0    |    0    |    0    |
|          |      f_Z4_V_fu_638     |    0    |    0    |    0    |
|          |      tmp_12_fu_682     |    0    |    0    |    0    |
|          |      tmp_13_fu_717     |    0    |    0    |    0    |
|          |      tmp_14_fu_752     |    0    |    0    |    0    |
|          |  exp_Z1P_m_1_V_fu_794  |    0    |    0    |    0    |
|          |   exp_Z1_hi_V_fu_804   |    0    |    0    |    0    |
|          |      tmp_25_fu_925     |    0    |    0    |    0    |
|          |       tmp_fu_967       |    0    |    0    |    0    |
|          |      tmp_7_fu_977      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     tmp_V_7_fu_283     |    0    |    0    |    0    |
|          |   trunc_ln805_fu_494   |    0    |    0    |    0    |
|   trunc  |       Z4_V_fu_614      |    0    |    0    |    0    |
|          |   trunc_ln1146_fu_838  |    0    |    0    |    0    |
|          |   trunc_ln168_fu_994   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    p_Result_s_fu_299   |    0    |    0    |    0    |
|          |    m_frac_l_V_fu_345   |    0    |    0    |    0    |
|          |      rhs_V_fu_467      |    0    |    0    |    0    |
|          |      shl_ln_fu_532     |    0    |    0    |    0    |
|          |     rhs_V_16_fu_567    |    0    |    0    |    0    |
|bitconcatenate|      tmp_i_fu_661      |    0    |    0    |    0    |
|          |   lshr_ln662_s_fu_727  |    0    |    0    |    0    |
|          |     lhs_V_20_fu_762    |    0    |    0    |    0    |
|          |     trunc_ln_fu_842    |    0    |    0    |    0    |
|          |     lhs_V_22_fu_898    |    0    |    0    |    0    |
|          |   p_Result_66_fu_1004  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln502_fu_336   |    0    |    0    |    0    |
|          |   zext_ln1287_fu_385   |    0    |    0    |    0    |
|          |   zext_ln1285_fu_389   |    0    |    0    |    0    |
|          |   zext_ln1253_fu_451   |    0    |    0    |    0    |
|          |  zext_ln498_10_fu_628  |    0    |    0    |    0    |
|          |  zext_ln498_11_fu_633  |    0    |    0    |    0    |
|          |     lhs_V_19_fu_648    |    0    |    0    |    0    |
|          |     rhs_V_17_fu_651    |    0    |    0    |    0    |
|          |   zext_ln1070_fu_669   |    0    |    0    |    0    |
|          |  zext_ln1072_10_fu_673 |    0    |    0    |    0    |
|          |  zext_ln498_12_fu_692  |    0    |    0    |    0    |
|          |     ret_V_27_fu_696    |    0    |    0    |    0    |
|   zext   |    zext_ln657_fu_699   |    0    |    0    |    0    |
|          |  zext_ln657_14_fu_707  |    0    |    0    |    0    |
|          |  zext_ln1070_4_fu_735  |    0    |    0    |    0    |
|          |  zext_ln1072_11_fu_739 |    0    |    0    |    0    |
|          |    zext_ln498_fu_748   |    0    |    0    |    0    |
|          |    zext_ln682_fu_772   |    0    |    0    |    0    |
|          |  zext_ln657_15_fu_776  |    0    |    0    |    0    |
|          |  zext_ln657_16_fu_784  |    0    |    0    |    0    |
|          |      r_V_47_fu_814     |    0    |    0    |    0    |
|          |   zext_ln1072_fu_817   |    0    |    0    |    0    |
|          |     lhs_V_21_fu_826    |    0    |    0    |    0    |
|          |   zext_ln1146_fu_835   |    0    |    0    |    0    |
|          |  zext_ln657_18_fu_905  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln682_fu_352   |    0    |    0    |    0    |
|          |   sext_ln1311_fu_369   |    0    |    0    |    0    |
|          |  sext_ln1311_1_fu_381  |    0    |    0    |    0    |
|          |   sext_ln1287_fu_399   |    0    |    0    |    0    |
|   sext   |      r_V_41_fu_464     |    0    |    0    |    0    |
|          |   sext_ln682_1_fu_474  |    0    |    0    |    0    |
|          |      r_V_43_fu_545     |    0    |    0    |    0    |
|          |      lhs_V_fu_564      |    0    |    0    |    0    |
|          |   sext_ln682_2_fu_574  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    29   |   1130  |   2934  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        Z2_V_reg_1239        |    8   |
|        Z3_V_reg_1246        |    8   |
|        Z4_V_reg_1251        |   35   |
|      and_ln18_reg_1162      |    1   |
|      and_ln209_reg_1155     |    1   |
|    exp_Z1P_m_1_V_reg_1339   |   50   |
|      exp_Z1_V_reg_1334      |   58   |
|     exp_Z1_hi_V_reg_1344    |   50   |
|    exp_Z2P_m_1_V_reg_1302   |   44   |
|    icmp_ln338_1_reg_1219    |    1   |
|     icmp_ln338_reg_1204     |    1   |
|    icmp_ln833_6_reg_1144    |    1   |
|     icmp_ln837_reg_1139     |    1   |
|        isNeg_reg_1173       |    1   |
|     m_diff_hi_V_reg_1234    |    8   |
|     m_fix_hi_V_reg_1194     |   16   |
|      m_fix_l_V_reg_1188     |   64   |
|     p_Result_64_reg_1127    |    1   |
|     p_Result_65_reg_1199    |    1   |
|     p_Val2_112_reg_1272     |   26   |
|       r_V_43_reg_1224       |   84   |
|       r_V_47_reg_1349       |   100  |
|       r_V_49_reg_1183       |   71   |
|       r_V_54_reg_1359       |   100  |
|      r_exp_V_6_reg_1212     |   13   |
|      ret_V_26_reg_1266      |   36   |
|      ret_V_28_reg_1365      |   59   |
|    select_ln253_reg_1149    |   54   |
|    sext_ln1311_1_reg_1178   |   32   |
|     sext_ln682_reg_1168     |   71   |
|table_exp_Z1_array_1_reg_1324|    8   |
|table_f_Z2_array_V_s_reg_1297|    8   |
|table_f_Z3_array_V_2_reg_1261|    8   |
|table_f_Z3_array_V_s_reg_1256|    8   |
|       tmp_12_reg_1292       |   20   |
|       tmp_13_reg_1308       |   40   |
|       tmp_14_reg_1329       |   36   |
|       tmp_24_reg_1370       |    1   |
|        tmp_V_reg_1132       |   11   |
|        tmp_i_reg_1277       |   43   |
|        tmp_s_reg_1229       |   71   |
|    zext_ln1070_4_reg_1314   |   93   |
|     zext_ln1070_reg_1282    |   79   |
|   zext_ln1072_10_reg_1287   |   79   |
|   zext_ln1072_11_reg_1319   |   93   |
|     zext_ln1072_reg_1354    |   100  |
+-----------------------------+--------+
|            Total            |  1694  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_217 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_217 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_242 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_255 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_548    |  p1  |   2  |  13  |   26   ||    9    |
|     grp_fu_676    |  p0  |   2  |  36  |   72   ||    9    |
|     grp_fu_676    |  p1  |   2  |  43  |   86   ||    9    |
|     grp_fu_742    |  p0  |   2  |  44  |   88   ||    9    |
|     grp_fu_742    |  p1  |   2  |  49  |   98   ||    9    |
|     grp_fu_820    |  p0  |   2  |  50  |   100  ||    9    |
|     grp_fu_820    |  p1  |   2  |  50  |   100  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   618  ||  19.459 ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   29   |    -   |  1130  |  2934  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   99   |
|  Register |    -   |    -   |  1694  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   29   |   19   |  2824  |  3033  |
+-----------+--------+--------+--------+--------+
