{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1585820694588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1585820694588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 02 12:44:54 2020 " "Processing started: Thu Apr 02 12:44:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1585820694588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1585820694588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arithmetic_processor -c arithmetic_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off arithmetic_processor -c arithmetic_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1585820694589 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1585820694976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585820695028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585820695028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585820695032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585820695032 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ap_function.v(11) " "Verilog HDL information at ap_function.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1585820695036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ap_function.v 1 1 " "Found 1 design units, including 1 entities, in source file ap_function.v" { { "Info" "ISGN_ENTITY_NAME" "1 ap_function " "Found entity 1: ap_function" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585820695037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585820695037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff8.v 1 1 " "Found 1 design units, including 1 entities, in source file dff8.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF8 " "Found entity 1: DFF8" {  } { { "DFF8.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DFF8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585820695040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585820695040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4TO1 " "Found entity 1: MUX4TO1" {  } { { "MUX4TO1.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX4TO1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585820695044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585820695044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585820695047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585820695047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg8.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTREG8 " "Found entity 1: SHIFTREG8" {  } { { "SHIFTREG8.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SHIFTREG8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585820695051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585820695051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shiftregs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTREGS " "Found entity 1: SHIFTREGS" {  } { { "SHIFTREGS.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/SHIFTREGS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585820695054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585820695054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1 " "Found entity 1: MUX2TO1" {  } { { "MUX2TO1.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585820695056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585820695056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff1.v 1 1 " "Found 1 design units, including 1 entities, in source file dff1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF1 " "Found entity 1: DFF1" {  } { { "DFF1.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/DFF1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585820695059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585820695059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585820695062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585820695062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_8BIT " "Found entity 1: MUX2TO1_8BIT" {  } { { "MUX2TO1_8BIT.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/MUX2TO1_8BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585820695067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585820695067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile8x8.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile8x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile8x8 " "Found entity 1: RegisterFile8x8" {  } { { "RegisterFile8x8.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/RegisterFile8x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1585820695070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585820695070 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1585820695103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF1 DFF1:REG_Qm1 " "Elaborating entity \"DFF1\" for hierarchy \"DFF1:REG_Qm1\"" {  } { { "Datapath.bdf" "REG_Qm1" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -368 1616 1752 -256 "REG_Qm1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585820695129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTREG8 SHIFTREG8:REG_Q " "Elaborating entity \"SHIFTREG8\" for hierarchy \"SHIFTREG8:REG_Q\"" {  } { { "Datapath.bdf" "REG_Q" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -200 1576 1752 -24 "REG_Q" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585820695154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2TO1 MUX2TO1:MUX_S " "Elaborating entity \"MUX2TO1\" for hierarchy \"MUX2TO1:MUX_S\"" {  } { { "Datapath.bdf" "MUX_S" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 280 1592 1744 392 "MUX_S" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585820695174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2TO1_8BIT MUX2TO1_8BIT:MULT_SEL_A " "Elaborating entity \"MUX2TO1_8BIT\" for hierarchy \"MUX2TO1_8BIT:MULT_SEL_A\"" {  } { { "Datapath.bdf" "MULT_SEL_A" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 120 1232 1416 232 "MULT_SEL_A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585820695191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ap_function ap_function:ALU " "Elaborating entity \"ap_function\" for hierarchy \"ap_function:ALU\"" {  } { { "Datapath.bdf" "ALU" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 48 936 1096 192 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585820695207 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ap_function.v(11) " "Verilog HDL assignment warning at ap_function.v(11): truncated value with size 32 to match size of target (8)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1585820695208 "|Datapath|ap_function:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ap_function.v(12) " "Verilog HDL assignment warning at ap_function.v(12): truncated value with size 32 to match size of target (8)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1585820695208 "|Datapath|ap_function:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry ap_function.v(11) " "Verilog HDL Always Construct warning at ap_function.v(11): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1585820695209 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[0\] ap_function.v(11) " "Inferred latch for \"carry\[0\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1585820695210 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[1\] ap_function.v(11) " "Inferred latch for \"carry\[1\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1585820695211 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[2\] ap_function.v(11) " "Inferred latch for \"carry\[2\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1585820695211 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[3\] ap_function.v(11) " "Inferred latch for \"carry\[3\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1585820695211 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[4\] ap_function.v(11) " "Inferred latch for \"carry\[4\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1585820695211 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[5\] ap_function.v(11) " "Inferred latch for \"carry\[5\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1585820695211 "|Datapath|ap_function:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry\[6\] ap_function.v(11) " "Inferred latch for \"carry\[6\]\" at ap_function.v(11)" {  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1585820695211 "|Datapath|ap_function:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4TO1 MUX4TO1:MUX_A " "Elaborating entity \"MUX4TO1\" for hierarchy \"MUX4TO1:MUX_A\"" {  } { { "Datapath.bdf" "MUX_A" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -48 672 864 96 "MUX_A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585820695232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile8x8 RegisterFile8x8:RF " "Elaborating entity \"RegisterFile8x8\" for hierarchy \"RegisterFile8x8:RF\"" {  } { { "Datapath.bdf" "RF" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 136 -40 232 312 "RF" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585820695249 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RegisterFile8x8.v(14) " "Verilog HDL assignment warning at RegisterFile8x8.v(14): truncated value with size 32 to match size of target (8)" {  } { { "RegisterFile8x8.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/RegisterFile8x8.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1585820695252 "|RegisterFile8x8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RegisterFile8x8.v(23) " "Verilog HDL assignment warning at RegisterFile8x8.v(23): truncated value with size 32 to match size of target (8)" {  } { { "RegisterFile8x8.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/RegisterFile8x8.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1585820695252 "|RegisterFile8x8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier Multiplier:Multiplier " "Elaborating entity \"Multiplier\" for hierarchy \"Multiplier:Multiplier\"" {  } { { "Datapath.bdf" "Multiplier" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { -616 448 664 -504 "Multiplier" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585820695255 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Multiplier.v(30) " "Verilog HDL Case Statement information at Multiplier.v(30): all case item expressions in this case statement are onehot" {  } { { "Multiplier.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Multiplier.v" 30 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1585820695256 "|Datapath|Multiplier:Multiplier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Multiplier:Multiplier\|ALU:Adder " "Elaborating entity \"ALU\" for hierarchy \"Multiplier:Multiplier\|ALU:Adder\"" {  } { { "Multiplier.v" "Adder" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Multiplier.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1585820695277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ap_function:ALU\|carry\[6\] " "Latch ap_function:ALU\|carry\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AOP\[1\] " "Ports D and ENA on the latch are fed by the same signal AOP\[1\]" {  } { { "Datapath.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 56 -656 -480 72 "AOP\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1585820695809 ""}  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1585820695809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ap_function:ALU\|carry\[5\] " "Latch ap_function:ALU\|carry\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AOP\[1\] " "Ports D and ENA on the latch are fed by the same signal AOP\[1\]" {  } { { "Datapath.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 56 -656 -480 72 "AOP\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1585820695810 ""}  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1585820695810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ap_function:ALU\|carry\[4\] " "Latch ap_function:ALU\|carry\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AOP\[1\] " "Ports D and ENA on the latch are fed by the same signal AOP\[1\]" {  } { { "Datapath.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 56 -656 -480 72 "AOP\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1585820695810 ""}  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1585820695810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ap_function:ALU\|carry\[3\] " "Latch ap_function:ALU\|carry\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AOP\[1\] " "Ports D and ENA on the latch are fed by the same signal AOP\[1\]" {  } { { "Datapath.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 56 -656 -480 72 "AOP\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1585820695810 ""}  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1585820695810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ap_function:ALU\|carry\[2\] " "Latch ap_function:ALU\|carry\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AOP\[1\] " "Ports D and ENA on the latch are fed by the same signal AOP\[1\]" {  } { { "Datapath.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 56 -656 -480 72 "AOP\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1585820695810 ""}  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1585820695810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ap_function:ALU\|carry\[1\] " "Latch ap_function:ALU\|carry\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AOP\[1\] " "Ports D and ENA on the latch are fed by the same signal AOP\[1\]" {  } { { "Datapath.bdf" "" { Schematic "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/Datapath.bdf" { { 56 -656 -480 72 "AOP\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1585820695810 ""}  } { { "ap_function.v" "" { Text "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/ap_function.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1585820695810 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/output_files/arithmetic_processor.map.smsg " "Generated suppressed messages file D:/Github/METU-NCC-Computer-Architecture/multicycle-processor/arithmetic_processor/output_files/arithmetic_processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1585820697001 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1585820697148 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1585820697148 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "535 " "Implemented 535 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1585820697237 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1585820697237 ""} { "Info" "ICUT_CUT_TM_LCELLS" "422 " "Implemented 422 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1585820697237 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1585820697237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1585820697285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 02 12:44:57 2020 " "Processing ended: Thu Apr 02 12:44:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1585820697285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1585820697285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1585820697285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1585820697285 ""}
