Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Dec 24 18:01:03 2021
| Host         : DESKTOP-HSAJ1AE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: keyboard_inst/PS2/debounce/O0_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: keyboard_inst/PS2/flag_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.512       -8.123                      6                  423        0.029        0.000                      0                  423        3.000        0.000                       0                   215  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
VGA_inst/divider/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0           {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0           {0.000 5.000}      10.000          100.000         
sys_clk_pin                    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA_inst/divider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                23.560        0.000                      0                   70        0.210        0.000                      0                   70       19.500        0.000                       0                    33  
  clkfbout_clk_wiz_0                                                                                                                                                             7.845        0.000                       0                     3  
sys_clk_pin                          1.741        0.000                      0                  353        0.029        0.000                      0                  353        4.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -1.512       -8.123                      6                    6        1.807        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA_inst/divider/inst/clk_in1
  To Clock:  VGA_inst/divider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_inst/divider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_inst/divider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.560ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.325ns  (logic 2.338ns (14.321%)  route 13.987ns (85.679%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 41.593 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.716     1.718    VGA_inst/clk_25
    SLICE_X85Y145        FDRE                                         r  VGA_inst/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.456     2.174 r  VGA_inst/hcount_reg[4]/Q
                         net (fo=385, routed)         7.437     9.611    VGA_inst/p_m_inst/out[4]
    SLICE_X76Y124        LUT4 (Prop_lut4_I1_O)        0.124     9.735 r  VGA_inst/p_m_inst/green[3]_i_204/O
                         net (fo=1, routed)           0.000     9.735    VGA_inst/p_m_inst/green[3]_i_204_n_0
    SLICE_X76Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.111 r  VGA_inst/p_m_inst/green_reg[3]_i_171/CO[3]
                         net (fo=1, routed)           0.009    10.120    VGA_inst/p_m_inst/green_reg[3]_i_171_n_0
    SLICE_X76Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.339 f  VGA_inst/p_m_inst/green_reg[3]_i_172/O[0]
                         net (fo=4, routed)           1.044    11.384    VGA_inst/p_m_inst/green_reg[3]_i_172_n_7
    SLICE_X77Y124        LUT6 (Prop_lut6_I2_O)        0.295    11.679 r  VGA_inst/p_m_inst/green[3]_i_169/O
                         net (fo=1, routed)           0.965    12.643    VGA_inst/p_m_inst/green[3]_i_169_n_0
    SLICE_X77Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.767 r  VGA_inst/p_m_inst/green[3]_i_127/O
                         net (fo=2, routed)           1.977    14.745    VGA_inst/p_m_inst/green[3]_i_127_n_0
    SLICE_X85Y143        LUT2 (Prop_lut2_I0_O)        0.124    14.869 r  VGA_inst/p_m_inst/green[3]_i_77/O
                         net (fo=2, routed)           0.419    15.287    VGA_inst/p_m_inst/green[3]_i_77_n_0
    SLICE_X85Y143        LUT6 (Prop_lut6_I2_O)        0.124    15.411 f  VGA_inst/p_m_inst/green[3]_i_75/O
                         net (fo=1, routed)           0.440    15.852    VGA_inst/p_m_inst/green[3]_i_75_n_0
    SLICE_X86Y143        LUT6 (Prop_lut6_I1_O)        0.124    15.976 r  VGA_inst/p_m_inst/green[3]_i_44/O
                         net (fo=2, routed)           0.594    16.570    VGA_inst/p_m_inst/green[3]_i_44_n_0
    SLICE_X85Y146        LUT3 (Prop_lut3_I0_O)        0.124    16.694 f  VGA_inst/p_m_inst/green[3]_i_20/O
                         net (fo=1, routed)           0.800    17.494    VGA_inst/p_m_inst/green[3]_i_20_n_0
    SLICE_X81Y147        LUT6 (Prop_lut6_I3_O)        0.124    17.618 f  VGA_inst/p_m_inst/green[3]_i_5/O
                         net (fo=1, routed)           0.301    17.919    VGA_inst/p_m_inst/green[3]_i_5_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I5_O)        0.124    18.043 r  VGA_inst/p_m_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000    18.043    VGA_inst/p_m_inst/green[3]_i_1_n_0
    SLICE_X81Y146        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590    41.593    VGA_inst/p_m_inst/clk_out1
    SLICE_X81Y146        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.077    41.670    
                         clock uncertainty           -0.098    41.572    
    SLICE_X81Y146        FDRE (Setup_fdre_C_D)        0.031    41.603    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         41.603    
                         arrival time                         -18.043    
  -------------------------------------------------------------------
                         slack                                 23.560    

Slack (MET) :             23.736ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.169ns  (logic 2.454ns (15.177%)  route 13.715ns (84.823%))
  Logic Levels:           11  (CARRY4=1 LUT4=2 LUT6=8)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 41.597 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.716     1.718    VGA_inst/clk_25
    SLICE_X85Y144        FDRE                                         r  VGA_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.456     2.174 r  VGA_inst/hcount_reg[5]/Q
                         net (fo=302, routed)         7.187     9.361    VGA_inst/p_m_inst/out[5]
    SLICE_X65Y124        LUT4 (Prop_lut4_I3_O)        0.124     9.485 r  VGA_inst/p_m_inst/green[3]_i_147/O
                         net (fo=1, routed)           0.000     9.485    VGA_inst/p_m_inst/green[3]_i_147_n_0
    SLICE_X65Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.065 r  VGA_inst/p_m_inst/green_reg[3]_i_88/O[2]
                         net (fo=4, routed)           1.025    11.091    VGA_inst/p_m_inst/green_reg[3]_i_88_n_5
    SLICE_X64Y125        LUT6 (Prop_lut6_I2_O)        0.302    11.393 f  VGA_inst/p_m_inst/green[3]_i_150/O
                         net (fo=1, routed)           0.670    12.063    VGA_inst/p_m_inst/green[3]_i_150_n_0
    SLICE_X64Y125        LUT4 (Prop_lut4_I0_O)        0.124    12.187 f  VGA_inst/p_m_inst/green[3]_i_90/O
                         net (fo=1, routed)           0.280    12.467    VGA_inst/p_m_inst/green[3]_i_90_n_0
    SLICE_X64Y125        LUT6 (Prop_lut6_I5_O)        0.124    12.591 f  VGA_inst/p_m_inst/green[3]_i_53/O
                         net (fo=4, routed)           2.218    14.809    VGA_inst/p_m_inst/green[3]_i_53_n_0
    SLICE_X87Y144        LUT6 (Prop_lut6_I2_O)        0.124    14.933 f  VGA_inst/p_m_inst/red[3]_i_132/O
                         net (fo=1, routed)           0.431    15.364    VGA_inst/p_m_inst/red[3]_i_132_n_0
    SLICE_X87Y142        LUT6 (Prop_lut6_I4_O)        0.124    15.488 f  VGA_inst/p_m_inst/red[3]_i_77/O
                         net (fo=2, routed)           0.583    16.071    VGA_inst/p_m_inst/red[3]_i_77_n_0
    SLICE_X87Y141        LUT6 (Prop_lut6_I3_O)        0.124    16.195 f  VGA_inst/p_m_inst/red[3]_i_37/O
                         net (fo=1, routed)           0.403    16.598    VGA_inst/p_m_inst/red[3]_i_37_n_0
    SLICE_X87Y141        LUT6 (Prop_lut6_I4_O)        0.124    16.722 f  VGA_inst/p_m_inst/red[3]_i_13/O
                         net (fo=1, routed)           0.506    17.228    VGA_inst/p_m_inst/red[3]_i_13_n_0
    SLICE_X85Y139        LUT6 (Prop_lut6_I5_O)        0.124    17.352 f  VGA_inst/p_m_inst/red[3]_i_3/O
                         net (fo=1, routed)           0.412    17.763    VGA_inst/p_m_inst/red[3]_i_3_n_0
    SLICE_X83Y138        LUT6 (Prop_lut6_I1_O)        0.124    17.887 r  VGA_inst/p_m_inst/red[3]_i_1/O
                         net (fo=1, routed)           0.000    17.887    VGA_inst/p_m_inst/red[3]_i_1_n_0
    SLICE_X83Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.594    41.597    VGA_inst/p_m_inst/clk_out1
    SLICE_X83Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.093    41.690    
                         clock uncertainty           -0.098    41.592    
    SLICE_X83Y138        FDRE (Setup_fdre_C_D)        0.031    41.623    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.623    
                         arrival time                         -17.887    
  -------------------------------------------------------------------
                         slack                                 23.736    

Slack (MET) :             23.946ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.981ns  (logic 1.324ns (8.285%)  route 14.657ns (91.715%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 41.585 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.716     1.718    VGA_inst/clk_25
    SLICE_X85Y144        FDRE                                         r  VGA_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.456     2.174 r  VGA_inst/hcount_reg[0]/Q
                         net (fo=270, routed)         6.684     8.858    VGA_inst/p_m_inst/out[0]
    SLICE_X60Y140        LUT2 (Prop_lut2_I1_O)        0.124     8.982 r  VGA_inst/p_m_inst/red[2]_i_153/O
                         net (fo=52, routed)          3.281    12.263    VGA_inst/p_m_inst/vcount_reg[0]_1[0]
    SLICE_X88Y129        LUT5 (Prop_lut5_I0_O)        0.124    12.387 f  VGA_inst/p_m_inst/green[2]_i_103/O
                         net (fo=1, routed)           0.670    13.057    VGA_inst/p_m_inst/green[2]_i_103_n_0
    SLICE_X88Y129        LUT6 (Prop_lut6_I3_O)        0.124    13.181 f  VGA_inst/p_m_inst/green[2]_i_41/O
                         net (fo=5, routed)           2.223    15.404    VGA_inst/p_m_inst/green[2]_i_41_n_0
    SLICE_X73Y138        LUT6 (Prop_lut6_I4_O)        0.124    15.528 f  VGA_inst/p_m_inst/green[2]_i_36/O
                         net (fo=1, routed)           0.413    15.941    VGA_inst/p_m_inst/green[2]_i_36_n_0
    SLICE_X75Y138        LUT6 (Prop_lut6_I1_O)        0.124    16.065 f  VGA_inst/p_m_inst/green[2]_i_11/O
                         net (fo=1, routed)           0.795    16.860    VGA_inst/p_m_inst/green[2]_i_11_n_0
    SLICE_X74Y139        LUT6 (Prop_lut6_I1_O)        0.124    16.984 r  VGA_inst/p_m_inst/green[2]_i_3/O
                         net (fo=1, routed)           0.591    17.575    VGA_inst/p_m_inst/green[2]_i_3_n_0
    SLICE_X74Y140        LUT6 (Prop_lut6_I2_O)        0.124    17.699 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000    17.699    VGA_inst/p_m_inst/green[2]_i_1_n_0
    SLICE_X74Y140        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.582    41.585    VGA_inst/p_m_inst/clk_out1
    SLICE_X74Y140        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.077    41.662    
                         clock uncertainty           -0.098    41.564    
    SLICE_X74Y140        FDRE (Setup_fdre_C_D)        0.081    41.645    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.645    
                         arrival time                         -17.699    
  -------------------------------------------------------------------
                         slack                                 23.946    

Slack (MET) :             24.029ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.850ns  (logic 1.448ns (9.136%)  route 14.402ns (90.864%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 41.586 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.716     1.718    VGA_inst/clk_25
    SLICE_X85Y144        FDRE                                         r  VGA_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.456     2.174 r  VGA_inst/hcount_reg[0]/Q
                         net (fo=270, routed)         6.684     8.858    VGA_inst/p_m_inst/out[0]
    SLICE_X60Y140        LUT2 (Prop_lut2_I1_O)        0.124     8.982 r  VGA_inst/p_m_inst/red[2]_i_153/O
                         net (fo=52, routed)          3.281    12.263    VGA_inst/p_m_inst/vcount_reg[0]_1[0]
    SLICE_X88Y129        LUT5 (Prop_lut5_I0_O)        0.124    12.387 f  VGA_inst/p_m_inst/green[2]_i_103/O
                         net (fo=1, routed)           0.670    13.057    VGA_inst/p_m_inst/green[2]_i_103_n_0
    SLICE_X88Y129        LUT6 (Prop_lut6_I3_O)        0.124    13.181 f  VGA_inst/p_m_inst/green[2]_i_41/O
                         net (fo=5, routed)           1.348    14.530    VGA_inst/p_m_inst/green[2]_i_41_n_0
    SLICE_X83Y134        LUT6 (Prop_lut6_I2_O)        0.124    14.654 r  VGA_inst/p_m_inst/red[2]_i_125/O
                         net (fo=1, routed)           0.402    15.056    VGA_inst/p_m_inst/red[2]_i_125_n_0
    SLICE_X83Y134        LUT6 (Prop_lut6_I2_O)        0.124    15.180 f  VGA_inst/p_m_inst/red[2]_i_54/O
                         net (fo=1, routed)           0.806    15.986    VGA_inst/p_m_inst/red[2]_i_54_n_0
    SLICE_X83Y133        LUT6 (Prop_lut6_I3_O)        0.124    16.110 f  VGA_inst/p_m_inst/red[2]_i_20/O
                         net (fo=1, routed)           0.912    17.022    VGA_inst/p_m_inst/red[2]_i_20_n_0
    SLICE_X78Y133        LUT6 (Prop_lut6_I3_O)        0.124    17.146 f  VGA_inst/p_m_inst/red[2]_i_4/O
                         net (fo=1, routed)           0.298    17.444    VGA_inst/p_m_inst/red[2]_i_4_n_0
    SLICE_X81Y133        LUT6 (Prop_lut6_I2_O)        0.124    17.568 r  VGA_inst/p_m_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000    17.568    VGA_inst/p_m_inst/red[2]_i_1_n_0
    SLICE_X81Y133        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.583    41.586    VGA_inst/p_m_inst/clk_out1
    SLICE_X81Y133        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.077    41.663    
                         clock uncertainty           -0.098    41.565    
    SLICE_X81Y133        FDRE (Setup_fdre_C_D)        0.031    41.596    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         41.596    
                         arrival time                         -17.568    
  -------------------------------------------------------------------
                         slack                                 24.029    

Slack (MET) :             26.785ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.121ns  (logic 1.324ns (10.091%)  route 11.797ns (89.909%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 41.597 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.716     1.718    VGA_inst/clk_25
    SLICE_X85Y144        FDRE                                         r  VGA_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.456     2.174 r  VGA_inst/hcount_reg[0]/Q
                         net (fo=270, routed)         7.123     9.297    VGA_inst/p_m_inst/out[0]
    SLICE_X74Y142        LUT4 (Prop_lut4_I0_O)        0.124     9.421 f  VGA_inst/p_m_inst/green[2]_i_305/O
                         net (fo=5, routed)           1.966    11.387    VGA_inst/p_m_inst/green[2]_i_305_n_0
    SLICE_X82Y135        LUT5 (Prop_lut5_I0_O)        0.124    11.511 f  VGA_inst/p_m_inst/red[0]_i_136/O
                         net (fo=1, routed)           0.795    12.306    VGA_inst/p_m_inst/red[0]_i_136_n_0
    SLICE_X87Y134        LUT6 (Prop_lut6_I0_O)        0.124    12.430 r  VGA_inst/p_m_inst/red[0]_i_97/O
                         net (fo=2, routed)           0.464    12.894    VGA_inst/p_m_inst/red[0]_i_97_n_0
    SLICE_X82Y136        LUT2 (Prop_lut2_I1_O)        0.124    13.018 f  VGA_inst/p_m_inst/red[0]_i_55/O
                         net (fo=1, routed)           0.161    13.180    VGA_inst/p_m_inst/red[0]_i_55_n_0
    SLICE_X82Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.304 f  VGA_inst/p_m_inst/red[0]_i_22/O
                         net (fo=1, routed)           0.563    13.867    VGA_inst/p_m_inst/red[0]_i_22_n_0
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.991 r  VGA_inst/p_m_inst/red[0]_i_6/O
                         net (fo=1, routed)           0.724    14.715    VGA_inst/p_m_inst/red[0]_i_6_n_0
    SLICE_X82Y138        LUT6 (Prop_lut6_I4_O)        0.124    14.839 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=1, routed)           0.000    14.839    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X82Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.594    41.597    VGA_inst/p_m_inst/clk_out1
    SLICE_X82Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/C
                         clock pessimism              0.093    41.690    
                         clock uncertainty           -0.098    41.592    
    SLICE_X82Y138        FDRE (Setup_fdre_C_D)        0.032    41.624    VGA_inst/p_m_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         41.624    
                         arrival time                         -14.839    
  -------------------------------------------------------------------
                         slack                                 26.785    

Slack (MET) :             27.033ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.896ns  (logic 1.324ns (10.267%)  route 11.572ns (89.733%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 41.587 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.716     1.718    VGA_inst/clk_25
    SLICE_X85Y144        FDRE                                         r  VGA_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.456     2.174 r  VGA_inst/hcount_reg[0]/Q
                         net (fo=270, routed)         5.958     8.132    VGA_inst/p_m_inst/out[0]
    SLICE_X61Y136        LUT2 (Prop_lut2_I1_O)        0.124     8.256 r  VGA_inst/p_m_inst/hcount[6]_i_2/O
                         net (fo=13, routed)          3.029    11.286    VGA_inst/p_m_inst/hcount_reg[6]
    SLICE_X82Y140        LUT6 (Prop_lut6_I3_O)        0.124    11.410 f  VGA_inst/p_m_inst/green[2]_i_153/O
                         net (fo=3, routed)           0.739    12.149    VGA_inst/p_m_inst/green[2]_i_153_n_0
    SLICE_X77Y142        LUT6 (Prop_lut6_I4_O)        0.124    12.273 f  VGA_inst/p_m_inst/green[0]_i_20/O
                         net (fo=2, routed)           0.587    12.860    VGA_inst/p_m_inst/green[0]_i_20_n_0
    SLICE_X74Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.984 f  VGA_inst/p_m_inst/green[0]_i_17/O
                         net (fo=1, routed)           0.289    13.273    VGA_inst/p_m_inst/green[0]_i_17_n_0
    SLICE_X75Y144        LUT6 (Prop_lut6_I5_O)        0.124    13.397 r  VGA_inst/p_m_inst/green[0]_i_6/O
                         net (fo=1, routed)           0.451    13.848    VGA_inst/p_m_inst/green[0]_i_6_n_0
    SLICE_X75Y144        LUT6 (Prop_lut6_I3_O)        0.124    13.972 f  VGA_inst/p_m_inst/green[0]_i_2/O
                         net (fo=1, routed)           0.518    14.490    VGA_inst/p_m_inst/green[0]_i_2_n_0
    SLICE_X74Y144        LUT6 (Prop_lut6_I0_O)        0.124    14.614 r  VGA_inst/p_m_inst/green[0]_i_1/O
                         net (fo=1, routed)           0.000    14.614    VGA_inst/p_m_inst/green[0]_i_1_n_0
    SLICE_X74Y144        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584    41.587    VGA_inst/p_m_inst/clk_out1
    SLICE_X74Y144        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.077    41.664    
                         clock uncertainty           -0.098    41.566    
    SLICE_X74Y144        FDRE (Setup_fdre_C_D)        0.081    41.647    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         41.647    
                         arrival time                         -14.614    
  -------------------------------------------------------------------
                         slack                                 27.033    

Slack (MET) :             30.490ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.842ns  (logic 0.704ns (7.962%)  route 8.138ns (92.038%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.716     1.718    VGA_inst/clk_25
    SLICE_X85Y144        FDRE                                         r  VGA_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.456     2.174 r  VGA_inst/hcount_reg[0]/Q
                         net (fo=270, routed)         6.507     8.681    VGA_inst/hcount[0]
    SLICE_X74Y145        LUT5 (Prop_lut5_I2_O)        0.124     8.805 f  VGA_inst/hcount[9]_i_2/O
                         net (fo=4, routed)           0.738     9.543    VGA_inst/hcount[9]_i_2_n_0
    SLICE_X73Y144        LUT6 (Prop_lut6_I4_O)        0.124     9.667 r  VGA_inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.893    10.560    VGA_inst/vcount[10]_i_1_n_0
    SLICE_X71Y140        FDRE                                         r  VGA_inst/vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.497    41.500    VGA_inst/clk_25
    SLICE_X71Y140        FDRE                                         r  VGA_inst/vcount_reg[6]/C
                         clock pessimism              0.077    41.577    
                         clock uncertainty           -0.098    41.479    
    SLICE_X71Y140        FDRE (Setup_fdre_C_R)       -0.429    41.050    VGA_inst/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         41.050    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                 30.490    

Slack (MET) :             30.527ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.888ns  (logic 0.704ns (7.921%)  route 8.184ns (92.079%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 41.583 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.716     1.718    VGA_inst/clk_25
    SLICE_X85Y144        FDRE                                         r  VGA_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.456     2.174 r  VGA_inst/hcount_reg[0]/Q
                         net (fo=270, routed)         6.507     8.681    VGA_inst/hcount[0]
    SLICE_X74Y145        LUT5 (Prop_lut5_I2_O)        0.124     8.805 f  VGA_inst/hcount[9]_i_2/O
                         net (fo=4, routed)           0.738     9.543    VGA_inst/hcount[9]_i_2_n_0
    SLICE_X73Y144        LUT6 (Prop_lut6_I4_O)        0.124     9.667 r  VGA_inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.939    10.606    VGA_inst/vcount[10]_i_1_n_0
    SLICE_X72Y140        FDRE                                         r  VGA_inst/vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.580    41.583    VGA_inst/clk_25
    SLICE_X72Y140        FDRE                                         r  VGA_inst/vcount_reg[0]/C
                         clock pessimism              0.077    41.660    
                         clock uncertainty           -0.098    41.562    
    SLICE_X72Y140        FDRE (Setup_fdre_C_R)       -0.429    41.133    VGA_inst/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                         41.133    
                         arrival time                         -10.606    
  -------------------------------------------------------------------
                         slack                                 30.527    

Slack (MET) :             30.527ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.888ns  (logic 0.704ns (7.921%)  route 8.184ns (92.079%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 41.583 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.716     1.718    VGA_inst/clk_25
    SLICE_X85Y144        FDRE                                         r  VGA_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.456     2.174 r  VGA_inst/hcount_reg[0]/Q
                         net (fo=270, routed)         6.507     8.681    VGA_inst/hcount[0]
    SLICE_X74Y145        LUT5 (Prop_lut5_I2_O)        0.124     8.805 f  VGA_inst/hcount[9]_i_2/O
                         net (fo=4, routed)           0.738     9.543    VGA_inst/hcount[9]_i_2_n_0
    SLICE_X73Y144        LUT6 (Prop_lut6_I4_O)        0.124     9.667 r  VGA_inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.939    10.606    VGA_inst/vcount[10]_i_1_n_0
    SLICE_X72Y140        FDRE                                         r  VGA_inst/vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.580    41.583    VGA_inst/clk_25
    SLICE_X72Y140        FDRE                                         r  VGA_inst/vcount_reg[2]/C
                         clock pessimism              0.077    41.660    
                         clock uncertainty           -0.098    41.562    
    SLICE_X72Y140        FDRE (Setup_fdre_C_R)       -0.429    41.133    VGA_inst/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         41.133    
                         arrival time                         -10.606    
  -------------------------------------------------------------------
                         slack                                 30.527    

Slack (MET) :             30.527ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.888ns  (logic 0.704ns (7.921%)  route 8.184ns (92.079%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 41.583 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.716     1.718    VGA_inst/clk_25
    SLICE_X85Y144        FDRE                                         r  VGA_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.456     2.174 r  VGA_inst/hcount_reg[0]/Q
                         net (fo=270, routed)         6.507     8.681    VGA_inst/hcount[0]
    SLICE_X74Y145        LUT5 (Prop_lut5_I2_O)        0.124     8.805 f  VGA_inst/hcount[9]_i_2/O
                         net (fo=4, routed)           0.738     9.543    VGA_inst/hcount[9]_i_2_n_0
    SLICE_X73Y144        LUT6 (Prop_lut6_I4_O)        0.124     9.667 r  VGA_inst/vcount[10]_i_1/O
                         net (fo=11, routed)          0.939    10.606    VGA_inst/vcount[10]_i_1_n_0
    SLICE_X72Y140        FDRE                                         r  VGA_inst/vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.580    41.583    VGA_inst/clk_25
    SLICE_X72Y140        FDRE                                         r  VGA_inst/vcount_reg[3]/C
                         clock pessimism              0.077    41.660    
                         clock uncertainty           -0.098    41.562    
    SLICE_X72Y140        FDRE (Setup_fdre_C_R)       -0.429    41.133    VGA_inst/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         41.133    
                         arrival time                         -10.606    
  -------------------------------------------------------------------
                         slack                                 30.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.048%)  route 0.186ns (49.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591     0.593    VGA_inst/clk_25
    SLICE_X73Y145        FDRE                                         r  VGA_inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y145        FDRE (Prop_fdre_C_Q)         0.141     0.734 r  VGA_inst/hcount_reg[9]/Q
                         net (fo=15, routed)          0.186     0.919    VGA_inst/hcount[9]
    SLICE_X74Y145        LUT5 (Prop_lut5_I0_O)        0.045     0.964 r  VGA_inst/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000     0.964    VGA_inst/hcount[10]_i_2_n_0
    SLICE_X74Y145        FDRE                                         r  VGA_inst/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866     0.868    VGA_inst/clk_25
    SLICE_X74Y145        FDRE                                         r  VGA_inst/hcount_reg[10]/C
                         clock pessimism             -0.234     0.634    
    SLICE_X74Y145        FDRE (Hold_fdre_C_D)         0.121     0.755    VGA_inst/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.912%)  route 0.159ns (46.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.602     0.604    VGA_inst/clk_25
    SLICE_X85Y144        FDRE                                         r  VGA_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y144        FDRE (Prop_fdre_C_Q)         0.141     0.745 r  VGA_inst/hcount_reg[0]/Q
                         net (fo=270, routed)         0.159     0.904    VGA_inst/hcount[0]
    SLICE_X84Y144        LUT3 (Prop_lut3_I1_O)        0.045     0.949 r  VGA_inst/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.949    VGA_inst/hcount[2]_i_1_n_0
    SLICE_X84Y144        FDRE                                         r  VGA_inst/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.873     0.875    VGA_inst/clk_25
    SLICE_X84Y144        FDRE                                         r  VGA_inst/hcount_reg[2]/C
                         clock pessimism             -0.259     0.617    
    SLICE_X84Y144        FDRE (Hold_fdre_C_D)         0.120     0.737    VGA_inst/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.803%)  route 0.140ns (40.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.602     0.604    VGA_inst/clk_25
    SLICE_X84Y144        FDRE                                         r  VGA_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y144        FDRE (Prop_fdre_C_Q)         0.164     0.768 r  VGA_inst/hcount_reg[2]/Q
                         net (fo=356, routed)         0.140     0.908    VGA_inst/hcount[2]
    SLICE_X85Y144        LUT6 (Prop_lut6_I1_O)        0.045     0.953 r  VGA_inst/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.953    VGA_inst/hcount[5]_i_1_n_0
    SLICE_X85Y144        FDRE                                         r  VGA_inst/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.873     0.875    VGA_inst/clk_25
    SLICE_X85Y144        FDRE                                         r  VGA_inst/hcount_reg[5]/C
                         clock pessimism             -0.259     0.617    
    SLICE_X85Y144        FDRE (Hold_fdre_C_D)         0.092     0.709    VGA_inst/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.813%)  route 0.180ns (49.187%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.590     0.592    VGA_inst/clk_25
    SLICE_X72Y141        FDRE                                         r  VGA_inst/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y141        FDRE (Prop_fdre_C_Q)         0.141     0.733 r  VGA_inst/vcount_reg[1]/Q
                         net (fo=55, routed)          0.180     0.913    VGA_inst/vcount[1]
    SLICE_X72Y140        LUT3 (Prop_lut3_I1_O)        0.045     0.958 r  VGA_inst/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.958    VGA_inst/vcount[2]_i_1_n_0
    SLICE_X72Y140        FDRE                                         r  VGA_inst/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861     0.863    VGA_inst/clk_25
    SLICE_X72Y140        FDRE                                         r  VGA_inst/vcount_reg[2]/C
                         clock pessimism             -0.256     0.608    
    SLICE_X72Y140        FDRE (Hold_fdre_C_D)         0.092     0.700    VGA_inst/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.541%)  route 0.168ns (47.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.590     0.592    VGA_inst/clk_25
    SLICE_X72Y140        FDRE                                         r  VGA_inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y140        FDRE (Prop_fdre_C_Q)         0.141     0.733 r  VGA_inst/vcount_reg[0]/Q
                         net (fo=112, routed)         0.168     0.901    VGA_inst/vcount[0]
    SLICE_X72Y140        LUT4 (Prop_lut4_I2_O)        0.045     0.946 r  VGA_inst/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.946    VGA_inst/vcount[3]_i_1_n_0
    SLICE_X72Y140        FDRE                                         r  VGA_inst/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861     0.863    VGA_inst/clk_25
    SLICE_X72Y140        FDRE                                         r  VGA_inst/vcount_reg[3]/C
                         clock pessimism             -0.272     0.592    
    SLICE_X72Y140        FDRE (Hold_fdre_C_D)         0.092     0.684    VGA_inst/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.371%)  route 0.169ns (47.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.590     0.592    VGA_inst/clk_25
    SLICE_X72Y140        FDRE                                         r  VGA_inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y140        FDRE (Prop_fdre_C_Q)         0.141     0.733 r  VGA_inst/vcount_reg[0]/Q
                         net (fo=112, routed)         0.169     0.902    VGA_inst/vcount[0]
    SLICE_X72Y140        LUT5 (Prop_lut5_I1_O)        0.045     0.947 r  VGA_inst/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.947    VGA_inst/vcount[4]_i_1_n_0
    SLICE_X72Y140        FDRE                                         r  VGA_inst/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861     0.863    VGA_inst/clk_25
    SLICE_X72Y140        FDRE                                         r  VGA_inst/vcount_reg[4]/C
                         clock pessimism             -0.272     0.592    
    SLICE_X72Y140        FDRE (Hold_fdre_C_D)         0.092     0.684    VGA_inst/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.163%)  route 0.245ns (56.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591     0.593    VGA_inst/clk_25
    SLICE_X73Y145        FDRE                                         r  VGA_inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y145        FDRE (Prop_fdre_C_Q)         0.141     0.734 r  VGA_inst/hcount_reg[9]/Q
                         net (fo=15, routed)          0.245     0.979    VGA_inst/p_m_inst/out[9]
    SLICE_X74Y144        LUT6 (Prop_lut6_I1_O)        0.045     1.024 r  VGA_inst/p_m_inst/green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.024    VGA_inst/p_m_inst/green[0]_i_1_n_0
    SLICE_X74Y144        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866     0.868    VGA_inst/p_m_inst/clk_out1
    SLICE_X74Y144        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism             -0.234     0.634    
    SLICE_X74Y144        FDRE (Hold_fdre_C_D)         0.121     0.755    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.563     0.565    VGA_inst/clk_25
    SLICE_X71Y140        FDRE                                         r  VGA_inst/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y140        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  VGA_inst/vcount_reg[6]/Q
                         net (fo=31, routed)          0.180     0.886    VGA_inst/vcount[6]
    SLICE_X71Y140        LUT6 (Prop_lut6_I5_O)        0.045     0.931 r  VGA_inst/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000     0.931    VGA_inst/vcount[6]_i_1_n_0
    SLICE_X71Y140        FDRE                                         r  VGA_inst/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.835     0.836    VGA_inst/clk_25
    SLICE_X71Y140        FDRE                                         r  VGA_inst/vcount_reg[6]/C
                         clock pessimism             -0.272     0.565    
    SLICE_X71Y140        FDRE (Hold_fdre_C_D)         0.091     0.656    VGA_inst/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.602     0.604    VGA_inst/clk_25
    SLICE_X85Y145        FDRE                                         r  VGA_inst/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y145        FDRE (Prop_fdre_C_Q)         0.141     0.745 r  VGA_inst/hcount_reg[4]/Q
                         net (fo=385, routed)         0.180     0.925    VGA_inst/hcount[4]
    SLICE_X85Y145        LUT5 (Prop_lut5_I4_O)        0.045     0.970 r  VGA_inst/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.970    VGA_inst/hcount[4]_i_1_n_0
    SLICE_X85Y145        FDRE                                         r  VGA_inst/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.873     0.875    VGA_inst/clk_25
    SLICE_X85Y145        FDRE                                         r  VGA_inst/hcount_reg[4]/C
                         clock pessimism             -0.272     0.604    
    SLICE_X85Y145        FDRE (Hold_fdre_C_D)         0.091     0.695    VGA_inst/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.817%)  route 0.202ns (49.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593     0.595    VGA_inst/clk_25
    SLICE_X74Y145        FDRE                                         r  VGA_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y145        FDRE (Prop_fdre_C_Q)         0.164     0.759 r  VGA_inst/hcount_reg[7]/Q
                         net (fo=148, routed)         0.202     0.961    VGA_inst/hcount[7]
    SLICE_X73Y145        LUT6 (Prop_lut6_I4_O)        0.045     1.006 r  VGA_inst/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000     1.006    VGA_inst/hcount[9]_i_1_n_0
    SLICE_X73Y145        FDRE                                         r  VGA_inst/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862     0.864    VGA_inst/clk_25
    SLICE_X73Y145        FDRE                                         r  VGA_inst/hcount_reg[9]/C
                         clock pessimism             -0.234     0.631    
    SLICE_X73Y145        FDRE (Hold_fdre_C_D)         0.092     0.723    VGA_inst/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    VGA_inst/divider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X85Y144    VGA_inst/hcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X74Y145    VGA_inst/hcount_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X85Y145    VGA_inst/hcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X84Y144    VGA_inst/hcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X83Y138    VGA_inst/p_m_inst/red_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X85Y145    VGA_inst/hcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X85Y145    VGA_inst/hcount_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X85Y144    VGA_inst/hcount_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y144    VGA_inst/hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y145    VGA_inst/hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y144    VGA_inst/hcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y138    VGA_inst/p_m_inst/red_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y145    VGA_inst/hcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y145    VGA_inst/hcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y144    VGA_inst/hcount_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y139    VGA_inst/hsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y138    VGA_inst/p_m_inst/red_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y145    VGA_inst/hcount_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y144    VGA_inst/hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y145    VGA_inst/hcount_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y145    VGA_inst/hcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y144    VGA_inst/hcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y138    VGA_inst/p_m_inst/red_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y145    VGA_inst/hcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y145    VGA_inst/hcount_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y144    VGA_inst/hcount_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y144    VGA_inst/hcount_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y145    VGA_inst/hcount_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    VGA_inst/divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.949ns  (logic 2.714ns (34.141%)  route 5.235ns (65.859%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.700     5.302    Single_Note_Inst/clk_100
    SLICE_X73Y149        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y149        FDRE (Prop_fdre_C_Q)         0.419     5.721 r  Single_Note_Inst/lut_addr_3_reg[2]/Q
                         net (fo=111, routed)         1.607     7.328    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X63Y155        LUT5 (Prop_lut5_I1_O)        0.327     7.655 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.749     8.404    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X64Y155        LUT6 (Prop_lut6_I1_O)        0.326     8.730 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.730    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X64Y155        MUXF7 (Prop_muxf7_I1_O)      0.245     8.975 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.975    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X64Y155        MUXF8 (Prop_muxf8_I0_O)      0.104     9.079 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           1.386    10.465    Single_Note_Inst/driver_inst/bbstub_spo[8][4]
    SLICE_X70Y149        LUT6 (Prop_lut6_I0_O)        0.316    10.781 f  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_10/O
                         net (fo=2, routed)           0.815    11.595    keyboard_inst/note_arr_reg[3][3]_3
    SLICE_X70Y147        LUT4 (Prop_lut4_I3_O)        0.153    11.748 r  keyboard_inst/pwm_level__2_carry__0_i_1/O
                         net (fo=2, routed)           0.679    12.428    keyboard_inst/compare_reg[7]_0[3]
    SLICE_X70Y147        LUT5 (Prop_lut5_I4_O)        0.331    12.759 r  keyboard_inst/pwm_level__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.759    Single_Note_Inst/note_arr_reg[0][2]_1[3]
    SLICE_X70Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.135 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.135    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X70Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.252 r  Single_Note_Inst/pwm_level__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.252    Single_Note_Inst/driver_inst/D[11]
    SLICE_X70Y148        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.497    14.919    Single_Note_Inst/driver_inst/clk_100
    SLICE_X70Y148        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[11]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X70Y148        FDRE (Setup_fdre_C_D)       -0.150    14.993    Single_Note_Inst/driver_inst/compare_reg[11]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -13.252    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.794ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.155ns  (logic 2.920ns (35.804%)  route 5.235ns (64.196%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.700     5.302    Single_Note_Inst/clk_100
    SLICE_X73Y149        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y149        FDRE (Prop_fdre_C_Q)         0.419     5.721 r  Single_Note_Inst/lut_addr_3_reg[2]/Q
                         net (fo=111, routed)         1.607     7.328    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X63Y155        LUT5 (Prop_lut5_I1_O)        0.327     7.655 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.749     8.404    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X64Y155        LUT6 (Prop_lut6_I1_O)        0.326     8.730 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.730    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X64Y155        MUXF7 (Prop_muxf7_I1_O)      0.245     8.975 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.975    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X64Y155        MUXF8 (Prop_muxf8_I0_O)      0.104     9.079 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           1.386    10.465    Single_Note_Inst/driver_inst/bbstub_spo[8][4]
    SLICE_X70Y149        LUT6 (Prop_lut6_I0_O)        0.316    10.781 f  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_10/O
                         net (fo=2, routed)           0.815    11.595    keyboard_inst/note_arr_reg[3][3]_3
    SLICE_X70Y147        LUT4 (Prop_lut4_I3_O)        0.153    11.748 r  keyboard_inst/pwm_level__2_carry__0_i_1/O
                         net (fo=2, routed)           0.679    12.428    keyboard_inst/compare_reg[7]_0[3]
    SLICE_X70Y147        LUT5 (Prop_lut5_I4_O)        0.331    12.759 r  keyboard_inst/pwm_level__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.759    Single_Note_Inst/note_arr_reg[0][2]_1[3]
    SLICE_X70Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.135 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.135    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X70Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.458 r  Single_Note_Inst/pwm_level__2_carry__1/O[1]
                         net (fo=1, routed)           0.000    13.458    Single_Note_Inst/driver_inst/D[9]
    SLICE_X70Y148        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.497    14.919    Single_Note_Inst/driver_inst/clk_100
    SLICE_X70Y148        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[9]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X70Y148        FDRE (Setup_fdre_C_D)        0.109    15.252    Single_Note_Inst/driver_inst/compare_reg[9]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                         -13.458    
  -------------------------------------------------------------------
                         slack                                  1.794    

Slack (MET) :             1.878ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 2.836ns (35.136%)  route 5.235ns (64.864%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.700     5.302    Single_Note_Inst/clk_100
    SLICE_X73Y149        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y149        FDRE (Prop_fdre_C_Q)         0.419     5.721 r  Single_Note_Inst/lut_addr_3_reg[2]/Q
                         net (fo=111, routed)         1.607     7.328    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X63Y155        LUT5 (Prop_lut5_I1_O)        0.327     7.655 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.749     8.404    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X64Y155        LUT6 (Prop_lut6_I1_O)        0.326     8.730 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.730    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X64Y155        MUXF7 (Prop_muxf7_I1_O)      0.245     8.975 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.975    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X64Y155        MUXF8 (Prop_muxf8_I0_O)      0.104     9.079 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           1.386    10.465    Single_Note_Inst/driver_inst/bbstub_spo[8][4]
    SLICE_X70Y149        LUT6 (Prop_lut6_I0_O)        0.316    10.781 f  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_10/O
                         net (fo=2, routed)           0.815    11.595    keyboard_inst/note_arr_reg[3][3]_3
    SLICE_X70Y147        LUT4 (Prop_lut4_I3_O)        0.153    11.748 r  keyboard_inst/pwm_level__2_carry__0_i_1/O
                         net (fo=2, routed)           0.679    12.428    keyboard_inst/compare_reg[7]_0[3]
    SLICE_X70Y147        LUT5 (Prop_lut5_I4_O)        0.331    12.759 r  keyboard_inst/pwm_level__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.759    Single_Note_Inst/note_arr_reg[0][2]_1[3]
    SLICE_X70Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.135 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.135    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X70Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.374 r  Single_Note_Inst/pwm_level__2_carry__1/O[2]
                         net (fo=1, routed)           0.000    13.374    Single_Note_Inst/driver_inst/D[10]
    SLICE_X70Y148        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.497    14.919    Single_Note_Inst/driver_inst/clk_100
    SLICE_X70Y148        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[10]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X70Y148        FDRE (Setup_fdre_C_D)        0.109    15.252    Single_Note_Inst/driver_inst/compare_reg[10]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                         -13.374    
  -------------------------------------------------------------------
                         slack                                  1.878    

Slack (MET) :             1.898ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.051ns  (logic 2.816ns (34.975%)  route 5.235ns (65.025%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.700     5.302    Single_Note_Inst/clk_100
    SLICE_X73Y149        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y149        FDRE (Prop_fdre_C_Q)         0.419     5.721 r  Single_Note_Inst/lut_addr_3_reg[2]/Q
                         net (fo=111, routed)         1.607     7.328    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X63Y155        LUT5 (Prop_lut5_I1_O)        0.327     7.655 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.749     8.404    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X64Y155        LUT6 (Prop_lut6_I1_O)        0.326     8.730 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.730    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X64Y155        MUXF7 (Prop_muxf7_I1_O)      0.245     8.975 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.975    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X64Y155        MUXF8 (Prop_muxf8_I0_O)      0.104     9.079 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           1.386    10.465    Single_Note_Inst/driver_inst/bbstub_spo[8][4]
    SLICE_X70Y149        LUT6 (Prop_lut6_I0_O)        0.316    10.781 f  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_10/O
                         net (fo=2, routed)           0.815    11.595    keyboard_inst/note_arr_reg[3][3]_3
    SLICE_X70Y147        LUT4 (Prop_lut4_I3_O)        0.153    11.748 r  keyboard_inst/pwm_level__2_carry__0_i_1/O
                         net (fo=2, routed)           0.679    12.428    keyboard_inst/compare_reg[7]_0[3]
    SLICE_X70Y147        LUT5 (Prop_lut5_I4_O)        0.331    12.759 r  keyboard_inst/pwm_level__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.759    Single_Note_Inst/note_arr_reg[0][2]_1[3]
    SLICE_X70Y147        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.135 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.135    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X70Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.354 r  Single_Note_Inst/pwm_level__2_carry__1/O[0]
                         net (fo=1, routed)           0.000    13.354    Single_Note_Inst/driver_inst/D[8]
    SLICE_X70Y148        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.497    14.919    Single_Note_Inst/driver_inst/clk_100
    SLICE_X70Y148        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[8]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X70Y148        FDRE (Setup_fdre_C_D)        0.109    15.252    Single_Note_Inst/driver_inst/compare_reg[8]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                         -13.354    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             2.238ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.711ns  (logic 2.476ns (32.108%)  route 5.235ns (67.892%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.700     5.302    Single_Note_Inst/clk_100
    SLICE_X73Y149        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y149        FDRE (Prop_fdre_C_Q)         0.419     5.721 r  Single_Note_Inst/lut_addr_3_reg[2]/Q
                         net (fo=111, routed)         1.607     7.328    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X63Y155        LUT5 (Prop_lut5_I1_O)        0.327     7.655 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.749     8.404    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X64Y155        LUT6 (Prop_lut6_I1_O)        0.326     8.730 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.730    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X64Y155        MUXF7 (Prop_muxf7_I1_O)      0.245     8.975 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.975    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X64Y155        MUXF8 (Prop_muxf8_I0_O)      0.104     9.079 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           1.386    10.465    Single_Note_Inst/driver_inst/bbstub_spo[8][4]
    SLICE_X70Y149        LUT6 (Prop_lut6_I0_O)        0.316    10.781 f  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_10/O
                         net (fo=2, routed)           0.815    11.595    keyboard_inst/note_arr_reg[3][3]_3
    SLICE_X70Y147        LUT4 (Prop_lut4_I3_O)        0.153    11.748 r  keyboard_inst/pwm_level__2_carry__0_i_1/O
                         net (fo=2, routed)           0.679    12.428    keyboard_inst/compare_reg[7]_0[3]
    SLICE_X70Y147        LUT5 (Prop_lut5_I4_O)        0.331    12.759 r  keyboard_inst/pwm_level__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.759    Single_Note_Inst/note_arr_reg[0][2]_1[3]
    SLICE_X70Y147        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    13.014 r  Single_Note_Inst/pwm_level__2_carry__0/O[3]
                         net (fo=1, routed)           0.000    13.014    Single_Note_Inst/driver_inst/D[7]
    SLICE_X70Y147        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.497    14.919    Single_Note_Inst/driver_inst/clk_100
    SLICE_X70Y147        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[7]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X70Y147        FDRE (Setup_fdre_C_D)        0.109    15.252    Single_Note_Inst/driver_inst/compare_reg[7]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                         -13.014    
  -------------------------------------------------------------------
                         slack                                  2.238    

Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[1][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 1.601ns (22.675%)  route 5.460ns (77.325%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.703     5.305    keyboard_inst/clk_100
    SLICE_X79Y140        FDSE                                         r  keyboard_inst/note_arr_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y140        FDSE (Prop_fdse_C_Q)         0.456     5.761 f  keyboard_inst/note_arr_reg[1][2]/Q
                         net (fo=25, routed)          2.054     7.815    keyboard_inst/note_out[1][2]
    SLICE_X80Y150        LUT4 (Prop_lut4_I1_O)        0.153     7.968 r  keyboard_inst/lut_addr_10_carry_i_5/O
                         net (fo=2, routed)           0.708     8.676    keyboard_inst/lut_addr_1_reg[0]_0
    SLICE_X80Y150        LUT5 (Prop_lut5_I4_O)        0.331     9.007 f  keyboard_inst/lut_addr_10_carry_i_8/O
                         net (fo=1, routed)           0.730     9.737    keyboard_inst/lut_addr_10_carry_i_8_n_0
    SLICE_X78Y148        LUT6 (Prop_lut6_I5_O)        0.124     9.861 r  keyboard_inst/lut_addr_10_carry_i_2/O
                         net (fo=1, routed)           0.000     9.861    Single_Note_Inst/S[1]
    SLICE_X78Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.241 r  Single_Note_Inst/lut_addr_10_carry/CO[3]
                         net (fo=1, routed)           0.000    10.241    Single_Note_Inst/lut_addr_10_carry_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.398 r  Single_Note_Inst/lut_addr_10_carry__0/CO[1]
                         net (fo=28, routed)          1.968    12.366    Single_Note_Inst/sel
    SLICE_X58Y149        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.494    14.916    Single_Note_Inst/clk_100
    SLICE_X58Y149        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[1]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X58Y149        FDRE (Setup_fdre_C_CE)      -0.377    14.763    Single_Note_Inst/lut_addr_1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -12.366    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[1][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 1.601ns (22.675%)  route 5.460ns (77.325%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.703     5.305    keyboard_inst/clk_100
    SLICE_X79Y140        FDSE                                         r  keyboard_inst/note_arr_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y140        FDSE (Prop_fdse_C_Q)         0.456     5.761 f  keyboard_inst/note_arr_reg[1][2]/Q
                         net (fo=25, routed)          2.054     7.815    keyboard_inst/note_out[1][2]
    SLICE_X80Y150        LUT4 (Prop_lut4_I1_O)        0.153     7.968 r  keyboard_inst/lut_addr_10_carry_i_5/O
                         net (fo=2, routed)           0.708     8.676    keyboard_inst/lut_addr_1_reg[0]_0
    SLICE_X80Y150        LUT5 (Prop_lut5_I4_O)        0.331     9.007 f  keyboard_inst/lut_addr_10_carry_i_8/O
                         net (fo=1, routed)           0.730     9.737    keyboard_inst/lut_addr_10_carry_i_8_n_0
    SLICE_X78Y148        LUT6 (Prop_lut6_I5_O)        0.124     9.861 r  keyboard_inst/lut_addr_10_carry_i_2/O
                         net (fo=1, routed)           0.000     9.861    Single_Note_Inst/S[1]
    SLICE_X78Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.241 r  Single_Note_Inst/lut_addr_10_carry/CO[3]
                         net (fo=1, routed)           0.000    10.241    Single_Note_Inst/lut_addr_10_carry_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.398 r  Single_Note_Inst/lut_addr_10_carry__0/CO[1]
                         net (fo=28, routed)          1.968    12.366    Single_Note_Inst/sel
    SLICE_X58Y149        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.494    14.916    Single_Note_Inst/clk_100
    SLICE_X58Y149        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[2]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X58Y149        FDRE (Setup_fdre_C_CE)      -0.377    14.763    Single_Note_Inst/lut_addr_1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -12.366    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.370ns  (logic 2.316ns (31.423%)  route 5.054ns (68.577%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.798     5.401    Single_Note_Inst/clk_100
    SLICE_X60Y150        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y150        FDRE (Prop_fdre_C_Q)         0.478     5.879 r  Single_Note_Inst/lut_addr_1_reg[4]/Q
                         net (fo=109, routed)         1.407     7.286    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X59Y149        LUT6 (Prop_lut6_I1_O)        0.295     7.581 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     7.581    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_24_n_0
    SLICE_X59Y149        MUXF7 (Prop_muxf7_I1_O)      0.217     7.798 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     7.798    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_10_n_0
    SLICE_X59Y149        MUXF8 (Prop_muxf8_I1_O)      0.094     7.892 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.642     8.533    Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3_n_0
    SLICE_X58Y149        LUT6 (Prop_lut6_I3_O)        0.316     8.849 r  Single_Note_Inst/dmg1/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=2, routed)           1.510    10.359    keyboard_inst/bbstub_spo[9][2]
    SLICE_X72Y149        LUT6 (Prop_lut6_I1_O)        0.124    10.483 f  keyboard_inst/pwm_level__2_carry_i_12/O
                         net (fo=2, routed)           0.894    11.377    keyboard_inst/compare_reg[7]
    SLICE_X71Y146        LUT4 (Prop_lut4_I0_O)        0.124    11.501 r  keyboard_inst/pwm_level__2_carry__0_i_4/O
                         net (fo=2, routed)           0.602    12.103    keyboard_inst/compare_reg[7]_0[0]
    SLICE_X70Y147        LUT5 (Prop_lut5_I4_O)        0.124    12.227 r  keyboard_inst/pwm_level__2_carry__0_i_8/O
                         net (fo=1, routed)           0.000    12.227    Single_Note_Inst/note_arr_reg[0][2]_1[0]
    SLICE_X70Y147        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    12.771 r  Single_Note_Inst/pwm_level__2_carry__0/O[2]
                         net (fo=1, routed)           0.000    12.771    Single_Note_Inst/driver_inst/D[6]
    SLICE_X70Y147        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.497    14.919    Single_Note_Inst/driver_inst/clk_100
    SLICE_X70Y147        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[6]/C
                         clock pessimism              0.188    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X70Y147        FDRE (Setup_fdre_C_D)        0.109    15.181    Single_Note_Inst/driver_inst/compare_reg[6]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -12.771    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[1][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.051ns  (logic 1.601ns (22.706%)  route 5.450ns (77.294%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.703     5.305    keyboard_inst/clk_100
    SLICE_X79Y140        FDSE                                         r  keyboard_inst/note_arr_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y140        FDSE (Prop_fdse_C_Q)         0.456     5.761 f  keyboard_inst/note_arr_reg[1][2]/Q
                         net (fo=25, routed)          2.054     7.815    keyboard_inst/note_out[1][2]
    SLICE_X80Y150        LUT4 (Prop_lut4_I1_O)        0.153     7.968 r  keyboard_inst/lut_addr_10_carry_i_5/O
                         net (fo=2, routed)           0.708     8.676    keyboard_inst/lut_addr_1_reg[0]_0
    SLICE_X80Y150        LUT5 (Prop_lut5_I4_O)        0.331     9.007 f  keyboard_inst/lut_addr_10_carry_i_8/O
                         net (fo=1, routed)           0.730     9.737    keyboard_inst/lut_addr_10_carry_i_8_n_0
    SLICE_X78Y148        LUT6 (Prop_lut6_I5_O)        0.124     9.861 r  keyboard_inst/lut_addr_10_carry_i_2/O
                         net (fo=1, routed)           0.000     9.861    Single_Note_Inst/S[1]
    SLICE_X78Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.241 r  Single_Note_Inst/lut_addr_10_carry/CO[3]
                         net (fo=1, routed)           0.000    10.241    Single_Note_Inst/lut_addr_10_carry_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.398 r  Single_Note_Inst/lut_addr_10_carry__0/CO[1]
                         net (fo=28, routed)          1.958    12.356    Single_Note_Inst/sel
    SLICE_X59Y152        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.668    15.090    Single_Note_Inst/clk_100
    SLICE_X59Y152        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[6]/C
                         clock pessimism              0.188    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X59Y152        FDRE (Setup_fdre_C_CE)      -0.413    14.830    Single_Note_Inst/lut_addr_1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -12.356    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[1][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.051ns  (logic 1.601ns (22.706%)  route 5.450ns (77.294%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.703     5.305    keyboard_inst/clk_100
    SLICE_X79Y140        FDSE                                         r  keyboard_inst/note_arr_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y140        FDSE (Prop_fdse_C_Q)         0.456     5.761 f  keyboard_inst/note_arr_reg[1][2]/Q
                         net (fo=25, routed)          2.054     7.815    keyboard_inst/note_out[1][2]
    SLICE_X80Y150        LUT4 (Prop_lut4_I1_O)        0.153     7.968 r  keyboard_inst/lut_addr_10_carry_i_5/O
                         net (fo=2, routed)           0.708     8.676    keyboard_inst/lut_addr_1_reg[0]_0
    SLICE_X80Y150        LUT5 (Prop_lut5_I4_O)        0.331     9.007 f  keyboard_inst/lut_addr_10_carry_i_8/O
                         net (fo=1, routed)           0.730     9.737    keyboard_inst/lut_addr_10_carry_i_8_n_0
    SLICE_X78Y148        LUT6 (Prop_lut6_I5_O)        0.124     9.861 r  keyboard_inst/lut_addr_10_carry_i_2/O
                         net (fo=1, routed)           0.000     9.861    Single_Note_Inst/S[1]
    SLICE_X78Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.241 r  Single_Note_Inst/lut_addr_10_carry/CO[3]
                         net (fo=1, routed)           0.000    10.241    Single_Note_Inst/lut_addr_10_carry_n_0
    SLICE_X78Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.398 r  Single_Note_Inst/lut_addr_10_carry__0/CO[1]
                         net (fo=28, routed)          1.958    12.356    Single_Note_Inst/sel
    SLICE_X59Y152        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.668    15.090    Single_Note_Inst/clk_100
    SLICE_X59Y152        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[7]/C
                         clock pessimism              0.188    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X59Y152        FDRE (Setup_fdre_C_CE)      -0.413    14.830    Single_Note_Inst/lut_addr_1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -12.356    
  -------------------------------------------------------------------
                         slack                                  2.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.552%)  route 0.121ns (25.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.595     1.514    Single_Note_Inst/clk_100
    SLICE_X79Y149        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y149        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  Single_Note_Inst/sine_count_1_reg[14]/Q
                         net (fo=2, routed)           0.120     1.776    Single_Note_Inst/sine_count_1_reg[14]
    SLICE_X79Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.936 r  Single_Note_Inst/sine_count_1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.937    Single_Note_Inst/sine_count_1_reg[12]_i_1_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.991 r  Single_Note_Inst/sine_count_1_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.991    Single_Note_Inst/sine_count_1_reg[16]_i_1_n_7
    SLICE_X79Y150        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.942     2.107    Single_Note_Inst/clk_100
    SLICE_X79Y150        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[16]/C
                         clock pessimism             -0.250     1.857    
    SLICE_X79Y150        FDRE (Hold_fdre_C_D)         0.105     1.962    Single_Note_Inst/sine_count_1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Single_Note_Inst/sine_count_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/sine_count_1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.341%)  route 0.121ns (23.659%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.595     1.514    Single_Note_Inst/clk_100
    SLICE_X79Y149        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y149        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  Single_Note_Inst/sine_count_1_reg[14]/Q
                         net (fo=2, routed)           0.120     1.776    Single_Note_Inst/sine_count_1_reg[14]
    SLICE_X79Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.936 r  Single_Note_Inst/sine_count_1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.937    Single_Note_Inst/sine_count_1_reg[12]_i_1_n_0
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.027 r  Single_Note_Inst/sine_count_1_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.027    Single_Note_Inst/sine_count_1_reg[16]_i_1_n_6
    SLICE_X79Y150        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.942     2.107    Single_Note_Inst/clk_100
    SLICE_X79Y150        FDRE                                         r  Single_Note_Inst/sine_count_1_reg[17]/C
                         clock pessimism             -0.250     1.857    
    SLICE_X79Y150        FDRE (Hold_fdre_C_D)         0.105     1.962    Single_Note_Inst/sine_count_1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/cnt0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/cnt0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.868%)  route 0.122ns (39.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.588     1.507    keyboard_inst/PS2/debounce/clk_100
    SLICE_X89Y124        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y124        FDRE (Prop_fdre_C_Q)         0.141     1.648 f  keyboard_inst/PS2/debounce/cnt0_reg[3]/Q
                         net (fo=6, routed)           0.122     1.770    keyboard_inst/PS2/debounce/cnt0_reg[3]
    SLICE_X88Y124        LUT5 (Prop_lut5_I2_O)        0.048     1.818 r  keyboard_inst/PS2/debounce/cnt0[1]_i_1/O
                         net (fo=1, routed)           0.000     1.818    keyboard_inst/PS2/debounce/cnt0[1]_i_1_n_0
    SLICE_X88Y124        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.856     2.022    keyboard_inst/PS2/debounce/clk_100
    SLICE_X88Y124        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[1]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X88Y124        FDRE (Hold_fdre_C_D)         0.131     1.651    keyboard_inst/PS2/debounce/cnt0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/cnt0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/cnt0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.189ns (60.093%)  route 0.126ns (39.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.588     1.507    keyboard_inst/PS2/debounce/clk_100
    SLICE_X89Y124        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y124        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  keyboard_inst/PS2/debounce/cnt0_reg[3]/Q
                         net (fo=6, routed)           0.126     1.774    keyboard_inst/PS2/debounce/cnt0_reg[3]
    SLICE_X88Y124        LUT5 (Prop_lut5_I4_O)        0.048     1.822 r  keyboard_inst/PS2/debounce/cnt0[4]_i_1/O
                         net (fo=1, routed)           0.000     1.822    keyboard_inst/PS2/debounce/cnt0[4]_i_1_n_0
    SLICE_X88Y124        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.856     2.022    keyboard_inst/PS2/debounce/clk_100
    SLICE_X88Y124        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[4]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X88Y124        FDRE (Hold_fdre_C_D)         0.131     1.651    keyboard_inst/PS2/debounce/cnt0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/cnt0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/cnt0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.588     1.507    keyboard_inst/PS2/debounce/clk_100
    SLICE_X89Y124        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y124        FDRE (Prop_fdre_C_Q)         0.141     1.648 f  keyboard_inst/PS2/debounce/cnt0_reg[3]/Q
                         net (fo=6, routed)           0.122     1.770    keyboard_inst/PS2/debounce/cnt0_reg[3]
    SLICE_X88Y124        LUT5 (Prop_lut5_I2_O)        0.045     1.815 r  keyboard_inst/PS2/debounce/cnt0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.815    keyboard_inst/PS2/debounce/cnt0[0]_i_1_n_0
    SLICE_X88Y124        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.856     2.022    keyboard_inst/PS2/debounce/clk_100
    SLICE_X88Y124        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[0]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X88Y124        FDRE (Hold_fdre_C_D)         0.120     1.640    keyboard_inst/PS2/debounce/cnt0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/cnt0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/cnt0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.588     1.507    keyboard_inst/PS2/debounce/clk_100
    SLICE_X89Y124        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y124        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  keyboard_inst/PS2/debounce/cnt0_reg[3]/Q
                         net (fo=6, routed)           0.126     1.774    keyboard_inst/PS2/debounce/cnt0_reg[3]
    SLICE_X88Y124        LUT5 (Prop_lut5_I1_O)        0.045     1.819 r  keyboard_inst/PS2/debounce/cnt0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.819    keyboard_inst/PS2/debounce/cnt0[2]_i_1_n_0
    SLICE_X88Y124        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.856     2.022    keyboard_inst/PS2/debounce/clk_100
    SLICE_X88Y124        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[2]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X88Y124        FDRE (Hold_fdre_C_D)         0.121     1.641    keyboard_inst/PS2/debounce/cnt0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.209ns (29.847%)  route 0.491ns (70.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.561     1.480    Single_Note_Inst/clk_100
    SLICE_X58Y149        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y149        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  Single_Note_Inst/lut_addr_1_reg[1]/Q
                         net (fo=110, routed)         0.491     2.136    Single_Note_Inst/lut_addr_1_reg__0[1]
    SLICE_X60Y150        LUT6 (Prop_lut6_I1_O)        0.045     2.181 r  Single_Note_Inst/lut_addr_1[5]_i_1/O
                         net (fo=1, routed)           0.000     2.181    Single_Note_Inst/p_0_in[5]
    SLICE_X60Y150        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.918     2.083    Single_Note_Inst/clk_100
    SLICE_X60Y150        FDRE                                         r  Single_Note_Inst/lut_addr_1_reg[5]/C
                         clock pessimism             -0.250     1.833    
    SLICE_X60Y150        FDRE (Hold_fdre_C_D)         0.121     1.954    Single_Note_Inst/lut_addr_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/cnt0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/cnt0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.506%)  route 0.136ns (39.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.588     1.507    keyboard_inst/PS2/debounce/clk_100
    SLICE_X88Y124        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y124        FDRE (Prop_fdre_C_Q)         0.164     1.671 r  keyboard_inst/PS2/debounce/cnt0_reg[0]/Q
                         net (fo=6, routed)           0.136     1.808    keyboard_inst/PS2/debounce/cnt0_reg[0]
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.045     1.853 r  keyboard_inst/PS2/debounce/cnt0[3]_i_1/O
                         net (fo=1, routed)           0.000     1.853    keyboard_inst/PS2/debounce/cnt0[3]_i_1_n_0
    SLICE_X89Y124        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.856     2.022    keyboard_inst/PS2/debounce/clk_100
    SLICE_X89Y124        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[3]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X89Y124        FDRE (Hold_fdre_C_D)         0.091     1.611    keyboard_inst/PS2/debounce/cnt0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Single_Note_Inst/lut_addr_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.383%)  route 0.181ns (49.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.666     1.586    Single_Note_Inst/clk_100
    SLICE_X79Y151        FDRE                                         r  Single_Note_Inst/lut_addr_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y151        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  Single_Note_Inst/lut_addr_2_reg[6]/Q
                         net (fo=16, routed)          0.181     1.908    Single_Note_Inst/lut_addr_2_reg__0[6]
    SLICE_X79Y151        LUT5 (Prop_lut5_I3_O)        0.043     1.951 r  Single_Note_Inst/lut_addr_2[9]_i_1/O
                         net (fo=1, routed)           0.000     1.951    Single_Note_Inst/p_0_in__0[9]
    SLICE_X79Y151        FDRE                                         r  Single_Note_Inst/lut_addr_2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.942     2.107    Single_Note_Inst/clk_100
    SLICE_X79Y151        FDRE                                         r  Single_Note_Inst/lut_addr_2_reg[9]/C
                         clock pessimism             -0.521     1.586    
    SLICE_X79Y151        FDRE (Hold_fdre_C_D)         0.107     1.693    Single_Note_Inst/lut_addr_2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/cnt1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/cnt1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.591     1.510    keyboard_inst/PS2/debounce/clk_100
    SLICE_X88Y127        FDRE                                         r  keyboard_inst/PS2/debounce/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y127        FDRE (Prop_fdre_C_Q)         0.164     1.674 r  keyboard_inst/PS2/debounce/cnt1_reg[1]/Q
                         net (fo=6, routed)           0.186     1.861    keyboard_inst/PS2/debounce/cnt1_reg__0[1]
    SLICE_X88Y127        LUT3 (Prop_lut3_I1_O)        0.043     1.904 r  keyboard_inst/PS2/debounce/cnt1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.904    keyboard_inst/PS2/debounce/p_0_in[2]
    SLICE_X88Y127        FDRE                                         r  keyboard_inst/PS2/debounce/cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.859     2.025    keyboard_inst/PS2/debounce/clk_100
    SLICE_X88Y127        FDRE                                         r  keyboard_inst/PS2/debounce/cnt1_reg[2]/C
                         clock pessimism             -0.514     1.510    
    SLICE_X88Y127        FDRE (Hold_fdre_C_D)         0.131     1.641    keyboard_inst/PS2/debounce/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X66Y146   Single_Note_Inst/lut_addr_0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y148   Single_Note_Inst/lut_addr_0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y148   Single_Note_Inst/lut_addr_0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X66Y146   Single_Note_Inst/lut_addr_0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X66Y146   Single_Note_Inst/lut_addr_0_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y148   Single_Note_Inst/lut_addr_0_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y149   Single_Note_Inst/sine_count_1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y149   Single_Note_Inst/sine_count_1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y149   Single_Note_Inst/sine_count_1_reg[15]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X78Y139   keyboard_inst/note_arr_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y140   keyboard_inst/note_arr_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y140   keyboard_inst/note_arr_reg[1][1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X79Y140   keyboard_inst/note_arr_reg[1][2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X79Y140   keyboard_inst/note_arr_reg[1][3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X79Y139   keyboard_inst/note_arr_reg[2][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y147   Single_Note_Inst/driver_inst/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y150   Single_Note_Inst/sine_count_1_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y150   Single_Note_Inst/sine_count_1_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y146   Single_Note_Inst/sine_count_1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y144   Single_Note_Inst/sine_count_2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y146   Single_Note_Inst/sine_count_2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y146   Single_Note_Inst/sine_count_2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y147   Single_Note_Inst/sine_count_2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y147   Single_Note_Inst/sine_count_2_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y150   Single_Note_Inst/lut_addr_1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y149   Single_Note_Inst/lut_addr_1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y149   Single_Note_Inst/lut_addr_1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y150   Single_Note_Inst/lut_addr_1_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y150   Single_Note_Inst/lut_addr_1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            6  Failing Endpoints,  Worst Slack       -1.512ns,  Total Violation       -8.123ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.807ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.512ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.612ns  (logic 1.572ns (20.652%)  route 6.040ns (79.348%))
  Logic Levels:           9  (LUT2=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -3.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 41.586 - 40.000 ) 
    Source Clock Delay      (SCD):    5.314ns = ( 35.314 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.712    35.314    keyboard_inst/clk_100
    SLICE_X82Y139        FDRE                                         r  keyboard_inst/note_arr_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y139        FDRE (Prop_fdre_C_Q)         0.456    35.770 r  keyboard_inst/note_arr_reg[0][1]/Q
                         net (fo=36, routed)          1.317    37.088    keyboard_inst/note_out[0][1]
    SLICE_X79Y139        LUT5 (Prop_lut5_I3_O)        0.124    37.212 f  keyboard_inst/red[2]_i_156/O
                         net (fo=2, routed)           0.982    38.194    keyboard_inst/red[2]_i_156_n_0
    SLICE_X82Y141        LUT6 (Prop_lut6_I5_O)        0.124    38.318 r  keyboard_inst/red[0]_i_127/O
                         net (fo=3, routed)           0.325    38.643    keyboard_inst/red_reg[0]_10
    SLICE_X86Y141        LUT2 (Prop_lut2_I1_O)        0.124    38.767 f  keyboard_inst/red[0]_i_77/O
                         net (fo=11, routed)          0.712    39.480    VGA_inst/p_m_inst/octave_arr_reg[3][0]_5
    SLICE_X84Y141        LUT5 (Prop_lut5_I4_O)        0.124    39.604 f  VGA_inst/p_m_inst/red[2]_i_194/O
                         net (fo=2, routed)           0.416    40.020    VGA_inst/p_m_inst/red[2]_i_194_n_0
    SLICE_X85Y141        LUT6 (Prop_lut6_I1_O)        0.124    40.144 r  VGA_inst/p_m_inst/red[2]_i_109/O
                         net (fo=1, routed)           0.403    40.547    VGA_inst/p_m_inst/red[2]_i_109_n_0
    SLICE_X85Y140        LUT5 (Prop_lut5_I2_O)        0.124    40.671 f  VGA_inst/p_m_inst/red[2]_i_46/O
                         net (fo=1, routed)           1.150    41.821    VGA_inst/p_m_inst/red[2]_i_46_n_0
    SLICE_X78Y133        LUT6 (Prop_lut6_I1_O)        0.124    41.945 f  VGA_inst/p_m_inst/red[2]_i_17/O
                         net (fo=1, routed)           0.436    42.380    VGA_inst/p_m_inst/red[2]_i_17_n_0
    SLICE_X78Y133        LUT6 (Prop_lut6_I0_O)        0.124    42.504 f  VGA_inst/p_m_inst/red[2]_i_4/O
                         net (fo=1, routed)           0.298    42.802    VGA_inst/p_m_inst/red[2]_i_4_n_0
    SLICE_X81Y133        LUT6 (Prop_lut6_I2_O)        0.124    42.926 r  VGA_inst/p_m_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000    42.926    VGA_inst/p_m_inst/red[2]_i_1_n_0
    SLICE_X81Y133        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.583    41.586    VGA_inst/p_m_inst/clk_out1
    SLICE_X81Y133        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.000    41.586    
                         clock uncertainty           -0.202    41.384    
    SLICE_X81Y133        FDRE (Setup_fdre_C_D)        0.031    41.415    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         41.415    
                         arrival time                         -42.926    
  -------------------------------------------------------------------
                         slack                                 -1.512    

Slack (VIOLATED) :        -1.483ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.641ns  (logic 1.572ns (20.574%)  route 6.069ns (79.426%))
  Logic Levels:           9  (LUT2=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 41.585 - 40.000 ) 
    Source Clock Delay      (SCD):    5.306ns = ( 35.306 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.704    35.306    keyboard_inst/clk_100
    SLICE_X79Y141        FDRE                                         r  keyboard_inst/note_arr_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y141        FDRE (Prop_fdre_C_Q)         0.456    35.762 f  keyboard_inst/note_arr_reg[2][1]/Q
                         net (fo=35, routed)          1.113    36.875    keyboard_inst/note_out[2][1]
    SLICE_X79Y141        LUT2 (Prop_lut2_I0_O)        0.124    36.999 f  keyboard_inst/red[0]_i_171/O
                         net (fo=3, routed)           0.845    37.844    keyboard_inst/red[0]_i_171_n_0
    SLICE_X83Y142        LUT6 (Prop_lut6_I0_O)        0.124    37.968 f  keyboard_inst/green[2]_i_294/O
                         net (fo=3, routed)           0.461    38.429    keyboard_inst/green[2]_i_294_n_0
    SLICE_X83Y144        LUT6 (Prop_lut6_I5_O)        0.124    38.553 r  keyboard_inst/green[2]_i_299/O
                         net (fo=4, routed)           0.572    39.125    VGA_inst/p_m_inst/octave_arr_reg[1][0]
    SLICE_X79Y144        LUT6 (Prop_lut6_I4_O)        0.124    39.249 f  VGA_inst/p_m_inst/green[2]_i_156/O
                         net (fo=2, routed)           0.813    40.062    VGA_inst/p_m_inst/green[2]_i_156_n_0
    SLICE_X77Y144        LUT5 (Prop_lut5_I0_O)        0.124    40.186 f  VGA_inst/p_m_inst/green[2]_i_63/O
                         net (fo=3, routed)           0.589    40.775    VGA_inst/p_m_inst/green[2]_i_63_n_0
    SLICE_X74Y142        LUT2 (Prop_lut2_I1_O)        0.124    40.899 r  VGA_inst/p_m_inst/green[2]_i_66/O
                         net (fo=2, routed)           0.821    41.721    VGA_inst/p_m_inst/green[2]_i_66_n_0
    SLICE_X76Y140        LUT6 (Prop_lut6_I4_O)        0.124    41.845 r  VGA_inst/p_m_inst/green[2]_i_24/O
                         net (fo=1, routed)           0.545    42.390    VGA_inst/p_m_inst/green[2]_i_24_n_0
    SLICE_X73Y140        LUT6 (Prop_lut6_I2_O)        0.124    42.514 f  VGA_inst/p_m_inst/green[2]_i_6/O
                         net (fo=1, routed)           0.309    42.823    VGA_inst/p_m_inst/green[2]_i_6_n_0
    SLICE_X74Y140        LUT6 (Prop_lut6_I5_O)        0.124    42.947 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000    42.947    VGA_inst/p_m_inst/green[2]_i_1_n_0
    SLICE_X74Y140        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.582    41.585    VGA_inst/p_m_inst/clk_out1
    SLICE_X74Y140        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.000    41.585    
                         clock uncertainty           -0.202    41.383    
    SLICE_X74Y140        FDRE (Setup_fdre_C_D)        0.081    41.464    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.464    
                         arrival time                         -42.947    
  -------------------------------------------------------------------
                         slack                                 -1.483    

Slack (VIOLATED) :        -1.371ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[2][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.492ns  (logic 1.572ns (20.982%)  route 5.920ns (79.018%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -3.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 41.597 - 40.000 ) 
    Source Clock Delay      (SCD):    5.305ns = ( 35.305 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.703    35.305    keyboard_inst/clk_100
    SLICE_X79Y139        FDSE                                         r  keyboard_inst/note_arr_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDSE (Prop_fdse_C_Q)         0.456    35.761 f  keyboard_inst/note_arr_reg[2][3]/Q
                         net (fo=36, routed)          0.942    36.704    keyboard_inst/note_out[2][3]
    SLICE_X78Y142        LUT4 (Prop_lut4_I0_O)        0.124    36.828 r  keyboard_inst/red[0]_i_165/O
                         net (fo=3, routed)           0.467    37.295    keyboard_inst/red[0]_i_165_n_0
    SLICE_X78Y141        LUT6 (Prop_lut6_I0_O)        0.124    37.419 f  keyboard_inst/red[0]_i_143/O
                         net (fo=2, routed)           0.941    38.360    keyboard_inst/red[0]_i_143_n_0
    SLICE_X78Y138        LUT6 (Prop_lut6_I3_O)        0.124    38.484 r  keyboard_inst/red[0]_i_99/O
                         net (fo=11, routed)          0.938    39.422    VGA_inst/p_m_inst/octave_arr_reg[0][0]
    SLICE_X82Y135        LUT5 (Prop_lut5_I2_O)        0.124    39.546 r  VGA_inst/p_m_inst/red[0]_i_137/O
                         net (fo=2, routed)           0.718    40.264    VGA_inst/p_m_inst/red[0]_i_137_n_0
    SLICE_X87Y134        LUT6 (Prop_lut6_I1_O)        0.124    40.388 r  VGA_inst/p_m_inst/red[0]_i_97/O
                         net (fo=2, routed)           0.464    40.853    VGA_inst/p_m_inst/red[0]_i_97_n_0
    SLICE_X82Y136        LUT2 (Prop_lut2_I1_O)        0.124    40.977 f  VGA_inst/p_m_inst/red[0]_i_55/O
                         net (fo=1, routed)           0.161    41.138    VGA_inst/p_m_inst/red[0]_i_55_n_0
    SLICE_X82Y136        LUT6 (Prop_lut6_I0_O)        0.124    41.262 f  VGA_inst/p_m_inst/red[0]_i_22/O
                         net (fo=1, routed)           0.563    41.825    VGA_inst/p_m_inst/red[0]_i_22_n_0
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.124    41.949 r  VGA_inst/p_m_inst/red[0]_i_6/O
                         net (fo=1, routed)           0.724    42.673    VGA_inst/p_m_inst/red[0]_i_6_n_0
    SLICE_X82Y138        LUT6 (Prop_lut6_I4_O)        0.124    42.797 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=1, routed)           0.000    42.797    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X82Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.594    41.597    VGA_inst/p_m_inst/clk_out1
    SLICE_X82Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/C
                         clock pessimism              0.000    41.597    
                         clock uncertainty           -0.202    41.395    
    SLICE_X82Y138        FDRE (Setup_fdre_C_D)        0.032    41.427    VGA_inst/p_m_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         41.427    
                         arrival time                         -42.797    
  -------------------------------------------------------------------
                         slack                                 -1.371    

Slack (VIOLATED) :        -1.334ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.493ns  (logic 1.572ns (20.979%)  route 5.921ns (79.021%))
  Logic Levels:           9  (LUT2=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -3.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 41.587 - 40.000 ) 
    Source Clock Delay      (SCD):    5.306ns = ( 35.306 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.704    35.306    keyboard_inst/clk_100
    SLICE_X79Y141        FDRE                                         r  keyboard_inst/note_arr_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y141        FDRE (Prop_fdre_C_Q)         0.456    35.762 f  keyboard_inst/note_arr_reg[2][1]/Q
                         net (fo=35, routed)          1.113    36.875    keyboard_inst/note_out[2][1]
    SLICE_X79Y141        LUT2 (Prop_lut2_I0_O)        0.124    36.999 f  keyboard_inst/red[0]_i_171/O
                         net (fo=3, routed)           0.845    37.844    keyboard_inst/red[0]_i_171_n_0
    SLICE_X83Y142        LUT6 (Prop_lut6_I0_O)        0.124    37.968 f  keyboard_inst/green[2]_i_294/O
                         net (fo=3, routed)           0.461    38.429    keyboard_inst/green[2]_i_294_n_0
    SLICE_X83Y144        LUT6 (Prop_lut6_I5_O)        0.124    38.553 r  keyboard_inst/green[2]_i_299/O
                         net (fo=4, routed)           0.572    39.125    VGA_inst/p_m_inst/octave_arr_reg[1][0]
    SLICE_X79Y144        LUT6 (Prop_lut6_I4_O)        0.124    39.249 f  VGA_inst/p_m_inst/green[2]_i_156/O
                         net (fo=2, routed)           0.813    40.062    VGA_inst/p_m_inst/green[2]_i_156_n_0
    SLICE_X77Y144        LUT5 (Prop_lut5_I0_O)        0.124    40.186 f  VGA_inst/p_m_inst/green[2]_i_63/O
                         net (fo=3, routed)           0.589    40.775    VGA_inst/p_m_inst/green[2]_i_63_n_0
    SLICE_X74Y142        LUT2 (Prop_lut2_I1_O)        0.124    40.899 r  VGA_inst/p_m_inst/green[2]_i_66/O
                         net (fo=2, routed)           0.559    41.459    VGA_inst/p_m_inst/green[2]_i_66_n_0
    SLICE_X75Y144        LUT6 (Prop_lut6_I4_O)        0.124    41.583 r  VGA_inst/p_m_inst/green[0]_i_6/O
                         net (fo=1, routed)           0.451    42.033    VGA_inst/p_m_inst/green[0]_i_6_n_0
    SLICE_X75Y144        LUT6 (Prop_lut6_I3_O)        0.124    42.157 f  VGA_inst/p_m_inst/green[0]_i_2/O
                         net (fo=1, routed)           0.518    42.675    VGA_inst/p_m_inst/green[0]_i_2_n_0
    SLICE_X74Y144        LUT6 (Prop_lut6_I0_O)        0.124    42.799 r  VGA_inst/p_m_inst/green[0]_i_1/O
                         net (fo=1, routed)           0.000    42.799    VGA_inst/p_m_inst/green[0]_i_1_n_0
    SLICE_X74Y144        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584    41.587    VGA_inst/p_m_inst/clk_out1
    SLICE_X74Y144        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.000    41.587    
                         clock uncertainty           -0.202    41.385    
    SLICE_X74Y144        FDRE (Setup_fdre_C_D)        0.081    41.466    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         41.466    
                         arrival time                         -42.799    
  -------------------------------------------------------------------
                         slack                                 -1.334    

Slack (VIOLATED) :        -1.235ns  (required time - arrival time)
  Source:                 keyboard_inst/octave_arr_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.355ns  (logic 2.234ns (30.375%)  route 5.121ns (69.625%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -3.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 41.597 - 40.000 ) 
    Source Clock Delay      (SCD):    5.306ns = ( 35.306 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.704    35.306    keyboard_inst/clk_100
    SLICE_X78Y141        FDRE                                         r  keyboard_inst/octave_arr_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y141        FDRE (Prop_fdre_C_Q)         0.478    35.784 f  keyboard_inst/octave_arr_reg[3][0]/Q
                         net (fo=58, routed)          1.193    36.977    keyboard_inst/octave_out[3][0]
    SLICE_X80Y139        LUT5 (Prop_lut5_I4_O)        0.327    37.304 r  keyboard_inst/red[0]_i_172/O
                         net (fo=1, routed)           0.653    37.958    keyboard_inst/red[0]_i_172_n_0
    SLICE_X79Y138        LUT6 (Prop_lut6_I5_O)        0.331    38.289 f  keyboard_inst/red[0]_i_157/O
                         net (fo=9, routed)           0.485    38.774    VGA_inst/p_m_inst/octave_arr_reg[0][0]_7
    SLICE_X79Y138        LUT6 (Prop_lut6_I4_O)        0.124    38.898 r  VGA_inst/p_m_inst/red[2]_i_80/O
                         net (fo=2, routed)           0.953    39.851    VGA_inst/p_m_inst/red[2]_i_80_n_0
    SLICE_X80Y136        LUT4 (Prop_lut4_I0_O)        0.150    40.001 r  VGA_inst/p_m_inst/red[3]_i_52/O
                         net (fo=1, routed)           0.623    40.624    VGA_inst/p_m_inst/red[3]_i_52_n_0
    SLICE_X81Y136        LUT6 (Prop_lut6_I2_O)        0.328    40.952 f  VGA_inst/p_m_inst/red[3]_i_22/O
                         net (fo=2, routed)           0.166    41.118    VGA_inst/p_m_inst/red[3]_i_22_n_0
    SLICE_X81Y136        LUT5 (Prop_lut5_I2_O)        0.124    41.242 r  VGA_inst/p_m_inst/red[3]_i_19/O
                         net (fo=1, routed)           0.489    41.731    VGA_inst/p_m_inst/red[3]_i_19_n_0
    SLICE_X83Y136        LUT6 (Prop_lut6_I1_O)        0.124    41.855 r  VGA_inst/p_m_inst/red[3]_i_6/O
                         net (fo=1, routed)           0.406    42.262    VGA_inst/p_m_inst/red[3]_i_6_n_0
    SLICE_X83Y138        LUT6 (Prop_lut6_I1_O)        0.124    42.386 r  VGA_inst/p_m_inst/red[3]_i_2/O
                         net (fo=1, routed)           0.151    42.537    VGA_inst/p_m_inst/red[3]_i_2_n_0
    SLICE_X83Y138        LUT6 (Prop_lut6_I0_O)        0.124    42.661 r  VGA_inst/p_m_inst/red[3]_i_1/O
                         net (fo=1, routed)           0.000    42.661    VGA_inst/p_m_inst/red[3]_i_1_n_0
    SLICE_X83Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.594    41.597    VGA_inst/p_m_inst/clk_out1
    SLICE_X83Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.000    41.597    
                         clock uncertainty           -0.202    41.395    
    SLICE_X83Y138        FDRE (Setup_fdre_C_D)        0.031    41.426    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.426    
                         arrival time                         -42.661    
  -------------------------------------------------------------------
                         slack                                 -1.235    

Slack (VIOLATED) :        -1.189ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.304ns  (logic 1.572ns (21.521%)  route 5.732ns (78.479%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -3.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 41.593 - 40.000 ) 
    Source Clock Delay      (SCD):    5.306ns = ( 35.306 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.704    35.306    keyboard_inst/clk_100
    SLICE_X79Y141        FDRE                                         r  keyboard_inst/note_arr_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y141        FDRE (Prop_fdre_C_Q)         0.456    35.762 f  keyboard_inst/note_arr_reg[2][1]/Q
                         net (fo=35, routed)          1.113    36.875    keyboard_inst/note_out[2][1]
    SLICE_X79Y141        LUT2 (Prop_lut2_I0_O)        0.124    36.999 f  keyboard_inst/red[0]_i_171/O
                         net (fo=3, routed)           0.848    37.847    keyboard_inst/red[0]_i_171_n_0
    SLICE_X83Y142        LUT6 (Prop_lut6_I1_O)        0.124    37.971 f  keyboard_inst/green[2]_i_447/O
                         net (fo=4, routed)           0.432    38.403    keyboard_inst/green[2]_i_447_n_0
    SLICE_X83Y144        LUT6 (Prop_lut6_I5_O)        0.124    38.527 r  keyboard_inst/green[2]_i_271/O
                         net (fo=6, routed)           0.949    39.476    VGA_inst/p_m_inst/octave_arr_reg[1][0]_0
    SLICE_X80Y148        LUT5 (Prop_lut5_I4_O)        0.124    39.600 f  VGA_inst/p_m_inst/green[3]_i_91/O
                         net (fo=1, routed)           0.617    40.217    VGA_inst/p_m_inst/green[3]_i_91_n_0
    SLICE_X80Y148        LUT6 (Prop_lut6_I2_O)        0.124    40.341 f  VGA_inst/p_m_inst/green[3]_i_55/O
                         net (fo=1, routed)           0.350    40.691    VGA_inst/p_m_inst/green[3]_i_55_n_0
    SLICE_X80Y148        LUT6 (Prop_lut6_I5_O)        0.124    40.815 r  VGA_inst/p_m_inst/green[3]_i_30/O
                         net (fo=2, routed)           0.584    41.399    VGA_inst/p_m_inst/green[3]_i_30_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I5_O)        0.124    41.523 r  VGA_inst/p_m_inst/green[3]_i_14/O
                         net (fo=1, routed)           0.575    42.098    VGA_inst/p_m_inst/green[3]_i_14_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I1_O)        0.124    42.222 f  VGA_inst/p_m_inst/green[3]_i_4/O
                         net (fo=1, routed)           0.264    42.487    VGA_inst/p_m_inst/green[3]_i_4_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I4_O)        0.124    42.611 r  VGA_inst/p_m_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000    42.611    VGA_inst/p_m_inst/green[3]_i_1_n_0
    SLICE_X81Y146        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.590    41.593    VGA_inst/p_m_inst/clk_out1
    SLICE_X81Y146        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.000    41.593    
                         clock uncertainty           -0.202    41.391    
    SLICE_X81Y146        FDRE (Setup_fdre_C_D)        0.031    41.422    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         41.422    
                         arrival time                         -42.611    
  -------------------------------------------------------------------
                         slack                                 -1.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.807ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.366ns (25.116%)  route 1.091ns (74.884%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.598     1.517    keyboard_inst/clk_100
    SLICE_X82Y139        FDRE                                         r  keyboard_inst/note_arr_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y139        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  keyboard_inst/note_arr_reg[0][1]/Q
                         net (fo=36, routed)          0.352     2.010    keyboard_inst/note_out[0][1]
    SLICE_X83Y139        LUT6 (Prop_lut6_I1_O)        0.045     2.055 r  keyboard_inst/red[0]_i_74/O
                         net (fo=2, routed)           0.154     2.209    keyboard_inst/red_reg[0]_4
    SLICE_X83Y137        LUT2 (Prop_lut2_I1_O)        0.045     2.254 r  keyboard_inst/red[0]_i_31/O
                         net (fo=4, routed)           0.193     2.447    VGA_inst/p_m_inst/note_arr_reg[0][0]
    SLICE_X83Y135        LUT6 (Prop_lut6_I3_O)        0.045     2.492 r  VGA_inst/p_m_inst/red[0]_i_10/O
                         net (fo=1, routed)           0.114     2.606    VGA_inst/p_m_inst/red[0]_i_10_n_0
    SLICE_X82Y136        LUT6 (Prop_lut6_I4_O)        0.045     2.651 f  VGA_inst/p_m_inst/red[0]_i_2/O
                         net (fo=1, routed)           0.279     2.930    VGA_inst/p_m_inst/red[0]_i_2_n_0
    SLICE_X82Y138        LUT6 (Prop_lut6_I0_O)        0.045     2.975 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=1, routed)           0.000     2.975    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X82Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.871     0.873    VGA_inst/p_m_inst/clk_out1
    SLICE_X82Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/C
                         clock pessimism              0.000     0.873    
                         clock uncertainty            0.202     1.075    
    SLICE_X82Y138        FDRE (Hold_fdre_C_D)         0.092     1.167    VGA_inst/p_m_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  1.807    

Slack (MET) :             1.809ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[1][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.411ns (27.649%)  route 1.075ns (72.351%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.593     1.512    keyboard_inst/clk_100
    SLICE_X79Y140        FDSE                                         r  keyboard_inst/note_arr_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y140        FDSE (Prop_fdse_C_Q)         0.141     1.653 f  keyboard_inst/note_arr_reg[1][2]/Q
                         net (fo=25, routed)          0.394     2.048    keyboard_inst/note_out[1][2]
    SLICE_X80Y144        LUT6 (Prop_lut6_I3_O)        0.045     2.093 r  keyboard_inst/green[0]_i_42/O
                         net (fo=2, routed)           0.065     2.158    keyboard_inst/green[0]_i_42_n_0
    SLICE_X80Y144        LUT6 (Prop_lut6_I3_O)        0.045     2.203 r  keyboard_inst/green[0]_i_35/O
                         net (fo=4, routed)           0.225     2.428    VGA_inst/p_m_inst/octave_arr_reg[3][0]_15
    SLICE_X81Y143        LUT6 (Prop_lut6_I3_O)        0.045     2.473 r  VGA_inst/p_m_inst/green[0]_i_23/O
                         net (fo=2, routed)           0.232     2.705    VGA_inst/p_m_inst/green[0]_i_23_n_0
    SLICE_X75Y143        LUT6 (Prop_lut6_I4_O)        0.045     2.750 f  VGA_inst/p_m_inst/green[0]_i_13/O
                         net (fo=1, routed)           0.049     2.799    VGA_inst/p_m_inst/green[0]_i_13_n_0
    SLICE_X75Y143        LUT6 (Prop_lut6_I5_O)        0.045     2.844 r  VGA_inst/p_m_inst/green[0]_i_3/O
                         net (fo=1, routed)           0.110     2.954    VGA_inst/p_m_inst/green[0]_i_3_n_0
    SLICE_X74Y144        LUT6 (Prop_lut6_I2_O)        0.045     2.999 r  VGA_inst/p_m_inst/green[0]_i_1/O
                         net (fo=1, routed)           0.000     2.999    VGA_inst/p_m_inst/green[0]_i_1_n_0
    SLICE_X74Y144        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866     0.868    VGA_inst/p_m_inst/clk_out1
    SLICE_X74Y144        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.202     1.069    
    SLICE_X74Y144        FDRE (Hold_fdre_C_D)         0.121     1.190    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           2.999    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.910ns  (arrival time - required time)
  Source:                 keyboard_inst/octave_arr_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.389ns (24.546%)  route 1.196ns (75.454%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.595     1.514    keyboard_inst/clk_100
    SLICE_X80Y140        FDRE                                         r  keyboard_inst/octave_arr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y140        FDRE (Prop_fdre_C_Q)         0.164     1.678 r  keyboard_inst/octave_arr_reg[0][0]/Q
                         net (fo=67, routed)          0.415     2.094    keyboard_inst/octave_out[0][0]
    SLICE_X81Y140        LUT6 (Prop_lut6_I5_O)        0.045     2.139 r  keyboard_inst/red[0]_i_78/O
                         net (fo=9, routed)           0.400     2.538    VGA_inst/p_m_inst/octave_arr_reg[3][0]_2
    SLICE_X73Y141        LUT6 (Prop_lut6_I4_O)        0.045     2.583 f  VGA_inst/p_m_inst/green[2]_i_49/O
                         net (fo=1, routed)           0.143     2.727    VGA_inst/p_m_inst/green[2]_i_49_n_0
    SLICE_X74Y141        LUT6 (Prop_lut6_I1_O)        0.045     2.772 f  VGA_inst/p_m_inst/green[2]_i_17/O
                         net (fo=1, routed)           0.146     2.918    VGA_inst/p_m_inst/green[2]_i_17_n_0
    SLICE_X74Y140        LUT6 (Prop_lut6_I2_O)        0.045     2.963 f  VGA_inst/p_m_inst/green[2]_i_4/O
                         net (fo=1, routed)           0.091     3.054    VGA_inst/p_m_inst/green[2]_i_4_n_0
    SLICE_X74Y140        LUT6 (Prop_lut6_I3_O)        0.045     3.099 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000     3.099    VGA_inst/p_m_inst/green[2]_i_1_n_0
    SLICE_X74Y140        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.865     0.867    VGA_inst/p_m_inst/clk_out1
    SLICE_X74Y140        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.202     1.068    
    SLICE_X74Y140        FDRE (Hold_fdre_C_D)         0.121     1.189    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  1.910    

Slack (MET) :             1.966ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 0.366ns (22.588%)  route 1.254ns (77.412%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.594     1.513    keyboard_inst/clk_100
    SLICE_X81Y139        FDSE                                         r  keyboard_inst/note_arr_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y139        FDSE (Prop_fdse_C_Q)         0.141     1.654 r  keyboard_inst/note_arr_reg[0][3]/Q
                         net (fo=36, routed)          0.400     2.055    keyboard_inst/note_out[0][3]
    SLICE_X85Y141        LUT6 (Prop_lut6_I0_O)        0.045     2.100 r  keyboard_inst/red[3]_i_90/O
                         net (fo=1, routed)           0.102     2.202    VGA_inst/p_m_inst/note_arr_reg[0][3]
    SLICE_X82Y141        LUT4 (Prop_lut4_I0_O)        0.045     2.247 f  VGA_inst/p_m_inst/red[3]_i_48/O
                         net (fo=5, routed)           0.295     2.542    VGA_inst/p_m_inst/red[3]_i_48_n_0
    SLICE_X88Y137        LUT6 (Prop_lut6_I5_O)        0.045     2.587 r  VGA_inst/p_m_inst/red[3]_i_18/O
                         net (fo=1, routed)           0.193     2.780    VGA_inst/p_m_inst/red[3]_i_18_n_0
    SLICE_X88Y138        LUT6 (Prop_lut6_I4_O)        0.045     2.825 r  VGA_inst/p_m_inst/red[3]_i_4/O
                         net (fo=1, routed)           0.263     3.089    VGA_inst/p_m_inst/red[3]_i_4_n_0
    SLICE_X83Y138        LUT6 (Prop_lut6_I2_O)        0.045     3.134 r  VGA_inst/p_m_inst/red[3]_i_1/O
                         net (fo=1, routed)           0.000     3.134    VGA_inst/p_m_inst/red[3]_i_1_n_0
    SLICE_X83Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.871     0.873    VGA_inst/p_m_inst/clk_out1
    SLICE_X83Y138        FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.000     0.873    
                         clock uncertainty            0.202     1.075    
    SLICE_X83Y138        FDRE (Hold_fdre_C_D)         0.092     1.167    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           3.134    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.978ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.411ns (25.283%)  route 1.215ns (74.717%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.598     1.517    keyboard_inst/clk_100
    SLICE_X82Y139        FDRE                                         r  keyboard_inst/note_arr_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y139        FDRE (Prop_fdre_C_Q)         0.141     1.658 r  keyboard_inst/note_arr_reg[0][1]/Q
                         net (fo=36, routed)          0.371     2.030    keyboard_inst/note_out[0][1]
    SLICE_X82Y142        LUT4 (Prop_lut4_I1_O)        0.045     2.075 f  keyboard_inst/green[2]_i_145/O
                         net (fo=3, routed)           0.209     2.284    keyboard_inst/green[2]_i_145_n_0
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.045     2.329 f  keyboard_inst/green[3]_i_56/O
                         net (fo=2, routed)           0.096     2.425    VGA_inst/p_m_inst/octave_arr_reg[0][0]_9
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.045     2.470 f  VGA_inst/p_m_inst/green[3]_i_32/O
                         net (fo=2, routed)           0.125     2.594    VGA_inst/p_m_inst/green[3]_i_32_n_0
    SLICE_X84Y144        LUT5 (Prop_lut5_I3_O)        0.045     2.639 f  VGA_inst/p_m_inst/green[3]_i_15/O
                         net (fo=1, routed)           0.331     2.971    VGA_inst/p_m_inst/green[3]_i_15_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I2_O)        0.045     3.016 f  VGA_inst/p_m_inst/green[3]_i_4/O
                         net (fo=1, routed)           0.082     3.098    VGA_inst/p_m_inst/green[3]_i_4_n_0
    SLICE_X81Y146        LUT6 (Prop_lut6_I4_O)        0.045     3.143 r  VGA_inst/p_m_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000     3.143    VGA_inst/p_m_inst/green[3]_i_1_n_0
    SLICE_X81Y146        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.869     0.871    VGA_inst/p_m_inst/clk_out1
    SLICE_X81Y146        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.000     0.871    
                         clock uncertainty            0.202     1.073    
    SLICE_X81Y146        FDRE (Hold_fdre_C_D)         0.092     1.165    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           3.143    
  -------------------------------------------------------------------
                         slack                                  1.978    

Slack (MET) :             2.013ns  (arrival time - required time)
  Source:                 keyboard_inst/octave_arr_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.471ns (28.385%)  route 1.188ns (71.615%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.593     1.512    keyboard_inst/clk_100
    SLICE_X78Y141        FDRE                                         r  keyboard_inst/octave_arr_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y141        FDRE (Prop_fdre_C_Q)         0.148     1.660 r  keyboard_inst/octave_arr_reg[3][0]/Q
                         net (fo=58, routed)          0.385     2.045    keyboard_inst/octave_out[3][0]
    SLICE_X79Y139        LUT6 (Prop_lut6_I4_O)        0.098     2.143 f  keyboard_inst/red[0]_i_159/O
                         net (fo=8, routed)           0.268     2.411    VGA_inst/p_m_inst/octave_arr_reg[0][0]_4
    SLICE_X80Y134        LUT6 (Prop_lut6_I1_O)        0.045     2.456 r  VGA_inst/p_m_inst/red[2]_i_106/O
                         net (fo=1, routed)           0.142     2.598    VGA_inst/p_m_inst/red[2]_i_106_n_0
    SLICE_X79Y134        LUT6 (Prop_lut6_I4_O)        0.045     2.643 f  VGA_inst/p_m_inst/red[2]_i_44/O
                         net (fo=1, routed)           0.113     2.756    VGA_inst/p_m_inst/red[2]_i_44_n_0
    SLICE_X80Y134        LUT6 (Prop_lut6_I1_O)        0.045     2.801 f  VGA_inst/p_m_inst/red[2]_i_16/O
                         net (fo=1, routed)           0.091     2.893    VGA_inst/p_m_inst/red[2]_i_16_n_0
    SLICE_X80Y134        LUT6 (Prop_lut6_I5_O)        0.045     2.938 f  VGA_inst/p_m_inst/red[2]_i_3/O
                         net (fo=1, routed)           0.189     3.127    VGA_inst/p_m_inst/red[2]_i_3_n_0
    SLICE_X81Y133        LUT6 (Prop_lut6_I1_O)        0.045     3.172 r  VGA_inst/p_m_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000     3.172    VGA_inst/p_m_inst/red[2]_i_1_n_0
    SLICE_X81Y133        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862     0.864    VGA_inst/p_m_inst/clk_out1
    SLICE_X81Y133        FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.202     1.066    
    SLICE_X81Y133        FDRE (Hold_fdre_C_D)         0.092     1.158    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           3.172    
  -------------------------------------------------------------------
                         slack                                  2.013    





