{"version":"1.1.0","info":[["/mnt/c/Users/kesir/Desktop/projects/interfaces-sureshwarkesiraju/hdl/delayed_dut.v",[[[[[["dut",[[37,0],[48,14]],[[37,7],[37,10]],[],["module"]],[203,10]],[[["CLK",[[49,9],[49,12]],[[49,9],[49,12]],["dut"],["port"]],["RST_N",[[38,4],[38,9]],[[38,4],[38,9]],["dut"],["port","CLK"]],["write_address",[[40,4],[40,17]],[[40,4],[40,17]],["dut"],["port","RST_N"]],["write_data",[[41,4],[41,14]],[[41,4],[41,14]],["dut"],["port","write_address"]],["write_en",[[42,4],[42,12]],[[42,4],[42,12]],["dut"],["port","write_data"]],["write_rdy",[[43,4],[43,13]],[[43,4],[43,13]],["dut"],["port","write_en"]],["read_address",[[45,4],[45,16]],[[45,4],[45,16]],["dut"],["port","write_rdy"]],["read_en",[[46,4],[46,11]],[[46,4],[46,11]],["dut"],["port","read_address"]],["read_data",[[47,4],[47,13]],[[47,4],[47,13]],["dut"],["port","read_en"]],["read_rdy",[[48,4],[48,12]],[[48,4],[48,12]],["dut"],["port","read_data"]],["RST_N",[[50,9],[50,14]],[[50,9],[50,14]],["dut"],["port"]],["write_address",[[53,9],[53,30]],[[53,17],[53,30]],["dut"],["port"]],["write_data",[[54,9],[54,19]],[[54,9],[54,19]],["dut"],["port"]],["write_en",[[55,9],[55,17]],[[55,9],[55,17]],["dut"],["port"]],["write_rdy",[[56,9],[56,18]],[[56,9],[56,18]],["dut"],["port"]],["read_address",[[59,9],[59,29]],[[59,17],[59,29]],["dut"],["port"]],["read_en",[[60,9],[60,16]],[[60,9],[60,16]],["dut"],["port"]],["read_data",[[61,9],[61,18]],[[61,9],[61,18]],["dut"],["port"]],["read_rdy",[[62,9],[62,17]],[[62,9],[62,17]],["dut"],["port"]],["read_data",[[65,2],[65,15]],[[65,6],[65,15]],["dut"],["variable","reg"]],["read_rdy",[[66,2],[66,15]],[[66,7],[66,15]],["dut"],["variable","wire"]],["write_rdy",[[66,2],[66,26]],[[66,17],[66,26]],["dut"],["variable","read_rdy"]],["a_data$whas",[[69,2],[69,18]],[[69,7],[69,18]],["dut"],["variable","wire"]],["b_data$whas",[[69,2],[69,31]],[[69,20],[69,31]],["dut"],["variable","a_data$whas"]],["pwyff_deq$whas",[[69,2],[69,47]],[[69,33],[69,47]],["dut"],["variable","b_data$whas"]],["counter",[[72,2],[72,21]],[[72,14],[72,21]],["dut"],["variable","reg"]],["counter$D_IN",[[73,2],[73,27]],[[73,15],[73,27]],["dut"],["variable","wire"]],["counter$EN",[[74,2],[74,17]],[[74,7],[74,17]],["dut"],["variable","wire"]],["a_ff$CLR",[[77,2],[77,15]],[[77,7],[77,15]],["dut"],["variable","wire"]],["a_ff$DEQ",[[77,2],[78,15]],[[78,7],[78,15]],["dut"],["variable","a_ff$CLR"]],["a_ff$D_IN",[[77,2],[79,16]],[[79,7],[79,16]],["dut"],["variable","a_ff$DEQ"]],["a_ff$D_OUT",[[77,2],[80,17]],[[80,7],[80,17]],["dut"],["variable","a_ff$D_IN"]],["a_ff$EMPTY_N",[[77,2],[81,19]],[[81,7],[81,19]],["dut"],["variable","a_ff$D_OUT"]],["a_ff$ENQ",[[77,2],[82,15]],[[82,7],[82,15]],["dut"],["variable","a_ff$EMPTY_N"]],["a_ff$FULL_N",[[77,2],[83,18]],[[83,7],[83,18]],["dut"],["variable","a_ff$ENQ"]],["b_ff$CLR",[[86,2],[86,15]],[[86,7],[86,15]],["dut"],["variable","wire"]],["b_ff$DEQ",[[86,2],[87,15]],[[87,7],[87,15]],["dut"],["variable","b_ff$CLR"]],["b_ff$D_IN",[[86,2],[88,16]],[[88,7],[88,16]],["dut"],["variable","b_ff$DEQ"]],["b_ff$D_OUT",[[86,2],[89,17]],[[89,7],[89,17]],["dut"],["variable","b_ff$D_IN"]],["b_ff$EMPTY_N",[[86,2],[90,19]],[[90,7],[90,19]],["dut"],["variable","b_ff$D_OUT"]],["b_ff$ENQ",[[86,2],[91,15]],[[91,7],[91,15]],["dut"],["variable","b_ff$EMPTY_N"]],["b_ff$FULL_N",[[86,2],[92,18]],[[92,7],[92,18]],["dut"],["variable","b_ff$ENQ"]],["y_ff$CLR",[[95,2],[95,15]],[[95,7],[95,15]],["dut"],["variable","wire"]],["y_ff$DEQ",[[95,2],[96,15]],[[96,7],[96,15]],["dut"],["variable","y_ff$CLR"]],["y_ff$D_IN",[[95,2],[97,16]],[[97,7],[97,16]],["dut"],["variable","y_ff$DEQ"]],["y_ff$D_OUT",[[95,2],[98,17]],[[98,7],[98,17]],["dut"],["variable","y_ff$D_IN"]],["y_ff$EMPTY_N",[[95,2],[99,19]],[[99,7],[99,19]],["dut"],["variable","y_ff$D_OUT"]],["y_ff$ENQ",[[95,2],[100,15]],[[100,7],[100,15]],["dut"],["variable","y_ff$EMPTY_N"]],["y_ff$FULL_N",[[95,2],[101,18]],[[101,7],[101,18]],["dut"],["variable","y_ff$ENQ"]],["a_ff",[[120,2],[128,34]],[[120,41],[120,45]],["dut"],["instance","FIFO2"]],["b_ff",[[131,2],[139,34]],[[131,41],[131,45]],["dut"],["instance","FIFO1"]],["y_ff",[[142,2],[150,34]],[[142,41],[142,45]],["dut"],["instance","FIFO2"]]]]]],null,null,null,[["BSV_ASSIGNMENT_DELAY",[[26,2],[27,0]],[[26,10],[26,30]],["source.systemverilog"],["macro"]],["BSV_RESET_VALUE",[[33,2],[34,2]],[[33,10],[33,25]],["source.systemverilog"],["macro"]],["BSV_RESET_EDGE",[[34,2],[35,0]],[[34,10],[34,24]],["source.systemverilog"],["macro"]]]],null,0]],["/mnt/c/Users/kesir/Desktop/projects/interfaces-sureshwarkesiraju/hdl/dut.v",[[[[[["dut",[[37,0],[50,2]],[[37,7],[37,10]],[],["module"]],[166,10]],[[["CLK",[[51,8],[51,11]],[[51,8],[51,11]],["dut"],["port"]],["RST_N",[[39,4],[39,9]],[[39,4],[39,9]],["dut"],["port","CLK"]],["write_address",[[41,4],[41,17]],[[41,4],[41,17]],["dut"],["port","RST_N"]],["write_data",[[42,4],[42,14]],[[42,4],[42,14]],["dut"],["port","write_address"]],["write_en",[[43,4],[43,12]],[[43,4],[43,12]],["dut"],["port","write_data"]],["write_rdy",[[44,4],[44,13]],[[44,4],[44,13]],["dut"],["port","write_en"]],["read_address",[[46,4],[46,16]],[[46,4],[46,16]],["dut"],["port","write_rdy"]],["read_en",[[47,4],[47,11]],[[47,4],[47,11]],["dut"],["port","read_address"]],["read_data",[[48,4],[48,13]],[[48,4],[48,13]],["dut"],["port","read_en"]],["read_rdy",[[49,4],[49,12]],[[49,4],[49,12]],["dut"],["port","read_data"]],["RST_N",[[52,8],[52,13]],[[52,8],[52,13]],["dut"],["port"]],["write_address",[[55,8],[55,29]],[[55,16],[55,29]],["dut"],["port"]],["write_data",[[56,8],[56,18]],[[56,8],[56,18]],["dut"],["port"]],["write_en",[[57,8],[57,16]],[[57,8],[57,16]],["dut"],["port"]],["write_rdy",[[58,9],[58,18]],[[58,9],[58,18]],["dut"],["port"]],["read_address",[[61,8],[61,28]],[[61,16],[61,28]],["dut"],["port"]],["read_en",[[62,8],[62,15]],[[62,8],[62,15]],["dut"],["port"]],["read_data",[[63,9],[63,18]],[[63,9],[63,18]],["dut"],["port"]],["read_rdy",[[64,9],[64,17]],[[64,9],[64,17]],["dut"],["port"]],["read_data",[[67,2],[67,15]],[[67,6],[67,15]],["dut"],["variable","reg"]],["read_rdy",[[68,2],[68,15]],[[68,7],[68,15]],["dut"],["variable","wire"]],["write_rdy",[[68,2],[68,26]],[[68,17],[68,26]],["dut"],["variable","read_rdy"]],["a_data$whas",[[71,2],[71,18]],[[71,7],[71,18]],["dut"],["variable","wire"]],["b_data$whas",[[71,2],[71,31]],[[71,20],[71,31]],["dut"],["variable","a_data$whas"]],["pwyff_deq$whas",[[71,2],[71,47]],[[71,33],[71,47]],["dut"],["variable","b_data$whas"]],["a_ff$CLR",[[74,2],[74,15]],[[74,7],[74,15]],["dut"],["variable","wire"]],["a_ff$DEQ",[[74,2],[74,25]],[[74,17],[74,25]],["dut"],["variable","a_ff$CLR"]],["a_ff$D_IN",[[74,2],[74,36]],[[74,27],[74,36]],["dut"],["variable","a_ff$DEQ"]],["a_ff$D_OUT",[[74,2],[74,48]],[[74,38],[74,48]],["dut"],["variable","a_ff$D_IN"]],["a_ff$EMPTY_N",[[74,2],[74,62]],[[74,50],[74,62]],["dut"],["variable","a_ff$D_OUT"]],["a_ff$ENQ",[[74,2],[74,72]],[[74,64],[74,72]],["dut"],["variable","a_ff$EMPTY_N"]],["a_ff$FULL_N",[[74,2],[74,85]],[[74,74],[74,85]],["dut"],["variable","a_ff$ENQ"]],["b_ff$CLR",[[77,2],[77,15]],[[77,7],[77,15]],["dut"],["variable","wire"]],["b_ff$DEQ",[[77,2],[77,25]],[[77,17],[77,25]],["dut"],["variable","b_ff$CLR"]],["b_ff$D_IN",[[77,2],[77,36]],[[77,27],[77,36]],["dut"],["variable","b_ff$DEQ"]],["b_ff$D_OUT",[[77,2],[77,48]],[[77,38],[77,48]],["dut"],["variable","b_ff$D_IN"]],["b_ff$EMPTY_N",[[77,2],[77,62]],[[77,50],[77,62]],["dut"],["variable","b_ff$D_OUT"]],["b_ff$ENQ",[[77,2],[77,72]],[[77,64],[77,72]],["dut"],["variable","b_ff$EMPTY_N"]],["b_ff$FULL_N",[[77,2],[77,85]],[[77,74],[77,85]],["dut"],["variable","b_ff$ENQ"]],["y_ff$CLR",[[80,2],[80,15]],[[80,7],[80,15]],["dut"],["variable","wire"]],["y_ff$DEQ",[[80,2],[80,25]],[[80,17],[80,25]],["dut"],["variable","y_ff$CLR"]],["y_ff$D_IN",[[80,2],[80,36]],[[80,27],[80,36]],["dut"],["variable","y_ff$DEQ"]],["y_ff$D_OUT",[[80,2],[80,48]],[[80,38],[80,48]],["dut"],["variable","y_ff$D_IN"]],["y_ff$EMPTY_N",[[80,2],[80,62]],[[80,50],[80,62]],["dut"],["variable","y_ff$D_OUT"]],["y_ff$ENQ",[[80,2],[80,72]],[[80,64],[80,72]],["dut"],["variable","y_ff$EMPTY_N"]],["y_ff$FULL_N",[[80,2],[80,85]],[[80,74],[80,85]],["dut"],["variable","y_ff$ENQ"]],["a_ff",[[97,2],[110,3]],[[100,4],[100,8]],["dut"],["instance","FIFO2"]],["b_ff",[[113,2],[126,3]],[[116,4],[116,8]],["dut"],["instance","FIFO1"]],["y_ff",[[129,2],[142,3]],[[132,4],[132,8]],["dut"],["instance","FIFO2"]]]]]],null,null,null,[["BSV_ASSIGNMENT_DELAY",[[26,0],[27,0]],[[26,8],[26,28]],["source.systemverilog"],["macro"]],["BSV_RESET_VALUE",[[33,0],[34,0]],[[33,8],[33,23]],["source.systemverilog"],["macro"]],["BSV_RESET_EDGE",[[34,0],[35,0]],[[34,8],[34,22]],["source.systemverilog"],["macro"]]]],null,0]],["/mnt/c/Users/kesir/Desktop/projects/interfaces-sureshwarkesiraju/hdl/FIFO1.v",[[[[[["FIFO1",[[27,0],[36,15]],[[27,7],[27,12]],[],["module"]],[134,0]],[[["CLK",[[40,26],[40,29]],[[40,26],[40,29]],["FIFO1"],["port"]],["RST",[[28,13],[28,16]],[[28,13],[28,16]],["FIFO1"],["port","CLK"]],["D_IN",[[29,13],[29,17]],[[29,13],[29,17]],["FIFO1"],["port","RST"]],["ENQ",[[30,13],[30,16]],[[30,13],[30,16]],["FIFO1"],["port","D_IN"]],["FULL_N",[[31,13],[31,19]],[[31,13],[31,19]],["FIFO1"],["port","ENQ"]],["D_OUT",[[32,13],[32,18]],[[32,13],[32,18]],["FIFO1"],["port","FULL_N"]],["DEQ",[[33,13],[33,16]],[[33,13],[33,16]],["FIFO1"],["port","D_OUT"]],["EMPTY_N",[[34,13],[34,20]],[[34,13],[34,20]],["FIFO1"],["port","DEQ"]],["CLR",[[35,13],[35,16]],[[35,13],[35,16]],["FIFO1"],["port","EMPTY_N"]],["width",[[38,3],[38,23]],[[38,13],[38,18]],["FIFO1"],["parameter"]],["guarded",[[39,3],[39,28]],[[39,13],[39,20]],["FIFO1"],["parameter"]],["RST",[[41,26],[41,29]],[[41,26],[41,29]],["FIFO1"],["port"]],["D_IN",[[42,9],[42,30]],[[42,26],[42,30]],["FIFO1"],["port"]],["ENQ",[[43,26],[43,29]],[[43,26],[43,29]],["FIFO1"],["port"]],["DEQ",[[44,26],[44,29]],[[44,26],[44,29]],["FIFO1"],["port"]],["CLR",[[45,26],[45,29]],[[45,26],[45,29]],["FIFO1"],["port"]],["FULL_N",[[47,26],[47,32]],[[47,26],[47,32]],["FIFO1"],["port"]],["D_OUT",[[48,10],[48,31]],[[48,26],[48,31]],["FIFO1"],["port"]],["EMPTY_N",[[49,26],[49,33]],[[49,26],[49,33]],["FIFO1"],["port"]],["D_OUT",[[51,3],[51,31]],[[51,26],[51,31]],["FIFO1"],["variable","reg"]],["empty_reg",[[52,3],[52,35]],[[52,26],[52,35]],["FIFO1"],["variable","reg"]]]]]],null,null,null,[["BSV_RESET_VALUE",[[10,2],[11,2]],[[10,10],[10,25]],["source.systemverilog"],["macro"]],["BSV_RESET_EDGE",[[11,2],[12,0]],[[11,10],[11,24]],["source.systemverilog"],["macro"]],["BSV_ARESET_EDGE_META",[[17,1],[18,0]],[[17,9],[17,29]],["source.systemverilog"],["macro"]],["BSV_ARESET_EDGE_HEAD",[[23,1],[24,0]],[[23,9],[23,29]],["source.systemverilog"],["macro"]]]],null,0]],["/mnt/c/Users/kesir/Desktop/projects/interfaces-sureshwarkesiraju/hdl/FIFO2.v",[[[[[["FIFO2",[[27,0],[35,18]],[[27,7],[27,12]],[],["module"]],[152,9]],[[["CLK",[[40,13],[40,16]],[[40,13],[40,16]],["FIFO2"],["port"]],["RST",[[28,13],[28,16]],[[28,13],[28,16]],["FIFO2"],["port","CLK"]],["D_IN",[[29,13],[29,17]],[[29,13],[29,17]],["FIFO2"],["port","RST"]],["ENQ",[[30,13],[30,16]],[[30,13],[30,16]],["FIFO2"],["port","D_IN"]],["FULL_N",[[31,13],[31,19]],[[31,13],[31,19]],["FIFO2"],["port","ENQ"]],["D_OUT",[[32,13],[32,18]],[[32,13],[32,18]],["FIFO2"],["port","FULL_N"]],["DEQ",[[33,13],[33,16]],[[33,13],[33,16]],["FIFO2"],["port","D_OUT"]],["EMPTY_N",[[34,13],[34,20]],[[34,13],[34,20]],["FIFO2"],["port","DEQ"]],["CLR",[[35,13],[35,16]],[[35,13],[35,16]],["FIFO2"],["port","EMPTY_N"]],["width",[[37,3],[37,23]],[[37,13],[37,18]],["FIFO2"],["parameter"]],["guarded",[[38,3],[38,28]],[[38,13],[38,20]],["FIFO2"],["parameter"]],["RST",[[41,13],[41,16]],[[41,13],[41,16]],["FIFO2"],["port"]],["D_IN",[[42,9],[42,29]],[[42,25],[42,29]],["FIFO2"],["port"]],["ENQ",[[43,25],[43,28]],[[43,25],[43,28]],["FIFO2"],["port"]],["DEQ",[[44,25],[44,28]],[[44,25],[44,28]],["FIFO2"],["port"]],["CLR",[[45,25],[45,28]],[[45,25],[45,28]],["FIFO2"],["port"]],["FULL_N",[[47,25],[47,31]],[[47,25],[47,31]],["FIFO2"],["port"]],["EMPTY_N",[[48,25],[48,32]],[[48,25],[48,32]],["FIFO2"],["port"]],["D_OUT",[[49,10],[49,31]],[[49,26],[49,31]],["FIFO2"],["port"]],["full_reg",[[51,3],[51,34]],[[51,26],[51,34]],["FIFO2"],["variable","reg"]],["empty_reg",[[52,3],[52,35]],[[52,26],[52,35]],["FIFO2"],["variable","reg"]],["data0_reg",[[53,3],[53,35]],[[53,26],[53,35]],["FIFO2"],["variable","reg"]],["data1_reg",[[54,3],[54,35]],[[54,26],[54,35]],["FIFO2"],["variable","reg"]],["d0di",[[62,3],[62,84]],[[62,26],[62,30]],["FIFO2"],["variable","wire"]],["d0d1",[[63,3],[63,50]],[[63,26],[63,30]],["FIFO2"],["variable","wire"]],["d0h",[[64,3],[64,100]],[[64,26],[64,29]],["FIFO2"],["variable","wire"]],["d1di",[[65,3],[65,48]],[[65,26],[65,30]],["FIFO2"],["variable","wire"]]]]]],null,null,null,[["BSV_RESET_VALUE",[[10,2],[11,2]],[[10,10],[10,25]],["source.systemverilog"],["macro"]],["BSV_RESET_EDGE",[[11,2],[12,0]],[[11,10],[11,24]],["source.systemverilog"],["macro"]],["BSV_ARESET_EDGE_META",[[17,1],[18,0]],[[17,9],[17,29]],["source.systemverilog"],["macro"]],["BSV_ARESET_EDGE_HEAD",[[23,1],[24,0]],[[23,9],[23,29]],["source.systemverilog"],["macro"]]]],null,0]],["/mnt/c/Users/kesir/Desktop/projects/interfaces-sureshwarkesiraju/tests/wrappers/dut_test.v",[[[[[["dut_test",[[0,0],[13,2]],[[0,7],[0,15]],[],["module"]],[53,9]],[[["CLK",[[1,4],[1,7]],[[1,4],[1,7]],["dut_test"],["port"]],["RST_N",[[2,4],[2,9]],[[2,4],[2,9]],["dut_test"],["port","CLK"]],["write_address",[[4,4],[4,17]],[[4,4],[4,17]],["dut_test"],["port","RST_N"]],["write_data",[[5,4],[5,14]],[[5,4],[5,14]],["dut_test"],["port","write_address"]],["write_en",[[6,4],[6,12]],[[6,4],[6,12]],["dut_test"],["port","write_data"]],["write_rdy",[[7,4],[7,13]],[[7,4],[7,13]],["dut_test"],["port","write_en"]],["read_address",[[9,4],[9,16]],[[9,4],[9,16]],["dut_test"],["port","write_rdy"]],["read_en",[[10,4],[10,11]],[[10,4],[10,11]],["dut_test"],["port","read_address"]],["read_data",[[11,4],[11,13]],[[11,4],[11,13]],["dut_test"],["port","read_en"]],["read_rdy",[[12,4],[12,12]],[[12,4],[12,12]],["dut_test"],["port","read_data"]],["CLK",[[14,9],[14,16]],[[14,13],[14,16]],["dut_test"],["port","reg"]],["RST_N",[[15,8],[15,13]],[[15,8],[15,13]],["dut_test"],["port"]],["write_address",[[18,8],[18,29]],[[18,16],[18,29]],["dut_test"],["port"]],["write_data",[[19,8],[19,18]],[[19,8],[19,18]],["dut_test"],["port"]],["write_en",[[20,8],[20,16]],[[20,8],[20,16]],["dut_test"],["port"]],["write_rdy",[[21,9],[21,18]],[[21,9],[21,18]],["dut_test"],["port"]],["read_address",[[24,8],[24,28]],[[24,16],[24,28]],["dut_test"],["port"]],["read_en",[[25,8],[25,15]],[[25,8],[25,15]],["dut_test"],["port"]],["read_data",[[26,9],[26,18]],[[26,9],[26,18]],["dut_test"],["port"]],["read_rdy",[[27,9],[27,17]],[[27,9],[27,17]],["dut_test"],["port"]],["dut_test1",[[29,2],[42,3]],[[29,6],[29,15]],["dut_test"],["instance","dut"]]]]]]],null,0]]]}