Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 11 16:23:19 2021
| Host         : DESKTOP-KP8EMEH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LogisimToplevelShell_control_sets_placed.rpt
| Design       : LogisimToplevelShell
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            4 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              62 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              64 |           34 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------------------------------------+------------------------------------------------+------------------+----------------+
|              Clock Signal             |                Enable Signal                |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+---------------------------------------+---------------------------------------------+------------------------------------------------+------------------+----------------+
|  FPGA_GlobalClock_IBUF_BUFG           |                                             | FPGA_INPUT_PIN_1_IBUF                          |                1 |              1 |
|  MIPS_CPU_0/FPGADigit_1/u_divider/CLK |                                             |                                                |                1 |              3 |
|  FPGA_GlobalClock_IBUF_BUFG           |                                             |                                                |                3 |              7 |
|  CLOCKGEN_0/Q_BUFG[0]                 | MIPS_CPU_0/REGISTER_FILE_2/s_LOGISIM_NET_38 |                                                |                3 |             10 |
|  FPGA_GlobalClock_IBUF_BUFG           |                                             | LogisimTickGenerator_0/s_count_reg[31]_i_1_n_0 |                8 |             31 |
|  FPGA_GlobalClock_IBUF_BUFG           |                                             | MIPS_CPU_0/FPGADigit_1/u_divider/clk_N         |                8 |             31 |
|  FPGA_GlobalClock_IBUF_BUFG           | CLOCKGEN_0/E[0]                             | FPGA_INPUT_PIN_0_IBUF                          |               21 |             32 |
|  FPGA_GlobalClock_IBUF_BUFG           | MIPS_CPU_0/REGISTER_FILE_2/E[0]             | FPGA_INPUT_PIN_0_IBUF                          |               13 |             32 |
| ~CLOCKGEN_0/Q_BUFG[0]                 | MIPS_CPU_0/REGISTER_FILE_2/p_0_in           |                                                |               12 |             96 |
+---------------------------------------+---------------------------------------------+------------------------------------------------+------------------+----------------+


