{
  "name": "Packing",
  "type": "ABSTRACT_CONCEPT",
  "id": {
    "group": 50,
    "item": 7890
  },
  "claims": [
    {
      "predicate": "DEFINED_AS",
      "object": "grouping of LUT and registers into CLBs",
      "temporal": {
        "valid_from": null,
        "valid_until": null,
        "event": null
      },
      "epistemic": {
        "confidence": 0.9,
        "status": "SETTLED",
        "source_type": "ACADEMIC"
      }
    }
  ],
  "surface_layer": {
    "definition": "Process of grouping logic elements together.",
    "common_uses": [
      "Optimization of resource utilization"
    ]
  },
  "deep_layer": {
    "mechanism": "Combining basic circuit parts in order to minimize space or maximize speed.",
    "origin": "Optimization process of digital circuits."
  },
  "instance_layer": {
    "examples": [
      "Packing logic gates",
      "Packing registers"
    ]
  },
  "facets": {},
  "epistemic_metadata": {
    "source": "Set Automatically",
    "citations": [
      "Lecture 13 \u2013 Timing Analysis"
    ]
  }
}