

================================================================
== Vivado HLS Report for 'Inverse'
================================================================
* Date:           Wed Mar 18 11:35:46 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 16.680 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        1|        1| 50.000 ns | 50.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    295|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        4|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    119|    -|
|Register         |        -|      -|      33|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      0|      33|    414|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |xf_division_lut_U  |Inverse_xf_divisiwdI  |        4|  0|   0|    0|  2049|   16|     1|        32784|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                      |        4|  0|   0|    0|  2049|   16|     1|        32784|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |B_L_fu_501_p2                |     +    |      0|  0|  15|           5|           5|
    |add_ln302_fu_522_p2          |     +    |      0|  0|  15|           5|           2|
    |add_ln307_fu_554_p2          |     +    |      0|  0|  40|           6|           5|
    |sub_ln307_fu_560_p2          |     -    |      0|  0|  40|           6|           6|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_48              |    and   |      0|  0|   2|           1|           1|
    |icmp_ln242_fu_257_p2         |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln246_fu_273_p2         |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln253_1_fu_313_p2       |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln253_fu_297_p2         |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln259_fu_328_p2         |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln266_1_fu_368_p2       |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln266_fu_352_p2         |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln272_fu_383_p2         |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln279_1_fu_423_p2       |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln279_fu_407_p2         |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln292_1_fu_472_p2       |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln292_2_fu_478_p2       |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln292_fu_456_p2         |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln301_fu_511_p2         |   icmp   |      0|  0|  11|           5|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |select_ln253_fu_319_p3       |  select  |      0|  0|   4|           1|           4|
    |select_ln266_fu_374_p3       |  select  |      0|  0|   4|           1|           4|
    |select_ln279_fu_429_p3       |  select  |      0|  0|   4|           1|           4|
    |select_ln292_fu_484_p3       |  select  |      0|  0|   4|           1|           1|
    |shl_ln302_fu_532_p2          |    shl   |      0|  0|  33|          15|          15|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 295|         102|          65|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_block_2_phi_fu_162_p26       |  27|          5|    4|         20|
    |ap_phi_mux_index_0_in_in_phi_fu_206_p4  |  15|          3|   15|         45|
    |ap_phi_mux_p_0_in_phi_fu_225_p4         |   9|          2|   16|         32|
    |ap_phi_mux_phi_ln311_phi_fu_215_p4      |   9|          2|    8|         16|
    |ap_phi_mux_pos_6_phi_fu_122_p26         |  41|          8|    3|         24|
    |ap_phi_reg_pp0_iter1_p_0_in_reg_221     |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter1_phi_ln311_reg_212  |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 119|         24|   70|        185|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_0_in_reg_221     |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_phi_ln311_reg_212  |   8|   0|    8|          0|
    |icmp_ln242_reg_591                      |   1|   0|    1|          0|
    |sub_ln307_reg_639                       |   6|   0|    6|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |  33|   0|   33|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |    Inverse   | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |    Inverse   | return value |
|ap_start     |  in |    1| ap_ctrl_hs |    Inverse   | return value |
|ap_done      | out |    1| ap_ctrl_hs |    Inverse   | return value |
|ap_idle      | out |    1| ap_ctrl_hs |    Inverse   | return value |
|ap_ready     | out |    1| ap_ctrl_hs |    Inverse   | return value |
|ap_ce        |  in |    1| ap_ctrl_hs |    Inverse   | return value |
|ap_return_0  | out |   32| ap_ctrl_hs |    Inverse   | return value |
|ap_return_1  | out |    8| ap_ctrl_hs |    Inverse   | return value |
|x            |  in |   16|   ap_none  |       x      |    scalar    |
|M            |  in |    6|   ap_none  |       M      |    scalar    |
|N_read       |  in |    8|   ap_none  |    N_read    |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

