$date
	Sun Apr  6 23:15:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module imm_generator_tb $end
$var wire 32 ! imm_out [31:0] $end
$var reg 32 " instruction [31:0] $end
$scope module uut $end
$var wire 32 # instruction [31:0] $end
$var wire 7 $ opcode [6:0] $end
$var reg 32 % imm_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 %
b11 $
b100000000000010000011 #
b100000000000010000011 "
b1 !
$end
#5
b0 !
b0 %
b110011 $
b100010000000110110011 "
b100010000000110110011 #
#10
b11 !
b11 %
b100011 $
b1000001000000110100011 "
b1000001000000110100011 #
#25
