[ { "BlackBox" :
    { "name"      : "CLaSH.Signal.Enabled.regEn#"
    , "comment"   :
    "register# :: SClock clk       -- ARG[0]
               -> a                -- ARG[1]
               -> CSignal clk Bool -- ARG[2]
               -> CSignal clk a    -- ARG[3]
               -> CSignal clk a"
    , "templateD" :
"register_~SYM[0] : block
  signal ~SYM[1] : ~TYP[1];
  signal ~SYM[2] : ~TYP[3];
begin
  ~SYM[1] <= ~ARG[1];

  process(~CLK[0],~RST[0],~SYM[1])
  begin
    if ~RST[0] = '0' then
      ~SYM[2] <= ~SYM[1];
    elsif rising_edge(~CLK[0]) then
      if ~ARG[2] then
        ~SYM[2] <= ~ARG[3];
      end if;
    end if;
  end process;

  ~RESULT <= ~SYM[2];
end block;"
    }
  }
]
