# 0 "arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2-v1.3b.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2-v1.3b.dts"






/dts-v1/;
# 1 "arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi" 1






/dts-v1/;
# 1 "arch/riscv/boot/dts/starfive/jh7110.dtsi" 1






/dts-v1/;
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/starfive,jh7110-crg.h" 1
# 9 "arch/riscv/boot/dts/starfive/jh7110.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/starfive,jh7110-pmu.h" 1
# 10 "arch/riscv/boot/dts/starfive/jh7110.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/starfive,jh7110-crg.h" 1
# 11 "arch/riscv/boot/dts/starfive/jh7110.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 12 "arch/riscv/boot/dts/starfive/jh7110.dtsi" 2

/ {
 compatible = "starfive,jh7110";
 #address-cells = <2>;
 #size-cells = <2>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  S7_0: cpu@0 {
   compatible = "sifive,s7", "riscv";
   reg = <0>;
   device_type = "cpu";
   i-cache-block-size = <64>;
   i-cache-sets = <64>;
   i-cache-size = <16384>;
   next-level-cache = <&ccache>;
   riscv,isa = "rv64imac_zba_zbb";
   status = "disabled";

   cpu0_intc: interrupt-controller {
    compatible = "riscv,cpu-intc";
    interrupt-controller;
    #interrupt-cells = <1>;
   };
  };

  U74_1: cpu@1 {
   compatible = "sifive,u74-mc", "riscv";
   reg = <1>;
   d-cache-block-size = <64>;
   d-cache-sets = <64>;
   d-cache-size = <32768>;
   d-tlb-sets = <1>;
   d-tlb-size = <40>;
   device_type = "cpu";
   i-cache-block-size = <64>;
   i-cache-sets = <64>;
   i-cache-size = <32768>;
   i-tlb-sets = <1>;
   i-tlb-size = <40>;
   mmu-type = "riscv,sv39";
   next-level-cache = <&ccache>;
   riscv,isa = "rv64imafdc_zba_zbb";
   tlb-split;
   operating-points-v2 = <&cpu_opp>;
   clocks = <&syscrg 1>;
   clock-names = "cpu";
   #cooling-cells = <2>;

   cpu1_intc: interrupt-controller {
    compatible = "riscv,cpu-intc";
    interrupt-controller;
    #interrupt-cells = <1>;
   };
  };

  U74_2: cpu@2 {
   compatible = "sifive,u74-mc", "riscv";
   reg = <2>;
   d-cache-block-size = <64>;
   d-cache-sets = <64>;
   d-cache-size = <32768>;
   d-tlb-sets = <1>;
   d-tlb-size = <40>;
   device_type = "cpu";
   i-cache-block-size = <64>;
   i-cache-sets = <64>;
   i-cache-size = <32768>;
   i-tlb-sets = <1>;
   i-tlb-size = <40>;
   mmu-type = "riscv,sv39";
   next-level-cache = <&ccache>;
   riscv,isa = "rv64imafdc_zba_zbb";
   tlb-split;
   operating-points-v2 = <&cpu_opp>;
   clocks = <&syscrg 1>;
   clock-names = "cpu";
   #cooling-cells = <2>;

   cpu2_intc: interrupt-controller {
    compatible = "riscv,cpu-intc";
    interrupt-controller;
    #interrupt-cells = <1>;
   };
  };

  U74_3: cpu@3 {
   compatible = "sifive,u74-mc", "riscv";
   reg = <3>;
   d-cache-block-size = <64>;
   d-cache-sets = <64>;
   d-cache-size = <32768>;
   d-tlb-sets = <1>;
   d-tlb-size = <40>;
   device_type = "cpu";
   i-cache-block-size = <64>;
   i-cache-sets = <64>;
   i-cache-size = <32768>;
   i-tlb-sets = <1>;
   i-tlb-size = <40>;
   mmu-type = "riscv,sv39";
   next-level-cache = <&ccache>;
   riscv,isa = "rv64imafdc_zba_zbb";
   tlb-split;
   operating-points-v2 = <&cpu_opp>;
   clocks = <&syscrg 1>;
   clock-names = "cpu";
   #cooling-cells = <2>;

   cpu3_intc: interrupt-controller {
    compatible = "riscv,cpu-intc";
    interrupt-controller;
    #interrupt-cells = <1>;
   };
  };

  U74_4: cpu@4 {
   compatible = "sifive,u74-mc", "riscv";
   reg = <4>;
   d-cache-block-size = <64>;
   d-cache-sets = <64>;
   d-cache-size = <32768>;
   d-tlb-sets = <1>;
   d-tlb-size = <40>;
   device_type = "cpu";
   i-cache-block-size = <64>;
   i-cache-sets = <64>;
   i-cache-size = <32768>;
   i-tlb-sets = <1>;
   i-tlb-size = <40>;
   mmu-type = "riscv,sv39";
   next-level-cache = <&ccache>;
   riscv,isa = "rv64imafdc_zba_zbb";
   tlb-split;
   operating-points-v2 = <&cpu_opp>;
   clocks = <&syscrg 1>;
   clock-names = "cpu";
   #cooling-cells = <2>;

   cpu4_intc: interrupt-controller {
    compatible = "riscv,cpu-intc";
    interrupt-controller;
    #interrupt-cells = <1>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&S7_0>;
    };

    core1 {
     cpu = <&U74_1>;
    };

    core2 {
     cpu = <&U74_2>;
    };

    core3 {
     cpu = <&U74_3>;
    };

    core4 {
     cpu = <&U74_4>;
    };
   };
  };
 };

 cpu_opp: opp-table-0 {
   compatible = "operating-points-v2";
   opp-shared;
   opp-375000000 {
     opp-hz = /bits/ 64 <375000000>;
     opp-microvolt = <800000>;
   };
   opp-500000000 {
     opp-hz = /bits/ 64 <500000000>;
     opp-microvolt = <800000>;
   };
   opp-750000000 {
     opp-hz = /bits/ 64 <750000000>;
     opp-microvolt = <800000>;
   };
   opp-1500000000 {
     opp-hz = /bits/ 64 <1500000000>;
     opp-microvolt = <1040000>;
   };
 };

 thermal-zones {
  cpu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <15000>;

   thermal-sensors = <&sfctemp>;

   cooling-maps {
    map0 {
     trip = <&cpu_alert0>;
     cooling-device =
      <&U74_1 (~0) (~0)>,
      <&U74_2 (~0) (~0)>,
      <&U74_3 (~0) (~0)>,
      <&U74_4 (~0) (~0)>;
    };
   };

   trips {
    cpu_alert0: cpu_alert0 {

     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cpu_crit {

     temperature = <100000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
 };

 dvp_clk: dvp-clock {
  compatible = "fixed-clock";
  clock-output-names = "dvp_clk";
  #clock-cells = <0>;
 };
 gmac0_rgmii_rxin: gmac0-rgmii-rxin-clock {
  compatible = "fixed-clock";
  clock-output-names = "gmac0_rgmii_rxin";
  #clock-cells = <0>;
 };

 gmac0_rmii_refin: gmac0-rmii-refin-clock {
  compatible = "fixed-clock";
  clock-output-names = "gmac0_rmii_refin";
  #clock-cells = <0>;
 };

 gmac1_rgmii_rxin: gmac1-rgmii-rxin-clock {
  compatible = "fixed-clock";
  clock-output-names = "gmac1_rgmii_rxin";
  #clock-cells = <0>;
 };

 gmac1_rmii_refin: gmac1-rmii-refin-clock {
  compatible = "fixed-clock";
  clock-output-names = "gmac1_rmii_refin";
  #clock-cells = <0>;
 };

 hdmitx0_pixelclk: hdmitx0-pixel-clock {
  compatible = "fixed-clock";
  clock-output-names = "hdmitx0_pixelclk";
  #clock-cells = <0>;
 };

 i2srx_bclk_ext: i2srx-bclk-ext-clock {
  compatible = "fixed-clock";
  clock-output-names = "i2srx_bclk_ext";
  #clock-cells = <0>;
 };

 i2srx_lrck_ext: i2srx-lrck-ext-clock {
  compatible = "fixed-clock";
  clock-output-names = "i2srx_lrck_ext";
  #clock-cells = <0>;
 };

 i2stx_bclk_ext: i2stx-bclk-ext-clock {
  compatible = "fixed-clock";
  clock-output-names = "i2stx_bclk_ext";
  #clock-cells = <0>;
 };

 i2stx_lrck_ext: i2stx-lrck-ext-clock {
  compatible = "fixed-clock";
  clock-output-names = "i2stx_lrck_ext";
  #clock-cells = <0>;
 };

 mclk_ext: mclk-ext-clock {
  compatible = "fixed-clock";
  clock-output-names = "mclk_ext";
  #clock-cells = <0>;
 };

 osc: oscillator {
  compatible = "fixed-clock";
  clock-output-names = "osc";
  #clock-cells = <0>;
 };

 rtc_osc: rtc-oscillator {
  compatible = "fixed-clock";
  clock-output-names = "rtc_osc";
  #clock-cells = <0>;
 };

 stmmac_axi_setup: stmmac-axi-config {
  snps,lpi_en;
  snps,wr_osr_lmt = <15>;
  snps,rd_osr_lmt = <15>;
  snps,blen = <256 128 64 32 0 0 0>;
 };

 tdm_ext: tdm-ext-clock {
  compatible = "fixed-clock";
  clock-output-names = "tdm_ext";
  #clock-cells = <0>;
 };

 soc {
  compatible = "simple-bus";
  interrupt-parent = <&plic>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  clint: timer@2000000 {
   compatible = "starfive,jh7110-clint", "sifive,clint0";
   reg = <0x0 0x2000000 0x0 0x10000>;
   interrupts-extended = <&cpu0_intc 3>, <&cpu0_intc 7>,
           <&cpu1_intc 3>, <&cpu1_intc 7>,
           <&cpu2_intc 3>, <&cpu2_intc 7>,
           <&cpu3_intc 3>, <&cpu3_intc 7>,
           <&cpu4_intc 3>, <&cpu4_intc 7>;
  };

  ccache: cache-controller@2010000 {
   compatible = "starfive,jh7110-ccache", "sifive,ccache0", "cache";
   reg = <0x0 0x2010000 0x0 0x4000>;
   interrupts = <1>, <3>, <4>, <2>;
   cache-block-size = <64>;
   cache-level = <2>;
   cache-sets = <2048>;
   cache-size = <2097152>;
   cache-unified;
  };

  plic: interrupt-controller@c000000 {
   compatible = "starfive,jh7110-plic", "sifive,plic-1.0.0";
   reg = <0x0 0xc000000 0x0 0x4000000>;
   interrupts-extended = <&cpu0_intc 11>,
           <&cpu1_intc 11>, <&cpu1_intc 9>,
           <&cpu2_intc 11>, <&cpu2_intc 9>,
           <&cpu3_intc 11>, <&cpu3_intc 9>,
           <&cpu4_intc 11>, <&cpu4_intc 9>;
   interrupt-controller;
   #interrupt-cells = <1>;
   #address-cells = <0>;
   riscv,ndev = <136>;
  };

  uart0: serial@10000000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x0 0x10000000 0x0 0x10000>;
   clocks = <&syscrg 146>,
     <&syscrg 145>;
   clock-names = "baudclk", "apb_pclk";
   resets = <&syscrg 83>;
   interrupts = <32>;
   reg-io-width = <4>;
   reg-shift = <2>;
   status = "disabled";
  };

  uart1: serial@10010000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x0 0x10010000 0x0 0x10000>;
   clocks = <&syscrg 148>,
     <&syscrg 147>;
   clock-names = "baudclk", "apb_pclk";
   resets = <&syscrg 85>;
   interrupts = <33>;
   reg-io-width = <4>;
   reg-shift = <2>;
   status = "disabled";
  };

  uart2: serial@10020000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x0 0x10020000 0x0 0x10000>;
   clocks = <&syscrg 150>,
     <&syscrg 149>;
   clock-names = "baudclk", "apb_pclk";
   resets = <&syscrg 87>;
   interrupts = <34>;
   reg-io-width = <4>;
   reg-shift = <2>;
   status = "disabled";
  };

  i2c0: i2c@10030000 {
   compatible = "snps,designware-i2c";
   reg = <0x0 0x10030000 0x0 0x10000>;
   clocks = <&syscrg 138>;
   clock-names = "ref";
   resets = <&syscrg 76>;
   interrupts = <35>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c1: i2c@10040000 {
   compatible = "snps,designware-i2c";
   reg = <0x0 0x10040000 0x0 0x10000>;
   clocks = <&syscrg 139>;
   clock-names = "ref";
   resets = <&syscrg 77>;
   interrupts = <36>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c2: i2c@10050000 {
   compatible = "snps,designware-i2c";
   reg = <0x0 0x10050000 0x0 0x10000>;
   clocks = <&syscrg 140>;
   clock-names = "ref";
   resets = <&syscrg 78>;
   interrupts = <37>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  spi0: spi@10060000 {
   compatible = "arm,pl022", "arm,primecell";
   reg = <0x0 0x10060000 0x0 0x10000>;
   clocks = <&syscrg 131>,
     <&syscrg 131>;
   clock-names = "sspclk", "apb_pclk";
   resets = <&syscrg 69>;
   interrupts = <38>;
   arm,primecell-periphid = <0x00041022>;
   num-cs = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  spi1: spi@10070000 {
   compatible = "arm,pl022", "arm,primecell";
   reg = <0x0 0x10070000 0x0 0x10000>;
   clocks = <&syscrg 132>,
     <&syscrg 132>;
   clock-names = "sspclk", "apb_pclk";
   resets = <&syscrg 70>;
   interrupts = <39>;
   arm,primecell-periphid = <0x00041022>;
   num-cs = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  spi2: spi@10080000 {
   compatible = "arm,pl022", "arm,primecell";
   reg = <0x0 0x10080000 0x0 0x10000>;
   clocks = <&syscrg 133>,
     <&syscrg 133>;
   clock-names = "sspclk", "apb_pclk";
   resets = <&syscrg 71>;
   interrupts = <40>;
   arm,primecell-periphid = <0x00041022>;
   num-cs = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  tdm: tdm@10090000 {
   compatible = "starfive,jh7110-tdm";
   reg = <0x0 0x10090000 0x0 0x1000>;
   clocks = <&syscrg 184>,
     <&syscrg 185>,
     <&syscrg 186>,
     <&syscrg 187>,
     <&syscrg 17>,
     <&tdm_ext>;
   clock-names = "tdm_ahb", "tdm_apb",
          "tdm_internal", "tdm",
          "mclk_inner", "tdm_ext";
   resets = <&syscrg 105>,
     <&syscrg 107>,
     <&syscrg 106>;
   dmas = <&dma 20>, <&dma 21>;
   dma-names = "rx","tx";
   #sound-dai-cells = <0>;
   status = "disabled";
  };

  usb0: usb@10100000 {
   compatible = "starfive,jh7110-usb";
   ranges = <0x0 0x0 0x10100000 0x100000>;
   #address-cells = <1>;
   #size-cells = <1>;
   starfive,stg-syscon = <&stg_syscon 0x4>;
   clocks = <&stgcrg 4>,
     <&stgcrg 5>,
     <&stgcrg 1>,
     <&stgcrg 3>,
     <&stgcrg 2>;
   clock-names = "lpm", "stb", "apb", "axi", "utmi_apb";
   resets = <&stgcrg 10>,
     <&stgcrg 8>,
     <&stgcrg 7>,
     <&stgcrg 9>;
   reset-names = "pwrup", "apb", "axi", "utmi_apb";
   status = "disabled";

   usb_cdns3: usb@0 {
    compatible = "cdns,usb3";
    reg = <0x0 0x10000>,
          <0x10000 0x10000>,
          <0x20000 0x10000>;
    reg-names = "otg", "xhci", "dev";
    interrupts = <100>, <108>, <110>;
    interrupt-names = "host", "peripheral", "otg";
    phys = <&usbphy0>;
    phy-names = "cdns3,usb2-phy";
   };
  };

  usbphy0: phy@10200000 {
   compatible = "starfive,jh7110-usb-phy";
   reg = <0x0 0x10200000 0x0 0x10000>;
   clocks = <&syscrg 95>,
     <&stgcrg 6>;
   clock-names = "125m", "app_125m";
   #phy-cells = <0>;
  };

  pciephy0: phy@10210000 {
   compatible = "starfive,jh7110-pcie-phy";
   reg = <0x0 0x10210000 0x0 0x10000>;
   #phy-cells = <0>;
  };

  pciephy1: phy@10220000 {
   compatible = "starfive,jh7110-pcie-phy";
   reg = <0x0 0x10220000 0x0 0x10000>;
   #phy-cells = <0>;
  };

  stgcrg: clock-controller@10230000 {
   compatible = "starfive,jh7110-stgcrg";
   reg = <0x0 0x10230000 0x0 0x10000>;
   clocks = <&osc>,
     <&syscrg 54>,
     <&syscrg 8>,
     <&syscrg 95>,
     <&syscrg 2>,
     <&syscrg 55>,
     <&syscrg 6>,
     <&syscrg 11>;
   clock-names = "osc", "hifi4_core",
          "stg_axiahb", "usb_125m",
          "cpu_bus", "hifi4_axi",
          "nocstg_bus", "apb_bus";
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  stg_syscon: syscon@10240000 {
   compatible = "starfive,jh7110-stg-syscon", "syscon";
   reg = <0x0 0x10240000 0x0 0x1000>;
  };

  uart3: serial@12000000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x0 0x12000000 0x0 0x10000>;
   clocks = <&syscrg 152>,
     <&syscrg 151>;
   clock-names = "baudclk", "apb_pclk";
   resets = <&syscrg 89>;
   interrupts = <45>;
   reg-io-width = <4>;
   reg-shift = <2>;
   status = "disabled";
  };

  uart4: serial@12010000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x0 0x12010000 0x0 0x10000>;
   clocks = <&syscrg 154>,
     <&syscrg 153>;
   clock-names = "baudclk", "apb_pclk";
   resets = <&syscrg 91>;
   interrupts = <46>;
   reg-io-width = <4>;
   reg-shift = <2>;
   status = "disabled";
  };

  uart5: serial@12020000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x0 0x12020000 0x0 0x10000>;
   clocks = <&syscrg 156>,
     <&syscrg 155>;
   clock-names = "baudclk", "apb_pclk";
   resets = <&syscrg 93>;
   interrupts = <47>;
   reg-io-width = <4>;
   reg-shift = <2>;
   status = "disabled";
  };

  i2c3: i2c@12030000 {
   compatible = "snps,designware-i2c";
   reg = <0x0 0x12030000 0x0 0x10000>;
   clocks = <&syscrg 141>;
   clock-names = "ref";
   resets = <&syscrg 79>;
   interrupts = <48>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c4: i2c@12040000 {
   compatible = "snps,designware-i2c";
   reg = <0x0 0x12040000 0x0 0x10000>;
   clocks = <&syscrg 142>;
   clock-names = "ref";
   resets = <&syscrg 80>;
   interrupts = <49>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c5: i2c@12050000 {
   compatible = "snps,designware-i2c";
   reg = <0x0 0x12050000 0x0 0x10000>;
   clocks = <&syscrg 143>;
   clock-names = "ref";
   resets = <&syscrg 81>;
   interrupts = <50>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c6: i2c@12060000 {
   compatible = "snps,designware-i2c";
   reg = <0x0 0x12060000 0x0 0x10000>;
   clocks = <&syscrg 144>;
   clock-names = "ref";
   resets = <&syscrg 82>;
   interrupts = <51>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  spi3: spi@12070000 {
   compatible = "arm,pl022", "arm,primecell";
   reg = <0x0 0x12070000 0x0 0x10000>;
   clocks = <&syscrg 134>,
     <&syscrg 134>;
   clock-names = "sspclk", "apb_pclk";
   resets = <&syscrg 72>;
   interrupts = <52>;
   arm,primecell-periphid = <0x00041022>;
   num-cs = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  spi4: spi@12080000 {
   compatible = "arm,pl022", "arm,primecell";
   reg = <0x0 0x12080000 0x0 0x10000>;
   clocks = <&syscrg 135>,
     <&syscrg 135>;
   clock-names = "sspclk", "apb_pclk";
   resets = <&syscrg 73>;
   interrupts = <53>;
   arm,primecell-periphid = <0x00041022>;
   num-cs = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  spi5: spi@12090000 {
   compatible = "arm,pl022", "arm,primecell";
   reg = <0x0 0x12090000 0x0 0x10000>;
   clocks = <&syscrg 136>,
     <&syscrg 136>;
   clock-names = "sspclk", "apb_pclk";
   resets = <&syscrg 74>;
   interrupts = <54>;
   arm,primecell-periphid = <0x00041022>;
   num-cs = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  spi6: spi@120a0000 {
   compatible = "arm,pl022", "arm,primecell";
   reg = <0x0 0x120A0000 0x0 0x10000>;
   clocks = <&syscrg 137>,
     <&syscrg 137>;
   clock-names = "sspclk", "apb_pclk";
   resets = <&syscrg 75>;
   interrupts = <55>;
   arm,primecell-periphid = <0x00041022>;
   num-cs = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  sfctemp: temperature-sensor@120e0000 {
   compatible = "starfive,jh7110-temp";
   reg = <0x0 0x120e0000 0x0 0x10000>;
   clocks = <&syscrg 130>,
     <&syscrg 129>;
   clock-names = "sense", "bus";
   resets = <&syscrg 124>,
     <&syscrg 123>;
   reset-names = "sense", "bus";
   #thermal-sensor-cells = <0>;
  };

  qspi: spi@13010000 {
   compatible = "starfive,jh7110-qspi", "cdns,qspi-nor";
   reg = <0x0 0x13010000 0x0 0x10000>,
         <0x0 0x21000000 0x0 0x400000>;
   interrupts = <25>;
   clocks = <&syscrg 90>,
     <&syscrg 87>,
     <&syscrg 88>;
   clock-names = "ref", "ahb", "apb";
   resets = <&syscrg 62>,
     <&syscrg 61>,
     <&syscrg 63>;
   reset-names = "qspi", "qspi-ocp", "rstc_ref";
   cdns,fifo-depth = <256>;
   cdns,fifo-width = <4>;
   cdns,trigger-address = <0x0>;
   status = "disabled";
  };

  syscrg: clock-controller@13020000 {
   compatible = "starfive,jh7110-syscrg";
   reg = <0x0 0x13020000 0x0 0x10000>;
   clocks = <&osc>, <&gmac1_rmii_refin>,
     <&gmac1_rgmii_rxin>,
     <&i2stx_bclk_ext>, <&i2stx_lrck_ext>,
     <&i2srx_bclk_ext>, <&i2srx_lrck_ext>,
     <&tdm_ext>, <&mclk_ext>,
     <&pllclk 0>,
     <&pllclk 1>,
     <&pllclk 2>;
   clock-names = "osc", "gmac1_rmii_refin",
          "gmac1_rgmii_rxin",
          "i2stx_bclk_ext", "i2stx_lrck_ext",
          "i2srx_bclk_ext", "i2srx_lrck_ext",
          "tdm_ext", "mclk_ext",
          "pll0_out", "pll1_out", "pll2_out";
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  sys_syscon: syscon@13030000 {
   compatible = "starfive,jh7110-sys-syscon", "syscon", "simple-mfd";
   reg = <0x0 0x13030000 0x0 0x1000>;

   pllclk: clock-controller {
    compatible = "starfive,jh7110-pll";
    clocks = <&osc>;
    #clock-cells = <1>;
   };
  };

  sysgpio: pinctrl@13040000 {
   compatible = "starfive,jh7110-sys-pinctrl";
   reg = <0x0 0x13040000 0x0 0x10000>;
   clocks = <&syscrg 112>;
   resets = <&syscrg 2>;
   interrupts = <86>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-controller;
   #gpio-cells = <2>;
  };

  watchdog@13070000 {
   compatible = "starfive,jh7110-wdt";
   reg = <0x0 0x13070000 0x0 0x10000>;
   clocks = <&syscrg 122>,
     <&syscrg 123>;
   clock-names = "apb", "core";
   resets = <&syscrg 109>,
     <&syscrg 110>;
  };

  crypto: crypto@16000000 {
   compatible = "starfive,jh7110-crypto";
   reg = <0x0 0x16000000 0x0 0x4000>;
   clocks = <&stgcrg 15>,
     <&stgcrg 16>;
   clock-names = "hclk", "ahb";
   interrupts = <28>;
   resets = <&stgcrg 3>;
   dmas = <&sdma 1 2>, <&sdma 0 2>;
   dma-names = "tx", "rx";
  };

  sdma: dma-controller@16008000 {
   compatible = "arm,pl080", "arm,primecell";
   arm,primecell-periphid = <0x00041080>;
   reg = <0x0 0x16008000 0x0 0x4000>;
   interrupts = <29>;
   clocks = <&stgcrg 15>;
   clock-names = "apb_pclk";
   resets = <&stgcrg 3>;
   lli-bus-interface-ahb1;
   mem-bus-interface-ahb1;
   memcpy-burst-size = <256>;
   memcpy-bus-width = <32>;
   #dma-cells = <2>;
  };

  rng: rng@1600c000 {
   compatible = "starfive,jh7110-trng";
   reg = <0x0 0x1600C000 0x0 0x4000>;
   clocks = <&stgcrg 15>,
     <&stgcrg 16>;
   clock-names = "hclk", "ahb";
   resets = <&stgcrg 3>;
   interrupts = <30>;
  };

  mmc0: mmc@16010000 {
   compatible = "starfive,jh7110-mmc";
   reg = <0x0 0x16010000 0x0 0x10000>;
   clocks = <&syscrg 91>,
     <&syscrg 93>;
   clock-names = "biu","ciu";
   resets = <&syscrg 64>;
   reset-names = "reset";
   interrupts = <74>;
   fifo-depth = <32>;
   fifo-watermark-aligned;
   data-addr = <0>;
   starfive,sysreg = <&sys_syscon 0x14 0x1a 0x7c000000>;
   status = "disabled";
  };

  mmc1: mmc@16020000 {
   compatible = "starfive,jh7110-mmc";
   reg = <0x0 0x16020000 0x0 0x10000>;
   clocks = <&syscrg 92>,
     <&syscrg 94>;
   clock-names = "biu","ciu";
   resets = <&syscrg 65>;
   reset-names = "reset";
   interrupts = <75>;
   fifo-depth = <32>;
   fifo-watermark-aligned;
   data-addr = <0>;
   starfive,sysreg = <&sys_syscon 0x9c 0x1 0x3e>;
   status = "disabled";
  };

  gmac0: ethernet@16030000 {
   compatible = "starfive,jh7110-dwmac", "snps,dwmac-5.20";
   reg = <0x0 0x16030000 0x0 0x10000>;
   clocks = <&aoncrg 3>,
     <&aoncrg 2>,
     <&syscrg 109>,
     <&aoncrg 6>,
     <&syscrg 111>;
   clock-names = "stmmaceth", "pclk", "ptp_ref",
          "tx", "gtx";
   resets = <&aoncrg 0>,
     <&aoncrg 1>;
   reset-names = "stmmaceth", "ahb";
   interrupts = <7>, <6>, <5>;
   interrupt-names = "macirq", "eth_wake_irq", "eth_lpi";
   rx-fifo-depth = <2048>;
   tx-fifo-depth = <2048>;
   snps,multicast-filter-bins = <64>;
   snps,perfect-filter-entries = <256>;
   snps,fixed-burst;
   snps,no-pbl-x8;
   snps,force_thresh_dma_mode;
   snps,axi-config = <&stmmac_axi_setup>;
   snps,tso;
   snps,en-tx-lpi-clockgating;
   snps,txpbl = <16>;
   snps,rxpbl = <16>;
   starfive,syscon = <&aon_syscon 0xc 0x12>;
   status = "disabled";
  };

  gmac1: ethernet@16040000 {
   compatible = "starfive,jh7110-dwmac", "snps,dwmac-5.20";
   reg = <0x0 0x16040000 0x0 0x10000>;
   clocks = <&syscrg 98>,
     <&syscrg 97>,
     <&syscrg 102>,
     <&syscrg 106>,
     <&syscrg 107>;
   clock-names = "stmmaceth", "pclk", "ptp_ref",
          "tx", "gtx";
   resets = <&syscrg 66>,
     <&syscrg 67>;
   reset-names = "stmmaceth", "ahb";
   interrupts = <78>, <77>, <76>;
   interrupt-names = "macirq", "eth_wake_irq", "eth_lpi";
   rx-fifo-depth = <2048>;
   tx-fifo-depth = <2048>;
   snps,multicast-filter-bins = <64>;
   snps,perfect-filter-entries = <256>;
   snps,fixed-burst;
   snps,no-pbl-x8;
   snps,force_thresh_dma_mode;
   snps,axi-config = <&stmmac_axi_setup>;
   snps,tso;
   snps,en-tx-lpi-clockgating;
   snps,txpbl = <16>;
   snps,rxpbl = <16>;
   starfive,syscon = <&sys_syscon 0x90 0x2>;
   status = "disabled";
  };

  dma: dma-controller@16050000 {
   compatible = "starfive,jh7110-axi-dma";
   reg = <0x0 0x16050000 0x0 0x10000>;
   clocks = <&stgcrg 27>,
     <&stgcrg 28>;
   clock-names = "core-clk", "cfgr-clk";
   resets = <&stgcrg 5>,
     <&stgcrg 6>;
   interrupts = <73>;
   #dma-cells = <1>;
   dma-channels = <4>;
   snps,dma-masters = <1>;
   snps,data-width = <3>;
   snps,block-size = <65536 65536 65536 65536>;
   snps,priority = <0 1 2 3>;
   snps,axi-max-burst-len = <16>;
  };

  aoncrg: clock-controller@17000000 {
   compatible = "starfive,jh7110-aoncrg";
   reg = <0x0 0x17000000 0x0 0x10000>;
   clocks = <&osc>, <&gmac0_rmii_refin>,
     <&gmac0_rgmii_rxin>,
     <&syscrg 8>,
     <&syscrg 11>,
     <&syscrg 108>,
     <&rtc_osc>;
   clock-names = "osc", "gmac0_rmii_refin",
          "gmac0_rgmii_rxin", "stg_axiahb",
          "apb_bus", "gmac0_gtxclk",
          "rtc_osc";
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  aon_syscon: syscon@17010000 {
   compatible = "starfive,jh7110-aon-syscon", "syscon";
   reg = <0x0 0x17010000 0x0 0x1000>;
   #power-domain-cells = <1>;
  };

  aongpio: pinctrl@17020000 {
   compatible = "starfive,jh7110-aon-pinctrl";
   reg = <0x0 0x17020000 0x0 0x10000>;
   resets = <&aoncrg 2>;
   interrupts = <85>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-controller;
   #gpio-cells = <2>;
  };

  pwrc: power-controller@17030000 {
   compatible = "starfive,jh7110-pmu";
   reg = <0x0 0x17030000 0x0 0x10000>;
   interrupts = <111>;
   #power-domain-cells = <1>;
  };

  ispcrg: clock-controller@19810000 {
   compatible = "starfive,jh7110-ispcrg";
   reg = <0x0 0x19810000 0x0 0x10000>;
   clocks = <&syscrg 51>,
     <&syscrg 52>,
     <&syscrg 53>,
     <&dvp_clk>;
   clock-names = "isp_top_core", "isp_top_axi",
          "noc_bus_isp_axi", "dvp_clk";
   resets = <&syscrg 41>,
     <&syscrg 42>,
     <&syscrg 28>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   power-domains = <&pwrc 5>;
  };

  voutcrg: clock-controller@295c0000 {
   compatible = "starfive,jh7110-voutcrg";
   reg = <0x0 0x295c0000 0x0 0x10000>;
   clocks = <&syscrg 58>,
     <&syscrg 61>,
     <&syscrg 62>,
     <&syscrg 63>,
     <&syscrg 165>,
     <&hdmitx0_pixelclk>;
   clock-names = "vout_src", "vout_top_ahb",
          "vout_top_axi", "vout_top_hdmitx0_mclk",
          "i2stx0_bclk", "hdmitx0_pixelclk";
   resets = <&syscrg 43>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   power-domains = <&pwrc 4>;
  };
 };
};
# 9 "arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi" 2
# 1 "arch/riscv/boot/dts/starfive/jh7110-pinfunc.h" 1
# 10 "arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 11 "arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi" 2

/ {
 aliases {
  ethernet0 = &gmac0;
  ethernet1 = &gmac1;
  i2c0 = &i2c0;
  i2c2 = &i2c2;
  i2c5 = &i2c5;
  i2c6 = &i2c6;
  mmc0 = &mmc0;
  mmc1 = &mmc1;
  serial0 = &uart0;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 cpus {
  timebase-frequency = <4000000>;
 };

 memory@40000000 {
  device_type = "memory";
  reg = <0x0 0x40000000 0x1 0x0>;
 };

 gpio-restart {
  compatible = "gpio-restart";
  gpios = <&sysgpio 35 0>;
  priority = <224>;
 };
};

&dvp_clk {
 clock-frequency = <74250000>;
};

&gmac0_rgmii_rxin {
 clock-frequency = <125000000>;
};

&gmac0_rmii_refin {
 clock-frequency = <50000000>;
};

&gmac1_rgmii_rxin {
 clock-frequency = <125000000>;
};

&gmac1_rmii_refin {
 clock-frequency = <50000000>;
};

&hdmitx0_pixelclk {
 clock-frequency = <297000000>;
};

&i2srx_bclk_ext {
 clock-frequency = <12288000>;
};

&i2srx_lrck_ext {
 clock-frequency = <192000>;
};

&i2stx_bclk_ext {
 clock-frequency = <12288000>;
};

&i2stx_lrck_ext {
 clock-frequency = <192000>;
};

&mclk_ext {
 clock-frequency = <12288000>;
};

&osc {
 clock-frequency = <24000000>;
};

&rtc_osc {
 clock-frequency = <32768>;
};

&tdm_ext {
 clock-frequency = <49152000>;
};

&gmac0 {
 phy-handle = <&phy0>;
 phy-mode = "rgmii-id";
 status = "okay";

 mdio {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "snps,dwmac-mdio";

  phy0: ethernet-phy@0 {
   reg = <0>;
  };
 };
};

&gmac1 {
 phy-handle = <&phy1>;
 phy-mode = "rgmii-id";
 status = "okay";

 mdio {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "snps,dwmac-mdio";

  phy1: ethernet-phy@1 {
   reg = <0>;
  };
 };
};

&i2c0 {
 clock-frequency = <100000>;
 i2c-sda-hold-time-ns = <300>;
 i2c-sda-falling-time-ns = <510>;
 i2c-scl-falling-time-ns = <510>;
 pinctrl-names = "default";
 pinctrl-0 = <&i2c0_pins>;
 status = "okay";
};

&i2c2 {
 clock-frequency = <100000>;
 i2c-sda-hold-time-ns = <300>;
 i2c-sda-falling-time-ns = <510>;
 i2c-scl-falling-time-ns = <510>;
 pinctrl-names = "default";
 pinctrl-0 = <&i2c2_pins>;
 status = "okay";
};

&i2c5 {
 clock-frequency = <100000>;
 i2c-sda-hold-time-ns = <300>;
 i2c-sda-falling-time-ns = <510>;
 i2c-scl-falling-time-ns = <510>;
 pinctrl-names = "default";
 pinctrl-0 = <&i2c5_pins>;
 status = "okay";

 axp15060: pmic@36 {
  compatible = "x-powers,axp15060";
  reg = <0x36>;
  interrupts = <0>;
  interrupt-controller;
  #interrupt-cells = <1>;

  regulators {
   vcc_3v3: dcdc1 {
    regulator-boot-on;
    regulator-always-on;
    regulator-min-microvolt = <3300000>;
    regulator-max-microvolt = <3300000>;
    regulator-name = "vcc_3v3";
   };

   vdd_cpu: dcdc2 {
    regulator-always-on;
    regulator-min-microvolt = <500000>;
    regulator-max-microvolt = <1540000>;
    regulator-name = "vdd-cpu";
   };

   emmc_vdd: aldo4 {
    regulator-boot-on;
    regulator-always-on;
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-name = "emmc_vdd";
   };
  };
 };
};

&i2c6 {
 clock-frequency = <100000>;
 i2c-sda-hold-time-ns = <300>;
 i2c-sda-falling-time-ns = <510>;
 i2c-scl-falling-time-ns = <510>;
 pinctrl-names = "default";
 pinctrl-0 = <&i2c6_pins>;
 status = "okay";
};

&mmc0 {
 max-frequency = <100000000>;
 bus-width = <8>;
 cap-mmc-highspeed;
 mmc-ddr-1_8v;
 mmc-hs200-1_8v;
 non-removable;
 cap-mmc-hw-reset;
 post-power-on-delay-ms = <200>;
 pinctrl-names = "default";
 pinctrl-0 = <&mmc0_pins>;
 vmmc-supply = <&vcc_3v3>;
 vqmmc-supply = <&emmc_vdd>;
 status = "okay";
};

&mmc1 {
 max-frequency = <100000000>;
 bus-width = <4>;
 no-sdio;
 no-mmc;
 broken-cd;
 cap-sd-highspeed;
 post-power-on-delay-ms = <200>;
 pinctrl-names = "default";
 pinctrl-0 = <&mmc1_pins>;
 status = "okay";
};

&qspi {
 #address-cells = <1>;
 #size-cells = <0>;
 status = "okay";

 nor_flash: flash@0 {
  compatible = "jedec,spi-nor";
  reg = <0>;
  cdns,read-delay = <5>;
  spi-max-frequency = <12000000>;
  cdns,tshsl-ns = <1>;
  cdns,tsd2d-ns = <1>;
  cdns,tchsh-ns = <1>;
  cdns,tslch-ns = <1>;

  partitions {
   compatible = "fixed-partitions";
   #address-cells = <1>;
   #size-cells = <1>;

   spl@0 {
    reg = <0x0 0x80000>;
   };
   uboot-env@f0000 {
    reg = <0xf0000 0x10000>;
   };
   uboot@100000 {
    reg = <0x100000 0x400000>;
   };
   reserved-data@600000 {
    reg = <0x600000 0xa00000>;
   };
  };
 };
};

&spi0 {
 pinctrl-names = "default";
 pinctrl-0 = <&spi0_pins>;
 status = "okay";

 spi_dev0: spi@0 {
  compatible = "rohm,dh2228fv";
  reg = <0>;
  spi-max-frequency = <10000000>;
 };
};

&sysgpio {
 i2c0_pins: i2c0-0 {
  i2c-pins {
   pinmux = <( (((9) & 0xff) << 24) | (((0) & 0xff) << 16) | (((5) & 0x3f) << 10) | ((57) & 0x3f))>,


     <( (((10) & 0xff) << 24) | (((0) & 0xff) << 16) | (((6) & 0x3f) << 10) | ((58) & 0x3f))>;


   bias-disable;
   input-enable;
   input-schmitt-enable;
  };
 };

 i2c2_pins: i2c2-0 {
  i2c-pins {
   pinmux = <( (((59) & 0xff) << 24) | (((0) & 0xff) << 16) | (((30) & 0x3f) << 10) | ((3) & 0x3f))>,


     <( (((60) & 0xff) << 24) | (((0) & 0xff) << 16) | (((31) & 0x3f) << 10) | ((2) & 0x3f))>;


   bias-disable;
   input-enable;
   input-schmitt-enable;
  };
 };

 i2c5_pins: i2c5-0 {
  i2c-pins {
   pinmux = <( (((79) & 0xff) << 24) | (((0) & 0xff) << 16) | (((42) & 0x3f) << 10) | ((19) & 0x3f))>,


     <( (((80) & 0xff) << 24) | (((0) & 0xff) << 16) | (((43) & 0x3f) << 10) | ((20) & 0x3f))>;


   bias-disable;
   input-enable;
   input-schmitt-enable;
  };
 };

 i2c6_pins: i2c6-0 {
  i2c-pins {
   pinmux = <( (((86) & 0xff) << 24) | (((0) & 0xff) << 16) | (((46) & 0x3f) << 10) | ((16) & 0x3f))>,


     <( (((87) & 0xff) << 24) | (((0) & 0xff) << 16) | (((47) & 0x3f) << 10) | ((17) & 0x3f))>;


   bias-disable;
   input-enable;
   input-schmitt-enable;
  };
 };

 mmc0_pins: mmc0-0 {
   rst-pins {
   pinmux = <( (((255) & 0xff) << 24) | (((19) & 0xff) << 16) | (((0) & 0x3f) << 10) | ((62) & 0x3f))>;


   bias-pull-up;
   drive-strength = <12>;
   input-disable;
   input-schmitt-disable;
   slew-rate = <0>;
  };

  mmc-pins {
   pinmux = <((1 << 10) | (((0) & 0x3) << 8) | ((64) & 0xff))>,
     <((1 << 10) | (((0) & 0x3) << 8) | ((65) & 0xff))>,
     <((1 << 10) | (((0) & 0x3) << 8) | ((66) & 0xff))>,
     <((1 << 10) | (((0) & 0x3) << 8) | ((67) & 0xff))>,
     <((1 << 10) | (((0) & 0x3) << 8) | ((68) & 0xff))>,
     <((1 << 10) | (((0) & 0x3) << 8) | ((69) & 0xff))>,
     <((1 << 10) | (((0) & 0x3) << 8) | ((70) & 0xff))>,
     <((1 << 10) | (((0) & 0x3) << 8) | ((71) & 0xff))>,
     <((1 << 10) | (((0) & 0x3) << 8) | ((72) & 0xff))>,
     <((1 << 10) | (((0) & 0x3) << 8) | ((73) & 0xff))>;
   bias-pull-up;
   drive-strength = <12>;
   input-enable;
  };
 };

 mmc1_pins: mmc1-0 {
  clk-pins {
   pinmux = <( (((255) & 0xff) << 24) | (((55) & 0xff) << 16) | (((0) & 0x3f) << 10) | ((10) & 0x3f))>;


   bias-pull-up;
   drive-strength = <12>;
   input-disable;
   input-schmitt-disable;
   slew-rate = <0>;
  };

  mmc-pins {
   pinmux = <( (((44) & 0xff) << 24) | (((57) & 0xff) << 16) | (((19) & 0x3f) << 10) | ((9) & 0x3f))>,


     <( (((45) & 0xff) << 24) | (((58) & 0xff) << 16) | (((20) & 0x3f) << 10) | ((11) & 0x3f))>,


     <( (((46) & 0xff) << 24) | (((59) & 0xff) << 16) | (((21) & 0x3f) << 10) | ((12) & 0x3f))>,


     <( (((47) & 0xff) << 24) | (((60) & 0xff) << 16) | (((22) & 0x3f) << 10) | ((7) & 0x3f))>,


     <( (((48) & 0xff) << 24) | (((61) & 0xff) << 16) | (((23) & 0x3f) << 10) | ((8) & 0x3f))>;


   bias-pull-up;
   drive-strength = <12>;
   input-enable;
   input-schmitt-enable;
   slew-rate = <0>;
  };
 };

 spi0_pins: spi0-0 {
  mosi-pins {
   pinmux = <( (((255) & 0xff) << 24) | (((32) & 0xff) << 16) | (((0) & 0x3f) << 10) | ((52) & 0x3f))>;


   bias-disable;
   input-disable;
   input-schmitt-disable;
  };

  miso-pins {
   pinmux = <( (((28) & 0xff) << 24) | (((0) & 0xff) << 16) | (((1) & 0x3f) << 10) | ((53) & 0x3f))>;


   bias-pull-up;
   input-enable;
   input-schmitt-enable;
  };

  sck-pins {
   pinmux = <( (((26) & 0xff) << 24) | (((30) & 0xff) << 16) | (((0) & 0x3f) << 10) | ((48) & 0x3f))>;


   bias-disable;
   input-disable;
   input-schmitt-disable;
  };

  ss-pins {
   pinmux = <( (((27) & 0xff) << 24) | (((31) & 0xff) << 16) | (((0) & 0x3f) << 10) | ((49) & 0x3f))>;


   bias-disable;
   input-disable;
   input-schmitt-disable;
  };
 };

 tdm_pins: tdm-0 {
  tx-pins {
   pinmux = <( (((255) & 0xff) << 24) | (((41) & 0xff) << 16) | (((0) & 0x3f) << 10) | ((44) & 0x3f))>;


   bias-pull-up;
   drive-strength = <2>;
   input-disable;
   input-schmitt-disable;
   slew-rate = <0>;
  };

  rx-pins {
   pinmux = <( (((36) & 0xff) << 24) | (((1) & 0xff) << 16) | (((1) & 0x3f) << 10) | ((61) & 0x3f))>;


   input-enable;
  };

  sync-pins {
   pinmux = <( (((37) & 0xff) << 24) | (((1) & 0xff) << 16) | (((1) & 0x3f) << 10) | ((63) & 0x3f))>;


   input-enable;
  };

  pcmclk-pins {
   pinmux = <( (((35) & 0xff) << 24) | (((1) & 0xff) << 16) | (((1) & 0x3f) << 10) | ((38) & 0x3f))>;


   input-enable;
  };
 };

 uart0_pins: uart0-0 {
  tx-pins {
   pinmux = <( (((255) & 0xff) << 24) | (((20) & 0xff) << 16) | (((0) & 0x3f) << 10) | ((5) & 0x3f))>;


   bias-disable;
   drive-strength = <12>;
   input-disable;
   input-schmitt-disable;
   slew-rate = <0>;
  };

  rx-pins {
   pinmux = <( (((14) & 0xff) << 24) | (((0) & 0xff) << 16) | (((1) & 0x3f) << 10) | ((6) & 0x3f))>;


   bias-disable;
   drive-strength = <2>;
   input-enable;
   input-schmitt-enable;
   slew-rate = <0>;
  };
 };
};

&tdm {
 pinctrl-names = "default";
 pinctrl-0 = <&tdm_pins>;
 status = "okay";
};

&uart0 {
 pinctrl-names = "default";
 pinctrl-0 = <&uart0_pins>;
 status = "okay";
};

&usb0 {
 dr_mode = "peripheral";
 status = "okay";
};

&U74_1 {
 cpu-supply = <&vdd_cpu>;
};

&U74_2 {
 cpu-supply = <&vdd_cpu>;
};

&U74_3 {
 cpu-supply = <&vdd_cpu>;
};

&U74_4 {
 cpu-supply = <&vdd_cpu>;
};
# 9 "arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2-v1.3b.dts" 2

/ {
 model = "StarFive VisionFive 2 v1.3B";
 compatible = "starfive,visionfive-2-v1.3b", "starfive,jh7110";
};

&gmac0 {
 starfive,tx-use-rgmii-clk;
 assigned-clocks = <&aoncrg 5>;
 assigned-clock-parents = <&aoncrg 4>;
};

&gmac1 {
 starfive,tx-use-rgmii-clk;
 assigned-clocks = <&syscrg 105>;
 assigned-clock-parents = <&syscrg 101>;
};

&phy0 {
 motorcomm,tx-clk-adj-enabled;
 motorcomm,tx-clk-100-inverted;
 motorcomm,tx-clk-1000-inverted;
 motorcomm,rx-clk-drv-microamp = <3970>;
 motorcomm,rx-data-drv-microamp = <2910>;
 rx-internal-delay-ps = <1500>;
 tx-internal-delay-ps = <1500>;
};

&phy1 {
 motorcomm,tx-clk-adj-enabled;
 motorcomm,tx-clk-100-inverted;
 motorcomm,rx-clk-drv-microamp = <3970>;
 motorcomm,rx-data-drv-microamp = <2910>;
 rx-internal-delay-ps = <300>;
 tx-internal-delay-ps = <0>;
};
