   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"it_handlers.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.it_handlers_set_priorities,"ax",%progbits
  18              		.align	1
  19              		.global	it_handlers_set_priorities
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	it_handlers_set_priorities:
  26              	.LFB688:
  27              		.file 1 "../src/it_handlers.c"
   1:../src/it_handlers.c **** /*
   2:../src/it_handlers.c ****  * it_handlers.c
   3:../src/it_handlers.c ****  *
   4:../src/it_handlers.c ****  *  Created on: 28.05.2017
   5:../src/it_handlers.c ****  *      Author: mateusz
   6:../src/it_handlers.c ****  */
   7:../src/it_handlers.c **** 
   8:../src/it_handlers.c **** #include "station_config_target_hw.h"
   9:../src/it_handlers.c **** 
  10:../src/it_handlers.c **** #include <delay.h>
  11:../src/it_handlers.c **** 
  12:../src/it_handlers.c **** #ifdef STM32F10X_MD_VL
  13:../src/it_handlers.c **** #include <stm32f10x.h>
  14:../src/it_handlers.c **** #endif
  15:../src/it_handlers.c **** #ifdef STM32L471xx
  16:../src/it_handlers.c **** #include <stm32l4xx.h>
  17:../src/it_handlers.c **** #include <stm32l4xx_ll_tim.h>
  18:../src/it_handlers.c **** #include <stm32l4xx_ll_dma.h>
  19:../src/it_handlers.c **** #include <stm32l471xx.h>
  20:../src/it_handlers.c **** #endif
  21:../src/it_handlers.c **** 
  22:../src/it_handlers.c **** #include "drivers/dallas.h"
  23:../src/it_handlers.c **** #include "drivers/ms5611.h"
  24:../src/it_handlers.c **** #include "drivers/serial.h"
  25:../src/it_handlers.c **** #include "drivers/i2c.h"
  26:../src/it_handlers.c **** #include "drivers/analog_anemometer.h"
  27:../src/it_handlers.c **** #include "aprs/wx.h"
  28:../src/it_handlers.c **** #include "aprs/telemetry.h"
  29:../src/it_handlers.c **** #include "aprs/beacon.h"
  30:../src/it_handlers.c **** #include "main.h"
  31:../src/it_handlers.c **** #include "LedConfig.h"
  32:../src/it_handlers.c **** //#include "afsk.h"
  33:../src/it_handlers.c **** #include "diag/Trace.h"
  34:../src/it_handlers.c **** 
  35:../src/it_handlers.c **** #include "station_config.h"
  36:../src/it_handlers.c **** 
  37:../src/it_handlers.c **** 
  38:../src/it_handlers.c **** /*
  39:../src/it_handlers.c ****  * INTERRUPT PRIORITIES
  40:../src/it_handlers.c ****  *
  41:../src/it_handlers.c ****  *	TIM2_IRQHandler 			- 1 -> Dallas delay (enable only during dallas comm)
  42:../src/it_handlers.c ****  *	I2C1_EV_IRQHandler 			- 2 -> I2C comm interrupt (active & enable only during communication with 
  43:../src/it_handlers.c ****  *	TIM4_IRQHandler 			- 3 -> APRS softmodem DAC (enable only during tx)
  44:../src/it_handlers.c ****  *	TIM7_IRQHandler 			- 4 -> APRS softmodem ADC
  45:../src/it_handlers.c ****  *	SysTick_Handler 			- 5
  46:../src/it_handlers.c ****  *	TIM1_UP_TIM16_IRQHandler 	- 6 -> TX20 baudrate timer
  47:../src/it_handlers.c ****  *	EXTI9_5_IRQHandler 			- 7 -> TX20 anemometer GPIO
  48:../src/it_handlers.c ****  *	EXTI4_IRQHandler 			- 8 -> DHT22 sensor GPIO interrupt
  49:../src/it_handlers.c ****  *	USART1_IRQHandler 			- 9 -> uart to comm with KISS host
  50:../src/it_handlers.c ****  *	I2C1_ER_IRQHandler			- 10 -> I2C error interrupt
  51:../src/it_handlers.c ****  *
  52:../src/it_handlers.c ****  */
  53:../src/it_handlers.c **** 
  54:../src/it_handlers.c **** 
  55:../src/it_handlers.c **** // TIM1 w TX20
  56:../src/it_handlers.c **** 
  57:../src/it_handlers.c **** /* Zmienne używane do oversamplingu */
  58:../src/it_handlers.c **** int adc_sample_count = 0, adc_sample_c2 = 0;				// Zmienna odliczająca próbki
  59:../src/it_handlers.c **** unsigned short int AdcBuffer[4];		// Bufor przechowujący kolejne wartości rejestru DR
  60:../src/it_handlers.c **** short int AdcValue;
  61:../src/it_handlers.c **** 
  62:../src/it_handlers.c **** uint8_t it_handlers_cpu_load_pool = 0;
  63:../src/it_handlers.c **** 
  64:../src/it_handlers.c **** // this function will set all iterrupt priorities except systick
  65:../src/it_handlers.c **** void it_handlers_set_priorities(void) {
  28              		.loc 1 65 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.LVL0:
  34              	.LBB48:
  35              	.LBB49:
  36              		.file 2 "../system/include/cmsis/stm32l4xx/core_cm4.h"
   1:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**************************************************************************//**
   2:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * @file     core_cm4.h
   3:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * @version  V5.1.0
   5:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * @date     13. March 2019
   6:../system/include/cmsis/stm32l4xx/core_cm4.h ****  ******************************************************************************/
   7:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*
   8:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../system/include/cmsis/stm32l4xx/core_cm4.h ****  *
  10:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../system/include/cmsis/stm32l4xx/core_cm4.h ****  *
  12:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * not use this file except in compliance with the License.
  14:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * You may obtain a copy of the License at
  15:../system/include/cmsis/stm32l4xx/core_cm4.h ****  *
  16:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../system/include/cmsis/stm32l4xx/core_cm4.h ****  *
  18:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:../system/include/cmsis/stm32l4xx/core_cm4.h ****  * limitations under the License.
  23:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
  24:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  25:../system/include/cmsis/stm32l4xx/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:../system/include/cmsis/stm32l4xx/core_cm4.h **** #elif defined (__clang__)
  28:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif
  30:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  31:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  34:../system/include/cmsis/stm32l4xx/core_cm4.h **** #include <stdint.h>
  35:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  36:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifdef __cplusplus
  37:../system/include/cmsis/stm32l4xx/core_cm4.h ****  extern "C" {
  38:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif
  39:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  40:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
  41:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:../system/include/cmsis/stm32l4xx/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  44:../system/include/cmsis/stm32l4xx/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:../system/include/cmsis/stm32l4xx/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  47:../system/include/cmsis/stm32l4xx/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:../system/include/cmsis/stm32l4xx/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  50:../system/include/cmsis/stm32l4xx/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:../system/include/cmsis/stm32l4xx/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
  53:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  54:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  55:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*******************************************************************************
  56:../system/include/cmsis/stm32l4xx/core_cm4.h ****  *                 CMSIS definitions
  57:../system/include/cmsis/stm32l4xx/core_cm4.h ****  ******************************************************************************/
  58:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
  59:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup Cortex_M4
  60:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
  61:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
  62:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  63:../system/include/cmsis/stm32l4xx/core_cm4.h **** #include "cmsis_version.h"
  64:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  65:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* CMSIS CM4 definitions */
  66:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:../system/include/cmsis/stm32l4xx/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  71:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  73:../system/include/cmsis/stm32l4xx/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:../system/include/cmsis/stm32l4xx/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:../system/include/cmsis/stm32l4xx/core_cm4.h **** */
  76:../system/include/cmsis/stm32l4xx/core_cm4.h **** #if defined ( __CC_ARM )
  77:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       1U
  80:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #else
  81:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       0U
  83:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #endif
  84:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #else
  85:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __FPU_USED         0U
  86:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
  87:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
  88:../system/include/cmsis/stm32l4xx/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #if defined __ARM_FP
  90:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       1U
  92:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #else
  93:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       0U
  95:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #endif
  96:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #else
  97:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __FPU_USED         0U
  98:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
  99:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 100:../system/include/cmsis/stm32l4xx/core_cm4.h **** #elif defined ( __GNUC__ )
 101:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       1U
 104:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #else
 105:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       0U
 107:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #endif
 108:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #else
 109:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __FPU_USED         0U
 110:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 111:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 112:../system/include/cmsis/stm32l4xx/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #if defined __ARMVFP__
 114:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       1U
 116:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #else
 117:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       0U
 119:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #endif
 120:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #else
 121:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __FPU_USED         0U
 122:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 123:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 124:../system/include/cmsis/stm32l4xx/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       1U
 128:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #else
 129:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       0U
 131:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #endif
 132:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #else
 133:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __FPU_USED         0U
 134:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 135:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 136:../system/include/cmsis/stm32l4xx/core_cm4.h **** #elif defined ( __TASKING__ )
 137:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #if defined __FPU_VFP__
 138:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       1U
 140:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #else
 141:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       0U
 143:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #endif
 144:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #else
 145:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __FPU_USED         0U
 146:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 147:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 148:../system/include/cmsis/stm32l4xx/core_cm4.h **** #elif defined ( __CSMC__ )
 149:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       1U
 152:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #else
 153:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:../system/include/cmsis/stm32l4xx/core_cm4.h ****       #define __FPU_USED       0U
 155:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #endif
 156:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #else
 157:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __FPU_USED         0U
 158:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 159:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 160:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif
 161:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 162:../system/include/cmsis/stm32l4xx/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 164:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 165:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifdef __cplusplus
 166:../system/include/cmsis/stm32l4xx/core_cm4.h **** }
 167:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif
 168:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 169:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 171:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 173:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 176:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifdef __cplusplus
 177:../system/include/cmsis/stm32l4xx/core_cm4.h ****  extern "C" {
 178:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif
 179:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 180:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* check device defines and use defaults */
 181:../system/include/cmsis/stm32l4xx/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #ifndef __CM4_REV
 183:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 186:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 187:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 191:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 192:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 196:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 197:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 201:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 202:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
 206:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif
 207:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 208:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 210:../system/include/cmsis/stm32l4xx/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 212:../system/include/cmsis/stm32l4xx/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:../system/include/cmsis/stm32l4xx/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:../system/include/cmsis/stm32l4xx/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:../system/include/cmsis/stm32l4xx/core_cm4.h **** */
 216:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifdef __cplusplus
 217:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:../system/include/cmsis/stm32l4xx/core_cm4.h **** #else
 219:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif
 221:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 224:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* following defines should be used for structure members */
 225:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 229:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 231:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 232:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 233:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*******************************************************************************
 234:../system/include/cmsis/stm32l4xx/core_cm4.h ****  *                 Register Abstraction
 235:../system/include/cmsis/stm32l4xx/core_cm4.h ****   Core Register contain:
 236:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core Register
 237:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core NVIC Register
 238:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core SCB Register
 239:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core SysTick Register
 240:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core Debug Register
 241:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core MPU Register
 242:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core FPU Register
 243:../system/include/cmsis/stm32l4xx/core_cm4.h ****  ******************************************************************************/
 244:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 245:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:../system/include/cmsis/stm32l4xx/core_cm4.h **** */
 248:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 249:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 250:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief      Core Register type definitions.
 253:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
 254:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 255:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 256:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 257:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 259:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef union
 260:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 261:../system/include/cmsis/stm32l4xx/core_cm4.h ****   struct
 262:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
 263:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:../system/include/cmsis/stm32l4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:../system/include/cmsis/stm32l4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:../system/include/cmsis/stm32l4xx/core_cm4.h **** } APSR_Type;
 274:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 275:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* APSR Register Definitions */
 276:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 279:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 282:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 285:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 288:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 291:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 294:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 295:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 296:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 298:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef union
 299:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 300:../system/include/cmsis/stm32l4xx/core_cm4.h ****   struct
 301:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
 302:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:../system/include/cmsis/stm32l4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:../system/include/cmsis/stm32l4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:../system/include/cmsis/stm32l4xx/core_cm4.h **** } IPSR_Type;
 307:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 308:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* IPSR Register Definitions */
 309:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 312:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 313:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 314:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 316:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef union
 317:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 318:../system/include/cmsis/stm32l4xx/core_cm4.h ****   struct
 319:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
 320:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:../system/include/cmsis/stm32l4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:../system/include/cmsis/stm32l4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:../system/include/cmsis/stm32l4xx/core_cm4.h **** } xPSR_Type;
 335:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 336:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* xPSR Register Definitions */
 337:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 340:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 343:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 346:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 349:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 352:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 355:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 358:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 361:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 364:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 367:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 368:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 369:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 371:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef union
 372:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 373:../system/include/cmsis/stm32l4xx/core_cm4.h ****   struct
 374:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
 375:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:../system/include/cmsis/stm32l4xx/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:../system/include/cmsis/stm32l4xx/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:../system/include/cmsis/stm32l4xx/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:../system/include/cmsis/stm32l4xx/core_cm4.h **** } CONTROL_Type;
 382:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 383:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* CONTROL Register Definitions */
 384:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 387:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 390:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 393:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 395:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 396:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 397:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
 401:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 402:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 403:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 404:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 406:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
 407:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 408:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED1[24U];
 412:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:../system/include/cmsis/stm32l4xx/core_cm4.h **** }  NVIC_Type;
 422:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 423:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 427:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 429:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 430:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 431:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
 435:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 436:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 437:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 438:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 440:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
 441:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 442:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:../system/include/cmsis/stm32l4xx/core_cm4.h **** } SCB_Type;
 464:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 465:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 469:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 472:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 475:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 478:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 481:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 485:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 488:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 491:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 494:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 497:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 500:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 503:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 506:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 509:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 512:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 516:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 520:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 523:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 526:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 529:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 532:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 535:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 538:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB System Control Register Definitions */
 539:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 542:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 545:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 548:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 552:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 555:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 558:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 561:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 564:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 567:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 571:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 574:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 577:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 580:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 583:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 586:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 589:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 592:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 595:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 598:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 601:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 604:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 607:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 610:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 614:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 617:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 620:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 624:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 627:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 630:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 633:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 636:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 639:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 643:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 646:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 649:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 652:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 655:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 658:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 661:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 665:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 668:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 671:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 674:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 677:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 680:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 684:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 687:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 690:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 694:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 697:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 700:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 703:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 706:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 708:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 709:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 710:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
 714:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 715:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 716:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 717:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 719:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
 720:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 721:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:../system/include/cmsis/stm32l4xx/core_cm4.h **** } SCnSCB_Type;
 725:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 726:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 730:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 734:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 737:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 740:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 743:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 746:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 748:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 749:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 750:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
 754:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 755:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 756:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 757:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 759:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
 760:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 761:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:../system/include/cmsis/stm32l4xx/core_cm4.h **** } SysTick_Type;
 766:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 767:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 771:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 774:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 777:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 780:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 784:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SysTick Current Register Definitions */
 785:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 788:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 792:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 795:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 798:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 800:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 801:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 802:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
 806:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 807:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 808:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 809:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 811:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
 812:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 813:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __OM  union
 814:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
 815:../system/include/cmsis/stm32l4xx/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:../system/include/cmsis/stm32l4xx/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:../system/include/cmsis/stm32l4xx/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:../system/include/cmsis/stm32l4xx/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED3[32U];
 826:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED4[43U];
 827:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 828:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 829:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED5[6U];
 830:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 831:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 832:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 833:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 834:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 835:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 836:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 837:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 838:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 839:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 840:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 841:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 842:../system/include/cmsis/stm32l4xx/core_cm4.h **** } ITM_Type;
 843:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 844:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 845:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 846:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 847:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 848:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* ITM Trace Control Register Definitions */
 849:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 850:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 851:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 852:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 853:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 854:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 855:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 856:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 857:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 858:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 859:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 860:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 861:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 862:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 863:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 864:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 865:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 866:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 867:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 868:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 869:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 870:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 871:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 872:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 873:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 874:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 875:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 876:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 880:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 883:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 886:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 888:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 889:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 890:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
 891:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
 894:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 895:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 896:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
 897:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
 899:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
 900:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
 901:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED0[1U];
 913:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED1[1U];
 917:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED2[1U];
 921:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:../system/include/cmsis/stm32l4xx/core_cm4.h **** } DWT_Type;
 925:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 926:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* DWT Control Register Definitions */
 927:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 930:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 933:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 936:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 939:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 942:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 945:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 948:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 951:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 954:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 957:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 960:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 963:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 966:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 969:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 972:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 975:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 978:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 981:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 985:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 989:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 993:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
 997:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1001:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1005:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1009:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1012:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1015:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1018:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1021:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1024:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1027:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1030:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1033:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1035:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1036:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1037:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
1038:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
1041:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1042:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1043:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1044:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1046:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
1047:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1048:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED0[2U];
1051:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED1[55U];
1053:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED2[131U];
1055:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED3[759U];
1059:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1060:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED4[1U];
1063:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED5[39U];
1067:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED7[8U];
1070:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:../system/include/cmsis/stm32l4xx/core_cm4.h **** } TPI_Type;
1073:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1074:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1078:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1082:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1086:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1089:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1092:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1095:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1099:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1102:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1106:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1110:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1113:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1116:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1119:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1122:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1125:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1128:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1130:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1131:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1132:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1133:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1134:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1135:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1136:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1137:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1138:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1139:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1140:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1141:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1142:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1143:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1144:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1145:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1146:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1147:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1148:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1149:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1150:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1151:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1152:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1153:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1154:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1155:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1156:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1157:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1158:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1159:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1160:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1161:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1162:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1163:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1164:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1165:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1166:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1167:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1168:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI DEVID Register Definitions */
1169:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1170:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1171:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1172:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1173:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1174:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1175:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1176:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1177:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1178:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1179:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1180:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1181:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1182:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1183:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1184:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1185:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1186:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1187:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1188:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1189:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1190:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1191:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1192:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1193:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1194:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1195:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1196:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1197:../system/include/cmsis/stm32l4xx/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1198:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1199:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
1200:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1201:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1202:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
1203:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1204:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1205:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1206:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1207:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1208:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
1209:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1210:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1211:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1212:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1213:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1214:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1215:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1216:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1217:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1218:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1219:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1220:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1221:../system/include/cmsis/stm32l4xx/core_cm4.h **** } MPU_Type;
1222:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1223:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1224:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1225:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* MPU Type Register Definitions */
1226:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1227:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1228:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1229:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1230:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1231:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1232:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1233:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1234:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1235:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* MPU Control Register Definitions */
1236:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1237:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1238:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1239:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1240:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1241:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1242:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1243:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1244:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1245:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* MPU Region Number Register Definitions */
1246:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1247:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1248:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1249:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1250:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1251:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1252:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1253:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1254:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1255:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1256:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1257:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1258:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1259:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1260:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1261:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1262:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1263:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1264:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1265:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1266:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1267:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1268:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1269:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1270:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1271:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1272:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1273:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1274:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1275:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1276:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1277:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1278:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1279:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1280:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1281:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1282:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1283:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1284:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1285:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1286:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1287:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1288:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1289:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1290:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_MPU */
1291:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1292:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1293:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1294:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1295:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
1296:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1297:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1298:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
1299:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1300:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1301:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1302:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1303:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1304:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
1305:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1306:../system/include/cmsis/stm32l4xx/core_cm4.h ****         uint32_t RESERVED0[1U];
1307:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1308:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1309:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1310:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1311:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1312:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1313:../system/include/cmsis/stm32l4xx/core_cm4.h **** } FPU_Type;
1314:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1315:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1316:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1317:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1318:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1319:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1320:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1321:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1322:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1323:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1324:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1325:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1326:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1327:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1328:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1329:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1330:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1331:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1332:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1333:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1334:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1335:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1336:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1337:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1338:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1339:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1340:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1341:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1342:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1343:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1344:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1345:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1346:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1347:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1348:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1349:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1350:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1351:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1352:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1353:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1354:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1355:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1356:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1357:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1358:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1359:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1360:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1361:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1362:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1363:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1364:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1365:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1366:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1367:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1368:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1369:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1370:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1371:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1372:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1373:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1374:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1375:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1376:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1377:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1378:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1379:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1380:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1381:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1382:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1383:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1384:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1385:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1386:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1387:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1388:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1389:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1390:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1391:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1392:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1393:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1394:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1395:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1396:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1397:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1398:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1399:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1400:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1401:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1402:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1403:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_FPU */
1404:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1405:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1406:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1407:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_core_register
1408:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1409:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1410:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
1411:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1412:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1413:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1414:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1415:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1416:../system/include/cmsis/stm32l4xx/core_cm4.h **** typedef struct
1417:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1418:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1419:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1420:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1421:../system/include/cmsis/stm32l4xx/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1422:../system/include/cmsis/stm32l4xx/core_cm4.h **** } CoreDebug_Type;
1423:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1424:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1425:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1426:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1427:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1428:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1429:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1430:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1431:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1432:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1433:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1434:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1435:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1436:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1437:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1438:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1439:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1440:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1441:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1442:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1443:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1444:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1445:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1446:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1447:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1448:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1449:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1450:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1451:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1452:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1453:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1454:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1455:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1456:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1457:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1458:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1459:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1460:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1461:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1462:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1463:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1464:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1465:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1466:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1467:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1468:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1469:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1470:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1471:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1472:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1473:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1474:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1475:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1476:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1477:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1478:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1479:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1480:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1481:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1482:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1483:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1484:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1485:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1486:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1487:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1488:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1489:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1490:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1491:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1492:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1493:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1494:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1495:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1496:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1497:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1498:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1499:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1500:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1501:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1502:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1503:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1504:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1505:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1506:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1507:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1508:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1509:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1510:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1511:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1512:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup    CMSIS_core_register
1513:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1514:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1515:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
1516:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1517:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1518:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1519:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1520:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \param[in] field  Name of the register bit field.
1521:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1522:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \return           Masked and shifted value.
1523:../system/include/cmsis/stm32l4xx/core_cm4.h **** */
1524:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1525:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1526:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1527:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1528:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \param[in] field  Name of the register bit field.
1529:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1530:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \return           Masked and shifted bit field value.
1531:../system/include/cmsis/stm32l4xx/core_cm4.h **** */
1532:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1533:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1534:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1535:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1536:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1537:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1538:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup    CMSIS_core_register
1539:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1540:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1541:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
1542:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1543:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1544:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* Memory mapping of Core Hardware */
1545:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1546:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1547:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1548:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1549:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1550:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1551:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1552:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1553:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1554:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1555:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1556:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1557:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1558:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1559:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1560:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1561:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1562:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1563:../system/include/cmsis/stm32l4xx/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1564:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1565:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1566:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif
1567:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1568:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1569:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1570:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1571:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*@} */
1572:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1573:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1574:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1575:../system/include/cmsis/stm32l4xx/core_cm4.h **** /*******************************************************************************
1576:../system/include/cmsis/stm32l4xx/core_cm4.h ****  *                Hardware Abstraction Layer
1577:../system/include/cmsis/stm32l4xx/core_cm4.h ****   Core Function Interface contains:
1578:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core NVIC Functions
1579:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core SysTick Functions
1580:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core Debug Functions
1581:../system/include/cmsis/stm32l4xx/core_cm4.h ****   - Core Register Access Functions
1582:../system/include/cmsis/stm32l4xx/core_cm4.h ****  ******************************************************************************/
1583:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1584:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1585:../system/include/cmsis/stm32l4xx/core_cm4.h **** */
1586:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1587:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1588:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1589:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1590:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1591:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1592:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1593:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1594:../system/include/cmsis/stm32l4xx/core_cm4.h ****   @{
1595:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1596:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1597:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1598:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1599:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1600:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
1601:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1602:../system/include/cmsis/stm32l4xx/core_cm4.h **** #else
1603:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1604:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1605:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1606:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1607:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1608:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1609:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1610:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1611:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1612:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1613:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1614:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1615:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1616:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1617:../system/include/cmsis/stm32l4xx/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1618:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1619:../system/include/cmsis/stm32l4xx/core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1620:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #endif
1621:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1622:../system/include/cmsis/stm32l4xx/core_cm4.h **** #else
1623:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1624:../system/include/cmsis/stm32l4xx/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1625:../system/include/cmsis/stm32l4xx/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1626:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1627:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1628:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1629:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1630:../system/include/cmsis/stm32l4xx/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1631:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1632:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1633:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1634:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1635:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1636:../system/include/cmsis/stm32l4xx/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1637:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1638:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1639:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1640:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief   Set Priority Grouping
1641:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1642:../system/include/cmsis/stm32l4xx/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1643:../system/include/cmsis/stm32l4xx/core_cm4.h ****            Only values from 0..7 are used.
1644:../system/include/cmsis/stm32l4xx/core_cm4.h ****            In case of a conflict between priority grouping and available
1645:../system/include/cmsis/stm32l4xx/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1646:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1647:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1648:../system/include/cmsis/stm32l4xx/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1649:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1650:../system/include/cmsis/stm32l4xx/core_cm4.h ****   uint32_t reg_value;
1651:../system/include/cmsis/stm32l4xx/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1652:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1653:../system/include/cmsis/stm32l4xx/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1654:../system/include/cmsis/stm32l4xx/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1655:../system/include/cmsis/stm32l4xx/core_cm4.h ****   reg_value  =  (reg_value                                   |
1656:../system/include/cmsis/stm32l4xx/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1657:../system/include/cmsis/stm32l4xx/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1658:../system/include/cmsis/stm32l4xx/core_cm4.h ****   SCB->AIRCR =  reg_value;
1659:../system/include/cmsis/stm32l4xx/core_cm4.h **** }
1660:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1661:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1662:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1663:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief   Get Priority Grouping
1664:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1665:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1666:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1667:../system/include/cmsis/stm32l4xx/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1668:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1669:../system/include/cmsis/stm32l4xx/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1670:../system/include/cmsis/stm32l4xx/core_cm4.h **** }
1671:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1672:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1673:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1674:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief   Enable Interrupt
1675:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1676:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1677:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \note    IRQn must not be negative.
1678:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1679:../system/include/cmsis/stm32l4xx/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1680:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1681:../system/include/cmsis/stm32l4xx/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1682:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
1683:../system/include/cmsis/stm32l4xx/core_cm4.h ****     __COMPILER_BARRIER();
1684:../system/include/cmsis/stm32l4xx/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1685:../system/include/cmsis/stm32l4xx/core_cm4.h ****     __COMPILER_BARRIER();
1686:../system/include/cmsis/stm32l4xx/core_cm4.h ****   }
1687:../system/include/cmsis/stm32l4xx/core_cm4.h **** }
1688:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1689:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1690:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1691:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief   Get Interrupt Enable status
1692:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1693:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1694:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \return             0  Interrupt is not enabled.
1695:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \return             1  Interrupt is enabled.
1696:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \note    IRQn must not be negative.
1697:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1698:../system/include/cmsis/stm32l4xx/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1699:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1700:../system/include/cmsis/stm32l4xx/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1701:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
1702:../system/include/cmsis/stm32l4xx/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1703:../system/include/cmsis/stm32l4xx/core_cm4.h ****   }
1704:../system/include/cmsis/stm32l4xx/core_cm4.h ****   else
1705:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
1706:../system/include/cmsis/stm32l4xx/core_cm4.h ****     return(0U);
1707:../system/include/cmsis/stm32l4xx/core_cm4.h ****   }
1708:../system/include/cmsis/stm32l4xx/core_cm4.h **** }
1709:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1710:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1711:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1712:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief   Disable Interrupt
1713:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1714:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1715:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \note    IRQn must not be negative.
1716:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1717:../system/include/cmsis/stm32l4xx/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1718:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1719:../system/include/cmsis/stm32l4xx/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1720:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
1721:../system/include/cmsis/stm32l4xx/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1722:../system/include/cmsis/stm32l4xx/core_cm4.h ****     __DSB();
1723:../system/include/cmsis/stm32l4xx/core_cm4.h ****     __ISB();
1724:../system/include/cmsis/stm32l4xx/core_cm4.h ****   }
1725:../system/include/cmsis/stm32l4xx/core_cm4.h **** }
1726:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1727:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1728:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1729:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief   Get Pending Interrupt
1730:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1731:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1732:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \return             0  Interrupt status is not pending.
1733:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \return             1  Interrupt status is pending.
1734:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \note    IRQn must not be negative.
1735:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1736:../system/include/cmsis/stm32l4xx/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1737:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1738:../system/include/cmsis/stm32l4xx/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1739:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
1740:../system/include/cmsis/stm32l4xx/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1741:../system/include/cmsis/stm32l4xx/core_cm4.h ****   }
1742:../system/include/cmsis/stm32l4xx/core_cm4.h ****   else
1743:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
1744:../system/include/cmsis/stm32l4xx/core_cm4.h ****     return(0U);
1745:../system/include/cmsis/stm32l4xx/core_cm4.h ****   }
1746:../system/include/cmsis/stm32l4xx/core_cm4.h **** }
1747:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1748:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1749:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1750:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief   Set Pending Interrupt
1751:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1752:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1753:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \note    IRQn must not be negative.
1754:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1755:../system/include/cmsis/stm32l4xx/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1756:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1757:../system/include/cmsis/stm32l4xx/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1758:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
1759:../system/include/cmsis/stm32l4xx/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1760:../system/include/cmsis/stm32l4xx/core_cm4.h ****   }
1761:../system/include/cmsis/stm32l4xx/core_cm4.h **** }
1762:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1763:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1764:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1765:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief   Clear Pending Interrupt
1766:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1767:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1768:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \note    IRQn must not be negative.
1769:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1770:../system/include/cmsis/stm32l4xx/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1771:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1772:../system/include/cmsis/stm32l4xx/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1773:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
1774:../system/include/cmsis/stm32l4xx/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1775:../system/include/cmsis/stm32l4xx/core_cm4.h ****   }
1776:../system/include/cmsis/stm32l4xx/core_cm4.h **** }
1777:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1778:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1779:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1780:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief   Get Active Interrupt
1781:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1782:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1783:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \return             0  Interrupt status is not active.
1784:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \return             1  Interrupt status is active.
1785:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \note    IRQn must not be negative.
1786:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1787:../system/include/cmsis/stm32l4xx/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1788:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1789:../system/include/cmsis/stm32l4xx/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1790:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
1791:../system/include/cmsis/stm32l4xx/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1792:../system/include/cmsis/stm32l4xx/core_cm4.h ****   }
1793:../system/include/cmsis/stm32l4xx/core_cm4.h ****   else
1794:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
1795:../system/include/cmsis/stm32l4xx/core_cm4.h ****     return(0U);
1796:../system/include/cmsis/stm32l4xx/core_cm4.h ****   }
1797:../system/include/cmsis/stm32l4xx/core_cm4.h **** }
1798:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1799:../system/include/cmsis/stm32l4xx/core_cm4.h **** 
1800:../system/include/cmsis/stm32l4xx/core_cm4.h **** /**
1801:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \brief   Set Interrupt Priority
1802:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1803:../system/include/cmsis/stm32l4xx/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1804:../system/include/cmsis/stm32l4xx/core_cm4.h ****            or negative to specify a processor exception.
1805:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1806:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \param [in]  priority  Priority to set.
1807:../system/include/cmsis/stm32l4xx/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1808:../system/include/cmsis/stm32l4xx/core_cm4.h ****  */
1809:../system/include/cmsis/stm32l4xx/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1810:../system/include/cmsis/stm32l4xx/core_cm4.h **** {
1811:../system/include/cmsis/stm32l4xx/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1812:../system/include/cmsis/stm32l4xx/core_cm4.h ****   {
1813:../system/include/cmsis/stm32l4xx/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
  37              		.loc 2 1813 0
  38 0000 0F4B     		ldr	r3, .L2
  39 0002 1022     		movs	r2, #16
  40 0004 83F81C23 		strb	r2, [r3, #796]
  41              	.LVL1:
  42              	.LBE49:
  43              	.LBE48:
  44              	.LBB50:
  45              	.LBB51:
  46 0008 2022     		movs	r2, #32
  47 000a 83F81F23 		strb	r2, [r3, #799]
  48              	.LVL2:
  49              	.LBE51:
  50              	.LBE50:
  51              	.LBB52:
  52              	.LBB53:
  53 000e 3022     		movs	r2, #48
  54 0010 83F81E23 		strb	r2, [r3, #798]
  55              	.LVL3:
  56              	.LBE53:
  57              	.LBE52:
  58              	.LBB54:
  59              	.LBB55:
  60 0014 4022     		movs	r2, #64
  61 0016 83F83723 		strb	r2, [r3, #823]
  62              	.LVL4:
  63              	.LBE55:
  64              	.LBE54:
  65              	.LBB56:
  66              	.LBB57:
  67 001a 6022     		movs	r2, #96
  68 001c 83F81923 		strb	r2, [r3, #793]
  69              	.LVL5:
  70              	.LBE57:
  71              	.LBE56:
  72              	.LBB58:
  73              	.LBB59:
  74 0020 7022     		movs	r2, #112
  75 0022 83F81723 		strb	r2, [r3, #791]
  76              	.LVL6:
  77              	.LBE59:
  78              	.LBE58:
  79              	.LBB60:
  80              	.LBB61:
  81 0026 8022     		movs	r2, #128
  82 0028 83F80A23 		strb	r2, [r3, #778]
  83              	.LVL7:
  84              	.LBE61:
  85              	.LBE60:
  86              	.LBB62:
  87              	.LBB63:
  88 002c 9022     		movs	r2, #144
  89 002e 83F82623 		strb	r2, [r3, #806]
  90              	.LVL8:
  91              	.LBE63:
  92              	.LBE62:
  93              	.LBB64:
  94              	.LBB65:
  95 0032 A022     		movs	r2, #160
  96 0034 83F82523 		strb	r2, [r3, #805]
  97              	.LVL9:
  98              	.LBE65:
  99              	.LBE64:
 100              	.LBB66:
 101              	.LBB67:
 102 0038 B022     		movs	r2, #176
 103 003a 83F82023 		strb	r2, [r3, #800]
 104              	.LVL10:
 105              	.LBE67:
 106              	.LBE66:
  66:../src/it_handlers.c **** 	NVIC_SetPriority(TIM2_IRQn, 1);				// one-wire delay
  67:../src/it_handlers.c **** 	NVIC_SetPriority(I2C1_EV_IRQn, 2);
  68:../src/it_handlers.c **** 	NVIC_SetPriority(TIM4_IRQn, 3);				// DAC
  69:../src/it_handlers.c **** 	NVIC_SetPriority(TIM7_IRQn, 4);				// ADC
  70:../src/it_handlers.c **** 	// systick
  71:../src/it_handlers.c **** 	NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 6);	// TX20 anemometer
  72:../src/it_handlers.c **** 	NVIC_SetPriority(EXTI9_5_IRQn, 7);			// TX20 anemometer
  73:../src/it_handlers.c **** 	NVIC_SetPriority(EXTI4_IRQn, 8);			// DHT22 humidity sensor
  74:../src/it_handlers.c **** 	NVIC_SetPriority(USART2_IRQn, 9);			// wx
  75:../src/it_handlers.c **** 	NVIC_SetPriority(USART1_IRQn, 10);			// kiss
  76:../src/it_handlers.c **** 	NVIC_SetPriority(I2C1_ER_IRQn, 11);
  77:../src/it_handlers.c **** 
  78:../src/it_handlers.c **** }
 107              		.loc 1 78 0
 108 003e 7047     		bx	lr
 109              	.L3:
 110              		.align	2
 111              	.L2:
 112 0040 00E100E0 		.word	-536813312
 113              		.cfi_endproc
 114              	.LFE688:
 116              		.section	.text.SysTick_Handler,"ax",%progbits
 117              		.align	1
 118              		.global	SysTick_Handler
 119              		.syntax unified
 120              		.thumb
 121              		.thumb_func
 122              		.fpu fpv4-sp-d16
 124              	SysTick_Handler:
 125              	.LFB689:
  79:../src/it_handlers.c **** 
  80:../src/it_handlers.c **** // Systick interrupt used for time measurements, checking timeouts and SysTick_Handler
  81:../src/it_handlers.c **** void SysTick_Handler(void) {
 126              		.loc 1 81 0
 127              		.cfi_startproc
 128              		@ args = 0, pretend = 0, frame = 0
 129              		@ frame_needed = 0, uses_anonymous_args = 0
 130 0000 10B5     		push	{r4, lr}
 131              		.cfi_def_cfa_offset 8
 132              		.cfi_offset 4, -8
 133              		.cfi_offset 14, -4
  82:../src/it_handlers.c **** 
  83:../src/it_handlers.c **** 	// systick interrupt is generated every 10ms
  84:../src/it_handlers.c **** 	master_time += SYSTICK_TICKS_PERIOD;
 134              		.loc 1 84 0
 135 0002 244A     		ldr	r2, .L13
 136 0004 1368     		ldr	r3, [r2]
 137 0006 0A33     		adds	r3, r3, #10
 138 0008 1360     		str	r3, [r2]
  85:../src/it_handlers.c **** 
  86:../src/it_handlers.c **** 	if ((it_handlers_cpu_load_pool++) > SYSTICK_TICKS_PER_SECONDS) {
 139              		.loc 1 86 0
 140 000a 234A     		ldr	r2, .L13+4
 141 000c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 142 000e 591C     		adds	r1, r3, #1
 143 0010 1170     		strb	r1, [r2]
 144 0012 642B     		cmp	r3, #100
 145 0014 38D8     		bhi	.L12
 146              	.L5:
 147              	.LBB68:
 148              	.LBB69:
 149              		.file 3 "../include/main.h"
   1:../include/main.h **** #ifndef MAIN_H_
   2:../include/main.h **** #define MAIN_H_
   3:../include/main.h **** 
   4:../include/main.h **** #include "aprs/ax25.h"
   5:../include/main.h **** #include "drivers/serial.h"
   6:../include/main.h **** #include "config_data.h"
   7:../include/main.h **** 
   8:../include/main.h **** #define SW_VER "EA00"
   9:../include/main.h **** #define SW_DATE "30062021"
  10:../include/main.h **** 
  11:../include/main.h **** #define SYSTICK_TICKS_PER_SECONDS 100
  12:../include/main.h **** #define SYSTICK_TICKS_PERIOD 10
  13:../include/main.h **** 
  14:../include/main.h **** //#define INTERNAL_WATCHDOG
  15:../include/main.h **** #define EXTERNAL_WATCHDOG
  16:../include/main.h **** 
  17:../include/main.h **** #define PWR_SWITCH_BOTH
  18:../include/main.h **** 
  19:../include/main.h **** #define OWN_APRS_MSG_LN 	160
  20:../include/main.h **** 
  21:../include/main.h **** extern uint32_t master_time;
  22:../include/main.h **** 
  23:../include/main.h **** extern const config_data_mode_t * main_config_data_mode;
  24:../include/main.h **** extern const config_data_basic_t * main_config_data_basic;
  25:../include/main.h **** extern const config_data_wx_sources_t * main_config_data_wx_sources;
  26:../include/main.h **** extern const config_data_umb_t * main_config_data_umb;
  27:../include/main.h **** extern const config_data_rtu_t * main_config_data_rtu;
  28:../include/main.h **** 
  29:../include/main.h **** extern int32_t main_wx_sensors_pool_timer;
  30:../include/main.h **** extern int32_t main_one_minute_pool_timer;
  31:../include/main.h **** extern int32_t main_one_second_pool_timer;
  32:../include/main.h **** extern int32_t main_two_second_pool_timer;
  33:../include/main.h **** extern int32_t main_ten_second_pool_timer;
  34:../include/main.h **** 
  35:../include/main.h **** extern AX25Ctx main_ax25;
  36:../include/main.h **** extern Afsk main_afsk;
  37:../include/main.h **** 
  38:../include/main.h **** extern AX25Call main_own_path[3];
  39:../include/main.h **** extern uint8_t main_own_path_ln;
  40:../include/main.h **** extern uint8_t main_own_aprs_msg_len;
  41:../include/main.h **** extern char main_own_aprs_msg[OWN_APRS_MSG_LN];
  42:../include/main.h **** 
  43:../include/main.h **** extern char main_string_latitude[9];
  44:../include/main.h **** extern char main_string_longitude[9];
  45:../include/main.h **** 
  46:../include/main.h **** extern char main_symbol_f;
  47:../include/main.h **** extern char main_symbol_s;
  48:../include/main.h **** 
  49:../include/main.h **** extern srl_context_t* main_kiss_srl_ctx_ptr;
  50:../include/main.h **** extern srl_context_t* main_wx_srl_ctx_ptr;
  51:../include/main.h **** 
  52:../include/main.h **** extern  uint8_t main_kiss_enabled;
  53:../include/main.h **** 
  54:../include/main.h **** extern char after_tx_lock;
  55:../include/main.h **** 
  56:../include/main.h **** extern unsigned short rx10m, tx10m, digi10m, digidrop10m, kiss10m;
  57:../include/main.h **** 
  58:../include/main.h **** uint16_t main_get_adc_sample(void);
  59:../include/main.h **** 
  60:../include/main.h **** void main_service_cpu_load_ticks(void);
  61:../include/main.h **** 
  62:../include/main.h **** inline uint32_t main_get_master_time(void) {
  63:../include/main.h **** 	return master_time;
  64:../include/main.h **** }
  65:../include/main.h **** 
  66:../include/main.h **** inline void main_wait_for_tx_complete(void) {
  67:../include/main.h **** 	while(main_afsk.sending == 1);
  68:../include/main.h **** }
  69:../include/main.h **** 
  70:../include/main.h **** inline void main_wx_decremenet_counter(void) {
  71:../include/main.h **** 	if (main_wx_sensors_pool_timer > 0)
 150              		.loc 3 71 0
 151 0016 214B     		ldr	r3, .L13+8
 152 0018 1B68     		ldr	r3, [r3]
 153 001a 002B     		cmp	r3, #0
 154 001c 02DD     		ble	.L6
  72:../include/main.h **** 		main_wx_sensors_pool_timer -= SYSTICK_TICKS_PERIOD;
 155              		.loc 3 72 0
 156 001e 0A3B     		subs	r3, r3, #10
 157 0020 1E4A     		ldr	r2, .L13+8
 158 0022 1360     		str	r3, [r2]
 159              	.L6:
 160              	.LBE69:
 161              	.LBE68:
 162              	.LBB70:
 163              	.LBB71:
  73:../include/main.h **** }
  74:../include/main.h **** 
  75:../include/main.h **** inline void main_packets_tx_decremenet_counter(void) {
  76:../include/main.h **** 	if (main_one_minute_pool_timer > 0)
 164              		.loc 3 76 0
 165 0024 1E4B     		ldr	r3, .L13+12
 166 0026 1B68     		ldr	r3, [r3]
 167 0028 002B     		cmp	r3, #0
 168 002a 02DD     		ble	.L7
  77:../include/main.h **** 		main_one_minute_pool_timer -= SYSTICK_TICKS_PERIOD;
 169              		.loc 3 77 0
 170 002c 0A3B     		subs	r3, r3, #10
 171 002e 1C4A     		ldr	r2, .L13+12
 172 0030 1360     		str	r3, [r2]
 173              	.L7:
 174              	.LBE71:
 175              	.LBE70:
 176              	.LBB72:
 177              	.LBB73:
  78:../include/main.h **** }
  79:../include/main.h **** 
  80:../include/main.h **** inline void main_one_second_pool_decremenet_counter(void) {
  81:../include/main.h **** 	if (main_one_second_pool_timer > 0)
 178              		.loc 3 81 0
 179 0032 1C4B     		ldr	r3, .L13+16
 180 0034 1B68     		ldr	r3, [r3]
 181 0036 002B     		cmp	r3, #0
 182 0038 02DD     		ble	.L8
  82:../include/main.h **** 		main_one_second_pool_timer -= SYSTICK_TICKS_PERIOD;
 183              		.loc 3 82 0
 184 003a 0A3B     		subs	r3, r3, #10
 185 003c 194A     		ldr	r2, .L13+16
 186 003e 1360     		str	r3, [r2]
 187              	.L8:
 188              	.LBE73:
 189              	.LBE72:
 190              	.LBB74:
 191              	.LBB75:
  83:../include/main.h **** }
  84:../include/main.h **** 
  85:../include/main.h **** inline void main_two_second_pool_decrement_counter(void) {
  86:../include/main.h **** 		main_two_second_pool_timer -= SYSTICK_TICKS_PERIOD;
 192              		.loc 3 86 0
 193 0040 194A     		ldr	r2, .L13+20
 194 0042 1368     		ldr	r3, [r2]
 195 0044 0A3B     		subs	r3, r3, #10
 196 0046 1360     		str	r3, [r2]
 197              	.LBE75:
 198              	.LBE74:
 199              	.LBB76:
 200              	.LBB77:
  87:../include/main.h **** }
  88:../include/main.h **** 
  89:../include/main.h **** inline void main_ten_second_pool_decremenet_counter(void) {
  90:../include/main.h **** 	if (main_ten_second_pool_timer > 0)
 201              		.loc 3 90 0
 202 0048 184B     		ldr	r3, .L13+24
 203 004a 1B68     		ldr	r3, [r3]
 204 004c 002B     		cmp	r3, #0
 205 004e 02DD     		ble	.L9
  91:../include/main.h **** 		main_ten_second_pool_timer -= SYSTICK_TICKS_PERIOD;
 206              		.loc 3 91 0
 207 0050 0A3B     		subs	r3, r3, #10
 208 0052 164A     		ldr	r2, .L13+24
 209 0054 1360     		str	r3, [r2]
 210              	.L9:
 211              	.LBE77:
 212              	.LBE76:
  87:../src/it_handlers.c **** 		main_service_cpu_load_ticks();
  88:../src/it_handlers.c **** 		it_handlers_cpu_load_pool = 0;
  89:../src/it_handlers.c **** 	}
  90:../src/it_handlers.c **** 
  91:../src/it_handlers.c **** 	// decrementing a timer to trigger meteo measuremenets
  92:../src/it_handlers.c **** 	main_wx_decremenet_counter();
  93:../src/it_handlers.c **** 
  94:../src/it_handlers.c **** 	main_packets_tx_decremenet_counter();
  95:../src/it_handlers.c **** 
  96:../src/it_handlers.c **** 	main_one_second_pool_decremenet_counter();
  97:../src/it_handlers.c **** 
  98:../src/it_handlers.c **** 	main_two_second_pool_decrement_counter();
  99:../src/it_handlers.c **** 
 100:../src/it_handlers.c **** 	main_ten_second_pool_decremenet_counter();
 101:../src/it_handlers.c **** 
 102:../src/it_handlers.c **** 	led_service_blink();
 213              		.loc 1 102 0
 214 0056 FFF7FEFF 		bl	led_service_blink
 215              	.LVL11:
 103:../src/it_handlers.c **** 
 104:../src/it_handlers.c **** 	srl_keep_timeout(main_kiss_srl_ctx_ptr);
 216              		.loc 1 104 0
 217 005a 154B     		ldr	r3, .L13+28
 218 005c 1868     		ldr	r0, [r3]
 219 005e FFF7FEFF 		bl	srl_keep_timeout
 220              	.LVL12:
 105:../src/it_handlers.c **** 	srl_keep_timeout(main_wx_srl_ctx_ptr);
 221              		.loc 1 105 0
 222 0062 144C     		ldr	r4, .L13+32
 223 0064 2068     		ldr	r0, [r4]
 224 0066 FFF7FEFF 		bl	srl_keep_timeout
 225              	.LVL13:
 106:../src/it_handlers.c **** 
 107:../src/it_handlers.c **** 	srl_keep_tx_delay(main_wx_srl_ctx_ptr);
 226              		.loc 1 107 0
 227 006a 2068     		ldr	r0, [r4]
 228 006c FFF7FEFF 		bl	srl_keep_tx_delay
 229              	.LVL14:
 108:../src/it_handlers.c **** 
 109:../src/it_handlers.c **** 	i2cKeepTimeout();
 230              		.loc 1 109 0
 231 0070 FFF7FEFF 		bl	i2cKeepTimeout
 232              	.LVL15:
 233              	.LBB78:
 234              	.LBB79:
 235              		.file 4 "../include/delay.h"
   1:../include/delay.h **** /*
   2:../include/delay.h ****  * delay.h
   3:../include/delay.h ****  *
   4:../include/delay.h ****  *  Created on: 26.01.2019
   5:../include/delay.h ****  *      Author: mateusz
   6:../include/delay.h ****  */
   7:../include/delay.h **** 
   8:../include/delay.h **** #ifndef DELAY_H_
   9:../include/delay.h **** #define DELAY_H_
  10:../include/delay.h **** 
  11:../include/delay.h **** #include "stdint.h"
  12:../include/delay.h **** #include "main.h"
  13:../include/delay.h **** 
  14:../include/delay.h **** extern volatile uint16_t delay_cnt;
  15:../include/delay.h **** 
  16:../include/delay.h **** void delay_set(uint16_t delay_in_msecs, uint8_t randomize);
  17:../include/delay.h **** void delay_fixed(uint16_t delay_in_msecs);
  18:../include/delay.h **** uint32_t delay_fixed_with_count(uint16_t delay_in_msecs);
  19:../include/delay.h **** void delay_from_preset(void);
  20:../include/delay.h **** void delay_random(void);
  21:../include/delay.h **** 
  22:../include/delay.h **** inline void delay_decrement_counter(void) {
  23:../include/delay.h **** 	if (delay_cnt > 0)
 236              		.loc 4 23 0
 237 0074 104B     		ldr	r3, .L13+36
 238 0076 1B88     		ldrh	r3, [r3]
 239 0078 9BB2     		uxth	r3, r3
 240 007a 23B1     		cbz	r3, .L4
  24:../include/delay.h **** 		delay_cnt -= SYSTICK_TICKS_PERIOD;
 241              		.loc 4 24 0
 242 007c 0E4A     		ldr	r2, .L13+36
 243 007e 1388     		ldrh	r3, [r2]
 244 0080 0A3B     		subs	r3, r3, #10
 245 0082 9BB2     		uxth	r3, r3
 246 0084 1380     		strh	r3, [r2]	@ movhi
 247              	.L4:
 248              	.LBE79:
 249              	.LBE78:
 110:../src/it_handlers.c **** 
 111:../src/it_handlers.c **** 	delay_decrement_counter();
 112:../src/it_handlers.c **** 
 113:../src/it_handlers.c **** }
 250              		.loc 1 113 0
 251 0086 10BD     		pop	{r4, pc}
 252              	.L12:
  87:../src/it_handlers.c **** 		it_handlers_cpu_load_pool = 0;
 253              		.loc 1 87 0
 254 0088 FFF7FEFF 		bl	main_service_cpu_load_ticks
 255              	.LVL16:
  88:../src/it_handlers.c **** 	}
 256              		.loc 1 88 0
 257 008c 024B     		ldr	r3, .L13+4
 258 008e 0022     		movs	r2, #0
 259 0090 1A70     		strb	r2, [r3]
 260 0092 C0E7     		b	.L5
 261              	.L14:
 262              		.align	2
 263              	.L13:
 264 0094 00000000 		.word	master_time
 265 0098 00000000 		.word	.LANCHOR0
 266 009c 00000000 		.word	main_wx_sensors_pool_timer
 267 00a0 00000000 		.word	main_one_minute_pool_timer
 268 00a4 00000000 		.word	main_one_second_pool_timer
 269 00a8 00000000 		.word	main_two_second_pool_timer
 270 00ac 00000000 		.word	main_ten_second_pool_timer
 271 00b0 00000000 		.word	main_kiss_srl_ctx_ptr
 272 00b4 00000000 		.word	main_wx_srl_ctx_ptr
 273 00b8 00000000 		.word	delay_cnt
 274              		.cfi_endproc
 275              	.LFE689:
 277              		.section	.text.USART1_IRQHandler,"ax",%progbits
 278              		.align	1
 279              		.global	USART1_IRQHandler
 280              		.syntax unified
 281              		.thumb
 282              		.thumb_func
 283              		.fpu fpv4-sp-d16
 285              	USART1_IRQHandler:
 286              	.LFB690:
 114:../src/it_handlers.c **** 
 115:../src/it_handlers.c **** void USART1_IRQHandler(void) {
 287              		.loc 1 115 0
 288              		.cfi_startproc
 289              		@ args = 0, pretend = 0, frame = 0
 290              		@ frame_needed = 0, uses_anonymous_args = 0
 291 0000 08B5     		push	{r3, lr}
 292              		.cfi_def_cfa_offset 8
 293              		.cfi_offset 3, -8
 294              		.cfi_offset 14, -4
 295              	.LVL17:
 296              	.LBB80:
 297              	.LBB81:
1774:../system/include/cmsis/stm32l4xx/core_cm4.h ****   }
 298              		.loc 2 1774 0
 299 0002 044B     		ldr	r3, .L17
 300 0004 2022     		movs	r2, #32
 301 0006 C3F88421 		str	r2, [r3, #388]
 302              	.LVL18:
 303              	.LBE81:
 304              	.LBE80:
 116:../src/it_handlers.c **** 	NVIC_ClearPendingIRQ(USART1_IRQn);
 117:../src/it_handlers.c **** 	srl_irq_handler(main_kiss_srl_ctx_ptr);
 305              		.loc 1 117 0
 306 000a 034B     		ldr	r3, .L17+4
 307 000c 1868     		ldr	r0, [r3]
 308 000e FFF7FEFF 		bl	srl_irq_handler
 309              	.LVL19:
 118:../src/it_handlers.c **** }
 310              		.loc 1 118 0
 311 0012 08BD     		pop	{r3, pc}
 312              	.L18:
 313              		.align	2
 314              	.L17:
 315 0014 00E100E0 		.word	-536813312
 316 0018 00000000 		.word	main_kiss_srl_ctx_ptr
 317              		.cfi_endproc
 318              	.LFE690:
 320              		.section	.text.USART2_IRQHandler,"ax",%progbits
 321              		.align	1
 322              		.global	USART2_IRQHandler
 323              		.syntax unified
 324              		.thumb
 325              		.thumb_func
 326              		.fpu fpv4-sp-d16
 328              	USART2_IRQHandler:
 329              	.LFB691:
 119:../src/it_handlers.c **** 
 120:../src/it_handlers.c **** void USART2_IRQHandler(void) {
 330              		.loc 1 120 0
 331              		.cfi_startproc
 332              		@ args = 0, pretend = 0, frame = 0
 333              		@ frame_needed = 0, uses_anonymous_args = 0
 334 0000 08B5     		push	{r3, lr}
 335              		.cfi_def_cfa_offset 8
 336              		.cfi_offset 3, -8
 337              		.cfi_offset 14, -4
 338              	.LVL20:
 339              	.LBB82:
 340              	.LBB83:
1774:../system/include/cmsis/stm32l4xx/core_cm4.h ****   }
 341              		.loc 2 1774 0
 342 0002 044B     		ldr	r3, .L21
 343 0004 4022     		movs	r2, #64
 344 0006 C3F88421 		str	r2, [r3, #388]
 345              	.LVL21:
 346              	.LBE83:
 347              	.LBE82:
 121:../src/it_handlers.c **** 	NVIC_ClearPendingIRQ(USART2_IRQn);
 122:../src/it_handlers.c **** 	srl_irq_handler(main_wx_srl_ctx_ptr);
 348              		.loc 1 122 0
 349 000a 034B     		ldr	r3, .L21+4
 350 000c 1868     		ldr	r0, [r3]
 351 000e FFF7FEFF 		bl	srl_irq_handler
 352              	.LVL22:
 123:../src/it_handlers.c **** }
 353              		.loc 1 123 0
 354 0012 08BD     		pop	{r3, pc}
 355              	.L22:
 356              		.align	2
 357              	.L21:
 358 0014 00E100E0 		.word	-536813312
 359 0018 00000000 		.word	main_wx_srl_ctx_ptr
 360              		.cfi_endproc
 361              	.LFE691:
 363              		.section	.text.I2C1_EV_IRQHandler,"ax",%progbits
 364              		.align	1
 365              		.global	I2C1_EV_IRQHandler
 366              		.syntax unified
 367              		.thumb
 368              		.thumb_func
 369              		.fpu fpv4-sp-d16
 371              	I2C1_EV_IRQHandler:
 372              	.LFB692:
 124:../src/it_handlers.c **** 
 125:../src/it_handlers.c **** void I2C1_EV_IRQHandler(void) {
 373              		.loc 1 125 0
 374              		.cfi_startproc
 375              		@ args = 0, pretend = 0, frame = 0
 376              		@ frame_needed = 0, uses_anonymous_args = 0
 377 0000 08B5     		push	{r3, lr}
 378              		.cfi_def_cfa_offset 8
 379              		.cfi_offset 3, -8
 380              		.cfi_offset 14, -4
 381              	.LVL23:
 382              	.LBB84:
 383              	.LBB85:
1774:../system/include/cmsis/stm32l4xx/core_cm4.h ****   }
 384              		.loc 2 1774 0
 385 0002 044B     		ldr	r3, .L25
 386 0004 4FF00042 		mov	r2, #-2147483648
 387 0008 C3F88021 		str	r2, [r3, #384]
 388              	.LVL24:
 389              	.LBE85:
 390              	.LBE84:
 126:../src/it_handlers.c **** 	NVIC_ClearPendingIRQ(I2C1_EV_IRQn);
 127:../src/it_handlers.c **** 
 128:../src/it_handlers.c **** 	i2cIrqHandler();
 391              		.loc 1 128 0
 392 000c FFF7FEFF 		bl	i2cIrqHandler
 393              	.LVL25:
 129:../src/it_handlers.c **** 
 130:../src/it_handlers.c **** }
 394              		.loc 1 130 0
 395 0010 08BD     		pop	{r3, pc}
 396              	.L26:
 397 0012 00BF     		.align	2
 398              	.L25:
 399 0014 00E100E0 		.word	-536813312
 400              		.cfi_endproc
 401              	.LFE692:
 403              		.section	.text.I2C1_ER_IRQHandler,"ax",%progbits
 404              		.align	1
 405              		.global	I2C1_ER_IRQHandler
 406              		.syntax unified
 407              		.thumb
 408              		.thumb_func
 409              		.fpu fpv4-sp-d16
 411              	I2C1_ER_IRQHandler:
 412              	.LFB693:
 131:../src/it_handlers.c **** 
 132:../src/it_handlers.c **** void I2C1_ER_IRQHandler(void) {
 413              		.loc 1 132 0
 414              		.cfi_startproc
 415              		@ args = 0, pretend = 0, frame = 0
 416              		@ frame_needed = 0, uses_anonymous_args = 0
 417 0000 08B5     		push	{r3, lr}
 418              		.cfi_def_cfa_offset 8
 419              		.cfi_offset 3, -8
 420              		.cfi_offset 14, -4
 133:../src/it_handlers.c **** 	i2cErrIrqHandler();
 421              		.loc 1 133 0
 422 0002 FFF7FEFF 		bl	i2cErrIrqHandler
 423              	.LVL26:
 134:../src/it_handlers.c **** }
 424              		.loc 1 134 0
 425 0006 08BD     		pop	{r3, pc}
 426              		.cfi_endproc
 427              	.LFE693:
 429              		.section	.text.TIM2_IRQHandler,"ax",%progbits
 430              		.align	1
 431              		.global	TIM2_IRQHandler
 432              		.syntax unified
 433              		.thumb
 434              		.thumb_func
 435              		.fpu fpv4-sp-d16
 437              	TIM2_IRQHandler:
 438              	.LFB694:
 135:../src/it_handlers.c **** 
 136:../src/it_handlers.c **** void TIM2_IRQHandler( void ) {
 439              		.loc 1 136 0
 440              		.cfi_startproc
 441              		@ args = 0, pretend = 0, frame = 0
 442              		@ frame_needed = 0, uses_anonymous_args = 0
 443              		@ link register save eliminated.
 137:../src/it_handlers.c **** 	TIM2->SR &= ~(1<<0);
 444              		.loc 1 137 0
 445 0000 4FF08042 		mov	r2, #1073741824
 446 0004 1369     		ldr	r3, [r2, #16]
 447 0006 23F00103 		bic	r3, r3, #1
 448 000a 1361     		str	r3, [r2, #16]
 138:../src/it_handlers.c **** 	if (delay_5us > 0)
 449              		.loc 1 138 0
 450 000c 044B     		ldr	r3, .L31
 451 000e 1B68     		ldr	r3, [r3]
 452 0010 002B     		cmp	r3, #0
 453 0012 03DD     		ble	.L29
 139:../src/it_handlers.c **** 		delay_5us--;
 454              		.loc 1 139 0
 455 0014 024A     		ldr	r2, .L31
 456 0016 1368     		ldr	r3, [r2]
 457 0018 013B     		subs	r3, r3, #1
 458 001a 1360     		str	r3, [r2]
 459              	.L29:
 140:../src/it_handlers.c **** 
 141:../src/it_handlers.c **** }
 460              		.loc 1 141 0
 461 001c 7047     		bx	lr
 462              	.L32:
 463 001e 00BF     		.align	2
 464              	.L31:
 465 0020 00000000 		.word	delay_5us
 466              		.cfi_endproc
 467              	.LFE694:
 469              		.section	.text.TIM1_TRG_COM_TIM17_IRQHandler,"ax",%progbits
 470              		.align	1
 471              		.global	TIM1_TRG_COM_TIM17_IRQHandler
 472              		.syntax unified
 473              		.thumb
 474              		.thumb_func
 475              		.fpu fpv4-sp-d16
 477              	TIM1_TRG_COM_TIM17_IRQHandler:
 478              	.LFB695:
 142:../src/it_handlers.c **** 
 143:../src/it_handlers.c **** void TIM1_TRG_COM_TIM17_IRQHandler(void) {
 479              		.loc 1 143 0
 480              		.cfi_startproc
 481              		@ args = 0, pretend = 0, frame = 0
 482              		@ frame_needed = 0, uses_anonymous_args = 0
 483 0000 08B5     		push	{r3, lr}
 484              		.cfi_def_cfa_offset 8
 485              		.cfi_offset 3, -8
 486              		.cfi_offset 14, -4
 487              	.LVL27:
 488              	.LBB86:
 489              	.LBB87:
1774:../system/include/cmsis/stm32l4xx/core_cm4.h ****   }
 490              		.loc 2 1774 0
 491 0002 064B     		ldr	r3, .L35
 492 0004 4FF08062 		mov	r2, #67108864
 493 0008 C3F88021 		str	r2, [r3, #384]
 494              	.LVL28:
 495              	.LBE87:
 496              	.LBE86:
 144:../src/it_handlers.c **** 	NVIC_ClearPendingIRQ(TIM1_TRG_COM_TIM17_IRQn);
 145:../src/it_handlers.c **** 	TIM17->SR &= ~(1<<0);
 497              		.loc 1 145 0
 498 000c 044A     		ldr	r2, .L35+4
 499 000e 1369     		ldr	r3, [r2, #16]
 500 0010 23F00103 		bic	r3, r3, #1
 501 0014 1361     		str	r3, [r2, #16]
 146:../src/it_handlers.c **** 
 147:../src/it_handlers.c **** 	#if defined(_ANEMOMETER_ANALOGUE) || defined(_ANEMOMETER_ANALOGUE_SPARKFUN)
 148:../src/it_handlers.c **** 	analog_anemometer_timer_irq();
 502              		.loc 1 148 0
 503 0016 FFF7FEFF 		bl	analog_anemometer_timer_irq
 504              	.LVL29:
 149:../src/it_handlers.c **** 	#endif
 150:../src/it_handlers.c **** }
 505              		.loc 1 150 0
 506 001a 08BD     		pop	{r3, pc}
 507              	.L36:
 508              		.align	2
 509              	.L35:
 510 001c 00E100E0 		.word	-536813312
 511 0020 00480140 		.word	1073825792
 512              		.cfi_endproc
 513              	.LFE695:
 515              		.section	.text.DMA1_Channel7_IRQHandler,"ax",%progbits
 516              		.align	1
 517              		.global	DMA1_Channel7_IRQHandler
 518              		.syntax unified
 519              		.thumb
 520              		.thumb_func
 521              		.fpu fpv4-sp-d16
 523              	DMA1_Channel7_IRQHandler:
 524              	.LFB696:
 151:../src/it_handlers.c **** 
 152:../src/it_handlers.c **** void DMA1_Channel7_IRQHandler() {		// DMA1_Channel7_IRQn
 525              		.loc 1 152 0
 526              		.cfi_startproc
 527              		@ args = 0, pretend = 0, frame = 0
 528              		@ frame_needed = 0, uses_anonymous_args = 0
 529 0000 08B5     		push	{r3, lr}
 530              		.cfi_def_cfa_offset 8
 531              		.cfi_offset 3, -8
 532              		.cfi_offset 14, -4
 533              	.LVL30:
 534              	.LBB88:
 535              	.LBB89:
 536              		.file 5 "../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h"
   1:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
   2:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   ******************************************************************************
   3:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @file    stm32l4xx_ll_dma.h
   4:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @author  MCD Application Team
   5:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief   Header file of DMA LL module.
   6:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   ******************************************************************************
   7:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @attention
   8:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *
   9:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  10:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * All rights reserved.</center></h2>
  11:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *
  12:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * the "License"; You may not use this file except in compliance with the
  14:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * License. You may obtain a copy of the License at:
  15:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *
  17:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   ******************************************************************************
  18:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
  19:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
  20:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #ifndef STM32L4xx_LL_DMA_H
  22:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define STM32L4xx_LL_DMA_H
  23:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
  24:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #ifdef __cplusplus
  25:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** extern "C" {
  26:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #endif
  27:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
  28:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /* Includes ------------------------------------------------------------------*/
  29:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #include "stm32l4xx.h"
  30:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #if defined(DMAMUX1)
  31:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #include "stm32l4xx_ll_dmamux.h"
  32:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #endif /* DMAMUX1 */
  33:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
  34:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /** @addtogroup STM32L4xx_LL_Driver
  35:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @{
  36:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
  37:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
  38:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #if defined (DMA1) || defined (DMA2)
  39:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
  40:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL DMA
  41:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @{
  42:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
  43:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
  44:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /* Private types -------------------------------------------------------------*/
  45:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /* Private variables ---------------------------------------------------------*/
  46:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_Private_Variables DMA Private Variables
  47:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @{
  48:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
  49:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /* Array used to get the DMA channel register offset versus channel index LL_DMA_CHANNEL_x */
  50:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** static const uint8_t CHANNEL_OFFSET_TAB[] =
  51:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
  52:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel1_BASE - DMA1_BASE),
  53:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel2_BASE - DMA1_BASE),
  54:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel3_BASE - DMA1_BASE),
  55:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel4_BASE - DMA1_BASE),
  56:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel5_BASE - DMA1_BASE),
  57:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel6_BASE - DMA1_BASE),
  58:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   (uint8_t)(DMA1_Channel7_BASE - DMA1_BASE)
  59:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** };
  60:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
  61:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @}
  62:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
  63:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
  64:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /* Private constants ---------------------------------------------------------*/
  65:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #if defined(DMAMUX1)
  66:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #else
  67:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_Private_Constants DMA Private Constants
  68:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @{
  69:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
  70:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /* Define used to get CSELR register offset */
  71:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define DMA_CSELR_OFFSET                  (uint32_t)(DMA1_CSELR_BASE - DMA1_BASE)
  72:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
  73:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /* Defines used for the bit position in the register and perform offsets */
  74:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define DMA_POSITION_CSELR_CXS            POSITION_VAL(DMA_CSELR_C1S << (Channel*4U))
  75:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
  76:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @}
  77:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
  78:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #endif /* DMAMUX1 */
  79:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /* Private macros ------------------------------------------------------------*/
  80:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #if defined(DMAMUX1)
  81:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
  82:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_Private_Macros DMA Private Macros
  83:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @{
  84:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
  85:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
  86:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Helper macro to convert DMA Instance DMAx into DMAMUX channel
  87:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
  88:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         DMAMUX channel 7 to 13 are mapped to DMA2 channel 1 to 7.
  89:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  __DMA_INSTANCE__ DMAx
  90:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval Channel_Offset (LL_DMA_CHANNEL_7 or 0).
  91:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
  92:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define __LL_DMA_INSTANCE_TO_DMAMUX_CHANNEL(__DMA_INSTANCE__)   \
  93:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** (((__DMA_INSTANCE__) == DMA1) ? 0x00000000U : LL_DMA_CHANNEL_7)
  94:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
  95:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
  96:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @}
  97:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
  98:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #else
  99:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #if defined(USE_FULL_LL_DRIVER)
 100:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_Private_Macros DMA Private Macros
 101:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @{
 102:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 103:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 104:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @}
 105:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 106:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #endif /*USE_FULL_LL_DRIVER*/
 107:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #endif /* DMAMUX1 */
 108:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /* Exported types ------------------------------------------------------------*/
 109:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #if defined(USE_FULL_LL_DRIVER)
 110:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_ES_INIT DMA Exported Init structure
 111:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @{
 112:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 113:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** typedef struct
 114:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
 115:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcAddress;  /*!< Specifies the peripheral base address for DMA transfer
 116:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         or as Source base address in case of memory to memory trans
 117:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 118:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
 119:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 120:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t MemoryOrM2MDstAddress;  /*!< Specifies the memory base address for DMA transfer
 121:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         or as Destination base address in case of memory to memory 
 122:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 123:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
 124:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 125:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t Direction;              /*!< Specifies if the data will be transferred from memory to pe
 126:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         from memory to memory or from peripheral to memory.
 127:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_DIRECTION
 128:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 129:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 130:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 131:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t Mode;                   /*!< Specifies the normal or circular operation mode.
 132:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MODE
 133:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         @note: The circular buffer mode cannot be used if the memor
 134:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                                data transfer direction is configured on the selecte
 135:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 136:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 137:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 138:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcIncMode;  /*!< Specifies whether the Peripheral address or Source address 
 139:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         is incremented or not.
 140:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PERIPH
 141:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 142:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 143:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 144:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t MemoryOrM2MDstIncMode;  /*!< Specifies whether the Memory address or Destination address
 145:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         is incremented or not.
 146:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MEMORY
 147:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 148:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 149:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 150:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcDataSize; /*!< Specifies the Peripheral data size alignment or Source data
 151:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         in case of memory to memory transfer direction.
 152:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PDATAALIGN
 153:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 154:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 155:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 156:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t MemoryOrM2MDstDataSize; /*!< Specifies the Memory data size alignment or Destination dat
 157:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         in case of memory to memory transfer direction.
 158:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MDATAALIGN
 159:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 160:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 161:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 162:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t NbData;                 /*!< Specifies the number of data to transfer, in data unit.
 163:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         The data unit is equal to the source buffer configuration s
 164:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         or MemorySize parameters depending in the transfer directio
 165:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
 166:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 167:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 168:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 169:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #if defined(DMAMUX1)
 170:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t PeriphRequest;          /*!< Specifies the peripheral request.
 171:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMAMUX_LL_EC_REQUEST
 172:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 173:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 174:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #else
 175:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t PeriphRequest;          /*!< Specifies the peripheral request.
 176:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_REQUEST
 177:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 178:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 179:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #endif /* DMAMUX1 */
 180:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 181:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t Priority;               /*!< Specifies the channel priority level.
 182:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PRIORITY
 183:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 184:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 185:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 186:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** } LL_DMA_InitTypeDef;
 187:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 188:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @}
 189:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 190:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #endif /*USE_FULL_LL_DRIVER*/
 191:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 192:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /* Exported constants --------------------------------------------------------*/
 193:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_Exported_Constants DMA Exported Constants
 194:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @{
 195:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 196:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_CLEAR_FLAG Clear Flags Defines
 197:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief    Flags defines which can be used with LL_DMA_WriteReg function
 198:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @{
 199:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 200:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF1                 DMA_IFCR_CGIF1        /*!< Channel 1 global flag         
 201:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF1                DMA_IFCR_CTCIF1       /*!< Channel 1 transfer complete fl
 202:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF1                DMA_IFCR_CHTIF1       /*!< Channel 1 half transfer flag  
 203:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF1                DMA_IFCR_CTEIF1       /*!< Channel 1 transfer error flag 
 204:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF2                 DMA_IFCR_CGIF2        /*!< Channel 2 global flag         
 205:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF2                DMA_IFCR_CTCIF2       /*!< Channel 2 transfer complete fl
 206:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF2                DMA_IFCR_CHTIF2       /*!< Channel 2 half transfer flag  
 207:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF2                DMA_IFCR_CTEIF2       /*!< Channel 2 transfer error flag 
 208:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF3                 DMA_IFCR_CGIF3        /*!< Channel 3 global flag         
 209:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF3                DMA_IFCR_CTCIF3       /*!< Channel 3 transfer complete fl
 210:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF3                DMA_IFCR_CHTIF3       /*!< Channel 3 half transfer flag  
 211:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF3                DMA_IFCR_CTEIF3       /*!< Channel 3 transfer error flag 
 212:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF4                 DMA_IFCR_CGIF4        /*!< Channel 4 global flag         
 213:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF4                DMA_IFCR_CTCIF4       /*!< Channel 4 transfer complete fl
 214:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF4                DMA_IFCR_CHTIF4       /*!< Channel 4 half transfer flag  
 215:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF4                DMA_IFCR_CTEIF4       /*!< Channel 4 transfer error flag 
 216:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF5                 DMA_IFCR_CGIF5        /*!< Channel 5 global flag         
 217:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF5                DMA_IFCR_CTCIF5       /*!< Channel 5 transfer complete fl
 218:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF5                DMA_IFCR_CHTIF5       /*!< Channel 5 half transfer flag  
 219:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF5                DMA_IFCR_CTEIF5       /*!< Channel 5 transfer error flag 
 220:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF6                 DMA_IFCR_CGIF6        /*!< Channel 6 global flag         
 221:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF6                DMA_IFCR_CTCIF6       /*!< Channel 6 transfer complete fl
 222:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF6                DMA_IFCR_CHTIF6       /*!< Channel 6 half transfer flag  
 223:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF6                DMA_IFCR_CTEIF6       /*!< Channel 6 transfer error flag 
 224:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CGIF7                 DMA_IFCR_CGIF7        /*!< Channel 7 global flag         
 225:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTCIF7                DMA_IFCR_CTCIF7       /*!< Channel 7 transfer complete fl
 226:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CHTIF7                DMA_IFCR_CHTIF7       /*!< Channel 7 half transfer flag  
 227:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_IFCR_CTEIF7                DMA_IFCR_CTEIF7       /*!< Channel 7 transfer error flag 
 228:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 229:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @}
 230:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 231:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 232:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_GET_FLAG Get Flags Defines
 233:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief    Flags defines which can be used with LL_DMA_ReadReg function
 234:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @{
 235:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 236:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_GIF1                   DMA_ISR_GIF1          /*!< Channel 1 global flag         
 237:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF1                  DMA_ISR_TCIF1         /*!< Channel 1 transfer complete fl
 238:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF1                  DMA_ISR_HTIF1         /*!< Channel 1 half transfer flag  
 239:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF1                  DMA_ISR_TEIF1         /*!< Channel 1 transfer error flag 
 240:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_GIF2                   DMA_ISR_GIF2          /*!< Channel 2 global flag         
 241:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF2                  DMA_ISR_TCIF2         /*!< Channel 2 transfer complete fl
 242:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF2                  DMA_ISR_HTIF2         /*!< Channel 2 half transfer flag  
 243:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF2                  DMA_ISR_TEIF2         /*!< Channel 2 transfer error flag 
 244:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_GIF3                   DMA_ISR_GIF3          /*!< Channel 3 global flag         
 245:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF3                  DMA_ISR_TCIF3         /*!< Channel 3 transfer complete fl
 246:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF3                  DMA_ISR_HTIF3         /*!< Channel 3 half transfer flag  
 247:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF3                  DMA_ISR_TEIF3         /*!< Channel 3 transfer error flag 
 248:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_GIF4                   DMA_ISR_GIF4          /*!< Channel 4 global flag         
 249:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF4                  DMA_ISR_TCIF4         /*!< Channel 4 transfer complete fl
 250:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF4                  DMA_ISR_HTIF4         /*!< Channel 4 half transfer flag  
 251:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF4                  DMA_ISR_TEIF4         /*!< Channel 4 transfer error flag 
 252:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_GIF5                   DMA_ISR_GIF5          /*!< Channel 5 global flag         
 253:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF5                  DMA_ISR_TCIF5         /*!< Channel 5 transfer complete fl
 254:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF5                  DMA_ISR_HTIF5         /*!< Channel 5 half transfer flag  
 255:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF5                  DMA_ISR_TEIF5         /*!< Channel 5 transfer error flag 
 256:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_GIF6                   DMA_ISR_GIF6          /*!< Channel 6 global flag         
 257:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF6                  DMA_ISR_TCIF6         /*!< Channel 6 transfer complete fl
 258:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF6                  DMA_ISR_HTIF6         /*!< Channel 6 half transfer flag  
 259:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF6                  DMA_ISR_TEIF6         /*!< Channel 6 transfer error flag 
 260:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_GIF7                   DMA_ISR_GIF7          /*!< Channel 7 global flag         
 261:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TCIF7                  DMA_ISR_TCIF7         /*!< Channel 7 transfer complete fl
 262:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_HTIF7                  DMA_ISR_HTIF7         /*!< Channel 7 half transfer flag  
 263:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ISR_TEIF7                  DMA_ISR_TEIF7         /*!< Channel 7 transfer error flag 
 264:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 265:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @}
 266:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 267:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 268:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_IT IT Defines
 269:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief    IT defines which can be used with LL_DMA_ReadReg and  LL_DMA_WriteReg functions
 270:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @{
 271:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 272:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_CCR_TCIE                   DMA_CCR_TCIE          /*!< Transfer complete interrupt */
 273:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_CCR_HTIE                   DMA_CCR_HTIE          /*!< Half Transfer interrupt     */
 274:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_CCR_TEIE                   DMA_CCR_TEIE          /*!< Transfer error interrupt    */
 275:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 276:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @}
 277:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 278:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 279:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_CHANNEL CHANNEL
 280:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @{
 281:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 282:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_CHANNEL_1                  0x00000000U /*!< DMA Channel 1 */
 283:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_CHANNEL_2                  0x00000001U /*!< DMA Channel 2 */
 284:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_CHANNEL_3                  0x00000002U /*!< DMA Channel 3 */
 285:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_CHANNEL_4                  0x00000003U /*!< DMA Channel 4 */
 286:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_CHANNEL_5                  0x00000004U /*!< DMA Channel 5 */
 287:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_CHANNEL_6                  0x00000005U /*!< DMA Channel 6 */
 288:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_CHANNEL_7                  0x00000006U /*!< DMA Channel 7 */
 289:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #if defined(USE_FULL_LL_DRIVER)
 290:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_CHANNEL_ALL                0xFFFF0000U /*!< DMA Channel all (used only for function 
 291:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #endif /*USE_FULL_LL_DRIVER*/
 292:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 293:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @}
 294:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 295:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 296:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_DIRECTION Transfer Direction
 297:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @{
 298:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 299:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U             /*!< Peripheral to memory directi
 300:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_CCR_DIR             /*!< Memory to peripheral directi
 301:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_CCR_MEM2MEM         /*!< Memory to memory direction  
 302:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 303:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @}
 304:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 305:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 306:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MODE Transfer mode
 307:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @{
 308:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 309:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_MODE_NORMAL                0x00000000U             /*!< Normal Mode                 
 310:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_MODE_CIRCULAR              DMA_CCR_CIRC            /*!< Circular Mode               
 311:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 312:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @}
 313:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 314:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 315:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PERIPH Peripheral increment mode
 316:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @{
 317:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 318:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_PERIPH_INCREMENT           DMA_CCR_PINC            /*!< Peripheral increment mode En
 319:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_PERIPH_NOINCREMENT         0x00000000U             /*!< Peripheral increment mode Di
 320:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 321:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @}
 322:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 323:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 324:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MEMORY Memory increment mode
 325:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @{
 326:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 327:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_MEMORY_INCREMENT           DMA_CCR_MINC            /*!< Memory increment mode Enable
 328:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_MEMORY_NOINCREMENT         0x00000000U             /*!< Memory increment mode Disabl
 329:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 330:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @}
 331:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 332:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 333:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PDATAALIGN Peripheral data alignment
 334:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @{
 335:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 336:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_BYTE            0x00000000U             /*!< Peripheral data alignment : 
 337:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_HALFWORD        DMA_CCR_PSIZE_0         /*!< Peripheral data alignment : 
 338:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_WORD            DMA_CCR_PSIZE_1         /*!< Peripheral data alignment : 
 339:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 340:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @}
 341:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 342:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 343:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MDATAALIGN Memory data alignment
 344:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @{
 345:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 346:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_BYTE            0x00000000U             /*!< Memory data alignment : Byte
 347:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_HALFWORD        DMA_CCR_MSIZE_0         /*!< Memory data alignment : Half
 348:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_WORD            DMA_CCR_MSIZE_1         /*!< Memory data alignment : Word
 349:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 350:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @}
 351:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 352:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 353:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PRIORITY Transfer Priority level
 354:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @{
 355:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 356:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_PRIORITY_LOW               0x00000000U             /*!< Priority level : Low       *
 357:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_PRIORITY_MEDIUM            DMA_CCR_PL_0            /*!< Priority level : Medium    *
 358:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_PRIORITY_HIGH              DMA_CCR_PL_1            /*!< Priority level : High      *
 359:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_PRIORITY_VERYHIGH          DMA_CCR_PL              /*!< Priority level : Very_High *
 360:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 361:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @}
 362:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 363:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 364:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #if !defined  (DMAMUX1)
 365:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_REQUEST Transfer peripheral request
 366:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @{
 367:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 368:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_REQUEST_0                  0x00000000U /*!< DMA peripheral request 0  */
 369:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_REQUEST_1                  0x00000001U /*!< DMA peripheral request 1  */
 370:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_REQUEST_2                  0x00000002U /*!< DMA peripheral request 2  */
 371:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_REQUEST_3                  0x00000003U /*!< DMA peripheral request 3  */
 372:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_REQUEST_4                  0x00000004U /*!< DMA peripheral request 4  */
 373:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_REQUEST_5                  0x00000005U /*!< DMA peripheral request 5  */
 374:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_REQUEST_6                  0x00000006U /*!< DMA peripheral request 6  */
 375:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_REQUEST_7                  0x00000007U /*!< DMA peripheral request 7  */
 376:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 377:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @}
 378:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 379:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #endif /* !defined DMAMUX1 */
 380:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 381:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @}
 382:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 383:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 384:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /* Exported macro ------------------------------------------------------------*/
 385:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_Exported_Macros DMA Exported Macros
 386:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @{
 387:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 388:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 389:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EM_WRITE_READ Common Write and read registers macros
 390:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @{
 391:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 392:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 393:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Write a value in DMA register
 394:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  __INSTANCE__ DMA Instance
 395:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  __REG__ Register to be written
 396:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  __VALUE__ Value to be written in the register
 397:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
 398:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 399:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
 400:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 401:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 402:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Read a value in DMA register
 403:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  __INSTANCE__ DMA Instance
 404:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  __REG__ Register to be read
 405:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval Register value
 406:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 407:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 408:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 409:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @}
 410:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 411:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 412:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EM_CONVERT_DMAxCHANNELy Convert DMAxChannely
 413:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @{
 414:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 415:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 416:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Convert DMAx_Channely into DMAx
 417:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  __CHANNEL_INSTANCE__ DMAx_Channely
 418:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval DMAx
 419:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 420:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #if defined(DMA2)
 421:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)   \
 422:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** (((uint32_t)(__CHANNEL_INSTANCE__) > ((uint32_t)DMA1_Channel7)) ?  DMA2 : DMA1)
 423:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #else
 424:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)  (DMA1)
 425:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #endif
 426:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 427:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 428:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Convert DMAx_Channely into LL_DMA_CHANNEL_y
 429:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  __CHANNEL_INSTANCE__ DMAx_Channely
 430:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval LL_DMA_CHANNEL_y
 431:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 432:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #if defined (DMA2)
 433:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #if defined (DMA2_Channel6) && defined (DMA2_Channel7)
 434:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \
 435:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** (((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \
 436:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \
 437:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \
 438:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \
 439:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \
 440:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \
 441:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \
 442:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \
 443:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \
 444:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \
 445:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \
 446:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel6)) ? LL_DMA_CHANNEL_6 : \
 447:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  LL_DMA_CHANNEL_7)
 448:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #else
 449:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \
 450:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** (((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \
 451:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \
 452:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \
 453:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \
 454:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \
 455:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \
 456:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \
 457:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \
 458:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \
 459:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \
 460:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \
 461:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  LL_DMA_CHANNEL_7)
 462:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #endif
 463:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #else
 464:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \
 465:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** (((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \
 466:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \
 467:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \
 468:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \
 469:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \
 470:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \
 471:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  LL_DMA_CHANNEL_7)
 472:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #endif
 473:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 474:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 475:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Convert DMA Instance DMAx and LL_DMA_CHANNEL_y into DMAx_Channely
 476:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  __DMA_INSTANCE__ DMAx
 477:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  __CHANNEL__ LL_DMA_CHANNEL_y
 478:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval DMAx_Channely
 479:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 480:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #if defined (DMA2)
 481:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #if defined (DMA2_Channel6) && defined (DMA2_Channel7)
 482:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \
 483:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 484:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 485:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 486:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 487:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 488:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 489:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 490:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 491:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 492:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 493:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 494:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 495:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 496:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  DMA2_Channel7)
 497:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #else
 498:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \
 499:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 500:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 501:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 502:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 503:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 504:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 505:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 506:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 507:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 508:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 509:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 510:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  DMA1_Channel7)
 511:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #endif
 512:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #else
 513:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \
 514:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 515:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 516:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 517:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 518:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 519:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_D
 520:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  DMA1_Channel7)
 521:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #endif
 522:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 523:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 524:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @}
 525:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 526:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 527:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 528:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @}
 529:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 530:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 531:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /* Exported functions --------------------------------------------------------*/
 532:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_Exported_Functions DMA Exported Functions
 533:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  * @{
 534:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****  */
 535:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 536:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EF_Configuration Configuration
 537:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @{
 538:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 539:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 540:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Enable DMA channel.
 541:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          EN            LL_DMA_EnableChannel
 542:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 543:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 544:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 545:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 546:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 547:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 548:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 549:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 550:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 551:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
 552:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 553:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
 554:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
 555:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 556:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 557:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
 558:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 559:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 560:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Disable DMA channel.
 561:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          EN            LL_DMA_DisableChannel
 562:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 563:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 564:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 565:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 566:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 567:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 568:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 569:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 570:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 571:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
 572:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 573:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
 574:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
 575:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 576:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN
 577:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
 578:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 579:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 580:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Check if DMA channel is enabled or disabled.
 581:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          EN            LL_DMA_IsEnabledChannel
 582:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 583:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 584:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 585:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 586:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 587:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 588:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 589:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 590:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 591:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
 592:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 593:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsEnabledChannel(DMA_TypeDef *DMAx, uint32_t Channel)
 594:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
 595:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 596:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 597:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                   DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 598:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
 599:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 600:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 601:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Configure all parameters link to DMA transfer.
 602:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          DIR           LL_DMA_ConfigTransfer\n
 603:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         CCR          MEM2MEM       LL_DMA_ConfigTransfer\n
 604:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         CCR          CIRC          LL_DMA_ConfigTransfer\n
 605:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         CCR          PINC          LL_DMA_ConfigTransfer\n
 606:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         CCR          MINC          LL_DMA_ConfigTransfer\n
 607:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         CCR          PSIZE         LL_DMA_ConfigTransfer\n
 608:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         CCR          MSIZE         LL_DMA_ConfigTransfer\n
 609:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         CCR          PL            LL_DMA_ConfigTransfer
 610:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 611:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 612:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 613:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 614:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 615:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 616:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 617:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 618:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 619:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Configuration This parameter must be a combination of all the following values:
 620:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY or @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH o
 621:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL or @ref LL_DMA_MODE_CIRCULAR
 622:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT or @ref LL_DMA_PERIPH_NOINCREMENT
 623:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT or @ref LL_DMA_MEMORY_NOINCREMENT
 624:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE or @ref LL_DMA_PDATAALIGN_HALFWORD or @ref LL_DMA_PDAT
 625:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE or @ref LL_DMA_MDATAALIGN_HALFWORD or @ref LL_DMA_MDAT
 626:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_LOW or @ref LL_DMA_PRIORITY_MEDIUM or @ref LL_DMA_PRIORITY_HI
 627:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
 628:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 629:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configurat
 630:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
 631:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 632:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 633:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_P
 634:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****              Configuration);
 635:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
 636:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 637:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 638:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Set Data transfer direction (read from peripheral or from memory).
 639:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          DIR           LL_DMA_SetDataTransferDirection\n
 640:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         CCR          MEM2MEM       LL_DMA_SetDataTransferDirection
 641:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 642:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 643:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 644:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 645:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 646:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 647:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 648:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 649:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 650:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Direction This parameter can be one of the following values:
 651:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
 652:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
 653:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
 654:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
 655:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 656:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t 
 657:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
 658:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 659:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 660:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****              DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
 661:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
 662:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 663:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 664:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Data transfer direction (read from peripheral or from memory).
 665:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          DIR           LL_DMA_GetDataTransferDirection\n
 666:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         CCR          MEM2MEM       LL_DMA_GetDataTransferDirection
 667:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 668:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 669:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 670:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 671:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 672:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 673:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 674:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 675:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 676:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 677:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
 678:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
 679:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
 680:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 681:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel)
 682:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
 683:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 684:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 685:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                    DMA_CCR_DIR | DMA_CCR_MEM2MEM));
 686:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
 687:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 688:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 689:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Set DMA mode circular or normal.
 690:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note The circular buffer mode cannot be used if the memory-to-memory
 691:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * data transfer is configured on the selected Channel.
 692:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          CIRC          LL_DMA_SetMode
 693:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 694:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 695:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 696:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 697:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 698:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 699:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 700:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 701:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 702:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Mode This parameter can be one of the following values:
 703:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL
 704:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_CIRCULAR
 705:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
 706:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 707:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
 708:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
 709:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 710:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_C
 711:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****              Mode);
 712:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
 713:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 714:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 715:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get DMA mode circular or normal.
 716:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          CIRC          LL_DMA_GetMode
 717:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 718:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 719:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 720:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 721:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 722:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 723:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 724:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 725:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 726:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 727:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL
 728:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_CIRCULAR
 729:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 730:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMode(DMA_TypeDef *DMAx, uint32_t Channel)
 731:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
 732:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 733:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 734:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                    DMA_CCR_CIRC));
 735:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
 736:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 737:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 738:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Set Peripheral increment mode.
 739:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          PINC          LL_DMA_SetPeriphIncMode
 740:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 741:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 742:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 743:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 744:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 745:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 746:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 747:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 748:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 749:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  PeriphOrM2MSrcIncMode This parameter can be one of the following values:
 750:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT
 751:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
 752:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
 753:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 754:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOr
 755:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
 756:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     uint32_t dma_base_addr = (uint32_t)DMAx;
 757:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR
 758:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****              PeriphOrM2MSrcIncMode);
 759:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
 760:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 761:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 762:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Peripheral increment mode.
 763:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          PINC          LL_DMA_GetPeriphIncMode
 764:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 765:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 766:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 767:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 768:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 769:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 770:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 771:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 772:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 773:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 774:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT
 775:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
 776:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 777:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel)
 778:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
 779:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 780:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 781:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                    DMA_CCR_PINC));
 782:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
 783:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 784:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 785:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Set Memory increment mode.
 786:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          MINC          LL_DMA_SetMemoryIncMode
 787:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 788:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 789:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 790:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 791:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 792:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 793:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 794:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 795:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 796:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  MemoryOrM2MDstIncMode This parameter can be one of the following values:
 797:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT
 798:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
 799:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
 800:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 801:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOr
 802:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
 803:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 804:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_M
 805:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****              MemoryOrM2MDstIncMode);
 806:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
 807:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 808:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 809:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Memory increment mode.
 810:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          MINC          LL_DMA_GetMemoryIncMode
 811:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 812:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 813:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 814:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 815:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 816:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 817:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 818:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 819:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 820:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 821:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT
 822:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
 823:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 824:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel)
 825:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
 826:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 827:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 828:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                    DMA_CCR_MINC));
 829:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
 830:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 831:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 832:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Set Peripheral size.
 833:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          PSIZE         LL_DMA_SetPeriphSize
 834:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 835:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 836:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 837:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 838:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 839:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 840:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 841:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 842:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 843:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  PeriphOrM2MSrcDataSize This parameter can be one of the following values:
 844:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE
 845:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
 846:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_WORD
 847:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
 848:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 849:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2M
 850:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
 851:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 852:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_P
 853:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****              PeriphOrM2MSrcDataSize);
 854:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
 855:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 856:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 857:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Peripheral size.
 858:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          PSIZE         LL_DMA_GetPeriphSize
 859:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 860:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 861:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 862:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 863:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 864:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 865:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 866:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 867:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 868:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 869:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE
 870:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
 871:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_WORD
 872:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 873:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel)
 874:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
 875:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 876:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 877:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                    DMA_CCR_PSIZE));
 878:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
 879:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 880:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 881:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Set Memory size.
 882:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          MSIZE         LL_DMA_SetMemorySize
 883:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 884:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 885:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 886:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 887:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 888:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 889:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 890:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 891:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 892:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  MemoryOrM2MDstDataSize This parameter can be one of the following values:
 893:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE
 894:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
 895:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_WORD
 896:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
 897:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 898:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2M
 899:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
 900:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 901:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_M
 902:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****              MemoryOrM2MDstDataSize);
 903:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
 904:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 905:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 906:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Memory size.
 907:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          MSIZE         LL_DMA_GetMemorySize
 908:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 909:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 910:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 911:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 912:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 913:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 914:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 915:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 916:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 917:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 918:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE
 919:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
 920:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_WORD
 921:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 922:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel)
 923:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
 924:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 925:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 926:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                    DMA_CCR_MSIZE));
 927:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
 928:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 929:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 930:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Set Channel priority level.
 931:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          PL            LL_DMA_SetChannelPriorityLevel
 932:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 933:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 934:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 935:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 936:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 937:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 938:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 939:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 940:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 941:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Priority This parameter can be one of the following values:
 942:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_LOW
 943:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_MEDIUM
 944:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_HIGH
 945:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
 946:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
 947:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 948:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t P
 949:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
 950:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 951:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_P
 952:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****              Priority);
 953:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
 954:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 955:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 956:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel priority level.
 957:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CCR          PL            LL_DMA_GetChannelPriorityLevel
 958:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 959:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 960:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 961:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 962:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 963:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 964:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 965:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 966:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 967:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 968:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_LOW
 969:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_MEDIUM
 970:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_HIGH
 971:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
 972:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 973:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel)
 974:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
 975:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
 976:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 977:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                    DMA_CCR_PL));
 978:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
 979:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
 980:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
 981:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Set Number of data to transfer.
 982:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note   This action has no effect if
 983:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         channel is enabled.
 984:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CNDTR        NDT           LL_DMA_SetDataLength
 985:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 986:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
 987:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
 988:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
 989:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
 990:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
 991:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
 992:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
 993:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
 994:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
 995:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
 996:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
 997:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
 998:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
 999:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1000:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
1001:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****              DMA_CNDTR_NDT, NbData);
1002:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1003:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1004:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1005:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Number of data to transfer.
1006:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note   Once the channel is enabled, the return value indicate the
1007:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         remaining bytes to be transmitted.
1008:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CNDTR        NDT           LL_DMA_GetDataLength
1009:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1010:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1011:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1012:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1013:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1014:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1015:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1016:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1017:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1018:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1019:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1020:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Channel)
1021:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1022:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1023:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
1024:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                    DMA_CNDTR_NDT));
1025:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1026:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1027:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1028:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Configure the Source and Destination addresses.
1029:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
1030:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note   Each peripheral using DMA provides an API to get directly the register address (LL_PPP_
1031:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CPAR         PA            LL_DMA_ConfigAddresses\n
1032:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         CMAR         MA            LL_DMA_ConfigAddresses
1033:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1034:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1035:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1036:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1037:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1038:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1039:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1040:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1041:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1042:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  SrcAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1043:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DstAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1044:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Direction This parameter can be one of the following values:
1045:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
1046:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
1047:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
1048:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
1049:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1050:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddres
1051:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                                             uint32_t DstAddress, uint32_t Direction)
1052:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1053:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1054:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   /* Direction Memory to Periph */
1055:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
1056:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   {
1057:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, SrcAddr
1058:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, DstAddr
1059:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   }
1060:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   /* Direction Periph to Memory and Memory to Memory */
1061:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   else
1062:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   {
1063:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, SrcAddr
1064:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, DstAddr
1065:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   }
1066:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1067:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1068:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1069:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Set the Memory address.
1070:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMO
1071:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
1072:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CMAR         MA            LL_DMA_SetMemoryAddress
1073:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1074:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1075:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1076:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1077:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1078:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1079:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1080:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1081:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1082:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1083:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
1084:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1085:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAd
1086:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1087:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1088:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAdd
1089:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1090:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1091:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1092:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Set the Peripheral address.
1093:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMO
1094:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
1095:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CPAR         PA            LL_DMA_SetPeriphAddress
1096:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1097:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1098:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1099:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1100:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1101:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1102:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1103:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1104:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1105:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  PeriphAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1106:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
1107:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1108:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAd
1109:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1110:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1111:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAdd
1112:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1113:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1114:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1115:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Memory address.
1116:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMO
1117:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CMAR         MA            LL_DMA_GetMemoryAddress
1118:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1119:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1120:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1121:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1122:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1123:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1124:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1125:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1126:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1127:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1128:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1129:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel)
1130:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1131:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1132:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR));
1133:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1134:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1135:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1136:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Peripheral address.
1137:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMO
1138:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CPAR         PA            LL_DMA_GetPeriphAddress
1139:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1140:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1141:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1142:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1143:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1144:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1145:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1146:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1147:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1148:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1149:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1150:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel)
1151:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1152:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1153:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR));
1154:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1155:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1156:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1157:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Set the Memory to Memory Source address.
1158:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
1159:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
1160:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CPAR         PA            LL_DMA_SetM2MSrcAddress
1161:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1162:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1163:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1164:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1165:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1166:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1167:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1168:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1169:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1170:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1171:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
1172:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1173:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAd
1174:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1175:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1176:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, MemoryAdd
1177:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1178:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1179:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1180:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Set the Memory to Memory Destination address.
1181:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
1182:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
1183:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CMAR         MA            LL_DMA_SetM2MDstAddress
1184:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1185:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1186:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1187:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1188:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1189:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1190:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1191:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1192:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1193:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1194:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
1195:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1196:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAd
1197:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1198:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1199:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAdd
1200:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1201:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1202:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1203:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get the Memory to Memory Source address.
1204:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
1205:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CPAR         PA            LL_DMA_GetM2MSrcAddress
1206:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1207:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1208:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1209:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1210:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1211:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1212:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1213:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1214:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1215:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1216:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1217:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel)
1218:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1219:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1220:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR));
1221:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1222:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1223:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1224:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get the Memory to Memory Destination address.
1225:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
1226:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CMAR         MA            LL_DMA_GetM2MDstAddress
1227:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1228:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1229:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1230:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1231:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1232:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1233:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1234:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1235:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1236:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
1237:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1238:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel)
1239:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1240:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dma_base_addr = (uint32_t)DMAx;
1241:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return (READ_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR));
1242:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1243:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1244:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #if defined(DMAMUX1)
1245:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1246:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Set DMA request for DMA Channels on DMAMUX Channel x.
1247:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
1248:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         DMAMUX channel 7 to 13 are mapped to DMA2 channel 1 to 7.
1249:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CxCR         DMAREQ_ID     LL_DMA_SetPeriphRequest
1250:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1251:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1252:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1253:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1254:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1255:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1256:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1257:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1258:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1259:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Request This parameter can be one of the following values:
1260:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_MEM2MEM
1261:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_GENERATOR0
1262:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_GENERATOR1
1263:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_GENERATOR2
1264:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_GENERATOR3
1265:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_ADC1
1266:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_ADC2
1267:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DAC1_CH1
1268:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DAC1_CH2
1269:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM6_UP
1270:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM7_UP
1271:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI1_RX
1272:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI1_TX
1273:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI2_RX
1274:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI2_TX
1275:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI3_RX
1276:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI3_TX
1277:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C1_RX
1278:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C1_TX
1279:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C2_RX
1280:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C2_TX
1281:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C3_RX
1282:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C3_TX
1283:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C4_RX
1284:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C4_TX
1285:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART1_RX
1286:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART1_TX
1287:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART2_RX
1288:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART2_TX
1289:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART3_RX
1290:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART3_TX
1291:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_UART4_RX
1292:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_UART4_TX
1293:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_UART5_RX
1294:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_UART5_TX
1295:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_LPUART1_RX
1296:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_LPUART1_TX
1297:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SAI1_A
1298:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SAI1_B
1299:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SAI2_A
1300:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SAI2_B
1301:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_OSPI1
1302:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_OSPI2
1303:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_CH1
1304:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_CH2
1305:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_CH3
1306:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_CH4
1307:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_UP
1308:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_TRIG
1309:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_COM
1310:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_CH1
1311:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_CH2
1312:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_CH3
1313:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_CH4
1314:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_UP
1315:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_TRIG
1316:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_COM
1317:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_CH1
1318:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_CH2
1319:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_CH3
1320:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_CH4
1321:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_UP
1322:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_CH1
1323:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_CH2
1324:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_CH3
1325:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_CH4
1326:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_UP
1327:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_TRIG
1328:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM4_CH1
1329:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM4_CH2
1330:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM4_CH3
1331:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM4_CH4
1332:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM4_UP
1333:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM5_CH1
1334:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM5_CH2
1335:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM5_CH3
1336:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM5_CH4
1337:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM5_UP
1338:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM5_TRIG
1339:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM15_CH1
1340:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM15_UP
1341:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM15_TRIG
1342:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM15_COM
1343:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM16_CH1
1344:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM16_UP
1345:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM17_CH1
1346:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM17_UP
1347:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT0
1348:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT1
1349:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT2
1350:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT3
1351:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DCMI
1352:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DCMI_PSSI
1353:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_AES_IN
1354:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_AES_OUT
1355:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_HASH_IN
1356:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
1357:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1358:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Request)
1359:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1360:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U);
1361:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request)
1362:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1363:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1364:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1365:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get DMA request for DMA Channels on DMAMUX Channel x.
1366:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note   DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7.
1367:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         DMAMUX channel 7 to 13 are mapped to DMA2 channel 1 to 7.
1368:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CxCR         DMAREQ_ID     LL_DMA_GetPeriphRequest
1369:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1370:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1371:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1372:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1373:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1374:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1375:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1376:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1377:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1378:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
1379:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_MEM2MEM
1380:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_GENERATOR0
1381:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_GENERATOR1
1382:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_GENERATOR2
1383:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_GENERATOR3
1384:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_ADC1
1385:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_ADC2
1386:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DAC1_CH1
1387:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DAC1_CH2
1388:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM6_UP
1389:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM7_UP
1390:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI1_RX
1391:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI1_TX
1392:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI2_RX
1393:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI2_TX
1394:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI3_RX
1395:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SPI3_TX
1396:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C1_RX
1397:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C1_TX
1398:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C2_RX
1399:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C2_TX
1400:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C3_RX
1401:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C3_TX
1402:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C4_RX
1403:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_I2C4_TX
1404:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART1_RX
1405:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART1_TX
1406:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART2_RX
1407:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART2_TX
1408:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART3_RX
1409:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_USART3_TX
1410:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_UART4_RX
1411:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_UART4_TX
1412:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_UART5_RX
1413:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_UART5_TX
1414:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_LPUART1_RX
1415:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_LPUART1_TX
1416:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SAI1_A
1417:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SAI1_B
1418:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SAI2_A
1419:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_SAI2_B
1420:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_OSPI1
1421:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_OSPI2
1422:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_CH1
1423:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_CH2
1424:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_CH3
1425:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_CH4
1426:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_UP
1427:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_TRIG
1428:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM1_COM
1429:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_CH1
1430:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_CH2
1431:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_CH3
1432:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_CH4
1433:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_UP
1434:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_TRIG
1435:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM8_COM
1436:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_CH1
1437:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_CH2
1438:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_CH3
1439:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_CH4
1440:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM2_UP
1441:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_CH1
1442:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_CH2
1443:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_CH3
1444:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_CH4
1445:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_UP
1446:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM3_TRIG
1447:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM4_CH1
1448:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM4_CH2
1449:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM4_CH3
1450:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM4_CH4
1451:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM4_UP
1452:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM5_CH1
1453:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM5_CH2
1454:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM5_CH3
1455:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM5_CH4
1456:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM5_UP
1457:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM5_TRIG
1458:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM15_CH1
1459:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM15_UP
1460:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM15_TRIG
1461:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM15_COM
1462:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM16_CH1
1463:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM16_UP
1464:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM17_CH1
1465:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_TIM17_UP
1466:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT0
1467:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT1
1468:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT2
1469:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DFSDM1_FLT3
1470:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DCMI
1471:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_DCMI_PSSI
1472:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_AES_IN
1473:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_AES_OUT
1474:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMAMUX_REQ_HASH_IN
1475:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1476:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel)
1477:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1478:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U);
1479:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return (READ_BIT((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID));
1480:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1481:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1482:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #else
1483:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1484:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Set DMA request for DMA instance on Channel x.
1485:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note   Please refer to Reference Manual to get the available mapping of Request value link to 
1486:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CSELR        C1S           LL_DMA_SetPeriphRequest\n
1487:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         CSELR        C2S           LL_DMA_SetPeriphRequest\n
1488:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         CSELR        C3S           LL_DMA_SetPeriphRequest\n
1489:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         CSELR        C4S           LL_DMA_SetPeriphRequest\n
1490:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         CSELR        C5S           LL_DMA_SetPeriphRequest\n
1491:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         CSELR        C6S           LL_DMA_SetPeriphRequest\n
1492:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         CSELR        C7S           LL_DMA_SetPeriphRequest
1493:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1494:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1495:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1496:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1497:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1498:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1499:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1500:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1501:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1502:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  PeriphRequest This parameter can be one of the following values:
1503:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_REQUEST_0
1504:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_REQUEST_1
1505:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_REQUEST_2
1506:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_REQUEST_3
1507:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_REQUEST_4
1508:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_REQUEST_5
1509:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_REQUEST_6
1510:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_REQUEST_7
1511:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
1512:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1513:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRe
1514:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1515:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   MODIFY_REG(((DMA_Request_TypeDef *)((uint32_t)((uint32_t)DMAx + DMA_CSELR_OFFSET)))->CSELR,
1516:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****              DMA_CSELR_C1S << ((Channel) * 4U), PeriphRequest << DMA_POSITION_CSELR_CXS);
1517:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1518:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1519:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1520:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get DMA request for DMA instance on Channel x.
1521:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll CSELR        C1S           LL_DMA_GetPeriphRequest\n
1522:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         CSELR        C2S           LL_DMA_GetPeriphRequest\n
1523:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         CSELR        C3S           LL_DMA_GetPeriphRequest\n
1524:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         CSELR        C4S           LL_DMA_GetPeriphRequest\n
1525:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         CSELR        C5S           LL_DMA_GetPeriphRequest\n
1526:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         CSELR        C6S           LL_DMA_GetPeriphRequest\n
1527:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         CSELR        C7S           LL_DMA_GetPeriphRequest
1528:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1529:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1530:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1531:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1532:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1533:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1534:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1535:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1536:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1537:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
1538:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_REQUEST_0
1539:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_REQUEST_1
1540:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_REQUEST_2
1541:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_REQUEST_3
1542:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_REQUEST_4
1543:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_REQUEST_5
1544:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_REQUEST_6
1545:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   *         @arg @ref LL_DMA_REQUEST_7
1546:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1547:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel)
1548:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1549:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return (READ_BIT(((DMA_Request_TypeDef *)((uint32_t)((uint32_t)DMAx + DMA_CSELR_OFFSET)))->CSELR,
1550:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****                    DMA_CSELR_C1S << ((Channel) * 4U)) >> DMA_POSITION_CSELR_CXS);
1551:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1552:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1553:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** #endif /* DMAMUX1 */
1554:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1555:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @}
1556:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1557:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1558:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /** @defgroup DMA_LL_EF_FLAG_Management FLAG_Management
1559:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @{
1560:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1561:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1562:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1563:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 1 global interrupt flag.
1564:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          GIF1          LL_DMA_IsActiveFlag_GI1
1565:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1566:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1567:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1568:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI1(DMA_TypeDef *DMAx)
1569:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1570:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF1) == (DMA_ISR_GIF1)) ? 1UL : 0UL);
1571:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1572:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1573:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1574:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 2 global interrupt flag.
1575:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          GIF2          LL_DMA_IsActiveFlag_GI2
1576:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1577:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1578:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1579:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI2(DMA_TypeDef *DMAx)
1580:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1581:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF2) == (DMA_ISR_GIF2)) ? 1UL : 0UL);
1582:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1583:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1584:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1585:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 3 global interrupt flag.
1586:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          GIF3          LL_DMA_IsActiveFlag_GI3
1587:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1588:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1589:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1590:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI3(DMA_TypeDef *DMAx)
1591:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1592:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF3) == (DMA_ISR_GIF3)) ? 1UL : 0UL);
1593:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1594:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1595:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1596:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 4 global interrupt flag.
1597:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          GIF4          LL_DMA_IsActiveFlag_GI4
1598:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1599:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1600:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1601:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI4(DMA_TypeDef *DMAx)
1602:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1603:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF4) == (DMA_ISR_GIF4)) ? 1UL : 0UL);
1604:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1605:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1606:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1607:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 5 global interrupt flag.
1608:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          GIF5          LL_DMA_IsActiveFlag_GI5
1609:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1610:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1611:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1612:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI5(DMA_TypeDef *DMAx)
1613:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1614:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF5) == (DMA_ISR_GIF5)) ? 1UL : 0UL);
1615:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1616:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1617:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1618:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 6 global interrupt flag.
1619:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          GIF6          LL_DMA_IsActiveFlag_GI6
1620:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1621:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1622:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1623:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI6(DMA_TypeDef *DMAx)
1624:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1625:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF6) == (DMA_ISR_GIF6)) ? 1UL : 0UL);
1626:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1627:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1628:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1629:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 7 global interrupt flag.
1630:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          GIF7          LL_DMA_IsActiveFlag_GI7
1631:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1632:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1633:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1634:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI7(DMA_TypeDef *DMAx)
1635:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1636:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF7) == (DMA_ISR_GIF7)) ? 1UL : 0UL);
1637:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1638:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1639:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1640:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 1 transfer complete flag.
1641:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          TCIF1         LL_DMA_IsActiveFlag_TC1
1642:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1643:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1644:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1645:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1(DMA_TypeDef *DMAx)
1646:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1647:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1)) ? 1UL : 0UL);
1648:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1649:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1650:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1651:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 2 transfer complete flag.
1652:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          TCIF2         LL_DMA_IsActiveFlag_TC2
1653:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1654:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1655:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1656:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(DMA_TypeDef *DMAx)
1657:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1658:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2)) ? 1UL : 0UL);
1659:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1660:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1661:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1662:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 3 transfer complete flag.
1663:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          TCIF3         LL_DMA_IsActiveFlag_TC3
1664:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1665:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1666:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1667:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(DMA_TypeDef *DMAx)
1668:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1669:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3)) ? 1UL : 0UL);
1670:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1671:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1672:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1673:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 4 transfer complete flag.
1674:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          TCIF4         LL_DMA_IsActiveFlag_TC4
1675:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1676:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1677:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1678:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4(DMA_TypeDef *DMAx)
1679:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1680:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4)) ? 1UL : 0UL);
1681:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1682:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1683:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1684:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 5 transfer complete flag.
1685:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          TCIF5         LL_DMA_IsActiveFlag_TC5
1686:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1687:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1688:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1689:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(DMA_TypeDef *DMAx)
1690:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1691:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF5) == (DMA_ISR_TCIF5)) ? 1UL : 0UL);
1692:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1693:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1694:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1695:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 6 transfer complete flag.
1696:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          TCIF6         LL_DMA_IsActiveFlag_TC6
1697:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1698:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1699:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1700:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
1701:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1702:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6)) ? 1UL : 0UL);
1703:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1704:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1705:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1706:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 7 transfer complete flag.
1707:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          TCIF7         LL_DMA_IsActiveFlag_TC7
1708:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1709:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1710:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1711:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)
1712:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1713:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7)) ? 1UL : 0UL);
1714:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1715:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1716:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1717:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 1 half transfer flag.
1718:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          HTIF1         LL_DMA_IsActiveFlag_HT1
1719:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1720:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1721:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1722:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT1(DMA_TypeDef *DMAx)
1723:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1724:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF1) == (DMA_ISR_HTIF1)) ? 1UL : 0UL);
1725:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1726:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1727:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1728:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 2 half transfer flag.
1729:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          HTIF2         LL_DMA_IsActiveFlag_HT2
1730:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1731:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1732:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1733:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT2(DMA_TypeDef *DMAx)
1734:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1735:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF2) == (DMA_ISR_HTIF2)) ? 1UL : 0UL);
1736:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1737:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1738:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1739:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 3 half transfer flag.
1740:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          HTIF3         LL_DMA_IsActiveFlag_HT3
1741:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1742:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1743:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1744:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT3(DMA_TypeDef *DMAx)
1745:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1746:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF3) == (DMA_ISR_HTIF3)) ? 1UL : 0UL);
1747:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1748:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1749:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1750:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 4 half transfer flag.
1751:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          HTIF4         LL_DMA_IsActiveFlag_HT4
1752:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1753:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1754:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1755:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT4(DMA_TypeDef *DMAx)
1756:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1757:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF4) == (DMA_ISR_HTIF4)) ? 1UL : 0UL);
1758:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1759:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1760:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1761:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 5 half transfer flag.
1762:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          HTIF5         LL_DMA_IsActiveFlag_HT5
1763:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1764:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1765:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1766:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5(DMA_TypeDef *DMAx)
1767:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1768:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF5) == (DMA_ISR_HTIF5)) ? 1UL : 0UL);
1769:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1770:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1771:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1772:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 6 half transfer flag.
1773:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          HTIF6         LL_DMA_IsActiveFlag_HT6
1774:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1775:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1776:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1777:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)
1778:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1779:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6)) ? 1UL : 0UL);
1780:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1781:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1782:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1783:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 7 half transfer flag.
1784:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          HTIF7         LL_DMA_IsActiveFlag_HT7
1785:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1786:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1787:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1788:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT7(DMA_TypeDef *DMAx)
1789:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1790:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF7) == (DMA_ISR_HTIF7)) ? 1UL : 0UL);
1791:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1792:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1793:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1794:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 1 transfer error flag.
1795:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          TEIF1         LL_DMA_IsActiveFlag_TE1
1796:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1797:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1798:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1799:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1(DMA_TypeDef *DMAx)
1800:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1801:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF1) == (DMA_ISR_TEIF1)) ? 1UL : 0UL);
1802:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1803:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1804:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1805:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 2 transfer error flag.
1806:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          TEIF2         LL_DMA_IsActiveFlag_TE2
1807:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1808:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1809:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1810:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2(DMA_TypeDef *DMAx)
1811:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1812:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF2) == (DMA_ISR_TEIF2)) ? 1UL : 0UL);
1813:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1814:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1815:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1816:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 3 transfer error flag.
1817:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          TEIF3         LL_DMA_IsActiveFlag_TE3
1818:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1819:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1820:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1821:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE3(DMA_TypeDef *DMAx)
1822:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1823:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF3) == (DMA_ISR_TEIF3)) ? 1UL : 0UL);
1824:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1825:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1826:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1827:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 4 transfer error flag.
1828:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          TEIF4         LL_DMA_IsActiveFlag_TE4
1829:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1830:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1831:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1832:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE4(DMA_TypeDef *DMAx)
1833:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1834:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF4) == (DMA_ISR_TEIF4)) ? 1UL : 0UL);
1835:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1836:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1837:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1838:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 5 transfer error flag.
1839:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          TEIF5         LL_DMA_IsActiveFlag_TE5
1840:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1841:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1842:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1843:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(DMA_TypeDef *DMAx)
1844:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1845:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF5) == (DMA_ISR_TEIF5)) ? 1UL : 0UL);
1846:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1847:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1848:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1849:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 6 transfer error flag.
1850:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          TEIF6         LL_DMA_IsActiveFlag_TE6
1851:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1852:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1853:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1854:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(DMA_TypeDef *DMAx)
1855:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1856:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF6) == (DMA_ISR_TEIF6)) ? 1UL : 0UL);
1857:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1858:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1859:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1860:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Get Channel 7 transfer error flag.
1861:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll ISR          TEIF7         LL_DMA_IsActiveFlag_TE7
1862:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1863:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1864:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1865:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE7(DMA_TypeDef *DMAx)
1866:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1867:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF7) == (DMA_ISR_TEIF7)) ? 1UL : 0UL);
1868:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1869:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1870:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1871:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Clear Channel 1 global interrupt flag.
1872:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note Do not Clear Channel 1 global interrupt flag when the channel in ON.
1873:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     Instead clear specific flags transfer complete, half transfer & transfer
1874:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     error flag with LL_DMA_ClearFlag_TC1, LL_DMA_ClearFlag_HT1,
1875:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     LL_DMA_ClearFlag_TE1. bug 2.4.1/2.5.1 in Product Errata Sheet.
1876:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll IFCR         CGIF1         LL_DMA_ClearFlag_GI1
1877:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1878:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
1879:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1880:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_GI1(DMA_TypeDef *DMAx)
1881:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1882:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF1);
1883:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1884:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1885:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1886:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Clear Channel 2 global interrupt flag.
1887:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note Do not Clear Channel 2 global interrupt flag when the channel in ON.
1888:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     Instead clear specific flags transfer complete, half transfer & transfer
1889:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     error flag with LL_DMA_ClearFlag_TC2, LL_DMA_ClearFlag_HT2,
1890:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     LL_DMA_ClearFlag_TE2. bug id 2.4.1/2.5.1 in Product Errata Sheet.
1891:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll IFCR         CGIF2         LL_DMA_ClearFlag_GI2
1892:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1893:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
1894:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1895:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_GI2(DMA_TypeDef *DMAx)
1896:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1897:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF2);
1898:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1899:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1900:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1901:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Clear Channel 3 global interrupt flag.
1902:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note Do not Clear Channel 3 global interrupt flag when the channel in ON.
1903:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     Instead clear specific flags transfer complete, half transfer & transfer
1904:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     error flag with LL_DMA_ClearFlag_TC3, LL_DMA_ClearFlag_HT3,
1905:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     LL_DMA_ClearFlag_TE3. bug id 2.4.1/2.5.1 in Product Errata Sheet.
1906:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll IFCR         CGIF3         LL_DMA_ClearFlag_GI3
1907:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1908:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
1909:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1910:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_GI3(DMA_TypeDef *DMAx)
1911:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1912:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF3);
1913:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1914:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1915:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1916:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Clear Channel 4 global interrupt flag.
1917:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note Do not Clear Channel 4 global interrupt flag when the channel in ON.
1918:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     Instead clear specific flags transfer complete, half transfer & transfer
1919:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     error flag with LL_DMA_ClearFlag_TC4, LL_DMA_ClearFlag_HT4,
1920:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     LL_DMA_ClearFlag_TE4. bug id 2.4.1/2.5.1 in Product Errata Sheet.
1921:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll IFCR         CGIF4         LL_DMA_ClearFlag_GI4
1922:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1923:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
1924:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1925:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_GI4(DMA_TypeDef *DMAx)
1926:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1927:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF4);
1928:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1929:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1930:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1931:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Clear Channel 5 global interrupt flag.
1932:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note Do not Clear Channel 5 global interrupt flag when the channel in ON.
1933:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     Instead clear specific flags transfer complete, half transfer & transfer
1934:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     error flag with LL_DMA_ClearFlag_TC5, LL_DMA_ClearFlag_HT5,
1935:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     LL_DMA_ClearFlag_TE5. bug id 2.4.1/2.5.1 in Product Errata Sheet.
1936:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll IFCR         CGIF5         LL_DMA_ClearFlag_GI5
1937:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1938:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
1939:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1940:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_GI5(DMA_TypeDef *DMAx)
1941:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1942:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF5);
1943:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1944:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1945:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1946:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Clear Channel 6 global interrupt flag.
1947:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note Do not Clear Channel 6 global interrupt flag when the channel in ON.
1948:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     Instead clear specific flags transfer complete, half transfer & transfer
1949:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     error flag with LL_DMA_ClearFlag_TC6, LL_DMA_ClearFlag_HT6,
1950:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     LL_DMA_ClearFlag_TE6. bug id 2.4.1/2.5.1 in Product Errata Sheet.
1951:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll IFCR         CGIF6         LL_DMA_ClearFlag_GI6
1952:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1953:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
1954:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1955:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_GI6(DMA_TypeDef *DMAx)
1956:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1957:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF6);
1958:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1959:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1960:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1961:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Clear Channel 7 global interrupt flag.
1962:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @note Do not Clear Channel 7 global interrupt flag when the channel in ON.
1963:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     Instead clear specific flags transfer complete, half transfer & transfer
1964:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     error flag with LL_DMA_ClearFlag_TC7, LL_DMA_ClearFlag_HT7,
1965:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****     LL_DMA_ClearFlag_TE7. bug id 2.4.1/2.5.1 in Product Errata Sheet.
1966:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll IFCR         CGIF7         LL_DMA_ClearFlag_GI7
1967:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1968:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
1969:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1970:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_GI7(DMA_TypeDef *DMAx)
1971:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1972:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF7);
1973:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1974:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1975:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1976:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Clear Channel 1  transfer complete flag.
1977:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll IFCR         CTCIF1        LL_DMA_ClearFlag_TC1
1978:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1979:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
1980:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1981:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TC1(DMA_TypeDef *DMAx)
1982:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1983:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF1);
1984:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1985:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1986:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1987:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Clear Channel 2  transfer complete flag.
1988:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll IFCR         CTCIF2        LL_DMA_ClearFlag_TC2
1989:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1990:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
1991:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
1992:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TC2(DMA_TypeDef *DMAx)
1993:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
1994:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF2);
1995:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
1996:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
1997:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
1998:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Clear Channel 3  transfer complete flag.
1999:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll IFCR         CTCIF3        LL_DMA_ClearFlag_TC3
2000:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2001:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
2002:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
2003:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TC3(DMA_TypeDef *DMAx)
2004:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
2005:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF3);
2006:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
2007:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
2008:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
2009:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Clear Channel 4  transfer complete flag.
2010:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll IFCR         CTCIF4        LL_DMA_ClearFlag_TC4
2011:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2012:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
2013:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
2014:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TC4(DMA_TypeDef *DMAx)
2015:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
2016:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF4);
2017:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** }
2018:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** 
2019:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** /**
2020:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @brief  Clear Channel 5  transfer complete flag.
2021:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @rmtoll IFCR         CTCIF5        LL_DMA_ClearFlag_TC5
2022:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2023:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   * @retval None
2024:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   */
2025:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TC5(DMA_TypeDef *DMAx)
2026:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h **** {
2027:../system/include/stm32l4-hal-driver/stm32l4xx_ll_dma.h ****   WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF5);
 537              		.loc 5 2027 0
 538 0002 034B     		ldr	r3, .L39
 539 0004 4FF40032 		mov	r2, #131072
 540 0008 5A60     		str	r2, [r3, #4]
 541              	.LVL31:
 542              	.LBE89:
 543              	.LBE88:
 153:../src/it_handlers.c **** #ifdef STM32F10X_MD_VL
 154:../src/it_handlers.c **** 	NVIC_ClearPendingIRQ(DMA1_Channel7_IRQn);
 155:../src/it_handlers.c **** 	DMA_ClearITPendingBit(DMA1_IT_GL7);
 156:../src/it_handlers.c **** #endif
 157:../src/it_handlers.c **** 
 158:../src/it_handlers.c **** #ifdef STM32L471xx
 159:../src/it_handlers.c **** 	LL_DMA_ClearFlag_TC5(DMA1);
 160:../src/it_handlers.c **** #endif
 161:../src/it_handlers.c **** 
 162:../src/it_handlers.c **** 	#if defined(_ANEMOMETER_ANALOGUE) || defined(_ANEMOMETER_ANALOGUE_SPARKFUN)
 163:../src/it_handlers.c **** 	analog_anemometer_dma_irq();
 544              		.loc 1 163 0
 545 000a FFF7FEFF 		bl	analog_anemometer_dma_irq
 546              	.LVL32:
 164:../src/it_handlers.c **** 	#endif
 165:../src/it_handlers.c **** }
 547              		.loc 1 165 0
 548 000e 08BD     		pop	{r3, pc}
 549              	.L40:
 550              		.align	2
 551              	.L39:
 552 0010 00000240 		.word	1073872896
 553              		.cfi_endproc
 554              	.LFE696:
 556              		.section	.text.TIM4_IRQHandler,"ax",%progbits
 557              		.align	1
 558              		.global	TIM4_IRQHandler
 559              		.syntax unified
 560              		.thumb
 561              		.thumb_func
 562              		.fpu fpv4-sp-d16
 564              	TIM4_IRQHandler:
 565              	.LFB697:
 166:../src/it_handlers.c **** 
 167:../src/it_handlers.c **** void TIM4_IRQHandler( void ) {
 566              		.loc 1 167 0
 567              		.cfi_startproc
 568              		@ args = 0, pretend = 0, frame = 0
 569              		@ frame_needed = 0, uses_anonymous_args = 0
 570 0000 08B5     		push	{r3, lr}
 571              		.cfi_def_cfa_offset 8
 572              		.cfi_offset 3, -8
 573              		.cfi_offset 14, -4
 168:../src/it_handlers.c **** 	// obsluga przerwania cyfra-analog
 169:../src/it_handlers.c **** 	TIM4->SR &= ~(1<<0);
 574              		.loc 1 169 0
 575 0002 124A     		ldr	r2, .L46
 576 0004 1369     		ldr	r3, [r2, #16]
 577 0006 23F00103 		bic	r3, r3, #1
 578 000a 1361     		str	r3, [r2, #16]
 170:../src/it_handlers.c **** 	DAC->DHR8R1 = AFSK_DAC_ISR(&main_afsk);
 579              		.loc 1 170 0
 580 000c 1048     		ldr	r0, .L46+4
 581 000e FFF7FEFF 		bl	AFSK_DAC_ISR
 582              	.LVL33:
 583 0012 104B     		ldr	r3, .L46+8
 584 0014 1861     		str	r0, [r3, #16]
 171:../src/it_handlers.c **** 	DAC->SWTRIGR |= 1;
 585              		.loc 1 171 0
 586 0016 5A68     		ldr	r2, [r3, #4]
 587 0018 42F00102 		orr	r2, r2, #1
 588 001c 5A60     		str	r2, [r3, #4]
 172:../src/it_handlers.c **** 
 173:../src/it_handlers.c **** 	if ((main_config_data_mode->wx & WX_ENABLED) == 0) {
 589              		.loc 1 173 0
 590 001e 0E4B     		ldr	r3, .L46+12
 591 0020 1B68     		ldr	r3, [r3]
 592 0022 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 593 0024 13F0010F 		tst	r3, #1
 594 0028 08D1     		bne	.L41
 174:../src/it_handlers.c **** 		led_control_led2_bottom(main_afsk.sending);
 595              		.loc 1 174 0
 596 002a 094B     		ldr	r3, .L46+4
 597 002c 93F83034 		ldrb	r3, [r3, #1072]	@ zero_extendqisi2
 598              	.LVL34:
 599              	.LBB90:
 600              	.LBB91:
 601              		.file 6 "../include/LedConfig.h"
   1:../include/LedConfig.h **** /*
   2:../include/LedConfig.h ****  * LedConfig.h
   3:../include/LedConfig.h ****  *
   4:../include/LedConfig.h ****  *  Created on: 05.07.2017
   5:../include/LedConfig.h ****  *      Author: mateusz
   6:../include/LedConfig.h ****  */
   7:../include/LedConfig.h **** 
   8:../include/LedConfig.h **** #ifndef LEDCONFIG_H_
   9:../include/LedConfig.h **** #define LEDCONFIG_H_
  10:../include/LedConfig.h **** 
  11:../include/LedConfig.h **** // PC8 - LED1 - upper
  12:../include/LedConfig.h **** // PC9 - LED2 - lower
  13:../include/LedConfig.h **** 
  14:../include/LedConfig.h **** #ifdef STM32F10X_MD_VL
  15:../include/LedConfig.h **** #include <stm32f10x.h>
  16:../include/LedConfig.h **** #endif
  17:../include/LedConfig.h **** #ifdef STM32L471xx
  18:../include/LedConfig.h **** #include <stm32l4xx.h>
  19:../include/LedConfig.h **** #include <stm32l4xx_ll_gpio.h>
  20:../include/LedConfig.h **** #endif
  21:../include/LedConfig.h **** 
  22:../include/LedConfig.h **** #include <stdint.h>
  23:../include/LedConfig.h **** #include <stdbool.h>
  24:../include/LedConfig.h **** 
  25:../include/LedConfig.h **** #define BLINK_DURATION_MSEC 		20 * BLINK_MSEC_PER_SVC_CALL
  26:../include/LedConfig.h **** #define BLINK_MSEC_PER_SVC_CALL 	10
  27:../include/LedConfig.h **** 
  28:../include/LedConfig.h **** /* C++ detection */
  29:../include/LedConfig.h **** #ifdef __cplusplus
  30:../include/LedConfig.h **** extern "C" {
  31:../include/LedConfig.h **** #endif
  32:../include/LedConfig.h **** 
  33:../include/LedConfig.h **** extern uint8_t led_blinking_led2;
  34:../include/LedConfig.h **** extern uint8_t led_blinking_led1;
  35:../include/LedConfig.h **** 
  36:../include/LedConfig.h **** void led_config(void);
  37:../include/LedConfig.h **** void led_init(void);
  38:../include/LedConfig.h **** void led_service_blink(void);
  39:../include/LedConfig.h **** 
  40:../include/LedConfig.h **** #ifdef STM32F10X_MD_VL
  41:../include/LedConfig.h **** inline void led_control_led1_upper(bool _in) {
  42:../include/LedConfig.h **** 	if (_in == true) {
  43:../include/LedConfig.h **** 		GPIOC->BSRR |= GPIO_BSRR_BS8;
  44:../include/LedConfig.h **** 	}
  45:../include/LedConfig.h **** 	else {
  46:../include/LedConfig.h **** 		GPIOC->BSRR |= GPIO_BSRR_BR8;
  47:../include/LedConfig.h **** 	}
  48:../include/LedConfig.h **** }
  49:../include/LedConfig.h **** 
  50:../include/LedConfig.h **** inline void led_control_led2_bottom(bool _in) {
  51:../include/LedConfig.h **** 	if (_in == true) {
  52:../include/LedConfig.h **** 		GPIOC->BSRR |= GPIO_BSRR_BS9;
  53:../include/LedConfig.h **** 	}
  54:../include/LedConfig.h **** 	else {
  55:../include/LedConfig.h **** 		GPIOC->BSRR |= GPIO_BSRR_BR9;
  56:../include/LedConfig.h **** 	}
  57:../include/LedConfig.h **** }
  58:../include/LedConfig.h **** 
  59:../include/LedConfig.h **** inline void led_flip_led1_upper(void) {
  60:../include/LedConfig.h **** 	if ((GPIOC->ODR & GPIO_ODR_ODR8)  == GPIO_ODR_ODR8) {
  61:../include/LedConfig.h **** 		GPIOC->BSRR |= GPIO_BSRR_BR8;
  62:../include/LedConfig.h **** 	}
  63:../include/LedConfig.h **** 	else {
  64:../include/LedConfig.h **** 		GPIOC->BSRR |= GPIO_BSRR_BS8;
  65:../include/LedConfig.h **** 	}
  66:../include/LedConfig.h **** }
  67:../include/LedConfig.h **** 
  68:../include/LedConfig.h **** inline void led_flip_led2_bottom(void) {
  69:../include/LedConfig.h **** 	if ((GPIOC->ODR & GPIO_ODR_ODR9)  == GPIO_ODR_ODR9) {
  70:../include/LedConfig.h **** 		GPIOC->BSRR |= GPIO_BSRR_BR9;
  71:../include/LedConfig.h **** 	}
  72:../include/LedConfig.h **** 	else {
  73:../include/LedConfig.h **** 		GPIOC->BSRR |= GPIO_BSRR_BS9;
  74:../include/LedConfig.h **** 	}
  75:../include/LedConfig.h **** }
  76:../include/LedConfig.h **** 
  77:../include/LedConfig.h **** inline void led_blink_led1_upper(void) {
  78:../include/LedConfig.h **** 	led_blinking_led1 = BLINK_DURATION_MSEC;
  79:../include/LedConfig.h **** 
  80:../include/LedConfig.h **** 	led_flip_led1_upper();
  81:../include/LedConfig.h **** }
  82:../include/LedConfig.h **** 
  83:../include/LedConfig.h **** inline void led_blink_led2_botoom(void) {
  84:../include/LedConfig.h **** 	led_blinking_led2 = BLINK_DURATION_MSEC;
  85:../include/LedConfig.h **** 
  86:../include/LedConfig.h **** 	led_flip_led2_bottom();
  87:../include/LedConfig.h **** 
  88:../include/LedConfig.h **** }
  89:../include/LedConfig.h **** #endif
  90:../include/LedConfig.h **** 
  91:../include/LedConfig.h **** #ifdef STM32L471xx
  92:../include/LedConfig.h **** inline void led_control_led1_upper(bool _in) {
  93:../include/LedConfig.h **** 	if (_in == true) {
  94:../include/LedConfig.h **** 		GPIOC->BSRR |= GPIO_BSRR_BS8;
  95:../include/LedConfig.h **** 	}
  96:../include/LedConfig.h **** 	else {
  97:../include/LedConfig.h **** 		GPIOC->BSRR |= GPIO_BSRR_BR8;
  98:../include/LedConfig.h **** 	}
  99:../include/LedConfig.h **** }
 100:../include/LedConfig.h **** 
 101:../include/LedConfig.h **** inline void led_control_led2_bottom(bool _in) {
 102:../include/LedConfig.h **** 	if (_in == true) {
 602              		.loc 6 102 0
 603 0030 2BB9     		cbnz	r3, .L45
 103:../include/LedConfig.h **** 		GPIOC->BSRR |= GPIO_BSRR_BS9;
 104:../include/LedConfig.h **** 	}
 105:../include/LedConfig.h **** 	else {
 106:../include/LedConfig.h **** 		GPIOC->BSRR |= GPIO_BSRR_BR9;
 604              		.loc 6 106 0
 605 0032 0A4A     		ldr	r2, .L46+16
 606 0034 9369     		ldr	r3, [r2, #24]
 607              	.LVL35:
 608 0036 43F00073 		orr	r3, r3, #33554432
 609 003a 9361     		str	r3, [r2, #24]
 610              	.L41:
 611              	.LBE91:
 612              	.LBE90:
 175:../src/it_handlers.c **** 	}
 176:../src/it_handlers.c **** 
 177:../src/it_handlers.c **** }
 613              		.loc 1 177 0
 614 003c 08BD     		pop	{r3, pc}
 615              	.LVL36:
 616              	.L45:
 617              	.LBB93:
 618              	.LBB92:
 103:../include/LedConfig.h **** 		GPIOC->BSRR |= GPIO_BSRR_BS9;
 619              		.loc 6 103 0
 620 003e 074A     		ldr	r2, .L46+16
 621 0040 9369     		ldr	r3, [r2, #24]
 622              	.LVL37:
 623 0042 43F40073 		orr	r3, r3, #512
 624 0046 9361     		str	r3, [r2, #24]
 625 0048 F8E7     		b	.L41
 626              	.L47:
 627 004a 00BF     		.align	2
 628              	.L46:
 629 004c 00080040 		.word	1073743872
 630 0050 00000000 		.word	main_afsk
 631 0054 00740040 		.word	1073771520
 632 0058 00000000 		.word	main_config_data_mode
 633 005c 00080048 		.word	1207961600
 634              	.LBE92:
 635              	.LBE93:
 636              		.cfi_endproc
 637              	.LFE697:
 639              		.section	.text.TIM7_IRQHandler,"ax",%progbits
 640              		.align	1
 641              		.global	TIM7_IRQHandler
 642              		.syntax unified
 643              		.thumb
 644              		.thumb_func
 645              		.fpu fpv4-sp-d16
 647              	TIM7_IRQHandler:
 648              	.LFB698:
 178:../src/it_handlers.c **** 
 179:../src/it_handlers.c **** void TIM7_IRQHandler(void) {
 649              		.loc 1 179 0
 650              		.cfi_startproc
 651              		@ args = 0, pretend = 0, frame = 0
 652              		@ frame_needed = 0, uses_anonymous_args = 0
 653 0000 08B5     		push	{r3, lr}
 654              		.cfi_def_cfa_offset 8
 655              		.cfi_offset 3, -8
 656              		.cfi_offset 14, -4
 180:../src/it_handlers.c **** // obsluga przetwarzania analog-cyfra. Wersja z oversamplingiem
 181:../src/it_handlers.c **** 	TIM7->SR &= ~(1<<0);
 657              		.loc 1 181 0
 658 0002 214A     		ldr	r2, .L55
 659 0004 1369     		ldr	r3, [r2, #16]
 660 0006 23F00103 		bic	r3, r3, #1
 661 000a 1361     		str	r3, [r2, #16]
 182:../src/it_handlers.c **** 	#define ASC adc_sample_count
 183:../src/it_handlers.c **** 	#define ASC2 adc_sample_c2
 184:../src/it_handlers.c **** 	AdcBuffer[ASC] =  ADC1->DR;
 662              		.loc 1 184 0
 663 000c 1F4B     		ldr	r3, .L55+4
 664 000e 196C     		ldr	r1, [r3, #64]
 665 0010 1F4B     		ldr	r3, .L55+8
 666 0012 1B68     		ldr	r3, [r3]
 667 0014 1F4A     		ldr	r2, .L55+12
 668 0016 22F81310 		strh	r1, [r2, r3, lsl #1]	@ movhi
 185:../src/it_handlers.c **** 	if(ASC == 3) {
 669              		.loc 1 185 0
 670 001a 032B     		cmp	r3, #3
 671 001c 03D0     		beq	.L54
 186:../src/it_handlers.c **** 		AdcValue = (short int)(( AdcBuffer[0] + AdcBuffer[1] + AdcBuffer[2] + AdcBuffer[3]) >> 1);
 187:../src/it_handlers.c **** 		AFSK_ADC_ISR(&main_afsk, (AdcValue - 4095) );
 188:../src/it_handlers.c **** 		led_control_led1_upper(main_ax25.dcd);
 189:../src/it_handlers.c **** 		ASC = 0;
 190:../src/it_handlers.c **** 
 191:../src/it_handlers.c **** 		if (ASC2++ == 2) {
 192:../src/it_handlers.c **** 			// pooling AX25 musi być tu bo jak z przerwania wyskoczy nadawanie WX, BCN, TELEM przy dcd == t
 193:../src/it_handlers.c **** 			// to bedzie wisialo w nieskonczonosc bo ustawiania dcd jest w srodku ax25_poll
 194:../src/it_handlers.c **** 			ax25_poll(&main_ax25);
 195:../src/it_handlers.c **** 			ASC2 = 0;
 196:../src/it_handlers.c **** 		}
 197:../src/it_handlers.c **** 		else {
 198:../src/it_handlers.c **** 
 199:../src/it_handlers.c **** 		}
 200:../src/it_handlers.c **** 
 201:../src/it_handlers.c **** 	}
 202:../src/it_handlers.c **** 	else
 203:../src/it_handlers.c **** 		ASC++;
 672              		.loc 1 203 0
 673 001e 0133     		adds	r3, r3, #1
 674 0020 1B4A     		ldr	r2, .L55+8
 675 0022 1360     		str	r3, [r2]
 676              	.L48:
 204:../src/it_handlers.c **** 
 205:../src/it_handlers.c **** }
 677              		.loc 1 205 0
 678 0024 08BD     		pop	{r3, pc}
 679              	.L54:
 186:../src/it_handlers.c **** 		AdcValue = (short int)(( AdcBuffer[0] + AdcBuffer[1] + AdcBuffer[2] + AdcBuffer[3]) >> 1);
 680              		.loc 1 186 0
 681 0026 1346     		mov	r3, r2
 682 0028 1188     		ldrh	r1, [r2]
 683 002a 5288     		ldrh	r2, [r2, #2]
 684 002c 1144     		add	r1, r1, r2
 685 002e 9A88     		ldrh	r2, [r3, #4]
 686 0030 1144     		add	r1, r1, r2
 687 0032 DB88     		ldrh	r3, [r3, #6]
 688 0034 1944     		add	r1, r1, r3
 689 0036 41F34F01 		sbfx	r1, r1, #1, #16
 690 003a 174B     		ldr	r3, .L55+16
 691 003c 1980     		strh	r1, [r3]	@ movhi
 187:../src/it_handlers.c **** 		led_control_led1_upper(main_ax25.dcd);
 692              		.loc 1 187 0
 693 003e A1F6FF71 		subw	r1, r1, #4095
 694 0042 09B2     		sxth	r1, r1
 695 0044 1548     		ldr	r0, .L55+20
 696 0046 FFF7FEFF 		bl	AFSK_ADC_ISR
 697              	.LVL38:
 188:../src/it_handlers.c **** 		ASC = 0;
 698              		.loc 1 188 0
 699 004a 154B     		ldr	r3, .L55+24
 700 004c 93F81432 		ldrb	r3, [r3, #532]	@ zero_extendqisi2
 701              	.LVL39:
 702              	.LBB94:
 703              	.LBB95:
  93:../include/LedConfig.h **** 		GPIOC->BSRR |= GPIO_BSRR_BS8;
 704              		.loc 6 93 0
 705 0050 A3B1     		cbz	r3, .L50
  94:../include/LedConfig.h **** 	}
 706              		.loc 6 94 0
 707 0052 144A     		ldr	r2, .L55+28
 708 0054 9369     		ldr	r3, [r2, #24]
 709              	.LVL40:
 710 0056 43F48073 		orr	r3, r3, #256
 711 005a 9361     		str	r3, [r2, #24]
 712              	.L51:
 713              	.LVL41:
 714              	.LBE95:
 715              	.LBE94:
 189:../src/it_handlers.c **** 
 716              		.loc 1 189 0
 717 005c 0C4B     		ldr	r3, .L55+8
 718 005e 0022     		movs	r2, #0
 719 0060 1A60     		str	r2, [r3]
 191:../src/it_handlers.c **** 			// pooling AX25 musi być tu bo jak z przerwania wyskoczy nadawanie WX, BCN, TELEM przy dcd == t
 720              		.loc 1 191 0
 721 0062 114A     		ldr	r2, .L55+32
 722 0064 1368     		ldr	r3, [r2]
 723 0066 591C     		adds	r1, r3, #1
 724 0068 1160     		str	r1, [r2]
 725 006a 022B     		cmp	r3, #2
 726 006c DAD1     		bne	.L48
 194:../src/it_handlers.c **** 			ASC2 = 0;
 727              		.loc 1 194 0
 728 006e 0C48     		ldr	r0, .L55+24
 729 0070 FFF7FEFF 		bl	ax25_poll
 730              	.LVL42:
 195:../src/it_handlers.c **** 		}
 731              		.loc 1 195 0
 732 0074 0C4B     		ldr	r3, .L55+32
 733 0076 0022     		movs	r2, #0
 734 0078 1A60     		str	r2, [r3]
 735 007a D3E7     		b	.L48
 736              	.LVL43:
 737              	.L50:
 738              	.LBB97:
 739              	.LBB96:
  97:../include/LedConfig.h **** 	}
 740              		.loc 6 97 0
 741 007c 094A     		ldr	r2, .L55+28
 742 007e 9369     		ldr	r3, [r2, #24]
 743              	.LVL44:
 744 0080 43F08073 		orr	r3, r3, #16777216
 745 0084 9361     		str	r3, [r2, #24]
 746 0086 E9E7     		b	.L51
 747              	.L56:
 748              		.align	2
 749              	.L55:
 750 0088 00140040 		.word	1073746944
 751 008c 00000450 		.word	1342439424
 752 0090 00000000 		.word	.LANCHOR1
 753 0094 00000000 		.word	AdcBuffer
 754 0098 00000000 		.word	AdcValue
 755 009c 00000000 		.word	main_afsk
 756 00a0 00000000 		.word	main_ax25
 757 00a4 00080048 		.word	1207961600
 758 00a8 00000000 		.word	.LANCHOR2
 759              	.LBE96:
 760              	.LBE97:
 761              		.cfi_endproc
 762              	.LFE698:
 764              		.global	it_handlers_cpu_load_pool
 765              		.comm	AdcValue,2,2
 766              		.comm	AdcBuffer,8,4
 767              		.global	adc_sample_c2
 768              		.global	adc_sample_count
 769              		.section	.bss.adc_sample_c2,"aw",%nobits
 770              		.align	2
 771              		.set	.LANCHOR2,. + 0
 774              	adc_sample_c2:
 775 0000 00000000 		.space	4
 776              		.section	.bss.adc_sample_count,"aw",%nobits
 777              		.align	2
 778              		.set	.LANCHOR1,. + 0
 781              	adc_sample_count:
 782 0000 00000000 		.space	4
 783              		.section	.bss.it_handlers_cpu_load_pool,"aw",%nobits
 784              		.set	.LANCHOR0,. + 0
 787              	it_handlers_cpu_load_pool:
 788 0000 00       		.space	1
 789              		.text
 790              	.Letext0:
 791              		.file 7 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/include/std
 792              		.file 8 "../system/include/aprs/cfifo.h"
 793              		.file 9 "../system/include/aprs/afsk.h"
 794              		.file 10 "../system/include/aprs/ax25.h"
 795              		.file 11 "../system/include/cmsis/stm32l4xx/device/stm32l471xx.h"
 796              		.file 12 "../system/include/cmsis/stm32l4xx/device/system_stm32l4xx.h"
 797              		.file 13 "../system/include/drivers/serial.h"
 798              		.file 14 "../include/config_data.h"
 799              		.file 15 "../system/include/stm32l4-hal-driver/stm32l4xx_ll_tim.h"
 800              		.file 16 "../system/include/drivers/dallas.h"
 801              		.file 17 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/lock.h"
 802              		.file 18 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_types.h"
 803              		.file 19 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/include/st
 804              		.file 20 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/reent.h"
 805              		.file 21 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/math.h"
 806              		.file 22 "../system/include/drivers/ms5611.h"
 807              		.file 23 "../system/include/drivers/i2c.h"
 808              		.file 24 "../system/include/drivers/analog_anemometer.h"
 809              		.file 25 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/unistd.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 it_handlers.c
     /tmp/ccUcfsJl.s:18     .text.it_handlers_set_priorities:0000000000000000 $t
     /tmp/ccUcfsJl.s:25     .text.it_handlers_set_priorities:0000000000000000 it_handlers_set_priorities
     /tmp/ccUcfsJl.s:112    .text.it_handlers_set_priorities:0000000000000040 $d
     /tmp/ccUcfsJl.s:117    .text.SysTick_Handler:0000000000000000 $t
     /tmp/ccUcfsJl.s:124    .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/ccUcfsJl.s:264    .text.SysTick_Handler:0000000000000094 $d
     /tmp/ccUcfsJl.s:278    .text.USART1_IRQHandler:0000000000000000 $t
     /tmp/ccUcfsJl.s:285    .text.USART1_IRQHandler:0000000000000000 USART1_IRQHandler
     /tmp/ccUcfsJl.s:315    .text.USART1_IRQHandler:0000000000000014 $d
     /tmp/ccUcfsJl.s:321    .text.USART2_IRQHandler:0000000000000000 $t
     /tmp/ccUcfsJl.s:328    .text.USART2_IRQHandler:0000000000000000 USART2_IRQHandler
     /tmp/ccUcfsJl.s:358    .text.USART2_IRQHandler:0000000000000014 $d
     /tmp/ccUcfsJl.s:364    .text.I2C1_EV_IRQHandler:0000000000000000 $t
     /tmp/ccUcfsJl.s:371    .text.I2C1_EV_IRQHandler:0000000000000000 I2C1_EV_IRQHandler
     /tmp/ccUcfsJl.s:399    .text.I2C1_EV_IRQHandler:0000000000000014 $d
     /tmp/ccUcfsJl.s:404    .text.I2C1_ER_IRQHandler:0000000000000000 $t
     /tmp/ccUcfsJl.s:411    .text.I2C1_ER_IRQHandler:0000000000000000 I2C1_ER_IRQHandler
     /tmp/ccUcfsJl.s:430    .text.TIM2_IRQHandler:0000000000000000 $t
     /tmp/ccUcfsJl.s:437    .text.TIM2_IRQHandler:0000000000000000 TIM2_IRQHandler
     /tmp/ccUcfsJl.s:465    .text.TIM2_IRQHandler:0000000000000020 $d
     /tmp/ccUcfsJl.s:470    .text.TIM1_TRG_COM_TIM17_IRQHandler:0000000000000000 $t
     /tmp/ccUcfsJl.s:477    .text.TIM1_TRG_COM_TIM17_IRQHandler:0000000000000000 TIM1_TRG_COM_TIM17_IRQHandler
     /tmp/ccUcfsJl.s:510    .text.TIM1_TRG_COM_TIM17_IRQHandler:000000000000001c $d
     /tmp/ccUcfsJl.s:516    .text.DMA1_Channel7_IRQHandler:0000000000000000 $t
     /tmp/ccUcfsJl.s:523    .text.DMA1_Channel7_IRQHandler:0000000000000000 DMA1_Channel7_IRQHandler
     /tmp/ccUcfsJl.s:552    .text.DMA1_Channel7_IRQHandler:0000000000000010 $d
     /tmp/ccUcfsJl.s:557    .text.TIM4_IRQHandler:0000000000000000 $t
     /tmp/ccUcfsJl.s:564    .text.TIM4_IRQHandler:0000000000000000 TIM4_IRQHandler
     /tmp/ccUcfsJl.s:629    .text.TIM4_IRQHandler:000000000000004c $d
     /tmp/ccUcfsJl.s:640    .text.TIM7_IRQHandler:0000000000000000 $t
     /tmp/ccUcfsJl.s:647    .text.TIM7_IRQHandler:0000000000000000 TIM7_IRQHandler
     /tmp/ccUcfsJl.s:750    .text.TIM7_IRQHandler:0000000000000088 $d
                            *COM*:0000000000000008 AdcBuffer
                            *COM*:0000000000000002 AdcValue
     /tmp/ccUcfsJl.s:787    .bss.it_handlers_cpu_load_pool:0000000000000000 it_handlers_cpu_load_pool
     /tmp/ccUcfsJl.s:774    .bss.adc_sample_c2:0000000000000000 adc_sample_c2
     /tmp/ccUcfsJl.s:781    .bss.adc_sample_count:0000000000000000 adc_sample_count
     /tmp/ccUcfsJl.s:770    .bss.adc_sample_c2:0000000000000000 $d
     /tmp/ccUcfsJl.s:777    .bss.adc_sample_count:0000000000000000 $d
     /tmp/ccUcfsJl.s:788    .bss.it_handlers_cpu_load_pool:0000000000000000 $d
                           .group:0000000000000000 wm4.0.95bc707da9dcffdc6c8c58936cbc8421
                           .group:0000000000000000 wm4.station_config_target_hw.h.9.a20e080416e80d1cff9c1b51cc464832
                           .group:0000000000000000 wm4.stdintgcc.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:0000000000000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:0000000000000000 wm4.macros.h.2.7a7a5ac48d4160b7481c806e80b68442
                           .group:0000000000000000 wm4.config.h.2.f5e96167cb26b0ce97c5e7513a95bc8b
                           .group:0000000000000000 wm4.afsk.h.17.cf8f922069680e152e1eddb76cd4cc82
                           .group:0000000000000000 wm4.ax25.h.18.077e42a4af9016476e34900472a8fe18
                           .group:0000000000000000 wm4.stm32l4xx.h.39.54a1fe1e096c7852edd649652f013a11
                           .group:0000000000000000 wm4.stm32l471xx.h.35.e78ad65c513105dda311dc495ac74d04
                           .group:0000000000000000 wm4.cmsis_version.h.32.46e8eccfa2cfeaae11d008bb2823a3ed
                           .group:0000000000000000 wm4.core_cm4.h.66.e4ff136c4a17abc46741866f64f8e729
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.b6144e50d34fc998dd4c2cfb6387cf91
                           .group:0000000000000000 wm4.core_cm4.h.174.fcddd62df80231752fa39eb9b61dadfe
                           .group:0000000000000000 wm4.mpu_armv7.h.32.4049752bb5792d4e15357775e9506cfc
                           .group:0000000000000000 wm4.stm32l471xx.h.423.ceac761476affad641a3347d7727acfd
                           .group:0000000000000000 wm4.stm32l4xx.h.197.fb1c68184133668ca24c44c29ba4361f
                           .group:0000000000000000 wm4.stm32l4xx_ll_usart.h.22.ec2beebcd146668c5b35749264d7b58a
                           .group:0000000000000000 wm4.serial.h.14.eed7cf013c382ed4598746b40f0e2523
                           .group:0000000000000000 wm4.config_data.h.9.6026a38cd2f39158a8fd50707ba1bf90
                           .group:0000000000000000 wm4.main.h.8.42cf439a5d154d59d134d46c01c2e721
                           .group:0000000000000000 wm4.stm32l4xx_ll_tim.h.22.3ad11d579f6c3053b8c8daba8bebe46e
                           .group:0000000000000000 wm4.stm32l4xx_ll_dma.h.22.7288ce0691bde44ea1017c58de45d400
                           .group:0000000000000000 wm4.stm32l4xx_ll_gpio.h.22.6ea69d1eee1200f6e0d48e871aaa811d
                           .group:0000000000000000 wm4.station_config.h.9.d547169434a316afe56104ac612d2109
                           .group:0000000000000000 wm4.dallas.h.28.4c25313e4181236c94847de9c84bd06e
                           .group:0000000000000000 wm4._newlib_version.h.4.875b979a44719054cd750d0952ad3fd6
                           .group:0000000000000000 wm4.newlib.h.18.5e5ca3429233af402d406a202f1fc1ac
                           .group:0000000000000000 wm4.ieeefp.h.77.220d9cccac42cd58761758bee2df4ce6
                           .group:0000000000000000 wm4.features.h.22.fad1cec3bc7ff06488171438dbdcfd02
                           .group:0000000000000000 wm4.config.h.220.6cac6a9685cfce5e83c17784171638d9
                           .group:0000000000000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:0000000000000000 wm4.stddef.h.39.a38874c8f8a57e66301090908ec2a69f
                           .group:0000000000000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:0000000000000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:0000000000000000 wm4._types.h.125.5cf8a495f1f7ef36777ad868a1e32068
                           .group:0000000000000000 wm4.stddef.h.161.5349cb105733e8777bfb0cf53c4e3f34
                           .group:0000000000000000 wm4._types.h.184.03611d4f6b5bec9997bcf4279eceba07
                           .group:0000000000000000 wm4.reent.h.17.90c2574d4acdcfce933db5cb09ff35fe
                           .group:0000000000000000 wm4.cdefs.h.47.7eec48e1bc15e3b0aff1089c232f5a9c
                           .group:0000000000000000 wm4.math.h.13.adb102f7bd7860b1f241e149d6914a1e
                           .group:0000000000000000 wm4.ms5611.h.13.84fbf6afa85557f675e3d85f1be6067c
                           .group:0000000000000000 wm4.analog_anemometer.h.9.8c21570f6fc3dcd7763ba4d0d5168e3c
                           .group:0000000000000000 wm4.average_struct.h.9.41820d0d7dc25dca8a9005c6d1a8bb5f
                           .group:0000000000000000 wm4.telemetry.h.21.a87436b8ee86f5e60170454e063be1e3
                           .group:0000000000000000 wm4.parser.h.9.2d68c8669e0bffa77926bbb9bf5a2aba
                           .group:0000000000000000 wm4.LedConfig.h.9.4d8a7e6bb86dda658c789f8aaf01aaee
                           .group:0000000000000000 wm4.unistd.h.2.39165d5b7784d1815ef4b0c4be6df560
                           .group:0000000000000000 wm4.types.h.40.e8c16e7ec36ba55f133d0616070e25fc
                           .group:0000000000000000 wm4.stddef.h.161.19e15733342b50ead2919490b095303e
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:0000000000000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:0000000000000000 wm4._timeval.h.30.0e8bfd94e85db17dda3286ee81496fe6
                           .group:0000000000000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:0000000000000000 wm4.select.h.19.97ca6fd0c752a0f3b6719fd314d361e6
                           .group:0000000000000000 wm4.types.h.69.ed3eae3cf73030a737515151ebcab7a1
                           .group:0000000000000000 wm4.sched.h.22.c60982713a5c428609783c78f9c78d95
                           .group:0000000000000000 wm4._pthreadtypes.h.36.fcee9961c35163dde6267ef772ad1972
                           .group:0000000000000000 wm4.unistd.h.170.da6e816043042c61475c2b1f58468b37

UNDEFINED SYMBOLS
led_service_blink
srl_keep_timeout
srl_keep_tx_delay
i2cKeepTimeout
main_service_cpu_load_ticks
master_time
main_wx_sensors_pool_timer
main_one_minute_pool_timer
main_one_second_pool_timer
main_two_second_pool_timer
main_ten_second_pool_timer
main_kiss_srl_ctx_ptr
main_wx_srl_ctx_ptr
delay_cnt
srl_irq_handler
i2cIrqHandler
i2cErrIrqHandler
delay_5us
analog_anemometer_timer_irq
analog_anemometer_dma_irq
AFSK_DAC_ISR
main_afsk
main_config_data_mode
AFSK_ADC_ISR
ax25_poll
main_ax25
