#! /usr/local/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x55bb46e53c80 .scope module, "xtop_tb" "xtop_tb" 2 5;
 .timescale -9 -12;
P_0x55bb46e90860 .param/l "clk_period" 0 2 8, +C4<00000000000000000000000000001010>;
v0x55bb46ec5210_0 .array/port v0x55bb46ec5210, 0;
L_0x55bb46ee1ca0 .functor BUFZ 32, v0x55bb46ec5210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bb46ec5210_1 .array/port v0x55bb46ec5210, 1;
L_0x55bb46ee1d10 .functor BUFZ 32, v0x55bb46ec5210_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bb46ec5210_2 .array/port v0x55bb46ec5210, 2;
L_0x55bb46ee1de0 .functor BUFZ 32, v0x55bb46ec5210_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bb46ec5210_3 .array/port v0x55bb46ec5210, 3;
L_0x55bb46ee1eb0 .functor BUFZ 32, v0x55bb46ec5210_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bb46ec5210_4 .array/port v0x55bb46ec5210, 4;
L_0x55bb46ee1fb0 .functor BUFZ 32, v0x55bb46ec5210_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bb46ec5210_5 .array/port v0x55bb46ec5210, 5;
L_0x55bb46ee2080 .functor BUFZ 32, v0x55bb46ec5210_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bb46ec5210_6 .array/port v0x55bb46ec5210, 6;
L_0x55bb46ee2190 .functor BUFZ 32, v0x55bb46ec5210_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bb46ec5210_7 .array/port v0x55bb46ec5210, 7;
L_0x55bb46ee2230 .functor BUFZ 32, v0x55bb46ec5210_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bb46ec5210_8 .array/port v0x55bb46ec5210, 8;
L_0x55bb46ee2350 .functor BUFZ 32, v0x55bb46ec5210_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bb46ec5210_9 .array/port v0x55bb46ec5210, 9;
L_0x55bb46ee2420 .functor BUFZ 32, v0x55bb46ec5210_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bb46ec5210_10 .array/port v0x55bb46ec5210, 10;
L_0x55bb46ee2550 .functor BUFZ 32, v0x55bb46ec5210_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bb46ec5210_11 .array/port v0x55bb46ec5210, 11;
L_0x55bb46ee2620 .functor BUFZ 32, v0x55bb46ec5210_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bb46ec5210_12 .array/port v0x55bb46ec5210, 12;
L_0x55bb46ee2760 .functor BUFZ 32, v0x55bb46ec5210_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bb46ec5210_13 .array/port v0x55bb46ec5210, 13;
L_0x55bb46ee2830 .functor BUFZ 32, v0x55bb46ec5210_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bb46ec5210_14 .array/port v0x55bb46ec5210, 14;
L_0x55bb46ee26f0 .functor BUFZ 32, v0x55bb46ec5210_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bb46ec5210_15 .array/port v0x55bb46ec5210, 15;
L_0x55bb46ee29e0 .functor BUFZ 32, v0x55bb46ec5210_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bb46ec76e0_0 .var "clk", 0 0;
v0x55bb46ec77a0 .array "data", 0 15, 31 0;
v0x55bb46ec7860_0 .var/i "k", 31 0;
v0x55bb46ec7920_0 .net "r0", 31 0, L_0x55bb46ee1ca0;  1 drivers
v0x55bb46ec7a00_0 .net "r1", 31 0, L_0x55bb46ee1d10;  1 drivers
v0x55bb46ec7b30_0 .net "r10", 31 0, L_0x55bb46ee2550;  1 drivers
v0x55bb46ec7c10_0 .net "r11", 31 0, L_0x55bb46ee2620;  1 drivers
v0x55bb46ec7cf0_0 .net "r12", 31 0, L_0x55bb46ee2760;  1 drivers
v0x55bb46ec7dd0_0 .net "r13", 31 0, L_0x55bb46ee2830;  1 drivers
v0x55bb46ec7eb0_0 .net "r14", 31 0, L_0x55bb46ee26f0;  1 drivers
v0x55bb46ec7f90_0 .net "r15", 31 0, L_0x55bb46ee29e0;  1 drivers
v0x55bb46ec8070_0 .net "r2", 31 0, L_0x55bb46ee1de0;  1 drivers
v0x55bb46ec8150_0 .net "r3", 31 0, L_0x55bb46ee1eb0;  1 drivers
v0x55bb46ec8230_0 .net "r4", 31 0, L_0x55bb46ee1fb0;  1 drivers
v0x55bb46ec8310_0 .net "r5", 31 0, L_0x55bb46ee2080;  1 drivers
v0x55bb46ec83f0_0 .net "r6", 31 0, L_0x55bb46ee2190;  1 drivers
v0x55bb46ec84d0_0 .net "r7", 31 0, L_0x55bb46ee2230;  1 drivers
v0x55bb46ec85b0_0 .net "r8", 31 0, L_0x55bb46ee2350;  1 drivers
v0x55bb46ec8690_0 .net "r9", 31 0, L_0x55bb46ee2420;  1 drivers
v0x55bb46ec8770_0 .var "rst", 0 0;
v0x55bb46ec8810_0 .var/i "start_time", 31 0;
v0x55bb46ec88f0_0 .net "trap", 0 0, v0x55bb46eb1f70_0;  1 drivers
S_0x55bb46e596a0 .scope module, "uut" "xtop" 2 32, 3 5 0, S_0x55bb46e53c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "button_in"
    .port_info 3 /OUTPUT 4 "led_out"
    .port_info 4 /OUTPUT 12 "display_out"
    .port_info 5 /OUTPUT 1 "trap"
L_0x55bb46edf9a0 .functor AND 1, v0x55bb46eb1910_0, L_0x55bb46edee60, C4<1>, C4<1>;
L_0x55bb46edfbf0 .functor AND 1, v0x55bb46e83280_0, L_0x55bb46edee60, C4<1>, C4<1>;
L_0x55bb46ee1b40 .functor AND 1, v0x55bb46e8c4b0_0, L_0x55bb46edee60, C4<1>, C4<1>;
v0x55bb46ec6270_0 .net "button_data_to_rd", 31 0, L_0x55bb46ee2b40;  1 drivers
o0x7f40b8e3ea58 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55bb46ec6350_0 .net "button_in", 3 0, o0x7f40b8e3ea58;  0 drivers
v0x55bb46ec6410_0 .net "button_sel", 0 0, v0x55bb46e90db0_0;  1 drivers
v0x55bb46ec64e0_0 .net "clk", 0 0, v0x55bb46ec76e0_0;  1 drivers
v0x55bb46ec6580_0 .net "cprt_sel", 0 0, v0x55bb46e8c4b0_0;  1 drivers
v0x55bb46ec6670_0 .net "data_addr", 9 0, v0x55bb46ec0ef0_0;  1 drivers
v0x55bb46ec6760_0 .net "data_sel", 0 0, L_0x55bb46edeca0;  1 drivers
v0x55bb46ec6850_0 .net "data_to_rd", 31 0, v0x55bb46e87bb0_0;  1 drivers
v0x55bb46ec6940_0 .net "data_to_wr", 31 0, L_0x55bb46edeed0;  1 drivers
v0x55bb46ec6a70_0 .net "data_we", 0 0, L_0x55bb46edee60;  1 drivers
v0x55bb46ec6b10_0 .net "display_out", 11 0, L_0x55bb46edfb00;  1 drivers
v0x55bb46ec6bb0_0 .net "display_sel", 0 0, v0x55bb46e83280_0;  1 drivers
v0x55bb46ec6c50_0 .net "instruction", 31 0, v0x55bb46ec4540_0;  1 drivers
v0x55bb46ec6cf0_0 .net "led_out", 3 0, v0x55bb46ec35c0_0;  1 drivers
v0x55bb46ec6d90_0 .net "led_sel", 0 0, v0x55bb46eb1910_0;  1 drivers
v0x55bb46ec6e30_0 .net "mem_data_to_rd", 31 0, L_0x55bb46edf490;  1 drivers
v0x55bb46ec6f20_0 .net "mem_sel", 0 0, v0x55bb46eb1ab0_0;  1 drivers
v0x55bb46ec7010_0 .net "pc", 8 0, v0x55bb46ec1470_0;  1 drivers
v0x55bb46ec7100_0 .net "regf_data_to_rd", 31 0, L_0x55bb46edf770;  1 drivers
v0x55bb46ec7210_0 .net "regf_sel", 0 0, v0x55bb46eb1c50_0;  1 drivers
v0x55bb46ec7300_0 .net "rst", 0 0, v0x55bb46ec8770_0;  1 drivers
v0x55bb46ec73a0_0 .net "switch_data_to_rd", 31 0, L_0x55bb46edffc0;  1 drivers
v0x55bb46ec74b0_0 .net "switch_sel", 0 0, v0x55bb46eb1eb0_0;  1 drivers
v0x55bb46ec75a0_0 .net "trap", 0 0, v0x55bb46eb1f70_0;  alias, 1 drivers
L_0x55bb46ede3b0 .part v0x55bb46ec0ef0_0, 0, 9;
L_0x55bb46edf8b0 .part v0x55bb46ec0ef0_0, 0, 4;
L_0x55bb46edfa60 .part L_0x55bb46edeed0, 0, 4;
L_0x55bb46edfcb0 .part L_0x55bb46edeed0, 8, 4;
L_0x55bb46edfdd0 .part L_0x55bb46edeed0, 0, 8;
L_0x55bb46ee0100 .part v0x55bb46ec0ef0_0, 0, 4;
L_0x55bb46ee1c00 .part L_0x55bb46edeed0, 0, 8;
S_0x55bb46e5ae00 .scope module, "addr_decoder" "xaddr_decoder" 3 154, 4 4 0, S_0x55bb46e596a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addr"
    .port_info 1 /INPUT 1 "sel"
    .port_info 2 /OUTPUT 1 "mem_sel"
    .port_info 3 /INPUT 32 "mem_data_to_rd"
    .port_info 4 /OUTPUT 1 "regf_sel"
    .port_info 5 /INPUT 32 "regf_data_to_rd"
    .port_info 6 /OUTPUT 1 "led_sel"
    .port_info 7 /OUTPUT 1 "display_sel"
    .port_info 8 /OUTPUT 1 "switch_sel"
    .port_info 9 /INPUT 32 "switch_data_to_rd"
    .port_info 10 /OUTPUT 1 "button_sel"
    .port_info 11 /INPUT 32 "button_data_to_rd"
    .port_info 12 /OUTPUT 1 "cprt_sel"
    .port_info 13 /OUTPUT 1 "trap_sel"
    .port_info 14 /OUTPUT 32 "data_to_rd"
v0x55bb46e820d0_0 .net "addr", 9 0, v0x55bb46ec0ef0_0;  alias, 1 drivers
v0x55bb46ddadc0_0 .net "button_data_to_rd", 31 0, L_0x55bb46ee2b40;  alias, 1 drivers
v0x55bb46e90db0_0 .var "button_sel", 0 0;
v0x55bb46e8c4b0_0 .var "cprt_sel", 0 0;
v0x55bb46e87bb0_0 .var "data_to_rd", 31 0;
v0x55bb46e83280_0 .var "display_sel", 0 0;
v0x55bb46eb1910_0 .var "led_sel", 0 0;
v0x55bb46eb19d0_0 .net "mem_data_to_rd", 31 0, L_0x55bb46edf490;  alias, 1 drivers
v0x55bb46eb1ab0_0 .var "mem_sel", 0 0;
v0x55bb46eb1b70_0 .net "regf_data_to_rd", 31 0, L_0x55bb46edf770;  alias, 1 drivers
v0x55bb46eb1c50_0 .var "regf_sel", 0 0;
v0x55bb46eb1d10_0 .net "sel", 0 0, L_0x55bb46edeca0;  alias, 1 drivers
v0x55bb46eb1dd0_0 .net "switch_data_to_rd", 31 0, L_0x55bb46edffc0;  alias, 1 drivers
v0x55bb46eb1eb0_0 .var "switch_sel", 0 0;
v0x55bb46eb1f70_0 .var "trap_sel", 0 0;
E_0x55bb46dd92f0/0 .event edge, v0x55bb46eb1ab0_0, v0x55bb46eb19d0_0, v0x55bb46eb1c50_0, v0x55bb46eb1b70_0;
E_0x55bb46dd92f0/1 .event edge, v0x55bb46eb1eb0_0, v0x55bb46eb1dd0_0, v0x55bb46e90db0_0, v0x55bb46ddadc0_0;
E_0x55bb46dd92f0 .event/or E_0x55bb46dd92f0/0, E_0x55bb46dd92f0/1;
E_0x55bb46dd94d0 .event edge, v0x55bb46e820d0_0, v0x55bb46eb1d10_0;
S_0x55bb46e4ce20 .scope module, "button" "xbutton" 3 145, 5 22 0, S_0x55bb46e596a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "data_in"
    .port_info 3 /OUTPUT 32 "data_out"
o0x7f40b8e3ea28 .functor BUFZ 28, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55bb46eb97d0_0 name=_s18
v0x55bb46eb98b0_0 .net "clk", 0 0, v0x55bb46ec76e0_0;  alias, 1 drivers
v0x55bb46eb9b80_0 .net "data_in", 3 0, o0x7f40b8e3ea58;  alias, 0 drivers
v0x55bb46eb9c20_0 .net "data_out", 31 0, L_0x55bb46ee2b40;  alias, 1 drivers
v0x55bb46eb9ce0_0 .net "rst", 0 0, v0x55bb46ec8770_0;  alias, 1 drivers
L_0x55bb46ee0720 .part o0x7f40b8e3ea58, 0, 1;
L_0x55bb46ee0d90 .part o0x7f40b8e3ea58, 1, 1;
L_0x55bb46ee13e0 .part o0x7f40b8e3ea58, 2, 1;
L_0x55bb46ee1a70 .part o0x7f40b8e3ea58, 3, 1;
LS_0x55bb46ee2b40_0_0 .concat [ 1 1 1 1], L_0x55bb46ee0660, L_0x55bb46ee0cd0, L_0x55bb46ee1320, L_0x55bb46ee19b0;
LS_0x55bb46ee2b40_0_4 .concat [ 28 0 0 0], o0x7f40b8e3ea28;
L_0x55bb46ee2b40 .concat [ 4 28 0 0], LS_0x55bb46ee2b40_0_0, LS_0x55bb46ee2b40_0_4;
S_0x55bb46e60490 .scope module, "debouce0" "xdebounce" 5 29, 6 21 0, S_0x55bb46e4ce20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "pb_1"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "pb_out"
L_0x55bb46ee05a0 .functor NOT 1, v0x55bb46eb2970_0, C4<0>, C4<0>, C4<0>;
L_0x55bb46ee0660 .functor AND 1, v0x55bb46eb2510_0, L_0x55bb46ee05a0, C4<1>, C4<1>;
v0x55bb46eb3520_0 .net "Q1", 0 0, v0x55bb46eb2510_0;  1 drivers
v0x55bb46eb3610_0 .net "Q2", 0 0, v0x55bb46eb2970_0;  1 drivers
v0x55bb46eb36d0_0 .net "Q2_bar", 0 0, L_0x55bb46ee05a0;  1 drivers
v0x55bb46eb3770_0 .net "clk", 0 0, v0x55bb46ec76e0_0;  alias, 1 drivers
v0x55bb46eb3810_0 .net "pb_1", 0 0, L_0x55bb46ee0720;  1 drivers
v0x55bb46eb3950_0 .net "pb_out", 0 0, L_0x55bb46ee0660;  1 drivers
v0x55bb46eb39f0_0 .net "slow_clk_en", 0 0, L_0x55bb46ee0460;  1 drivers
S_0x55bb46e66bc0 .scope module, "d1" "my_dff_en" 6 26, 6 46 0, S_0x55bb46e60490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "DFF_CLOCK"
    .port_info 1 /INPUT 1 "clock_enable"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /OUTPUT 1 "Q"
v0x55bb46eb2370_0 .net "D", 0 0, L_0x55bb46ee0720;  alias, 1 drivers
v0x55bb46eb2450_0 .net "DFF_CLOCK", 0 0, v0x55bb46ec76e0_0;  alias, 1 drivers
v0x55bb46eb2510_0 .var "Q", 0 0;
v0x55bb46eb25b0_0 .net "clock_enable", 0 0, L_0x55bb46ee0460;  alias, 1 drivers
E_0x55bb46e9f3e0 .event posedge, v0x55bb46eb2450_0;
S_0x55bb46e4f180 .scope module, "d2" "my_dff_en" 6 27, 6 46 0, S_0x55bb46e60490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "DFF_CLOCK"
    .port_info 1 /INPUT 1 "clock_enable"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /OUTPUT 1 "Q"
v0x55bb46eb27d0_0 .net "D", 0 0, v0x55bb46eb2510_0;  alias, 1 drivers
v0x55bb46eb28a0_0 .net "DFF_CLOCK", 0 0, v0x55bb46ec76e0_0;  alias, 1 drivers
v0x55bb46eb2970_0 .var "Q", 0 0;
v0x55bb46eb2a40_0 .net "clock_enable", 0 0, L_0x55bb46ee0460;  alias, 1 drivers
S_0x55bb46e51920 .scope module, "u1" "clock_enable" 6 25, 6 33 0, S_0x55bb46e60490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Clk_100M"
    .port_info 1 /INPUT 1 "pb_1"
    .port_info 2 /OUTPUT 1 "slow_clk_en"
v0x55bb46eb2c40_0 .net "Clk_100M", 0 0, v0x55bb46ec76e0_0;  alias, 1 drivers
v0x55bb46eb2d50_0 .net *"_s0", 31 0, L_0x55bb46ee0230;  1 drivers
L_0x7f40b8df4e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bb46eb2e30_0 .net/2u *"_s10", 0 0, L_0x7f40b8df4e28;  1 drivers
L_0x7f40b8df4d50 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55bb46eb2ef0_0 .net *"_s3", 4 0, L_0x7f40b8df4d50;  1 drivers
L_0x7f40b8df4d98 .functor BUFT 1, C4<00000000000000111101000010001111>, C4<0>, C4<0>, C4<0>;
v0x55bb46eb2fd0_0 .net/2u *"_s4", 31 0, L_0x7f40b8df4d98;  1 drivers
v0x55bb46eb3100_0 .net *"_s6", 0 0, L_0x55bb46ee0320;  1 drivers
L_0x7f40b8df4de0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55bb46eb31c0_0 .net/2u *"_s8", 0 0, L_0x7f40b8df4de0;  1 drivers
v0x55bb46eb32a0_0 .var "counter", 26 0;
v0x55bb46eb3380_0 .net "pb_1", 0 0, L_0x55bb46ee0720;  alias, 1 drivers
v0x55bb46eb3420_0 .net "slow_clk_en", 0 0, L_0x55bb46ee0460;  alias, 1 drivers
E_0x55bb46e9f360/0 .event negedge, v0x55bb46eb2370_0;
E_0x55bb46e9f360/1 .event posedge, v0x55bb46eb2450_0;
E_0x55bb46e9f360 .event/or E_0x55bb46e9f360/0, E_0x55bb46e9f360/1;
L_0x55bb46ee0230 .concat [ 27 5 0 0], v0x55bb46eb32a0_0, L_0x7f40b8df4d50;
L_0x55bb46ee0320 .cmp/eq 32, L_0x55bb46ee0230, L_0x7f40b8df4d98;
L_0x55bb46ee0460 .functor MUXZ 1, L_0x7f40b8df4e28, L_0x7f40b8df4de0, L_0x55bb46ee0320, C4<>;
S_0x55bb46eb3af0 .scope module, "debouce1" "xdebounce" 5 35, 6 21 0, S_0x55bb46e4ce20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "pb_1"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "pb_out"
L_0x55bb46ee0c10 .functor NOT 1, v0x55bb46eb4680_0, C4<0>, C4<0>, C4<0>;
L_0x55bb46ee0cd0 .functor AND 1, v0x55bb46eb4110_0, L_0x55bb46ee0c10, C4<1>, C4<1>;
v0x55bb46eb53b0_0 .net "Q1", 0 0, v0x55bb46eb4110_0;  1 drivers
v0x55bb46eb54a0_0 .net "Q2", 0 0, v0x55bb46eb4680_0;  1 drivers
v0x55bb46eb5560_0 .net "Q2_bar", 0 0, L_0x55bb46ee0c10;  1 drivers
v0x55bb46eb5600_0 .net "clk", 0 0, v0x55bb46ec76e0_0;  alias, 1 drivers
v0x55bb46eb56a0_0 .net "pb_1", 0 0, L_0x55bb46ee0d90;  1 drivers
v0x55bb46eb57e0_0 .net "pb_out", 0 0, L_0x55bb46ee0cd0;  1 drivers
v0x55bb46eb5880_0 .net "slow_clk_en", 0 0, L_0x55bb46ee0a40;  1 drivers
S_0x55bb46eb3d10 .scope module, "d1" "my_dff_en" 6 26, 6 46 0, S_0x55bb46eb3af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "DFF_CLOCK"
    .port_info 1 /INPUT 1 "clock_enable"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /OUTPUT 1 "Q"
v0x55bb46eb3f70_0 .net "D", 0 0, L_0x55bb46ee0d90;  alias, 1 drivers
v0x55bb46eb4050_0 .net "DFF_CLOCK", 0 0, v0x55bb46ec76e0_0;  alias, 1 drivers
v0x55bb46eb4110_0 .var "Q", 0 0;
v0x55bb46eb41b0_0 .net "clock_enable", 0 0, L_0x55bb46ee0a40;  alias, 1 drivers
S_0x55bb46eb4300 .scope module, "d2" "my_dff_en" 6 27, 6 46 0, S_0x55bb46eb3af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "DFF_CLOCK"
    .port_info 1 /INPUT 1 "clock_enable"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /OUTPUT 1 "Q"
v0x55bb46eb4510_0 .net "D", 0 0, v0x55bb46eb4110_0;  alias, 1 drivers
v0x55bb46eb45e0_0 .net "DFF_CLOCK", 0 0, v0x55bb46ec76e0_0;  alias, 1 drivers
v0x55bb46eb4680_0 .var "Q", 0 0;
v0x55bb46eb4750_0 .net "clock_enable", 0 0, L_0x55bb46ee0a40;  alias, 1 drivers
S_0x55bb46eb4890 .scope module, "u1" "clock_enable" 6 25, 6 33 0, S_0x55bb46eb3af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Clk_100M"
    .port_info 1 /INPUT 1 "pb_1"
    .port_info 2 /OUTPUT 1 "slow_clk_en"
v0x55bb46eb4af0_0 .net "Clk_100M", 0 0, v0x55bb46ec76e0_0;  alias, 1 drivers
v0x55bb46eb4bb0_0 .net *"_s0", 31 0, L_0x55bb46ee0810;  1 drivers
L_0x7f40b8df4f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bb46eb4c90_0 .net/2u *"_s10", 0 0, L_0x7f40b8df4f48;  1 drivers
L_0x7f40b8df4e70 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55bb46eb4d80_0 .net *"_s3", 4 0, L_0x7f40b8df4e70;  1 drivers
L_0x7f40b8df4eb8 .functor BUFT 1, C4<00000000000000111101000010001111>, C4<0>, C4<0>, C4<0>;
v0x55bb46eb4e60_0 .net/2u *"_s4", 31 0, L_0x7f40b8df4eb8;  1 drivers
v0x55bb46eb4f90_0 .net *"_s6", 0 0, L_0x55bb46ee0900;  1 drivers
L_0x7f40b8df4f00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55bb46eb5050_0 .net/2u *"_s8", 0 0, L_0x7f40b8df4f00;  1 drivers
v0x55bb46eb5130_0 .var "counter", 26 0;
v0x55bb46eb5210_0 .net "pb_1", 0 0, L_0x55bb46ee0d90;  alias, 1 drivers
v0x55bb46eb52b0_0 .net "slow_clk_en", 0 0, L_0x55bb46ee0a40;  alias, 1 drivers
E_0x55bb46ea0250/0 .event negedge, v0x55bb46eb3f70_0;
E_0x55bb46ea0250/1 .event posedge, v0x55bb46eb2450_0;
E_0x55bb46ea0250 .event/or E_0x55bb46ea0250/0, E_0x55bb46ea0250/1;
L_0x55bb46ee0810 .concat [ 27 5 0 0], v0x55bb46eb5130_0, L_0x7f40b8df4e70;
L_0x55bb46ee0900 .cmp/eq 32, L_0x55bb46ee0810, L_0x7f40b8df4eb8;
L_0x55bb46ee0a40 .functor MUXZ 1, L_0x7f40b8df4f48, L_0x7f40b8df4f00, L_0x55bb46ee0900, C4<>;
S_0x55bb46eb5980 .scope module, "debouce2" "xdebounce" 5 41, 6 21 0, S_0x55bb46e4ce20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "pb_1"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "pb_out"
L_0x55bb46ee1260 .functor NOT 1, v0x55bb46eb6570_0, C4<0>, C4<0>, C4<0>;
L_0x55bb46ee1320 .functor AND 1, v0x55bb46eb5f80_0, L_0x55bb46ee1260, C4<1>, C4<1>;
v0x55bb46eb72e0_0 .net "Q1", 0 0, v0x55bb46eb5f80_0;  1 drivers
v0x55bb46eb73d0_0 .net "Q2", 0 0, v0x55bb46eb6570_0;  1 drivers
v0x55bb46eb7490_0 .net "Q2_bar", 0 0, L_0x55bb46ee1260;  1 drivers
v0x55bb46eb7530_0 .net "clk", 0 0, v0x55bb46ec76e0_0;  alias, 1 drivers
v0x55bb46eb75d0_0 .net "pb_1", 0 0, L_0x55bb46ee13e0;  1 drivers
v0x55bb46eb7710_0 .net "pb_out", 0 0, L_0x55bb46ee1320;  1 drivers
v0x55bb46eb77b0_0 .net "slow_clk_en", 0 0, L_0x55bb46ee1090;  1 drivers
S_0x55bb46eb5ba0 .scope module, "d1" "my_dff_en" 6 26, 6 46 0, S_0x55bb46eb5980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "DFF_CLOCK"
    .port_info 1 /INPUT 1 "clock_enable"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /OUTPUT 1 "Q"
v0x55bb46eb5de0_0 .net "D", 0 0, L_0x55bb46ee13e0;  alias, 1 drivers
v0x55bb46eb5ec0_0 .net "DFF_CLOCK", 0 0, v0x55bb46ec76e0_0;  alias, 1 drivers
v0x55bb46eb5f80_0 .var "Q", 0 0;
v0x55bb46eb6050_0 .net "clock_enable", 0 0, L_0x55bb46ee1090;  alias, 1 drivers
S_0x55bb46eb61a0 .scope module, "d2" "my_dff_en" 6 27, 6 46 0, S_0x55bb46eb5980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "DFF_CLOCK"
    .port_info 1 /INPUT 1 "clock_enable"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /OUTPUT 1 "Q"
v0x55bb46eb6400_0 .net "D", 0 0, v0x55bb46eb5f80_0;  alias, 1 drivers
v0x55bb46eb64d0_0 .net "DFF_CLOCK", 0 0, v0x55bb46ec76e0_0;  alias, 1 drivers
v0x55bb46eb6570_0 .var "Q", 0 0;
v0x55bb46eb6640_0 .net "clock_enable", 0 0, L_0x55bb46ee1090;  alias, 1 drivers
S_0x55bb46eb6780 .scope module, "u1" "clock_enable" 6 25, 6 33 0, S_0x55bb46eb5980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Clk_100M"
    .port_info 1 /INPUT 1 "pb_1"
    .port_info 2 /OUTPUT 1 "slow_clk_en"
v0x55bb46eb6a20_0 .net "Clk_100M", 0 0, v0x55bb46ec76e0_0;  alias, 1 drivers
v0x55bb46eb6ae0_0 .net *"_s0", 31 0, L_0x55bb46ee0e30;  1 drivers
L_0x7f40b8df5068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bb46eb6bc0_0 .net/2u *"_s10", 0 0, L_0x7f40b8df5068;  1 drivers
L_0x7f40b8df4f90 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55bb46eb6cb0_0 .net *"_s3", 4 0, L_0x7f40b8df4f90;  1 drivers
L_0x7f40b8df4fd8 .functor BUFT 1, C4<00000000000000111101000010001111>, C4<0>, C4<0>, C4<0>;
v0x55bb46eb6d90_0 .net/2u *"_s4", 31 0, L_0x7f40b8df4fd8;  1 drivers
v0x55bb46eb6ec0_0 .net *"_s6", 0 0, L_0x55bb46ee0f20;  1 drivers
L_0x7f40b8df5020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55bb46eb6f80_0 .net/2u *"_s8", 0 0, L_0x7f40b8df5020;  1 drivers
v0x55bb46eb7060_0 .var "counter", 26 0;
v0x55bb46eb7140_0 .net "pb_1", 0 0, L_0x55bb46ee13e0;  alias, 1 drivers
v0x55bb46eb71e0_0 .net "slow_clk_en", 0 0, L_0x55bb46ee1090;  alias, 1 drivers
E_0x55bb46eb69a0/0 .event negedge, v0x55bb46eb5de0_0;
E_0x55bb46eb69a0/1 .event posedge, v0x55bb46eb2450_0;
E_0x55bb46eb69a0 .event/or E_0x55bb46eb69a0/0, E_0x55bb46eb69a0/1;
L_0x55bb46ee0e30 .concat [ 27 5 0 0], v0x55bb46eb7060_0, L_0x7f40b8df4f90;
L_0x55bb46ee0f20 .cmp/eq 32, L_0x55bb46ee0e30, L_0x7f40b8df4fd8;
L_0x55bb46ee1090 .functor MUXZ 1, L_0x7f40b8df5068, L_0x7f40b8df5020, L_0x55bb46ee0f20, C4<>;
S_0x55bb46eb78b0 .scope module, "debouce3" "xdebounce" 5 47, 6 21 0, S_0x55bb46e4ce20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "pb_1"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "pb_out"
L_0x55bb46ee18f0 .functor NOT 1, v0x55bb46eb8490_0, C4<0>, C4<0>, C4<0>;
L_0x55bb46ee19b0 .functor AND 1, v0x55bb46eb7ed0_0, L_0x55bb46ee18f0, C4<1>, C4<1>;
v0x55bb46eb9200_0 .net "Q1", 0 0, v0x55bb46eb7ed0_0;  1 drivers
v0x55bb46eb92f0_0 .net "Q2", 0 0, v0x55bb46eb8490_0;  1 drivers
v0x55bb46eb93b0_0 .net "Q2_bar", 0 0, L_0x55bb46ee18f0;  1 drivers
v0x55bb46eb9450_0 .net "clk", 0 0, v0x55bb46ec76e0_0;  alias, 1 drivers
v0x55bb46eb94f0_0 .net "pb_1", 0 0, L_0x55bb46ee1a70;  1 drivers
v0x55bb46eb9630_0 .net "pb_out", 0 0, L_0x55bb46ee19b0;  1 drivers
v0x55bb46eb96d0_0 .net "slow_clk_en", 0 0, L_0x55bb46ee1720;  1 drivers
S_0x55bb46eb7ad0 .scope module, "d1" "my_dff_en" 6 26, 6 46 0, S_0x55bb46eb78b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "DFF_CLOCK"
    .port_info 1 /INPUT 1 "clock_enable"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /OUTPUT 1 "Q"
v0x55bb46eb7d30_0 .net "D", 0 0, L_0x55bb46ee1a70;  alias, 1 drivers
v0x55bb46eb7e10_0 .net "DFF_CLOCK", 0 0, v0x55bb46ec76e0_0;  alias, 1 drivers
v0x55bb46eb7ed0_0 .var "Q", 0 0;
v0x55bb46eb7f70_0 .net "clock_enable", 0 0, L_0x55bb46ee1720;  alias, 1 drivers
S_0x55bb46eb80c0 .scope module, "d2" "my_dff_en" 6 27, 6 46 0, S_0x55bb46eb78b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "DFF_CLOCK"
    .port_info 1 /INPUT 1 "clock_enable"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /OUTPUT 1 "Q"
v0x55bb46eb8320_0 .net "D", 0 0, v0x55bb46eb7ed0_0;  alias, 1 drivers
v0x55bb46eb83f0_0 .net "DFF_CLOCK", 0 0, v0x55bb46ec76e0_0;  alias, 1 drivers
v0x55bb46eb8490_0 .var "Q", 0 0;
v0x55bb46eb8560_0 .net "clock_enable", 0 0, L_0x55bb46ee1720;  alias, 1 drivers
S_0x55bb46eb86a0 .scope module, "u1" "clock_enable" 6 25, 6 33 0, S_0x55bb46eb78b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Clk_100M"
    .port_info 1 /INPUT 1 "pb_1"
    .port_info 2 /OUTPUT 1 "slow_clk_en"
v0x55bb46eb8940_0 .net "Clk_100M", 0 0, v0x55bb46ec76e0_0;  alias, 1 drivers
v0x55bb46eb8a00_0 .net *"_s0", 31 0, L_0x55bb46ee1510;  1 drivers
L_0x7f40b8df5188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bb46eb8ae0_0 .net/2u *"_s10", 0 0, L_0x7f40b8df5188;  1 drivers
L_0x7f40b8df50b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55bb46eb8bd0_0 .net *"_s3", 4 0, L_0x7f40b8df50b0;  1 drivers
L_0x7f40b8df50f8 .functor BUFT 1, C4<00000000000000111101000010001111>, C4<0>, C4<0>, C4<0>;
v0x55bb46eb8cb0_0 .net/2u *"_s4", 31 0, L_0x7f40b8df50f8;  1 drivers
v0x55bb46eb8de0_0 .net *"_s6", 0 0, L_0x55bb46ee15b0;  1 drivers
L_0x7f40b8df5140 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55bb46eb8ea0_0 .net/2u *"_s8", 0 0, L_0x7f40b8df5140;  1 drivers
v0x55bb46eb8f80_0 .var "counter", 26 0;
v0x55bb46eb9060_0 .net "pb_1", 0 0, L_0x55bb46ee1a70;  alias, 1 drivers
v0x55bb46eb9100_0 .net "slow_clk_en", 0 0, L_0x55bb46ee1720;  alias, 1 drivers
E_0x55bb46eb88c0/0 .event negedge, v0x55bb46eb7d30_0;
E_0x55bb46eb88c0/1 .event posedge, v0x55bb46eb2450_0;
E_0x55bb46eb88c0 .event/or E_0x55bb46eb88c0/0, E_0x55bb46eb88c0/1;
L_0x55bb46ee1510 .concat [ 27 5 0 0], v0x55bb46eb8f80_0, L_0x7f40b8df50b0;
L_0x55bb46ee15b0 .cmp/eq 32, L_0x55bb46ee1510, L_0x7f40b8df50f8;
L_0x55bb46ee1720 .functor MUXZ 1, L_0x7f40b8df5188, L_0x7f40b8df5140, L_0x55bb46ee15b0, C4<>;
S_0x55bb46eb9e50 .scope module, "controller" "xctrl" 3 76, 7 7 0, S_0x55bb46e596a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 9 "pc"
    .port_info 3 /INPUT 32 "instruction"
    .port_info 4 /OUTPUT 1 "mem_sel"
    .port_info 5 /OUTPUT 1 "mem_we"
    .port_info 6 /OUTPUT 10 "mem_addr"
    .port_info 7 /INPUT 32 "mem_data_from"
    .port_info 8 /OUTPUT 32 "mem_data_to"
L_0x55bb46ed8ea0 .functor OR 1, L_0x55bb46ed8ab0, L_0x55bb46ed8d30, C4<0>, C4<0>;
L_0x55bb46ed94a0 .functor OR 1, L_0x55bb46ed90f0, L_0x55bb46ed9310, C4<0>, C4<0>;
L_0x55bb46ed95b0 .functor OR 1, L_0x55bb46ed8ea0, L_0x55bb46ed94a0, C4<0>, C4<0>;
L_0x55bb46ed9be0 .functor OR 1, L_0x55bb46ed9840, L_0x55bb46ed9a30, C4<0>, C4<0>;
L_0x55bb46ed9b70 .functor OR 1, L_0x55bb46ed9e10, L_0x55bb46eda1d0, C4<0>, C4<0>;
L_0x55bb46edab00 .functor OR 1, L_0x55bb46eda640, L_0x55bb46eda910, C4<0>, C4<0>;
L_0x55bb46edaea0 .functor OR 1, L_0x55bb46edab00, L_0x55bb46edaca0, C4<0>, C4<0>;
L_0x55bb46edb5c0 .functor OR 1, L_0x55bb46edb0a0, L_0x55bb46edb3a0, C4<0>, C4<0>;
L_0x55bb46edba40 .functor AND 1, L_0x55bb46edaea0, L_0x55bb46edb810, C4<1>, C4<1>;
L_0x55bb46edbb50 .functor OR 1, L_0x55bb46edba40, L_0x55bb46edb5c0, C4<0>, C4<0>;
L_0x55bb46edbc60 .functor OR 1, L_0x55bb46ed9b70, L_0x55bb46edb5c0, C4<0>, C4<0>;
L_0x55bb46edbcd0 .functor OR 1, L_0x55bb46edbc60, L_0x55bb46edaea0, C4<0>, C4<0>;
L_0x55bb46edbe00 .functor OR 1, L_0x55bb46ed8ea0, L_0x55bb46ed9b70, C4<0>, C4<0>;
L_0x55bb46edc510 .functor OR 1, L_0x55bb46edbf60, L_0x55bb46edc290, C4<0>, C4<0>;
L_0x55bb46edbd90 .functor OR 1, L_0x55bb46edc510, L_0x55bb46edc9a0, C4<0>, C4<0>;
L_0x55bb46edcae0 .functor OR 1, L_0x55bb46edbd90, L_0x55bb46edcd90, C4<0>, C4<0>;
L_0x55bb46ede1e0 .functor OR 1, L_0x55bb46ed9be0, L_0x55bb46ed94a0, C4<0>, C4<0>;
L_0x55bb46ede2a0 .functor OR 1, L_0x55bb46ede1e0, L_0x55bb46edbb50, C4<0>, C4<0>;
L_0x55bb46ede810 .functor AND 1, L_0x55bb46ede2a0, L_0x55bb46ede6d0, C4<1>, C4<1>;
L_0x55bb46edeca0 .functor AND 1, L_0x55bb46ede810, L_0x55bb46edeb60, C4<1>, C4<1>;
L_0x55bb46edee60 .functor BUFZ 1, L_0x55bb46ed9be0, C4<0>, C4<0>, C4<0>;
L_0x55bb46edeed0 .functor BUFZ 32, v0x55bb46ec1550_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bb46edf090 .functor AND 32, v0x55bb46ec1550_0, v0x55bb46ec1390_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55bb46edf100 .functor XOR 32, v0x55bb46ec1550_0, v0x55bb46ec1390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bb46eba4e0_0 .net *"_s0", 31 0, L_0x55bb46ec8990;  1 drivers
v0x55bb46eba5c0_0 .net *"_s102", 31 0, L_0x55bb46edafb0;  1 drivers
L_0x7f40b8df4648 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46eba6a0_0 .net *"_s105", 27 0, L_0x7f40b8df4648;  1 drivers
L_0x7f40b8df4690 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55bb46eba760_0 .net/2u *"_s106", 31 0, L_0x7f40b8df4690;  1 drivers
v0x55bb46eba840_0 .net *"_s108", 0 0, L_0x55bb46edb0a0;  1 drivers
L_0x7f40b8df40a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46eba950_0 .net *"_s11", 27 0, L_0x7f40b8df40a8;  1 drivers
v0x55bb46ebaa30_0 .net *"_s110", 31 0, L_0x55bb46edb2b0;  1 drivers
L_0x7f40b8df46d8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebab10_0 .net *"_s113", 27 0, L_0x7f40b8df46d8;  1 drivers
L_0x7f40b8df4720 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebabf0_0 .net/2u *"_s114", 31 0, L_0x7f40b8df4720;  1 drivers
v0x55bb46ebacd0_0 .net *"_s116", 0 0, L_0x55bb46edb3a0;  1 drivers
L_0x7f40b8df40f0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebad90_0 .net/2u *"_s12", 31 0, L_0x7f40b8df40f0;  1 drivers
v0x55bb46ebae70_0 .net *"_s120", 31 0, L_0x55bb46edb720;  1 drivers
L_0x7f40b8df4768 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebaf50_0 .net *"_s123", 27 0, L_0x7f40b8df4768;  1 drivers
L_0x7f40b8df47b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebb030_0 .net/2u *"_s124", 31 0, L_0x7f40b8df47b0;  1 drivers
v0x55bb46ebb110_0 .net *"_s126", 0 0, L_0x55bb46edb810;  1 drivers
v0x55bb46ebb1d0_0 .net *"_s128", 0 0, L_0x55bb46edba40;  1 drivers
v0x55bb46ebb290_0 .net *"_s132", 0 0, L_0x55bb46edbc60;  1 drivers
v0x55bb46ebb370_0 .net *"_s138", 31 0, L_0x55bb46edbe70;  1 drivers
v0x55bb46ebb450_0 .net *"_s14", 0 0, L_0x55bb46ed8d30;  1 drivers
L_0x7f40b8df47f8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebb510_0 .net *"_s141", 27 0, L_0x7f40b8df47f8;  1 drivers
L_0x7f40b8df4840 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebb5f0_0 .net/2u *"_s142", 31 0, L_0x7f40b8df4840;  1 drivers
v0x55bb46ebb6d0_0 .net *"_s144", 0 0, L_0x55bb46edbf60;  1 drivers
v0x55bb46ebb790_0 .net *"_s146", 31 0, L_0x55bb46edc1a0;  1 drivers
L_0x7f40b8df4888 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebb870_0 .net *"_s149", 27 0, L_0x7f40b8df4888;  1 drivers
L_0x7f40b8df48d0 .functor BUFT 1, C4<00000000000000000000000000001110>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebb950_0 .net/2u *"_s150", 31 0, L_0x7f40b8df48d0;  1 drivers
v0x55bb46ebba30_0 .net *"_s152", 0 0, L_0x55bb46edc290;  1 drivers
v0x55bb46ebbaf0_0 .net *"_s154", 0 0, L_0x55bb46edc510;  1 drivers
v0x55bb46ebbbb0_0 .net *"_s156", 31 0, L_0x55bb46edc6a0;  1 drivers
L_0x7f40b8df4918 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebbc90_0 .net *"_s159", 27 0, L_0x7f40b8df4918;  1 drivers
L_0x7f40b8df4960 .functor BUFT 1, C4<00000000000000000000000000001101>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebbd70_0 .net/2u *"_s160", 31 0, L_0x7f40b8df4960;  1 drivers
v0x55bb46ebbe50_0 .net *"_s162", 0 0, L_0x55bb46edc9a0;  1 drivers
v0x55bb46ebbf10_0 .net *"_s164", 0 0, L_0x55bb46edbd90;  1 drivers
v0x55bb46ebbfd0_0 .net *"_s166", 31 0, L_0x55bb46edcca0;  1 drivers
L_0x7f40b8df49a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebc2c0_0 .net *"_s169", 27 0, L_0x7f40b8df49a8;  1 drivers
L_0x7f40b8df49f0 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebc3a0_0 .net/2u *"_s170", 31 0, L_0x7f40b8df49f0;  1 drivers
v0x55bb46ebc480_0 .net *"_s172", 0 0, L_0x55bb46edcd90;  1 drivers
v0x55bb46ebc540_0 .net *"_s178", 31 0, L_0x55bb46edd130;  1 drivers
v0x55bb46ebc620_0 .net *"_s18", 31 0, L_0x55bb46ed8fb0;  1 drivers
L_0x7f40b8df4a38 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebc700_0 .net *"_s181", 27 0, L_0x7f40b8df4a38;  1 drivers
L_0x7f40b8df4a80 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebc7e0_0 .net/2u *"_s182", 31 0, L_0x7f40b8df4a80;  1 drivers
v0x55bb46ebc8c0_0 .net *"_s184", 0 0, L_0x55bb46edd360;  1 drivers
v0x55bb46ebc980_0 .net *"_s187", 15 0, L_0x55bb46edd4a0;  1 drivers
v0x55bb46ebca60_0 .net *"_s189", 15 0, L_0x55bb46edd690;  1 drivers
v0x55bb46ebcb40_0 .net *"_s190", 31 0, L_0x55bb46edd760;  1 drivers
v0x55bb46ebcc20_0 .net *"_s193", 0 0, L_0x55bb46edd9e0;  1 drivers
v0x55bb46ebcd00_0 .net *"_s194", 3 0, L_0x55bb46edda80;  1 drivers
v0x55bb46ebcde0_0 .net *"_s197", 27 0, L_0x55bb46eddd10;  1 drivers
v0x55bb46ebcec0_0 .net *"_s198", 31 0, L_0x55bb46edddb0;  1 drivers
v0x55bb46ebcfa0_0 .net *"_s202", 0 0, L_0x55bb46ede1e0;  1 drivers
v0x55bb46ebd080_0 .net *"_s204", 0 0, L_0x55bb46ede2a0;  1 drivers
v0x55bb46ebd160_0 .net *"_s206", 31 0, L_0x55bb46ede450;  1 drivers
L_0x7f40b8df4ac8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebd240_0 .net *"_s209", 21 0, L_0x7f40b8df4ac8;  1 drivers
L_0x7f40b8df4138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebd320_0 .net *"_s21", 27 0, L_0x7f40b8df4138;  1 drivers
L_0x7f40b8df4b10 .functor BUFT 1, C4<00000000000000000000001000010000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebd400_0 .net/2u *"_s210", 31 0, L_0x7f40b8df4b10;  1 drivers
v0x55bb46ebd4e0_0 .net *"_s212", 0 0, L_0x55bb46ede6d0;  1 drivers
v0x55bb46ebd5a0_0 .net *"_s214", 0 0, L_0x55bb46ede810;  1 drivers
v0x55bb46ebd660_0 .net *"_s216", 31 0, L_0x55bb46ede920;  1 drivers
L_0x7f40b8df4b58 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebd740_0 .net *"_s219", 21 0, L_0x7f40b8df4b58;  1 drivers
L_0x7f40b8df4180 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebd820_0 .net/2u *"_s22", 31 0, L_0x7f40b8df4180;  1 drivers
L_0x7f40b8df4ba0 .functor BUFT 1, C4<00000000000000000000001000010001>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebd900_0 .net/2u *"_s220", 31 0, L_0x7f40b8df4ba0;  1 drivers
v0x55bb46ebd9e0_0 .net *"_s222", 0 0, L_0x55bb46edeb60;  1 drivers
v0x55bb46ebdaa0_0 .net *"_s24", 0 0, L_0x55bb46ed90f0;  1 drivers
v0x55bb46ebdb60_0 .net *"_s26", 31 0, L_0x55bb46ed9270;  1 drivers
L_0x7f40b8df41c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebdc40_0 .net *"_s29", 27 0, L_0x7f40b8df41c8;  1 drivers
L_0x7f40b8df4018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebdd20_0 .net *"_s3", 27 0, L_0x7f40b8df4018;  1 drivers
L_0x7f40b8df4210 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebe210_0 .net/2u *"_s30", 31 0, L_0x7f40b8df4210;  1 drivers
v0x55bb46ebe2f0_0 .net *"_s32", 0 0, L_0x55bb46ed9310;  1 drivers
v0x55bb46ebe3b0_0 .net *"_s38", 31 0, L_0x55bb46ed96c0;  1 drivers
L_0x7f40b8df4060 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebe490_0 .net/2u *"_s4", 31 0, L_0x7f40b8df4060;  1 drivers
L_0x7f40b8df4258 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebe570_0 .net *"_s41", 27 0, L_0x7f40b8df4258;  1 drivers
L_0x7f40b8df42a0 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebe650_0 .net/2u *"_s42", 31 0, L_0x7f40b8df42a0;  1 drivers
v0x55bb46ebe730_0 .net *"_s44", 0 0, L_0x55bb46ed9840;  1 drivers
v0x55bb46ebe7f0_0 .net *"_s46", 31 0, L_0x55bb46ed9990;  1 drivers
L_0x7f40b8df42e8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebe8d0_0 .net *"_s49", 27 0, L_0x7f40b8df42e8;  1 drivers
L_0x7f40b8df4330 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebe9b0_0 .net/2u *"_s50", 31 0, L_0x7f40b8df4330;  1 drivers
v0x55bb46ebea90_0 .net *"_s52", 0 0, L_0x55bb46ed9a30;  1 drivers
v0x55bb46ebeb50_0 .net *"_s56", 31 0, L_0x55bb46ed9d20;  1 drivers
L_0x7f40b8df4378 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebec30_0 .net *"_s59", 27 0, L_0x7f40b8df4378;  1 drivers
v0x55bb46ebed10_0 .net *"_s6", 0 0, L_0x55bb46ed8ab0;  1 drivers
L_0x7f40b8df43c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebedd0_0 .net/2u *"_s60", 31 0, L_0x7f40b8df43c0;  1 drivers
v0x55bb46ebeeb0_0 .net *"_s62", 0 0, L_0x55bb46ed9e10;  1 drivers
v0x55bb46ebef70_0 .net *"_s64", 31 0, L_0x55bb46ed9fd0;  1 drivers
L_0x7f40b8df4408 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebf050_0 .net *"_s67", 27 0, L_0x7f40b8df4408;  1 drivers
L_0x7f40b8df4450 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebf130_0 .net/2u *"_s68", 31 0, L_0x7f40b8df4450;  1 drivers
v0x55bb46ebf210_0 .net *"_s70", 0 0, L_0x55bb46eda1d0;  1 drivers
v0x55bb46ebf2d0_0 .net *"_s74", 31 0, L_0x55bb46eda440;  1 drivers
L_0x7f40b8df4498 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebf3b0_0 .net *"_s77", 27 0, L_0x7f40b8df4498;  1 drivers
L_0x7f40b8df44e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebf490_0 .net/2u *"_s78", 31 0, L_0x7f40b8df44e0;  1 drivers
v0x55bb46ebf570_0 .net *"_s8", 31 0, L_0x55bb46ed8bf0;  1 drivers
v0x55bb46ebf650_0 .net *"_s80", 0 0, L_0x55bb46eda640;  1 drivers
v0x55bb46ebf710_0 .net *"_s82", 31 0, L_0x55bb46eda820;  1 drivers
L_0x7f40b8df4528 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebf7f0_0 .net *"_s85", 27 0, L_0x7f40b8df4528;  1 drivers
L_0x7f40b8df4570 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebf8d0_0 .net/2u *"_s86", 31 0, L_0x7f40b8df4570;  1 drivers
v0x55bb46ebf9b0_0 .net *"_s88", 0 0, L_0x55bb46eda910;  1 drivers
v0x55bb46ebfa70_0 .net *"_s90", 0 0, L_0x55bb46edab00;  1 drivers
v0x55bb46ebfb30_0 .net *"_s92", 31 0, L_0x55bb46eda780;  1 drivers
L_0x7f40b8df45b8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebfc10_0 .net *"_s95", 27 0, L_0x7f40b8df45b8;  1 drivers
L_0x7f40b8df4600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55bb46ebfcf0_0 .net/2u *"_s96", 31 0, L_0x7f40b8df4600;  1 drivers
v0x55bb46ebfdd0_0 .net *"_s98", 0 0, L_0x55bb46edaca0;  1 drivers
v0x55bb46ebfe90_0 .var "adder_res", 31 0;
v0x55bb46ebff70_0 .net "alu_arith_ops", 0 0, L_0x55bb46edaea0;  1 drivers
v0x55bb46ec0030_0 .var "alu_carry", 0 0;
v0x55bb46ec00f0_0 .net "alu_imm_ops", 0 0, L_0x55bb46ed9b70;  1 drivers
v0x55bb46ec01b0_0 .net "alu_logic_ops", 0 0, L_0x55bb46edb5c0;  1 drivers
v0x55bb46ec0270_0 .net "alu_mem_ops", 0 0, L_0x55bb46edbb50;  1 drivers
v0x55bb46ec0330_0 .var "alu_negative", 0 0;
v0x55bb46ec03f0_0 .net "alu_ops", 0 0, L_0x55bb46edbcd0;  1 drivers
v0x55bb46ec04b0_0 .var "alu_overflow", 0 0;
v0x55bb46ec0570_0 .var "alu_result", 31 0;
v0x55bb46ec0650_0 .net "and_res", 31 0, L_0x55bb46edf090;  1 drivers
v0x55bb46ec0730_0 .net "branch_ops", 0 0, L_0x55bb46edcae0;  1 drivers
v0x55bb46ec07f0_0 .var "carry_res_n", 0 0;
v0x55bb46ec08b0_0 .var "carry_res_n_1", 31 0;
v0x55bb46ec0990_0 .net "clk", 0 0, v0x55bb46ec76e0_0;  alias, 1 drivers
v0x55bb46ec0a30_0 .net/s "imm", 31 0, L_0x55bb46ede050;  1 drivers
v0x55bb46ec0b10_0 .net "imm_ops", 0 0, L_0x55bb46edbe00;  1 drivers
v0x55bb46ec0bd0_0 .net "instruction", 31 0, v0x55bb46ec4540_0;  alias, 1 drivers
v0x55bb46ec0cb0_0 .net "load_imm_ops", 0 0, L_0x55bb46ed8ea0;  1 drivers
v0x55bb46ec0d70_0 .net "load_mem_ops", 0 0, L_0x55bb46ed94a0;  1 drivers
v0x55bb46ec0e30_0 .net "load_ops", 0 0, L_0x55bb46ed95b0;  1 drivers
v0x55bb46ec0ef0_0 .var "mem_addr", 9 0;
v0x55bb46ec0fb0_0 .net "mem_data_from", 31 0, v0x55bb46e87bb0_0;  alias, 1 drivers
v0x55bb46ec1080_0 .net "mem_data_to", 31 0, L_0x55bb46edeed0;  alias, 1 drivers
v0x55bb46ec1140_0 .net "mem_sel", 0 0, L_0x55bb46edeca0;  alias, 1 drivers
v0x55bb46ec1210_0 .net "mem_we", 0 0, L_0x55bb46edee60;  alias, 1 drivers
v0x55bb46ec12b0_0 .net "opcode", 3 0, L_0x55bb46edd090;  1 drivers
v0x55bb46ec1390_0 .var "operand", 31 0;
v0x55bb46ec1470_0 .var "pc", 8 0;
v0x55bb46ec1550_0 .var "regA", 31 0;
v0x55bb46ec1e40_0 .var "regB", 31 0;
v0x55bb46ec1f20_0 .var "regC", 2 0;
v0x55bb46ec2000_0 .net "rst", 0 0, v0x55bb46ec8770_0;  alias, 1 drivers
v0x55bb46ec20d0_0 .net "store_mem_ops", 0 0, L_0x55bb46ed9be0;  1 drivers
v0x55bb46ec2170_0 .net "xor_res", 31 0, L_0x55bb46edf100;  1 drivers
E_0x55bb46eba150/0 .event edge, v0x55bb46ebff70_0, v0x55bb46ebfe90_0, v0x55bb46ec07f0_0, v0x55bb46ec08b0_0;
E_0x55bb46eba150/1 .event edge, v0x55bb46ec12b0_0, v0x55bb46ec1390_0, v0x55bb46ec1550_0, v0x55bb46ec0650_0;
E_0x55bb46eba150/2 .event edge, v0x55bb46ec2170_0;
E_0x55bb46eba150 .event/or E_0x55bb46eba150/0, E_0x55bb46eba150/1, E_0x55bb46eba150/2;
E_0x55bb46eba1e0 .event edge, v0x55bb46ec12b0_0, v0x55bb46ec08b0_0, v0x55bb46ec1550_0, v0x55bb46ec1390_0;
E_0x55bb46eba250 .event edge, v0x55bb46ec12b0_0, v0x55bb46ec1550_0, v0x55bb46ec1390_0, v0x55bb46ec08b0_0;
E_0x55bb46eba2c0 .event edge, v0x55bb46ec12b0_0, v0x55bb46ec1550_0, v0x55bb46ec1390_0;
E_0x55bb46eba350 .event posedge, v0x55bb46eb9ce0_0, v0x55bb46eb2450_0;
E_0x55bb46eba3b0/0 .event edge, v0x55bb46ec0e30_0, v0x55bb46ec03f0_0, v0x55bb46e820d0_0, v0x55bb46ec1e40_0;
E_0x55bb46eba3b0/1 .event edge, v0x55bb46ec1f20_0, v0x55bb46ec0b10_0, v0x55bb46ec0a30_0, v0x55bb46eb1d10_0;
E_0x55bb46eba3b0/2 .event edge, v0x55bb46e87bb0_0;
E_0x55bb46eba3b0 .event/or E_0x55bb46eba3b0/0, E_0x55bb46eba3b0/1, E_0x55bb46eba3b0/2;
E_0x55bb46eba480 .event edge, v0x55bb46ec12b0_0, v0x55bb46ec1e40_0, v0x55bb46ec0a30_0;
L_0x55bb46ec8990 .concat [ 4 28 0 0], L_0x55bb46edd090, L_0x7f40b8df4018;
L_0x55bb46ed8ab0 .cmp/eq 32, L_0x55bb46ec8990, L_0x7f40b8df4060;
L_0x55bb46ed8bf0 .concat [ 4 28 0 0], L_0x55bb46edd090, L_0x7f40b8df40a8;
L_0x55bb46ed8d30 .cmp/eq 32, L_0x55bb46ed8bf0, L_0x7f40b8df40f0;
L_0x55bb46ed8fb0 .concat [ 4 28 0 0], L_0x55bb46edd090, L_0x7f40b8df4138;
L_0x55bb46ed90f0 .cmp/eq 32, L_0x55bb46ed8fb0, L_0x7f40b8df4180;
L_0x55bb46ed9270 .concat [ 4 28 0 0], L_0x55bb46edd090, L_0x7f40b8df41c8;
L_0x55bb46ed9310 .cmp/eq 32, L_0x55bb46ed9270, L_0x7f40b8df4210;
L_0x55bb46ed96c0 .concat [ 4 28 0 0], L_0x55bb46edd090, L_0x7f40b8df4258;
L_0x55bb46ed9840 .cmp/eq 32, L_0x55bb46ed96c0, L_0x7f40b8df42a0;
L_0x55bb46ed9990 .concat [ 4 28 0 0], L_0x55bb46edd090, L_0x7f40b8df42e8;
L_0x55bb46ed9a30 .cmp/eq 32, L_0x55bb46ed9990, L_0x7f40b8df4330;
L_0x55bb46ed9d20 .concat [ 4 28 0 0], L_0x55bb46edd090, L_0x7f40b8df4378;
L_0x55bb46ed9e10 .cmp/eq 32, L_0x55bb46ed9d20, L_0x7f40b8df43c0;
L_0x55bb46ed9fd0 .concat [ 4 28 0 0], L_0x55bb46edd090, L_0x7f40b8df4408;
L_0x55bb46eda1d0 .cmp/eq 32, L_0x55bb46ed9fd0, L_0x7f40b8df4450;
L_0x55bb46eda440 .concat [ 4 28 0 0], L_0x55bb46edd090, L_0x7f40b8df4498;
L_0x55bb46eda640 .cmp/eq 32, L_0x55bb46eda440, L_0x7f40b8df44e0;
L_0x55bb46eda820 .concat [ 4 28 0 0], L_0x55bb46edd090, L_0x7f40b8df4528;
L_0x55bb46eda910 .cmp/eq 32, L_0x55bb46eda820, L_0x7f40b8df4570;
L_0x55bb46eda780 .concat [ 4 28 0 0], L_0x55bb46edd090, L_0x7f40b8df45b8;
L_0x55bb46edaca0 .cmp/eq 32, L_0x55bb46eda780, L_0x7f40b8df4600;
L_0x55bb46edafb0 .concat [ 4 28 0 0], L_0x55bb46edd090, L_0x7f40b8df4648;
L_0x55bb46edb0a0 .cmp/eq 32, L_0x55bb46edafb0, L_0x7f40b8df4690;
L_0x55bb46edb2b0 .concat [ 4 28 0 0], L_0x55bb46edd090, L_0x7f40b8df46d8;
L_0x55bb46edb3a0 .cmp/eq 32, L_0x55bb46edb2b0, L_0x7f40b8df4720;
L_0x55bb46edb720 .concat [ 4 28 0 0], L_0x55bb46edd090, L_0x7f40b8df4768;
L_0x55bb46edb810 .cmp/ne 32, L_0x55bb46edb720, L_0x7f40b8df47b0;
L_0x55bb46edbe70 .concat [ 4 28 0 0], L_0x55bb46edd090, L_0x7f40b8df47f8;
L_0x55bb46edbf60 .cmp/eq 32, L_0x55bb46edbe70, L_0x7f40b8df4840;
L_0x55bb46edc1a0 .concat [ 4 28 0 0], L_0x55bb46edd090, L_0x7f40b8df4888;
L_0x55bb46edc290 .cmp/eq 32, L_0x55bb46edc1a0, L_0x7f40b8df48d0;
L_0x55bb46edc6a0 .concat [ 4 28 0 0], L_0x55bb46edd090, L_0x7f40b8df4918;
L_0x55bb46edc9a0 .cmp/eq 32, L_0x55bb46edc6a0, L_0x7f40b8df4960;
L_0x55bb46edcca0 .concat [ 4 28 0 0], L_0x55bb46edd090, L_0x7f40b8df49a8;
L_0x55bb46edcd90 .cmp/eq 32, L_0x55bb46edcca0, L_0x7f40b8df49f0;
L_0x55bb46edd090 .part v0x55bb46ec4540_0, 28, 4;
L_0x55bb46edd130 .concat [ 4 28 0 0], L_0x55bb46edd090, L_0x7f40b8df4a38;
L_0x55bb46edd360 .cmp/eq 32, L_0x55bb46edd130, L_0x7f40b8df4a80;
L_0x55bb46edd4a0 .part v0x55bb46ec4540_0, 0, 16;
L_0x55bb46edd690 .part v0x55bb46ec1550_0, 0, 16;
L_0x55bb46edd760 .concat [ 16 16 0 0], L_0x55bb46edd690, L_0x55bb46edd4a0;
L_0x55bb46edd9e0 .part v0x55bb46ec4540_0, 27, 1;
L_0x55bb46edda80 .concat [ 1 1 1 1], L_0x55bb46edd9e0, L_0x55bb46edd9e0, L_0x55bb46edd9e0, L_0x55bb46edd9e0;
L_0x55bb46eddd10 .part v0x55bb46ec4540_0, 0, 28;
L_0x55bb46edddb0 .concat [ 28 4 0 0], L_0x55bb46eddd10, L_0x55bb46edda80;
L_0x55bb46ede050 .functor MUXZ 32, L_0x55bb46edddb0, L_0x55bb46edd760, L_0x55bb46edd360, C4<>;
L_0x55bb46ede450 .concat [ 10 22 0 0], v0x55bb46ec0ef0_0, L_0x7f40b8df4ac8;
L_0x55bb46ede6d0 .cmp/ne 32, L_0x55bb46ede450, L_0x7f40b8df4b10;
L_0x55bb46ede920 .concat [ 10 22 0 0], v0x55bb46ec0ef0_0, L_0x7f40b8df4b58;
L_0x55bb46edeb60 .cmp/ne 32, L_0x55bb46ede920, L_0x7f40b8df4ba0;
S_0x55bb46ec2370 .scope module, "cprint" "xcprint" 3 199, 8 4 0, S_0x55bb46e596a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "sel"
    .port_info 2 /INPUT 8 "data_in"
v0x55bb46ec2560_0 .net "clk", 0 0, v0x55bb46ec76e0_0;  alias, 1 drivers
v0x55bb46ec2620_0 .net "data_in", 7 0, L_0x55bb46ee1c00;  1 drivers
v0x55bb46ec2700_0 .net "sel", 0 0, L_0x55bb46ee1b40;  1 drivers
S_0x55bb46ec2850 .scope module, "display" "xdisplay" 3 128, 9 4 0, S_0x55bb46e596a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /INPUT 4 "n_display"
    .port_info 4 /INPUT 8 "segments"
    .port_info 5 /OUTPUT 12 "out"
v0x55bb46ec2b50_0 .net "clk", 0 0, v0x55bb46ec76e0_0;  alias, 1 drivers
v0x55bb46ec2bf0_0 .net "n_display", 3 0, L_0x55bb46edfcb0;  1 drivers
v0x55bb46ec2cd0_0 .net "out", 11 0, L_0x55bb46edfb00;  alias, 1 drivers
v0x55bb46ec2d90_0 .var "out_aux", 7 0;
v0x55bb46ec2e70_0 .net "rst", 0 0, v0x55bb46ec8770_0;  alias, 1 drivers
v0x55bb46ec2fb0_0 .net "segments", 7 0, L_0x55bb46edfdd0;  1 drivers
v0x55bb46ec3090_0 .net "sel", 0 0, L_0x55bb46edfbf0;  1 drivers
L_0x55bb46edfb00 .concat [ 8 4 0 0], v0x55bb46ec2d90_0, L_0x55bb46edfcb0;
S_0x55bb46ec3250 .scope module, "led" "xled" 3 120, 10 4 0, S_0x55bb46e596a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /INPUT 4 "in"
    .port_info 4 /OUTPUT 4 "out"
v0x55bb46ec3420_0 .net "clk", 0 0, v0x55bb46ec76e0_0;  alias, 1 drivers
v0x55bb46ec34e0_0 .net "in", 3 0, L_0x55bb46edfa60;  1 drivers
v0x55bb46ec35c0_0 .var "out", 3 0;
v0x55bb46ec3680_0 .net "rst", 0 0, v0x55bb46ec8770_0;  alias, 1 drivers
v0x55bb46ec3720_0 .net "sel", 0 0, L_0x55bb46edf9a0;  1 drivers
S_0x55bb46ec38d0 .scope module, "ram" "xram" 3 93, 11 4 0, S_0x55bb46e596a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 9 "pc"
    .port_info 2 /OUTPUT 32 "instruction"
    .port_info 3 /INPUT 1 "data_sel"
    .port_info 4 /INPUT 1 "data_we"
    .port_info 5 /INPUT 9 "data_addr"
    .port_info 6 /INPUT 32 "data_in"
    .port_info 7 /OUTPUT 32 "data_out"
L_0x55bb46edf2d0 .functor BUFZ 9, L_0x55bb46ede3b0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55bb46edf340 .functor BUFZ 1, L_0x55bb46edee60, C4<0>, C4<0>, C4<0>;
L_0x55bb46edf3b0 .functor BUFZ 32, L_0x55bb46edeed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bb46edf420 .functor BUFZ 1, v0x55bb46eb1ab0_0, C4<0>, C4<0>, C4<0>;
L_0x55bb46edf490 .functor BUFZ 32, v0x55bb46ec41a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bb46ec3bc0_0 .net "clk", 0 0, v0x55bb46ec76e0_0;  alias, 1 drivers
v0x55bb46ec3c80_0 .net "data_addr", 8 0, L_0x55bb46ede3b0;  1 drivers
v0x55bb46ec3d60_0 .net "data_addr_int", 8 0, L_0x55bb46edf2d0;  1 drivers
v0x55bb46ec3e20_0 .net "data_en_int", 0 0, L_0x55bb46edf420;  1 drivers
v0x55bb46ec3ee0_0 .net "data_in", 31 0, L_0x55bb46edeed0;  alias, 1 drivers
v0x55bb46ec3ff0_0 .net "data_in_int", 31 0, L_0x55bb46edf3b0;  1 drivers
v0x55bb46ec40b0_0 .net "data_out", 31 0, L_0x55bb46edf490;  alias, 1 drivers
v0x55bb46ec41a0_0 .var "data_out_int", 31 0;
v0x55bb46ec4260_0 .net "data_sel", 0 0, v0x55bb46eb1ab0_0;  alias, 1 drivers
v0x55bb46ec4330_0 .net "data_we", 0 0, L_0x55bb46edee60;  alias, 1 drivers
v0x55bb46ec4400_0 .net "data_we_int", 0 0, L_0x55bb46edf340;  1 drivers
L_0x7f40b8df4be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55bb46ec44a0_0 .net "instr_en", 0 0, L_0x7f40b8df4be8;  1 drivers
v0x55bb46ec4540_0 .var "instruction", 31 0;
v0x55bb46ec4630 .array "mem", 0 511, 31 0;
v0x55bb46ec46d0_0 .net "pc", 8 0, v0x55bb46ec1470_0;  alias, 1 drivers
S_0x55bb46ec48a0 .scope module, "regf" "xregf" 3 110, 12 4 0, S_0x55bb46e596a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "sel"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 4 "addr"
    .port_info 4 /INPUT 32 "data_in"
    .port_info 5 /OUTPUT 32 "data_out"
v0x55bb46ec4ac0_0 .net *"_s0", 31 0, L_0x55bb46edf530;  1 drivers
v0x55bb46ec4bc0_0 .net *"_s2", 5 0, L_0x55bb46edf600;  1 drivers
L_0x7f40b8df4c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bb46ec4ca0_0 .net *"_s5", 1 0, L_0x7f40b8df4c30;  1 drivers
L_0x7f40b8df4c78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ec4d90_0 .net/2u *"_s6", 31 0, L_0x7f40b8df4c78;  1 drivers
v0x55bb46ec4e70_0 .net "addr", 3 0, L_0x55bb46edf8b0;  1 drivers
v0x55bb46ec4fa0_0 .net "clk", 0 0, v0x55bb46ec76e0_0;  alias, 1 drivers
v0x55bb46ec5040_0 .net "data_in", 31 0, L_0x55bb46edeed0;  alias, 1 drivers
v0x55bb46ec5150_0 .net "data_out", 31 0, L_0x55bb46edf770;  alias, 1 drivers
v0x55bb46ec5210 .array "regf", 0 15, 31 0;
v0x55bb46ec55d0_0 .net "sel", 0 0, v0x55bb46eb1c50_0;  alias, 1 drivers
v0x55bb46ec5670_0 .net "we", 0 0, L_0x55bb46edee60;  alias, 1 drivers
L_0x55bb46edf530 .array/port v0x55bb46ec5210, L_0x55bb46edf600;
L_0x55bb46edf600 .concat [ 4 2 0 0], L_0x55bb46edf8b0, L_0x7f40b8df4c30;
L_0x55bb46edf770 .functor MUXZ 32, L_0x7f40b8df4c78, L_0x55bb46edf530, v0x55bb46eb1c50_0, C4<>;
S_0x55bb46ec57f0 .scope module, "switch" "xswitch" 3 137, 13 22 0, S_0x55bb46e596a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /INPUT 4 "addr"
    .port_info 4 /OUTPUT 32 "data_out"
v0x55bb46ec5ad0_0 .net *"_s0", 31 0, L_0x55bb46edfe70;  1 drivers
L_0x7f40b8df4cc0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ec5bd0_0 .net *"_s3", 27 0, L_0x7f40b8df4cc0;  1 drivers
L_0x7f40b8df4d08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bb46ec5cb0_0 .net/2u *"_s4", 31 0, L_0x7f40b8df4d08;  1 drivers
v0x55bb46ec5da0_0 .net "addr", 3 0, L_0x55bb46ee0100;  1 drivers
v0x55bb46ec5e80_0 .net "clk", 0 0, v0x55bb46ec76e0_0;  alias, 1 drivers
v0x55bb46ec5f20_0 .net "data_out", 31 0, L_0x55bb46edffc0;  alias, 1 drivers
v0x55bb46ec5fe0_0 .net "rst", 0 0, v0x55bb46ec8770_0;  alias, 1 drivers
v0x55bb46ec6110_0 .net "sel", 0 0, v0x55bb46eb1eb0_0;  alias, 1 drivers
L_0x55bb46edfe70 .concat [ 4 28 0 0], L_0x55bb46ee0100, L_0x7f40b8df4cc0;
L_0x55bb46edffc0 .functor MUXZ 32, L_0x7f40b8df4d08, L_0x55bb46edfe70, v0x55bb46eb1eb0_0, C4<>;
    .scope S_0x55bb46eb9e50;
T_0 ;
    %wait E_0x55bb46eba480;
    %load/vec4 v0x55bb46ec12b0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x55bb46ec12b0_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x55bb46ec1e40_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0x55bb46ec0ef0_0, 0, 10;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55bb46ec0a30_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0x55bb46ec0ef0_0, 0, 10;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55bb46eb9e50;
T_1 ;
    %wait E_0x55bb46eba3b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bb46ec1390_0, 0, 32;
    %load/vec4 v0x55bb46ec0e30_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55bb46ec03f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_1.0, 9;
    %load/vec4 v0x55bb46ec0ef0_0;
    %pad/u 32;
    %cmpi/e 528, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x55bb46ec1e40_0;
    %store/vec4 v0x55bb46ec1390_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55bb46ec0ef0_0;
    %pad/u 32;
    %cmpi/e 529, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x55bb46ec1f20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %or;
    %store/vec4 v0x55bb46ec1390_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x55bb46ec0b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x55bb46ec0a30_0;
    %store/vec4 v0x55bb46ec1390_0, 0, 32;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x55bb46ec1140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x55bb46ec0fb0_0;
    %store/vec4 v0x55bb46ec1390_0, 0, 32;
T_1.8 ;
T_1.7 ;
T_1.5 ;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55bb46eb9e50;
T_2 ;
    %wait E_0x55bb46eba350;
    %load/vec4 v0x55bb46ec2000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55bb46ec1470_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55bb46ec1470_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55bb46ec1470_0, 0;
    %load/vec4 v0x55bb46ec12b0_0;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bb46ec1550_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55bb46ec0a30_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x55bb46ec1470_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55bb46ec12b0_0;
    %pad/u 32;
    %pushi/vec4 14, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bb46ec1550_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x55bb46ec0a30_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x55bb46ec1470_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x55bb46ec12b0_0;
    %pad/u 32;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bb46ec1550_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x55bb46ec1e40_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x55bb46ec1470_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x55bb46ec12b0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bb46ec1550_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x55bb46ec1e40_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x55bb46ec1470_0, 0;
T_2.8 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55bb46eb9e50;
T_3 ;
    %wait E_0x55bb46eba350;
    %load/vec4 v0x55bb46ec2000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bb46ec1550_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55bb46ec0e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55bb46ec1390_0;
    %assign/vec4 v0x55bb46ec1550_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55bb46ec03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55bb46ec0570_0;
    %assign/vec4 v0x55bb46ec1550_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55bb46ec0730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x55bb46ec1550_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x55bb46ec1550_0, 0;
T_3.6 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55bb46eb9e50;
T_4 ;
    %wait E_0x55bb46eba350;
    %load/vec4 v0x55bb46ec2000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bb46ec1e40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55bb46ec0ef0_0;
    %pad/u 32;
    %pushi/vec4 528, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55bb46ec1210_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55bb46ec1550_0;
    %assign/vec4 v0x55bb46ec1e40_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55bb46eb9e50;
T_5 ;
    %wait E_0x55bb46eba350;
    %load/vec4 v0x55bb46ec2000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55bb46ec1f20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55bb46ec03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55bb46ec0330_0;
    %load/vec4 v0x55bb46ec04b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bb46ec0030_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55bb46ec1f20_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55bb46eb9e50;
T_6 ;
    %wait E_0x55bb46eba2c0;
    %load/vec4 v0x55bb46ec12b0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55bb46ec1550_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55bb46ec1390_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x55bb46ec08b0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55bb46ec1550_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55bb46ec1390_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55bb46ec08b0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55bb46eb9e50;
T_7 ;
    %wait E_0x55bb46eba250;
    %load/vec4 v0x55bb46ec12b0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x55bb46ec1550_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55bb46ec1390_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x55bb46ec1550_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55bb46ec1390_0;
    %parti/s 1, 31, 6;
    %inv;
    %xor;
    %add;
    %load/vec4 v0x55bb46ec08b0_0;
    %parti/s 1, 31, 6;
    %and;
    %store/vec4 v0x55bb46ec07f0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55bb46ec1550_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55bb46ec1390_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x55bb46ec1550_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55bb46ec1390_0;
    %parti/s 1, 31, 6;
    %xor;
    %add;
    %load/vec4 v0x55bb46ec08b0_0;
    %parti/s 1, 31, 6;
    %and;
    %store/vec4 v0x55bb46ec07f0_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55bb46eb9e50;
T_8 ;
    %wait E_0x55bb46eba1e0;
    %load/vec4 v0x55bb46ec12b0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x55bb46ec08b0_0;
    %load/vec4 v0x55bb46ec1550_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %add;
    %load/vec4 v0x55bb46ec1390_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %sub;
    %store/vec4 v0x55bb46ebfe90_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55bb46ec08b0_0;
    %load/vec4 v0x55bb46ec1550_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %add;
    %load/vec4 v0x55bb46ec1390_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %add;
    %store/vec4 v0x55bb46ebfe90_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55bb46eb9e50;
T_9 ;
    %wait E_0x55bb46eba150;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bb46ec0570_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46ec0030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46ec0330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46ec04b0_0, 0, 1;
    %load/vec4 v0x55bb46ebff70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55bb46ebfe90_0;
    %store/vec4 v0x55bb46ec0570_0, 0, 32;
    %load/vec4 v0x55bb46ec07f0_0;
    %store/vec4 v0x55bb46ec0030_0, 0, 1;
    %load/vec4 v0x55bb46ec07f0_0;
    %load/vec4 v0x55bb46ec08b0_0;
    %parti/s 1, 31, 6;
    %xor;
    %store/vec4 v0x55bb46ec04b0_0, 0, 1;
    %load/vec4 v0x55bb46ebfe90_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55bb46ec0330_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55bb46ec12b0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x55bb46ec1390_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x55bb46ec1550_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55bb46ec0570_0, 0, 32;
    %load/vec4 v0x55bb46ec1550_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55bb46ec0030_0, 0, 1;
    %load/vec4 v0x55bb46ec1550_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55bb46ec1550_0;
    %parti/s 1, 30, 6;
    %xor;
    %store/vec4 v0x55bb46ec04b0_0, 0, 1;
    %load/vec4 v0x55bb46ec1550_0;
    %parti/s 1, 30, 6;
    %store/vec4 v0x55bb46ec0330_0, 0, 1;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55bb46ec1550_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55bb46ec1550_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55bb46ec0570_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46ec0030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46ec04b0_0, 0, 1;
    %load/vec4 v0x55bb46ec1550_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55bb46ec0330_0, 0, 1;
T_9.5 ;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55bb46ec12b0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x55bb46ec0650_0;
    %store/vec4 v0x55bb46ec0570_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46ec0030_0, 0, 1;
    %load/vec4 v0x55bb46ec0650_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55bb46ec0330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46ec04b0_0, 0, 1;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x55bb46ec12b0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x55bb46ec2170_0;
    %store/vec4 v0x55bb46ec0570_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46ec0030_0, 0, 1;
    %load/vec4 v0x55bb46ec2170_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55bb46ec0330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46ec04b0_0, 0, 1;
T_9.8 ;
T_9.7 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55bb46ec38d0;
T_10 ;
    %vpi_call/w 11 63 "$readmemh", "program.hex", v0x55bb46ec4630, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000111111111 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x55bb46ec38d0;
T_11 ;
    %wait E_0x55bb46e9f3e0;
    %load/vec4 v0x55bb46ec44a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x55bb46ec46d0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55bb46ec4630, 4;
    %assign/vec4 v0x55bb46ec4540_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55bb46ec38d0;
T_12 ;
    %wait E_0x55bb46e9f3e0;
    %load/vec4 v0x55bb46ec3e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55bb46ec4400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x55bb46ec3ff0_0;
    %load/vec4 v0x55bb46ec3d60_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb46ec4630, 0, 4;
T_12.2 ;
    %load/vec4 v0x55bb46ec3d60_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55bb46ec4630, 4;
    %assign/vec4 v0x55bb46ec41a0_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55bb46ec48a0;
T_13 ;
    %wait E_0x55bb46e9f3e0;
    %load/vec4 v0x55bb46ec55d0_0;
    %load/vec4 v0x55bb46ec5670_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55bb46ec5040_0;
    %load/vec4 v0x55bb46ec4e70_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bb46ec5210, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55bb46ec3250;
T_14 ;
    %wait E_0x55bb46eba350;
    %load/vec4 v0x55bb46ec3680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55bb46ec35c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55bb46ec3720_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x55bb46ec34e0_0;
    %assign/vec4 v0x55bb46ec35c0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55bb46ec2850;
T_15 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55bb46ec2d90_0, 0, 8;
    %end;
    .thread T_15, $init;
    .scope S_0x55bb46ec2850;
T_16 ;
    %wait E_0x55bb46eba350;
    %load/vec4 v0x55bb46ec2e70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55bb46ec2d90_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55bb46ec3090_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x55bb46ec2fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x55bb46ec2d90_0, 0;
    %jmp T_16.15;
T_16.4 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x55bb46ec2d90_0, 0;
    %jmp T_16.15;
T_16.5 ;
    %pushi/vec4 249, 0, 8;
    %assign/vec4 v0x55bb46ec2d90_0, 0;
    %jmp T_16.15;
T_16.6 ;
    %pushi/vec4 164, 0, 8;
    %assign/vec4 v0x55bb46ec2d90_0, 0;
    %jmp T_16.15;
T_16.7 ;
    %pushi/vec4 176, 0, 8;
    %assign/vec4 v0x55bb46ec2d90_0, 0;
    %jmp T_16.15;
T_16.8 ;
    %pushi/vec4 153, 0, 8;
    %assign/vec4 v0x55bb46ec2d90_0, 0;
    %jmp T_16.15;
T_16.9 ;
    %pushi/vec4 146, 0, 8;
    %assign/vec4 v0x55bb46ec2d90_0, 0;
    %jmp T_16.15;
T_16.10 ;
    %pushi/vec4 130, 0, 8;
    %assign/vec4 v0x55bb46ec2d90_0, 0;
    %jmp T_16.15;
T_16.11 ;
    %pushi/vec4 248, 0, 8;
    %assign/vec4 v0x55bb46ec2d90_0, 0;
    %jmp T_16.15;
T_16.12 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x55bb46ec2d90_0, 0;
    %jmp T_16.15;
T_16.13 ;
    %pushi/vec4 144, 0, 8;
    %assign/vec4 v0x55bb46ec2d90_0, 0;
    %jmp T_16.15;
T_16.15 ;
    %pop/vec4 1;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55bb46e51920;
T_17 ;
    %pushi/vec4 0, 0, 27;
    %store/vec4 v0x55bb46eb32a0_0, 0, 27;
    %end;
    .thread T_17, $init;
    .scope S_0x55bb46e51920;
T_18 ;
    %wait E_0x55bb46e9f360;
    %load/vec4 v0x55bb46eb3380_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v0x55bb46eb32a0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 249999, 0, 32;
    %load/vec4 v0x55bb46eb32a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_18.2, 8;
    %pushi/vec4 0, 0, 27;
    %jmp/1 T_18.3, 8;
T_18.2 ; End of true expr.
    %load/vec4 v0x55bb46eb32a0_0;
    %addi 1, 0, 27;
    %jmp/0 T_18.3, 8;
 ; End of false expr.
    %blend;
T_18.3;
    %assign/vec4 v0x55bb46eb32a0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55bb46e66bc0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46eb2510_0, 0, 1;
    %end;
    .thread T_19, $init;
    .scope S_0x55bb46e66bc0;
T_20 ;
    %wait E_0x55bb46e9f3e0;
    %load/vec4 v0x55bb46eb25b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x55bb46eb2370_0;
    %assign/vec4 v0x55bb46eb2510_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55bb46e4f180;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46eb2970_0, 0, 1;
    %end;
    .thread T_21, $init;
    .scope S_0x55bb46e4f180;
T_22 ;
    %wait E_0x55bb46e9f3e0;
    %load/vec4 v0x55bb46eb2a40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0x55bb46eb27d0_0;
    %assign/vec4 v0x55bb46eb2970_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55bb46eb4890;
T_23 ;
    %pushi/vec4 0, 0, 27;
    %store/vec4 v0x55bb46eb5130_0, 0, 27;
    %end;
    .thread T_23, $init;
    .scope S_0x55bb46eb4890;
T_24 ;
    %wait E_0x55bb46ea0250;
    %load/vec4 v0x55bb46eb5210_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v0x55bb46eb5130_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 249999, 0, 32;
    %load/vec4 v0x55bb46eb5130_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_24.2, 8;
    %pushi/vec4 0, 0, 27;
    %jmp/1 T_24.3, 8;
T_24.2 ; End of true expr.
    %load/vec4 v0x55bb46eb5130_0;
    %addi 1, 0, 27;
    %jmp/0 T_24.3, 8;
 ; End of false expr.
    %blend;
T_24.3;
    %assign/vec4 v0x55bb46eb5130_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55bb46eb3d10;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46eb4110_0, 0, 1;
    %end;
    .thread T_25, $init;
    .scope S_0x55bb46eb3d10;
T_26 ;
    %wait E_0x55bb46e9f3e0;
    %load/vec4 v0x55bb46eb41b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.0, 4;
    %load/vec4 v0x55bb46eb3f70_0;
    %assign/vec4 v0x55bb46eb4110_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55bb46eb4300;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46eb4680_0, 0, 1;
    %end;
    .thread T_27, $init;
    .scope S_0x55bb46eb4300;
T_28 ;
    %wait E_0x55bb46e9f3e0;
    %load/vec4 v0x55bb46eb4750_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0x55bb46eb4510_0;
    %assign/vec4 v0x55bb46eb4680_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55bb46eb6780;
T_29 ;
    %pushi/vec4 0, 0, 27;
    %store/vec4 v0x55bb46eb7060_0, 0, 27;
    %end;
    .thread T_29, $init;
    .scope S_0x55bb46eb6780;
T_30 ;
    %wait E_0x55bb46eb69a0;
    %load/vec4 v0x55bb46eb7140_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.0, 4;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v0x55bb46eb7060_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %pushi/vec4 249999, 0, 32;
    %load/vec4 v0x55bb46eb7060_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_30.2, 8;
    %pushi/vec4 0, 0, 27;
    %jmp/1 T_30.3, 8;
T_30.2 ; End of true expr.
    %load/vec4 v0x55bb46eb7060_0;
    %addi 1, 0, 27;
    %jmp/0 T_30.3, 8;
 ; End of false expr.
    %blend;
T_30.3;
    %assign/vec4 v0x55bb46eb7060_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55bb46eb5ba0;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46eb5f80_0, 0, 1;
    %end;
    .thread T_31, $init;
    .scope S_0x55bb46eb5ba0;
T_32 ;
    %wait E_0x55bb46e9f3e0;
    %load/vec4 v0x55bb46eb6050_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v0x55bb46eb5de0_0;
    %assign/vec4 v0x55bb46eb5f80_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55bb46eb61a0;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46eb6570_0, 0, 1;
    %end;
    .thread T_33, $init;
    .scope S_0x55bb46eb61a0;
T_34 ;
    %wait E_0x55bb46e9f3e0;
    %load/vec4 v0x55bb46eb6640_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_34.0, 4;
    %load/vec4 v0x55bb46eb6400_0;
    %assign/vec4 v0x55bb46eb6570_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x55bb46eb86a0;
T_35 ;
    %pushi/vec4 0, 0, 27;
    %store/vec4 v0x55bb46eb8f80_0, 0, 27;
    %end;
    .thread T_35, $init;
    .scope S_0x55bb46eb86a0;
T_36 ;
    %wait E_0x55bb46eb88c0;
    %load/vec4 v0x55bb46eb9060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.0, 4;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v0x55bb46eb8f80_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %pushi/vec4 249999, 0, 32;
    %load/vec4 v0x55bb46eb8f80_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_36.2, 8;
    %pushi/vec4 0, 0, 27;
    %jmp/1 T_36.3, 8;
T_36.2 ; End of true expr.
    %load/vec4 v0x55bb46eb8f80_0;
    %addi 1, 0, 27;
    %jmp/0 T_36.3, 8;
 ; End of false expr.
    %blend;
T_36.3;
    %assign/vec4 v0x55bb46eb8f80_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x55bb46eb7ad0;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46eb7ed0_0, 0, 1;
    %end;
    .thread T_37, $init;
    .scope S_0x55bb46eb7ad0;
T_38 ;
    %wait E_0x55bb46e9f3e0;
    %load/vec4 v0x55bb46eb7f70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_38.0, 4;
    %load/vec4 v0x55bb46eb7d30_0;
    %assign/vec4 v0x55bb46eb7ed0_0, 0;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55bb46eb80c0;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46eb8490_0, 0, 1;
    %end;
    .thread T_39, $init;
    .scope S_0x55bb46eb80c0;
T_40 ;
    %wait E_0x55bb46e9f3e0;
    %load/vec4 v0x55bb46eb8560_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.0, 4;
    %load/vec4 v0x55bb46eb8320_0;
    %assign/vec4 v0x55bb46eb8490_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x55bb46e5ae00;
T_41 ;
    %wait E_0x55bb46dd94d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46eb1ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46eb1c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46eb1910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46e83280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46eb1eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46e90db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46e8c4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46eb1f70_0, 0, 1;
    %load/vec4 v0x55bb46e820d0_0;
    %pad/u 32;
    %pushi/vec4 512, 0, 32;
    %and;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.0, 4;
    %load/vec4 v0x55bb46eb1d10_0;
    %store/vec4 v0x55bb46eb1ab0_0, 0, 1;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x55bb46e820d0_0;
    %pad/u 32;
    %pushi/vec4 1008, 0, 32;
    %and;
    %cmpi/e 512, 0, 32;
    %jmp/0xz  T_41.2, 4;
    %load/vec4 v0x55bb46eb1d10_0;
    %store/vec4 v0x55bb46eb1c50_0, 0, 1;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x55bb46e820d0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 602, 0, 32;
    %jmp/0xz  T_41.4, 4;
    %load/vec4 v0x55bb46eb1d10_0;
    %store/vec4 v0x55bb46eb1910_0, 0, 1;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0x55bb46e820d0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 608, 0, 32;
    %jmp/0xz  T_41.6, 4;
    %load/vec4 v0x55bb46eb1d10_0;
    %store/vec4 v0x55bb46e83280_0, 0, 1;
    %jmp T_41.7;
T_41.6 ;
    %load/vec4 v0x55bb46e820d0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 604, 0, 32;
    %jmp/0xz  T_41.8, 4;
    %load/vec4 v0x55bb46eb1d10_0;
    %store/vec4 v0x55bb46eb1eb0_0, 0, 1;
    %jmp T_41.9;
T_41.8 ;
    %load/vec4 v0x55bb46e820d0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 606, 0, 32;
    %jmp/0xz  T_41.10, 4;
    %load/vec4 v0x55bb46eb1d10_0;
    %store/vec4 v0x55bb46e90db0_0, 0, 1;
    %jmp T_41.11;
T_41.10 ;
    %load/vec4 v0x55bb46e820d0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 600, 0, 32;
    %jmp/0xz  T_41.12, 4;
    %load/vec4 v0x55bb46eb1d10_0;
    %store/vec4 v0x55bb46e8c4b0_0, 0, 1;
    %jmp T_41.13;
T_41.12 ;
    %load/vec4 v0x55bb46eb1d10_0;
    %store/vec4 v0x55bb46eb1f70_0, 0, 1;
T_41.13 ;
T_41.11 ;
T_41.9 ;
T_41.7 ;
T_41.5 ;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x55bb46e5ae00;
T_42 ;
    %wait E_0x55bb46dd92f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bb46e87bb0_0, 0, 32;
    %load/vec4 v0x55bb46eb1ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x55bb46eb19d0_0;
    %store/vec4 v0x55bb46e87bb0_0, 0, 32;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x55bb46eb1c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x55bb46eb1b70_0;
    %store/vec4 v0x55bb46e87bb0_0, 0, 32;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x55bb46eb1eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.4, 8;
    %load/vec4 v0x55bb46eb1dd0_0;
    %store/vec4 v0x55bb46e87bb0_0, 0, 32;
    %jmp T_42.5;
T_42.4 ;
    %load/vec4 v0x55bb46e90db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.6, 8;
    %load/vec4 v0x55bb46ddadc0_0;
    %store/vec4 v0x55bb46e87bb0_0, 0, 32;
T_42.6 ;
T_42.5 ;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x55bb46ec2370;
T_43 ;
    %wait E_0x55bb46e9f3e0;
    %load/vec4 v0x55bb46ec2700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %vpi_call/w 8 12 "$write", "%c", v0x55bb46ec2620_0 {0 0 0};
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x55bb46e53c80;
T_44 ;
    %vpi_call/w 2 49 "$dumpfile", "xtop.vcd" {0 0 0};
    %vpi_call/w 2 50 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55bb46e53c80 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bb46ec76e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46ec8770_0, 0, 1;
    %delay 11000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bb46ec8770_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bb46ec8770_0, 0, 1;
    %vpi_func 2 66 "$time" 64 {0 0 0};
    %pad/u 32;
    %store/vec4 v0x55bb46ec8810_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55bb46ec7860_0, 0, 32;
T_44.0 ;
    %load/vec4 v0x55bb46ec7860_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_44.1, 5;
    %ix/getv/s 4, v0x55bb46ec7860_0;
    %load/vec4a v0x55bb46ec5210, 4;
    %ix/getv/s 4, v0x55bb46ec7860_0;
    %store/vec4a v0x55bb46ec77a0, 4, 0;
    %load/vec4 v0x55bb46ec7860_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55bb46ec7860_0, 0, 32;
    %jmp T_44.0;
T_44.1 ;
    %vpi_call/w 2 75 "$writememh", "data_out.hex", v0x55bb46ec77a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %end;
    .thread T_44;
    .scope S_0x55bb46e53c80;
T_45 ;
    %wait E_0x55bb46e9f3e0;
    %load/vec4 v0x55bb46ec88f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %vpi_func 2 85 "$time" 64 {0 0 0};
    %load/vec4 v0x55bb46ec8810_0;
    %pad/u 64;
    %sub;
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call/w 2 85 "$display", "Catched Trap at time  %0d clock cycles:", S<0,vec4,u64> {1 0 0};
    %load/vec4 v0x55bb46ec6a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_45.2, 8;
    %pushi/vec4 1467115892, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_45.3, 8;
T_45.2 ; End of true expr.
    %pushi/vec4 5399905, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_45.3, 8;
 ; End of false expr.
    %blend;
T_45.3;
    %vpi_call/w 2 86 "$display", "%s address %d, PC 0x%x", S<0,vec4,u40>, v0x55bb46ec6670_0, v0x55bb46ec7010_0 {1 0 0};
    %vpi_call/w 2 87 "$finish" {0 0 0};
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x55bb46e53c80;
T_46 ;
    %delay 5000, 0;
    %load/vec4 v0x55bb46ec76e0_0;
    %inv;
    %store/vec4 v0x55bb46ec76e0_0, 0, 1;
    %jmp T_46;
    .thread T_46;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "../../rtl/testbench/xtop_tb.v";
    "../../rtl/src/xtop.v";
    "../../rtl/src/xaddr_decoder.v";
    "../../rtl/src/xbutton.v";
    "../../rtl/src/xdebounce.v";
    "../../rtl/src/xctrl.v";
    "../../rtl/src/xcprint.v";
    "../../rtl/src/xdisplay.v";
    "../../rtl/src/xled.v";
    "../../rtl/src/xram.v";
    "../../rtl/src/xregf.v";
    "../../rtl/src/xswitch.v";
