#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55584450fd50 .scope module, "Modular_Arithmetic" "Modular_Arithmetic" 2 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 256 "a";
    .port_info 3 /INPUT 256 "b";
    .port_info 4 /INPUT 256 "modulus";
    .port_info 5 /INPUT 3 "operation";
    .port_info 6 /INPUT 1 "start";
    .port_info 7 /OUTPUT 256 "result";
    .port_info 8 /OUTPUT 1 "done";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 1 "error";
P_0x555844312b30 .param/l "CALC" 1 2 36, C4<001>;
P_0x555844312b70 .param/l "COMPLETE" 1 2 38, C4<011>;
P_0x555844312bb0 .param/l "ERROR_STATE" 1 2 39, C4<100>;
P_0x555844312bf0 .param/l "GX" 1 2 23, C4<0111100110111110011001100111111011111001110111001011101110101100010101011010000001100010100101011100111010000111000010110000011100000010100110111111110011011011001011011100111000101000110110010101100111110010100000010101101100010110111110000001011110011000>;
P_0x555844312c30 .param/l "GY" 1 2 24, C4<0100100000111010110110100111011100100110101000111100010001100101010111011010010011111011111111000000111000010001000010001010100011111101000101111011010001001000101001101000010101010100000110011001110001000111110100001000111111111011000100001101010010111000>;
P_0x555844312c70 .param/l "IDLE" 1 2 35, C4<000>;
P_0x555844312cb0 .param/l "MOD_ADD" 1 2 27, C4<000>;
P_0x555844312cf0 .param/l "MOD_INV" 1 2 30, C4<011>;
P_0x555844312d30 .param/l "MOD_MUL" 1 2 29, C4<010>;
P_0x555844312d70 .param/l "MOD_SUB" 1 2 28, C4<001>;
P_0x555844312db0 .param/l "N" 1 2 22, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111010111010101011101101110011100110101011110100100010100000001110111011111111010010010111101000110011010000001101100100000101000001>;
P_0x555844312df0 .param/l "P" 1 2 21, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111111111111111110000101111>;
P_0x555844312e30 .param/l "POINT_ADD" 1 2 31, C4<100>;
P_0x555844312e70 .param/l "POINT_MUL" 1 2 32, C4<101>;
P_0x555844312eb0 .param/l "REDUCE" 1 2 37, C4<010>;
o0x7f0eabe22438 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555844535020_0 .net "a", 255 0, o0x7f0eabe22438;  0 drivers
o0x7f0eabe22468 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555844535120_0 .net "b", 255 0, o0x7f0eabe22468;  0 drivers
v0x555844535200_0 .var "busy", 0 0;
o0x7f0eabe224c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5558445352a0_0 .net "clk", 0 0, o0x7f0eabe224c8;  0 drivers
v0x555844535360_0 .var "cycle_count", 7 0;
v0x555844535490_0 .var "done", 0 0;
v0x555844535550_0 .var "error", 0 0;
v0x555844535610_0 .var "extended_result", 511 0;
o0x7f0eabe225b8 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5558445356f0_0 .net "modulus", 255 0, o0x7f0eabe225b8;  0 drivers
v0x5558445357d0_0 .var "next_state", 2 0;
o0x7f0eabe22618 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5558445358b0_0 .net "operation", 2 0, o0x7f0eabe22618;  0 drivers
v0x555844535990_0 .var "result", 255 0;
o0x7f0eabe22678 .functor BUFZ 1, C4<z>; HiZ drive
v0x555844535a70_0 .net "rst_n", 0 0, o0x7f0eabe22678;  0 drivers
o0x7f0eabe226a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555844535b30_0 .net "start", 0 0, o0x7f0eabe226a8;  0 drivers
v0x555844535bf0_0 .var "state", 2 0;
v0x555844535cd0_0 .var "temp_result", 255 0;
v0x555844535db0_0 .var "working_a", 255 0;
v0x555844535fa0_0 .var "working_b", 255 0;
E_0x5558442fff20/0 .event negedge, v0x555844535a70_0;
E_0x5558442fff20/1 .event posedge, v0x5558445352a0_0;
E_0x5558442fff20 .event/or E_0x5558442fff20/0, E_0x5558442fff20/1;
E_0x555844303a50 .event edge, v0x555844535bf0_0, v0x555844535b30_0, v0x555844535360_0;
S_0x555844496c00 .scope function.vec4.s256, "mod_add" "mod_add" 2 48, 2 48 0, S_0x55584450fd50;
 .timescale 0 0;
v0x555844497490_0 .var "a", 255 0;
v0x5558444980a0_0 .var "b", 255 0;
; Variable mod_add is vec4 return value of scope S_0x555844496c00
v0x55584449a2f0_0 .var "p", 255 0;
v0x55584449a390_0 .var "sum", 256 0;
TD_Modular_Arithmetic.mod_add ;
    %load/vec4 v0x555844497490_0;
    %pad/u 257;
    %load/vec4 v0x5558444980a0_0;
    %pad/u 257;
    %add;
    %store/vec4 v0x55584449a390_0, 0, 257;
    %load/vec4 v0x55584449a2f0_0;
    %pad/u 257;
    %load/vec4 v0x55584449a390_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.0, 5;
    %load/vec4 v0x55584449a390_0;
    %load/vec4 v0x55584449a2f0_0;
    %pad/u 257;
    %sub;
    %pad/u 256;
    %ret/vec4 0, 0, 256;  Assign to mod_add (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55584449a390_0;
    %parti/s 256, 0, 2;
    %ret/vec4 0, 0, 256;  Assign to mod_add (store_vec4_to_lval)
T_0.1 ;
    %end;
S_0x555844533c60 .scope function.vec4.s256, "mod_inv" "mod_inv" 2 90, 2 90 0, S_0x55584450fd50;
 .timescale 0 0;
v0x555844487250_0 .var "a", 255 0;
v0x555844487320_0 .var/i "i", 31 0;
; Variable mod_inv is vec4 return value of scope S_0x555844533c60
v0x555844533f50_0 .var "p", 255 0;
v0x555844534030_0 .var "power", 255 0;
v0x555844534160_0 .var "result", 255 0;
TD_Modular_Arithmetic.mod_inv ;
    %load/vec4 v0x555844487250_0;
    %store/vec4 v0x555844534030_0, 0, 256;
    %pushi/vec4 1, 0, 256;
    %store/vec4 v0x555844534160_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555844487320_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x555844487320_0;
    %cmpi/s 254, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x555844533f50_0;
    %subi 2, 0, 256;
    %pushi/vec4 1, 0, 256;
    %load/vec4 v0x555844487320_0;
    %ix/vec4 4;
    %shiftl 4;
    %and;
    %cmpi/ne 0, 0, 256;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x555844534160_0;
    %load/vec4 v0x555844534030_0;
    %load/vec4 v0x555844533f50_0;
    %store/vec4 v0x5558445346a0_0, 0, 256;
    %store/vec4 v0x555844534500_0, 0, 256;
    %store/vec4 v0x555844534420_0, 0, 256;
    %callf/vec4 TD_Modular_Arithmetic.mod_mul, S_0x555844534240;
    %store/vec4 v0x555844534160_0, 0, 256;
T_1.4 ;
    %load/vec4 v0x555844534030_0;
    %load/vec4 v0x555844534030_0;
    %load/vec4 v0x555844533f50_0;
    %store/vec4 v0x5558445346a0_0, 0, 256;
    %store/vec4 v0x555844534500_0, 0, 256;
    %store/vec4 v0x555844534420_0, 0, 256;
    %callf/vec4 TD_Modular_Arithmetic.mod_mul, S_0x555844534240;
    %store/vec4 v0x555844534030_0, 0, 256;
    %load/vec4 v0x555844487320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555844487320_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x555844534160_0;
    %ret/vec4 0, 0, 256;  Assign to mod_inv (store_vec4_to_lval)
    %end;
S_0x555844534240 .scope function.vec4.s256, "mod_mul" "mod_mul" 2 76, 2 76 0, S_0x55584450fd50;
 .timescale 0 0;
v0x555844534420_0 .var "a", 255 0;
v0x555844534500_0 .var "b", 255 0;
; Variable mod_mul is vec4 return value of scope S_0x555844534240
v0x5558445346a0_0 .var "p", 255 0;
v0x555844534780_0 .var "product", 511 0;
v0x5558445348b0_0 .var "result", 255 0;
TD_Modular_Arithmetic.mod_mul ;
    %load/vec4 v0x555844534420_0;
    %pad/u 512;
    %load/vec4 v0x555844534500_0;
    %pad/u 512;
    %mul;
    %store/vec4 v0x555844534780_0, 0, 512;
    %load/vec4 v0x555844534780_0;
    %load/vec4 v0x5558445346a0_0;
    %pad/u 512;
    %mod;
    %pad/u 256;
    %store/vec4 v0x5558445348b0_0, 0, 256;
    %load/vec4 v0x5558445348b0_0;
    %ret/vec4 0, 0, 256;  Assign to mod_mul (store_vec4_to_lval)
    %end;
S_0x555844534990 .scope function.vec4.s256, "mod_sub" "mod_sub" 2 62, 2 62 0, S_0x55584450fd50;
 .timescale 0 0;
v0x555844534b70_0 .var "a", 255 0;
v0x555844534c70_0 .var "b", 255 0;
v0x555844534d50_0 .var "diff", 256 0;
; Variable mod_sub is vec4 return value of scope S_0x555844534990
v0x555844534ef0_0 .var "p", 255 0;
TD_Modular_Arithmetic.mod_sub ;
    %load/vec4 v0x555844534c70_0;
    %load/vec4 v0x555844534b70_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.6, 5;
    %load/vec4 v0x555844534b70_0;
    %pad/u 257;
    %load/vec4 v0x555844534c70_0;
    %pad/u 257;
    %sub;
    %store/vec4 v0x555844534d50_0, 0, 257;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x555844534ef0_0;
    %pad/u 257;
    %load/vec4 v0x555844534b70_0;
    %pad/u 257;
    %add;
    %load/vec4 v0x555844534c70_0;
    %pad/u 257;
    %sub;
    %store/vec4 v0x555844534d50_0, 0, 257;
T_3.7 ;
    %load/vec4 v0x555844534d50_0;
    %parti/s 256, 0, 2;
    %ret/vec4 0, 0, 256;  Assign to mod_sub (store_vec4_to_lval)
    %end;
S_0x555844524910 .scope module, "Point_Addition" "Point_Addition" 2 242;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 256 "x1";
    .port_info 3 /INPUT 256 "y1";
    .port_info 4 /INPUT 256 "x2";
    .port_info 5 /INPUT 256 "y2";
    .port_info 6 /INPUT 1 "start";
    .port_info 7 /OUTPUT 256 "x3";
    .port_info 8 /OUTPUT 256 "y3";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "busy";
P_0x5558444f2a10 .param/l "CALC_LAMBDA" 1 2 261, C4<001>;
P_0x5558444f2a50 .param/l "CALC_X3" 1 2 262, C4<010>;
P_0x5558444f2a90 .param/l "CALC_Y3" 1 2 263, C4<011>;
P_0x5558444f2ad0 .param/l "COMPLETE" 1 2 264, C4<100>;
P_0x5558444f2b10 .param/l "IDLE" 1 2 260, C4<000>;
P_0x5558444f2b50 .param/l "P" 1 2 253, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111111111111111110000101111>;
v0x555844536220_0 .var "busy", 0 0;
o0x7f0eabe229d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555844536300_0 .net "clk", 0 0, o0x7f0eabe229d8;  0 drivers
v0x5558445363c0_0 .var "cycle_count", 7 0;
v0x555844536480_0 .var "done", 0 0;
v0x555844536540_0 .var "lambda", 255 0;
v0x555844536620_0 .var "lambda_sq", 255 0;
o0x7f0eabe22ac8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555844536700_0 .net "rst_n", 0 0, o0x7f0eabe22ac8;  0 drivers
o0x7f0eabe22af8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5558445367c0_0 .net "start", 0 0, o0x7f0eabe22af8;  0 drivers
v0x555844536880_0 .var "state", 2 0;
o0x7f0eabe22b58 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555844536960_0 .net "x1", 255 0, o0x7f0eabe22b58;  0 drivers
o0x7f0eabe22b88 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555844536a40_0 .net "x2", 255 0, o0x7f0eabe22b88;  0 drivers
v0x555844536b20_0 .var "x3", 255 0;
v0x555844536c00_0 .var "x3_temp", 255 0;
o0x7f0eabe22c18 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555844536ce0_0 .net "y1", 255 0, o0x7f0eabe22c18;  0 drivers
o0x7f0eabe22c48 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555844536dc0_0 .net "y2", 255 0, o0x7f0eabe22c48;  0 drivers
v0x555844536ea0_0 .var "y3", 255 0;
v0x555844536f80_0 .var "y3_temp", 255 0;
E_0x555844302860/0 .event negedge, v0x555844536700_0;
E_0x555844302860/1 .event posedge, v0x555844536300_0;
E_0x555844302860 .event/or E_0x555844302860/0, E_0x555844302860/1;
S_0x555844495e00 .scope module, "virtual_chip_tb" "virtual_chip_tb" 3 9;
 .timescale -9 -12;
v0x555844556c40_0 .var "clk", 0 0;
v0x555844556d00_0 .var "format_output", 0 0;
v0x555844556e10_0 .net "output_error", 0 0, v0x55584454f1f0_0;  1 drivers
v0x555844556f00_0 .net "output_ready", 0 0, v0x55584454f2b0_0;  1 drivers
v0x555844556ff0_0 .var "rst_n", 0 0;
v0x5558445570e0_0 .var "s_axi_araddr", 3 0;
v0x5558445571d0_0 .net "s_axi_arready", 0 0, v0x555844538980_0;  1 drivers
v0x5558445572c0_0 .var "s_axi_arvalid", 0 0;
v0x5558445573b0_0 .var "s_axi_awaddr", 3 0;
v0x5558445574e0_0 .net "s_axi_awready", 0 0, v0x555844538be0_0;  1 drivers
v0x5558445575d0_0 .var "s_axi_awvalid", 0 0;
v0x5558445576c0_0 .var "s_axi_bready", 0 0;
v0x5558445577b0_0 .net "s_axi_bresp", 1 0, v0x555844538f30_0;  1 drivers
v0x5558445578c0_0 .net "s_axi_bvalid", 0 0, v0x555844539010_0;  1 drivers
v0x5558445579b0_0 .net "s_axi_rdata", 31 0, v0x5558445390d0_0;  1 drivers
v0x555844557ac0_0 .var "s_axi_rready", 0 0;
v0x555844557bb0_0 .net "s_axi_rresp", 1 0, v0x555844539270_0;  1 drivers
v0x555844557cc0_0 .net "s_axi_rvalid", 0 0, v0x555844539350_0;  1 drivers
v0x555844557db0_0 .var "s_axi_wdata", 31 0;
v0x555844557ec0_0 .net "s_axi_wready", 0 0, v0x5558445394f0_0;  1 drivers
v0x555844557fb0_0 .var "s_axi_wstrb", 3 0;
v0x5558445580c0_0 .var "s_axi_wvalid", 0 0;
v0x5558445581b0_0 .net "signature_out", 519 0, v0x55584454f7e0_0;  1 drivers
v0x5558445582c0_0 .var "test_message", 255 0;
v0x5558445583a0_0 .var "test_nonce", 255 0;
v0x555844558480_0 .var "test_private_key", 255 0;
v0x555844558560_0 .net "tx_data_out", 255 0, v0x55584454fd00_0;  1 drivers
v0x555844558670_0 .var "user_data_in", 255 0;
v0x555844558780_0 .var "user_data_load", 0 0;
v0x555844558870_0 .var "user_data_valid", 0 0;
v0x555844558960_0 .var "user_key_in", 255 0;
v0x555844558a70_0 .var "user_key_load", 0 0;
v0x555844558b60_0 .var "user_key_valid", 0 0;
v0x555844558c50_0 .var "user_nonce_in", 255 0;
v0x555844558d60_0 .var "user_nonce_load", 0 0;
v0x555844558e50_0 .var "user_nonce_valid", 0 0;
E_0x5558442e9ab0 .event edge, v0x55584454f2b0_0;
S_0x555844537310 .scope module, "dut" "VirtualChip" 3 51, 4 7 0, S_0x555844495e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "s_axi_awaddr";
    .port_info 3 /INPUT 1 "s_axi_awvalid";
    .port_info 4 /OUTPUT 1 "s_axi_awready";
    .port_info 5 /INPUT 32 "s_axi_wdata";
    .port_info 6 /INPUT 4 "s_axi_wstrb";
    .port_info 7 /INPUT 1 "s_axi_wvalid";
    .port_info 8 /OUTPUT 1 "s_axi_wready";
    .port_info 9 /OUTPUT 2 "s_axi_bresp";
    .port_info 10 /OUTPUT 1 "s_axi_bvalid";
    .port_info 11 /INPUT 1 "s_axi_bready";
    .port_info 12 /INPUT 4 "s_axi_araddr";
    .port_info 13 /INPUT 1 "s_axi_arvalid";
    .port_info 14 /OUTPUT 1 "s_axi_arready";
    .port_info 15 /OUTPUT 32 "s_axi_rdata";
    .port_info 16 /OUTPUT 2 "s_axi_rresp";
    .port_info 17 /OUTPUT 1 "s_axi_rvalid";
    .port_info 18 /INPUT 1 "s_axi_rready";
    .port_info 19 /INPUT 256 "user_key_in";
    .port_info 20 /INPUT 1 "user_key_valid";
    .port_info 21 /INPUT 1 "user_key_load";
    .port_info 22 /INPUT 256 "user_data_in";
    .port_info 23 /INPUT 1 "user_data_valid";
    .port_info 24 /INPUT 1 "user_data_load";
    .port_info 25 /INPUT 256 "user_nonce_in";
    .port_info 26 /INPUT 1 "user_nonce_valid";
    .port_info 27 /INPUT 1 "user_nonce_load";
    .port_info 28 /INPUT 1 "format_output";
    .port_info 29 /INPUT 256 "verify_msg_hash";
    .port_info 30 /INPUT 512 "verify_signature";
    .port_info 31 /INPUT 256 "verify_pub_key_x";
    .port_info 32 /INPUT 256 "verify_pub_key_y";
    .port_info 33 /INPUT 1 "verify_start";
    .port_info 34 /OUTPUT 1 "verify_valid";
    .port_info 35 /OUTPUT 1 "verify_done";
    .port_info 36 /OUTPUT 1 "verify_error";
    .port_info 37 /OUTPUT 520 "signature_out";
    .port_info 38 /OUTPUT 256 "tx_data_out";
    .port_info 39 /OUTPUT 1 "output_ready";
    .port_info 40 /OUTPUT 1 "output_error";
L_0x5558444089f0 .functor AND 1, v0x555844539830_0, L_0x555844569660, C4<1>, C4<1>;
L_0x55584452b130 .functor AND 1, v0x555844539830_0, L_0x555844569840, C4<1>, C4<1>;
o0x7f0eabe27f88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55584452b1a0 .functor OR 1, o0x7f0eabe27f88, L_0x55584452b130, C4<0>, C4<0>;
L_0x5558445699d0 .functor BUFZ 1, v0x555844552040_0, C4<0>, C4<0>, C4<0>;
L_0x555844569a90 .functor BUFZ 1, v0x555844551110_0, C4<0>, C4<0>, C4<0>;
L_0x555844569b50 .functor BUFZ 1, v0x5558445511d0_0, C4<0>, C4<0>, C4<0>;
L_0x555844569c50 .functor OR 1, v0x555844544ab0_0, v0x555844550ea0_0, C4<0>, C4<0>;
L_0x555844569db0 .functor OR 1, v0x555844544cf0_0, v0x555844551110_0, C4<0>, C4<0>;
L_0x7f0eab8f60a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555844569ec0 .functor OR 1, v0x555844545190_0, L_0x7f0eab8f60a8, C4<0>, C4<0>;
L_0x555844569f80 .functor OR 1, L_0x555844569ec0, v0x55584454c5b0_0, C4<0>, C4<0>;
L_0x55584456a0f0 .functor OR 1, L_0x555844569f80, v0x55584454a6f0_0, C4<0>, C4<0>;
L_0x55584456a1b0 .functor OR 1, L_0x55584456a0f0, v0x5558445511d0_0, C4<0>, C4<0>;
L_0x7f0eab8f6498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5558445523a0_0 .net/2u *"_ivl_12", 1 0, L_0x7f0eab8f6498;  1 drivers
v0x5558445524a0_0 .net *"_ivl_14", 0 0, L_0x555844569840;  1 drivers
v0x555844552560_0 .net *"_ivl_17", 0 0, L_0x55584452b130;  1 drivers
L_0x7f0eab8f60f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555844552600_0 .net/2u *"_ivl_2", 255 0, L_0x7f0eab8f60f0;  1 drivers
v0x5558445526e0_0 .net *"_ivl_33", 0 0, L_0x555844569ec0;  1 drivers
v0x5558445527a0_0 .net *"_ivl_35", 0 0, L_0x555844569f80;  1 drivers
v0x555844552860_0 .net *"_ivl_37", 0 0, L_0x55584456a0f0;  1 drivers
L_0x7f0eab8f6450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555844552920_0 .net/2u *"_ivl_6", 1 0, L_0x7f0eab8f6450;  1 drivers
v0x555844552a00_0 .net *"_ivl_8", 0 0, L_0x555844569660;  1 drivers
v0x555844552ac0_0 .net "busy", 0 0, L_0x555844569c50;  1 drivers
v0x555844552b60_0 .net "clk", 0 0, v0x555844556c40_0;  1 drivers
v0x555844552e10_0 .net "data_error", 0 0, v0x55584454a6f0_0;  1 drivers
v0x555844552ee0_0 .net "data_ready", 0 0, v0x55584454aa80_0;  1 drivers
v0x555844552fb0_0 .net "done", 0 0, L_0x555844569db0;  1 drivers
v0x555844553080_0 .net "ecdsa_busy", 0 0, v0x555844544ab0_0;  1 drivers
v0x555844553150_0 .net "ecdsa_done", 0 0, v0x555844544cf0_0;  1 drivers
v0x5558445531f0_0 .net "ecdsa_error", 0 0, v0x555844545190_0;  1 drivers
v0x555844553290_0 .net "error", 0 0, L_0x55584456a1b0;  1 drivers
v0x555844553360_0 .net "format_output", 0 0, v0x555844556d00_0;  1 drivers
v0x555844553430_0 .net "formatted_data", 255 0, v0x55584454ac90_0;  1 drivers
v0x555844553500_0 .net "hash_out", 255 0, v0x5558445481b0_0;  1 drivers
v0x5558445535a0_0 .net "key_error", 0 0, L_0x7f0eab8f60a8;  1 drivers
v0x555844553670_0 .net "key_in", 255 0, v0x5558445382a0_0;  1 drivers
v0x555844553740_0 .net "key_ready", 0 0, L_0x5558444870f0;  1 drivers
v0x555844553810_0 .net "msg_in", 255 0, v0x555844538380_0;  1 drivers
v0x5558445538e0_0 .net "nonce", 255 0, v0x55584454c4a0_0;  1 drivers
v0x555844553980_0 .net "nonce_error", 0 0, v0x55584454c5b0_0;  1 drivers
v0x555844553a50_0 .net "nonce_ready", 0 0, v0x55584454c750_0;  1 drivers
v0x555844553b20_0 .net "op_select", 1 0, v0x555844538460_0;  1 drivers
v0x555844553bf0_0 .net "output_error", 0 0, v0x55584454f1f0_0;  alias, 1 drivers
v0x555844553cc0_0 .net "output_ready", 0 0, v0x55584454f2b0_0;  alias, 1 drivers
v0x555844553d90_0 .net "priv_key", 255 0, L_0x555844497f40;  1 drivers
L_0x7f0eab8f6018 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555844553e30_0 .net "pub_key_x", 255 0, L_0x7f0eab8f6018;  1 drivers
L_0x7f0eab8f6060 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555844554130_0 .net "pub_key_y", 255 0, L_0x7f0eab8f6060;  1 drivers
v0x555844554220_0 .net "rst_n", 0 0, v0x555844556ff0_0;  1 drivers
v0x5558445544d0_0 .net "s_axi_araddr", 3 0, v0x5558445570e0_0;  1 drivers
v0x555844554570_0 .net "s_axi_arready", 0 0, v0x555844538980_0;  alias, 1 drivers
v0x555844554610_0 .net "s_axi_arvalid", 0 0, v0x5558445572c0_0;  1 drivers
v0x5558445546b0_0 .net "s_axi_awaddr", 3 0, v0x5558445573b0_0;  1 drivers
v0x555844554780_0 .net "s_axi_awready", 0 0, v0x555844538be0_0;  alias, 1 drivers
v0x555844554850_0 .net "s_axi_awvalid", 0 0, v0x5558445575d0_0;  1 drivers
v0x555844554920_0 .net "s_axi_bready", 0 0, v0x5558445576c0_0;  1 drivers
v0x5558445549f0_0 .net "s_axi_bresp", 1 0, v0x555844538f30_0;  alias, 1 drivers
v0x555844554ac0_0 .net "s_axi_bvalid", 0 0, v0x555844539010_0;  alias, 1 drivers
v0x555844554b90_0 .net "s_axi_rdata", 31 0, v0x5558445390d0_0;  alias, 1 drivers
v0x555844554c60_0 .net "s_axi_rready", 0 0, v0x555844557ac0_0;  1 drivers
v0x555844554d30_0 .net "s_axi_rresp", 1 0, v0x555844539270_0;  alias, 1 drivers
v0x555844554e00_0 .net "s_axi_rvalid", 0 0, v0x555844539350_0;  alias, 1 drivers
v0x555844554ed0_0 .net "s_axi_wdata", 31 0, v0x555844557db0_0;  1 drivers
v0x555844554fa0_0 .net "s_axi_wready", 0 0, v0x5558445394f0_0;  alias, 1 drivers
v0x555844555070_0 .net "s_axi_wstrb", 3 0, v0x555844557fb0_0;  1 drivers
v0x555844555140_0 .net "s_axi_wvalid", 0 0, v0x5558445580c0_0;  1 drivers
v0x555844555210_0 .net "sig_out", 519 0, v0x555844546420_0;  1 drivers
v0x555844555300_0 .net "signature_out", 519 0, v0x55584454f7e0_0;  alias, 1 drivers
v0x5558445553a0_0 .net "start_op", 0 0, v0x555844539830_0;  1 drivers
v0x555844555470_0 .net "tx_data_out", 255 0, v0x55584454fd00_0;  alias, 1 drivers
v0x555844555540_0 .net "user_data_in", 255 0, v0x555844558670_0;  1 drivers
v0x555844555610_0 .net "user_data_load", 0 0, v0x555844558780_0;  1 drivers
v0x5558445556e0_0 .net "user_data_valid", 0 0, v0x555844558870_0;  1 drivers
v0x5558445557b0_0 .net "user_key_in", 255 0, v0x555844558960_0;  1 drivers
v0x555844555880_0 .net "user_key_load", 0 0, v0x555844558a70_0;  1 drivers
v0x555844555950_0 .net "user_key_valid", 0 0, v0x555844558b60_0;  1 drivers
v0x555844555a20_0 .net "user_nonce_in", 255 0, v0x555844558c50_0;  1 drivers
v0x555844555af0_0 .net "user_nonce_load", 0 0, v0x555844558d60_0;  1 drivers
v0x555844555bc0_0 .net "user_nonce_valid", 0 0, v0x555844558e50_0;  1 drivers
v0x555844555c90_0 .net "verifier_busy", 0 0, v0x555844550ea0_0;  1 drivers
v0x555844555d60_0 .net "verifier_done", 0 0, v0x555844551110_0;  1 drivers
v0x555844555e30_0 .net "verifier_error", 0 0, v0x5558445511d0_0;  1 drivers
v0x555844555f00_0 .net "verifier_valid", 0 0, v0x555844552040_0;  1 drivers
v0x555844555fd0_0 .net "verify_done", 0 0, L_0x555844569a90;  1 drivers
v0x555844556070_0 .net "verify_error", 0 0, L_0x555844569b50;  1 drivers
o0x7f0eabe27898 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555844556110_0 .net "verify_msg_hash", 255 0, o0x7f0eabe27898;  0 drivers
o0x7f0eabe27958 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5558445561e0_0 .net "verify_pub_key_x", 255 0, o0x7f0eabe27958;  0 drivers
o0x7f0eabe27988 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5558445562b0_0 .net "verify_pub_key_y", 255 0, o0x7f0eabe27988;  0 drivers
o0x7f0eabe27a18 .functor BUFZ 512, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555844556380_0 .net "verify_signature", 511 0, o0x7f0eabe27a18;  0 drivers
v0x555844556450_0 .net "verify_start", 0 0, o0x7f0eabe27f88;  0 drivers
v0x5558445564f0_0 .net "verify_valid", 0 0, L_0x5558445699d0;  1 drivers
L_0x555844558f40 .part v0x555844546420_0, 0, 256;
L_0x5558445690d0 .concat [ 256 256 0 0], v0x555844538380_0, L_0x7f0eab8f60f0;
L_0x555844569660 .cmp/eq 2, v0x555844538460_0, L_0x7f0eab8f6450;
L_0x555844569840 .cmp/eq 2, v0x555844538460_0, L_0x7f0eab8f6498;
S_0x5558445378a0 .scope module, "axi_if" "AXI_Interface" 4 66, 5 6 0, S_0x555844537310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "s_axi_awaddr";
    .port_info 3 /INPUT 1 "s_axi_awvalid";
    .port_info 4 /OUTPUT 1 "s_axi_awready";
    .port_info 5 /INPUT 32 "s_axi_wdata";
    .port_info 6 /INPUT 4 "s_axi_wstrb";
    .port_info 7 /INPUT 1 "s_axi_wvalid";
    .port_info 8 /OUTPUT 1 "s_axi_wready";
    .port_info 9 /OUTPUT 2 "s_axi_bresp";
    .port_info 10 /OUTPUT 1 "s_axi_bvalid";
    .port_info 11 /INPUT 1 "s_axi_bready";
    .port_info 12 /INPUT 4 "s_axi_araddr";
    .port_info 13 /INPUT 1 "s_axi_arvalid";
    .port_info 14 /OUTPUT 1 "s_axi_arready";
    .port_info 15 /OUTPUT 32 "s_axi_rdata";
    .port_info 16 /OUTPUT 2 "s_axi_rresp";
    .port_info 17 /OUTPUT 1 "s_axi_rvalid";
    .port_info 18 /INPUT 1 "s_axi_rready";
    .port_info 19 /OUTPUT 1 "start_op";
    .port_info 20 /OUTPUT 2 "op_select";
    .port_info 21 /OUTPUT 256 "msg_in";
    .port_info 22 /OUTPUT 256 "key_in";
    .port_info 23 /INPUT 256 "sig_out";
    .port_info 24 /INPUT 256 "hash_out";
    .port_info 25 /INPUT 1 "busy";
    .port_info 26 /INPUT 1 "done";
    .port_info 27 /INPUT 1 "error";
P_0x555844519140 .param/l "ADDR_WIDTH" 0 5 7, +C4<00000000000000000000000000000100>;
P_0x555844519180 .param/l "DATA_WIDTH" 0 5 8, +C4<00000000000000000000000000100000>;
v0x555844537e70_0 .net "busy", 0 0, L_0x555844569c50;  alias, 1 drivers
v0x555844537f50_0 .net "clk", 0 0, v0x555844556c40_0;  alias, 1 drivers
v0x555844538010_0 .net "done", 0 0, L_0x555844569db0;  alias, 1 drivers
v0x5558445380b0_0 .net "error", 0 0, L_0x55584456a1b0;  alias, 1 drivers
v0x555844538170_0 .net "hash_out", 255 0, v0x5558445481b0_0;  alias, 1 drivers
v0x5558445382a0_0 .var "key_in", 255 0;
v0x555844538380_0 .var "msg_in", 255 0;
v0x555844538460_0 .var "op_select", 1 0;
v0x555844538540_0 .var "reg_control", 31 0;
v0x555844538620_0 .var "reg_data_in", 31 0;
v0x555844538700_0 .var "reg_status", 31 0;
v0x5558445387e0_0 .net "rst_n", 0 0, v0x555844556ff0_0;  alias, 1 drivers
v0x5558445388a0_0 .net "s_axi_araddr", 3 0, v0x5558445570e0_0;  alias, 1 drivers
v0x555844538980_0 .var "s_axi_arready", 0 0;
v0x555844538a40_0 .net "s_axi_arvalid", 0 0, v0x5558445572c0_0;  alias, 1 drivers
v0x555844538b00_0 .net "s_axi_awaddr", 3 0, v0x5558445573b0_0;  alias, 1 drivers
v0x555844538be0_0 .var "s_axi_awready", 0 0;
v0x555844538db0_0 .net "s_axi_awvalid", 0 0, v0x5558445575d0_0;  alias, 1 drivers
v0x555844538e70_0 .net "s_axi_bready", 0 0, v0x5558445576c0_0;  alias, 1 drivers
v0x555844538f30_0 .var "s_axi_bresp", 1 0;
v0x555844539010_0 .var "s_axi_bvalid", 0 0;
v0x5558445390d0_0 .var "s_axi_rdata", 31 0;
v0x5558445391b0_0 .net "s_axi_rready", 0 0, v0x555844557ac0_0;  alias, 1 drivers
v0x555844539270_0 .var "s_axi_rresp", 1 0;
v0x555844539350_0 .var "s_axi_rvalid", 0 0;
v0x555844539410_0 .net "s_axi_wdata", 31 0, v0x555844557db0_0;  alias, 1 drivers
v0x5558445394f0_0 .var "s_axi_wready", 0 0;
v0x5558445395b0_0 .net "s_axi_wstrb", 3 0, v0x555844557fb0_0;  alias, 1 drivers
v0x555844539690_0 .net "s_axi_wvalid", 0 0, v0x5558445580c0_0;  alias, 1 drivers
v0x555844539750_0 .net "sig_out", 255 0, L_0x555844558f40;  1 drivers
v0x555844539830_0 .var "start_op", 0 0;
E_0x5558442e9b30/0 .event negedge, v0x5558445387e0_0;
E_0x5558442e9b30/1 .event posedge, v0x555844537f50_0;
E_0x5558442e9b30 .event/or E_0x5558442e9b30/0, E_0x5558442e9b30/1;
E_0x55584452af90/0 .event edge, v0x5558445388a0_0, v0x555844538540_0, v0x5558445380b0_0, v0x555844538010_0;
E_0x55584452af90/1 .event edge, v0x555844537e70_0, v0x555844538620_0, v0x555844539750_0;
E_0x55584452af90 .event/or E_0x55584452af90/0, E_0x55584452af90/1;
S_0x555844539c70 .scope module, "ecdsa" "ECDSA_Signer" 4 138, 6 7 0, S_0x555844537310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 256 "msg_in";
    .port_info 3 /INPUT 256 "priv_key";
    .port_info 4 /INPUT 256 "nonce";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 520 "sig_out";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "done";
    .port_info 9 /OUTPUT 1 "error";
P_0x555844539e20 .param/l "CALC_K_INV" 1 6 29, C4<0010>;
P_0x555844539e60 .param/l "CALC_R" 1 6 28, C4<0001>;
P_0x555844539ea0 .param/l "CALC_S" 1 6 30, C4<0011>;
P_0x555844539ee0 .param/l "CALC_V" 1 6 31, C4<0100>;
P_0x555844539f20 .param/l "COMPLETE" 1 6 33, C4<0110>;
P_0x555844539f60 .param/l "ERROR_STATE" 1 6 34, C4<0111>;
P_0x555844539fa0 .param/l "GX" 1 6 23, C4<0111100110111110011001100111111011111001110111001011101110101100010101011010000001100010100101011100111010000111000010110000011100000010100110111111110011011011001011011100111000101000110110010101100111110010100000010101101100010110111110000001011110011000>;
P_0x555844539fe0 .param/l "GY" 1 6 24, C4<0100100000111010110110100111011100100110101000111100010001100101010111011010010011111011111111000000111000010001000010001010100011111101000101111011010001001000101001101000010101010100000110011001110001000111110100001000111111111011000100001101010010111000>;
P_0x55584453a020 .param/l "IDLE" 1 6 27, C4<0000>;
P_0x55584453a060 .param/l "N" 1 6 22, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111010111010101011101101110011100110101011110100100010100000001110111011111111010010010111101000110011010000001101100100000101000001>;
P_0x55584453a0a0 .param/l "P" 1 6 21, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111111111111111110000101111>;
P_0x55584453a0e0 .param/l "VALIDATE" 1 6 32, C4<0101>;
L_0x7f0eab8f6258 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x555844544730_0 .net/2u *"_ivl_0", 3 0, L_0x7f0eab8f6258;  1 drivers
L_0x7f0eab8f6378 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x555844544830_0 .net/2u *"_ivl_12", 3 0, L_0x7f0eab8f6378;  1 drivers
L_0x7f0eab8f6408 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x555844544910_0 .net/2u *"_ivl_18", 3 0, L_0x7f0eab8f6408;  1 drivers
L_0x7f0eab8f62e8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5558445449d0_0 .net/2u *"_ivl_6", 3 0, L_0x7f0eab8f62e8;  1 drivers
v0x555844544ab0_0 .var "busy", 0 0;
v0x555844544b70_0 .net "clk", 0 0, v0x555844556c40_0;  alias, 1 drivers
v0x555844544c10_0 .var "cycle_count", 15 0;
v0x555844544cf0_0 .var "done", 0 0;
v0x555844544db0_0 .net "ec_busy", 0 0, v0x55584453fa00_0;  1 drivers
v0x555844544e50_0 .net "ec_done", 0 0, v0x55584453fb90_0;  1 drivers
v0x555844544f20_0 .net "ec_error", 0 0, v0x55584453fc30_0;  1 drivers
v0x555844544ff0_0 .net "ec_x", 255 0, v0x555844541090_0;  1 drivers
v0x5558445450c0_0 .net "ec_y", 255 0, v0x555844541170_0;  1 drivers
v0x555844545190_0 .var "error", 0 0;
v0x555844545230_0 .var "k_inv", 255 0;
v0x555844545300_0 .net "mod_add_busy", 0 0, v0x555844541820_0;  1 drivers
v0x5558445453d0_0 .net "mod_add_done", 0 0, v0x555844541990_0;  1 drivers
v0x5558445455b0_0 .net "mod_add_error", 0 0, v0x555844541aa0_0;  1 drivers
v0x555844545680_0 .net "mod_add_result", 255 0, v0x555844541c40_0;  1 drivers
v0x555844545750_0 .net "mod_inv_busy", 0 0, v0x555844542750_0;  1 drivers
v0x555844545820_0 .net "mod_inv_done", 0 0, v0x555844542980_0;  1 drivers
v0x5558445458f0_0 .net "mod_inv_error", 0 0, v0x555844542a90_0;  1 drivers
v0x5558445459c0_0 .net "mod_inv_result", 255 0, v0x555844542c30_0;  1 drivers
v0x555844545a90_0 .net "mod_mul_busy", 0 0, v0x5558445437f0_0;  1 drivers
v0x555844545b60_0 .net "mod_mul_done", 0 0, v0x555844543b80_0;  1 drivers
v0x555844545c30_0 .net "mod_mul_error", 0 0, v0x555844543c40_0;  1 drivers
v0x555844545d00_0 .net "mod_mul_result", 255 0, v0x555844543fa0_0;  1 drivers
v0x555844545dd0_0 .net "msg_in", 255 0, v0x5558445481b0_0;  alias, 1 drivers
v0x555844545e70_0 .var "next_state", 3 0;
v0x555844545f10_0 .net "nonce", 255 0, v0x55584454c4a0_0;  alias, 1 drivers
v0x555844546000_0 .net "priv_key", 255 0, L_0x555844497f40;  alias, 1 drivers
v0x5558445460a0_0 .var "r", 255 0;
v0x555844546140_0 .net "rst_n", 0 0, v0x555844556ff0_0;  alias, 1 drivers
v0x5558445461e0_0 .var "rx", 255 0;
v0x555844546280_0 .var "ry", 255 0;
v0x555844546340_0 .var "s", 255 0;
v0x555844546420_0 .var "sig_out", 519 0;
v0x555844546500_0 .net "start", 0 0, L_0x5558444089f0;  1 drivers
v0x5558445465c0_0 .var "state", 3 0;
v0x5558445466a0_0 .var "temp_result", 255 0;
v0x5558445467b0_0 .var "v", 7 0;
E_0x55584453ab30/0 .event edge, v0x5558445465c0_0, v0x555844546500_0, v0x55584453fc30_0, v0x55584453fb90_0;
E_0x55584453ab30/1 .event edge, v0x555844544c10_0, v0x555844542a90_0, v0x555844542980_0, v0x555844543c40_0;
E_0x55584453ab30/2 .event edge, v0x555844541aa0_0, v0x555844543b80_0, v0x555844541990_0, v0x5558445460a0_0;
E_0x55584453ab30/3 .event edge, v0x555844546340_0, v0x5558445467b0_0;
E_0x55584453ab30 .event/or E_0x55584453ab30/0, E_0x55584453ab30/1, E_0x55584453ab30/2, E_0x55584453ab30/3;
L_0x555844569260 .cmp/eq 4, v0x5558445465c0_0, L_0x7f0eab8f6258;
L_0x555844569300 .cmp/eq 4, v0x5558445465c0_0, L_0x7f0eab8f62e8;
L_0x555844569440 .cmp/eq 4, v0x5558445465c0_0, L_0x7f0eab8f6378;
L_0x555844569530 .cmp/eq 4, v0x5558445465c0_0, L_0x7f0eab8f6408;
S_0x55584453abf0 .scope module, "ec_mult" "EC_Point_Multiplier" 6 48, 6 296 0, S_0x555844539c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 256 "k";
    .port_info 3 /INPUT 1 "start";
    .port_info 4 /OUTPUT 256 "x";
    .port_info 5 /OUTPUT 256 "y";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "error";
P_0x55584453adf0 .param/l "DONE" 1 6 375, C4<011>;
P_0x55584453ae30 .param/l "GX" 1 6 309, C4<0111100110111110011001100111111011111001110111001011101110101100010101011010000001100010100101011100111010000111000010110000011100000010100110111111110011011011001011011100111000101000110110010101100111110010100000010101101100010110111110000001011110011000>;
P_0x55584453ae70 .param/l "GY" 1 6 310, C4<0100100000111010110110100111011100100110101000111100010001100101010111011010010011111011111111000000111000010001000010001010100011111101000101111011010001001000101001101000010101010100000110011001110001000111110100001000111111111011000100001101010010111000>;
P_0x55584453aeb0 .param/l "IDLE" 1 6 372, C4<000>;
P_0x55584453aef0 .param/l "INIT" 1 6 373, C4<001>;
P_0x55584453af30 .param/l "LOOP" 1 6 374, C4<010>;
P_0x55584453af70 .param/l "P" 1 6 308, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111111111111111110000101111>;
v0x55584453f900_0 .var "bit_count", 7 0;
v0x55584453fa00_0 .var "busy", 0 0;
v0x55584453fac0_0 .net "clk", 0 0, v0x555844556c40_0;  alias, 1 drivers
v0x55584453fb90_0 .var "done", 0 0;
v0x55584453fc30_0 .var "error", 0 0;
v0x55584453fcf0_0 .net "k", 255 0, v0x55584454c4a0_0;  alias, 1 drivers
v0x55584453fdd0_0 .var "k_reg", 255 0;
v0x55584453feb0_0 .var "lambda", 255 0;
v0x55584453ff70_0 .net "mod_add_busy", 0 0, v0x55584453bbb0_0;  1 drivers
v0x5558445400a0_0 .net "mod_add_done", 0 0, v0x55584453bd20_0;  1 drivers
v0x555844540140_0 .net "mod_add_result", 255 0, v0x55584453bfb0_0;  1 drivers
v0x5558445401e0_0 .net "mod_inv_busy", 0 0, v0x55584453ca40_0;  1 drivers
v0x5558445402d0_0 .net "mod_inv_done", 0 0, v0x55584453cce0_0;  1 drivers
v0x555844540370_0 .net "mod_inv_result", 255 0, v0x55584453cf90_0;  1 drivers
v0x555844540410_0 .net "mod_mul_busy", 0 0, v0x55584453db40_0;  1 drivers
v0x555844540500_0 .net "mod_mul_done", 0 0, v0x55584453ddc0_0;  1 drivers
v0x5558445405a0_0 .net "mod_mul_result", 255 0, v0x55584453e270_0;  1 drivers
v0x555844540780_0 .net "mod_sub_busy", 0 0, v0x55584453ecc0_0;  1 drivers
v0x555844540870_0 .net "mod_sub_done", 0 0, v0x55584453efa0_0;  1 drivers
v0x555844540910_0 .net "mod_sub_result", 255 0, v0x55584453f200_0;  1 drivers
v0x5558445409e0_0 .var "px", 255 0;
v0x555844540ab0_0 .var "py", 255 0;
v0x555844540b80_0 .var "qx", 255 0;
v0x555844540c50_0 .var "qy", 255 0;
v0x555844540d20_0 .net "rst_n", 0 0, v0x555844556ff0_0;  alias, 1 drivers
v0x555844540dc0_0 .net "start", 0 0, L_0x555844569260;  1 drivers
v0x555844540e60_0 .var "state", 2 0;
v0x555844540f00_0 .var "temp_x", 255 0;
v0x555844540fd0_0 .var "temp_y", 255 0;
v0x555844541090_0 .var "x", 255 0;
v0x555844541170_0 .var "y", 255 0;
S_0x55584453b6f0 .scope module, "mod_add" "Modular_Adder" 6 323, 6 610 0, S_0x55584453abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 256 "a";
    .port_info 3 /INPUT 256 "b";
    .port_info 4 /INPUT 256 "modulus";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 256 "result";
    .port_info 7 /OUTPUT 1 "done";
    .port_info 8 /OUTPUT 1 "busy";
    .port_info 9 /OUTPUT 1 "error";
v0x55584453b9d0_0 .net "a", 255 0, v0x5558445409e0_0;  1 drivers
v0x55584453bad0_0 .net "b", 255 0, v0x555844540b80_0;  1 drivers
v0x55584453bbb0_0 .var "busy", 0 0;
v0x55584453bc50_0 .net "clk", 0 0, v0x555844556c40_0;  alias, 1 drivers
v0x55584453bd20_0 .var "done", 0 0;
v0x55584453be10_0 .var "error", 0 0;
L_0x7f0eab8f6138 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111111111111111110000101111>, C4<0>, C4<0>, C4<0>;
v0x55584453bed0_0 .net "modulus", 255 0, L_0x7f0eab8f6138;  1 drivers
v0x55584453bfb0_0 .var "result", 255 0;
v0x55584453c090_0 .net "rst_n", 0 0, v0x555844556ff0_0;  alias, 1 drivers
v0x55584453c130_0 .net "start", 0 0, v0x55584453bbb0_0;  alias, 1 drivers
v0x55584453c200_0 .var "sum", 256 0;
v0x55584453c2a0_0 .var "temp_a", 255 0;
v0x55584453c380_0 .var "temp_b", 255 0;
v0x55584453c460_0 .var "temp_mod", 255 0;
S_0x55584453c680 .scope module, "mod_inv" "Modular_Inverse" 6 359, 6 463 0, S_0x55584453abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 256 "a";
    .port_info 3 /INPUT 256 "modulus";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 256 "result";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "error";
v0x55584453c960_0 .net "a", 255 0, v0x555844540f00_0;  1 drivers
v0x55584453ca40_0 .var "busy", 0 0;
v0x55584453cb00_0 .net "clk", 0 0, v0x555844556c40_0;  alias, 1 drivers
v0x55584453cc20_0 .var "count", 7 0;
v0x55584453cce0_0 .var "done", 0 0;
v0x55584453cdf0_0 .var "error", 0 0;
L_0x7f0eab8f6210 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111111111111111110000101111>, C4<0>, C4<0>, C4<0>;
v0x55584453ceb0_0 .net "modulus", 255 0, L_0x7f0eab8f6210;  1 drivers
v0x55584453cf90_0 .var "result", 255 0;
v0x55584453d070_0 .net "rst_n", 0 0, v0x555844556ff0_0;  alias, 1 drivers
v0x55584453d1a0_0 .net "start", 0 0, v0x55584453ca40_0;  alias, 1 drivers
v0x55584453d240_0 .var "u", 255 0;
v0x55584453d300_0 .var "v", 255 0;
v0x55584453d3e0_0 .var "x1", 255 0;
v0x55584453d4c0_0 .var "x2", 255 0;
S_0x55584453d710 .scope module, "mod_mul" "Modular_Multiplier" 6 347, 6 548 0, S_0x55584453abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 256 "a";
    .port_info 3 /INPUT 256 "b";
    .port_info 4 /INPUT 256 "modulus";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 256 "result";
    .port_info 7 /OUTPUT 1 "done";
    .port_info 8 /OUTPUT 1 "busy";
    .port_info 9 /OUTPUT 1 "error";
v0x55584453d9a0_0 .net "a", 255 0, v0x55584453feb0_0;  1 drivers
v0x55584453da80_0 .net "b", 255 0, v0x55584453feb0_0;  alias, 1 drivers
v0x55584453db40_0 .var "busy", 0 0;
v0x55584453dc10_0 .net "clk", 0 0, v0x555844556c40_0;  alias, 1 drivers
v0x55584453dcb0_0 .var "count", 8 0;
v0x55584453ddc0_0 .var "done", 0 0;
v0x55584453de80_0 .var "error", 0 0;
L_0x7f0eab8f61c8 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111111111111111110000101111>, C4<0>, C4<0>, C4<0>;
v0x55584453df40_0 .net "modulus", 255 0, L_0x7f0eab8f61c8;  1 drivers
v0x55584453e020_0 .var "partial_result", 255 0;
v0x55584453e190_0 .var "product", 511 0;
v0x55584453e270_0 .var "result", 255 0;
v0x55584453e350_0 .net "rst_n", 0 0, v0x555844556ff0_0;  alias, 1 drivers
v0x55584453e3f0_0 .net "start", 0 0, v0x55584453db40_0;  alias, 1 drivers
v0x55584453e490_0 .var "temp_a", 255 0;
v0x55584453e550_0 .var "temp_b", 255 0;
v0x55584453e630_0 .var "temp_mod", 255 0;
S_0x55584453e850 .scope module, "mod_sub" "Modular_Subtractor" 6 335, 6 658 0, S_0x55584453abf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 256 "a";
    .port_info 3 /INPUT 256 "b";
    .port_info 4 /INPUT 256 "modulus";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 256 "result";
    .port_info 7 /OUTPUT 1 "done";
    .port_info 8 /OUTPUT 1 "busy";
    .port_info 9 /OUTPUT 1 "error";
v0x55584453eae0_0 .net "a", 255 0, v0x555844540ab0_0;  1 drivers
v0x55584453ebe0_0 .net "b", 255 0, v0x555844540c50_0;  1 drivers
v0x55584453ecc0_0 .var "busy", 0 0;
v0x55584453ed90_0 .net "clk", 0 0, v0x555844556c40_0;  alias, 1 drivers
v0x55584453eec0_0 .var "diff", 255 0;
v0x55584453efa0_0 .var "done", 0 0;
v0x55584453f060_0 .var "error", 0 0;
L_0x7f0eab8f6180 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111111111111111110000101111>, C4<0>, C4<0>, C4<0>;
v0x55584453f120_0 .net "modulus", 255 0, L_0x7f0eab8f6180;  1 drivers
v0x55584453f200_0 .var "result", 255 0;
v0x55584453f370_0 .net "rst_n", 0 0, v0x555844556ff0_0;  alias, 1 drivers
v0x55584453f4a0_0 .net "start", 0 0, v0x55584453ecc0_0;  alias, 1 drivers
v0x55584453f540_0 .var "temp_a", 255 0;
v0x55584453f600_0 .var "temp_b", 255 0;
v0x55584453f6e0_0 .var "temp_mod", 255 0;
S_0x5558445413c0 .scope module, "mod_adder" "Modular_Adder" 6 94, 6 610 0, S_0x555844539c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 256 "a";
    .port_info 3 /INPUT 256 "b";
    .port_info 4 /INPUT 256 "modulus";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 256 "result";
    .port_info 7 /OUTPUT 1 "done";
    .port_info 8 /OUTPUT 1 "busy";
    .port_info 9 /OUTPUT 1 "error";
v0x555844541670_0 .net "a", 255 0, v0x5558445481b0_0;  alias, 1 drivers
v0x555844541760_0 .net "b", 255 0, v0x5558445466a0_0;  1 drivers
v0x555844541820_0 .var "busy", 0 0;
v0x5558445418f0_0 .net "clk", 0 0, v0x555844556c40_0;  alias, 1 drivers
v0x555844541990_0 .var "done", 0 0;
v0x555844541aa0_0 .var "error", 0 0;
L_0x7f0eab8f63c0 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111010111010101011101101110011100110101011110100100010100000001110111011111111010010010111101000110011010000001101100100000101000001>, C4<0>, C4<0>, C4<0>;
v0x555844541b60_0 .net "modulus", 255 0, L_0x7f0eab8f63c0;  1 drivers
v0x555844541c40_0 .var "result", 255 0;
v0x555844541d20_0 .net "rst_n", 0 0, v0x555844556ff0_0;  alias, 1 drivers
v0x555844541dc0_0 .net "start", 0 0, L_0x555844569530;  1 drivers
v0x555844541e80_0 .var "sum", 256 0;
v0x555844541f60_0 .var "temp_a", 255 0;
v0x555844542040_0 .var "temp_b", 255 0;
v0x555844542120_0 .var "temp_mod", 255 0;
S_0x5558445423a0 .scope module, "mod_inverse" "Modular_Inverse" 6 63, 6 463 0, S_0x555844539c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 256 "a";
    .port_info 3 /INPUT 256 "modulus";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /OUTPUT 256 "result";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "error";
v0x555844542660_0 .net "a", 255 0, v0x55584454c4a0_0;  alias, 1 drivers
v0x555844542750_0 .var "busy", 0 0;
v0x5558445427f0_0 .net "clk", 0 0, v0x555844556c40_0;  alias, 1 drivers
v0x5558445428c0_0 .var "count", 7 0;
v0x555844542980_0 .var "done", 0 0;
v0x555844542a90_0 .var "error", 0 0;
L_0x7f0eab8f62a0 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111010111010101011101101110011100110101011110100100010100000001110111011111111010010010111101000110011010000001101100100000101000001>, C4<0>, C4<0>, C4<0>;
v0x555844542b50_0 .net "modulus", 255 0, L_0x7f0eab8f62a0;  1 drivers
v0x555844542c30_0 .var "result", 255 0;
v0x555844542d10_0 .net "rst_n", 0 0, v0x555844556ff0_0;  alias, 1 drivers
v0x555844542e40_0 .net "start", 0 0, L_0x555844569300;  1 drivers
v0x555844542f00_0 .var "u", 255 0;
v0x555844542fe0_0 .var "v", 255 0;
v0x5558445430c0_0 .var "x1", 255 0;
v0x5558445431a0_0 .var "x2", 255 0;
S_0x5558445433a0 .scope module, "mod_multiplier" "Modular_Multiplier" 6 78, 6 548 0, S_0x555844539c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 256 "a";
    .port_info 3 /INPUT 256 "b";
    .port_info 4 /INPUT 256 "modulus";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 256 "result";
    .port_info 7 /OUTPUT 1 "done";
    .port_info 8 /OUTPUT 1 "busy";
    .port_info 9 /OUTPUT 1 "error";
v0x555844543630_0 .net "a", 255 0, v0x555844545230_0;  1 drivers
v0x555844543730_0 .net "b", 255 0, v0x5558445466a0_0;  alias, 1 drivers
v0x5558445437f0_0 .var "busy", 0 0;
v0x5558445438c0_0 .net "clk", 0 0, v0x555844556c40_0;  alias, 1 drivers
v0x555844543a70_0 .var "count", 8 0;
v0x555844543b80_0 .var "done", 0 0;
v0x555844543c40_0 .var "error", 0 0;
L_0x7f0eab8f6330 .functor BUFT 1, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111010111010101011101101110011100110101011110100100010100000001110111011111111010010010111101000110011010000001101100100000101000001>, C4<0>, C4<0>, C4<0>;
v0x555844543d00_0 .net "modulus", 255 0, L_0x7f0eab8f6330;  1 drivers
v0x555844543de0_0 .var "partial_result", 255 0;
v0x555844543ec0_0 .var "product", 511 0;
v0x555844543fa0_0 .var "result", 255 0;
v0x555844544080_0 .net "rst_n", 0 0, v0x555844556ff0_0;  alias, 1 drivers
v0x555844544230_0 .net "start", 0 0, L_0x555844569440;  1 drivers
v0x5558445442f0_0 .var "temp_a", 255 0;
v0x5558445443d0_0 .var "temp_b", 255 0;
v0x5558445444b0_0 .var "temp_mod", 255 0;
S_0x5558445469d0 .scope module, "keccak" "Keccak256_Module" 4 129, 7 1 0, S_0x555844537310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 512 "data_in";
    .port_info 3 /OUTPUT 256 "hash_out";
P_0x555844546bb0 .param/l "LANE_SIZE" 1 7 13, +C4<00000000000000000000000001000000>;
P_0x555844546bf0 .param/l "NUM_LANES" 1 7 14, +C4<00000000000000000000000000011001>;
P_0x555844546c30 .param/l "ROUNDS" 1 7 12, +C4<00000000000000000000000000011000>;
v0x555844547f20_0 .net "clk", 0 0, v0x555844556c40_0;  alias, 1 drivers
v0x555844547fe0_0 .net "data_in", 511 0, L_0x5558445690d0;  1 drivers
v0x5558445480c0_0 .var "hash", 255 0;
v0x5558445481b0_0 .var "hash_out", 255 0;
v0x555844548270 .array "rho_offsets", 24 0, 5 0;
v0x555844548380 .array "round_constants", 23 0, 63 0;
v0x555844548440_0 .net "rst", 0 0, v0x555844556ff0_0;  alias, 1 drivers
v0x5558445484e0_0 .var "state", 1599 0;
E_0x555844546dd0 .event posedge, v0x5558445387e0_0, v0x555844537f50_0;
S_0x555844546e30 .scope task, "keccak_permutation" "keccak_permutation" 7 97, 7 97 0, S_0x5558445469d0;
 .timescale 0 0;
v0x555844547030_0 .var "A", 1599 0;
v0x555844547130_0 .var "B", 1599 0;
v0x555844547210 .array "C", 4 0, 63 0;
v0x5558445472e0 .array "D", 4 0, 63 0;
v0x5558445473a0_0 .var/i "i", 31 0;
v0x5558445474d0_0 .var "in_state", 1599 0;
v0x5558445475b0_0 .var "lane_data", 63 0;
v0x555844547690_0 .var "out_state", 1599 0;
v0x555844547770_0 .var "rho_offset", 5 0;
v0x555844547850_0 .var/i "x", 31 0;
v0x555844547930_0 .var/i "y", 31 0;
TD_virtual_chip_tb.dut.keccak.keccak_permutation ;
    %load/vec4 v0x5558445474d0_0;
    %store/vec4 v0x555844547030_0, 0, 1600;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5558445473a0_0, 0, 32;
T_4.8 ;
    %load/vec4 v0x5558445473a0_0;
    %cmpi/s 24, 0, 32;
    %jmp/0xz T_4.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555844547850_0, 0, 32;
T_4.10 ;
    %load/vec4 v0x555844547850_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_4.11, 5;
    %load/vec4 v0x555844547030_0;
    %load/vec4 v0x555844547850_0;
    %part/s 1;
    %pad/u 64;
    %load/vec4 v0x555844547030_0;
    %load/vec4 v0x555844547850_0;
    %addi 5, 0, 32;
    %part/s 1;
    %pad/u 64;
    %xor;
    %load/vec4 v0x555844547030_0;
    %load/vec4 v0x555844547850_0;
    %addi 10, 0, 32;
    %part/s 1;
    %pad/u 64;
    %xor;
    %load/vec4 v0x555844547030_0;
    %load/vec4 v0x555844547850_0;
    %addi 15, 0, 32;
    %part/s 1;
    %pad/u 64;
    %xor;
    %load/vec4 v0x555844547030_0;
    %load/vec4 v0x555844547850_0;
    %addi 20, 0, 32;
    %part/s 1;
    %pad/u 64;
    %xor;
    %ix/getv/s 4, v0x555844547850_0;
    %store/vec4a v0x555844547210, 4, 0;
    %load/vec4 v0x555844547850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555844547850_0, 0, 32;
    %jmp T_4.10;
T_4.11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555844547850_0, 0, 32;
T_4.12 ;
    %load/vec4 v0x555844547850_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_4.13, 5;
    %load/vec4 v0x555844547850_0;
    %pad/s 33;
    %addi 4, 0, 33;
    %pushi/vec4 5, 0, 33;
    %mod/s;
    %ix/vec4/s 4;
    %load/vec4a v0x555844547210, 4;
    %load/vec4 v0x555844547850_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %pushi/vec4 5, 0, 33;
    %mod/s;
    %ix/vec4/s 4;
    %load/vec4a v0x555844547210, 4;
    %parti/s 63, 0, 2;
    %load/vec4 v0x555844547850_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %pushi/vec4 5, 0, 33;
    %mod/s;
    %ix/vec4/s 4;
    %load/vec4a v0x555844547210, 4;
    %parti/s 1, 63, 7;
    %concat/vec4; draw_concat_vec4
    %xor;
    %ix/getv/s 4, v0x555844547850_0;
    %store/vec4a v0x5558445472e0, 4, 0;
    %load/vec4 v0x555844547850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555844547850_0, 0, 32;
    %jmp T_4.12;
T_4.13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555844547850_0, 0, 32;
T_4.14 ;
    %load/vec4 v0x555844547850_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_4.15, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555844547930_0, 0, 32;
T_4.16 ;
    %load/vec4 v0x555844547930_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_4.17, 5;
    %load/vec4 v0x555844547030_0;
    %load/vec4 v0x555844547850_0;
    %load/vec4 v0x555844547930_0;
    %muli 5, 0, 32;
    %add;
    %part/s 1;
    %pad/u 64;
    %ix/getv/s 4, v0x555844547850_0;
    %load/vec4a v0x5558445472e0, 4;
    %xor;
    %pad/u 1;
    %load/vec4 v0x555844547850_0;
    %load/vec4 v0x555844547930_0;
    %muli 5, 0, 32;
    %add;
    %ix/vec4/s 4;
    %store/vec4 v0x555844547030_0, 4, 1;
    %load/vec4 v0x555844547930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555844547930_0, 0, 32;
    %jmp T_4.16;
T_4.17 ;
    %load/vec4 v0x555844547850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555844547850_0, 0, 32;
    %jmp T_4.14;
T_4.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555844547850_0, 0, 32;
T_4.18 ;
    %load/vec4 v0x555844547850_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_4.19, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555844547930_0, 0, 32;
T_4.20 ;
    %load/vec4 v0x555844547930_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_4.21, 5;
    %load/vec4 v0x555844547030_0;
    %load/vec4 v0x555844547850_0;
    %load/vec4 v0x555844547930_0;
    %muli 5, 0, 32;
    %add;
    %part/s 1;
    %pad/u 64;
    %store/vec4 v0x5558445475b0_0, 0, 64;
    %load/vec4 v0x555844547850_0;
    %pad/s 65;
    %load/vec4 v0x555844547930_0;
    %pad/s 65;
    %muli 5, 0, 65;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x555844548270, 4;
    %store/vec4 v0x555844547770_0, 0, 6;
    %load/vec4 v0x5558445475b0_0;
    %load/vec4 v0x555844547770_0;
    %store/vec4 v0x555844547e40_0, 0, 6;
    %store/vec4 v0x555844547bc0_0, 0, 64;
    %callf/vec4 TD_virtual_chip_tb.dut.keccak.rotate_left, S_0x555844547a10;
    %pad/u 1;
    %load/vec4 v0x555844547930_0;
    %load/vec4 v0x555844547850_0;
    %muli 2, 0, 32;
    %load/vec4 v0x555844547930_0;
    %muli 3, 0, 32;
    %add;
    %pushi/vec4 5, 0, 32;
    %mod/s;
    %muli 5, 0, 32;
    %add;
    %ix/vec4/s 4;
    %store/vec4 v0x555844547130_0, 4, 1;
    %load/vec4 v0x555844547930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555844547930_0, 0, 32;
    %jmp T_4.20;
T_4.21 ;
    %load/vec4 v0x555844547850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555844547850_0, 0, 32;
    %jmp T_4.18;
T_4.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555844547850_0, 0, 32;
T_4.22 ;
    %load/vec4 v0x555844547850_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_4.23, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555844547930_0, 0, 32;
T_4.24 ;
    %load/vec4 v0x555844547930_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_4.25, 5;
    %load/vec4 v0x555844547130_0;
    %load/vec4 v0x555844547850_0;
    %load/vec4 v0x555844547930_0;
    %muli 5, 0, 32;
    %add;
    %part/s 1;
    %load/vec4 v0x555844547130_0;
    %load/vec4 v0x555844547850_0;
    %addi 1, 0, 32;
    %pushi/vec4 5, 0, 32;
    %mod/s;
    %load/vec4 v0x555844547930_0;
    %muli 5, 0, 32;
    %add;
    %part/s 1;
    %inv;
    %load/vec4 v0x555844547130_0;
    %load/vec4 v0x555844547850_0;
    %addi 2, 0, 32;
    %pushi/vec4 5, 0, 32;
    %mod/s;
    %load/vec4 v0x555844547930_0;
    %muli 5, 0, 32;
    %add;
    %part/s 1;
    %and;
    %xor;
    %load/vec4 v0x555844547850_0;
    %load/vec4 v0x555844547930_0;
    %muli 5, 0, 32;
    %add;
    %ix/vec4/s 4;
    %store/vec4 v0x555844547030_0, 4, 1;
    %load/vec4 v0x555844547930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555844547930_0, 0, 32;
    %jmp T_4.24;
T_4.25 ;
    %load/vec4 v0x555844547850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555844547850_0, 0, 32;
    %jmp T_4.22;
T_4.23 ;
    %load/vec4 v0x555844547030_0;
    %parti/s 1, 0, 2;
    %pad/u 64;
    %ix/getv/s 4, v0x5558445473a0_0;
    %load/vec4a v0x555844548380, 4;
    %xor;
    %pad/u 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555844547030_0, 4, 1;
    %load/vec4 v0x5558445473a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5558445473a0_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %load/vec4 v0x555844547030_0;
    %store/vec4 v0x555844547690_0, 0, 1600;
    %end;
S_0x555844547a10 .scope function.vec4.s64, "rotate_left" "rotate_left" 7 59, 7 59 0, S_0x5558445469d0;
 .timescale 0 0;
v0x555844547bc0_0 .var "data", 63 0;
v0x555844547ca0_0 .var "result", 63 0;
; Variable rotate_left is vec4 return value of scope S_0x555844547a10
v0x555844547e40_0 .var "shift", 5 0;
TD_virtual_chip_tb.dut.keccak.rotate_left ;
    %load/vec4 v0x555844547e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_5.30, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_5.33, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_5.36, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_5.37, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_5.38, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_5.39, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_5.40, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_5.42, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_5.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.44, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_5.45, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_5.46, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_5.47, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/u;
    %jmp/1 T_5.48, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 6;
    %cmp/u;
    %jmp/1 T_5.49, 6;
    %dup/vec4;
    %pushi/vec4 62, 0, 6;
    %cmp/u;
    %jmp/1 T_5.50, 6;
    %load/vec4 v0x555844547bc0_0;
    %store/vec4 v0x555844547ca0_0, 0, 64;
    %jmp T_5.52;
T_5.26 ;
    %load/vec4 v0x555844547bc0_0;
    %store/vec4 v0x555844547ca0_0, 0, 64;
    %jmp T_5.52;
T_5.27 ;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 63, 0, 2;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 1, 63, 7;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555844547ca0_0, 0, 64;
    %jmp T_5.52;
T_5.28 ;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 62, 0, 2;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 2, 62, 7;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555844547ca0_0, 0, 64;
    %jmp T_5.52;
T_5.29 ;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 61, 0, 2;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 3, 61, 7;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555844547ca0_0, 0, 64;
    %jmp T_5.52;
T_5.30 ;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 58, 0, 2;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 6, 58, 7;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555844547ca0_0, 0, 64;
    %jmp T_5.52;
T_5.31 ;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 56, 0, 2;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 8, 56, 7;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555844547ca0_0, 0, 64;
    %jmp T_5.52;
T_5.32 ;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 54, 0, 2;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 10, 54, 7;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555844547ca0_0, 0, 64;
    %jmp T_5.52;
T_5.33 ;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 50, 0, 2;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 14, 50, 7;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555844547ca0_0, 0, 64;
    %jmp T_5.52;
T_5.34 ;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 49, 0, 2;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 15, 49, 7;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555844547ca0_0, 0, 64;
    %jmp T_5.52;
T_5.35 ;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 46, 0, 2;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 18, 46, 7;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555844547ca0_0, 0, 64;
    %jmp T_5.52;
T_5.36 ;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 44, 0, 2;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 20, 44, 7;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555844547ca0_0, 0, 64;
    %jmp T_5.52;
T_5.37 ;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 43, 0, 2;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 21, 43, 7;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555844547ca0_0, 0, 64;
    %jmp T_5.52;
T_5.38 ;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 39, 0, 2;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 25, 39, 7;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555844547ca0_0, 0, 64;
    %jmp T_5.52;
T_5.39 ;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 37, 0, 2;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 27, 37, 7;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555844547ca0_0, 0, 64;
    %jmp T_5.52;
T_5.40 ;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 36, 0, 2;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 28, 36, 7;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555844547ca0_0, 0, 64;
    %jmp T_5.52;
T_5.41 ;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 28, 0, 2;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 36, 28, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555844547ca0_0, 0, 64;
    %jmp T_5.52;
T_5.42 ;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 25, 0, 2;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 39, 25, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555844547ca0_0, 0, 64;
    %jmp T_5.52;
T_5.43 ;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 41, 23, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555844547ca0_0, 0, 64;
    %jmp T_5.52;
T_5.44 ;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 21, 0, 2;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 43, 21, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555844547ca0_0, 0, 64;
    %jmp T_5.52;
T_5.45 ;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 20, 0, 2;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 44, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555844547ca0_0, 0, 64;
    %jmp T_5.52;
T_5.46 ;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 19, 0, 2;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 45, 19, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555844547ca0_0, 0, 64;
    %jmp T_5.52;
T_5.47 ;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 9, 0, 2;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 55, 9, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555844547ca0_0, 0, 64;
    %jmp T_5.52;
T_5.48 ;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 56, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555844547ca0_0, 0, 64;
    %jmp T_5.52;
T_5.49 ;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 61, 3, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555844547ca0_0, 0, 64;
    %jmp T_5.52;
T_5.50 ;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555844547bc0_0;
    %parti/s 62, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555844547ca0_0, 0, 64;
    %jmp T_5.52;
T_5.52 ;
    %pop/vec4 1;
    %load/vec4 v0x555844547ca0_0;
    %ret/vec4 0, 0, 64;  Assign to rotate_left (store_vec4_to_lval)
    %end;
S_0x555844548640 .scope module, "key_cfg" "ECDSA_Key_Config" 4 101, 8 5 0, S_0x555844537310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 256 "key_in";
    .port_info 3 /INPUT 1 "key_valid";
    .port_info 4 /INPUT 1 "load_key";
    .port_info 5 /OUTPUT 256 "priv_key";
    .port_info 6 /OUTPUT 256 "pub_key_x";
    .port_info 7 /OUTPUT 256 "pub_key_y";
    .port_info 8 /OUTPUT 1 "key_ready";
    .port_info 9 /OUTPUT 1 "key_error";
L_0x555844497f40 .functor BUFZ 256, v0x555844558960_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x5558444870f0 .functor AND 1, v0x555844558b60_0, v0x555844558a70_0, C4<1>, C4<1>;
v0x555844548920_0 .net "clk", 0 0, v0x555844556c40_0;  alias, 1 drivers
v0x5558445489e0_0 .net "key_error", 0 0, L_0x7f0eab8f60a8;  alias, 1 drivers
v0x555844548aa0_0 .net "key_in", 255 0, v0x555844558960_0;  alias, 1 drivers
v0x555844548b60_0 .net "key_ready", 0 0, L_0x5558444870f0;  alias, 1 drivers
v0x555844548c20_0 .net "key_valid", 0 0, v0x555844558b60_0;  alias, 1 drivers
v0x555844548d30_0 .net "load_key", 0 0, v0x555844558a70_0;  alias, 1 drivers
v0x555844548df0_0 .net "priv_key", 255 0, L_0x555844497f40;  alias, 1 drivers
v0x555844548eb0_0 .net "pub_key_x", 255 0, L_0x7f0eab8f6018;  alias, 1 drivers
v0x555844548f70_0 .net "pub_key_y", 255 0, L_0x7f0eab8f6060;  alias, 1 drivers
v0x5558445490e0_0 .net "rst_n", 0 0, v0x555844556ff0_0;  alias, 1 drivers
S_0x555844549320 .scope module, "mem_loader" "Memory_Loader" 4 173, 9 7 0, S_0x555844537310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 256 "data_in";
    .port_info 3 /INPUT 1 "data_valid";
    .port_info 4 /INPUT 1 "load_data";
    .port_info 5 /INPUT 10 "address";
    .port_info 6 /OUTPUT 256 "data_out";
    .port_info 7 /OUTPUT 1 "data_ready";
    .port_info 8 /OUTPUT 1 "data_error";
    .port_info 9 /OUTPUT 256 "formatted_data";
P_0x555844545470 .param/l "IDLE" 1 9 27, C4<00>;
P_0x5558445454b0 .param/l "READY" 1 9 30, C4<11>;
P_0x5558445454f0 .param/l "STORE" 1 9 29, C4<10>;
P_0x555844545530 .param/l "VALIDATE" 1 9 28, C4<01>;
L_0x7f0eab8f64e0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x55584454a380_0 .net "address", 9 0, L_0x7f0eab8f64e0;  1 drivers
v0x55584454a480_0 .var "amount", 127 0;
v0x55584454a560_0 .net "clk", 0 0, v0x555844556c40_0;  alias, 1 drivers
v0x55584454a630_0 .var "cycle_count", 7 0;
v0x55584454a6f0_0 .var "data_error", 0 0;
v0x55584454a800_0 .net "data_in", 255 0, v0x555844558670_0;  alias, 1 drivers
v0x55584454a8e0_0 .var "data_loaded", 0 0;
v0x55584454a9a0_0 .var "data_out", 255 0;
v0x55584454aa80_0 .var "data_ready", 0 0;
v0x55584454abd0_0 .net "data_valid", 0 0, v0x555844558870_0;  alias, 1 drivers
v0x55584454ac90_0 .var "formatted_data", 255 0;
v0x55584454ad70_0 .var "gas_limit", 31 0;
v0x55584454ae50_0 .var "gas_price", 31 0;
v0x55584454af30_0 .net "load_data", 0 0, v0x555844558780_0;  alias, 1 drivers
v0x55584454aff0 .array "memory", 1023 0, 255 0;
v0x55584454b0b0_0 .var "next_state", 1 0;
v0x55584454b190_0 .var "nonce", 63 0;
v0x55584454b380_0 .net "rst_n", 0 0, v0x555844556ff0_0;  alias, 1 drivers
v0x55584454b420_0 .var "state", 1 0;
v0x55584454b500_0 .var "to_address", 159 0;
v0x55584454b5e0_0 .var "write_addr", 9 0;
E_0x5558445497e0 .event edge, v0x55584454b420_0, v0x55584454af30_0, v0x55584454abd0_0, v0x55584454a630_0;
S_0x555844549850 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 9 129, 9 129 0, S_0x555844549320;
 .timescale 0 0;
v0x555844549a50_0 .var/i "i", 31 0;
S_0x555844549b50 .scope function.vec4.s256, "format_transaction_data" "format_transaction_data" 9 53, 9 53 0, S_0x555844549320;
 .timescale 0 0;
; Variable format_transaction_data is vec4 return value of scope S_0x555844549b50
v0x555844549e30_0 .var "formatted", 255 0;
v0x555844549f10_0 .var "raw_data", 255 0;
TD_virtual_chip_tb.dut.mem_loader.format_transaction_data ;
    %load/vec4 v0x555844549f10_0;
    %parti/s 64, 0, 2;
    %load/vec4 v0x555844549f10_0;
    %parti/s 32, 64, 8;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555844549f10_0;
    %parti/s 32, 96, 8;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555844549f10_0;
    %parti/s 32, 128, 9;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555844549f10_0;
    %parti/s 32, 160, 9;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555844549f10_0;
    %parti/s 32, 192, 9;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555844549f10_0;
    %parti/s 32, 224, 9;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555844549e30_0, 0, 256;
    %load/vec4 v0x555844549e30_0;
    %ret/vec4 0, 0, 256;  Assign to format_transaction_data (store_vec4_to_lval)
    %end;
S_0x555844549fd0 .scope function.vec4.s1, "is_valid_transaction_data" "is_valid_transaction_data" 9 42, 9 42 0, S_0x555844549320;
 .timescale 0 0;
v0x55584454a1e0_0 .var "data", 255 0;
; Variable is_valid_transaction_data is vec4 return value of scope S_0x555844549fd0
TD_virtual_chip_tb.dut.mem_loader.is_valid_transaction_data ;
    %load/vec4 v0x55584454a1e0_0;
    %pushi/vec4 0, 0, 256;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55584454a1e0_0;
    %parti/s 160, 0, 2;
    %pushi/vec4 0, 0, 160;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55584454a1e0_0;
    %parti/s 128, 160, 9;
    %pushi/vec4 0, 0, 128;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %ret/vec4 0, 0, 1;  Assign to is_valid_transaction_data (store_vec4_to_lval)
    %end;
S_0x55584454b860 .scope module, "nonce_hdl" "Nonce_Handler" 4 117, 10 6 0, S_0x555844537310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 256 "nonce_in";
    .port_info 3 /INPUT 1 "nonce_valid";
    .port_info 4 /INPUT 1 "load_nonce";
    .port_info 5 /OUTPUT 256 "nonce";
    .port_info 6 /OUTPUT 1 "nonce_ready";
    .port_info 7 /OUTPUT 1 "nonce_error";
P_0x55584454b9f0 .param/l "IDLE" 1 10 18, C4<00>;
P_0x55584454ba30 .param/l "READY" 1 10 20, C4<10>;
P_0x55584454ba70 .param/l "VALIDATE" 1 10 19, C4<01>;
v0x55584454c180_0 .net "clk", 0 0, v0x555844556c40_0;  alias, 1 drivers
v0x55584454c240_0 .var "cycle_count", 7 0;
v0x55584454c320_0 .net "load_nonce", 0 0, v0x555844558d60_0;  alias, 1 drivers
v0x55584454c3c0_0 .var "next_state", 1 0;
v0x55584454c4a0_0 .var "nonce", 255 0;
v0x55584454c5b0_0 .var "nonce_error", 0 0;
v0x55584454c670_0 .net "nonce_in", 255 0, v0x555844558c50_0;  alias, 1 drivers
v0x55584454c750_0 .var "nonce_ready", 0 0;
v0x55584454c810_0 .net "nonce_valid", 0 0, v0x555844558e50_0;  alias, 1 drivers
v0x55584454c8d0_0 .net "rst_n", 0 0, v0x555844556ff0_0;  alias, 1 drivers
v0x55584454c970_0 .var "state", 1 0;
v0x55584454ca50_0 .var "temp_nonce", 255 0;
E_0x55584454bd50 .event edge, v0x55584454c970_0, v0x55584454c320_0, v0x55584454c810_0, v0x55584454c240_0;
S_0x55584454bdc0 .scope function.vec4.s1, "is_valid_nonce" "is_valid_nonce" 10 27, 10 27 0, S_0x55584454b860;
 .timescale 0 0;
; Variable is_valid_nonce is vec4 return value of scope S_0x55584454bdc0
v0x55584454c0a0_0 .var "n", 255 0;
TD_virtual_chip_tb.dut.nonce_hdl.is_valid_nonce ;
    %load/vec4 v0x55584454c0a0_0;
    %pushi/vec4 0, 0, 256;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55584454c0a0_0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %concati/vec4 3132021990, 0, 32;
    %concati/vec4 2940772411, 0, 32;
    %concati/vec4 3218235020, 0, 32;
    %concati/vec4 3493216577, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %ret/vec4 0, 0, 1;  Assign to is_valid_nonce (store_vec4_to_lval)
    %end;
S_0x55584454cc30 .scope module, "out_hdl" "Output_Handler" 4 187, 11 7 0, S_0x555844537310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 520 "sig_in";
    .port_info 3 /INPUT 256 "hash_in";
    .port_info 4 /INPUT 256 "pub_key_x";
    .port_info 5 /INPUT 256 "pub_key_y";
    .port_info 6 /INPUT 1 "sig_valid";
    .port_info 7 /INPUT 1 "format_output";
    .port_info 8 /OUTPUT 520 "sig_out";
    .port_info 9 /OUTPUT 256 "tx_data";
    .port_info 10 /OUTPUT 1 "output_ready";
    .port_info 11 /OUTPUT 1 "output_error";
P_0x55584454cdc0 .param/l "FORMAT" 1 11 30, C4<01>;
P_0x55584454ce00 .param/l "IDLE" 1 11 29, C4<00>;
P_0x55584454ce40 .param/l "READY" 1 11 32, C4<11>;
P_0x55584454ce80 .param/l "VALIDATE" 1 11 31, C4<10>;
P_0x55584454cec0 .param/l "V_27" 1 11 23, C4<00011011>;
P_0x55584454cf00 .param/l "V_28" 1 11 24, C4<00011100>;
P_0x55584454cf40 .param/l "V_35" 1 11 25, C4<00100011>;
P_0x55584454cf80 .param/l "V_36" 1 11 26, C4<00100100>;
v0x55584454ec50_0 .net "clk", 0 0, v0x555844556c40_0;  alias, 1 drivers
v0x55584454ed10_0 .var "cycle_count", 7 0;
v0x55584454edf0_0 .net "format_output", 0 0, v0x555844556d00_0;  alias, 1 drivers
v0x55584454ee90_0 .var "formatted_sig", 519 0;
v0x55584454ef70_0 .net "hash_in", 255 0, v0x5558445481b0_0;  alias, 1 drivers
v0x55584454f110_0 .var "next_state", 1 0;
v0x55584454f1f0_0 .var "output_error", 0 0;
v0x55584454f2b0_0 .var "output_ready", 0 0;
v0x55584454f370_0 .net "pub_key_x", 255 0, L_0x7f0eab8f6018;  alias, 1 drivers
v0x55584454f4c0_0 .net "pub_key_y", 255 0, L_0x7f0eab8f6060;  alias, 1 drivers
v0x55584454f590_0 .var "recovery_id", 7 0;
v0x55584454f650_0 .net "rst_n", 0 0, v0x555844556ff0_0;  alias, 1 drivers
v0x55584454f6f0_0 .net "sig_in", 519 0, v0x555844546420_0;  alias, 1 drivers
v0x55584454f7e0_0 .var "sig_out", 519 0;
v0x55584454f8a0_0 .net "sig_valid", 0 0, v0x555844544cf0_0;  alias, 1 drivers
v0x55584454f970_0 .var "state", 1 0;
v0x55584454fa30_0 .var "temp_sig", 519 0;
v0x55584454fc20_0 .var "temp_tx_data", 255 0;
v0x55584454fd00_0 .var "tx_data", 255 0;
E_0x55584454d480 .event edge, v0x55584454f970_0, v0x55584454edf0_0, v0x555844544cf0_0, v0x55584454ed10_0;
S_0x55584454d510 .scope function.vec4.s520, "format_ethereum_signature" "format_ethereum_signature" 11 61, 11 61 0, S_0x55584454cc30;
 .timescale 0 0;
; Variable format_ethereum_signature is vec4 return value of scope S_0x55584454d510
v0x55584454d810_0 .var "formatted", 519 0;
v0x55584454d8f0_0 .var "message_hash", 255 0;
v0x55584454d9b0_0 .var "r", 255 0;
v0x55584454da90_0 .var "raw_sig", 519 0;
v0x55584454dbc0_0 .var "s", 255 0;
v0x55584454dca0_0 .var "v", 7 0;
TD_virtual_chip_tb.dut.out_hdl.format_ethereum_signature ;
    %load/vec4 v0x55584454da90_0;
    %parti/s 256, 264, 10;
    %store/vec4 v0x55584454d9b0_0, 0, 256;
    %load/vec4 v0x55584454da90_0;
    %parti/s 256, 8, 5;
    %store/vec4 v0x55584454dbc0_0, 0, 256;
    %load/vec4 v0x55584454da90_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55584454dca0_0, 0, 8;
    %pushi/vec4 4294967295, 0, 33;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %concati/vec4 3132021990, 0, 32;
    %concati/vec4 2940772411, 0, 32;
    %concati/vec4 3218235020, 0, 32;
    %concati/vec4 1746608288, 0, 31;
    %load/vec4 v0x55584454dbc0_0;
    %cmp/u;
    %jmp/0xz  T_9.53, 5;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %concati/vec4 3132021990, 0, 32;
    %concati/vec4 2940772411, 0, 32;
    %concati/vec4 3218235020, 0, 32;
    %concati/vec4 3493216577, 0, 32;
    %load/vec4 v0x55584454dbc0_0;
    %sub;
    %store/vec4 v0x55584454dbc0_0, 0, 256;
    %load/vec4 v0x55584454dca0_0;
    %cmpi/e 27, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_9.55, 8;
    %pushi/vec4 28, 0, 8;
    %jmp/1 T_9.56, 8;
T_9.55 ; End of true expr.
    %pushi/vec4 27, 0, 8;
    %jmp/0 T_9.56, 8;
 ; End of false expr.
    %blend;
T_9.56;
    %store/vec4 v0x55584454dca0_0, 0, 8;
T_9.53 ;
    %load/vec4 v0x55584454d9b0_0;
    %load/vec4 v0x55584454dbc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55584454dca0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55584454d810_0, 0, 520;
    %load/vec4 v0x55584454d810_0;
    %ret/vec4 0, 0, 520;  Assign to format_ethereum_signature (store_vec4_to_lval)
    %end;
S_0x55584454dd80 .scope function.vec4.s256, "format_transaction_data" "format_transaction_data" 11 84, 11 84 0, S_0x55584454cc30;
 .timescale 0 0;
; Variable format_transaction_data is vec4 return value of scope S_0x55584454dd80
v0x55584454e060_0 .var "formatted", 255 0;
v0x55584454e140_0 .var "message_hash", 255 0;
v0x55584454e200_0 .var "pub_x", 255 0;
v0x55584454e2e0_0 .var "pub_y", 255 0;
v0x55584454e410_0 .var "signature", 519 0;
TD_virtual_chip_tb.dut.out_hdl.format_transaction_data ;
    %load/vec4 v0x55584454e140_0;
    %parti/s 32, 224, 9;
    %load/vec4 v0x55584454e410_0;
    %parti/s 32, 488, 10;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55584454e410_0;
    %parti/s 32, 232, 9;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55584454e410_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55584454e200_0;
    %parti/s 32, 224, 9;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55584454e2e0_0;
    %parti/s 32, 224, 9;
    %concat/vec4; draw_concat_vec4
    %pad/u 256;
    %store/vec4 v0x55584454e060_0, 0, 256;
    %load/vec4 v0x55584454e060_0;
    %ret/vec4 0, 0, 256;  Assign to format_transaction_data (store_vec4_to_lval)
    %end;
S_0x55584454e4f0 .scope function.vec4.s1, "is_valid_signature" "is_valid_signature" 11 42, 11 42 0, S_0x55584454cc30;
 .timescale 0 0;
; Variable is_valid_signature is vec4 return value of scope S_0x55584454e4f0
v0x55584454e790_0 .var "message_hash", 255 0;
v0x55584454e870_0 .var "r", 255 0;
v0x55584454e960_0 .var "s", 255 0;
v0x55584454ea40_0 .var "signature", 519 0;
v0x55584454eb70_0 .var "v", 7 0;
TD_virtual_chip_tb.dut.out_hdl.is_valid_signature ;
    %load/vec4 v0x55584454ea40_0;
    %parti/s 256, 264, 10;
    %store/vec4 v0x55584454e870_0, 0, 256;
    %load/vec4 v0x55584454ea40_0;
    %parti/s 256, 8, 5;
    %store/vec4 v0x55584454e960_0, 0, 256;
    %load/vec4 v0x55584454ea40_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55584454eb70_0, 0, 8;
    %load/vec4 v0x55584454e870_0;
    %pushi/vec4 0, 0, 256;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55584454e960_0;
    %pushi/vec4 0, 0, 256;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55584454e870_0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %concati/vec4 3132021990, 0, 32;
    %concati/vec4 2940772411, 0, 32;
    %concati/vec4 3218235020, 0, 32;
    %concati/vec4 3493216577, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55584454e960_0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %concati/vec4 3132021990, 0, 32;
    %concati/vec4 2940772411, 0, 32;
    %concati/vec4 3218235020, 0, 32;
    %concati/vec4 3493216577, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55584454eb70_0;
    %pushi/vec4 27, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55584454eb70_0;
    %pushi/vec4 28, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55584454eb70_0;
    %pushi/vec4 35, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55584454eb70_0;
    %pushi/vec4 36, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ret/vec4 0, 0, 1;  Assign to is_valid_signature (store_vec4_to_lval)
    %end;
S_0x55584454ff60 .scope module, "verifier" "ECDSA_Verifier" 4 153, 12 6 0, S_0x555844537310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 256 "msg_hash";
    .port_info 3 /INPUT 512 "signature";
    .port_info 4 /INPUT 256 "pub_key_x";
    .port_info 5 /INPUT 256 "pub_key_y";
    .port_info 6 /INPUT 1 "start";
    .port_info 7 /OUTPUT 1 "valid";
    .port_info 8 /OUTPUT 1 "busy";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "error";
P_0x5558445500f0 .param/l "CALC_POINT" 1 12 31, C4<100>;
P_0x555844550130 .param/l "CALC_U1_U2" 1 12 30, C4<011>;
P_0x555844550170 .param/l "CALC_W" 1 12 29, C4<010>;
P_0x5558445501b0 .param/l "CHECK_RESULT" 1 12 32, C4<101>;
P_0x5558445501f0 .param/l "COMPLETE" 1 12 33, C4<110>;
P_0x555844550230 .param/l "ERROR_STATE" 1 12 34, C4<111>;
P_0x555844550270 .param/l "GX" 1 12 23, C4<0111100110111110011001100111111011111001110111001011101110101100010101011010000001100010100101011100111010000111000010110000011100000010100110111111110011011011001011011100111000101000110110010101100111110010100000010101101100010110111110000001011110011000>;
P_0x5558445502b0 .param/l "GY" 1 12 24, C4<0100100000111010110110100111011100100110101000111100010001100101010111011010010011111011111111000000111000010001000010001010100011111101000101111011010001001000101001101000010101010100000110011001110001000111110100001000111111111011000100001101010010111000>;
P_0x5558445502f0 .param/l "IDLE" 1 12 27, C4<000>;
P_0x555844550330 .param/l "N" 1 12 22, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111010111010101011101101110011100110101011110100100010100000001110111011111111010010010111101000110011010000001101100100000101000001>;
P_0x555844550370 .param/l "P" 1 12 21, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111111111111111110000101111>;
P_0x5558445503b0 .param/l "VALIDATE_INPUTS" 1 12 28, C4<001>;
v0x555844550ea0_0 .var "busy", 0 0;
v0x555844550f80_0 .net "clk", 0 0, v0x555844556c40_0;  alias, 1 drivers
v0x555844551040_0 .var "cycle_count", 7 0;
v0x555844551110_0 .var "done", 0 0;
v0x5558445511d0_0 .var "error", 0 0;
v0x555844551290_0 .var "input_valid", 0 0;
v0x555844551350_0 .net "msg_hash", 255 0, o0x7f0eabe27898;  alias, 0 drivers
v0x555844551430_0 .var "next_state", 2 0;
v0x555844551510_0 .var "point_x", 255 0;
v0x5558445515f0_0 .var "point_y", 255 0;
v0x5558445516d0_0 .net "pub_key_x", 255 0, o0x7f0eabe27958;  alias, 0 drivers
v0x5558445517b0_0 .net "pub_key_y", 255 0, o0x7f0eabe27988;  alias, 0 drivers
v0x555844551890_0 .var "r", 255 0;
v0x555844551970_0 .net "rst_n", 0 0, v0x555844556ff0_0;  alias, 1 drivers
v0x555844551a10_0 .var "s", 255 0;
v0x555844551af0_0 .net "signature", 511 0, o0x7f0eabe27a18;  alias, 0 drivers
v0x555844551bd0_0 .net "start", 0 0, L_0x55584452b1a0;  1 drivers
v0x555844551da0_0 .var "state", 2 0;
v0x555844551e80_0 .var "u1", 255 0;
v0x555844551f60_0 .var "u2", 255 0;
v0x555844552040_0 .var "valid", 0 0;
v0x555844552100_0 .var "w", 255 0;
E_0x555844550e30 .event edge, v0x555844551da0_0, v0x555844551bd0_0, v0x555844551290_0, v0x555844551040_0;
S_0x555844556790 .scope function.vec4.s256, "random_nonce" "random_nonce" 3 101, 3 101 0, S_0x555844495e00;
 .timescale -9 -12;
; Variable random_nonce is vec4 return value of scope S_0x555844556790
v0x555844556a70_0 .var/i "s", 31 0;
v0x555844556b50_0 .var "seed", 31 0;
TD_virtual_chip_tb.random_nonce ;
    %load/vec4 v0x555844556b50_0;
    %store/vec4 v0x555844556a70_0, 0, 32;
    %vpi_func 3 106 "$random" 32, v0x555844556a70_0 {0 0 0};
    %vpi_func 3 106 "$random" 32, v0x555844556a70_0 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 106 "$random" 32, v0x555844556a70_0 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 106 "$random" 32, v0x555844556a70_0 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 106 "$random" 32, v0x555844556a70_0 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 106 "$random" 32, v0x555844556a70_0 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 106 "$random" 32, v0x555844556a70_0 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %vpi_func 3 106 "$random" 32, v0x555844556a70_0 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 256;  Assign to random_nonce (store_vec4_to_lval)
    %end;
    .scope S_0x55584450fd50;
T_13 ;
    %wait E_0x5558442fff20;
    %load/vec4 v0x555844535a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555844535bf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555844535360_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5558445357d0_0;
    %assign/vec4 v0x555844535bf0_0, 0;
    %load/vec4 v0x555844535bf0_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x555844535360_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555844535360_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555844535360_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55584450fd50;
T_14 ;
    %wait E_0x555844303a50;
    %load/vec4 v0x555844535bf0_0;
    %store/vec4 v0x5558445357d0_0, 0, 3;
    %load/vec4 v0x555844535bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5558445357d0_0, 0, 3;
    %jmp T_14.6;
T_14.0 ;
    %load/vec4 v0x555844535b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5558445357d0_0, 0, 3;
T_14.7 ;
    %jmp T_14.6;
T_14.1 ;
    %load/vec4 v0x555844535360_0;
    %cmpi/u 50, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_14.9, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5558445357d0_0, 0, 3;
    %jmp T_14.10;
T_14.9 ;
    %load/vec4 v0x555844535360_0;
    %cmpi/u 255, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_14.11, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5558445357d0_0, 0, 3;
T_14.11 ;
T_14.10 ;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v0x555844535360_0;
    %cmpi/u 60, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_14.13, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5558445357d0_0, 0, 3;
    %jmp T_14.14;
T_14.13 ;
    %load/vec4 v0x555844535360_0;
    %cmpi/u 255, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_14.15, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5558445357d0_0, 0, 3;
T_14.15 ;
T_14.14 ;
    %jmp T_14.6;
T_14.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5558445357d0_0, 0, 3;
    %jmp T_14.6;
T_14.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5558445357d0_0, 0, 3;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55584450fd50;
T_15 ;
    %wait E_0x5558442fff20;
    %load/vec4 v0x555844535a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844535200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844535490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844535550_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844535990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844535cd0_0, 0;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x555844535610_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844535db0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844535fa0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x555844535bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844535200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844535490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844535550_0, 0;
    %load/vec4 v0x555844535b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844535200_0, 0;
    %load/vec4 v0x555844535020_0;
    %assign/vec4 v0x555844535db0_0, 0;
    %load/vec4 v0x555844535120_0;
    %assign/vec4 v0x555844535fa0_0, 0;
T_15.8 ;
    %jmp T_15.7;
T_15.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844535200_0, 0;
    %load/vec4 v0x5558445358b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844535550_0, 0;
    %jmp T_15.15;
T_15.10 ;
    %load/vec4 v0x555844535360_0;
    %cmpi/e 49, 0, 8;
    %jmp/0xz  T_15.16, 4;
    %load/vec4 v0x555844535db0_0;
    %load/vec4 v0x555844535fa0_0;
    %load/vec4 v0x5558445356f0_0;
    %store/vec4 v0x55584449a2f0_0, 0, 256;
    %store/vec4 v0x5558444980a0_0, 0, 256;
    %store/vec4 v0x555844497490_0, 0, 256;
    %callf/vec4 TD_Modular_Arithmetic.mod_add, S_0x555844496c00;
    %assign/vec4 v0x555844535cd0_0, 0;
T_15.16 ;
    %jmp T_15.15;
T_15.11 ;
    %load/vec4 v0x555844535360_0;
    %cmpi/e 49, 0, 8;
    %jmp/0xz  T_15.18, 4;
    %load/vec4 v0x555844535db0_0;
    %load/vec4 v0x555844535fa0_0;
    %load/vec4 v0x5558445356f0_0;
    %store/vec4 v0x555844534ef0_0, 0, 256;
    %store/vec4 v0x555844534c70_0, 0, 256;
    %store/vec4 v0x555844534b70_0, 0, 256;
    %callf/vec4 TD_Modular_Arithmetic.mod_sub, S_0x555844534990;
    %assign/vec4 v0x555844535cd0_0, 0;
T_15.18 ;
    %jmp T_15.15;
T_15.12 ;
    %load/vec4 v0x555844535360_0;
    %cmpi/e 49, 0, 8;
    %jmp/0xz  T_15.20, 4;
    %load/vec4 v0x555844535db0_0;
    %load/vec4 v0x555844535fa0_0;
    %load/vec4 v0x5558445356f0_0;
    %store/vec4 v0x5558445346a0_0, 0, 256;
    %store/vec4 v0x555844534500_0, 0, 256;
    %store/vec4 v0x555844534420_0, 0, 256;
    %callf/vec4 TD_Modular_Arithmetic.mod_mul, S_0x555844534240;
    %assign/vec4 v0x555844535cd0_0, 0;
T_15.20 ;
    %jmp T_15.15;
T_15.13 ;
    %load/vec4 v0x555844535360_0;
    %cmpi/e 49, 0, 8;
    %jmp/0xz  T_15.22, 4;
    %load/vec4 v0x555844535db0_0;
    %load/vec4 v0x5558445356f0_0;
    %store/vec4 v0x555844533f50_0, 0, 256;
    %store/vec4 v0x555844487250_0, 0, 256;
    %callf/vec4 TD_Modular_Arithmetic.mod_inv, S_0x555844533c60;
    %assign/vec4 v0x555844535cd0_0, 0;
T_15.22 ;
    %jmp T_15.15;
T_15.15 ;
    %pop/vec4 1;
    %jmp T_15.7;
T_15.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844535200_0, 0;
    %load/vec4 v0x555844535360_0;
    %cmpi/e 59, 0, 8;
    %jmp/0xz  T_15.24, 4;
    %load/vec4 v0x555844535cd0_0;
    %assign/vec4 v0x555844535990_0, 0;
T_15.24 ;
    %jmp T_15.7;
T_15.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844535200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844535490_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844535200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844535550_0, 0;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x555844524910;
T_16 ;
    %wait E_0x555844302860;
    %load/vec4 v0x555844536700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555844536880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5558445363c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844536220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844536480_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844536b20_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844536ea0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x555844536880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555844536880_0, 0;
    %jmp T_16.8;
T_16.2 ;
    %load/vec4 v0x5558445367c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.9, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555844536880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844536220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844536480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5558445363c0_0, 0;
T_16.9 ;
    %jmp T_16.8;
T_16.3 ;
    %load/vec4 v0x5558445363c0_0;
    %cmpi/u 10, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_16.11, 5;
    %load/vec4 v0x555844536960_0;
    %load/vec4 v0x555844536a40_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_16.13, 5;
    %load/vec4 v0x555844536dc0_0;
    %load/vec4 v0x555844536ce0_0;
    %sub;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %concati/vec4 4294966319, 0, 32;
    %mod;
    %assign/vec4 v0x555844536540_0, 0;
    %jmp T_16.14;
T_16.13 ;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %concati/vec4 4294966319, 0, 32;
    %load/vec4 v0x555844536dc0_0;
    %add;
    %load/vec4 v0x555844536ce0_0;
    %sub;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %concati/vec4 4294966319, 0, 32;
    %mod;
    %assign/vec4 v0x555844536540_0, 0;
T_16.14 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555844536880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5558445363c0_0, 0;
    %jmp T_16.12;
T_16.11 ;
    %load/vec4 v0x5558445363c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5558445363c0_0, 0;
T_16.12 ;
    %jmp T_16.8;
T_16.4 ;
    %load/vec4 v0x5558445363c0_0;
    %cmpi/u 10, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_16.15, 5;
    %load/vec4 v0x555844536540_0;
    %load/vec4 v0x555844536540_0;
    %mul;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %concati/vec4 4294966319, 0, 32;
    %mod;
    %assign/vec4 v0x555844536620_0, 0;
    %load/vec4 v0x555844536540_0;
    %load/vec4 v0x555844536540_0;
    %mul;
    %load/vec4 v0x555844536960_0;
    %sub;
    %load/vec4 v0x555844536a40_0;
    %sub;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %concati/vec4 4294966319, 0, 32;
    %mod;
    %assign/vec4 v0x555844536c00_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555844536880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5558445363c0_0, 0;
    %jmp T_16.16;
T_16.15 ;
    %load/vec4 v0x5558445363c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5558445363c0_0, 0;
T_16.16 ;
    %jmp T_16.8;
T_16.5 ;
    %load/vec4 v0x5558445363c0_0;
    %cmpi/u 10, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_16.17, 5;
    %load/vec4 v0x555844536540_0;
    %load/vec4 v0x555844536960_0;
    %load/vec4 v0x555844536c00_0;
    %sub;
    %mul;
    %load/vec4 v0x555844536ce0_0;
    %sub;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %concati/vec4 4294966319, 0, 32;
    %mod;
    %assign/vec4 v0x555844536f80_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555844536880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5558445363c0_0, 0;
    %jmp T_16.18;
T_16.17 ;
    %load/vec4 v0x5558445363c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5558445363c0_0, 0;
T_16.18 ;
    %jmp T_16.8;
T_16.6 ;
    %load/vec4 v0x555844536c00_0;
    %assign/vec4 v0x555844536b20_0, 0;
    %load/vec4 v0x555844536f80_0;
    %assign/vec4 v0x555844536ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844536220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844536480_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555844536880_0, 0;
    %jmp T_16.8;
T_16.8 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5558445378a0;
T_17 ;
    %wait E_0x5558442e9b30;
    %load/vec4 v0x5558445387e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844538be0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x555844538be0_0;
    %inv;
    %load/vec4 v0x555844538db0_0;
    %and;
    %assign/vec4 v0x555844538be0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5558445378a0;
T_18 ;
    %wait E_0x5558442e9b30;
    %load/vec4 v0x5558445387e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558445394f0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5558445394f0_0;
    %inv;
    %load/vec4 v0x555844539690_0;
    %and;
    %assign/vec4 v0x5558445394f0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5558445378a0;
T_19 ;
    %wait E_0x5558442e9b30;
    %load/vec4 v0x5558445387e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844539010_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555844538f30_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x555844538be0_0;
    %load/vec4 v0x555844538db0_0;
    %and;
    %load/vec4 v0x5558445394f0_0;
    %and;
    %load/vec4 v0x555844539690_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844539010_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555844538f30_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x555844539010_0;
    %load/vec4 v0x555844538e70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844539010_0, 0;
T_19.4 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5558445378a0;
T_20 ;
    %wait E_0x5558442e9b30;
    %load/vec4 v0x5558445387e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844538980_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x555844538980_0;
    %inv;
    %load/vec4 v0x555844538a40_0;
    %and;
    %assign/vec4 v0x555844538980_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5558445378a0;
T_21 ;
    %wait E_0x5558442e9b30;
    %load/vec4 v0x5558445387e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844539350_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555844539270_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x555844538980_0;
    %load/vec4 v0x555844538a40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844539350_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555844539270_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x555844539350_0;
    %load/vec4 v0x5558445391b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844539350_0, 0;
T_21.4 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5558445378a0;
T_22 ;
    %wait E_0x5558442e9b30;
    %load/vec4 v0x5558445387e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555844538540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555844538620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844539830_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555844538460_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844538380_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5558445382a0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x555844538be0_0;
    %load/vec4 v0x555844538db0_0;
    %and;
    %load/vec4 v0x5558445394f0_0;
    %and;
    %load/vec4 v0x555844539690_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x555844538b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %jmp T_22.7;
T_22.4 ;
    %load/vec4 v0x555844539410_0;
    %assign/vec4 v0x555844538540_0, 0;
    %load/vec4 v0x555844539410_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x555844539830_0, 0;
    %load/vec4 v0x555844539410_0;
    %parti/s 2, 1, 2;
    %assign/vec4 v0x555844538460_0, 0;
    %jmp T_22.7;
T_22.5 ;
    %load/vec4 v0x555844539410_0;
    %assign/vec4 v0x555844538620_0, 0;
    %load/vec4 v0x555844539410_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555844538380_0, 4, 5;
    %jmp T_22.7;
T_22.7 ;
    %pop/vec4 1;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844539830_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5558445378a0;
T_23 ;
    %wait E_0x55584452af90;
    %load/vec4 v0x5558445388a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x5558445390d0_0, 0, 32;
    %jmp T_23.5;
T_23.0 ;
    %load/vec4 v0x555844538540_0;
    %store/vec4 v0x5558445390d0_0, 0, 32;
    %jmp T_23.5;
T_23.1 ;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x5558445380b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555844538010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555844537e70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5558445390d0_0, 0, 32;
    %jmp T_23.5;
T_23.2 ;
    %load/vec4 v0x555844538620_0;
    %store/vec4 v0x5558445390d0_0, 0, 32;
    %jmp T_23.5;
T_23.3 ;
    %load/vec4 v0x555844539750_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5558445390d0_0, 0, 32;
    %jmp T_23.5;
T_23.5 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5558445378a0;
T_24 ;
    %wait E_0x5558442e9b30;
    %load/vec4 v0x5558445387e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555844538700_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x5558445380b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555844538010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555844537e70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555844538700_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55584454b860;
T_25 ;
    %wait E_0x5558442e9b30;
    %load/vec4 v0x55584454c8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55584454c970_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55584454c240_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x55584454c3c0_0;
    %assign/vec4 v0x55584454c970_0, 0;
    %load/vec4 v0x55584454c970_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_25.2, 4;
    %load/vec4 v0x55584454c240_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55584454c240_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55584454c240_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55584454b860;
T_26 ;
    %wait E_0x55584454bd50;
    %load/vec4 v0x55584454c970_0;
    %store/vec4 v0x55584454c3c0_0, 0, 2;
    %load/vec4 v0x55584454c970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55584454c3c0_0, 0, 2;
    %jmp T_26.4;
T_26.0 ;
    %load/vec4 v0x55584454c320_0;
    %load/vec4 v0x55584454c810_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55584454c3c0_0, 0, 2;
T_26.5 ;
    %jmp T_26.4;
T_26.1 ;
    %load/vec4 v0x55584454c240_0;
    %cmpi/u 5, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_26.7, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55584454c3c0_0, 0, 2;
    %jmp T_26.8;
T_26.7 ;
    %load/vec4 v0x55584454c240_0;
    %cmpi/u 255, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_26.9, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55584454c3c0_0, 0, 2;
T_26.9 ;
T_26.8 ;
    %jmp T_26.4;
T_26.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55584454c3c0_0, 0, 2;
    %jmp T_26.4;
T_26.4 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x55584454b860;
T_27 ;
    %wait E_0x5558442e9b30;
    %load/vec4 v0x55584454c8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584454c4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584454c750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584454c5b0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584454ca50_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x55584454c970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %jmp T_27.5;
T_27.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584454c750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584454c5b0_0, 0;
    %load/vec4 v0x55584454c320_0;
    %load/vec4 v0x55584454c810_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %load/vec4 v0x55584454c670_0;
    %assign/vec4 v0x55584454ca50_0, 0;
T_27.6 ;
    %jmp T_27.5;
T_27.3 ;
    %load/vec4 v0x55584454c240_0;
    %cmpi/e 4, 0, 8;
    %jmp/0xz  T_27.8, 4;
    %load/vec4 v0x55584454ca50_0;
    %store/vec4 v0x55584454c0a0_0, 0, 256;
    %callf/vec4 TD_virtual_chip_tb.dut.nonce_hdl.is_valid_nonce, S_0x55584454bdc0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584454c5b0_0, 0;
    %jmp T_27.11;
T_27.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584454c5b0_0, 0;
T_27.11 ;
T_27.8 ;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x55584454c5b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.12, 8;
    %load/vec4 v0x55584454ca50_0;
    %assign/vec4 v0x55584454c4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584454c750_0, 0;
T_27.12 ;
    %jmp T_27.5;
T_27.5 ;
    %pop/vec4 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5558445469d0;
T_28 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548270, 4, 0;
    %pushi/vec4 1, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548270, 4, 0;
    %pushi/vec4 62, 0, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548270, 4, 0;
    %pushi/vec4 28, 0, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548270, 4, 0;
    %pushi/vec4 27, 0, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548270, 4, 0;
    %pushi/vec4 36, 0, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548270, 4, 0;
    %pushi/vec4 44, 0, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548270, 4, 0;
    %pushi/vec4 6, 0, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548270, 4, 0;
    %pushi/vec4 55, 0, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548270, 4, 0;
    %pushi/vec4 20, 0, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548270, 4, 0;
    %pushi/vec4 3, 0, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548270, 4, 0;
    %pushi/vec4 10, 0, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548270, 4, 0;
    %pushi/vec4 43, 0, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548270, 4, 0;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548270, 4, 0;
    %pushi/vec4 39, 0, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548270, 4, 0;
    %pushi/vec4 41, 0, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548270, 4, 0;
    %pushi/vec4 45, 0, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548270, 4, 0;
    %pushi/vec4 15, 0, 6;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548270, 4, 0;
    %pushi/vec4 21, 0, 6;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548270, 4, 0;
    %pushi/vec4 8, 0, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548270, 4, 0;
    %pushi/vec4 18, 0, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548270, 4, 0;
    %pushi/vec4 2, 0, 6;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548270, 4, 0;
    %pushi/vec4 61, 0, 6;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548270, 4, 0;
    %pushi/vec4 56, 0, 6;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548270, 4, 0;
    %pushi/vec4 14, 0, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548270, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548380, 4, 0;
    %pushi/vec4 32898, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548380, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %concati/vec4 32906, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548380, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %concati/vec4 2147516416, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548380, 4, 0;
    %pushi/vec4 32907, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548380, 4, 0;
    %pushi/vec4 2147483649, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548380, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %concati/vec4 2147516545, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548380, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %concati/vec4 32777, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548380, 4, 0;
    %pushi/vec4 138, 0, 64;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548380, 4, 0;
    %pushi/vec4 136, 0, 64;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548380, 4, 0;
    %pushi/vec4 2147516425, 0, 64;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548380, 4, 0;
    %pushi/vec4 2147483658, 0, 64;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548380, 4, 0;
    %pushi/vec4 2147516555, 0, 64;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548380, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %concati/vec4 139, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548380, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %concati/vec4 32905, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548380, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %concati/vec4 32771, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548380, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %concati/vec4 32770, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548380, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %concati/vec4 128, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548380, 4, 0;
    %pushi/vec4 32778, 0, 64;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548380, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %concati/vec4 2147483658, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548380, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %concati/vec4 2147516545, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548380, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %concati/vec4 32896, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548380, 4, 0;
    %pushi/vec4 2147483649, 0, 64;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548380, 4, 0;
    %pushi/vec4 2147483648, 0, 32;
    %concati/vec4 2147516424, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555844548380, 4, 0;
    %end;
    .thread T_28;
    .scope S_0x5558445469d0;
T_29 ;
    %pushi/vec4 0, 0, 1600;
    %store/vec4 v0x5558445484e0_0, 0, 1600;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x5558445480c0_0, 0, 256;
    %end;
    .thread T_29;
    .scope S_0x5558445469d0;
T_30 ;
    %wait E_0x555844546dd0;
    %load/vec4 v0x555844548440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1600;
    %assign/vec4 v0x5558445484e0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5558445480c0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5558445481b0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x555844547fe0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5558445484e0_0, 4, 5;
    %load/vec4 v0x5558445484e0_0;
    %store/vec4 v0x5558445474d0_0, 0, 1600;
    %fork TD_virtual_chip_tb.dut.keccak.keccak_permutation, S_0x555844546e30;
    %join;
    %load/vec4 v0x555844547690_0;
    %store/vec4 v0x5558445484e0_0, 0, 1600;
    %load/vec4 v0x5558445484e0_0;
    %parti/s 256, 0, 2;
    %assign/vec4 v0x5558445480c0_0, 0;
    %load/vec4 v0x5558445480c0_0;
    %assign/vec4 v0x5558445481b0_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55584453b6f0;
T_31 ;
    %wait E_0x5558442e9b30;
    %load/vec4 v0x55584453c090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584453bfb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453bd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453bbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453be10_0, 0;
    %pushi/vec4 0, 0, 257;
    %assign/vec4 v0x55584453c200_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584453c2a0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584453c380_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584453c460_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x55584453bbb0_0;
    %nor/r;
    %load/vec4 v0x55584453c130_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584453bbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453bd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453be10_0, 0;
    %load/vec4 v0x55584453b9d0_0;
    %assign/vec4 v0x55584453c2a0_0, 0;
    %load/vec4 v0x55584453bad0_0;
    %assign/vec4 v0x55584453c380_0, 0;
    %load/vec4 v0x55584453bed0_0;
    %assign/vec4 v0x55584453c460_0, 0;
    %load/vec4 v0x55584453b9d0_0;
    %pad/u 257;
    %load/vec4 v0x55584453bad0_0;
    %pad/u 257;
    %add;
    %assign/vec4 v0x55584453c200_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x55584453bbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %load/vec4 v0x55584453c460_0;
    %pad/u 257;
    %load/vec4 v0x55584453c200_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_31.6, 5;
    %load/vec4 v0x55584453c200_0;
    %load/vec4 v0x55584453c460_0;
    %pad/u 257;
    %sub;
    %pad/u 256;
    %assign/vec4 v0x55584453bfb0_0, 0;
    %jmp T_31.7;
T_31.6 ;
    %load/vec4 v0x55584453c200_0;
    %parti/s 256, 0, 2;
    %assign/vec4 v0x55584453bfb0_0, 0;
T_31.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584453bd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453bbb0_0, 0;
T_31.4 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55584453e850;
T_32 ;
    %wait E_0x5558442e9b30;
    %load/vec4 v0x55584453f370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584453f200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453efa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453ecc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453f060_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584453eec0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584453f540_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584453f600_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584453f6e0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x55584453ecc0_0;
    %nor/r;
    %load/vec4 v0x55584453f4a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584453ecc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453efa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453f060_0, 0;
    %load/vec4 v0x55584453eae0_0;
    %assign/vec4 v0x55584453f540_0, 0;
    %load/vec4 v0x55584453ebe0_0;
    %assign/vec4 v0x55584453f600_0, 0;
    %load/vec4 v0x55584453f120_0;
    %assign/vec4 v0x55584453f6e0_0, 0;
    %load/vec4 v0x55584453ebe0_0;
    %load/vec4 v0x55584453eae0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_32.4, 5;
    %load/vec4 v0x55584453eae0_0;
    %load/vec4 v0x55584453ebe0_0;
    %sub;
    %assign/vec4 v0x55584453eec0_0, 0;
    %jmp T_32.5;
T_32.4 ;
    %load/vec4 v0x55584453f6e0_0;
    %load/vec4 v0x55584453eae0_0;
    %add;
    %load/vec4 v0x55584453ebe0_0;
    %sub;
    %assign/vec4 v0x55584453eec0_0, 0;
T_32.5 ;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x55584453ecc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v0x55584453eec0_0;
    %assign/vec4 v0x55584453f200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584453efa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453ecc0_0, 0;
T_32.6 ;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55584453d710;
T_33 ;
    %wait E_0x5558442e9b30;
    %load/vec4 v0x55584453e350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584453e270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453ddc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453db40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453de80_0, 0;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x55584453e190_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584453e490_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584453e550_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584453e630_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55584453dcb0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584453e020_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x55584453db40_0;
    %nor/r;
    %load/vec4 v0x55584453e3f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584453db40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453ddc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453de80_0, 0;
    %load/vec4 v0x55584453d9a0_0;
    %assign/vec4 v0x55584453e490_0, 0;
    %load/vec4 v0x55584453da80_0;
    %assign/vec4 v0x55584453e550_0, 0;
    %load/vec4 v0x55584453df40_0;
    %assign/vec4 v0x55584453e630_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55584453dcb0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584453e020_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x55584453db40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %load/vec4 v0x55584453dcb0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55584453dcb0_0, 0;
    %load/vec4 v0x55584453dcb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.6, 4;
    %load/vec4 v0x55584453e490_0;
    %pad/u 512;
    %load/vec4 v0x55584453e550_0;
    %pad/u 512;
    %mul;
    %assign/vec4 v0x55584453e190_0, 0;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v0x55584453dcb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.8, 4;
    %load/vec4 v0x55584453e630_0;
    %pad/u 512;
    %load/vec4 v0x55584453e190_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_33.10, 5;
    %load/vec4 v0x55584453e190_0;
    %load/vec4 v0x55584453e630_0;
    %pad/u 512;
    %mod;
    %pad/u 256;
    %assign/vec4 v0x55584453e020_0, 0;
    %jmp T_33.11;
T_33.10 ;
    %load/vec4 v0x55584453e190_0;
    %parti/s 256, 0, 2;
    %assign/vec4 v0x55584453e020_0, 0;
T_33.11 ;
    %jmp T_33.9;
T_33.8 ;
    %load/vec4 v0x55584453dcb0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_33.12, 4;
    %load/vec4 v0x55584453e020_0;
    %assign/vec4 v0x55584453e270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584453ddc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453db40_0, 0;
T_33.12 ;
T_33.9 ;
T_33.7 ;
T_33.4 ;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55584453c680;
T_34 ;
    %wait E_0x5558442e9b30;
    %load/vec4 v0x55584453d070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584453cf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453cce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453ca40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453cdf0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584453d240_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584453d300_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584453d3e0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584453d4c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55584453cc20_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x55584453ca40_0;
    %nor/r;
    %load/vec4 v0x55584453d1a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584453ca40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453cce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453cdf0_0, 0;
    %load/vec4 v0x55584453c960_0;
    %assign/vec4 v0x55584453d240_0, 0;
    %load/vec4 v0x55584453ceb0_0;
    %assign/vec4 v0x55584453d300_0, 0;
    %pushi/vec4 1, 0, 256;
    %assign/vec4 v0x55584453d3e0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584453d4c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55584453cc20_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x55584453ca40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %load/vec4 v0x55584453cc20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55584453cc20_0, 0;
    %load/vec4 v0x55584453d240_0;
    %cmpi/e 1, 0, 256;
    %jmp/0xz  T_34.6, 4;
    %load/vec4 v0x55584453d3e0_0;
    %assign/vec4 v0x55584453cf90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584453cce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453ca40_0, 0;
    %jmp T_34.7;
T_34.6 ;
    %load/vec4 v0x55584453d240_0;
    %cmpi/e 0, 0, 256;
    %jmp/0xz  T_34.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584453cdf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453ca40_0, 0;
    %jmp T_34.9;
T_34.8 ;
    %load/vec4 v0x55584453cc20_0;
    %cmpi/u 100, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_34.10, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584453cdf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453ca40_0, 0;
    %jmp T_34.11;
T_34.10 ;
    %load/vec4 v0x55584453d240_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.12, 4;
    %load/vec4 v0x55584453d240_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x55584453d240_0, 0;
    %load/vec4 v0x55584453d3e0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_34.14, 4;
    %load/vec4 v0x55584453d3e0_0;
    %load/vec4 v0x55584453ceb0_0;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x55584453d3e0_0, 0;
    %jmp T_34.15;
T_34.14 ;
    %load/vec4 v0x55584453d3e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x55584453d3e0_0, 0;
T_34.15 ;
    %jmp T_34.13;
T_34.12 ;
    %load/vec4 v0x55584453d300_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.16, 4;
    %load/vec4 v0x55584453d300_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x55584453d300_0, 0;
    %load/vec4 v0x55584453d4c0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_34.18, 4;
    %load/vec4 v0x55584453d4c0_0;
    %load/vec4 v0x55584453ceb0_0;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x55584453d4c0_0, 0;
    %jmp T_34.19;
T_34.18 ;
    %load/vec4 v0x55584453d4c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x55584453d4c0_0, 0;
T_34.19 ;
    %jmp T_34.17;
T_34.16 ;
    %load/vec4 v0x55584453d300_0;
    %load/vec4 v0x55584453d240_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_34.20, 5;
    %load/vec4 v0x55584453d240_0;
    %load/vec4 v0x55584453d300_0;
    %sub;
    %assign/vec4 v0x55584453d240_0, 0;
    %load/vec4 v0x55584453d3e0_0;
    %load/vec4 v0x55584453d4c0_0;
    %sub;
    %assign/vec4 v0x55584453d3e0_0, 0;
    %load/vec4 v0x55584453d3e0_0;
    %parti/s 1, 255, 9;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_34.22, 4;
    %load/vec4 v0x55584453d3e0_0;
    %load/vec4 v0x55584453ceb0_0;
    %add;
    %assign/vec4 v0x55584453d3e0_0, 0;
T_34.22 ;
    %jmp T_34.21;
T_34.20 ;
    %load/vec4 v0x55584453d300_0;
    %load/vec4 v0x55584453d240_0;
    %sub;
    %assign/vec4 v0x55584453d300_0, 0;
    %load/vec4 v0x55584453d4c0_0;
    %load/vec4 v0x55584453d3e0_0;
    %sub;
    %assign/vec4 v0x55584453d4c0_0, 0;
    %load/vec4 v0x55584453d4c0_0;
    %parti/s 1, 255, 9;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_34.24, 4;
    %load/vec4 v0x55584453d4c0_0;
    %load/vec4 v0x55584453ceb0_0;
    %add;
    %assign/vec4 v0x55584453d4c0_0, 0;
T_34.24 ;
T_34.21 ;
T_34.17 ;
T_34.13 ;
T_34.11 ;
T_34.9 ;
T_34.7 ;
T_34.4 ;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x55584453abf0;
T_35 ;
    %wait E_0x5558442e9b30;
    %load/vec4 v0x555844540d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555844540e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453fb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453fa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453fc30_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844541090_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844541170_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584453fdd0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5558445409e0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844540ab0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844540b80_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844540c50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55584453f900_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x555844540e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %jmp T_35.6;
T_35.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453fb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453fa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453fc30_0, 0;
    %load/vec4 v0x555844540dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.7, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555844540e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584453fa00_0, 0;
    %load/vec4 v0x55584453fcf0_0;
    %assign/vec4 v0x55584453fdd0_0, 0;
    %pushi/vec4 4085042429, 0, 33;
    %concati/vec4 4089018200, 0, 32;
    %concati/vec4 2873148715, 0, 32;
    %concati/vec4 2634946062, 0, 32;
    %concati/vec4 2801743563, 0, 37;
    %concati/vec4 3876875436, 0, 33;
    %concati/vec4 4181765515, 0, 32;
    %concati/vec4 16258968, 0, 25;
    %assign/vec4 v0x5558445409e0_0, 0;
    %pushi/vec4 2423633134, 0, 33;
    %concati/vec4 2593067413, 0, 33;
    %concati/vec4 3978813408, 0, 33;
    %concati/vec4 3775957647, 0, 33;
    %concati/vec4 3514516618, 0, 32;
    %concati/vec4 3500835635, 0, 33;
    %concati/vec4 2298089983, 0, 32;
    %concati/vec4 51434680, 0, 27;
    %assign/vec4 v0x555844540ab0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844540b80_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844540c50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55584453f900_0, 0;
T_35.7 ;
    %jmp T_35.6;
T_35.3 ;
    %load/vec4 v0x55584453fdd0_0;
    %cmpi/e 0, 0, 256;
    %jmp/0xz  T_35.9, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555844540e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584453fc30_0, 0;
    %jmp T_35.10;
T_35.9 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555844540e60_0, 0;
T_35.10 ;
    %jmp T_35.6;
T_35.4 ;
    %load/vec4 v0x55584453f900_0;
    %cmpi/u 255, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_35.11, 5;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555844540e60_0, 0;
    %load/vec4 v0x555844540b80_0;
    %assign/vec4 v0x555844541090_0, 0;
    %load/vec4 v0x555844540c50_0;
    %assign/vec4 v0x555844541170_0, 0;
    %jmp T_35.12;
T_35.11 ;
    %load/vec4 v0x55584453fdd0_0;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x55584453f900_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_35.13, 4;
    %load/vec4 v0x555844540b80_0;
    %pushi/vec4 0, 0, 256;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555844540c50_0;
    %pushi/vec4 0, 0, 256;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.15, 8;
    %load/vec4 v0x5558445409e0_0;
    %assign/vec4 v0x555844540b80_0, 0;
    %load/vec4 v0x555844540ab0_0;
    %assign/vec4 v0x555844540c50_0, 0;
    %jmp T_35.16;
T_35.15 ;
    %load/vec4 v0x555844540910_0;
    %assign/vec4 v0x55584453feb0_0, 0;
    %load/vec4 v0x5558445405a0_0;
    %load/vec4 v0x5558445409e0_0;
    %sub;
    %load/vec4 v0x555844540b80_0;
    %sub;
    %assign/vec4 v0x555844540f00_0, 0;
    %load/vec4 v0x55584453feb0_0;
    %load/vec4 v0x5558445409e0_0;
    %load/vec4 v0x555844540f00_0;
    %sub;
    %mul;
    %load/vec4 v0x555844540ab0_0;
    %sub;
    %assign/vec4 v0x555844540fd0_0, 0;
    %load/vec4 v0x555844540f00_0;
    %assign/vec4 v0x555844540b80_0, 0;
    %load/vec4 v0x555844540fd0_0;
    %assign/vec4 v0x555844540c50_0, 0;
T_35.16 ;
T_35.13 ;
    %load/vec4 v0x5558445409e0_0;
    %cmpi/ne 0, 0, 256;
    %flag_mov 8, 4;
    %load/vec4 v0x555844540ab0_0;
    %cmpi/ne 0, 0, 256;
    %flag_or 4, 8;
    %jmp/0xz  T_35.17, 4;
    %load/vec4 v0x5558445409e0_0;
    %muli 3, 0, 256;
    %load/vec4 v0x5558445409e0_0;
    %mul;
    %load/vec4 v0x555844540370_0;
    %mul;
    %assign/vec4 v0x55584453feb0_0, 0;
    %load/vec4 v0x55584453feb0_0;
    %load/vec4 v0x55584453feb0_0;
    %mul;
    %load/vec4 v0x5558445409e0_0;
    %muli 2, 0, 256;
    %sub;
    %assign/vec4 v0x555844540f00_0, 0;
    %load/vec4 v0x55584453feb0_0;
    %load/vec4 v0x5558445409e0_0;
    %load/vec4 v0x555844540f00_0;
    %sub;
    %mul;
    %load/vec4 v0x555844540ab0_0;
    %sub;
    %assign/vec4 v0x555844540fd0_0, 0;
    %load/vec4 v0x555844540f00_0;
    %assign/vec4 v0x5558445409e0_0, 0;
    %load/vec4 v0x555844540fd0_0;
    %assign/vec4 v0x555844540ab0_0, 0;
T_35.17 ;
    %load/vec4 v0x55584453f900_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55584453f900_0, 0;
T_35.12 ;
    %jmp T_35.6;
T_35.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584453fb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584453fa00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555844540e60_0, 0;
    %jmp T_35.6;
T_35.6 ;
    %pop/vec4 1;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5558445423a0;
T_36 ;
    %wait E_0x5558442e9b30;
    %load/vec4 v0x555844542d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844542c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844542980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844542750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844542a90_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844542f00_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844542fe0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5558445430c0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5558445431a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5558445428c0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x555844542750_0;
    %nor/r;
    %load/vec4 v0x555844542e40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844542750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844542980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844542a90_0, 0;
    %load/vec4 v0x555844542660_0;
    %assign/vec4 v0x555844542f00_0, 0;
    %load/vec4 v0x555844542b50_0;
    %assign/vec4 v0x555844542fe0_0, 0;
    %pushi/vec4 1, 0, 256;
    %assign/vec4 v0x5558445430c0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5558445431a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5558445428c0_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x555844542750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %load/vec4 v0x5558445428c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5558445428c0_0, 0;
    %load/vec4 v0x555844542f00_0;
    %cmpi/e 1, 0, 256;
    %jmp/0xz  T_36.6, 4;
    %load/vec4 v0x5558445430c0_0;
    %assign/vec4 v0x555844542c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844542980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844542750_0, 0;
    %jmp T_36.7;
T_36.6 ;
    %load/vec4 v0x555844542f00_0;
    %cmpi/e 0, 0, 256;
    %jmp/0xz  T_36.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844542a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844542750_0, 0;
    %jmp T_36.9;
T_36.8 ;
    %load/vec4 v0x5558445428c0_0;
    %cmpi/u 100, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_36.10, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844542a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844542750_0, 0;
    %jmp T_36.11;
T_36.10 ;
    %load/vec4 v0x555844542f00_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.12, 4;
    %load/vec4 v0x555844542f00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x555844542f00_0, 0;
    %load/vec4 v0x5558445430c0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_36.14, 4;
    %load/vec4 v0x5558445430c0_0;
    %load/vec4 v0x555844542b50_0;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5558445430c0_0, 0;
    %jmp T_36.15;
T_36.14 ;
    %load/vec4 v0x5558445430c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5558445430c0_0, 0;
T_36.15 ;
    %jmp T_36.13;
T_36.12 ;
    %load/vec4 v0x555844542fe0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.16, 4;
    %load/vec4 v0x555844542fe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x555844542fe0_0, 0;
    %load/vec4 v0x5558445431a0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_36.18, 4;
    %load/vec4 v0x5558445431a0_0;
    %load/vec4 v0x555844542b50_0;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5558445431a0_0, 0;
    %jmp T_36.19;
T_36.18 ;
    %load/vec4 v0x5558445431a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5558445431a0_0, 0;
T_36.19 ;
    %jmp T_36.17;
T_36.16 ;
    %load/vec4 v0x555844542fe0_0;
    %load/vec4 v0x555844542f00_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_36.20, 5;
    %load/vec4 v0x555844542f00_0;
    %load/vec4 v0x555844542fe0_0;
    %sub;
    %assign/vec4 v0x555844542f00_0, 0;
    %load/vec4 v0x5558445430c0_0;
    %load/vec4 v0x5558445431a0_0;
    %sub;
    %assign/vec4 v0x5558445430c0_0, 0;
    %load/vec4 v0x5558445430c0_0;
    %parti/s 1, 255, 9;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_36.22, 4;
    %load/vec4 v0x5558445430c0_0;
    %load/vec4 v0x555844542b50_0;
    %add;
    %assign/vec4 v0x5558445430c0_0, 0;
T_36.22 ;
    %jmp T_36.21;
T_36.20 ;
    %load/vec4 v0x555844542fe0_0;
    %load/vec4 v0x555844542f00_0;
    %sub;
    %assign/vec4 v0x555844542fe0_0, 0;
    %load/vec4 v0x5558445431a0_0;
    %load/vec4 v0x5558445430c0_0;
    %sub;
    %assign/vec4 v0x5558445431a0_0, 0;
    %load/vec4 v0x5558445431a0_0;
    %parti/s 1, 255, 9;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_36.24, 4;
    %load/vec4 v0x5558445431a0_0;
    %load/vec4 v0x555844542b50_0;
    %add;
    %assign/vec4 v0x5558445431a0_0, 0;
T_36.24 ;
T_36.21 ;
T_36.17 ;
T_36.13 ;
T_36.11 ;
T_36.9 ;
T_36.7 ;
T_36.4 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5558445433a0;
T_37 ;
    %wait E_0x5558442e9b30;
    %load/vec4 v0x555844544080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844543fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844543b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558445437f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844543c40_0, 0;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x555844543ec0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5558445442f0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5558445443d0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5558445444b0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x555844543a70_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844543de0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x5558445437f0_0;
    %nor/r;
    %load/vec4 v0x555844544230_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558445437f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844543b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844543c40_0, 0;
    %load/vec4 v0x555844543630_0;
    %assign/vec4 v0x5558445442f0_0, 0;
    %load/vec4 v0x555844543730_0;
    %assign/vec4 v0x5558445443d0_0, 0;
    %load/vec4 v0x555844543d00_0;
    %assign/vec4 v0x5558445444b0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x555844543a70_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844543de0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x5558445437f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %load/vec4 v0x555844543a70_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x555844543a70_0, 0;
    %load/vec4 v0x555844543a70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.6, 4;
    %load/vec4 v0x5558445442f0_0;
    %pad/u 512;
    %load/vec4 v0x5558445443d0_0;
    %pad/u 512;
    %mul;
    %assign/vec4 v0x555844543ec0_0, 0;
    %jmp T_37.7;
T_37.6 ;
    %load/vec4 v0x555844543a70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.8, 4;
    %load/vec4 v0x5558445444b0_0;
    %pad/u 512;
    %load/vec4 v0x555844543ec0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_37.10, 5;
    %load/vec4 v0x555844543ec0_0;
    %load/vec4 v0x5558445444b0_0;
    %pad/u 512;
    %mod;
    %pad/u 256;
    %assign/vec4 v0x555844543de0_0, 0;
    %jmp T_37.11;
T_37.10 ;
    %load/vec4 v0x555844543ec0_0;
    %parti/s 256, 0, 2;
    %assign/vec4 v0x555844543de0_0, 0;
T_37.11 ;
    %jmp T_37.9;
T_37.8 ;
    %load/vec4 v0x555844543a70_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_37.12, 4;
    %load/vec4 v0x555844543de0_0;
    %assign/vec4 v0x555844543fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844543b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558445437f0_0, 0;
T_37.12 ;
T_37.9 ;
T_37.7 ;
T_37.4 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5558445413c0;
T_38 ;
    %wait E_0x5558442e9b30;
    %load/vec4 v0x555844541d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844541c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844541990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844541820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844541aa0_0, 0;
    %pushi/vec4 0, 0, 257;
    %assign/vec4 v0x555844541e80_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844541f60_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844542040_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844542120_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x555844541820_0;
    %nor/r;
    %load/vec4 v0x555844541dc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844541820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844541990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844541aa0_0, 0;
    %load/vec4 v0x555844541670_0;
    %assign/vec4 v0x555844541f60_0, 0;
    %load/vec4 v0x555844541760_0;
    %assign/vec4 v0x555844542040_0, 0;
    %load/vec4 v0x555844541b60_0;
    %assign/vec4 v0x555844542120_0, 0;
    %load/vec4 v0x555844541670_0;
    %pad/u 257;
    %load/vec4 v0x555844541760_0;
    %pad/u 257;
    %add;
    %assign/vec4 v0x555844541e80_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x555844541820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %load/vec4 v0x555844542120_0;
    %pad/u 257;
    %load/vec4 v0x555844541e80_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_38.6, 5;
    %load/vec4 v0x555844541e80_0;
    %load/vec4 v0x555844542120_0;
    %pad/u 257;
    %sub;
    %pad/u 256;
    %assign/vec4 v0x555844541c40_0, 0;
    %jmp T_38.7;
T_38.6 ;
    %load/vec4 v0x555844541e80_0;
    %parti/s 256, 0, 2;
    %assign/vec4 v0x555844541c40_0, 0;
T_38.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844541990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844541820_0, 0;
T_38.4 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x555844539c70;
T_39 ;
    %wait E_0x5558442e9b30;
    %load/vec4 v0x555844546140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5558445465c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555844544c10_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x555844545e70_0;
    %assign/vec4 v0x5558445465c0_0, 0;
    %load/vec4 v0x5558445465c0_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_39.2, 4;
    %load/vec4 v0x555844544c10_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x555844544c10_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555844544c10_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x555844539c70;
T_40 ;
    %wait E_0x55584453ab30;
    %load/vec4 v0x5558445465c0_0;
    %store/vec4 v0x555844545e70_0, 0, 4;
    %load/vec4 v0x5558445465c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555844545e70_0, 0, 4;
    %jmp T_40.9;
T_40.0 ;
    %load/vec4 v0x555844546500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.10, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555844545e70_0, 0, 4;
T_40.10 ;
    %jmp T_40.9;
T_40.1 ;
    %load/vec4 v0x555844544f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.12, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x555844545e70_0, 0, 4;
    %jmp T_40.13;
T_40.12 ;
    %load/vec4 v0x555844544e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.14, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555844545e70_0, 0, 4;
    %jmp T_40.15;
T_40.14 ;
    %load/vec4 v0x555844544c10_0;
    %cmpi/u 65535, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_40.16, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x555844545e70_0, 0, 4;
T_40.16 ;
T_40.15 ;
T_40.13 ;
    %jmp T_40.9;
T_40.2 ;
    %load/vec4 v0x5558445458f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.18, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x555844545e70_0, 0, 4;
    %jmp T_40.19;
T_40.18 ;
    %load/vec4 v0x555844545820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.20, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555844545e70_0, 0, 4;
    %jmp T_40.21;
T_40.20 ;
    %load/vec4 v0x555844544c10_0;
    %cmpi/u 65535, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_40.22, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x555844545e70_0, 0, 4;
T_40.22 ;
T_40.21 ;
T_40.19 ;
    %jmp T_40.9;
T_40.3 ;
    %load/vec4 v0x555844545c30_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5558445455b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_40.24, 9;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x555844545e70_0, 0, 4;
    %jmp T_40.25;
T_40.24 ;
    %load/vec4 v0x555844545b60_0;
    %load/vec4 v0x5558445453d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.26, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x555844545e70_0, 0, 4;
    %jmp T_40.27;
T_40.26 ;
    %load/vec4 v0x555844544c10_0;
    %cmpi/u 65535, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_40.28, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x555844545e70_0, 0, 4;
T_40.28 ;
T_40.27 ;
T_40.25 ;
    %jmp T_40.9;
T_40.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x555844545e70_0, 0, 4;
    %jmp T_40.9;
T_40.5 ;
    %load/vec4 v0x5558445460a0_0;
    %pushi/vec4 0, 0, 256;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x555844546340_0;
    %pushi/vec4 0, 0, 256;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5558445460a0_0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %concati/vec4 3132021990, 0, 32;
    %concati/vec4 2940772411, 0, 32;
    %concati/vec4 3218235020, 0, 32;
    %concati/vec4 3493216577, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x555844546340_0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %concati/vec4 3132021990, 0, 32;
    %concati/vec4 2940772411, 0, 32;
    %concati/vec4 3218235020, 0, 32;
    %concati/vec4 3493216577, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x5558445467b0_0;
    %pushi/vec4 27, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5558445467b0_0;
    %pushi/vec4 28, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.30, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x555844545e70_0, 0, 4;
    %jmp T_40.31;
T_40.30 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x555844545e70_0, 0, 4;
T_40.31 ;
    %jmp T_40.9;
T_40.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555844545e70_0, 0, 4;
    %jmp T_40.9;
T_40.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555844545e70_0, 0, 4;
    %jmp T_40.9;
T_40.9 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x555844539c70;
T_41 ;
    %wait E_0x5558442e9b30;
    %load/vec4 v0x555844546140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844544ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844544cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844545190_0, 0;
    %pushi/vec4 0, 0, 520;
    %assign/vec4 v0x555844546420_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5558445460a0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844546340_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5558445467b0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844545230_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5558445466a0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5558445461e0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844546280_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x5558445465c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_41.9, 6;
    %jmp T_41.10;
T_41.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844544ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844544cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844545190_0, 0;
    %load/vec4 v0x555844546500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844544ab0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5558445460a0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844546340_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5558445467b0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844545230_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5558445466a0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5558445461e0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844546280_0, 0;
T_41.11 ;
    %jmp T_41.10;
T_41.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844544ab0_0, 0;
    %load/vec4 v0x555844544e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.13, 8;
    %load/vec4 v0x555844544ff0_0;
    %assign/vec4 v0x5558445461e0_0, 0;
    %load/vec4 v0x5558445450c0_0;
    %assign/vec4 v0x555844546280_0, 0;
    %load/vec4 v0x555844544ff0_0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %concati/vec4 3132021990, 0, 32;
    %concati/vec4 2940772411, 0, 32;
    %concati/vec4 3218235020, 0, 32;
    %concati/vec4 3493216577, 0, 32;
    %mod;
    %assign/vec4 v0x5558445460a0_0, 0;
T_41.13 ;
    %jmp T_41.10;
T_41.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844544ab0_0, 0;
    %load/vec4 v0x555844545820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.15, 8;
    %load/vec4 v0x5558445459c0_0;
    %assign/vec4 v0x555844545230_0, 0;
T_41.15 ;
    %jmp T_41.10;
T_41.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844544ab0_0, 0;
    %load/vec4 v0x5558445453d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.17, 8;
    %load/vec4 v0x555844545680_0;
    %assign/vec4 v0x5558445466a0_0, 0;
T_41.17 ;
    %load/vec4 v0x555844545b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.19, 8;
    %load/vec4 v0x555844545d00_0;
    %assign/vec4 v0x555844546340_0, 0;
T_41.19 ;
    %jmp T_41.10;
T_41.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844544ab0_0, 0;
    %load/vec4 v0x555844546280_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_41.21, 4;
    %pushi/vec4 4294967295, 0, 33;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %concati/vec4 3132021990, 0, 32;
    %concati/vec4 2940772411, 0, 32;
    %concati/vec4 3218235020, 0, 32;
    %concati/vec4 1746608288, 0, 31;
    %load/vec4 v0x555844546340_0;
    %cmp/u;
    %jmp/0xz  T_41.23, 5;
    %pushi/vec4 29, 0, 8;
    %assign/vec4 v0x5558445467b0_0, 0;
    %jmp T_41.24;
T_41.23 ;
    %pushi/vec4 28, 0, 8;
    %assign/vec4 v0x5558445467b0_0, 0;
T_41.24 ;
    %jmp T_41.22;
T_41.21 ;
    %pushi/vec4 4294967295, 0, 33;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %concati/vec4 3132021990, 0, 32;
    %concati/vec4 2940772411, 0, 32;
    %concati/vec4 3218235020, 0, 32;
    %concati/vec4 1746608288, 0, 31;
    %load/vec4 v0x555844546340_0;
    %cmp/u;
    %jmp/0xz  T_41.25, 5;
    %pushi/vec4 30, 0, 8;
    %assign/vec4 v0x5558445467b0_0, 0;
    %jmp T_41.26;
T_41.25 ;
    %pushi/vec4 27, 0, 8;
    %assign/vec4 v0x5558445467b0_0, 0;
T_41.26 ;
T_41.22 ;
    %jmp T_41.10;
T_41.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844544ab0_0, 0;
    %load/vec4 v0x5558445460a0_0;
    %pushi/vec4 0, 0, 256;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x555844546340_0;
    %pushi/vec4 0, 0, 256;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5558445460a0_0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %concati/vec4 3132021990, 0, 32;
    %concati/vec4 2940772411, 0, 32;
    %concati/vec4 3218235020, 0, 32;
    %concati/vec4 3493216577, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x555844546340_0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %concati/vec4 3132021990, 0, 32;
    %concati/vec4 2940772411, 0, 32;
    %concati/vec4 3218235020, 0, 32;
    %concati/vec4 3493216577, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x5558445467b0_0;
    %pushi/vec4 27, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5558445467b0_0;
    %pushi/vec4 28, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5558445467b0_0;
    %pushi/vec4 29, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x5558445467b0_0;
    %pushi/vec4 30, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.27, 8;
    %jmp T_41.28;
T_41.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844545190_0, 0;
T_41.28 ;
    %jmp T_41.10;
T_41.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844544ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844544cf0_0, 0;
    %load/vec4 v0x5558445460a0_0;
    %load/vec4 v0x555844546340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5558445467b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555844546420_0, 0;
    %jmp T_41.10;
T_41.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844544ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844545190_0, 0;
    %jmp T_41.10;
T_41.10 ;
    %pop/vec4 1;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x55584454ff60;
T_42 ;
    %wait E_0x5558442e9b30;
    %load/vec4 v0x555844551970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555844551da0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555844551040_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x555844551430_0;
    %assign/vec4 v0x555844551da0_0, 0;
    %load/vec4 v0x555844551da0_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_42.2, 4;
    %load/vec4 v0x555844551040_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555844551040_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555844551040_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x55584454ff60;
T_43 ;
    %wait E_0x555844550e30;
    %load/vec4 v0x555844551da0_0;
    %store/vec4 v0x555844551430_0, 0, 3;
    %load/vec4 v0x555844551da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555844551430_0, 0, 3;
    %jmp T_43.9;
T_43.0 ;
    %load/vec4 v0x555844551bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555844551430_0, 0, 3;
T_43.10 ;
    %jmp T_43.9;
T_43.1 ;
    %load/vec4 v0x555844551290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.12, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555844551430_0, 0, 3;
    %jmp T_43.13;
T_43.12 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x555844551430_0, 0, 3;
T_43.13 ;
    %jmp T_43.9;
T_43.2 ;
    %load/vec4 v0x555844551040_0;
    %cmpi/u 30, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_43.14, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555844551430_0, 0, 3;
    %jmp T_43.15;
T_43.14 ;
    %load/vec4 v0x555844551040_0;
    %cmpi/u 255, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_43.16, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x555844551430_0, 0, 3;
T_43.16 ;
T_43.15 ;
    %jmp T_43.9;
T_43.3 ;
    %load/vec4 v0x555844551040_0;
    %cmpi/u 60, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_43.18, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555844551430_0, 0, 3;
    %jmp T_43.19;
T_43.18 ;
    %load/vec4 v0x555844551040_0;
    %cmpi/u 255, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_43.20, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x555844551430_0, 0, 3;
T_43.20 ;
T_43.19 ;
    %jmp T_43.9;
T_43.4 ;
    %load/vec4 v0x555844551040_0;
    %cmpi/u 90, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_43.22, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555844551430_0, 0, 3;
    %jmp T_43.23;
T_43.22 ;
    %load/vec4 v0x555844551040_0;
    %cmpi/u 255, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_43.24, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x555844551430_0, 0, 3;
T_43.24 ;
T_43.23 ;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x555844551430_0, 0, 3;
    %jmp T_43.9;
T_43.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555844551430_0, 0, 3;
    %jmp T_43.9;
T_43.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555844551430_0, 0, 3;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x55584454ff60;
T_44 ;
    %wait E_0x5558442e9b30;
    %load/vec4 v0x555844551970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844550ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844551110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558445511d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844552040_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844551890_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844551a10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844552100_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844551e80_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844551f60_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555844551510_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5558445515f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844551290_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x555844551da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_44.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_44.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_44.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_44.9, 6;
    %jmp T_44.10;
T_44.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844550ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844551110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5558445511d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844552040_0, 0;
    %load/vec4 v0x555844551bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844550ea0_0, 0;
    %load/vec4 v0x555844551af0_0;
    %parti/s 256, 256, 10;
    %assign/vec4 v0x555844551890_0, 0;
    %load/vec4 v0x555844551af0_0;
    %parti/s 256, 0, 2;
    %assign/vec4 v0x555844551a10_0, 0;
T_44.11 ;
    %jmp T_44.10;
T_44.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844550ea0_0, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555844551890_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x555844551890_0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %concati/vec4 3132021990, 0, 32;
    %concati/vec4 2940772411, 0, 32;
    %concati/vec4 3218235020, 0, 32;
    %concati/vec4 3493216577, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x555844551a10_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x555844551a10_0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %concati/vec4 3132021990, 0, 32;
    %concati/vec4 2940772411, 0, 32;
    %concati/vec4 3218235020, 0, 32;
    %concati/vec4 3493216577, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844551290_0, 0;
    %jmp T_44.14;
T_44.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844551290_0, 0;
T_44.14 ;
    %jmp T_44.10;
T_44.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844550ea0_0, 0;
    %load/vec4 v0x555844551040_0;
    %cmpi/e 29, 0, 8;
    %jmp/0xz  T_44.15, 4;
    %load/vec4 v0x555844551a10_0;
    %assign/vec4 v0x555844552100_0, 0;
T_44.15 ;
    %jmp T_44.10;
T_44.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844550ea0_0, 0;
    %load/vec4 v0x555844551040_0;
    %cmpi/e 59, 0, 8;
    %jmp/0xz  T_44.17, 4;
    %load/vec4 v0x555844551350_0;
    %load/vec4 v0x555844552100_0;
    %mul;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %concati/vec4 3132021990, 0, 32;
    %concati/vec4 2940772411, 0, 32;
    %concati/vec4 3218235020, 0, 32;
    %concati/vec4 3493216577, 0, 32;
    %mod;
    %assign/vec4 v0x555844551e80_0, 0;
    %load/vec4 v0x555844551890_0;
    %load/vec4 v0x555844552100_0;
    %mul;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %concati/vec4 3132021990, 0, 32;
    %concati/vec4 2940772411, 0, 32;
    %concati/vec4 3218235020, 0, 32;
    %concati/vec4 3493216577, 0, 32;
    %mod;
    %assign/vec4 v0x555844551f60_0, 0;
T_44.17 ;
    %jmp T_44.10;
T_44.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844550ea0_0, 0;
    %load/vec4 v0x555844551040_0;
    %cmpi/e 89, 0, 8;
    %jmp/0xz  T_44.19, 4;
    %load/vec4 v0x555844551e80_0;
    %pushi/vec4 4085042429, 0, 33;
    %concati/vec4 4089018200, 0, 32;
    %concati/vec4 2873148715, 0, 32;
    %concati/vec4 2634946062, 0, 32;
    %concati/vec4 2801743563, 0, 37;
    %concati/vec4 3876875436, 0, 33;
    %concati/vec4 4181765515, 0, 32;
    %concati/vec4 16258968, 0, 25;
    %mul;
    %load/vec4 v0x555844551f60_0;
    %load/vec4 v0x5558445516d0_0;
    %mul;
    %add;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %concati/vec4 4294966319, 0, 32;
    %mod;
    %assign/vec4 v0x555844551510_0, 0;
    %load/vec4 v0x555844551e80_0;
    %pushi/vec4 2423633134, 0, 33;
    %concati/vec4 2593067413, 0, 33;
    %concati/vec4 3978813408, 0, 33;
    %concati/vec4 3775957647, 0, 33;
    %concati/vec4 3514516618, 0, 32;
    %concati/vec4 3500835635, 0, 33;
    %concati/vec4 2298089983, 0, 32;
    %concati/vec4 51434680, 0, 27;
    %mul;
    %load/vec4 v0x555844551f60_0;
    %load/vec4 v0x5558445517b0_0;
    %mul;
    %add;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %concati/vec4 4294966319, 0, 32;
    %mod;
    %assign/vec4 v0x5558445515f0_0, 0;
T_44.19 ;
    %jmp T_44.10;
T_44.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844550ea0_0, 0;
    %load/vec4 v0x555844551510_0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967294, 0, 32;
    %concati/vec4 3132021990, 0, 32;
    %concati/vec4 2940772411, 0, 32;
    %concati/vec4 3218235020, 0, 32;
    %concati/vec4 3493216577, 0, 32;
    %mod;
    %load/vec4 v0x555844551890_0;
    %cmp/e;
    %jmp/0xz  T_44.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844552040_0, 0;
    %jmp T_44.22;
T_44.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844552040_0, 0;
T_44.22 ;
    %jmp T_44.10;
T_44.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844550ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555844551110_0, 0;
    %jmp T_44.10;
T_44.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555844550ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5558445511d0_0, 0;
    %jmp T_44.10;
T_44.10 ;
    %pop/vec4 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x555844549320;
T_45 ;
    %wait E_0x5558442e9b30;
    %load/vec4 v0x55584454b380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55584454b420_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55584454a630_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x55584454b0b0_0;
    %assign/vec4 v0x55584454b420_0, 0;
    %load/vec4 v0x55584454b420_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_45.2, 4;
    %load/vec4 v0x55584454a630_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55584454a630_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55584454a630_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x555844549320;
T_46 ;
    %wait E_0x5558445497e0;
    %load/vec4 v0x55584454b420_0;
    %store/vec4 v0x55584454b0b0_0, 0, 2;
    %load/vec4 v0x55584454b420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55584454b0b0_0, 0, 2;
    %jmp T_46.5;
T_46.0 ;
    %load/vec4 v0x55584454af30_0;
    %load/vec4 v0x55584454abd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55584454b0b0_0, 0, 2;
T_46.6 ;
    %jmp T_46.5;
T_46.1 ;
    %load/vec4 v0x55584454a630_0;
    %cmpi/u 5, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_46.8, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55584454b0b0_0, 0, 2;
    %jmp T_46.9;
T_46.8 ;
    %load/vec4 v0x55584454a630_0;
    %cmpi/u 255, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_46.10, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55584454b0b0_0, 0, 2;
T_46.10 ;
T_46.9 ;
    %jmp T_46.5;
T_46.2 ;
    %load/vec4 v0x55584454a630_0;
    %cmpi/u 10, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_46.12, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55584454b0b0_0, 0, 2;
    %jmp T_46.13;
T_46.12 ;
    %load/vec4 v0x55584454a630_0;
    %cmpi/u 255, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_46.14, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55584454b0b0_0, 0, 2;
T_46.14 ;
T_46.13 ;
    %jmp T_46.5;
T_46.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55584454b0b0_0, 0, 2;
    %jmp T_46.5;
T_46.5 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x555844549320;
T_47 ;
    %wait E_0x5558442e9b30;
    %load/vec4 v0x55584454b380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584454a9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584454aa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584454a6f0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584454ac90_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55584454b5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584454a8e0_0, 0;
    %fork t_1, S_0x555844549850;
    %jmp t_0;
    .scope S_0x555844549850;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555844549a50_0, 0, 32;
T_47.2 ;
    %load/vec4 v0x555844549a50_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_47.3, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 3, v0x555844549a50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55584454aff0, 0, 4;
    %load/vec4 v0x555844549a50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555844549a50_0, 0, 32;
    %jmp T_47.2;
T_47.3 ;
    %end;
    .scope S_0x555844549320;
t_0 %join;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x55584454b420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %jmp T_47.8;
T_47.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584454aa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584454a6f0_0, 0;
    %load/vec4 v0x55584454af30_0;
    %load/vec4 v0x55584454abd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584454a8e0_0, 0;
T_47.9 ;
    %load/vec4 v0x55584454a380_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55584454aff0, 4;
    %assign/vec4 v0x55584454a9a0_0, 0;
    %jmp T_47.8;
T_47.5 ;
    %load/vec4 v0x55584454a630_0;
    %cmpi/e 4, 0, 8;
    %jmp/0xz  T_47.11, 4;
    %load/vec4 v0x55584454a800_0;
    %store/vec4 v0x55584454a1e0_0, 0, 256;
    %callf/vec4 TD_virtual_chip_tb.dut.mem_loader.is_valid_transaction_data, S_0x555844549fd0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584454a6f0_0, 0;
    %load/vec4 v0x55584454a800_0;
    %parti/s 160, 0, 2;
    %assign/vec4 v0x55584454b500_0, 0;
    %load/vec4 v0x55584454a800_0;
    %parti/s 128, 160, 9;
    %assign/vec4 v0x55584454a480_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x55584454b190_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x55584454ae50_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x55584454ad70_0, 0;
    %jmp T_47.14;
T_47.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584454a6f0_0, 0;
T_47.14 ;
T_47.11 ;
    %jmp T_47.8;
T_47.6 ;
    %load/vec4 v0x55584454a630_0;
    %cmpi/e 9, 0, 8;
    %jmp/0xz  T_47.15, 4;
    %load/vec4 v0x55584454a800_0;
    %store/vec4 v0x555844549f10_0, 0, 256;
    %callf/vec4 TD_virtual_chip_tb.dut.mem_loader.format_transaction_data, S_0x555844549b50;
    %assign/vec4 v0x55584454ac90_0, 0;
    %load/vec4 v0x55584454a800_0;
    %store/vec4 v0x555844549f10_0, 0, 256;
    %callf/vec4 TD_virtual_chip_tb.dut.mem_loader.format_transaction_data, S_0x555844549b50;
    %load/vec4 v0x55584454b5e0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55584454aff0, 0, 4;
    %load/vec4 v0x55584454b5e0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55584454b5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584454a8e0_0, 0;
T_47.15 ;
    %jmp T_47.8;
T_47.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584454aa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584454a6f0_0, 0;
    %jmp T_47.8;
T_47.8 ;
    %pop/vec4 1;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x555844549320;
T_48 ;
    %vpi_call 9 182 "$readmemh", "test_transaction.mem", v0x55584454aff0 {0 0 0};
    %end;
    .thread T_48;
    .scope S_0x55584454cc30;
T_49 ;
    %wait E_0x5558442e9b30;
    %load/vec4 v0x55584454f650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55584454f970_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55584454ed10_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x55584454f110_0;
    %assign/vec4 v0x55584454f970_0, 0;
    %load/vec4 v0x55584454f970_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_49.2, 4;
    %load/vec4 v0x55584454ed10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55584454ed10_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55584454ed10_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x55584454cc30;
T_50 ;
    %wait E_0x55584454d480;
    %load/vec4 v0x55584454f970_0;
    %store/vec4 v0x55584454f110_0, 0, 2;
    %load/vec4 v0x55584454f970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_50.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_50.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55584454f110_0, 0, 2;
    %jmp T_50.5;
T_50.0 ;
    %load/vec4 v0x55584454edf0_0;
    %load/vec4 v0x55584454f8a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55584454f110_0, 0, 2;
T_50.6 ;
    %jmp T_50.5;
T_50.1 ;
    %load/vec4 v0x55584454ed10_0;
    %cmpi/u 10, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_50.8, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55584454f110_0, 0, 2;
    %jmp T_50.9;
T_50.8 ;
    %load/vec4 v0x55584454ed10_0;
    %cmpi/u 255, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_50.10, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55584454f110_0, 0, 2;
T_50.10 ;
T_50.9 ;
    %jmp T_50.5;
T_50.2 ;
    %load/vec4 v0x55584454ed10_0;
    %cmpi/u 15, 0, 8;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_50.12, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55584454f110_0, 0, 2;
    %jmp T_50.13;
T_50.12 ;
    %load/vec4 v0x55584454ed10_0;
    %cmpi/u 255, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_50.14, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55584454f110_0, 0, 2;
T_50.14 ;
T_50.13 ;
    %jmp T_50.5;
T_50.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55584454f110_0, 0, 2;
    %jmp T_50.5;
T_50.5 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x55584454cc30;
T_51 ;
    %wait E_0x5558442e9b30;
    %load/vec4 v0x55584454f650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 520;
    %assign/vec4 v0x55584454f7e0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584454fd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584454f2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584454f1f0_0, 0;
    %pushi/vec4 0, 0, 520;
    %assign/vec4 v0x55584454fa30_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x55584454fc20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55584454f590_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x55584454f970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %jmp T_51.6;
T_51.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584454f2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584454f1f0_0, 0;
    %jmp T_51.6;
T_51.3 ;
    %load/vec4 v0x55584454ed10_0;
    %cmpi/e 9, 0, 8;
    %jmp/0xz  T_51.7, 4;
    %load/vec4 v0x55584454f6f0_0;
    %load/vec4 v0x55584454ef70_0;
    %store/vec4 v0x55584454d8f0_0, 0, 256;
    %store/vec4 v0x55584454da90_0, 0, 520;
    %callf/vec4 TD_virtual_chip_tb.dut.out_hdl.format_ethereum_signature, S_0x55584454d510;
    %store/vec4 v0x55584454ee90_0, 0, 520;
    %load/vec4 v0x55584454ee90_0;
    %assign/vec4 v0x55584454fa30_0, 0;
    %load/vec4 v0x55584454ee90_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55584454f590_0, 0;
T_51.7 ;
    %jmp T_51.6;
T_51.4 ;
    %load/vec4 v0x55584454ed10_0;
    %cmpi/e 14, 0, 8;
    %jmp/0xz  T_51.9, 4;
    %load/vec4 v0x55584454fa30_0;
    %load/vec4 v0x55584454ef70_0;
    %store/vec4 v0x55584454e790_0, 0, 256;
    %store/vec4 v0x55584454ea40_0, 0, 520;
    %callf/vec4 TD_virtual_chip_tb.dut.out_hdl.is_valid_signature, S_0x55584454e4f0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584454f1f0_0, 0;
    %load/vec4 v0x55584454ef70_0;
    %load/vec4 v0x55584454fa30_0;
    %load/vec4 v0x55584454f370_0;
    %load/vec4 v0x55584454f4c0_0;
    %store/vec4 v0x55584454e2e0_0, 0, 256;
    %store/vec4 v0x55584454e200_0, 0, 256;
    %store/vec4 v0x55584454e410_0, 0, 520;
    %store/vec4 v0x55584454e140_0, 0, 256;
    %callf/vec4 TD_virtual_chip_tb.dut.out_hdl.format_transaction_data, S_0x55584454dd80;
    %assign/vec4 v0x55584454fc20_0, 0;
    %jmp T_51.12;
T_51.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584454f1f0_0, 0;
T_51.12 ;
T_51.9 ;
    %jmp T_51.6;
T_51.5 ;
    %load/vec4 v0x55584454fa30_0;
    %assign/vec4 v0x55584454f7e0_0, 0;
    %load/vec4 v0x55584454fc20_0;
    %assign/vec4 v0x55584454fd00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55584454f2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55584454f1f0_0, 0;
    %jmp T_51.6;
T_51.6 ;
    %pop/vec4 1;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x555844495e00;
T_52 ;
    %pushi/vec4 2443359172, 0, 35;
    %concati/vec4 2237558648, 0, 32;
    %concati/vec4 2443359172, 0, 32;
    %concati/vec4 2237558648, 0, 32;
    %concati/vec4 2443359172, 0, 32;
    %concati/vec4 2237558648, 0, 32;
    %concati/vec4 2443359172, 0, 32;
    %concati/vec4 279694831, 0, 29;
    %store/vec4 v0x555844558480_0, 0, 256;
    %pushi/vec4 3403208926, 0, 33;
    %concati/vec4 2170404297, 0, 33;
    %concati/vec4 2979038208, 0, 32;
    %concati/vec4 0, 0, 158;
    %store/vec4 v0x5558445582c0_0, 0, 256;
    %end;
    .thread T_52;
    .scope S_0x555844495e00;
T_53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555844556c40_0, 0, 1;
T_53.0 ;
    %delay 5000, 0;
    %load/vec4 v0x555844556c40_0;
    %inv;
    %store/vec4 v0x555844556c40_0, 0, 1;
    %jmp T_53.0;
    %end;
    .thread T_53;
    .scope S_0x555844495e00;
T_54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555844556ff0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5558445573b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558445575d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555844557db0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555844557fb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558445580c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5558445576c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5558445570e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558445572c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555844557ac0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x555844558960_0, 0, 256;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555844558b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555844558a70_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x555844558670_0, 0, 256;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555844558870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555844558780_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x555844558c50_0, 0, 256;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555844558e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555844558d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555844556d00_0, 0, 1;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x555844556b50_0, 0, 32;
    %callf/vec4 TD_virtual_chip_tb.random_nonce, S_0x555844556790;
    %store/vec4 v0x5558445583a0_0, 0, 256;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555844556ff0_0, 0, 1;
    %delay 50000, 0;
    %load/vec4 v0x555844558480_0;
    %store/vec4 v0x555844558960_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555844558b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555844558a70_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555844558a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555844558b60_0, 0, 1;
    %delay 50000, 0;
    %load/vec4 v0x5558445582c0_0;
    %store/vec4 v0x555844558670_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555844558870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555844558780_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555844558780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555844558870_0, 0, 1;
    %delay 50000, 0;
    %load/vec4 v0x5558445583a0_0;
    %store/vec4 v0x555844558c50_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555844558e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555844558d60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555844558d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555844558e50_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5558445573b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5558445575d0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555844557db0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5558445580c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558445575d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5558445580c0_0, 0, 1;
    %delay 100000, 0;
T_54.0 ;
    %load/vec4 v0x555844556f00_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_54.1, 6;
    %wait E_0x5558442e9ab0;
    %jmp T_54.0;
T_54.1 ;
    %vpi_call 3 177 "$display", "Signature: %h", v0x5558445581b0_0 {0 0 0};
    %vpi_call 3 178 "$display", "TX Data:   %h", v0x555844558560_0 {0 0 0};
    %vpi_call 3 179 "$display", "Output Error: %b", v0x555844556e10_0 {0 0 0};
    %load/vec4 v0x555844556e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %vpi_call 3 181 "$display", "PASS: Signature and TX data formatted correctly." {0 0 0};
    %jmp T_54.3;
T_54.2 ;
    %vpi_call 3 183 "$display", "FAIL: Output error detected." {0 0 0};
T_54.3 ;
    %vpi_call 3 185 "$finish" {0 0 0};
    %end;
    .thread T_54;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "Modular_Arithmetic.v";
    "testbench/virtual_chip_tb.v";
    "VirtualChip.v";
    "AXI_Interface.v";
    "ECDSA_Signer.v";
    "Keccak256_Module.v";
    "ECDSA_Key_Config.v";
    "Memory_Loader.v";
    "Nonce_Handler.v";
    "Output_Handler.v";
    "ECDSA_Verifier.v";
