// Seed: 1422035890
`define pp_7 0
`timescale 1 ps / 1ps `timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_1 = id_3;
  wire id_7;
  assign id_2 = id_3 - SystemTFIdentifier(id_7[~1 : 1'b0]);
  assign id_4 = id_6;
  always begin : id_8
    if (id_6) begin
      id_3 <= id_8#(
          .id_6(""),
          .id_6(1)
      );
    end else id_2 = 1;
  end
endmodule
