FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"VCC\G";
2"GND\G";
3"COMP2_THRESH";
4"DGT";
5"UN$1$CSMD0805$I8$B";
6"VCC\G";
7"VEE\G";
8"UN$1$CSMD0805$I9$B";
9"PULSE2_ANAL";
10"PULSE1_ANAL";
11"GND\G";
12"VEE\G";
13"VCC\G";
14"GND\G";
15"GND\G";
16"VTT\G";
17"GND\G";
18"CLK";
19"VCC\G";
20"DATA_RDY";
21"LE";
22"DATA";
23"VCC15M\G";
24"VEE\G";
25"UN$1$AD7243$I2$VDD";
26"UN$1$AD7243$I2$VSS";
27"GND\G";
28"UN$1$AD96687$I1$LE2";
29"UN$1$AD96687$I1$LE1";
30"GND\G";
31"GND\G";
32"UN$1$RSMD0805$I45$B";
33"UN$1$SS22SDP2$I34$TA2";
34"UN$1$AD7243$I2$REFIN";
35"VCC15\G";
36"UN$1$SS22SDP2$I35$P2";
37"UN$1$SS22SDP2$I35$P1";
38"UN$1$SS22SDP2$I34$P2";
39"UN$1$SS22SDP2$I34$P1";
40"UN$1$AD96687$I1$Q2$1";
41"DGT_GATE";
42"GT";
43"TRIG2_OUT_TTL";
44"TRIG1_OUT_TTL";
45"LO*";
46"TRIG1_OUT_P";
47"TRIG2_OUT_P";
48"TRIG1_OUT_N";
49"TRIG2_OUT_N";
50"UN$1$AD96687$I1$Q2";
51"UN$1$AD96687$I1$Q1$1";
52"UN$1$AD96687$I1$Q1";
53"COMP1_THRESH";
%"AD96687"
"1","(-150,2950)","0","misc","I1";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,425,125,-300"
$LOCATION"U70"
CDS_LOCATION"U70"
$SEC"1"
CDS_SEC"1";
"IN_N2"
$PN"10"3;
"IN_N1"
$PN"7"53;
"IN_P2"
$PN"9"9;
"IN_P1"
$PN"8"10;
"LE2* \B"
$PN"12"0;
"LE1* \B"
$PN"5"0;
"VS+"
$PN"11"13;
"VS-"
$PN"6"12;
"GND2"
$PN"14"11;
"GND1"
$PN"3"11;
"LE2"
$PN"13"28;
"LE1"
$PN"4"29;
"Q2* \B"
$PN"15"40;
"Q1* \B"
$PN"2"51;
"Q2"
$PN"16"50;
"Q1"
$PN"1"52;
%"CSMD0805"
"1","(-2375,4200)","0","capacitors","I10";
;
PART_NAME"CSMD0805"
VALUE"1UF"
PACKTYPE"0805"
VOLTAGE"25V"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%"
$LOCATION"C107"
CDS_LOCATION"C107"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"25;
"A<0>"
$PN"1"35;
%"CSMD0805"
"1","(-2400,4125)","0","capacitors","I11";
;
VALUE"1UF"
VOLTAGE"25V"
PACKTYPE"0805"
PART_NAME"CSMD0805"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%"
$LOCATION"C106"
CDS_LOCATION"C106"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"26;
"A<0>"
$PN"1"23;
%"INPORT"
"1","(-3000,4025)","0","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"22;
%"INPORT"
"1","(-3000,3950)","0","standard","I13";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"18;
%"INPORT"
"1","(-3000,3850)","0","standard","I14";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"21;
%"INPORT"
"1","(-3000,3750)","0","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"20;
%"TRIGGER_LOGIC"
"1","(2400,3025)","0","tubii_tk2_lib","I16";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"TRIG2_OUT_TTL"
VHDL_MODE"OUT"43;
"TRIG1_OUT_TTL"
VHDL_MODE"OUT"44;
"POSNEG2_N \B"
VHDL_MODE"IN"36;
"POSNEG2_P"
VHDL_MODE"IN"37;
"POSNEG1_N \B"
VHDL_MODE"IN"38;
"POSNEG1_P"
VHDL_MODE"IN"39;
"OVER_THRESH2_N \B"
VHDL_MODE"IN"40;
"OVER_THRESH2_P"
VHDL_MODE"IN"50;
"OVER_THRESH1_N \B"
VHDL_MODE"IN"51;
"OVER_THRESH1_P"
VHDL_MODE"IN"52;
"LO* \B"
VHDL_MODE"IN"45;
"DGT_GATE"
VHDL_MODE"IN"41;
"GT"
VHDL_MODE"IN"42;
"TRIG1_OUT_P"
VHDL_MODE"OUT"46;
"TRIG1_OUT_N \B"
VHDL_MODE"OUT"48;
"TRIG2_OUT_P"
VHDL_MODE"OUT"47;
"TRIG2_OUT_N \B"
VHDL_MODE"OUT"49;
%"INPORT"
"1","(525,2450)","0","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"42;
%"INPORT"
"1","(475,2275)","0","standard","I18";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"45;
%"MC10H131"
"1","(1525,1600)","0","ecl","I19";
;
CDS_LMAN_SYM_OUTLINE"-125,350,125,-225"
CDS_LIB"ecl"
$LOCATION"U73"
CDS_LOCATION"U73"
$SEC"1"
CDS_SEC"1";
"VEE"
$PN"10"24;
"CC"
$PN"12"0;
"D2"
$PN"13"0;
"D1"
$PN"9"0;
"CE2* \B"
$PN"14"0;
"CE1* \B"
$PN"8"0;
"S2"
$PN"15"0;
"S1"
$PN"7"4;
"R2"
$PN"17"0;
"R1"
$PN"5"42;
"Q2* \B"
$PN"18"0;
"Q1* \B"
$PN"4"0;
"Q2"
$PN"19"0;
"Q1"
$PN"3"41;
"GND2"
$PN"20"15;
"GND1"
$PN"2"15;
%"AD7243"
"1","(-1800,3850)","0","misc","I2";
;
CDS_LMAN_SYM_OUTLINE"-300,425,300,-550"
PART_NAME"AD7243"
TITLE"AD7243"
ABBREV"AD7243"
CDS_LIB"misc"
$LOCATION"U69"
CDS_LOCATION"U69"
$SEC"1"
CDS_SEC"1";
"AGND"
$PN"12"2;
"REFIN"
$PN"1"34;
"REFOUT"
$PN"2"34;
"DGND"
$PN"8"2;
"ROFS"
$PN"13"34;
"SDIN"
$PN"6"22;
"SCLK"
$PN"5"18;
"SYNC* \B"
$PN"7"21;
"VSS"
$PN"15"26;
"VDD"
$PN"16"25;
"DCEN"
$PN"10"17;
"VOUT"
$PN"14"53;
"SDO"
$PN"11"0;
"LDAC* \B"
$PN"9"20;
"CLR* \B"
$PN"3"1;
"BNCP"
$PN"4"19;
%"INPORT"
"1","(450,1725)","0","standard","I20";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"4;
%"CSMD0603"
"1","(1450,2200)","0","capacitors","I21";
;
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
$LOCATION"C112"
CDS_LOCATION"C112"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"24;
"A<0>"
$PN"1"15;
%"OUTPORT"
"1","(4250,3250)","0","standard","I22";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"46;
%"OUTPORT"
"1","(4250,3150)","0","standard","I23";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"48;
%"OUTPORT"
"1","(4250,2800)","0","standard","I24";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"47;
%"OUTPORT"
"1","(4250,2725)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"49;
%"TESTPOINT_L"
"1","(625,3750)","1","misc","I26";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc"
$LOCATION"TP33"
CDS_LOCATION"TP33"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"51;
%"TESTPOINT_L"
"1","(575,3850)","1","misc","I27";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc"
$LOCATION"TP32"
CDS_LOCATION"TP32"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"52;
%"TESTPOINT_L"
"1","(925,3025)","1","misc","I28";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP"
$LOCATION"TP34"
CDS_LOCATION"TP34"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"40;
%"TESTPOINT_L"
"1","(1125,3050)","1","misc","I29";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc"
$LOCATION"TP35"
CDS_LOCATION"TP35"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"50;
%"TESTPOINT_L"
"1","(-1000,4150)","1","misc","I3";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc"
$LOCATION"TP31"
CDS_LOCATION"TP31"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"53;
%"INPORT"
"1","(-950,3100)","0","standard","I30";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"10;
%"INPORT"
"1","(-975,2800)","0","standard","I31";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"9;
%"SS22SDP2"
"1","(1525,3925)","2","misc","I34";
;
CDS_LMAN_SYM_OUTLINE"-150,150,150,-150"
CDS_LIB"misc"
$LOCATION"U71"
CDS_LOCATION"U71"
$SEC"1"
CDS_SEC"1";
"T_B2"
$PN"6"32;
"T_B1"
$PN"3"33;
"T_A2"
$PN"4"33;
"T_A1"
$PN"1"32;
"P1"
$PN"2"39;
"P2"
$PN"5"38;
%"SS22SDP2"
"1","(1525,3575)","2","misc","I35";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-150,150,150,-150"
$LOCATION"U72"
CDS_LOCATION"U72"
$SEC"1"
CDS_SEC"1";
"T_B2"
$PN"6"32;
"T_B1"
$PN"3"33;
"T_A2"
$PN"4"33;
"T_A1"
$PN"1"32;
"P1"
$PN"2"37;
"P2"
$PN"5"36;
%"TESTPOINT_L"
"1","(2275,4000)","0","misc","I36";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST"
$LOCATION"TP36"
CDS_LOCATION"TP36"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"39;
%"TESTPOINT_L"
"1","(2275,3900)","0","misc","I37";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST"
$LOCATION"TP37"
CDS_LOCATION"TP37"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"38;
%"TESTPOINT_L"
"1","(2275,3800)","0","misc","I38";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST"
$LOCATION"TP38"
CDS_LOCATION"TP38"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"37;
%"TESTPOINT_L"
"1","(2275,3700)","0","misc","I39";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST"
$LOCATION"TP39"
CDS_LOCATION"TP39"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"36;
%"RSMD0805"
"1","(1150,1575)","1","resistors","I40";
;
VALUE"50"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
$LOCATION"R116"
CDS_LOCATION"R116"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"16;
"B<0>"
$PN"2"4;
%"CSMD0603"
"1","(-250,3550)","0","capacitors","I41";
;
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
TOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
$LOCATION"C111"
CDS_LOCATION"C111"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"13;
"A<0>"
$PN"1"11;
%"CSMD0603"
"1","(-275,2475)","0","capacitors","I42";
;
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
$LOCATION"C110"
CDS_LOCATION"C110"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"12;
"A<0>"
$PN"1"14;
%"RSMD0805"
"1","(-700,2925)","0","resistors","I43";
;
VALUE"5.1K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
$LOCATION"R357"
CDS_LOCATION"R357"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"27;
"B<0>"
$PN"2"28;
%"RSMD0805"
"1","(-700,3225)","0","resistors","I44";
;
VALUE"5.1K"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
TOL"1%"
PACKTYPE"0805"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
$LOCATION"R356"
CDS_LOCATION"R356"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"30;
"B<0>"
$PN"2"29;
%"RSMD0805"
"1","(975,4025)","0","resistors","I45";
;
VALUE"5.1K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
$LOCATION"R358"
CDS_LOCATION"R358"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"31;
"B<0>"
$PN"2"32;
%"OUTPORT"
"1","(4200,2475)","0","standard","I46";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"44;
%"OUTPORT"
"1","(4200,2375)","0","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"43;
%"3006P_TRIMPOT"
"1","(-2000,2450)","5","resistors","I48";
;
CDS_LMAN_SYM_OUTLINE"-100,25,125,-25"
CDS_LIB"resistors";
"CW"5;
"CCW"8;
"OUT"3;
%"TESTPOINT_L"
"1","(-1350,2225)","5","misc","I7";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST"
$LOCATION"TP30"
CDS_LOCATION"TP30"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"3;
%"CSMD0805"
"1","(-2250,2800)","0","capacitors","I8";
;
VALUE"1UF"
PART_NAME"CSMD0805"
PACKTYPE"0805"
VOLTAGE"25V"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%"
$LOCATION"C108"
CDS_LOCATION"C108"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"5;
"A<0>"
$PN"1"6;
%"CSMD0805"
"1","(-2250,2150)","0","capacitors","I9";
;
PART_NAME"CSMD0805"
VOLTAGE"25V"
VALUE"1UF"
PACKTYPE"0805"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%"
$LOCATION"C109"
CDS_LOCATION"C109"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"8;
"A<0>"
$PN"1"7;
END.
