Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jul  2 12:02:03 2019
| Host         : LAPTOP-JSL42T1L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file chacha_timing_summary_routed.rpt -pb chacha_timing_summary_routed.pb -rpx chacha_timing_summary_routed.rpx -warn_on_violation
| Design       : chacha
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 43 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.601        0.000                      0                 2176        0.121        0.000                      0                 2176        0.500        0.000                       0                  1964  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 1.000}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.601        0.000                      0                 2176        0.121        0.000                      0                 2176        0.500        0.000                       0                  1964  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.254ns  (logic 7.372ns (51.719%)  route 6.882ns (48.281%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 19.512 - 15.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.864     5.108    core/clk_IBUF_BUFG
    SLICE_X106Y22        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.871     7.435    core/qr0/state_reg_reg[5][15]_0
    SLICE_X98Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.559 r  core/qr0/a_prim1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.559    core/qr0/a_prim1_carry_i_7_n_0
    SLICE_X98Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.092 r  core/qr0/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.092    core/qr0/a_prim1_carry_n_0
    SLICE_X98Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.209 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.209    core/qr0/a_prim1_carry__0_n_0
    SLICE_X98Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.326    core/qr0/a_prim1_carry__1_n_0
    SLICE_X98Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.443    core/qr0/a_prim1_carry__2_n_0
    SLICE_X98Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.560 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.560    core/qr0/a_prim1_carry__3_n_0
    SLICE_X98Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.677 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.677    core/qr0/a_prim1_carry__4_n_0
    SLICE_X98Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.000 r  core/qr0/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.877     9.877    core/qr0/p_1_in[25]
    SLICE_X98Y17         LUT6 (Prop_lut6_I5_O)        0.306    10.183 r  core/qr0/a_prim2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.183    core/qr0/a_prim2_carry__1_i_7_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  core/qr0/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.716    core/qr0/a_prim2_carry__1_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.833 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.833    core/qr0/a_prim2_carry__2_n_0
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.950 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.950    core/qr0/a_prim2_carry__3_n_0
    SLICE_X98Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.067 r  core/qr0/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.067    core/qr0/a_prim2_carry__4_n_0
    SLICE_X98Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.390 r  core/qr0/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           1.142    12.532    core/qr0/c0[25]
    SLICE_X97Y10         LUT6 (Prop_lut6_I5_O)        0.306    12.838 r  core/qr0/a_prim0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.838    core/qr0/a_prim0_carry__0_i_3_n_0
    SLICE_X97Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.388 r  core/qr0/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.388    core/qr0/a_prim0_carry__0_n_0
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    core/qr0/a_prim0_carry__1_n_0
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.616 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.616    core/qr0/a_prim0_carry__2_n_0
    SLICE_X97Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.730    core/qr0/a_prim0_carry__3_n_0
    SLICE_X97Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.844    core/qr0/a_prim0_carry__4_n_0
    SLICE_X97Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.066 r  core/qr0/a_prim0_carry__5/O[0]
                         net (fo=2, routed)           0.852    14.918    core/qr0/qr0_a_prim[24]
    SLICE_X107Y15        LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  core/qr0/state_reg[15][0]_i_2/O
                         net (fo=3, routed)           0.897    16.114    core/qr0/qr0_d_prim[0]
    SLICE_X99Y11         LUT2 (Prop_lut2_I1_O)        0.124    16.238 r  core/qr0/b_prim1_carry_i_4/O
                         net (fo=1, routed)           0.000    16.238    core/qr0/b_prim1_carry_i_4_n_0
    SLICE_X99Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.770 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.770    core/qr0/b_prim1_carry_n_0
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.884    core/qr0/b_prim1_carry__0_n_0
    SLICE_X99Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.998    core/qr0/b_prim1_carry__1_n_0
    SLICE_X99Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.112 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.112    core/qr0/b_prim1_carry__2_n_0
    SLICE_X99Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.226 r  core/qr0/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.226    core/qr0/b_prim1_carry__3_n_0
    SLICE_X99Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.340 r  core/qr0/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.340    core/qr0/b_prim1_carry__4_n_0
    SLICE_X99Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.454 r  core/qr0/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.454    core/qr0/b_prim1_carry__5_n_0
    SLICE_X99Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.693 r  core/qr0/b_prim1_carry__6/O[2]
                         net (fo=3, routed)           0.608    18.301    core/qr0/qr0_c_prim[30]
    SLICE_X97Y21         LUT6 (Prop_lut6_I0_O)        0.302    18.603 r  core/qr0/state_reg[4][5]_i_2/O
                         net (fo=2, routed)           0.634    19.238    core/qr0/qr0_b_prim[5]
    SLICE_X97Y22         LUT6 (Prop_lut6_I0_O)        0.124    19.362 r  core/qr0/state_reg[5][5]_i_1/O
                         net (fo=1, routed)           0.000    19.362    core/state_new[5]__0[5]
    SLICE_X97Y22         FDRE                                         r  core/state_reg_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.610    19.512    core/clk_IBUF_BUFG
    SLICE_X97Y22         FDRE                                         r  core/state_reg_reg[5][5]/C
                         clock pessimism              0.457    19.969    
                         clock uncertainty           -0.035    19.933    
    SLICE_X97Y22         FDRE (Setup_fdre_C_D)        0.029    19.962    core/state_reg_reg[5][5]
  -------------------------------------------------------------------
                         required time                         19.962    
                         arrival time                         -19.362    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.210ns  (logic 7.450ns (52.429%)  route 6.760ns (47.571%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 19.512 - 15.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.864     5.108    core/clk_IBUF_BUFG
    SLICE_X106Y22        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.871     7.435    core/qr0/state_reg_reg[5][15]_0
    SLICE_X98Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.559 r  core/qr0/a_prim1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.559    core/qr0/a_prim1_carry_i_7_n_0
    SLICE_X98Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.092 r  core/qr0/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.092    core/qr0/a_prim1_carry_n_0
    SLICE_X98Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.209 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.209    core/qr0/a_prim1_carry__0_n_0
    SLICE_X98Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.326    core/qr0/a_prim1_carry__1_n_0
    SLICE_X98Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.443    core/qr0/a_prim1_carry__2_n_0
    SLICE_X98Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.560 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.560    core/qr0/a_prim1_carry__3_n_0
    SLICE_X98Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.677 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.677    core/qr0/a_prim1_carry__4_n_0
    SLICE_X98Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.000 r  core/qr0/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.877     9.877    core/qr0/p_1_in[25]
    SLICE_X98Y17         LUT6 (Prop_lut6_I5_O)        0.306    10.183 r  core/qr0/a_prim2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.183    core/qr0/a_prim2_carry__1_i_7_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  core/qr0/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.716    core/qr0/a_prim2_carry__1_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.833 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.833    core/qr0/a_prim2_carry__2_n_0
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.950 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.950    core/qr0/a_prim2_carry__3_n_0
    SLICE_X98Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.067 r  core/qr0/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.067    core/qr0/a_prim2_carry__4_n_0
    SLICE_X98Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.390 r  core/qr0/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           1.142    12.532    core/qr0/c0[25]
    SLICE_X97Y10         LUT6 (Prop_lut6_I5_O)        0.306    12.838 r  core/qr0/a_prim0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.838    core/qr0/a_prim0_carry__0_i_3_n_0
    SLICE_X97Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.388 r  core/qr0/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.388    core/qr0/a_prim0_carry__0_n_0
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    core/qr0/a_prim0_carry__1_n_0
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.616 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.616    core/qr0/a_prim0_carry__2_n_0
    SLICE_X97Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.730    core/qr0/a_prim0_carry__3_n_0
    SLICE_X97Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.844    core/qr0/a_prim0_carry__4_n_0
    SLICE_X97Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.066 r  core/qr0/a_prim0_carry__5/O[0]
                         net (fo=2, routed)           0.852    14.918    core/qr0/qr0_a_prim[24]
    SLICE_X107Y15        LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  core/qr0/state_reg[15][0]_i_2/O
                         net (fo=3, routed)           0.897    16.114    core/qr0/qr0_d_prim[0]
    SLICE_X99Y11         LUT2 (Prop_lut2_I1_O)        0.124    16.238 r  core/qr0/b_prim1_carry_i_4/O
                         net (fo=1, routed)           0.000    16.238    core/qr0/b_prim1_carry_i_4_n_0
    SLICE_X99Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.770 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.770    core/qr0/b_prim1_carry_n_0
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.884    core/qr0/b_prim1_carry__0_n_0
    SLICE_X99Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.998    core/qr0/b_prim1_carry__1_n_0
    SLICE_X99Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.112 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.112    core/qr0/b_prim1_carry__2_n_0
    SLICE_X99Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.226 r  core/qr0/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.226    core/qr0/b_prim1_carry__3_n_0
    SLICE_X99Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.340 r  core/qr0/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.340    core/qr0/b_prim1_carry__4_n_0
    SLICE_X99Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.454 r  core/qr0/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.454    core/qr0/b_prim1_carry__5_n_0
    SLICE_X99Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.767 r  core/qr0/b_prim1_carry__6/O[3]
                         net (fo=3, routed)           0.607    18.374    core/qr0/qr0_c_prim[31]
    SLICE_X95Y21         LUT6 (Prop_lut6_I0_O)        0.306    18.680 r  core/qr0/state_reg[4][6]_i_2/O
                         net (fo=2, routed)           0.513    19.193    core/qr3/qr0_b_prim[6]
    SLICE_X94Y22         LUT6 (Prop_lut6_I2_O)        0.124    19.317 r  core/qr3/state_reg[4][6]_i_1/O
                         net (fo=1, routed)           0.000    19.317    core/state_new[4]__0[6]
    SLICE_X94Y22         FDRE                                         r  core/state_reg_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.610    19.512    core/clk_IBUF_BUFG
    SLICE_X94Y22         FDRE                                         r  core/state_reg_reg[4][6]/C
                         clock pessimism              0.457    19.969    
                         clock uncertainty           -0.035    19.933    
    SLICE_X94Y22         FDRE (Setup_fdre_C_D)        0.079    20.012    core/state_reg_reg[4][6]
  -------------------------------------------------------------------
                         required time                         20.012    
                         arrival time                         -19.317    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.175ns  (logic 7.144ns (50.399%)  route 7.031ns (49.601%))
  Logic Levels:           31  (CARRY4=24 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.517ns = ( 19.517 - 15.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.864     5.108    core/clk_IBUF_BUFG
    SLICE_X106Y22        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.871     7.435    core/qr0/state_reg_reg[5][15]_0
    SLICE_X98Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.559 r  core/qr0/a_prim1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.559    core/qr0/a_prim1_carry_i_7_n_0
    SLICE_X98Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.092 r  core/qr0/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.092    core/qr0/a_prim1_carry_n_0
    SLICE_X98Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.209 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.209    core/qr0/a_prim1_carry__0_n_0
    SLICE_X98Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.326    core/qr0/a_prim1_carry__1_n_0
    SLICE_X98Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.443    core/qr0/a_prim1_carry__2_n_0
    SLICE_X98Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.560 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.560    core/qr0/a_prim1_carry__3_n_0
    SLICE_X98Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.677 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.677    core/qr0/a_prim1_carry__4_n_0
    SLICE_X98Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.000 r  core/qr0/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.877     9.877    core/qr0/p_1_in[25]
    SLICE_X98Y17         LUT6 (Prop_lut6_I5_O)        0.306    10.183 r  core/qr0/a_prim2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.183    core/qr0/a_prim2_carry__1_i_7_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  core/qr0/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.716    core/qr0/a_prim2_carry__1_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.833 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.833    core/qr0/a_prim2_carry__2_n_0
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.950 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.950    core/qr0/a_prim2_carry__3_n_0
    SLICE_X98Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.067 r  core/qr0/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.067    core/qr0/a_prim2_carry__4_n_0
    SLICE_X98Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.390 r  core/qr0/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           1.142    12.532    core/qr0/c0[25]
    SLICE_X97Y10         LUT6 (Prop_lut6_I5_O)        0.306    12.838 r  core/qr0/a_prim0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.838    core/qr0/a_prim0_carry__0_i_3_n_0
    SLICE_X97Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.388 r  core/qr0/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.388    core/qr0/a_prim0_carry__0_n_0
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    core/qr0/a_prim0_carry__1_n_0
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.616 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.616    core/qr0/a_prim0_carry__2_n_0
    SLICE_X97Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.730    core/qr0/a_prim0_carry__3_n_0
    SLICE_X97Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.844    core/qr0/a_prim0_carry__4_n_0
    SLICE_X97Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.066 r  core/qr0/a_prim0_carry__5/O[0]
                         net (fo=2, routed)           0.852    14.918    core/qr0/qr0_a_prim[24]
    SLICE_X107Y15        LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  core/qr0/state_reg[15][0]_i_2/O
                         net (fo=3, routed)           0.897    16.114    core/qr0/qr0_d_prim[0]
    SLICE_X99Y11         LUT2 (Prop_lut2_I1_O)        0.124    16.238 r  core/qr0/b_prim1_carry_i_4/O
                         net (fo=1, routed)           0.000    16.238    core/qr0/b_prim1_carry_i_4_n_0
    SLICE_X99Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.770 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.770    core/qr0/b_prim1_carry_n_0
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.884    core/qr0/b_prim1_carry__0_n_0
    SLICE_X99Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.998    core/qr0/b_prim1_carry__1_n_0
    SLICE_X99Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.112 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.112    core/qr0/b_prim1_carry__2_n_0
    SLICE_X99Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.226 r  core/qr0/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.226    core/qr0/b_prim1_carry__3_n_0
    SLICE_X99Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.465 r  core/qr0/b_prim1_carry__4/O[2]
                         net (fo=3, routed)           0.650    18.115    core/qr0/qr0_c_prim[22]
    SLICE_X99Y20         LUT6 (Prop_lut6_I0_O)        0.302    18.417 r  core/qr0/state_reg[4][29]_i_2/O
                         net (fo=2, routed)           0.742    19.158    core/qr0/qr0_b_prim[29]
    SLICE_X104Y20        LUT6 (Prop_lut6_I0_O)        0.124    19.282 r  core/qr0/state_reg[5][29]_i_1/O
                         net (fo=1, routed)           0.000    19.282    core/state_new[5]__0[29]
    SLICE_X104Y20        FDRE                                         r  core/state_reg_reg[5][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.615    19.517    core/clk_IBUF_BUFG
    SLICE_X104Y20        FDRE                                         r  core/state_reg_reg[5][29]/C
                         clock pessimism              0.457    19.974    
                         clock uncertainty           -0.035    19.938    
    SLICE_X104Y20        FDRE (Setup_fdre_C_D)        0.077    20.015    core/state_reg_reg[5][29]
  -------------------------------------------------------------------
                         required time                         20.015    
                         arrival time                         -19.282    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.150ns  (logic 6.994ns (49.427%)  route 7.156ns (50.573%))
  Logic Levels:           29  (CARRY4=22 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns = ( 19.524 - 15.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.864     5.108    core/clk_IBUF_BUFG
    SLICE_X106Y22        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.871     7.435    core/qr0/state_reg_reg[5][15]_0
    SLICE_X98Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.559 r  core/qr0/a_prim1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.559    core/qr0/a_prim1_carry_i_7_n_0
    SLICE_X98Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.092 r  core/qr0/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.092    core/qr0/a_prim1_carry_n_0
    SLICE_X98Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.209 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.209    core/qr0/a_prim1_carry__0_n_0
    SLICE_X98Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.326    core/qr0/a_prim1_carry__1_n_0
    SLICE_X98Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.443    core/qr0/a_prim1_carry__2_n_0
    SLICE_X98Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.560 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.560    core/qr0/a_prim1_carry__3_n_0
    SLICE_X98Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.677 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.677    core/qr0/a_prim1_carry__4_n_0
    SLICE_X98Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.000 r  core/qr0/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.877     9.877    core/qr0/p_1_in[25]
    SLICE_X98Y17         LUT6 (Prop_lut6_I5_O)        0.306    10.183 r  core/qr0/a_prim2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.183    core/qr0/a_prim2_carry__1_i_7_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  core/qr0/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.716    core/qr0/a_prim2_carry__1_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.833 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.833    core/qr0/a_prim2_carry__2_n_0
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.950 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.950    core/qr0/a_prim2_carry__3_n_0
    SLICE_X98Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.067 r  core/qr0/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.067    core/qr0/a_prim2_carry__4_n_0
    SLICE_X98Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.390 r  core/qr0/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           1.142    12.532    core/qr0/c0[25]
    SLICE_X97Y10         LUT6 (Prop_lut6_I5_O)        0.306    12.838 r  core/qr0/a_prim0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.838    core/qr0/a_prim0_carry__0_i_3_n_0
    SLICE_X97Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.388 r  core/qr0/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.388    core/qr0/a_prim0_carry__0_n_0
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    core/qr0/a_prim0_carry__1_n_0
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.616 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.616    core/qr0/a_prim0_carry__2_n_0
    SLICE_X97Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.730    core/qr0/a_prim0_carry__3_n_0
    SLICE_X97Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.844    core/qr0/a_prim0_carry__4_n_0
    SLICE_X97Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.066 r  core/qr0/a_prim0_carry__5/O[0]
                         net (fo=2, routed)           0.852    14.918    core/qr0/qr0_a_prim[24]
    SLICE_X107Y15        LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  core/qr0/state_reg[15][0]_i_2/O
                         net (fo=3, routed)           0.897    16.114    core/qr0/qr0_d_prim[0]
    SLICE_X99Y11         LUT2 (Prop_lut2_I1_O)        0.124    16.238 r  core/qr0/b_prim1_carry_i_4/O
                         net (fo=1, routed)           0.000    16.238    core/qr0/b_prim1_carry_i_4_n_0
    SLICE_X99Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.770 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.770    core/qr0/b_prim1_carry_n_0
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.884    core/qr0/b_prim1_carry__0_n_0
    SLICE_X99Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.998    core/qr0/b_prim1_carry__1_n_0
    SLICE_X99Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.311 r  core/qr0/b_prim1_carry__2/O[3]
                         net (fo=3, routed)           0.660    17.971    core/qr0/qr0_c_prim[15]
    SLICE_X92Y11         LUT6 (Prop_lut6_I0_O)        0.306    18.277 r  core/qr0/state_reg[4][22]_i_2/O
                         net (fo=2, routed)           0.857    19.134    core/qr0/qr0_b_prim[22]
    SLICE_X92Y6          LUT6 (Prop_lut6_I0_O)        0.124    19.258 r  core/qr0/state_reg[5][22]_i_1/O
                         net (fo=1, routed)           0.000    19.258    core/state_new[5]__0[22]
    SLICE_X92Y6          FDRE                                         r  core/state_reg_reg[5][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.622    19.524    core/clk_IBUF_BUFG
    SLICE_X92Y6          FDRE                                         r  core/state_reg_reg[5][22]/C
                         clock pessimism              0.457    19.981    
                         clock uncertainty           -0.035    19.945    
    SLICE_X92Y6          FDRE (Setup_fdre_C_D)        0.077    20.022    core/state_reg_reg[5][22]
  -------------------------------------------------------------------
                         required time                         20.022    
                         arrival time                         -19.258    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.134ns  (logic 7.450ns (52.708%)  route 6.684ns (47.292%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 19.514 - 15.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.864     5.108    core/clk_IBUF_BUFG
    SLICE_X106Y22        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.871     7.435    core/qr0/state_reg_reg[5][15]_0
    SLICE_X98Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.559 r  core/qr0/a_prim1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.559    core/qr0/a_prim1_carry_i_7_n_0
    SLICE_X98Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.092 r  core/qr0/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.092    core/qr0/a_prim1_carry_n_0
    SLICE_X98Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.209 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.209    core/qr0/a_prim1_carry__0_n_0
    SLICE_X98Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.326    core/qr0/a_prim1_carry__1_n_0
    SLICE_X98Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.443    core/qr0/a_prim1_carry__2_n_0
    SLICE_X98Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.560 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.560    core/qr0/a_prim1_carry__3_n_0
    SLICE_X98Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.677 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.677    core/qr0/a_prim1_carry__4_n_0
    SLICE_X98Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.000 r  core/qr0/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.877     9.877    core/qr0/p_1_in[25]
    SLICE_X98Y17         LUT6 (Prop_lut6_I5_O)        0.306    10.183 r  core/qr0/a_prim2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.183    core/qr0/a_prim2_carry__1_i_7_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  core/qr0/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.716    core/qr0/a_prim2_carry__1_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.833 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.833    core/qr0/a_prim2_carry__2_n_0
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.950 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.950    core/qr0/a_prim2_carry__3_n_0
    SLICE_X98Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.067 r  core/qr0/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.067    core/qr0/a_prim2_carry__4_n_0
    SLICE_X98Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.390 r  core/qr0/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           1.142    12.532    core/qr0/c0[25]
    SLICE_X97Y10         LUT6 (Prop_lut6_I5_O)        0.306    12.838 r  core/qr0/a_prim0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.838    core/qr0/a_prim0_carry__0_i_3_n_0
    SLICE_X97Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.388 r  core/qr0/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.388    core/qr0/a_prim0_carry__0_n_0
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    core/qr0/a_prim0_carry__1_n_0
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.616 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.616    core/qr0/a_prim0_carry__2_n_0
    SLICE_X97Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.730    core/qr0/a_prim0_carry__3_n_0
    SLICE_X97Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.844    core/qr0/a_prim0_carry__4_n_0
    SLICE_X97Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.066 r  core/qr0/a_prim0_carry__5/O[0]
                         net (fo=2, routed)           0.852    14.918    core/qr0/qr0_a_prim[24]
    SLICE_X107Y15        LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  core/qr0/state_reg[15][0]_i_2/O
                         net (fo=3, routed)           0.897    16.114    core/qr0/qr0_d_prim[0]
    SLICE_X99Y11         LUT2 (Prop_lut2_I1_O)        0.124    16.238 r  core/qr0/b_prim1_carry_i_4/O
                         net (fo=1, routed)           0.000    16.238    core/qr0/b_prim1_carry_i_4_n_0
    SLICE_X99Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.770 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.770    core/qr0/b_prim1_carry_n_0
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.884    core/qr0/b_prim1_carry__0_n_0
    SLICE_X99Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.998    core/qr0/b_prim1_carry__1_n_0
    SLICE_X99Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.112 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.112    core/qr0/b_prim1_carry__2_n_0
    SLICE_X99Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.226 r  core/qr0/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.226    core/qr0/b_prim1_carry__3_n_0
    SLICE_X99Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.340 r  core/qr0/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.340    core/qr0/b_prim1_carry__4_n_0
    SLICE_X99Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.454 r  core/qr0/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.454    core/qr0/b_prim1_carry__5_n_0
    SLICE_X99Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.767 r  core/qr0/b_prim1_carry__6/O[3]
                         net (fo=3, routed)           0.607    18.374    core/qr0/qr0_c_prim[31]
    SLICE_X95Y21         LUT6 (Prop_lut6_I0_O)        0.306    18.680 r  core/qr0/state_reg[4][6]_i_2/O
                         net (fo=2, routed)           0.438    19.118    core/qr0/qr0_b_prim[6]
    SLICE_X94Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.242 r  core/qr0/state_reg[5][6]_i_1/O
                         net (fo=1, routed)           0.000    19.242    core/state_new[5]__0[6]
    SLICE_X94Y21         FDRE                                         r  core/state_reg_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.612    19.514    core/clk_IBUF_BUFG
    SLICE_X94Y21         FDRE                                         r  core/state_reg_reg[5][6]/C
                         clock pessimism              0.457    19.971    
                         clock uncertainty           -0.035    19.935    
    SLICE_X94Y21         FDRE (Setup_fdre_C_D)        0.077    20.012    core/state_reg_reg[5][6]
  -------------------------------------------------------------------
                         required time                         20.012    
                         arrival time                         -19.242    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.202ns  (logic 7.010ns (49.360%)  route 7.192ns (50.640%))
  Logic Levels:           30  (CARRY4=23 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.591ns = ( 19.591 - 15.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.864     5.108    core/clk_IBUF_BUFG
    SLICE_X106Y22        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.871     7.435    core/qr0/state_reg_reg[5][15]_0
    SLICE_X98Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.559 r  core/qr0/a_prim1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.559    core/qr0/a_prim1_carry_i_7_n_0
    SLICE_X98Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.092 r  core/qr0/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.092    core/qr0/a_prim1_carry_n_0
    SLICE_X98Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.209 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.209    core/qr0/a_prim1_carry__0_n_0
    SLICE_X98Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.326    core/qr0/a_prim1_carry__1_n_0
    SLICE_X98Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.443    core/qr0/a_prim1_carry__2_n_0
    SLICE_X98Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.560 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.560    core/qr0/a_prim1_carry__3_n_0
    SLICE_X98Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.677 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.677    core/qr0/a_prim1_carry__4_n_0
    SLICE_X98Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.000 r  core/qr0/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.877     9.877    core/qr0/p_1_in[25]
    SLICE_X98Y17         LUT6 (Prop_lut6_I5_O)        0.306    10.183 r  core/qr0/a_prim2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.183    core/qr0/a_prim2_carry__1_i_7_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  core/qr0/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.716    core/qr0/a_prim2_carry__1_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.833 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.833    core/qr0/a_prim2_carry__2_n_0
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.950 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.950    core/qr0/a_prim2_carry__3_n_0
    SLICE_X98Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.067 r  core/qr0/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.067    core/qr0/a_prim2_carry__4_n_0
    SLICE_X98Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.390 r  core/qr0/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           1.142    12.532    core/qr0/c0[25]
    SLICE_X97Y10         LUT6 (Prop_lut6_I5_O)        0.306    12.838 r  core/qr0/a_prim0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.838    core/qr0/a_prim0_carry__0_i_3_n_0
    SLICE_X97Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.388 r  core/qr0/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.388    core/qr0/a_prim0_carry__0_n_0
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    core/qr0/a_prim0_carry__1_n_0
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.616 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.616    core/qr0/a_prim0_carry__2_n_0
    SLICE_X97Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.730    core/qr0/a_prim0_carry__3_n_0
    SLICE_X97Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.844    core/qr0/a_prim0_carry__4_n_0
    SLICE_X97Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.066 r  core/qr0/a_prim0_carry__5/O[0]
                         net (fo=2, routed)           0.852    14.918    core/qr0/qr0_a_prim[24]
    SLICE_X107Y15        LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  core/qr0/state_reg[15][0]_i_2/O
                         net (fo=3, routed)           0.897    16.114    core/qr0/qr0_d_prim[0]
    SLICE_X99Y11         LUT2 (Prop_lut2_I1_O)        0.124    16.238 r  core/qr0/b_prim1_carry_i_4/O
                         net (fo=1, routed)           0.000    16.238    core/qr0/b_prim1_carry_i_4_n_0
    SLICE_X99Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.770 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.770    core/qr0/b_prim1_carry_n_0
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.884    core/qr0/b_prim1_carry__0_n_0
    SLICE_X99Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.998    core/qr0/b_prim1_carry__1_n_0
    SLICE_X99Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.112 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.112    core/qr0/b_prim1_carry__2_n_0
    SLICE_X99Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.334 r  core/qr0/b_prim1_carry__3/O[0]
                         net (fo=3, routed)           0.524    17.858    core/qr0/qr0_c_prim[16]
    SLICE_X96Y20         LUT6 (Prop_lut6_I0_O)        0.299    18.157 r  core/qr0/state_reg[4][23]_i_2/O
                         net (fo=2, routed)           1.028    19.185    core/qr0/qr0_b_prim[23]
    SLICE_X106Y20        LUT6 (Prop_lut6_I0_O)        0.124    19.309 r  core/qr0/state_reg[5][23]_i_1/O
                         net (fo=1, routed)           0.000    19.309    core/state_new[5]__0[23]
    SLICE_X106Y20        FDRE                                         r  core/state_reg_reg[5][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.689    19.591    core/clk_IBUF_BUFG
    SLICE_X106Y20        FDRE                                         r  core/state_reg_reg[5][23]/C
                         clock pessimism              0.498    20.089    
                         clock uncertainty           -0.035    20.053    
    SLICE_X106Y20        FDRE (Setup_fdre_C_D)        0.029    20.082    core/state_reg_reg[5][23]
  -------------------------------------------------------------------
                         required time                         20.082    
                         arrival time                         -19.309    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.140ns  (logic 7.258ns (51.331%)  route 6.882ns (48.669%))
  Logic Levels:           32  (CARRY4=25 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.519ns = ( 19.519 - 15.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.864     5.108    core/clk_IBUF_BUFG
    SLICE_X106Y22        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.871     7.435    core/qr0/state_reg_reg[5][15]_0
    SLICE_X98Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.559 r  core/qr0/a_prim1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.559    core/qr0/a_prim1_carry_i_7_n_0
    SLICE_X98Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.092 r  core/qr0/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.092    core/qr0/a_prim1_carry_n_0
    SLICE_X98Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.209 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.209    core/qr0/a_prim1_carry__0_n_0
    SLICE_X98Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.326    core/qr0/a_prim1_carry__1_n_0
    SLICE_X98Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.443    core/qr0/a_prim1_carry__2_n_0
    SLICE_X98Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.560 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.560    core/qr0/a_prim1_carry__3_n_0
    SLICE_X98Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.677 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.677    core/qr0/a_prim1_carry__4_n_0
    SLICE_X98Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.000 r  core/qr0/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.877     9.877    core/qr0/p_1_in[25]
    SLICE_X98Y17         LUT6 (Prop_lut6_I5_O)        0.306    10.183 r  core/qr0/a_prim2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.183    core/qr0/a_prim2_carry__1_i_7_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  core/qr0/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.716    core/qr0/a_prim2_carry__1_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.833 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.833    core/qr0/a_prim2_carry__2_n_0
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.950 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.950    core/qr0/a_prim2_carry__3_n_0
    SLICE_X98Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.067 r  core/qr0/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.067    core/qr0/a_prim2_carry__4_n_0
    SLICE_X98Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.390 r  core/qr0/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           1.142    12.532    core/qr0/c0[25]
    SLICE_X97Y10         LUT6 (Prop_lut6_I5_O)        0.306    12.838 r  core/qr0/a_prim0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.838    core/qr0/a_prim0_carry__0_i_3_n_0
    SLICE_X97Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.388 r  core/qr0/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.388    core/qr0/a_prim0_carry__0_n_0
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    core/qr0/a_prim0_carry__1_n_0
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.616 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.616    core/qr0/a_prim0_carry__2_n_0
    SLICE_X97Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.730    core/qr0/a_prim0_carry__3_n_0
    SLICE_X97Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.844    core/qr0/a_prim0_carry__4_n_0
    SLICE_X97Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.066 r  core/qr0/a_prim0_carry__5/O[0]
                         net (fo=2, routed)           0.852    14.918    core/qr0/qr0_a_prim[24]
    SLICE_X107Y15        LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  core/qr0/state_reg[15][0]_i_2/O
                         net (fo=3, routed)           0.897    16.114    core/qr0/qr0_d_prim[0]
    SLICE_X99Y11         LUT2 (Prop_lut2_I1_O)        0.124    16.238 r  core/qr0/b_prim1_carry_i_4/O
                         net (fo=1, routed)           0.000    16.238    core/qr0/b_prim1_carry_i_4_n_0
    SLICE_X99Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.770 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.770    core/qr0/b_prim1_carry_n_0
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.884    core/qr0/b_prim1_carry__0_n_0
    SLICE_X99Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.998    core/qr0/b_prim1_carry__1_n_0
    SLICE_X99Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.112 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.112    core/qr0/b_prim1_carry__2_n_0
    SLICE_X99Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.226 r  core/qr0/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.226    core/qr0/b_prim1_carry__3_n_0
    SLICE_X99Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.340 r  core/qr0/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.340    core/qr0/b_prim1_carry__4_n_0
    SLICE_X99Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.579 r  core/qr0/b_prim1_carry__5/O[2]
                         net (fo=3, routed)           0.658    18.238    core/qr0/qr0_c_prim[26]
    SLICE_X91Y17         LUT6 (Prop_lut6_I0_O)        0.302    18.540 r  core/qr0/state_reg[4][1]_i_2/O
                         net (fo=2, routed)           0.584    19.123    core/qr3/qr0_b_prim[1]
    SLICE_X90Y13         LUT6 (Prop_lut6_I2_O)        0.124    19.247 r  core/qr3/state_reg[4][1]_i_1/O
                         net (fo=1, routed)           0.000    19.247    core/state_new[4]__0[1]
    SLICE_X90Y13         FDRE                                         r  core/state_reg_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.617    19.519    core/clk_IBUF_BUFG
    SLICE_X90Y13         FDRE                                         r  core/state_reg_reg[4][1]/C
                         clock pessimism              0.457    19.976    
                         clock uncertainty           -0.035    19.940    
    SLICE_X90Y13         FDRE (Setup_fdre_C_D)        0.081    20.021    core/state_reg_reg[4][1]
  -------------------------------------------------------------------
                         required time                         20.021    
                         arrival time                         -19.247    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.125ns  (logic 7.258ns (51.382%)  route 6.868ns (48.618%))
  Logic Levels:           32  (CARRY4=25 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.519ns = ( 19.519 - 15.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.864     5.108    core/clk_IBUF_BUFG
    SLICE_X106Y22        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.871     7.435    core/qr0/state_reg_reg[5][15]_0
    SLICE_X98Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.559 r  core/qr0/a_prim1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.559    core/qr0/a_prim1_carry_i_7_n_0
    SLICE_X98Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.092 r  core/qr0/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.092    core/qr0/a_prim1_carry_n_0
    SLICE_X98Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.209 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.209    core/qr0/a_prim1_carry__0_n_0
    SLICE_X98Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.326    core/qr0/a_prim1_carry__1_n_0
    SLICE_X98Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.443    core/qr0/a_prim1_carry__2_n_0
    SLICE_X98Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.560 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.560    core/qr0/a_prim1_carry__3_n_0
    SLICE_X98Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.677 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.677    core/qr0/a_prim1_carry__4_n_0
    SLICE_X98Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.000 r  core/qr0/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.877     9.877    core/qr0/p_1_in[25]
    SLICE_X98Y17         LUT6 (Prop_lut6_I5_O)        0.306    10.183 r  core/qr0/a_prim2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.183    core/qr0/a_prim2_carry__1_i_7_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  core/qr0/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.716    core/qr0/a_prim2_carry__1_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.833 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.833    core/qr0/a_prim2_carry__2_n_0
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.950 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.950    core/qr0/a_prim2_carry__3_n_0
    SLICE_X98Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.067 r  core/qr0/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.067    core/qr0/a_prim2_carry__4_n_0
    SLICE_X98Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.390 r  core/qr0/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           1.142    12.532    core/qr0/c0[25]
    SLICE_X97Y10         LUT6 (Prop_lut6_I5_O)        0.306    12.838 r  core/qr0/a_prim0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.838    core/qr0/a_prim0_carry__0_i_3_n_0
    SLICE_X97Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.388 r  core/qr0/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.388    core/qr0/a_prim0_carry__0_n_0
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    core/qr0/a_prim0_carry__1_n_0
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.616 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.616    core/qr0/a_prim0_carry__2_n_0
    SLICE_X97Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.730    core/qr0/a_prim0_carry__3_n_0
    SLICE_X97Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.844    core/qr0/a_prim0_carry__4_n_0
    SLICE_X97Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.066 r  core/qr0/a_prim0_carry__5/O[0]
                         net (fo=2, routed)           0.852    14.918    core/qr0/qr0_a_prim[24]
    SLICE_X107Y15        LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  core/qr0/state_reg[15][0]_i_2/O
                         net (fo=3, routed)           0.897    16.114    core/qr0/qr0_d_prim[0]
    SLICE_X99Y11         LUT2 (Prop_lut2_I1_O)        0.124    16.238 r  core/qr0/b_prim1_carry_i_4/O
                         net (fo=1, routed)           0.000    16.238    core/qr0/b_prim1_carry_i_4_n_0
    SLICE_X99Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.770 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.770    core/qr0/b_prim1_carry_n_0
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.884    core/qr0/b_prim1_carry__0_n_0
    SLICE_X99Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.998    core/qr0/b_prim1_carry__1_n_0
    SLICE_X99Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.112 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.112    core/qr0/b_prim1_carry__2_n_0
    SLICE_X99Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.226 r  core/qr0/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.226    core/qr0/b_prim1_carry__3_n_0
    SLICE_X99Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.340 r  core/qr0/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.340    core/qr0/b_prim1_carry__4_n_0
    SLICE_X99Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.579 r  core/qr0/b_prim1_carry__5/O[2]
                         net (fo=3, routed)           0.658    18.238    core/qr0/qr0_c_prim[26]
    SLICE_X91Y17         LUT6 (Prop_lut6_I0_O)        0.302    18.540 r  core/qr0/state_reg[4][1]_i_2/O
                         net (fo=2, routed)           0.570    19.109    core/qr0/qr0_b_prim[1]
    SLICE_X90Y14         LUT6 (Prop_lut6_I0_O)        0.124    19.233 r  core/qr0/state_reg[5][1]_i_1/O
                         net (fo=1, routed)           0.000    19.233    core/state_new[5]__0[1]
    SLICE_X90Y14         FDRE                                         r  core/state_reg_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.617    19.519    core/clk_IBUF_BUFG
    SLICE_X90Y14         FDRE                                         r  core/state_reg_reg[5][1]/C
                         clock pessimism              0.457    19.976    
                         clock uncertainty           -0.035    19.940    
    SLICE_X90Y14         FDRE (Setup_fdre_C_D)        0.077    20.017    core/state_reg_reg[5][1]
  -------------------------------------------------------------------
                         required time                         20.017    
                         arrival time                         -19.233    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.035ns  (logic 7.372ns (52.528%)  route 6.663ns (47.472%))
  Logic Levels:           33  (CARRY4=26 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 19.512 - 15.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.864     5.108    core/clk_IBUF_BUFG
    SLICE_X106Y22        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.871     7.435    core/qr0/state_reg_reg[5][15]_0
    SLICE_X98Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.559 r  core/qr0/a_prim1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.559    core/qr0/a_prim1_carry_i_7_n_0
    SLICE_X98Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.092 r  core/qr0/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.092    core/qr0/a_prim1_carry_n_0
    SLICE_X98Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.209 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.209    core/qr0/a_prim1_carry__0_n_0
    SLICE_X98Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.326    core/qr0/a_prim1_carry__1_n_0
    SLICE_X98Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.443    core/qr0/a_prim1_carry__2_n_0
    SLICE_X98Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.560 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.560    core/qr0/a_prim1_carry__3_n_0
    SLICE_X98Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.677 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.677    core/qr0/a_prim1_carry__4_n_0
    SLICE_X98Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.000 r  core/qr0/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.877     9.877    core/qr0/p_1_in[25]
    SLICE_X98Y17         LUT6 (Prop_lut6_I5_O)        0.306    10.183 r  core/qr0/a_prim2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.183    core/qr0/a_prim2_carry__1_i_7_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  core/qr0/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.716    core/qr0/a_prim2_carry__1_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.833 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.833    core/qr0/a_prim2_carry__2_n_0
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.950 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.950    core/qr0/a_prim2_carry__3_n_0
    SLICE_X98Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.067 r  core/qr0/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.067    core/qr0/a_prim2_carry__4_n_0
    SLICE_X98Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.390 r  core/qr0/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           1.142    12.532    core/qr0/c0[25]
    SLICE_X97Y10         LUT6 (Prop_lut6_I5_O)        0.306    12.838 r  core/qr0/a_prim0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.838    core/qr0/a_prim0_carry__0_i_3_n_0
    SLICE_X97Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.388 r  core/qr0/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.388    core/qr0/a_prim0_carry__0_n_0
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    core/qr0/a_prim0_carry__1_n_0
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.616 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.616    core/qr0/a_prim0_carry__2_n_0
    SLICE_X97Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.730    core/qr0/a_prim0_carry__3_n_0
    SLICE_X97Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.844    core/qr0/a_prim0_carry__4_n_0
    SLICE_X97Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.066 r  core/qr0/a_prim0_carry__5/O[0]
                         net (fo=2, routed)           0.852    14.918    core/qr0/qr0_a_prim[24]
    SLICE_X107Y15        LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  core/qr0/state_reg[15][0]_i_2/O
                         net (fo=3, routed)           0.897    16.114    core/qr0/qr0_d_prim[0]
    SLICE_X99Y11         LUT2 (Prop_lut2_I1_O)        0.124    16.238 r  core/qr0/b_prim1_carry_i_4/O
                         net (fo=1, routed)           0.000    16.238    core/qr0/b_prim1_carry_i_4_n_0
    SLICE_X99Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.770 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.770    core/qr0/b_prim1_carry_n_0
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.884    core/qr0/b_prim1_carry__0_n_0
    SLICE_X99Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.998    core/qr0/b_prim1_carry__1_n_0
    SLICE_X99Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.112 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.112    core/qr0/b_prim1_carry__2_n_0
    SLICE_X99Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.226 r  core/qr0/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.226    core/qr0/b_prim1_carry__3_n_0
    SLICE_X99Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.340 r  core/qr0/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.340    core/qr0/b_prim1_carry__4_n_0
    SLICE_X99Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.454 r  core/qr0/b_prim1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.454    core/qr0/b_prim1_carry__5_n_0
    SLICE_X99Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.693 r  core/qr0/b_prim1_carry__6/O[2]
                         net (fo=3, routed)           0.608    18.301    core/qr0/qr0_c_prim[30]
    SLICE_X97Y21         LUT6 (Prop_lut6_I0_O)        0.302    18.603 r  core/qr0/state_reg[4][5]_i_2/O
                         net (fo=2, routed)           0.415    19.018    core/qr3/qr0_b_prim[5]
    SLICE_X97Y22         LUT6 (Prop_lut6_I2_O)        0.124    19.142 r  core/qr3/state_reg[4][5]_i_1/O
                         net (fo=1, routed)           0.000    19.142    core/state_new[4]__0[5]
    SLICE_X97Y22         FDRE                                         r  core/state_reg_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.610    19.512    core/clk_IBUF_BUFG
    SLICE_X97Y22         FDRE                                         r  core/state_reg_reg[4][5]/C
                         clock pessimism              0.457    19.969    
                         clock uncertainty           -0.035    19.933    
    SLICE_X97Y22         FDRE (Setup_fdre_C_D)        0.031    19.964    core/state_reg_reg[4][5]
  -------------------------------------------------------------------
                         required time                         19.964    
                         arrival time                         -19.142    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 core/qr_ctr_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.078ns  (logic 7.354ns (52.238%)  route 6.724ns (47.762%))
  Logic Levels:           32  (CARRY4=25 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 19.514 - 15.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.864     5.108    core/clk_IBUF_BUFG
    SLICE_X106Y22        FDRE                                         r  core/qr_ctr_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.456     5.564 r  core/qr_ctr_reg_reg_rep/Q
                         net (fo=128, routed)         1.871     7.435    core/qr0/state_reg_reg[5][15]_0
    SLICE_X98Y7          LUT5 (Prop_lut5_I2_O)        0.124     7.559 r  core/qr0/a_prim1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.559    core/qr0/a_prim1_carry_i_7_n_0
    SLICE_X98Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.092 r  core/qr0/a_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.092    core/qr0/a_prim1_carry_n_0
    SLICE_X98Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.209 r  core/qr0/a_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.209    core/qr0/a_prim1_carry__0_n_0
    SLICE_X98Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  core/qr0/a_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.326    core/qr0/a_prim1_carry__1_n_0
    SLICE_X98Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  core/qr0/a_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.443    core/qr0/a_prim1_carry__2_n_0
    SLICE_X98Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.560 r  core/qr0/a_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.560    core/qr0/a_prim1_carry__3_n_0
    SLICE_X98Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.677 r  core/qr0/a_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.677    core/qr0/a_prim1_carry__4_n_0
    SLICE_X98Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.000 r  core/qr0/a_prim1_carry__5/O[1]
                         net (fo=4, routed)           0.877     9.877    core/qr0/p_1_in[25]
    SLICE_X98Y17         LUT6 (Prop_lut6_I5_O)        0.306    10.183 r  core/qr0/a_prim2_carry__1_i_7/O
                         net (fo=1, routed)           0.000    10.183    core/qr0/a_prim2_carry__1_i_7_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.716 r  core/qr0/a_prim2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.716    core/qr0/a_prim2_carry__1_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.833 r  core/qr0/a_prim2_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.833    core/qr0/a_prim2_carry__2_n_0
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.950 r  core/qr0/a_prim2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.950    core/qr0/a_prim2_carry__3_n_0
    SLICE_X98Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.067 r  core/qr0/a_prim2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.067    core/qr0/a_prim2_carry__4_n_0
    SLICE_X98Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.390 r  core/qr0/a_prim2_carry__5/O[1]
                         net (fo=4, routed)           1.142    12.532    core/qr0/c0[25]
    SLICE_X97Y10         LUT6 (Prop_lut6_I5_O)        0.306    12.838 r  core/qr0/a_prim0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.838    core/qr0/a_prim0_carry__0_i_3_n_0
    SLICE_X97Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.388 r  core/qr0/a_prim0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.388    core/qr0/a_prim0_carry__0_n_0
    SLICE_X97Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.502 r  core/qr0/a_prim0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.502    core/qr0/a_prim0_carry__1_n_0
    SLICE_X97Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.616 r  core/qr0/a_prim0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.616    core/qr0/a_prim0_carry__2_n_0
    SLICE_X97Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.730 r  core/qr0/a_prim0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.730    core/qr0/a_prim0_carry__3_n_0
    SLICE_X97Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.844 r  core/qr0/a_prim0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.844    core/qr0/a_prim0_carry__4_n_0
    SLICE_X97Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.066 r  core/qr0/a_prim0_carry__5/O[0]
                         net (fo=2, routed)           0.852    14.918    core/qr0/qr0_a_prim[24]
    SLICE_X107Y15        LUT6 (Prop_lut6_I0_O)        0.299    15.217 r  core/qr0/state_reg[15][0]_i_2/O
                         net (fo=3, routed)           0.897    16.114    core/qr0/qr0_d_prim[0]
    SLICE_X99Y11         LUT2 (Prop_lut2_I1_O)        0.124    16.238 r  core/qr0/b_prim1_carry_i_4/O
                         net (fo=1, routed)           0.000    16.238    core/qr0/b_prim1_carry_i_4_n_0
    SLICE_X99Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.770 r  core/qr0/b_prim1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.770    core/qr0/b_prim1_carry_n_0
    SLICE_X99Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.884 r  core/qr0/b_prim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.884    core/qr0/b_prim1_carry__0_n_0
    SLICE_X99Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.998 r  core/qr0/b_prim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.998    core/qr0/b_prim1_carry__1_n_0
    SLICE_X99Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.112 r  core/qr0/b_prim1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.112    core/qr0/b_prim1_carry__2_n_0
    SLICE_X99Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.226 r  core/qr0/b_prim1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.226    core/qr0/b_prim1_carry__3_n_0
    SLICE_X99Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.340 r  core/qr0/b_prim1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.340    core/qr0/b_prim1_carry__4_n_0
    SLICE_X99Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.674 r  core/qr0/b_prim1_carry__5/O[1]
                         net (fo=3, routed)           0.648    18.322    core/qr0/qr0_c_prim[25]
    SLICE_X91Y18         LUT6 (Prop_lut6_I0_O)        0.303    18.625 r  core/qr0/state_reg[4][0]_i_2/O
                         net (fo=2, routed)           0.437    19.062    core/qr0/qr0_b_prim[0]
    SLICE_X90Y18         LUT6 (Prop_lut6_I0_O)        0.124    19.186 r  core/qr0/state_reg[5][0]_i_1/O
                         net (fo=1, routed)           0.000    19.186    core/state_new[5]__0[0]
    SLICE_X90Y18         FDRE                                         r  core/state_reg_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    K19                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    15.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    17.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        1.612    19.514    core/clk_IBUF_BUFG
    SLICE_X90Y18         FDRE                                         r  core/state_reg_reg[5][0]/C
                         clock pessimism              0.457    19.971    
                         clock uncertainty           -0.035    19.935    
    SLICE_X90Y18         FDRE (Setup_fdre_C_D)        0.077    20.012    core/state_reg_reg[5][0]
  -------------------------------------------------------------------
                         required time                         20.012    
                         arrival time                         -19.186    
  -------------------------------------------------------------------
                         slack                                  0.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nonce_reg_reg[2][21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[15][13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.637     1.503    clk_IBUF_BUFG
    SLICE_X113Y16        FDRE                                         r  nonce_reg_reg[2][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y16        FDRE (Prop_fdre_C_Q)         0.141     1.644 r  nonce_reg_reg[2][21]/Q
                         net (fo=2, routed)           0.068     1.713    core/qr0/core_nonce[21]
    SLICE_X112Y16        LUT5 (Prop_lut5_I4_O)        0.045     1.758 r  core/qr0/state_reg[15][13]_i_1/O
                         net (fo=1, routed)           0.000     1.758    core/state_new[15]__0[13]
    SLICE_X112Y16        FDRE                                         r  core/state_reg_reg[15][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.906     2.021    core/clk_IBUF_BUFG
    SLICE_X112Y16        FDRE                                         r  core/state_reg_reg[15][13]/C
                         clock pessimism             -0.505     1.516    
    SLICE_X112Y16        FDRE (Hold_fdre_C_D)         0.120     1.636    core/state_reg_reg[15][13]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 data_in_reg_reg[14][21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.613     1.479    clk_IBUF_BUFG
    SLICE_X105Y7         FDRE                                         r  data_in_reg_reg[14][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y7         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  data_in_reg_reg[14][21]/Q
                         net (fo=1, routed)           0.087     1.708    core/core_data_in[53]
    SLICE_X104Y7         LUT2 (Prop_lut2_I1_O)        0.048     1.756 r  core/data_out_reg[53]_i_1/O
                         net (fo=1, routed)           0.000     1.756    core/data_out_new[53]
    SLICE_X104Y7         FDRE                                         r  core/data_out_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.883     1.998    core/clk_IBUF_BUFG
    SLICE_X104Y7         FDRE                                         r  core/data_out_reg_reg[53]/C
                         clock pessimism             -0.506     1.492    
    SLICE_X104Y7         FDRE (Hold_fdre_C_D)         0.131     1.623    core/data_out_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 data_in_reg_reg[2][25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[441]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.614     1.480    clk_IBUF_BUFG
    SLICE_X95Y0          FDRE                                         r  data_in_reg_reg[2][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y0          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  data_in_reg_reg[2][25]/Q
                         net (fo=1, routed)           0.091     1.713    core/core_data_in[441]
    SLICE_X94Y0          LUT2 (Prop_lut2_I1_O)        0.048     1.761 r  core/data_out_reg[441]_i_1/O
                         net (fo=1, routed)           0.000     1.761    core/data_out_new[441]
    SLICE_X94Y0          FDRE                                         r  core/data_out_reg_reg[441]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.884     1.999    core/clk_IBUF_BUFG
    SLICE_X94Y0          FDRE                                         r  core/data_out_reg_reg[441]/C
                         clock pessimism             -0.506     1.493    
    SLICE_X94Y0          FDRE (Hold_fdre_C_D)         0.131     1.624    core/data_out_reg_reg[441]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 data_in_reg_reg[12][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.641     1.507    clk_IBUF_BUFG
    SLICE_X113Y7         FDRE                                         r  data_in_reg_reg[12][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y7         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  data_in_reg_reg[12][11]/Q
                         net (fo=1, routed)           0.087     1.736    core/core_data_in[107]
    SLICE_X112Y7         LUT2 (Prop_lut2_I1_O)        0.045     1.781 r  core/data_out_reg[107]_i_1/O
                         net (fo=1, routed)           0.000     1.781    core/data_out_new[107]
    SLICE_X112Y7         FDRE                                         r  core/data_out_reg_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.912     2.027    core/clk_IBUF_BUFG
    SLICE_X112Y7         FDRE                                         r  core/data_out_reg_reg[107]/C
                         clock pessimism             -0.507     1.520    
    SLICE_X112Y7         FDRE (Hold_fdre_C_D)         0.120     1.640    core/data_out_reg_reg[107]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 data_in_reg_reg[12][14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.632     1.498    clk_IBUF_BUFG
    SLICE_X113Y21        FDRE                                         r  data_in_reg_reg[12][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y21        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  data_in_reg_reg[12][14]/Q
                         net (fo=1, routed)           0.087     1.727    core/core_data_in[110]
    SLICE_X112Y21        LUT2 (Prop_lut2_I1_O)        0.045     1.772 r  core/data_out_reg[110]_i_1/O
                         net (fo=1, routed)           0.000     1.772    core/data_out_new[110]
    SLICE_X112Y21        FDRE                                         r  core/data_out_reg_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.901     2.016    core/clk_IBUF_BUFG
    SLICE_X112Y21        FDRE                                         r  core/data_out_reg_reg[110]/C
                         clock pessimism             -0.505     1.511    
    SLICE_X112Y21        FDRE (Hold_fdre_C_D)         0.120     1.631    core/data_out_reg_reg[110]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 data_in_reg_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[320]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.605     1.471    clk_IBUF_BUFG
    SLICE_X101Y29        FDRE                                         r  data_in_reg_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y29        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  data_in_reg_reg[5][0]/Q
                         net (fo=1, routed)           0.089     1.702    core/core_data_in[320]
    SLICE_X100Y29        LUT2 (Prop_lut2_I1_O)        0.045     1.747 r  core/data_out_reg[320]_i_1/O
                         net (fo=1, routed)           0.000     1.747    core/data_out_new[320]
    SLICE_X100Y29        FDRE                                         r  core/data_out_reg_reg[320]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.872     1.987    core/clk_IBUF_BUFG
    SLICE_X100Y29        FDRE                                         r  core/data_out_reg_reg[320]/C
                         clock pessimism             -0.503     1.484    
    SLICE_X100Y29        FDRE (Hold_fdre_C_D)         0.121     1.605    core/data_out_reg_reg[320]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 data_in_reg_reg[5][28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[348]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.614     1.480    clk_IBUF_BUFG
    SLICE_X101Y4         FDRE                                         r  data_in_reg_reg[5][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y4         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  data_in_reg_reg[5][28]/Q
                         net (fo=1, routed)           0.089     1.711    core/core_data_in[348]
    SLICE_X100Y4         LUT2 (Prop_lut2_I1_O)        0.045     1.756 r  core/data_out_reg[348]_i_1/O
                         net (fo=1, routed)           0.000     1.756    core/data_out_new[348]
    SLICE_X100Y4         FDRE                                         r  core/data_out_reg_reg[348]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.883     1.998    core/clk_IBUF_BUFG
    SLICE_X100Y4         FDRE                                         r  core/data_out_reg_reg[348]/C
                         clock pessimism             -0.505     1.493    
    SLICE_X100Y4         FDRE (Hold_fdre_C_D)         0.121     1.614    core/data_out_reg_reg[348]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nonce_reg_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/state_reg_reg[15][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.006%)  route 0.129ns (40.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.606     1.472    clk_IBUF_BUFG
    SLICE_X103Y19        FDRE                                         r  nonce_reg_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y19        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  nonce_reg_reg[2][4]/Q
                         net (fo=2, routed)           0.129     1.743    core/qr0/core_nonce[4]
    SLICE_X104Y19        LUT5 (Prop_lut5_I4_O)        0.045     1.788 r  core/qr0/state_reg[15][28]_i_1/O
                         net (fo=1, routed)           0.000     1.788    core/state_new[15]__0[28]
    SLICE_X104Y19        FDRE                                         r  core/state_reg_reg[15][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.874     1.989    core/clk_IBUF_BUFG
    SLICE_X104Y19        FDRE                                         r  core/state_reg_reg[15][28]/C
                         clock pessimism             -0.482     1.507    
    SLICE_X104Y19        FDRE (Hold_fdre_C_D)         0.120     1.627    core/state_reg_reg[15][28]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 data_in_reg_reg[6][28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[316]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.751%)  route 0.122ns (39.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.615     1.481    clk_IBUF_BUFG
    SLICE_X101Y2         FDRE                                         r  data_in_reg_reg[6][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y2         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  data_in_reg_reg[6][28]/Q
                         net (fo=1, routed)           0.122     1.745    core/core_data_in[316]
    SLICE_X100Y2         LUT2 (Prop_lut2_I1_O)        0.048     1.793 r  core/data_out_reg[316]_i_1/O
                         net (fo=1, routed)           0.000     1.793    core/data_out_new[316]
    SLICE_X100Y2         FDRE                                         r  core/data_out_reg_reg[316]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.884     1.999    core/clk_IBUF_BUFG
    SLICE_X100Y2         FDRE                                         r  core/data_out_reg_reg[316]/C
                         clock pessimism             -0.505     1.494    
    SLICE_X100Y2         FDRE (Hold_fdre_C_D)         0.131     1.625    core/data_out_reg_reg[316]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 data_in_reg_reg[14][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Destination:            core/data_out_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.604     1.470    clk_IBUF_BUFG
    SLICE_X100Y27        FDRE                                         r  data_in_reg_reg[14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y27        FDRE (Prop_fdre_C_Q)         0.164     1.634 r  data_in_reg_reg[14][0]/Q
                         net (fo=1, routed)           0.082     1.717    core/core_data_in[32]
    SLICE_X101Y27        LUT2 (Prop_lut2_I1_O)        0.048     1.765 r  core/data_out_reg[32]_i_1/O
                         net (fo=1, routed)           0.000     1.765    core/data_out_new[32]
    SLICE_X101Y27        FDRE                                         r  core/data_out_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=1963, routed)        0.870     1.985    core/clk_IBUF_BUFG
    SLICE_X101Y27        FDRE                                         r  core/data_out_reg_reg[32]/C
                         clock pessimism             -0.502     1.483    
    SLICE_X101Y27        FDRE (Hold_fdre_C_D)         0.107     1.590    core/data_out_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         15.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         15.000      12.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X110Y29   core/data_out_reg_reg[33]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X111Y5    core/data_out_reg_reg[340]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X101Y5    core/data_out_reg_reg[341]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X113Y4    core/data_out_reg_reg[342]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X104Y5    core/data_out_reg_reg[343]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X110Y2    core/data_out_reg_reg[344]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X94Y0     core/data_out_reg_reg[345]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X95Y1     core/data_out_reg_reg[346]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000     SLICE_X94Y1     core/data_out_reg_reg[347]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X94Y22    core/state_reg_reg[6][24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X98Y23    core/state_reg_reg[6][30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X110Y27   data_in_reg_reg[14][12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X113Y27   data_in_reg_reg[14][15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X110Y27   data_in_reg_reg[14][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X103Y24   key_reg_reg[6][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X111Y22   core/data_out_reg_reg[366]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X96Y27    core/data_out_reg_reg[36]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X97Y22    core/state_reg_reg[6][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         14.000      13.500     SLICE_X110Y27   data_in_reg_reg[14][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X110Y28   core/data_out_reg_reg[34]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X108Y29   core/data_out_reg_reg[99]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X108Y24   core/data_out_valid_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X109Y15   core/state_reg_reg[12][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X93Y7     core/state_reg_reg[6][20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X93Y9     core/state_reg_reg[6][21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X92Y7     core/state_reg_reg[6][22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X92Y20    core/state_reg_reg[6][27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X107Y20   core/state_reg_reg[6][29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X90Y15    core/state_reg_reg[6][2]/C



