module sr_ff(input s,r,clk,
             output reg q, reg qb);
  
  always @(posedge clk)
    begin
      if(s==0 && r==0)
        begin
          q<=q;
          qb<=qb;
        end
      else if(s==0 && r==1)
        begin
          q<=0;
          qb<=1;
        end
      else if(s==1 && r==0)
        begin
          q<=1;
          qb<=0;
        end
      else
        begin
          q<=1;
          qb<=1;
        end
      
    end
    
  
endmodule
