\subsection{europa Architecture Reference}
\label{classddr2__controller__phy_1_1europa}\index{europa@{europa}}


Collaboration diagram for europa\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=255pt]{d4/d83/classddr2__controller__phy_1_1europa__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf ddr2\+\_\+alt\+\_\+mem\+\_\+ddrx\+\_\+controller\+\_\+top}  {\bfseries }  
\item 
{\bf ddr2\+\_\+phy}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf afi\+\_\+addr} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf afi\+\_\+ba} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf afi\+\_\+cas\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf afi\+\_\+cke} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf afi\+\_\+cs\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf afi\+\_\+ctl\+\_\+long\+\_\+idle} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf afi\+\_\+ctl\+\_\+refresh\+\_\+done} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf afi\+\_\+dm} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf afi\+\_\+dqs\+\_\+burst} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf afi\+\_\+odt} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf afi\+\_\+ras\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf afi\+\_\+rdata} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf afi\+\_\+rdata\+\_\+en} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf afi\+\_\+rdata\+\_\+en\+\_\+full} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf afi\+\_\+rdata\+\_\+valid} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf afi\+\_\+rst\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf afi\+\_\+wdata} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf afi\+\_\+wdata\+\_\+valid} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf afi\+\_\+we\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf afi\+\_\+wlat} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf csr\+\_\+rdata\+\_\+sig} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf csr\+\_\+rdata\+\_\+valid\+\_\+sig} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf csr\+\_\+waitrequest\+\_\+sig} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\+\_\+cal\+\_\+byte\+\_\+lane\+\_\+sel\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\+\_\+cal\+\_\+fail} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\+\_\+cal\+\_\+req} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\+\_\+cal\+\_\+success} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\+\_\+clk} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\+\_\+mem\+\_\+clk\+\_\+disable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf ctl\+\_\+rlat} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dbg\+\_\+rd\+\_\+data\+\_\+sig} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dbg\+\_\+waitrequest\+\_\+sig} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+aux\+\_\+full\+\_\+rate\+\_\+clk} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+aux\+\_\+half\+\_\+rate\+\_\+clk} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+ecc\+\_\+interrupt} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+local\+\_\+init\+\_\+done} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+local\+\_\+power\+\_\+down\+\_\+ack} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+local\+\_\+rdata} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+local\+\_\+rdata\+\_\+valid} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+local\+\_\+ready} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+local\+\_\+refresh\+\_\+ack} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+local\+\_\+self\+\_\+rfsh\+\_\+ack} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+mem\+\_\+addr} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+mem\+\_\+ba} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+mem\+\_\+cas\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+mem\+\_\+cke} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+mem\+\_\+cs\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+mem\+\_\+dm} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+mem\+\_\+odt} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+mem\+\_\+ras\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+mem\+\_\+reset\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+mem\+\_\+we\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf internal\+\_\+reset\+\_\+request\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+ctl\+\_\+clk\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 115} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!afi\+\_\+addr@{afi\+\_\+addr}}
\index{afi\+\_\+addr@{afi\+\_\+addr}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{afi\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf afi\+\_\+addr} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a5243e71718215dec3392845e3178d7af}


Definition at line {\bf 242} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!afi\+\_\+ba@{afi\+\_\+ba}}
\index{afi\+\_\+ba@{afi\+\_\+ba}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{afi\+\_\+ba}]{\setlength{\rightskip}{0pt plus 5cm}{\bf afi\+\_\+ba} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a6b931694fcf96697ebb247558384fa7e}


Definition at line {\bf 243} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!afi\+\_\+cas\+\_\+n@{afi\+\_\+cas\+\_\+n}}
\index{afi\+\_\+cas\+\_\+n@{afi\+\_\+cas\+\_\+n}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{afi\+\_\+cas\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf afi\+\_\+cas\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a62fb785c3233eb26e82e9653586a1585}


Definition at line {\bf 244} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!afi\+\_\+cke@{afi\+\_\+cke}}
\index{afi\+\_\+cke@{afi\+\_\+cke}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{afi\+\_\+cke}]{\setlength{\rightskip}{0pt plus 5cm}{\bf afi\+\_\+cke} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a97b3d0d8a07cf42558498fb71dac63c7}


Definition at line {\bf 245} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!afi\+\_\+cs\+\_\+n@{afi\+\_\+cs\+\_\+n}}
\index{afi\+\_\+cs\+\_\+n@{afi\+\_\+cs\+\_\+n}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{afi\+\_\+cs\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf afi\+\_\+cs\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a50d988c0b3fbb9ea586fc1763fe9ba0c}


Definition at line {\bf 246} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!afi\+\_\+ctl\+\_\+long\+\_\+idle@{afi\+\_\+ctl\+\_\+long\+\_\+idle}}
\index{afi\+\_\+ctl\+\_\+long\+\_\+idle@{afi\+\_\+ctl\+\_\+long\+\_\+idle}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{afi\+\_\+ctl\+\_\+long\+\_\+idle}]{\setlength{\rightskip}{0pt plus 5cm}{\bf afi\+\_\+ctl\+\_\+long\+\_\+idle} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a7310b561fcb055ec8f4c24d0fdff2335}


Definition at line {\bf 247} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!afi\+\_\+ctl\+\_\+refresh\+\_\+done@{afi\+\_\+ctl\+\_\+refresh\+\_\+done}}
\index{afi\+\_\+ctl\+\_\+refresh\+\_\+done@{afi\+\_\+ctl\+\_\+refresh\+\_\+done}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{afi\+\_\+ctl\+\_\+refresh\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf afi\+\_\+ctl\+\_\+refresh\+\_\+done} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a4218cd7b1c8ff3710edc9eeeeb35f113}


Definition at line {\bf 248} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!afi\+\_\+dm@{afi\+\_\+dm}}
\index{afi\+\_\+dm@{afi\+\_\+dm}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{afi\+\_\+dm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf afi\+\_\+dm} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a2c00cf0dc7bb8a2ec6f6b176ef97a886}


Definition at line {\bf 249} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!afi\+\_\+dqs\+\_\+burst@{afi\+\_\+dqs\+\_\+burst}}
\index{afi\+\_\+dqs\+\_\+burst@{afi\+\_\+dqs\+\_\+burst}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{afi\+\_\+dqs\+\_\+burst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf afi\+\_\+dqs\+\_\+burst} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a4b8883db2506c4a64aa422f20376a3a4}


Definition at line {\bf 250} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!afi\+\_\+odt@{afi\+\_\+odt}}
\index{afi\+\_\+odt@{afi\+\_\+odt}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{afi\+\_\+odt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf afi\+\_\+odt} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a3a89f82e1c2ea14c3ed8f90429ce15e0}


Definition at line {\bf 251} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!afi\+\_\+ras\+\_\+n@{afi\+\_\+ras\+\_\+n}}
\index{afi\+\_\+ras\+\_\+n@{afi\+\_\+ras\+\_\+n}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{afi\+\_\+ras\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf afi\+\_\+ras\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a8e3970e736536bfa803a5c0d46683ab3}


Definition at line {\bf 252} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!afi\+\_\+rdata@{afi\+\_\+rdata}}
\index{afi\+\_\+rdata@{afi\+\_\+rdata}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{afi\+\_\+rdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf afi\+\_\+rdata} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a69e5153d306ff70af12906cea9b122fa}


Definition at line {\bf 253} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!afi\+\_\+rdata\+\_\+en@{afi\+\_\+rdata\+\_\+en}}
\index{afi\+\_\+rdata\+\_\+en@{afi\+\_\+rdata\+\_\+en}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{afi\+\_\+rdata\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf afi\+\_\+rdata\+\_\+en} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a19c5502384c09701f4510670eb89f554}


Definition at line {\bf 254} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!afi\+\_\+rdata\+\_\+en\+\_\+full@{afi\+\_\+rdata\+\_\+en\+\_\+full}}
\index{afi\+\_\+rdata\+\_\+en\+\_\+full@{afi\+\_\+rdata\+\_\+en\+\_\+full}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{afi\+\_\+rdata\+\_\+en\+\_\+full}]{\setlength{\rightskip}{0pt plus 5cm}{\bf afi\+\_\+rdata\+\_\+en\+\_\+full} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_ac8f280076e378425dba85db264e0f571}


Definition at line {\bf 255} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!afi\+\_\+rdata\+\_\+valid@{afi\+\_\+rdata\+\_\+valid}}
\index{afi\+\_\+rdata\+\_\+valid@{afi\+\_\+rdata\+\_\+valid}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{afi\+\_\+rdata\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf afi\+\_\+rdata\+\_\+valid} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a7856bbdd906d31148719da577b14dbb0}


Definition at line {\bf 256} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!afi\+\_\+rst\+\_\+n@{afi\+\_\+rst\+\_\+n}}
\index{afi\+\_\+rst\+\_\+n@{afi\+\_\+rst\+\_\+n}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{afi\+\_\+rst\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf afi\+\_\+rst\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a747478b7829db4394d55de75267f23d8}


Definition at line {\bf 257} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!afi\+\_\+wdata@{afi\+\_\+wdata}}
\index{afi\+\_\+wdata@{afi\+\_\+wdata}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{afi\+\_\+wdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf afi\+\_\+wdata} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_adca77e2adea87859eabe28f7b422d485}


Definition at line {\bf 258} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!afi\+\_\+wdata\+\_\+valid@{afi\+\_\+wdata\+\_\+valid}}
\index{afi\+\_\+wdata\+\_\+valid@{afi\+\_\+wdata\+\_\+valid}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{afi\+\_\+wdata\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf afi\+\_\+wdata\+\_\+valid} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a4d83634a72a07cd1ec62a82028777809}


Definition at line {\bf 259} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!afi\+\_\+we\+\_\+n@{afi\+\_\+we\+\_\+n}}
\index{afi\+\_\+we\+\_\+n@{afi\+\_\+we\+\_\+n}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{afi\+\_\+we\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf afi\+\_\+we\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_aaf99e4b8b5fbc015310880f9b3b1a48b}


Definition at line {\bf 260} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!afi\+\_\+wlat@{afi\+\_\+wlat}}
\index{afi\+\_\+wlat@{afi\+\_\+wlat}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{afi\+\_\+wlat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf afi\+\_\+wlat} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_ad270c31c4dc4c63fc96c65fe93524c73}


Definition at line {\bf 261} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!csr\+\_\+rdata\+\_\+sig@{csr\+\_\+rdata\+\_\+sig}}
\index{csr\+\_\+rdata\+\_\+sig@{csr\+\_\+rdata\+\_\+sig}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{csr\+\_\+rdata\+\_\+sig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf csr\+\_\+rdata\+\_\+sig} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a03075051518e2483181ed0bc337fd0b1}


Definition at line {\bf 262} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!csr\+\_\+rdata\+\_\+valid\+\_\+sig@{csr\+\_\+rdata\+\_\+valid\+\_\+sig}}
\index{csr\+\_\+rdata\+\_\+valid\+\_\+sig@{csr\+\_\+rdata\+\_\+valid\+\_\+sig}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{csr\+\_\+rdata\+\_\+valid\+\_\+sig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf csr\+\_\+rdata\+\_\+valid\+\_\+sig} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_ad5a0518f7ef1e47cbbc9ee53b82b6e48}


Definition at line {\bf 263} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!csr\+\_\+waitrequest\+\_\+sig@{csr\+\_\+waitrequest\+\_\+sig}}
\index{csr\+\_\+waitrequest\+\_\+sig@{csr\+\_\+waitrequest\+\_\+sig}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{csr\+\_\+waitrequest\+\_\+sig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf csr\+\_\+waitrequest\+\_\+sig} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a184085778114a55aec75273b70b2c065}


Definition at line {\bf 264} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!ctl\+\_\+cal\+\_\+byte\+\_\+lane\+\_\+sel\+\_\+n@{ctl\+\_\+cal\+\_\+byte\+\_\+lane\+\_\+sel\+\_\+n}}
\index{ctl\+\_\+cal\+\_\+byte\+\_\+lane\+\_\+sel\+\_\+n@{ctl\+\_\+cal\+\_\+byte\+\_\+lane\+\_\+sel\+\_\+n}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{ctl\+\_\+cal\+\_\+byte\+\_\+lane\+\_\+sel\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\+\_\+cal\+\_\+byte\+\_\+lane\+\_\+sel\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a37c3dec2c1e20d7f44efce0080cf69f7}


Definition at line {\bf 265} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!ctl\+\_\+cal\+\_\+fail@{ctl\+\_\+cal\+\_\+fail}}
\index{ctl\+\_\+cal\+\_\+fail@{ctl\+\_\+cal\+\_\+fail}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{ctl\+\_\+cal\+\_\+fail}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\+\_\+cal\+\_\+fail} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a6de6b9c9f3837a240ec98401ce560e1b}


Definition at line {\bf 266} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!ctl\+\_\+cal\+\_\+req@{ctl\+\_\+cal\+\_\+req}}
\index{ctl\+\_\+cal\+\_\+req@{ctl\+\_\+cal\+\_\+req}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{ctl\+\_\+cal\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\+\_\+cal\+\_\+req} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_ab67e9b0eb4eb652a74ed4cbfa11f1107}


Definition at line {\bf 267} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!ctl\+\_\+cal\+\_\+success@{ctl\+\_\+cal\+\_\+success}}
\index{ctl\+\_\+cal\+\_\+success@{ctl\+\_\+cal\+\_\+success}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{ctl\+\_\+cal\+\_\+success}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\+\_\+cal\+\_\+success} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_ade45b025b7d204da4c1f5bd7ccc14b14}


Definition at line {\bf 268} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!ctl\+\_\+clk@{ctl\+\_\+clk}}
\index{ctl\+\_\+clk@{ctl\+\_\+clk}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{ctl\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\+\_\+clk} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_ac2cc0efb0a155a5a337a7b14dfd351ca}


Definition at line {\bf 269} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!ctl\+\_\+mem\+\_\+clk\+\_\+disable@{ctl\+\_\+mem\+\_\+clk\+\_\+disable}}
\index{ctl\+\_\+mem\+\_\+clk\+\_\+disable@{ctl\+\_\+mem\+\_\+clk\+\_\+disable}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{ctl\+\_\+mem\+\_\+clk\+\_\+disable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\+\_\+mem\+\_\+clk\+\_\+disable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a88272c16b4ccc6720823a07135fccf48}


Definition at line {\bf 270} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!ctl\+\_\+rlat@{ctl\+\_\+rlat}}
\index{ctl\+\_\+rlat@{ctl\+\_\+rlat}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{ctl\+\_\+rlat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ctl\+\_\+rlat} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a568b24365f34def3aa7c9e987c2cbbef}


Definition at line {\bf 271} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!dbg\+\_\+rd\+\_\+data\+\_\+sig@{dbg\+\_\+rd\+\_\+data\+\_\+sig}}
\index{dbg\+\_\+rd\+\_\+data\+\_\+sig@{dbg\+\_\+rd\+\_\+data\+\_\+sig}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{dbg\+\_\+rd\+\_\+data\+\_\+sig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dbg\+\_\+rd\+\_\+data\+\_\+sig} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a18b37528133dbd6ed92547fcf6bf56a9}


Definition at line {\bf 272} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!dbg\+\_\+waitrequest\+\_\+sig@{dbg\+\_\+waitrequest\+\_\+sig}}
\index{dbg\+\_\+waitrequest\+\_\+sig@{dbg\+\_\+waitrequest\+\_\+sig}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{dbg\+\_\+waitrequest\+\_\+sig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dbg\+\_\+waitrequest\+\_\+sig} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a0e7e76195f0f76edc04d072adf467e9d}


Definition at line {\bf 273} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!ddr2\+\_\+alt\+\_\+mem\+\_\+ddrx\+\_\+controller\+\_\+top@{ddr2\+\_\+alt\+\_\+mem\+\_\+ddrx\+\_\+controller\+\_\+top}}
\index{ddr2\+\_\+alt\+\_\+mem\+\_\+ddrx\+\_\+controller\+\_\+top@{ddr2\+\_\+alt\+\_\+mem\+\_\+ddrx\+\_\+controller\+\_\+top}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{ddr2\+\_\+alt\+\_\+mem\+\_\+ddrx\+\_\+controller\+\_\+top}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+alt\+\_\+mem\+\_\+ddrx\+\_\+controller\+\_\+top} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classddr2__controller__phy_1_1europa_a3aeca2d6eca34305753b70953dc8c6b9}


Definition at line {\bf 116} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!ddr2\+\_\+phy@{ddr2\+\_\+phy}}
\index{ddr2\+\_\+phy@{ddr2\+\_\+phy}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{ddr2\+\_\+phy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classddr2__controller__phy_1_1europa_a90f84b8222d9b021946e51fb954518cc}


Definition at line {\bf 183} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!internal\+\_\+aux\+\_\+full\+\_\+rate\+\_\+clk@{internal\+\_\+aux\+\_\+full\+\_\+rate\+\_\+clk}}
\index{internal\+\_\+aux\+\_\+full\+\_\+rate\+\_\+clk@{internal\+\_\+aux\+\_\+full\+\_\+rate\+\_\+clk}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{internal\+\_\+aux\+\_\+full\+\_\+rate\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+aux\+\_\+full\+\_\+rate\+\_\+clk} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_ad88e9f3979ccad7c4d5f85528a8f8dc3}


Definition at line {\bf 274} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!internal\+\_\+aux\+\_\+half\+\_\+rate\+\_\+clk@{internal\+\_\+aux\+\_\+half\+\_\+rate\+\_\+clk}}
\index{internal\+\_\+aux\+\_\+half\+\_\+rate\+\_\+clk@{internal\+\_\+aux\+\_\+half\+\_\+rate\+\_\+clk}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{internal\+\_\+aux\+\_\+half\+\_\+rate\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+aux\+\_\+half\+\_\+rate\+\_\+clk} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_acf46fab03e262be76820360818dbc126}


Definition at line {\bf 275} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!internal\+\_\+ecc\+\_\+interrupt@{internal\+\_\+ecc\+\_\+interrupt}}
\index{internal\+\_\+ecc\+\_\+interrupt@{internal\+\_\+ecc\+\_\+interrupt}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{internal\+\_\+ecc\+\_\+interrupt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+ecc\+\_\+interrupt} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a50b62246bb6c731087bd7ce504f3b073}


Definition at line {\bf 276} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!internal\+\_\+local\+\_\+init\+\_\+done@{internal\+\_\+local\+\_\+init\+\_\+done}}
\index{internal\+\_\+local\+\_\+init\+\_\+done@{internal\+\_\+local\+\_\+init\+\_\+done}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{internal\+\_\+local\+\_\+init\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+local\+\_\+init\+\_\+done} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_abf3355d24df26f10c3fe86778eda8f2a}


Definition at line {\bf 277} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!internal\+\_\+local\+\_\+power\+\_\+down\+\_\+ack@{internal\+\_\+local\+\_\+power\+\_\+down\+\_\+ack}}
\index{internal\+\_\+local\+\_\+power\+\_\+down\+\_\+ack@{internal\+\_\+local\+\_\+power\+\_\+down\+\_\+ack}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{internal\+\_\+local\+\_\+power\+\_\+down\+\_\+ack}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+local\+\_\+power\+\_\+down\+\_\+ack} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_aec65d6bdc6f137bb7baab1541e3f7a17}


Definition at line {\bf 278} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!internal\+\_\+local\+\_\+rdata@{internal\+\_\+local\+\_\+rdata}}
\index{internal\+\_\+local\+\_\+rdata@{internal\+\_\+local\+\_\+rdata}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{internal\+\_\+local\+\_\+rdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+local\+\_\+rdata} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_aeeeaa2c1d8c17b09f94c5ca740989fef}


Definition at line {\bf 279} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!internal\+\_\+local\+\_\+rdata\+\_\+valid@{internal\+\_\+local\+\_\+rdata\+\_\+valid}}
\index{internal\+\_\+local\+\_\+rdata\+\_\+valid@{internal\+\_\+local\+\_\+rdata\+\_\+valid}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{internal\+\_\+local\+\_\+rdata\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+local\+\_\+rdata\+\_\+valid} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a86b17f144dc8abdec54817f1662ddfa4}


Definition at line {\bf 280} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!internal\+\_\+local\+\_\+ready@{internal\+\_\+local\+\_\+ready}}
\index{internal\+\_\+local\+\_\+ready@{internal\+\_\+local\+\_\+ready}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{internal\+\_\+local\+\_\+ready}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+local\+\_\+ready} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a17234604e026b123e4e25d3384adf698}


Definition at line {\bf 281} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!internal\+\_\+local\+\_\+refresh\+\_\+ack@{internal\+\_\+local\+\_\+refresh\+\_\+ack}}
\index{internal\+\_\+local\+\_\+refresh\+\_\+ack@{internal\+\_\+local\+\_\+refresh\+\_\+ack}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{internal\+\_\+local\+\_\+refresh\+\_\+ack}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+local\+\_\+refresh\+\_\+ack} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_abdbd77ab5f30bbf9ce11a215a14b8446}


Definition at line {\bf 282} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!internal\+\_\+local\+\_\+self\+\_\+rfsh\+\_\+ack@{internal\+\_\+local\+\_\+self\+\_\+rfsh\+\_\+ack}}
\index{internal\+\_\+local\+\_\+self\+\_\+rfsh\+\_\+ack@{internal\+\_\+local\+\_\+self\+\_\+rfsh\+\_\+ack}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{internal\+\_\+local\+\_\+self\+\_\+rfsh\+\_\+ack}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+local\+\_\+self\+\_\+rfsh\+\_\+ack} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_ab6cc92a1840c48f0b79dde364480fde5}


Definition at line {\bf 283} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!internal\+\_\+mem\+\_\+addr@{internal\+\_\+mem\+\_\+addr}}
\index{internal\+\_\+mem\+\_\+addr@{internal\+\_\+mem\+\_\+addr}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{internal\+\_\+mem\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+mem\+\_\+addr} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a1211e6d6df0aa90edb8f89fcbe54de2c}


Definition at line {\bf 284} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!internal\+\_\+mem\+\_\+ba@{internal\+\_\+mem\+\_\+ba}}
\index{internal\+\_\+mem\+\_\+ba@{internal\+\_\+mem\+\_\+ba}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{internal\+\_\+mem\+\_\+ba}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+mem\+\_\+ba} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_acc7a77a544cc470f551b43ece8880d8a}


Definition at line {\bf 285} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!internal\+\_\+mem\+\_\+cas\+\_\+n@{internal\+\_\+mem\+\_\+cas\+\_\+n}}
\index{internal\+\_\+mem\+\_\+cas\+\_\+n@{internal\+\_\+mem\+\_\+cas\+\_\+n}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{internal\+\_\+mem\+\_\+cas\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+mem\+\_\+cas\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a5ac3e424cd5c19e6e222e75927979ccc}


Definition at line {\bf 286} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!internal\+\_\+mem\+\_\+cke@{internal\+\_\+mem\+\_\+cke}}
\index{internal\+\_\+mem\+\_\+cke@{internal\+\_\+mem\+\_\+cke}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{internal\+\_\+mem\+\_\+cke}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+mem\+\_\+cke} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_ae04d859fc9a50a517e80237d5fd09367}


Definition at line {\bf 287} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!internal\+\_\+mem\+\_\+cs\+\_\+n@{internal\+\_\+mem\+\_\+cs\+\_\+n}}
\index{internal\+\_\+mem\+\_\+cs\+\_\+n@{internal\+\_\+mem\+\_\+cs\+\_\+n}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{internal\+\_\+mem\+\_\+cs\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+mem\+\_\+cs\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_ab0e9ef2f024767557dad62fd2c437a50}


Definition at line {\bf 288} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!internal\+\_\+mem\+\_\+dm@{internal\+\_\+mem\+\_\+dm}}
\index{internal\+\_\+mem\+\_\+dm@{internal\+\_\+mem\+\_\+dm}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{internal\+\_\+mem\+\_\+dm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+mem\+\_\+dm} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_abf0dce87836361cd7cedd4e0728a0de8}


Definition at line {\bf 289} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!internal\+\_\+mem\+\_\+odt@{internal\+\_\+mem\+\_\+odt}}
\index{internal\+\_\+mem\+\_\+odt@{internal\+\_\+mem\+\_\+odt}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{internal\+\_\+mem\+\_\+odt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+mem\+\_\+odt} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a8642f99935520e1cfcb0bc454a95e7bd}


Definition at line {\bf 290} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!internal\+\_\+mem\+\_\+ras\+\_\+n@{internal\+\_\+mem\+\_\+ras\+\_\+n}}
\index{internal\+\_\+mem\+\_\+ras\+\_\+n@{internal\+\_\+mem\+\_\+ras\+\_\+n}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{internal\+\_\+mem\+\_\+ras\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+mem\+\_\+ras\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a45d1ef8d845dce04ec414f07d2dde8ec}


Definition at line {\bf 291} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!internal\+\_\+mem\+\_\+reset\+\_\+n@{internal\+\_\+mem\+\_\+reset\+\_\+n}}
\index{internal\+\_\+mem\+\_\+reset\+\_\+n@{internal\+\_\+mem\+\_\+reset\+\_\+n}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{internal\+\_\+mem\+\_\+reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+mem\+\_\+reset\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a85369998f89a152b016490b74376ef03}


Definition at line {\bf 292} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!internal\+\_\+mem\+\_\+we\+\_\+n@{internal\+\_\+mem\+\_\+we\+\_\+n}}
\index{internal\+\_\+mem\+\_\+we\+\_\+n@{internal\+\_\+mem\+\_\+we\+\_\+n}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{internal\+\_\+mem\+\_\+we\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+mem\+\_\+we\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_ac2633f536c114709b791086fe90ca688}


Definition at line {\bf 293} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!internal\+\_\+reset\+\_\+request\+\_\+n@{internal\+\_\+reset\+\_\+request\+\_\+n}}
\index{internal\+\_\+reset\+\_\+request\+\_\+n@{internal\+\_\+reset\+\_\+request\+\_\+n}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{internal\+\_\+reset\+\_\+request\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf internal\+\_\+reset\+\_\+request\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a8212b11566da11deceae579e23bbb521}


Definition at line {\bf 294} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.

\index{ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}!reset\+\_\+ctl\+\_\+clk\+\_\+n@{reset\+\_\+ctl\+\_\+clk\+\_\+n}}
\index{reset\+\_\+ctl\+\_\+clk\+\_\+n@{reset\+\_\+ctl\+\_\+clk\+\_\+n}!ddr2\+\_\+controller\+\_\+phy\+::europa@{ddr2\+\_\+controller\+\_\+phy\+::europa}}
\paragraph[{reset\+\_\+ctl\+\_\+clk\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+ctl\+\_\+clk\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__controller__phy_1_1europa_a1be6cfbb313f53149dc3934c321a8d49}


Definition at line {\bf 295} of file {\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/{\bf ddr2\+\_\+controller\+\_\+phy.\+vhd}\end{DoxyCompactItemize}
