<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Timing Multi Corner Report Max Delay Analysis
</h1>
        <p>SmartTime Version 12.800.0.16</p>
        <p>Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)</p>
        <p>Date: Wed Feb 26 17:58:58 2020
</p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>TicTacToe</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>IGLOO2</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>M2GL025</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>256 VF</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>0 - 85 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>1.14 - 1.26 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>STD</td>
            </tr>
            <tr>
                <td>Design State</td>
                <td>Post-Layout</td>
            </tr>
            <tr>
                <td>Data source</td>
                <td>Production</td>
            </tr>
            <tr>
                <td>Multi Corner Report Operating Conditions</td>
                <td>BEST, TYPICAL, WORST</td>
            </tr>
            <tr>
                <td>Scenario for Timing Analysis</td>
                <td>timing_analysis</td>
            </tr>
        </table>
        <p/>
        <h2>Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Clock Domain</th>
                <th>Period (ns)</th>
                <th>Frequency (MHz)</th>
                <th>Required Period (ns)</th>
                <th>Required Frequency (MHz)</th>
                <th>External Setup (ns)</th>
                <th>Max Clock-To-Out (ns)</th>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0</td>
                <td>14.989</td>
                <td>66.716</td>
                <td>20.000</td>
                <td>50.000</td>
                <td>-0.549</td>
                <td>13.356</td>
            </tr>
            <tr>
                <td>OSC_0_inst_0/OSC_0_0/I_RCOSC_25_50MHZ/CLKOUT</td>
                <td>N/A</td>
                <td>N/A</td>
                <td>20.000</td>
                <td>50.000</td>
                <td>N/A</td>
                <td>N/A</td>
            </tr>
            <tr>
                <td>TCK</td>
                <td>21.413</td>
                <td>46.701</td>
                <td>166.670</td>
                <td>6.000</td>
                <td>5.164</td>
                <td>N/A</td>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Min Delay (ns)</th>
                <th>Max Delay (ns)</th>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td>0.047</td>
            </tr>
        </table>
        <h2>Clock Domain FCCC_0_inst_0/FCCC_0_0/GL0</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[10]:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/INST_RAM1K18_IP:A_ADDR[13]</td>
                <td>15.000</td>
                <td>5.011</td>
                <td>20.668</td>
                <td>25.679</td>
                <td>0.156</td>
                <td>14.989</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[8]:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/INST_RAM1K18_IP:A_ADDR[13]</td>
                <td>14.927</td>
                <td>5.072</td>
                <td>20.607</td>
                <td>25.679</td>
                <td>0.156</td>
                <td>14.928</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[10]:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_3/INST_RAM1K18_IP:A_ADDR[5]</td>
                <td>14.713</td>
                <td>5.147</td>
                <td>20.381</td>
                <td>25.528</td>
                <td>0.308</td>
                <td>14.853</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[10]:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_3/INST_RAM1K18_IP:A_ADDR[8]</td>
                <td>14.953</td>
                <td>5.160</td>
                <td>20.621</td>
                <td>25.781</td>
                <td>0.055</td>
                <td>14.840</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[10]:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_1/INST_RAM1K18_IP:A_ADDR[4]</td>
                <td>14.476</td>
                <td>5.191</td>
                <td>20.144</td>
                <td>25.335</td>
                <td>0.500</td>
                <td>14.809</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[10]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/INST_RAM1K18_IP:A_ADDR[13]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>25.679</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>20.668</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5.011</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.797</td>
                <td>3.797</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.292</td>
                <td>4.089</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:YWn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.209</td>
                <td>4.298</td>
                <td>36</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB45:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_YWn</td>
                <td/>
                <td>+</td>
                <td>0.440</td>
                <td>4.738</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB45:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.372</td>
                <td>5.110</td>
                <td>16</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[10]:CLK</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB45_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.558</td>
                <td>5.668</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/s2_req_addr_Z[10]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.127</td>
                <td>5.795</td>
                <td>7</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_15:B</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/_T_2835[10]</td>
                <td/>
                <td>+</td>
                <td>1.034</td>
                <td>6.829</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_15:UB</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.518</td>
                <td>7.347</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_1_CC_0:UB[7]</td>
                <td>net</td>
                <td>NET_CC_CONFIG305</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>7.347</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_1_CC_0:CO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.565</td>
                <td>7.912</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_1_CC_1:CI</td>
                <td>net</td>
                <td>CI_TO_CO297</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>7.912</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_1_CC_1:CC[6]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.200</td>
                <td>8.112</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_75_FCINST1:CC</td>
                <td>net</td>
                <td>NET_CC_CONFIG339</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>8.112</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_I_75_FCINST1:CO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:FCEND_BUFF_CC</td>
                <td>+</td>
                <td>0.078</td>
                <td>8.190</td>
                <td>4</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AHB_AMOALU/N_2037_i:D</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/lrscAddrMatch_0_data_tmp[12]</td>
                <td/>
                <td>+</td>
                <td>1.021</td>
                <td>9.211</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AHB_AMOALU/N_2037_i:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.168</td>
                <td>9.379</td>
                <td>7</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/_T_2066:C</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/N_2037_i</td>
                <td/>
                <td>+</td>
                <td>1.120</td>
                <td>10.499</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/_T_2066:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.193</td>
                <td>10.692</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/wb_cause_RNO[1]:A</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/_T_2066_Z</td>
                <td/>
                <td>+</td>
                <td>0.117</td>
                <td>10.809</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/wb_cause_RNO[1]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.102</td>
                <td>10.911</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/wb_cause[1]:D</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/_T_2066_m</td>
                <td/>
                <td>+</td>
                <td>0.697</td>
                <td>11.608</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/wb_cause[1]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.102</td>
                <td>11.710</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/csr/_T_890_RNIHDF6:A</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/wb_cause[1]</td>
                <td/>
                <td>+</td>
                <td>0.920</td>
                <td>12.630</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/csr/_T_890_RNIHDF6:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.102</td>
                <td>12.732</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/csr/_T_841:C</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/csr/cause_1[1]</td>
                <td/>
                <td>+</td>
                <td>0.410</td>
                <td>13.142</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/csr/_T_841:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.102</td>
                <td>13.244</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/csr/trapToDebug:C</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/csr/_T_841_Z</td>
                <td/>
                <td>+</td>
                <td>0.263</td>
                <td>13.507</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/csr/trapToDebug:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.102</td>
                <td>13.609</td>
                <td>36</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[12]:C</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/csr/trapToDebug_Z</td>
                <td/>
                <td>+</td>
                <td>0.843</td>
                <td>14.452</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/csr/_GEN_131_1[12]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.117</td>
                <td>14.569</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc[12]:A</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/csr_io_evec[12]</td>
                <td/>
                <td>+</td>
                <td>1.026</td>
                <td>15.595</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core/bpu/io_imem_req_bits_pc[12]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.088</td>
                <td>15.683</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/_T_171_i_m2[12]:B</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/core_io_imem_req_bits_pc[12]</td>
                <td/>
                <td>+</td>
                <td>0.823</td>
                <td>16.506</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/_T_171_i_m2[12]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.088</td>
                <td>16.594</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0[10]:A</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/N_117</td>
                <td/>
                <td>+</td>
                <td>0.972</td>
                <td>17.566</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0[10]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.088</td>
                <td>17.654</td>
                <td>4</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/CFG_32:C</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/reg_RW0_addr_0_0[10]</td>
                <td/>
                <td>+</td>
                <td>2.692</td>
                <td>20.346</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/CFG_32:IPC</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2_IP_BC</td>
                <td>+</td>
                <td>0.241</td>
                <td>20.587</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/INST_RAM1K18_IP:A_ADDR[13]</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/A_ADDR_net[13]</td>
                <td/>
                <td>+</td>
                <td>0.081</td>
                <td>20.668</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>20.668</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>20.000</td>
                <td>20.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>20.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.797</td>
                <td>23.797</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.292</td>
                <td>24.089</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:YWn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.209</td>
                <td>24.298</td>
                <td>36</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_YWn</td>
                <td/>
                <td>+</td>
                <td>0.445</td>
                <td>24.743</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.372</td>
                <td>25.115</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/FF_0:CLK</td>
                <td>net</td>
                <td>FCCC_0_GL0</td>
                <td/>
                <td>+</td>
                <td>0.557</td>
                <td>25.672</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/FF_0:IPCLKn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE_IP_CLK</td>
                <td>+</td>
                <td>0.070</td>
                <td>25.742</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/INST_RAM1K18_IP:A_CLK</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/A_CLK_net</td>
                <td/>
                <td>+</td>
                <td>0.093</td>
                <td>25.835</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/ram_ram_0_0/INST_RAM1K18_IP:A_ADDR[13]</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:RAM1K18_IP</td>
                <td>-</td>
                <td>0.156</td>
                <td>25.679</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>25.679</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>RX</td>
                <td>CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:D</td>
                <td>2.705</td>
                <td/>
                <td>2.705</td>
                <td/>
                <td>0.238</td>
                <td>-0.316</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>GPIO_IN[0]</td>
                <td>CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS_0_.gpin1:D</td>
                <td>2.632</td>
                <td/>
                <td>2.632</td>
                <td/>
                <td>0.162</td>
                <td>-0.461</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>GPIO_IN[1]</td>
                <td>CoreGPIO_IN_inst_0/CoreGPIO_IN_0/xhdl1.GEN_BITS_1_.gpin1:D</td>
                <td>2.503</td>
                <td/>
                <td>2.503</td>
                <td/>
                <td>0.154</td>
                <td>-0.597</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>SPISDI</td>
                <td>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/msrxs_shiftreg[0]:D</td>
                <td>2.255</td>
                <td/>
                <td>2.255</td>
                <td/>
                <td>0.162</td>
                <td>-0.856</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>SPISDI</td>
                <td>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/msrxs_datain[0]:D</td>
                <td>1.961</td>
                <td/>
                <td>1.961</td>
                <td/>
                <td>0.162</td>
                <td>-1.143</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: RX</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>2.705</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>RX</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>RX_ibuf/U0/U_IOPAD:PAD</td>
                <td>net</td>
                <td>RX</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>RX_ibuf/U0/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.821</td>
                <td>0.821</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>RX_ibuf/U0/U_IOINFF:A</td>
                <td>net</td>
                <td>RX_ibuf/U0/YIN1</td>
                <td/>
                <td>+</td>
                <td>-0.010</td>
                <td>0.811</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>RX_ibuf/U0/U_IOINFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOINFF_BYPASS</td>
                <td>+</td>
                <td>0.045</td>
                <td>0.856</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:D</td>
                <td>net</td>
                <td>RX_c</td>
                <td/>
                <td>+</td>
                <td>1.849</td>
                <td>2.705</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.705</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>2.164</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.166</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.118</td>
                <td>N/C</td>
                <td>34</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB62:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.260</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB62:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.212</td>
                <td>N/C</td>
                <td>46</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:CLK</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB62_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.339</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/CUARTI1Il[2]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.238</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/stxs_direct:CLK</td>
                <td>SPISDO</td>
                <td>4.336</td>
                <td/>
                <td>7.697</td>
                <td/>
                <td>7.697</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>CoreGPIO_OUT_inst_0/CoreGPIO_OUT_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK</td>
                <td>GPIO_OUT[2]</td>
                <td>4.160</td>
                <td/>
                <td>7.511</td>
                <td/>
                <td>7.511</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/CUARTll1:CLK</td>
                <td>TX</td>
                <td>4.163</td>
                <td/>
                <td>7.508</td>
                <td/>
                <td>7.508</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/stxs_datareg[7]:CLK</td>
                <td>SPISDO</td>
                <td>4.141</td>
                <td/>
                <td>7.494</td>
                <td/>
                <td>7.494</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/txfifo_datadelay[7]:CLK</td>
                <td>SPISDO</td>
                <td>4.081</td>
                <td/>
                <td>7.440</td>
                <td/>
                <td>7.440</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/stxs_direct:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: SPISDO</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>7.697</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>2.231</td>
                <td>2.231</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.171</td>
                <td>2.402</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.122</td>
                <td>2.524</td>
                <td>34</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB60:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.266</td>
                <td>2.790</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB60:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.218</td>
                <td>3.008</td>
                <td>60</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/stxs_direct:CLK</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB60_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.353</td>
                <td>3.361</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/stxs_direct:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.074</td>
                <td>3.435</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/spi_data_out_u_1_0:B</td>
                <td>net</td>
                <td>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/stxs_direct_Z</td>
                <td/>
                <td>+</td>
                <td>0.448</td>
                <td>3.883</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/spi_data_out_u_1_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.069</td>
                <td>3.952</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/spi_data_out_u:B</td>
                <td>net</td>
                <td>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/spi_data_out_u_1_0_Z</td>
                <td/>
                <td>+</td>
                <td>0.435</td>
                <td>4.387</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CORESPI_0_inst_0/CORESPI_0_0/USPI/UCC/spi_data_out_u:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.154</td>
                <td>4.541</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SPISDO_obuf/U0/U_IOOUTFF:A</td>
                <td>net</td>
                <td>SPISDO_c</td>
                <td/>
                <td>+</td>
                <td>0.908</td>
                <td>5.449</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>SPISDO_obuf/U0/U_IOOUTFF:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOOUTFF_BYPASS</td>
                <td>+</td>
                <td>0.226</td>
                <td>5.675</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SPISDO_obuf/U0/U_IOPAD:D</td>
                <td>net</td>
                <td>SPISDO_obuf/U0/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.285</td>
                <td>5.960</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>SPISDO_obuf/U0/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>1.737</td>
                <td>7.697</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SPISDO</td>
                <td>net</td>
                <td>SPISDO</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>7.697</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.697</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>2.231</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SPISDO</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</td>
                <td>4.511</td>
                <td>15.034</td>
                <td>10.186</td>
                <td>25.220</td>
                <td>0.415</td>
                <td>4.966</td>
                <td>0.040</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q:ALn</td>
                <td>4.511</td>
                <td>15.034</td>
                <td>10.186</td>
                <td>25.220</td>
                <td>0.415</td>
                <td>4.966</td>
                <td>0.040</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</td>
                <td>4.475</td>
                <td>15.055</td>
                <td>10.150</td>
                <td>25.205</td>
                <td>0.415</td>
                <td>4.945</td>
                <td>0.055</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q:ALn</td>
                <td>4.511</td>
                <td>15.073</td>
                <td>10.186</td>
                <td>25.259</td>
                <td>0.415</td>
                <td>4.927</td>
                <td>0.001</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:ALn</td>
                <td>4.511</td>
                <td>15.073</td>
                <td>10.186</td>
                <td>25.259</td>
                <td>0.415</td>
                <td>4.927</td>
                <td>0.001</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>25.220</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>10.186</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>15.034</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.797</td>
                <td>3.797</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.292</td>
                <td>4.089</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.209</td>
                <td>4.298</td>
                <td>34</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB30:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.423</td>
                <td>4.721</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB30:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.372</td>
                <td>5.093</td>
                <td>55</td>
                <td>r</td>
            </tr>
            <tr>
                <td>reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB30_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.582</td>
                <td>5.675</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>reset_synchronizer_0/sync_asert_reg[1]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.102</td>
                <td>5.777</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_reset_debug:A</td>
                <td>net</td>
                <td>reset_synchronizer_0/sync_asert_reg[1]</td>
                <td/>
                <td>+</td>
                <td>0.535</td>
                <td>6.312</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_reset_debug:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.186</td>
                <td>6.498</td>
                <td>17</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49:B</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/un1_reset_debug</td>
                <td/>
                <td>+</td>
                <td>0.277</td>
                <td>6.775</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.168</td>
                <td>6.943</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66:An</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_Z</td>
                <td/>
                <td>+</td>
                <td>1.427</td>
                <td>8.370</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.452</td>
                <td>8.822</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_RGB1_RGB0:An</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.395</td>
                <td>9.217</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_RGB1_RGB0:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.292</td>
                <td>9.509</td>
                <td>24</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_RGB1_RGB0_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.677</td>
                <td>10.186</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10.186</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>20.000</td>
                <td>20.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>20.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.797</td>
                <td>23.797</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.292</td>
                <td>24.089</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.209</td>
                <td>24.298</td>
                <td>34</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB24:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.422</td>
                <td>24.720</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB24:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.372</td>
                <td>25.092</td>
                <td>50</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:CLK</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB24_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.543</td>
                <td>25.635</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.415</td>
                <td>25.220</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>25.220</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET TCK to FCCC_0_inst_0/FCCC_0_0/GL0</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</td>
                <td>4.320</td>
                <td>0.188</td>
                <td>11.692</td>
                <td>11.880</td>
                <td/>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q:ALn</td>
                <td>4.320</td>
                <td>0.188</td>
                <td>11.692</td>
                <td>11.880</td>
                <td/>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</td>
                <td>4.284</td>
                <td>0.209</td>
                <td>11.656</td>
                <td>11.865</td>
                <td/>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q:ALn</td>
                <td>4.320</td>
                <td>0.227</td>
                <td>11.692</td>
                <td>11.919</td>
                <td/>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:ALn</td>
                <td>4.320</td>
                <td>0.227</td>
                <td>11.692</td>
                <td>11.919</td>
                <td/>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.880</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>11.692</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.188</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UDRSH</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SYSRESET_FF_IP</td>
                <td>+</td>
                <td>0.046</td>
                <td>0.046</td>
                <td>30</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:D</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UDRSHInt</td>
                <td/>
                <td>+</td>
                <td>3.588</td>
                <td>3.634</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.395</td>
                <td>4.029</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK</td>
                <td/>
                <td>+</td>
                <td>1.572</td>
                <td>5.601</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.452</td>
                <td>6.053</td>
                <td>12</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB9:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.410</td>
                <td>6.463</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB9:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.292</td>
                <td>6.755</td>
                <td>13</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB9_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.617</td>
                <td>7.372</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.102</td>
                <td>7.474</td>
                <td>30</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_reset_debug:B</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/q_arst</td>
                <td/>
                <td>+</td>
                <td>0.442</td>
                <td>7.916</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_reset_debug:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.088</td>
                <td>8.004</td>
                <td>17</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49:B</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/un1_reset_debug</td>
                <td/>
                <td>+</td>
                <td>0.277</td>
                <td>8.281</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.168</td>
                <td>8.449</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66:An</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_Z</td>
                <td/>
                <td>+</td>
                <td>1.427</td>
                <td>9.876</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.452</td>
                <td>10.328</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_RGB1_RGB0:An</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.395</td>
                <td>10.723</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_RGB1_RGB0:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.292</td>
                <td>11.015</td>
                <td>24</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_RGB1_RGB0_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.677</td>
                <td>11.692</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.692</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>6.660</td>
                <td>6.660</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.660</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.797</td>
                <td>10.457</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.292</td>
                <td>10.749</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.209</td>
                <td>10.958</td>
                <td>34</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB24:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.422</td>
                <td>11.380</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB24:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.372</td>
                <td>11.752</td>
                <td>50</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:CLK</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB24_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.543</td>
                <td>12.295</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/q:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.415</td>
                <td>11.880</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.880</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h2>Clock Domain OSC_0_inst_0/OSC_0_0/I_RCOSC_25_50MHZ/CLKOUT</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain TCK</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UTDO</td>
                <td>5.292</td>
                <td>72.624</td>
                <td>10.384</td>
                <td>83.008</td>
                <td>0.322</td>
                <td>21.413</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:CLK</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UTDO</td>
                <td>5.262</td>
                <td>72.664</td>
                <td>10.344</td>
                <td>83.008</td>
                <td>0.322</td>
                <td>21.333</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/reg$[1]:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/q:EN</td>
                <td>6.079</td>
                <td>76.579</td>
                <td>13.205</td>
                <td>89.784</td>
                <td>0.299</td>
                <td>13.521</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/reg$[1]:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/q:EN</td>
                <td>6.079</td>
                <td>76.579</td>
                <td>13.205</td>
                <td>89.784</td>
                <td>0.299</td>
                <td>13.521</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/reg$[1]:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/q:EN</td>
                <td>6.079</td>
                <td>76.592</td>
                <td>13.205</td>
                <td>89.797</td>
                <td>0.299</td>
                <td>13.495</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UTDO</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>83.008</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>10.384</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>72.624</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SYSRESET_FF_IP</td>
                <td>+</td>
                <td>0.046</td>
                <td>0.046</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK</td>
                <td/>
                <td>+</td>
                <td>3.241</td>
                <td>3.287</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4:YWn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.440</td>
                <td>3.727</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1_RGB0:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_YWn</td>
                <td/>
                <td>+</td>
                <td>0.416</td>
                <td>4.143</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1_RGB0:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.372</td>
                <td>4.515</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1_RGB0_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.577</td>
                <td>5.092</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.127</td>
                <td>5.219</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDODriven[0]:B</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDOInt[0]</td>
                <td/>
                <td>+</td>
                <td>0.372</td>
                <td>5.591</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDODriven[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.102</td>
                <td>5.693</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/IP_INTERFACE_0:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UTDODriven[0]</td>
                <td/>
                <td>+</td>
                <td>2.905</td>
                <td>8.598</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/IP_INTERFACE_0:IPA</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IP_INTERFACE</td>
                <td>+</td>
                <td>0.234</td>
                <td>8.832</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UTDO</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/UTDO_net</td>
                <td/>
                <td>+</td>
                <td>1.552</td>
                <td>10.384</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10.384</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>83.330</td>
                <td>83.330</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>83.330</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>83.330</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UTDO</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:UJTAG_SYSRESET_FF_IP</td>
                <td>-</td>
                <td>0.322</td>
                <td>83.008</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>83.008</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>TCK</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[0]:D</td>
                <td>5.758</td>
                <td/>
                <td>5.758</td>
                <td/>
                <td>0.237</td>
                <td>3.094</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>TRSTB</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[0]:D</td>
                <td>5.758</td>
                <td/>
                <td>5.758</td>
                <td/>
                <td>0.237</td>
                <td>3.094</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>TCK</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[2]:D</td>
                <td>5.348</td>
                <td/>
                <td>5.348</td>
                <td/>
                <td>0.237</td>
                <td>2.684</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>TRSTB</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[2]:D</td>
                <td>5.348</td>
                <td/>
                <td>5.348</td>
                <td/>
                <td>0.237</td>
                <td>2.684</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>TCK</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[4]:D</td>
                <td>5.173</td>
                <td/>
                <td>5.173</td>
                <td/>
                <td>0.237</td>
                <td>2.525</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[0]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>5.758</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UIREG[6]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SYSRESET_FF_IP</td>
                <td>+</td>
                <td>0.027</td>
                <td>0.027</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un2_UTDODRV_4:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UIREGInt[6]</td>
                <td/>
                <td>+</td>
                <td>0.516</td>
                <td>0.543</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un2_UTDODRV_4:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.186</td>
                <td>0.729</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un2_UTDODRV:C</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un2_UTDODRV_4_Z</td>
                <td/>
                <td>+</td>
                <td>0.472</td>
                <td>1.201</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un2_UTDODRV:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.140</td>
                <td>1.341</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state6:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un2_UTDODRV_Z</td>
                <td/>
                <td>+</td>
                <td>1.631</td>
                <td>2.972</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state6:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.109</td>
                <td>3.081</td>
                <td>8</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_state_0_sqmuxa_1_a2_RNIMIA21:D</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state6_Z</td>
                <td/>
                <td>+</td>
                <td>0.634</td>
                <td>3.715</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_state_0_sqmuxa_1_a2_RNIMIA21:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.069</td>
                <td>3.784</td>
                <td>8</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_2[0]:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_state_0_sqmuxa_1</td>
                <td/>
                <td>+</td>
                <td>0.585</td>
                <td>4.369</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_2[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.153</td>
                <td>4.522</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_3[0]:B</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_2[0]</td>
                <td/>
                <td>+</td>
                <td>0.063</td>
                <td>4.585</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_3[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.052</td>
                <td>4.637</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_5[0]:B</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_3[0]</td>
                <td/>
                <td>+</td>
                <td>0.352</td>
                <td>4.989</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_5[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.233</td>
                <td>5.222</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv[0]:D</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv_5[0]</td>
                <td/>
                <td>+</td>
                <td>0.433</td>
                <td>5.655</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24_1_iv[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.052</td>
                <td>5.707</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[0]:D</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state_24[0]</td>
                <td/>
                <td>+</td>
                <td>0.051</td>
                <td>5.758</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5.758</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SYSRESET_FF_IP</td>
                <td>+</td>
                <td>0.027</td>
                <td>N/C</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK</td>
                <td/>
                <td>+</td>
                <td>1.846</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4:YWn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.250</td>
                <td>N/C</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1_RGB2:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_YWn</td>
                <td/>
                <td>+</td>
                <td>0.236</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1_RGB2:YR</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.212</td>
                <td>N/C</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[0]:CLK</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1_RGB2_rgbr_net_1</td>
                <td/>
                <td>+</td>
                <td>0.330</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/state[0]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.237</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn</td>
                <td>4.320</td>
                <td>161.312</td>
                <td>11.692</td>
                <td>173.004</td>
                <td>0.415</td>
                <td>5.358</td>
                <td>0.623</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q:ALn</td>
                <td>4.320</td>
                <td>161.312</td>
                <td>11.692</td>
                <td>173.004</td>
                <td>0.415</td>
                <td>5.358</td>
                <td>0.623</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:ALn</td>
                <td>4.320</td>
                <td>161.312</td>
                <td>11.692</td>
                <td>173.004</td>
                <td>0.415</td>
                <td>5.358</td>
                <td>0.623</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q:ALn</td>
                <td>4.320</td>
                <td>161.312</td>
                <td>11.692</td>
                <td>173.004</td>
                <td>0.415</td>
                <td>5.358</td>
                <td>0.623</td>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/q:ALn</td>
                <td>4.320</td>
                <td>161.312</td>
                <td>11.692</td>
                <td>173.004</td>
                <td>0.415</td>
                <td>5.358</td>
                <td>0.623</td>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>173.004</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>11.692</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>161.312</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UDRSH</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SYSRESET_FF_IP</td>
                <td>+</td>
                <td>0.046</td>
                <td>0.046</td>
                <td>30</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:D</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UDRSHInt</td>
                <td/>
                <td>+</td>
                <td>3.588</td>
                <td>3.634</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.395</td>
                <td>4.029</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK</td>
                <td/>
                <td>+</td>
                <td>1.572</td>
                <td>5.601</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.452</td>
                <td>6.053</td>
                <td>12</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB9:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.410</td>
                <td>6.463</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB9:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.292</td>
                <td>6.755</td>
                <td>13</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:CLK</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB9_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.617</td>
                <td>7.372</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.102</td>
                <td>7.474</td>
                <td>30</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_reset_debug:B</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/q_arst</td>
                <td/>
                <td>+</td>
                <td>0.442</td>
                <td>7.916</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_reset_debug:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.088</td>
                <td>8.004</td>
                <td>17</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49:B</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/un1_reset_debug</td>
                <td/>
                <td>+</td>
                <td>0.277</td>
                <td>8.281</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.168</td>
                <td>8.449</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66:An</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_Z</td>
                <td/>
                <td>+</td>
                <td>1.427</td>
                <td>9.876</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.452</td>
                <td>10.328</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_RGB1_RGB0:An</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.395</td>
                <td>10.723</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_RGB1_RGB0:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.292</td>
                <td>11.015</td>
                <td>24</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_RGB1_RGB0_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.677</td>
                <td>11.692</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.692</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>166.670</td>
                <td>166.670</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>166.670</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>166.670</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UDRSH</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SYSRESET_FF_IP</td>
                <td>+</td>
                <td>0.046</td>
                <td>166.716</td>
                <td>30</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:D</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UDRSHInt</td>
                <td/>
                <td>+</td>
                <td>3.588</td>
                <td>170.304</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>-0.226</td>
                <td>170.078</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK</td>
                <td/>
                <td>+</td>
                <td>1.572</td>
                <td>171.650</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.452</td>
                <td>172.102</td>
                <td>12</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB6:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.409</td>
                <td>172.511</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB6:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.292</td>
                <td>172.803</td>
                <td>48</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:CLK</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB6_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.616</td>
                <td>173.419</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.415</td>
                <td>173.004</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>173.004</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>External Recovery (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>TCK</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count[5]:ALn</td>
                <td>2.877</td>
                <td/>
                <td>2.877</td>
                <td/>
                <td>0.330</td>
                <td>0.317</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>TRSTB</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count[5]:ALn</td>
                <td>2.877</td>
                <td/>
                <td>2.877</td>
                <td/>
                <td>0.330</td>
                <td>0.317</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>TCK</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count[3]:ALn</td>
                <td>2.877</td>
                <td/>
                <td>2.877</td>
                <td/>
                <td>0.330</td>
                <td>0.312</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>TRSTB</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count[3]:ALn</td>
                <td>2.877</td>
                <td/>
                <td>2.877</td>
                <td/>
                <td>0.330</td>
                <td>0.312</td>
                <td>BEST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>TCK</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count[4]:ALn</td>
                <td>2.877</td>
                <td/>
                <td>2.877</td>
                <td/>
                <td>0.330</td>
                <td>0.311</td>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count[5]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>2.877</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:URSTB</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SYSRESET_FF_IP</td>
                <td>+</td>
                <td>0.027</td>
                <td>0.027</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst_RNILAHC:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst_URSTB</td>
                <td/>
                <td>+</td>
                <td>1.786</td>
                <td>1.813</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst_RNILAHC:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.257</td>
                <td>2.070</td>
                <td>4</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst_RNILAHC/U0_RGB1_RGB2:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst_RNILAHC/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.241</td>
                <td>2.311</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst_RNILAHC/U0_RGB1_RGB2:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.219</td>
                <td>2.530</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count[5]:ALn</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst_RNILAHC/U0_RGB1_RGB2_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.347</td>
                <td>2.877</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.877</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SYSRESET_FF_IP</td>
                <td>+</td>
                <td>0.027</td>
                <td>N/C</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK</td>
                <td/>
                <td>+</td>
                <td>1.846</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.250</td>
                <td>N/C</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1_RGB1:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.232</td>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1_RGB1:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.212</td>
                <td>N/C</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count[5]:CLK</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UDRCK_inferred_clock_RNIFUN4/U0_RGB1_RGB1_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.323</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/count[5]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.330</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET FCCC_0_inst_0/FCCC_0_0/GL0 to TCK</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn</td>
                <td>4.511</td>
                <td>2.818</td>
                <td>10.186</td>
                <td>13.004</td>
                <td/>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q:ALn</td>
                <td>4.511</td>
                <td>2.818</td>
                <td>10.186</td>
                <td>13.004</td>
                <td/>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:ALn</td>
                <td>4.511</td>
                <td>2.818</td>
                <td>10.186</td>
                <td>13.004</td>
                <td/>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/q:ALn</td>
                <td>4.511</td>
                <td>2.818</td>
                <td>10.186</td>
                <td>13.004</td>
                <td/>
                <td>WORST</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/q:ALn</td>
                <td>4.511</td>
                <td>2.818</td>
                <td>10.186</td>
                <td>13.004</td>
                <td/>
                <td>WORST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13.004</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>10.186</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2.818</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/CCC_INST/INST_CCC_IP:GL0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>3.797</td>
                <td>3.797</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_net</td>
                <td/>
                <td>+</td>
                <td>0.292</td>
                <td>4.089</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.209</td>
                <td>4.298</td>
                <td>34</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB30:An</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.423</td>
                <td>4.721</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB30:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.372</td>
                <td>5.093</td>
                <td>55</td>
                <td>r</td>
            </tr>
            <tr>
                <td>reset_synchronizer_0/sync_asert_reg[1]:CLK</td>
                <td>net</td>
                <td>FCCC_0_inst_0/FCCC_0_0/GL0_INST/U0_RGB1_RGB30_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.582</td>
                <td>5.675</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>reset_synchronizer_0/sync_asert_reg[1]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.102</td>
                <td>5.777</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_reset_debug:A</td>
                <td>net</td>
                <td>reset_synchronizer_0/sync_asert_reg[1]</td>
                <td/>
                <td>+</td>
                <td>0.535</td>
                <td>6.312</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/un1_reset_debug:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.186</td>
                <td>6.498</td>
                <td>17</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49:B</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/un1_reset_debug</td>
                <td/>
                <td>+</td>
                <td>0.277</td>
                <td>6.775</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.168</td>
                <td>6.943</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66:An</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_Z</td>
                <td/>
                <td>+</td>
                <td>1.427</td>
                <td>8.370</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.452</td>
                <td>8.822</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_RGB1_RGB0:An</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.395</td>
                <td>9.217</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_RGB1_RGB0:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.292</td>
                <td>9.509</td>
                <td>24</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn</td>
                <td>net</td>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_49_RNIVJ66/U0_RGB1_RGB0_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.677</td>
                <td>10.186</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10.186</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>6.670</td>
                <td>6.670</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.670</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.670</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:UDRSH</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SYSRESET_FF_IP</td>
                <td>+</td>
                <td>0.046</td>
                <td>6.716</td>
                <td>30</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:D</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/UDRSHInt</td>
                <td/>
                <td>+</td>
                <td>3.588</td>
                <td>10.304</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>-0.226</td>
                <td>10.078</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK</td>
                <td/>
                <td>+</td>
                <td>1.572</td>
                <td>11.650</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683:YEn</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GBM</td>
                <td>+</td>
                <td>0.452</td>
                <td>12.102</td>
                <td>12</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB6:An</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_YWn_GEast</td>
                <td/>
                <td>+</td>
                <td>0.409</td>
                <td>12.511</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB6:YL</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.292</td>
                <td>12.803</td>
                <td>48</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:CLK</td>
                <td>net</td>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_inferred_clock_RNIJ683/U0_RGB1_RGB6_rgbl_net_1</td>
                <td/>
                <td>+</td>
                <td>0.616</td>
                <td>13.419</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.415</td>
                <td>13.004</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>13.004</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>WORST</td>
            </tr>
        </table>
        <h2>Path Set Pin to Pin</h2>
        <h3>SET Input to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>TCK</td>
                <td>TDO</td>
                <td>0.027</td>
                <td/>
                <td>0.027</td>
                <td/>
                <td>BEST</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: TDO</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>0.027</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst/UJTAG_inst/INST_UJTAG_SYSRESET_FF_IP:TDO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SYSRESET_FF_IP</td>
                <td>+</td>
                <td>0.027</td>
                <td>0.027</td>
                <td>0</td>
                <td>r</td>
            </tr>
            <tr>
                <td>TDO</td>
                <td>net</td>
                <td>TDO</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.027</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.027</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>TDO</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>BEST</td>
            </tr>
        </table>
        <h2>Path Set User Sets</h2>
    </body>
</html>
