// Seed: 520976868
module module_0;
  assign id_1 = -1;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    input supply0 id_2,
    input wor id_3,
    output tri0 id_4,
    output supply1 id_5
);
  assign id_4 = id_0;
  assign id_5 = 1;
  wire id_7, id_8;
  wire id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_1 = id_3;
  wire id_10, id_11, id_12, id_13;
endmodule
module module_2;
  logic [7:0] id_1;
  logic [7:0] id_2;
  module_0 modCall_1 ();
  assign id_1[1] = -1'b0 << -1;
  id_4(
      -1, 1 == -1, -1, -1, -1'h0, id_3, -1, 1
  );
  assign id_1 = id_2;
endmodule
