<p><a href="https://www.google.lu/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwia35Ca__bnAhVSpZ4KHR94B9sQFjACegQICBAB&usg=AOvVaw0YtWPSuVIlw0Sat9SHMj4y">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farhat</a></p>
<p><a href="https://www.google.lu/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwia35Ca__bnAhVSpZ4KHR94B9sQFjACegQICBAB&usg=AOvVaw0YtWPSuVIlw0Sat9SHMj4y">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farhat</a></p>
<p><a href="https://www.google.lu/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwia35Ca__bnAhVSpZ4KHR94B9sQFjACegQICBAB&usg=AOvVaw0YtWPSuVIlw0Sat9SHMj4y">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farhat</a></p>
<p><a href="https://www.google.cg/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwjCjPCbmfnnAhWVsJ4KHfkxCT0QFjAHegQIAxAB&usg=AOvVaw3oxU6_edwM25jf_RDlPARr">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farhat</a></p>
<p><a href="https://www.google.cg/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwjCjPCbmfnnAhWVsJ4KHfkxCT0QFjAHegQIAxAB&usg=AOvVaw3oxU6_edwM25jf_RDlPARr">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farhat</a></p>
<p><a href="https://www.google.cg/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwjCjPCbmfnnAhWVsJ4KHfkxCT0QFjAHegQIAxAB&usg=AOvVaw3oxU6_edwM25jf_RDlPARr">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farhat</a></p>
<p><a href="https://www.google.co.ma/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwiCsO39mPrnAhXvIDQIHcrqArkQFjACegQIBxAB&usg=AOvVaw3uwhZnz7MQ6143SgyHm94Q">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farhat</a></p>
<p><a href="https://www.google.co.ma/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwiCsO39mPrnAhXvIDQIHcrqArkQFjACegQIBxAB&usg=AOvVaw3uwhZnz7MQ6143SgyHm94Q">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farhat</a></p>
<p><a href="https://www.google.co.ma/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwiCsO39mPrnAhXvIDQIHcrqArkQFjACegQIBxAB&usg=AOvVaw3uwhZnz7MQ6143SgyHm94Q">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farhat</a></p>
<p><a href="https://www.google.sr/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwixwuChxvrnAhU3IjQIHXi4BBAQFjAHegQIBBAB&usg=AOvVaw2WE7BkBYxfGi6Hcr6k8L-S">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farhat</a></p>
<p><a href="https://www.google.sr/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwixwuChxvrnAhU3IjQIHXi4BBAQFjAHegQIBBAB&usg=AOvVaw2WE7BkBYxfGi6Hcr6k8L-S">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farhat</a></p>
<p><a href="https://www.google.sr/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwixwuChxvrnAhU3IjQIHXi4BBAQFjAHegQIBBAB&usg=AOvVaw2WE7BkBYxfGi6Hcr6k8L-S">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farhat</a></p>
<p><a href="https://www.google.sr/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwixwuChxvrnAhU3IjQIHXi4BBAQFjAHegQIBBAB&usg=AOvVaw2WE7BkBYxfGi6Hcr6k8L-S">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farhat</a></p>
<p><a href="https://www.google.sr/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwixwuChxvrnAhU3IjQIHXi4BBAQFjAHegQIBBAB&usg=AOvVaw2WE7BkBYxfGi6Hcr6k8L-S">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network farhat</a></p>
