/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 480 352)
	(text "NiosIIDesigner" (rect 199 -1 256 11)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 336 20 348)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "clk_clk" (rect 0 0 27 12)(font "Arial" (font_size 8)))
		(text "clk_clk" (rect 4 61 46 72)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 208 72)(line_width 1))
	)
	(port
		(pt 0 320)
		(input)
		(text "reset_reset_n" (rect 0 0 56 12)(font "Arial" (font_size 8)))
		(text "reset_reset_n" (rect 4 309 82 320)(font "Arial" (font_size 8)))
		(line (pt 0 320)(pt 208 320)(line_width 1))
	)
	(port
		(pt 0 112)
		(output)
		(text "main_memory_wire_addr[11..0]" (rect 0 0 127 12)(font "Arial" (font_size 8)))
		(text "main_memory_wire_addr[11..0]" (rect 4 101 172 112)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 208 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(output)
		(text "main_memory_wire_ba[1..0]" (rect 0 0 115 12)(font "Arial" (font_size 8)))
		(text "main_memory_wire_ba[1..0]" (rect 4 117 154 128)(font "Arial" (font_size 8)))
		(line (pt 0 128)(pt 208 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(output)
		(text "main_memory_wire_cas_n" (rect 0 0 112 12)(font "Arial" (font_size 8)))
		(text "main_memory_wire_cas_n" (rect 4 133 136 144)(font "Arial" (font_size 8)))
		(line (pt 0 144)(pt 208 144)(line_width 1))
	)
	(port
		(pt 0 160)
		(output)
		(text "main_memory_wire_cke" (rect 0 0 101 12)(font "Arial" (font_size 8)))
		(text "main_memory_wire_cke" (rect 4 149 124 160)(font "Arial" (font_size 8)))
		(line (pt 0 160)(pt 208 160)(line_width 1))
	)
	(port
		(pt 0 176)
		(output)
		(text "main_memory_wire_cs_n" (rect 0 0 107 12)(font "Arial" (font_size 8)))
		(text "main_memory_wire_cs_n" (rect 4 165 130 176)(font "Arial" (font_size 8)))
		(line (pt 0 176)(pt 208 176)(line_width 1))
	)
	(port
		(pt 0 208)
		(output)
		(text "main_memory_wire_dqm[3..0]" (rect 0 0 125 12)(font "Arial" (font_size 8)))
		(text "main_memory_wire_dqm[3..0]" (rect 4 197 160 208)(font "Arial" (font_size 8)))
		(line (pt 0 208)(pt 208 208)(line_width 3))
	)
	(port
		(pt 0 224)
		(output)
		(text "main_memory_wire_ras_n" (rect 0 0 110 12)(font "Arial" (font_size 8)))
		(text "main_memory_wire_ras_n" (rect 4 213 136 224)(font "Arial" (font_size 8)))
		(line (pt 0 224)(pt 208 224)(line_width 1))
	)
	(port
		(pt 0 240)
		(output)
		(text "main_memory_wire_we_n" (rect 0 0 108 12)(font "Arial" (font_size 8)))
		(text "main_memory_wire_we_n" (rect 4 229 130 240)(font "Arial" (font_size 8)))
		(line (pt 0 240)(pt 208 240)(line_width 1))
	)
	(port
		(pt 0 280)
		(output)
		(text "pio_0_external_connection_export[31..0]" (rect 0 0 159 12)(font "Arial" (font_size 8)))
		(text "pio_0_external_connection_export[31..0]" (rect 4 269 238 280)(font "Arial" (font_size 8)))
		(line (pt 0 280)(pt 208 280)(line_width 3))
	)
	(port
		(pt 0 192)
		(bidir)
		(text "main_memory_wire_dq[31..0]" (rect 0 0 120 12)(font "Arial" (font_size 8)))
		(text "main_memory_wire_dq[31..0]" (rect 4 181 160 192)(font "Arial" (font_size 8)))
		(line (pt 0 192)(pt 208 192)(line_width 3))
	)
	(drawing
		(text "clk" (rect 193 43 404 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "clk" (rect 213 67 444 144)(font "Arial" (color 0 0 0)))
		(text "main_memory_wire" (rect 93 83 282 179)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "addr" (rect 213 107 450 224)(font "Arial" (color 0 0 0)))
		(text "ba" (rect 213 123 438 256)(font "Arial" (color 0 0 0)))
		(text "cas_n" (rect 213 139 456 288)(font "Arial" (color 0 0 0)))
		(text "cke" (rect 213 155 444 320)(font "Arial" (color 0 0 0)))
		(text "cs_n" (rect 213 171 450 352)(font "Arial" (color 0 0 0)))
		(text "dq" (rect 213 187 438 384)(font "Arial" (color 0 0 0)))
		(text "dqm" (rect 213 203 444 416)(font "Arial" (color 0 0 0)))
		(text "ras_n" (rect 213 219 456 448)(font "Arial" (color 0 0 0)))
		(text "we_n" (rect 213 235 450 480)(font "Arial" (color 0 0 0)))
		(text "pio_0_external_connection" (rect 54 251 258 515)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 213 275 462 560)(font "Arial" (color 0 0 0)))
		(text "reset" (rect 179 291 388 595)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "reset_n" (rect 213 315 468 640)(font "Arial" (color 0 0 0)))
		(text " NiosIIDesigner " (rect 414 336 924 682)(font "Arial" ))
		(line (pt 208 32)(pt 272 32)(line_width 1))
		(line (pt 272 32)(pt 272 336)(line_width 1))
		(line (pt 208 336)(pt 272 336)(line_width 1))
		(line (pt 208 32)(pt 208 336)(line_width 1))
		(line (pt 209 52)(pt 209 76)(line_width 1))
		(line (pt 210 52)(pt 210 76)(line_width 1))
		(line (pt 209 92)(pt 209 244)(line_width 1))
		(line (pt 210 92)(pt 210 244)(line_width 1))
		(line (pt 209 260)(pt 209 284)(line_width 1))
		(line (pt 210 260)(pt 210 284)(line_width 1))
		(line (pt 209 300)(pt 209 324)(line_width 1))
		(line (pt 210 300)(pt 210 324)(line_width 1))
		(line (pt 0 0)(pt 480 0)(line_width 1))
		(line (pt 480 0)(pt 480 352)(line_width 1))
		(line (pt 0 352)(pt 480 352)(line_width 1))
		(line (pt 0 0)(pt 0 352)(line_width 1))
	)
)
