Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon May  9 00:47:57 2022
| Host         : mvh-VirtualBox running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file project_3_control_sets_placed.rpt
| Design       : project_3
| Device       : xc7s50
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             107 |           28 |
| Yes          | No                    | No                     |              72 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+----------------------+----------------------+------------------+----------------+--------------+
|      Clock Signal      |     Enable Signal    |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+----------------------+----------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG         | pwm_reg01_out        | counter1[20]_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         | pwm_reg00_out        | counter2[20]_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         | pwm_reg0             | counter[20]_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         | pwm_reg02_out        | counter[20]_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         |                      |                      |                4 |              5 |         1.25 |
|  clk_slow_reg_n_0_BUFG | position[0]_i_1_n_0  |                      |                5 |             18 |         3.60 |
|  clk_slow_reg_n_0_BUFG | position2[0]_i_1_n_0 |                      |                6 |             18 |         3.00 |
|  clk_slow_reg_n_0_BUFG | position3[0]_i_1_n_0 |                      |                4 |             18 |         4.50 |
|  clk_slow_reg_n_0_BUFG | position1[0]_i_1_n_0 |                      |                4 |             18 |         4.50 |
|  clk_IBUF_BUFG         |                      | counter1[20]_i_1_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG         |                      | counter2[20]_i_1_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG         |                      | clk_slow             |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG         |                      | counter[20]_i_1_n_0  |               11 |             41 |         3.73 |
+------------------------+----------------------+----------------------+------------------+----------------+--------------+


