set ::env(PROJECT_NAME) vga_lcd
set ::env(DESIGN_TOP) vga_and_clut
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/iwls2005_design/vga_lcd/vhdl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/iwls2005_design/vga_lcd/vhdl/vga_and_clut.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
