# ColorLight i9 v7.2 expansion connector P1

> This datasheet is marked with CC0 1.0
> Universal. To view a copy of this license, visit
> http://creativecommons.org/publicdomain/zero/1.0

## Symbol

* Reference : J
* Datasheet : https://github.com/wuxx/Colorlight-FPGA-Projects/blob/master/doc/i9_v7.2_pinout.png
* Footprint : Connector_PinHeader_2.54mm:PinHeader_2x15_P2.54mm_Vertical
* Pins layout : SIM

## Pinout

|Pin|Name|Pin Type|Group|Comment|
|---|---|---|---|---|
|1|3V3|PWR|ETH1||
|2|3V3|PWR|ETH1||
|3|GND|GND|ETH1||
|4|GND|GND|ETH1||
|5|ETH1_2P|B|ETH1||
|6|ETH1_4P|B|ETH1||
|7|ETH1_2N|B|ETH1||
|8|ETH1_4N|B|ETH1||
|9|ETH1_1N|B||+3v3 Power pin|
|10|ETH1_3N|B||+3v3 Power pin|
|11|ETH1_1P|B||Ground pin|
|12|ETH1_3P|B||Ground pin|
|13|NC|B|MIDDLE||
|14|NC|B|MIDDLE||
|15|5V|PWR||+5v Power pin|
|16|GND|GND||Ground pin|
|17|NC|B|MIDDLE||
|18|NC|B|MIDDLE||
|19|ETH2_1P|B|ETH2||
|20|ETH2_3P|B|ETH2||
|21|ETH2_1N|B|ETH2||
|22|ETH2_3N|B|ETH2||
|23|ETH2_1P|B|ETH2||
|24|ETH2_3P|B|ETH2||
|25|ETH2_1N|B|ETH2||
|26|ETH2_3N|B|ETH2||
|27|ETH2_2N|B||+3v3 Power pin|
|28|ETH2_4N|B||+3v3 Power pin|
|29|ETH2_2P|B||Ground pin|
|30|ETH2_4P|B||Ground pin|

### Pin groups

|Group id|Rank|Comment|
|---|---|---|
|ETH1|10|First Ethernet Port|
|ETH2|20|Second Ethernet Port|
|MIDDLE|30|Extra pins, not connected|
