// Seed: 3113504751
module module_0;
  logic [7:0] id_1;
  reg id_4 = id_2;
  always id_3 = id_2;
  always id_4 <= 1;
  wire id_5, id_6;
  tri id_7 = 1'b0, id_8;
  assign id_5 = id_1[1'b0];
  wor id_9, id_10;
  wire id_11;
  reg  id_12;
  for (id_13 = id_7; id_9; id_4 = 1) always id_12 <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [7:0][1 'd0 +  1] id_8 (
      .id_0(1),
      .id_1(1)
  );
  always id_3 = 1;
  module_0 modCall_1 ();
endmodule
