{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501197300558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501197300563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 27 19:15:00 2017 " "Processing started: Thu Jul 27 19:15:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501197300563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501197300563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off game -c game " "Command: quartus_map --read_settings_files=on --write_settings_files=off game -c game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501197300563 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1501197300886 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1501197300886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sam/google drive/second year/csc b58/lab_6/lab 6/part 2/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sam/google drive/second year/csc b58/lab_6/lab 6/part 2/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "../../../Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_pll.v" "" { Text "C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501197310037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501197310037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sam/google drive/second year/csc b58/lab_6/lab 6/part 2/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sam/google drive/second year/csc b58/lab_6/lab 6/part 2/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../../../Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_controller.v" "" { Text "C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501197310037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501197310037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sam/google drive/second year/csc b58/lab_6/lab 6/part 2/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sam/google drive/second year/csc b58/lab_6/lab 6/part 2/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "../../../Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501197310037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501197310037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sam/google drive/second year/csc b58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sam/google drive/second year/csc b58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "../../../Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v" "" { Text "C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501197310053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501197310053 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pat.v(61) " "Verilog HDL Module Instantiation warning at pat.v(61): ignored dangling comma in List of Port Connections" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 61 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1501197310053 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pat.v(68) " "Verilog HDL Module Instantiation warning at pat.v(68): ignored dangling comma in List of Port Connections" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1501197310053 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pat.v(75) " "Verilog HDL Module Instantiation warning at pat.v(75): ignored dangling comma in List of Port Connections" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 75 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1501197310053 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 pat.v(307) " "Verilog HDL Expression warning at pat.v(307): truncated literal to match 3 bits" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 307 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1501197310053 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 pat.v(328) " "Verilog HDL Expression warning at pat.v(328): truncated literal to match 3 bits" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 328 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1501197310053 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 pat.v(665) " "Verilog HDL Expression warning at pat.v(665): truncated literal to match 4 bits" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 665 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1501197310053 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 pat.v(672) " "Verilog HDL Expression warning at pat.v(672): truncated literal to match 4 bits" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 672 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1501197310053 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 pat.v(731) " "Verilog HDL Expression warning at pat.v(731): truncated literal to match 4 bits" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 731 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1501197310053 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 pat.v(738) " "Verilog HDL Expression warning at pat.v(738): truncated literal to match 4 bits" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 738 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1501197310053 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"<=\", or \"=\" pat.v(984) " "Verilog HDL syntax error at pat.v(984) near text: \"if\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 984 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1501197310053 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "level LEVEL pat.v(150) " "Verilog HDL Declaration information at pat.v(150): object \"level\" differs only in case from object \"LEVEL\" in the same scope" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501197310053 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Dodgie pat.v(1) " "Ignored design unit \"Dodgie\" at pat.v(1) due to previous errors" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1501197310053 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DivCount pat.v(1024) " "Ignored design unit \"DivCount\" at pat.v(1024) due to previous errors" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 1024 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1501197310053 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "RanNum pat.v(1054) " "Ignored design unit \"RanNum\" at pat.v(1054) due to previous errors" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 1054 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1501197310053 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hex_decoder pat.v(1073) " "Ignored design unit \"hex_decoder\" at pat.v(1073) due to previous errors" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 1073 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1501197310053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sam/downloads/pat.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/sam/downloads/pat.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501197310053 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "597 " "Peak virtual memory: 597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501197310153 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 27 19:15:10 2017 " "Processing ended: Thu Jul 27 19:15:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501197310153 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501197310153 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501197310153 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501197310153 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501197310765 ""}
