<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Reinforcement Learning based Illumination Controller (RLIC): PMU Register Masks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Reinforcement Learning based Illumination Controller (RLIC)
   &#160;<span id="projectnumber">v1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">PMU Register Masks<div class="ingroups"><a class="el" href="group__Mapping__Information.html">Mapping Information</a> &raquo; <a class="el" href="group__edma__request.html">Edma_request</a> &raquo; <a class="el" href="group__iomuxc__pads.html">Iomuxc_pads</a> &raquo; <a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__PMU__Peripheral__Access__Layer.html">PMU Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for PMU Register Masks:</div>
<div class="dyncontent">
<div class="center"><img src="group__PMU__Register__Masks.png" border="0" usemap="#agroup____PMU____Register____Masks" alt=""/></div>
<map name="agroup____PMU____Register____Masks" id="agroup____PMU____Register____Masks">
<area shape="rect" href="group__PMU__Peripheral__Access__Layer.html" title=" " alt="" coords="5,5,176,45"/>
<area shape="rect" title=" " alt="" coords="224,13,380,38"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">REG_1P1 - Regulator 1P1 Register</h2></td></tr>
<tr class="memitem:ga8b610a700bc4b612f30cf67be952a26a"><td class="memItemLeft" align="right" valign="top"><a id="ga8b610a700bc4b612f30cf67be952a26a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_ENABLE_LINREG_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga8b610a700bc4b612f30cf67be952a26a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4077883940953a97f9698fb8e2894f2"><td class="memItemLeft" align="right" valign="top"><a id="gad4077883940953a97f9698fb8e2894f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_ENABLE_LINREG_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad4077883940953a97f9698fb8e2894f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1139ecef2b2ac93736b9288cc22dfb17"><td class="memItemLeft" align="right" valign="top"><a id="ga1139ecef2b2ac93736b9288cc22dfb17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_ENABLE_LINREG</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_ENABLE_LINREG_SHIFT)) &amp; PMU_REG_1P1_ENABLE_LINREG_MASK)</td></tr>
<tr class="separator:ga1139ecef2b2ac93736b9288cc22dfb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbac23e04e1a7084e3d074ac05af3861"><td class="memItemLeft" align="right" valign="top"><a id="gadbac23e04e1a7084e3d074ac05af3861"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_ENABLE_BO_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gadbac23e04e1a7084e3d074ac05af3861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac137f5466ab038360e9d5b9c637879a6"><td class="memItemLeft" align="right" valign="top"><a id="gac137f5466ab038360e9d5b9c637879a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_ENABLE_BO_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac137f5466ab038360e9d5b9c637879a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f79a03d62c07df77f26c69237509855"><td class="memItemLeft" align="right" valign="top"><a id="ga6f79a03d62c07df77f26c69237509855"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_ENABLE_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_ENABLE_BO_SHIFT)) &amp; PMU_REG_1P1_ENABLE_BO_MASK)</td></tr>
<tr class="separator:ga6f79a03d62c07df77f26c69237509855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga415a13e1b66f2c09eefbeedf579fad22"><td class="memItemLeft" align="right" valign="top"><a id="ga415a13e1b66f2c09eefbeedf579fad22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_ENABLE_ILIMIT_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga415a13e1b66f2c09eefbeedf579fad22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c33d5ff939028e087143c165bf9d3b5"><td class="memItemLeft" align="right" valign="top"><a id="ga1c33d5ff939028e087143c165bf9d3b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_ENABLE_ILIMIT_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga1c33d5ff939028e087143c165bf9d3b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae88a8c4c24c3cf0b79d6ce1acb54422f"><td class="memItemLeft" align="right" valign="top"><a id="gae88a8c4c24c3cf0b79d6ce1acb54422f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_ENABLE_ILIMIT</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_ENABLE_ILIMIT_SHIFT)) &amp; PMU_REG_1P1_ENABLE_ILIMIT_MASK)</td></tr>
<tr class="separator:gae88a8c4c24c3cf0b79d6ce1acb54422f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33613dd868fa4551315fef57fc7db71f"><td class="memItemLeft" align="right" valign="top"><a id="ga33613dd868fa4551315fef57fc7db71f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_ENABLE_PULLDOWN_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga33613dd868fa4551315fef57fc7db71f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dd050d13ac24e7fd5cc8f1104d927ab"><td class="memItemLeft" align="right" valign="top"><a id="ga0dd050d13ac24e7fd5cc8f1104d927ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_ENABLE_PULLDOWN_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga0dd050d13ac24e7fd5cc8f1104d927ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b123dff3978bf8d18bca70a295ae6a4"><td class="memItemLeft" align="right" valign="top"><a id="ga4b123dff3978bf8d18bca70a295ae6a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_ENABLE_PULLDOWN</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_ENABLE_PULLDOWN_SHIFT)) &amp; PMU_REG_1P1_ENABLE_PULLDOWN_MASK)</td></tr>
<tr class="separator:ga4b123dff3978bf8d18bca70a295ae6a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c849c2694e32527c18dbe4027d3332"><td class="memItemLeft" align="right" valign="top"><a id="gae2c849c2694e32527c18dbe4027d3332"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_BO_OFFSET_MASK</b>&#160;&#160;&#160;(0x70U)</td></tr>
<tr class="separator:gae2c849c2694e32527c18dbe4027d3332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83e4b2d8505d2bc6c1acc3eda7dade23"><td class="memItemLeft" align="right" valign="top"><a id="ga83e4b2d8505d2bc6c1acc3eda7dade23"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_BO_OFFSET_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga83e4b2d8505d2bc6c1acc3eda7dade23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga582536e3886b64492ee6c473365833a7"><td class="memItemLeft" align="right" valign="top"><a id="ga582536e3886b64492ee6c473365833a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_BO_OFFSET</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_BO_OFFSET_SHIFT)) &amp; PMU_REG_1P1_BO_OFFSET_MASK)</td></tr>
<tr class="separator:ga582536e3886b64492ee6c473365833a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80656322a785717465229325850d0a1"><td class="memItemLeft" align="right" valign="top"><a id="gab80656322a785717465229325850d0a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_OUTPUT_TRG_MASK</b>&#160;&#160;&#160;(0x1F00U)</td></tr>
<tr class="separator:gab80656322a785717465229325850d0a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ba3d202daa536ae1a37f57e6186d634"><td class="memItemLeft" align="right" valign="top"><a id="ga0ba3d202daa536ae1a37f57e6186d634"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_OUTPUT_TRG_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0ba3d202daa536ae1a37f57e6186d634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab594532ec711c3c2a056548b8615ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gaab594532ec711c3c2a056548b8615ef2">PMU_REG_1P1_OUTPUT_TRG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_OUTPUT_TRG_SHIFT)) &amp; PMU_REG_1P1_OUTPUT_TRG_MASK)</td></tr>
<tr class="separator:gaab594532ec711c3c2a056548b8615ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87af593e0445746294b25e5cfd8e5c99"><td class="memItemLeft" align="right" valign="top"><a id="ga87af593e0445746294b25e5cfd8e5c99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_BO_VDD1P1_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga87af593e0445746294b25e5cfd8e5c99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae25b6001e6a4840466ff658d852c445b"><td class="memItemLeft" align="right" valign="top"><a id="gae25b6001e6a4840466ff658d852c445b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_BO_VDD1P1_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gae25b6001e6a4840466ff658d852c445b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5516b252de86284ff02021292bda78e8"><td class="memItemLeft" align="right" valign="top"><a id="ga5516b252de86284ff02021292bda78e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_BO_VDD1P1</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_BO_VDD1P1_SHIFT)) &amp; PMU_REG_1P1_BO_VDD1P1_MASK)</td></tr>
<tr class="separator:ga5516b252de86284ff02021292bda78e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd13fe30b60bf31a452c96df4eaa7ee"><td class="memItemLeft" align="right" valign="top"><a id="ga5bd13fe30b60bf31a452c96df4eaa7ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_OK_VDD1P1_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga5bd13fe30b60bf31a452c96df4eaa7ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d2650b85e3c146c57143035c7e35513"><td class="memItemLeft" align="right" valign="top"><a id="ga9d2650b85e3c146c57143035c7e35513"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_OK_VDD1P1_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga9d2650b85e3c146c57143035c7e35513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb3adc8f5347abf23433eb4f0cc4ab54"><td class="memItemLeft" align="right" valign="top"><a id="gadb3adc8f5347abf23433eb4f0cc4ab54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_OK_VDD1P1</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_OK_VDD1P1_SHIFT)) &amp; PMU_REG_1P1_OK_VDD1P1_MASK)</td></tr>
<tr class="separator:gadb3adc8f5347abf23433eb4f0cc4ab54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49cffe783f1f8f95ce6b824252a9ac91"><td class="memItemLeft" align="right" valign="top"><a id="ga49cffe783f1f8f95ce6b824252a9ac91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_ENABLE_WEAK_LINREG_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga49cffe783f1f8f95ce6b824252a9ac91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac483abddcba93d0797596c9df27028c"><td class="memItemLeft" align="right" valign="top"><a id="gaac483abddcba93d0797596c9df27028c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_ENABLE_WEAK_LINREG_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaac483abddcba93d0797596c9df27028c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85ad198ab6b423469ac2478d39534700"><td class="memItemLeft" align="right" valign="top"><a id="ga85ad198ab6b423469ac2478d39534700"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_ENABLE_WEAK_LINREG</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_ENABLE_WEAK_LINREG_SHIFT)) &amp; PMU_REG_1P1_ENABLE_WEAK_LINREG_MASK)</td></tr>
<tr class="separator:ga85ad198ab6b423469ac2478d39534700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f269648d937ca112857db5890729722"><td class="memItemLeft" align="right" valign="top"><a id="ga7f269648d937ca112857db5890729722"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SELREF_WEAK_LINREG_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:ga7f269648d937ca112857db5890729722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9539659f9f6297af98c5956cd7c97e07"><td class="memItemLeft" align="right" valign="top"><a id="ga9539659f9f6297af98c5956cd7c97e07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SELREF_WEAK_LINREG_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga9539659f9f6297af98c5956cd7c97e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4796b77fe70a514735914b4541494acc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga4796b77fe70a514735914b4541494acc">PMU_REG_1P1_SELREF_WEAK_LINREG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_SELREF_WEAK_LINREG_SHIFT)) &amp; PMU_REG_1P1_SELREF_WEAK_LINREG_MASK)</td></tr>
<tr class="separator:ga4796b77fe70a514735914b4541494acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">REG_1P1_SET - Regulator 1P1 Register</h2></td></tr>
<tr class="memitem:ga8e7f886b510a9f948dcddff5a2cdd577"><td class="memItemLeft" align="right" valign="top"><a id="ga8e7f886b510a9f948dcddff5a2cdd577"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_ENABLE_LINREG_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga8e7f886b510a9f948dcddff5a2cdd577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab87a8c5ad52ad4b742ab4ecbde37ff76"><td class="memItemLeft" align="right" valign="top"><a id="gab87a8c5ad52ad4b742ab4ecbde37ff76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_ENABLE_LINREG_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab87a8c5ad52ad4b742ab4ecbde37ff76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76671297512ec8ffa3cfd6d9b037910"><td class="memItemLeft" align="right" valign="top"><a id="gaf76671297512ec8ffa3cfd6d9b037910"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_ENABLE_LINREG</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_SET_ENABLE_LINREG_SHIFT)) &amp; PMU_REG_1P1_SET_ENABLE_LINREG_MASK)</td></tr>
<tr class="separator:gaf76671297512ec8ffa3cfd6d9b037910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6be087271629a5947b57b6c13988d091"><td class="memItemLeft" align="right" valign="top"><a id="ga6be087271629a5947b57b6c13988d091"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_ENABLE_BO_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga6be087271629a5947b57b6c13988d091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ccf3e482fbf8f8867f9613f9af8d32b"><td class="memItemLeft" align="right" valign="top"><a id="ga0ccf3e482fbf8f8867f9613f9af8d32b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_ENABLE_BO_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga0ccf3e482fbf8f8867f9613f9af8d32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048eb479402df49103a5bb535bede967"><td class="memItemLeft" align="right" valign="top"><a id="ga048eb479402df49103a5bb535bede967"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_ENABLE_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_SET_ENABLE_BO_SHIFT)) &amp; PMU_REG_1P1_SET_ENABLE_BO_MASK)</td></tr>
<tr class="separator:ga048eb479402df49103a5bb535bede967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca879485f230b93bc0b2de2934494ff"><td class="memItemLeft" align="right" valign="top"><a id="ga0ca879485f230b93bc0b2de2934494ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_ENABLE_ILIMIT_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga0ca879485f230b93bc0b2de2934494ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8b80e83efd1eeab011ff87ce2ffaf4"><td class="memItemLeft" align="right" valign="top"><a id="gabc8b80e83efd1eeab011ff87ce2ffaf4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_ENABLE_ILIMIT_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gabc8b80e83efd1eeab011ff87ce2ffaf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d3a6c0eb280d251cbbf085ae8c07886"><td class="memItemLeft" align="right" valign="top"><a id="ga5d3a6c0eb280d251cbbf085ae8c07886"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_ENABLE_ILIMIT</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_SET_ENABLE_ILIMIT_SHIFT)) &amp; PMU_REG_1P1_SET_ENABLE_ILIMIT_MASK)</td></tr>
<tr class="separator:ga5d3a6c0eb280d251cbbf085ae8c07886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ea47a02d7fb21f1b94ce7cedea8d90"><td class="memItemLeft" align="right" valign="top"><a id="gaf3ea47a02d7fb21f1b94ce7cedea8d90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_ENABLE_PULLDOWN_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gaf3ea47a02d7fb21f1b94ce7cedea8d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga533b052d4a61dabd3b598c407b1e7d98"><td class="memItemLeft" align="right" valign="top"><a id="ga533b052d4a61dabd3b598c407b1e7d98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_ENABLE_PULLDOWN_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga533b052d4a61dabd3b598c407b1e7d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga283fb1a601cca5ba9d770bce57b95895"><td class="memItemLeft" align="right" valign="top"><a id="ga283fb1a601cca5ba9d770bce57b95895"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_ENABLE_PULLDOWN</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_SET_ENABLE_PULLDOWN_SHIFT)) &amp; PMU_REG_1P1_SET_ENABLE_PULLDOWN_MASK)</td></tr>
<tr class="separator:ga283fb1a601cca5ba9d770bce57b95895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6230d86382487b74d8acde19147919b"><td class="memItemLeft" align="right" valign="top"><a id="gaf6230d86382487b74d8acde19147919b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_BO_OFFSET_MASK</b>&#160;&#160;&#160;(0x70U)</td></tr>
<tr class="separator:gaf6230d86382487b74d8acde19147919b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9c0c1c14c4ddfead5d5358f1ab4e1c"><td class="memItemLeft" align="right" valign="top"><a id="ga2c9c0c1c14c4ddfead5d5358f1ab4e1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_BO_OFFSET_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga2c9c0c1c14c4ddfead5d5358f1ab4e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25459e3a1cbaca843daf58fe9f5d53eb"><td class="memItemLeft" align="right" valign="top"><a id="ga25459e3a1cbaca843daf58fe9f5d53eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_BO_OFFSET</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_SET_BO_OFFSET_SHIFT)) &amp; PMU_REG_1P1_SET_BO_OFFSET_MASK)</td></tr>
<tr class="separator:ga25459e3a1cbaca843daf58fe9f5d53eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b4984669179ade2a6d82cd1d067c4c"><td class="memItemLeft" align="right" valign="top"><a id="ga01b4984669179ade2a6d82cd1d067c4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_OUTPUT_TRG_MASK</b>&#160;&#160;&#160;(0x1F00U)</td></tr>
<tr class="separator:ga01b4984669179ade2a6d82cd1d067c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4850890dc5e9c72ef2a226d26e6cc3b"><td class="memItemLeft" align="right" valign="top"><a id="gaf4850890dc5e9c72ef2a226d26e6cc3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_OUTPUT_TRG_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaf4850890dc5e9c72ef2a226d26e6cc3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd7a426513ac4717fc81ea62322296f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gabbd7a426513ac4717fc81ea62322296f">PMU_REG_1P1_SET_OUTPUT_TRG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_SET_OUTPUT_TRG_SHIFT)) &amp; PMU_REG_1P1_SET_OUTPUT_TRG_MASK)</td></tr>
<tr class="separator:gabbd7a426513ac4717fc81ea62322296f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27362d14d5609a912d68aa08e685a08d"><td class="memItemLeft" align="right" valign="top"><a id="ga27362d14d5609a912d68aa08e685a08d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_BO_VDD1P1_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga27362d14d5609a912d68aa08e685a08d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaff9b70a48f4bdab0878f73c4c12d19"><td class="memItemLeft" align="right" valign="top"><a id="gaaaff9b70a48f4bdab0878f73c4c12d19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_BO_VDD1P1_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaaaff9b70a48f4bdab0878f73c4c12d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5425313037c8c8cc90bb7ec88c65ade"><td class="memItemLeft" align="right" valign="top"><a id="gad5425313037c8c8cc90bb7ec88c65ade"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_BO_VDD1P1</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_SET_BO_VDD1P1_SHIFT)) &amp; PMU_REG_1P1_SET_BO_VDD1P1_MASK)</td></tr>
<tr class="separator:gad5425313037c8c8cc90bb7ec88c65ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc1c412dd7274484a7bfd6cac565c9e"><td class="memItemLeft" align="right" valign="top"><a id="ga1bc1c412dd7274484a7bfd6cac565c9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_OK_VDD1P1_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga1bc1c412dd7274484a7bfd6cac565c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f3451f7e6ee19818cadc0df25542aa"><td class="memItemLeft" align="right" valign="top"><a id="gab3f3451f7e6ee19818cadc0df25542aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_OK_VDD1P1_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gab3f3451f7e6ee19818cadc0df25542aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f61444b08334c65b5fa7f1d92be93b6"><td class="memItemLeft" align="right" valign="top"><a id="ga2f61444b08334c65b5fa7f1d92be93b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_OK_VDD1P1</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_SET_OK_VDD1P1_SHIFT)) &amp; PMU_REG_1P1_SET_OK_VDD1P1_MASK)</td></tr>
<tr class="separator:ga2f61444b08334c65b5fa7f1d92be93b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d0c12f763db60959e85250f18d7a435"><td class="memItemLeft" align="right" valign="top"><a id="ga1d0c12f763db60959e85250f18d7a435"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_ENABLE_WEAK_LINREG_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga1d0c12f763db60959e85250f18d7a435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf8a5139f639924689faff54f9c51f9"><td class="memItemLeft" align="right" valign="top"><a id="ga1bf8a5139f639924689faff54f9c51f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_ENABLE_WEAK_LINREG_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga1bf8a5139f639924689faff54f9c51f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4abad5aa47af75e1717d31b1f53c68ca"><td class="memItemLeft" align="right" valign="top"><a id="ga4abad5aa47af75e1717d31b1f53c68ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_ENABLE_WEAK_LINREG</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_SET_ENABLE_WEAK_LINREG_SHIFT)) &amp; PMU_REG_1P1_SET_ENABLE_WEAK_LINREG_MASK)</td></tr>
<tr class="separator:ga4abad5aa47af75e1717d31b1f53c68ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad18867f99b10eaae0d5a8e980171154a"><td class="memItemLeft" align="right" valign="top"><a id="gad18867f99b10eaae0d5a8e980171154a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_SELREF_WEAK_LINREG_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:gad18867f99b10eaae0d5a8e980171154a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89a3a3fcfb379e3c5e2f7a6406e32094"><td class="memItemLeft" align="right" valign="top"><a id="ga89a3a3fcfb379e3c5e2f7a6406e32094"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_SET_SELREF_WEAK_LINREG_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga89a3a3fcfb379e3c5e2f7a6406e32094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga041dd6dafdc0d9397e70ce191d1364ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga041dd6dafdc0d9397e70ce191d1364ea">PMU_REG_1P1_SET_SELREF_WEAK_LINREG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_SET_SELREF_WEAK_LINREG_SHIFT)) &amp; PMU_REG_1P1_SET_SELREF_WEAK_LINREG_MASK)</td></tr>
<tr class="separator:ga041dd6dafdc0d9397e70ce191d1364ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">REG_1P1_CLR - Regulator 1P1 Register</h2></td></tr>
<tr class="memitem:gaac30727df330f245367fa306b590a83b"><td class="memItemLeft" align="right" valign="top"><a id="gaac30727df330f245367fa306b590a83b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_ENABLE_LINREG_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gaac30727df330f245367fa306b590a83b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee2efc39d01918107e7906e3f89cd83"><td class="memItemLeft" align="right" valign="top"><a id="gafee2efc39d01918107e7906e3f89cd83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_ENABLE_LINREG_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafee2efc39d01918107e7906e3f89cd83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga453f4eb90456da8be9b7aff125028472"><td class="memItemLeft" align="right" valign="top"><a id="ga453f4eb90456da8be9b7aff125028472"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_ENABLE_LINREG</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_CLR_ENABLE_LINREG_SHIFT)) &amp; PMU_REG_1P1_CLR_ENABLE_LINREG_MASK)</td></tr>
<tr class="separator:ga453f4eb90456da8be9b7aff125028472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38efda6ec44ffa6b0fc207e02f72cd6f"><td class="memItemLeft" align="right" valign="top"><a id="ga38efda6ec44ffa6b0fc207e02f72cd6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_ENABLE_BO_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga38efda6ec44ffa6b0fc207e02f72cd6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab8c409b4ec43b8cd0a4b56b5b6c36aa"><td class="memItemLeft" align="right" valign="top"><a id="gaab8c409b4ec43b8cd0a4b56b5b6c36aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_ENABLE_BO_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaab8c409b4ec43b8cd0a4b56b5b6c36aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5e13a1b8a0a781fd20d4727d662473"><td class="memItemLeft" align="right" valign="top"><a id="gada5e13a1b8a0a781fd20d4727d662473"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_ENABLE_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_CLR_ENABLE_BO_SHIFT)) &amp; PMU_REG_1P1_CLR_ENABLE_BO_MASK)</td></tr>
<tr class="separator:gada5e13a1b8a0a781fd20d4727d662473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d06193669ee286c7b6759609c084d75"><td class="memItemLeft" align="right" valign="top"><a id="ga7d06193669ee286c7b6759609c084d75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_ENABLE_ILIMIT_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga7d06193669ee286c7b6759609c084d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8ed28d7336cd486ed3787a8272ba44f"><td class="memItemLeft" align="right" valign="top"><a id="gac8ed28d7336cd486ed3787a8272ba44f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_ENABLE_ILIMIT_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gac8ed28d7336cd486ed3787a8272ba44f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4082f1e0e5d5fe00f437ee9e8612409"><td class="memItemLeft" align="right" valign="top"><a id="gad4082f1e0e5d5fe00f437ee9e8612409"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_ENABLE_ILIMIT</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_CLR_ENABLE_ILIMIT_SHIFT)) &amp; PMU_REG_1P1_CLR_ENABLE_ILIMIT_MASK)</td></tr>
<tr class="separator:gad4082f1e0e5d5fe00f437ee9e8612409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcdf2f8dab1e7bb6916cafc7a40515b9"><td class="memItemLeft" align="right" valign="top"><a id="gadcdf2f8dab1e7bb6916cafc7a40515b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_ENABLE_PULLDOWN_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gadcdf2f8dab1e7bb6916cafc7a40515b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2812580274be45f9bb5b36a69fde6d85"><td class="memItemLeft" align="right" valign="top"><a id="ga2812580274be45f9bb5b36a69fde6d85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_ENABLE_PULLDOWN_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga2812580274be45f9bb5b36a69fde6d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50f7e32538b62c8427db29bcf9830b45"><td class="memItemLeft" align="right" valign="top"><a id="ga50f7e32538b62c8427db29bcf9830b45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_ENABLE_PULLDOWN</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_CLR_ENABLE_PULLDOWN_SHIFT)) &amp; PMU_REG_1P1_CLR_ENABLE_PULLDOWN_MASK)</td></tr>
<tr class="separator:ga50f7e32538b62c8427db29bcf9830b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e6e5dcf33cf7f3f6f46ea8fed57a8b"><td class="memItemLeft" align="right" valign="top"><a id="ga48e6e5dcf33cf7f3f6f46ea8fed57a8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_BO_OFFSET_MASK</b>&#160;&#160;&#160;(0x70U)</td></tr>
<tr class="separator:ga48e6e5dcf33cf7f3f6f46ea8fed57a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe6ce432dc90631befed1c041655a38"><td class="memItemLeft" align="right" valign="top"><a id="ga5fe6ce432dc90631befed1c041655a38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_BO_OFFSET_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga5fe6ce432dc90631befed1c041655a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9641679dcdc93226658e7e08d9f83cd1"><td class="memItemLeft" align="right" valign="top"><a id="ga9641679dcdc93226658e7e08d9f83cd1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_BO_OFFSET</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_CLR_BO_OFFSET_SHIFT)) &amp; PMU_REG_1P1_CLR_BO_OFFSET_MASK)</td></tr>
<tr class="separator:ga9641679dcdc93226658e7e08d9f83cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1979533c5ea141aa42fb7d9456c56d2"><td class="memItemLeft" align="right" valign="top"><a id="gac1979533c5ea141aa42fb7d9456c56d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_OUTPUT_TRG_MASK</b>&#160;&#160;&#160;(0x1F00U)</td></tr>
<tr class="separator:gac1979533c5ea141aa42fb7d9456c56d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab660cfd7e3b04db2b7fbe6c6ccc5bb19"><td class="memItemLeft" align="right" valign="top"><a id="gab660cfd7e3b04db2b7fbe6c6ccc5bb19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_OUTPUT_TRG_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gab660cfd7e3b04db2b7fbe6c6ccc5bb19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0fd6ad1cb2ce4b6271fe98b3d047cca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gab0fd6ad1cb2ce4b6271fe98b3d047cca">PMU_REG_1P1_CLR_OUTPUT_TRG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_CLR_OUTPUT_TRG_SHIFT)) &amp; PMU_REG_1P1_CLR_OUTPUT_TRG_MASK)</td></tr>
<tr class="separator:gab0fd6ad1cb2ce4b6271fe98b3d047cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb8cbfdf27e86327e1b30e86e673d96"><td class="memItemLeft" align="right" valign="top"><a id="ga1bb8cbfdf27e86327e1b30e86e673d96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_BO_VDD1P1_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga1bb8cbfdf27e86327e1b30e86e673d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4890e95997ace89ca2ca1a16b220887f"><td class="memItemLeft" align="right" valign="top"><a id="ga4890e95997ace89ca2ca1a16b220887f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_BO_VDD1P1_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga4890e95997ace89ca2ca1a16b220887f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga611dcd200292981acc67e8f1ce27006e"><td class="memItemLeft" align="right" valign="top"><a id="ga611dcd200292981acc67e8f1ce27006e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_BO_VDD1P1</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_CLR_BO_VDD1P1_SHIFT)) &amp; PMU_REG_1P1_CLR_BO_VDD1P1_MASK)</td></tr>
<tr class="separator:ga611dcd200292981acc67e8f1ce27006e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae73e847ca9ae3604dd617506dceb3812"><td class="memItemLeft" align="right" valign="top"><a id="gae73e847ca9ae3604dd617506dceb3812"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_OK_VDD1P1_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:gae73e847ca9ae3604dd617506dceb3812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga186a3485e42a7f0a987c4bce84a165e6"><td class="memItemLeft" align="right" valign="top"><a id="ga186a3485e42a7f0a987c4bce84a165e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_OK_VDD1P1_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga186a3485e42a7f0a987c4bce84a165e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga732c7c99f7fb3094b027fd7dbbc073cb"><td class="memItemLeft" align="right" valign="top"><a id="ga732c7c99f7fb3094b027fd7dbbc073cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_OK_VDD1P1</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_CLR_OK_VDD1P1_SHIFT)) &amp; PMU_REG_1P1_CLR_OK_VDD1P1_MASK)</td></tr>
<tr class="separator:ga732c7c99f7fb3094b027fd7dbbc073cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11b98285839e7e8e207a04af7e60c3f9"><td class="memItemLeft" align="right" valign="top"><a id="ga11b98285839e7e8e207a04af7e60c3f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_ENABLE_WEAK_LINREG_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga11b98285839e7e8e207a04af7e60c3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d3b7ae5544b7dd1d8e227e1c7029ff"><td class="memItemLeft" align="right" valign="top"><a id="ga04d3b7ae5544b7dd1d8e227e1c7029ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_ENABLE_WEAK_LINREG_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga04d3b7ae5544b7dd1d8e227e1c7029ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada55d08d9a449b7b61caaa9c56be353f"><td class="memItemLeft" align="right" valign="top"><a id="gada55d08d9a449b7b61caaa9c56be353f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_ENABLE_WEAK_LINREG</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_CLR_ENABLE_WEAK_LINREG_SHIFT)) &amp; PMU_REG_1P1_CLR_ENABLE_WEAK_LINREG_MASK)</td></tr>
<tr class="separator:gada55d08d9a449b7b61caaa9c56be353f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad361df4152aa5236f12f4867e37124b6"><td class="memItemLeft" align="right" valign="top"><a id="gad361df4152aa5236f12f4867e37124b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_SELREF_WEAK_LINREG_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:gad361df4152aa5236f12f4867e37124b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dc587c35cb056798cdc85398cbef73b"><td class="memItemLeft" align="right" valign="top"><a id="ga7dc587c35cb056798cdc85398cbef73b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_CLR_SELREF_WEAK_LINREG_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga7dc587c35cb056798cdc85398cbef73b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37ce3635c1b1a8f667c6f6a16840db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gaf37ce3635c1b1a8f667c6f6a16840db5">PMU_REG_1P1_CLR_SELREF_WEAK_LINREG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_CLR_SELREF_WEAK_LINREG_SHIFT)) &amp; PMU_REG_1P1_CLR_SELREF_WEAK_LINREG_MASK)</td></tr>
<tr class="separator:gaf37ce3635c1b1a8f667c6f6a16840db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">REG_1P1_TOG - Regulator 1P1 Register</h2></td></tr>
<tr class="memitem:gadb1b3b27aab53b4e2a3f04ca6fa97fab"><td class="memItemLeft" align="right" valign="top"><a id="gadb1b3b27aab53b4e2a3f04ca6fa97fab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_ENABLE_LINREG_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gadb1b3b27aab53b4e2a3f04ca6fa97fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b5f2355e9bf61fb071c21b28d574422"><td class="memItemLeft" align="right" valign="top"><a id="ga6b5f2355e9bf61fb071c21b28d574422"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_ENABLE_LINREG_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6b5f2355e9bf61fb071c21b28d574422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558d6ef412334eff6c5ace178b61f097"><td class="memItemLeft" align="right" valign="top"><a id="ga558d6ef412334eff6c5ace178b61f097"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_ENABLE_LINREG</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_TOG_ENABLE_LINREG_SHIFT)) &amp; PMU_REG_1P1_TOG_ENABLE_LINREG_MASK)</td></tr>
<tr class="separator:ga558d6ef412334eff6c5ace178b61f097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19be22b381aaaed7871b45441b83c700"><td class="memItemLeft" align="right" valign="top"><a id="ga19be22b381aaaed7871b45441b83c700"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_ENABLE_BO_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga19be22b381aaaed7871b45441b83c700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a2170ce8d83d4bfb6e544d060baef4"><td class="memItemLeft" align="right" valign="top"><a id="ga46a2170ce8d83d4bfb6e544d060baef4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_ENABLE_BO_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga46a2170ce8d83d4bfb6e544d060baef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c4e54cf01d30a270411930f4bb39a91"><td class="memItemLeft" align="right" valign="top"><a id="ga5c4e54cf01d30a270411930f4bb39a91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_ENABLE_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_TOG_ENABLE_BO_SHIFT)) &amp; PMU_REG_1P1_TOG_ENABLE_BO_MASK)</td></tr>
<tr class="separator:ga5c4e54cf01d30a270411930f4bb39a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08256c663a8971279781718a1dfa9c3e"><td class="memItemLeft" align="right" valign="top"><a id="ga08256c663a8971279781718a1dfa9c3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_ENABLE_ILIMIT_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga08256c663a8971279781718a1dfa9c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1af48ebdd872f91e33f661f9566dca39"><td class="memItemLeft" align="right" valign="top"><a id="ga1af48ebdd872f91e33f661f9566dca39"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_ENABLE_ILIMIT_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga1af48ebdd872f91e33f661f9566dca39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89fc5c4cc2773ad872cb0d68712e40f8"><td class="memItemLeft" align="right" valign="top"><a id="ga89fc5c4cc2773ad872cb0d68712e40f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_ENABLE_ILIMIT</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_TOG_ENABLE_ILIMIT_SHIFT)) &amp; PMU_REG_1P1_TOG_ENABLE_ILIMIT_MASK)</td></tr>
<tr class="separator:ga89fc5c4cc2773ad872cb0d68712e40f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f326f2d2d59ada34e9e9398080d7973"><td class="memItemLeft" align="right" valign="top"><a id="ga4f326f2d2d59ada34e9e9398080d7973"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_ENABLE_PULLDOWN_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga4f326f2d2d59ada34e9e9398080d7973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd2cccf99e648bd33a83f6d1b50821fa"><td class="memItemLeft" align="right" valign="top"><a id="gacd2cccf99e648bd33a83f6d1b50821fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_ENABLE_PULLDOWN_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gacd2cccf99e648bd33a83f6d1b50821fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga198f5b5b1dd0e18fd689270675c6cdd2"><td class="memItemLeft" align="right" valign="top"><a id="ga198f5b5b1dd0e18fd689270675c6cdd2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_ENABLE_PULLDOWN</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_TOG_ENABLE_PULLDOWN_SHIFT)) &amp; PMU_REG_1P1_TOG_ENABLE_PULLDOWN_MASK)</td></tr>
<tr class="separator:ga198f5b5b1dd0e18fd689270675c6cdd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64987ece4413bb35ce90792ecfed2b1a"><td class="memItemLeft" align="right" valign="top"><a id="ga64987ece4413bb35ce90792ecfed2b1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_BO_OFFSET_MASK</b>&#160;&#160;&#160;(0x70U)</td></tr>
<tr class="separator:ga64987ece4413bb35ce90792ecfed2b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2dd431fcbe86931ee975d1e462a0a60"><td class="memItemLeft" align="right" valign="top"><a id="gaf2dd431fcbe86931ee975d1e462a0a60"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_BO_OFFSET_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf2dd431fcbe86931ee975d1e462a0a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8d41a0edde2ae7c05d9d10e3af78ff3"><td class="memItemLeft" align="right" valign="top"><a id="gad8d41a0edde2ae7c05d9d10e3af78ff3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_BO_OFFSET</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_TOG_BO_OFFSET_SHIFT)) &amp; PMU_REG_1P1_TOG_BO_OFFSET_MASK)</td></tr>
<tr class="separator:gad8d41a0edde2ae7c05d9d10e3af78ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403bb4696e6064c808fed39a2224af01"><td class="memItemLeft" align="right" valign="top"><a id="ga403bb4696e6064c808fed39a2224af01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_OUTPUT_TRG_MASK</b>&#160;&#160;&#160;(0x1F00U)</td></tr>
<tr class="separator:ga403bb4696e6064c808fed39a2224af01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8855a8346cb80f181725194eb600240b"><td class="memItemLeft" align="right" valign="top"><a id="ga8855a8346cb80f181725194eb600240b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_OUTPUT_TRG_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga8855a8346cb80f181725194eb600240b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2901d6f8e24059a1ffcd8665814d7dfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga2901d6f8e24059a1ffcd8665814d7dfb">PMU_REG_1P1_TOG_OUTPUT_TRG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_TOG_OUTPUT_TRG_SHIFT)) &amp; PMU_REG_1P1_TOG_OUTPUT_TRG_MASK)</td></tr>
<tr class="separator:ga2901d6f8e24059a1ffcd8665814d7dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c5309874af686855ca96cf760ed4ce0"><td class="memItemLeft" align="right" valign="top"><a id="ga3c5309874af686855ca96cf760ed4ce0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_BO_VDD1P1_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga3c5309874af686855ca96cf760ed4ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3c17836bb737ef1bd7c1b837e932f6b"><td class="memItemLeft" align="right" valign="top"><a id="gac3c17836bb737ef1bd7c1b837e932f6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_BO_VDD1P1_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gac3c17836bb737ef1bd7c1b837e932f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9145301c915e599ddecbf6dde3813787"><td class="memItemLeft" align="right" valign="top"><a id="ga9145301c915e599ddecbf6dde3813787"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_BO_VDD1P1</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_TOG_BO_VDD1P1_SHIFT)) &amp; PMU_REG_1P1_TOG_BO_VDD1P1_MASK)</td></tr>
<tr class="separator:ga9145301c915e599ddecbf6dde3813787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbdcc54dd2cd142d67fb8528d527e8bf"><td class="memItemLeft" align="right" valign="top"><a id="gafbdcc54dd2cd142d67fb8528d527e8bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_OK_VDD1P1_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:gafbdcc54dd2cd142d67fb8528d527e8bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga666e0f4188052b67798d010ffa7af2f7"><td class="memItemLeft" align="right" valign="top"><a id="ga666e0f4188052b67798d010ffa7af2f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_OK_VDD1P1_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga666e0f4188052b67798d010ffa7af2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74832a6124fb053fd2887bd85cbe135"><td class="memItemLeft" align="right" valign="top"><a id="gaa74832a6124fb053fd2887bd85cbe135"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_OK_VDD1P1</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_TOG_OK_VDD1P1_SHIFT)) &amp; PMU_REG_1P1_TOG_OK_VDD1P1_MASK)</td></tr>
<tr class="separator:gaa74832a6124fb053fd2887bd85cbe135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9994ba2d53b7d19a8dd8926a6da239bc"><td class="memItemLeft" align="right" valign="top"><a id="ga9994ba2d53b7d19a8dd8926a6da239bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_ENABLE_WEAK_LINREG_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga9994ba2d53b7d19a8dd8926a6da239bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd8109a01af9dcce8101442fc0181e5"><td class="memItemLeft" align="right" valign="top"><a id="gafbd8109a01af9dcce8101442fc0181e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_ENABLE_WEAK_LINREG_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gafbd8109a01af9dcce8101442fc0181e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fa5722db10e905384a4b4312b9b65c8"><td class="memItemLeft" align="right" valign="top"><a id="ga8fa5722db10e905384a4b4312b9b65c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_ENABLE_WEAK_LINREG</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_TOG_ENABLE_WEAK_LINREG_SHIFT)) &amp; PMU_REG_1P1_TOG_ENABLE_WEAK_LINREG_MASK)</td></tr>
<tr class="separator:ga8fa5722db10e905384a4b4312b9b65c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2e9daca11baeb2e7683da6a1575c991"><td class="memItemLeft" align="right" valign="top"><a id="gaa2e9daca11baeb2e7683da6a1575c991"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_SELREF_WEAK_LINREG_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:gaa2e9daca11baeb2e7683da6a1575c991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f1f55829aa516bbdc916dc34e40c5e"><td class="memItemLeft" align="right" valign="top"><a id="ga53f1f55829aa516bbdc916dc34e40c5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_1P1_TOG_SELREF_WEAK_LINREG_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga53f1f55829aa516bbdc916dc34e40c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f8c0919470ed0cd6da307586bcb4cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga24f8c0919470ed0cd6da307586bcb4cc">PMU_REG_1P1_TOG_SELREF_WEAK_LINREG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_TOG_SELREF_WEAK_LINREG_SHIFT)) &amp; PMU_REG_1P1_TOG_SELREF_WEAK_LINREG_MASK)</td></tr>
<tr class="separator:ga24f8c0919470ed0cd6da307586bcb4cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">REG_3P0 - Regulator 3P0 Register</h2></td></tr>
<tr class="memitem:gad9b7ca05f7a9629a026688144c142f1d"><td class="memItemLeft" align="right" valign="top"><a id="gad9b7ca05f7a9629a026688144c142f1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_ENABLE_LINREG_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gad9b7ca05f7a9629a026688144c142f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf6ec47f2ac3765db9cfc055b69c4cf0"><td class="memItemLeft" align="right" valign="top"><a id="gacf6ec47f2ac3765db9cfc055b69c4cf0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_ENABLE_LINREG_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacf6ec47f2ac3765db9cfc055b69c4cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b4b2c39320ac39590ae1761448524ca"><td class="memItemLeft" align="right" valign="top"><a id="ga3b4b2c39320ac39590ae1761448524ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_ENABLE_LINREG</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_ENABLE_LINREG_SHIFT)) &amp; PMU_REG_3P0_ENABLE_LINREG_MASK)</td></tr>
<tr class="separator:ga3b4b2c39320ac39590ae1761448524ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b49ef012b5d7381995962e43857611"><td class="memItemLeft" align="right" valign="top"><a id="gaf9b49ef012b5d7381995962e43857611"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_ENABLE_BO_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gaf9b49ef012b5d7381995962e43857611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0625d07bcc009026d4e247c94e138185"><td class="memItemLeft" align="right" valign="top"><a id="ga0625d07bcc009026d4e247c94e138185"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_ENABLE_BO_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga0625d07bcc009026d4e247c94e138185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga975320e4c9bedfa31bb3b1c189336e84"><td class="memItemLeft" align="right" valign="top"><a id="ga975320e4c9bedfa31bb3b1c189336e84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_ENABLE_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_ENABLE_BO_SHIFT)) &amp; PMU_REG_3P0_ENABLE_BO_MASK)</td></tr>
<tr class="separator:ga975320e4c9bedfa31bb3b1c189336e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df77bee6f32948cbd3ec1a98fc9074b"><td class="memItemLeft" align="right" valign="top"><a id="ga1df77bee6f32948cbd3ec1a98fc9074b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_ENABLE_ILIMIT_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga1df77bee6f32948cbd3ec1a98fc9074b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafefc6d5d7d5671800249afffc7369168"><td class="memItemLeft" align="right" valign="top"><a id="gafefc6d5d7d5671800249afffc7369168"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_ENABLE_ILIMIT_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gafefc6d5d7d5671800249afffc7369168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga974d8d7ef17d0da82de9c6c90539b217"><td class="memItemLeft" align="right" valign="top"><a id="ga974d8d7ef17d0da82de9c6c90539b217"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_ENABLE_ILIMIT</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_ENABLE_ILIMIT_SHIFT)) &amp; PMU_REG_3P0_ENABLE_ILIMIT_MASK)</td></tr>
<tr class="separator:ga974d8d7ef17d0da82de9c6c90539b217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf487600884555d2a863ce398f76f52e"><td class="memItemLeft" align="right" valign="top"><a id="gaaf487600884555d2a863ce398f76f52e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_BO_OFFSET_MASK</b>&#160;&#160;&#160;(0x70U)</td></tr>
<tr class="separator:gaaf487600884555d2a863ce398f76f52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf88807d9398d83bbaf30a362df8ee0c1"><td class="memItemLeft" align="right" valign="top"><a id="gaf88807d9398d83bbaf30a362df8ee0c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_BO_OFFSET_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf88807d9398d83bbaf30a362df8ee0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d7f4cd9f17ff5f25ad2c59b8d3fd34"><td class="memItemLeft" align="right" valign="top"><a id="ga94d7f4cd9f17ff5f25ad2c59b8d3fd34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_BO_OFFSET</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_BO_OFFSET_SHIFT)) &amp; PMU_REG_3P0_BO_OFFSET_MASK)</td></tr>
<tr class="separator:ga94d7f4cd9f17ff5f25ad2c59b8d3fd34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae034684d5627390fb6a0e1a1a637b33b"><td class="memItemLeft" align="right" valign="top"><a id="gae034684d5627390fb6a0e1a1a637b33b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_VBUS_SEL_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gae034684d5627390fb6a0e1a1a637b33b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga713d55947227c55e06d476d4f95e9a18"><td class="memItemLeft" align="right" valign="top"><a id="ga713d55947227c55e06d476d4f95e9a18"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_VBUS_SEL_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga713d55947227c55e06d476d4f95e9a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6618b70d905102e82c80b3033d09b38e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga6618b70d905102e82c80b3033d09b38e">PMU_REG_3P0_VBUS_SEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_VBUS_SEL_SHIFT)) &amp; PMU_REG_3P0_VBUS_SEL_MASK)</td></tr>
<tr class="separator:ga6618b70d905102e82c80b3033d09b38e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff5633e8b9643e73006f31d1a11a404f"><td class="memItemLeft" align="right" valign="top"><a id="gaff5633e8b9643e73006f31d1a11a404f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_OUTPUT_TRG_MASK</b>&#160;&#160;&#160;(0x1F00U)</td></tr>
<tr class="separator:gaff5633e8b9643e73006f31d1a11a404f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98205964692a61b3d2f2a97d19a13878"><td class="memItemLeft" align="right" valign="top"><a id="ga98205964692a61b3d2f2a97d19a13878"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_OUTPUT_TRG_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga98205964692a61b3d2f2a97d19a13878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1809506cf2031e5357c181da7fa0b415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga1809506cf2031e5357c181da7fa0b415">PMU_REG_3P0_OUTPUT_TRG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_OUTPUT_TRG_SHIFT)) &amp; PMU_REG_3P0_OUTPUT_TRG_MASK)</td></tr>
<tr class="separator:ga1809506cf2031e5357c181da7fa0b415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ba3f565889df345bb31ef9792fdd4e"><td class="memItemLeft" align="right" valign="top"><a id="ga22ba3f565889df345bb31ef9792fdd4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_BO_VDD3P0_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga22ba3f565889df345bb31ef9792fdd4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6e3ab4d62bf474882860aa157096b5c"><td class="memItemLeft" align="right" valign="top"><a id="gac6e3ab4d62bf474882860aa157096b5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_BO_VDD3P0_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gac6e3ab4d62bf474882860aa157096b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae65111754cc1d54eafc7b512365983"><td class="memItemLeft" align="right" valign="top"><a id="ga5ae65111754cc1d54eafc7b512365983"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_BO_VDD3P0</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_BO_VDD3P0_SHIFT)) &amp; PMU_REG_3P0_BO_VDD3P0_MASK)</td></tr>
<tr class="separator:ga5ae65111754cc1d54eafc7b512365983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4014102b9119c319a36cba534b2cdd5f"><td class="memItemLeft" align="right" valign="top"><a id="ga4014102b9119c319a36cba534b2cdd5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_OK_VDD3P0_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga4014102b9119c319a36cba534b2cdd5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aba966788b439a34b3f7139a730fc10"><td class="memItemLeft" align="right" valign="top"><a id="ga6aba966788b439a34b3f7139a730fc10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_OK_VDD3P0_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga6aba966788b439a34b3f7139a730fc10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa00738b977c4934534cf4a7c70b196ba"><td class="memItemLeft" align="right" valign="top"><a id="gaa00738b977c4934534cf4a7c70b196ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_OK_VDD3P0</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_OK_VDD3P0_SHIFT)) &amp; PMU_REG_3P0_OK_VDD3P0_MASK)</td></tr>
<tr class="separator:gaa00738b977c4934534cf4a7c70b196ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">REG_3P0_SET - Regulator 3P0 Register</h2></td></tr>
<tr class="memitem:ga56a39ca8448cdf3def5f58f5e3485d41"><td class="memItemLeft" align="right" valign="top"><a id="ga56a39ca8448cdf3def5f58f5e3485d41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_SET_ENABLE_LINREG_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga56a39ca8448cdf3def5f58f5e3485d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c602d79008cdfcfdaab9484fb7630dc"><td class="memItemLeft" align="right" valign="top"><a id="ga3c602d79008cdfcfdaab9484fb7630dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_SET_ENABLE_LINREG_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3c602d79008cdfcfdaab9484fb7630dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f88aec1580eba13181da37624f842c"><td class="memItemLeft" align="right" valign="top"><a id="gac4f88aec1580eba13181da37624f842c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_SET_ENABLE_LINREG</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_SET_ENABLE_LINREG_SHIFT)) &amp; PMU_REG_3P0_SET_ENABLE_LINREG_MASK)</td></tr>
<tr class="separator:gac4f88aec1580eba13181da37624f842c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9373b1c7179330f1c83ea9d534b4a15f"><td class="memItemLeft" align="right" valign="top"><a id="ga9373b1c7179330f1c83ea9d534b4a15f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_SET_ENABLE_BO_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga9373b1c7179330f1c83ea9d534b4a15f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8381ac35bcbd970ad3b32bdf707fefed"><td class="memItemLeft" align="right" valign="top"><a id="ga8381ac35bcbd970ad3b32bdf707fefed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_SET_ENABLE_BO_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga8381ac35bcbd970ad3b32bdf707fefed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca5db37c2d3648c72c3b602147b5409f"><td class="memItemLeft" align="right" valign="top"><a id="gaca5db37c2d3648c72c3b602147b5409f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_SET_ENABLE_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_SET_ENABLE_BO_SHIFT)) &amp; PMU_REG_3P0_SET_ENABLE_BO_MASK)</td></tr>
<tr class="separator:gaca5db37c2d3648c72c3b602147b5409f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46d3988268d474436a4d21d069b2466c"><td class="memItemLeft" align="right" valign="top"><a id="ga46d3988268d474436a4d21d069b2466c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_SET_ENABLE_ILIMIT_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga46d3988268d474436a4d21d069b2466c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab06e82cddcbc5bec692ea9a39c2ff149"><td class="memItemLeft" align="right" valign="top"><a id="gab06e82cddcbc5bec692ea9a39c2ff149"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_SET_ENABLE_ILIMIT_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab06e82cddcbc5bec692ea9a39c2ff149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26153eac4f58934d303de4c40f778afb"><td class="memItemLeft" align="right" valign="top"><a id="ga26153eac4f58934d303de4c40f778afb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_SET_ENABLE_ILIMIT</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_SET_ENABLE_ILIMIT_SHIFT)) &amp; PMU_REG_3P0_SET_ENABLE_ILIMIT_MASK)</td></tr>
<tr class="separator:ga26153eac4f58934d303de4c40f778afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36095e491c9f59d2c42629363573ace8"><td class="memItemLeft" align="right" valign="top"><a id="ga36095e491c9f59d2c42629363573ace8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_SET_BO_OFFSET_MASK</b>&#160;&#160;&#160;(0x70U)</td></tr>
<tr class="separator:ga36095e491c9f59d2c42629363573ace8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99c530c1b245e1accfac739c2a2b96e4"><td class="memItemLeft" align="right" valign="top"><a id="ga99c530c1b245e1accfac739c2a2b96e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_SET_BO_OFFSET_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga99c530c1b245e1accfac739c2a2b96e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f42094b9c2190e00ebfc9bf9f21abca"><td class="memItemLeft" align="right" valign="top"><a id="ga2f42094b9c2190e00ebfc9bf9f21abca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_SET_BO_OFFSET</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_SET_BO_OFFSET_SHIFT)) &amp; PMU_REG_3P0_SET_BO_OFFSET_MASK)</td></tr>
<tr class="separator:ga2f42094b9c2190e00ebfc9bf9f21abca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1bf1bf9c7e95c371cbf50fb304c479"><td class="memItemLeft" align="right" valign="top"><a id="ga7a1bf1bf9c7e95c371cbf50fb304c479"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_SET_VBUS_SEL_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga7a1bf1bf9c7e95c371cbf50fb304c479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39d758c04b85fae42cbd48e02615888e"><td class="memItemLeft" align="right" valign="top"><a id="ga39d758c04b85fae42cbd48e02615888e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_SET_VBUS_SEL_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga39d758c04b85fae42cbd48e02615888e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga926d834280e614672401c5f80e4aa46f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga926d834280e614672401c5f80e4aa46f">PMU_REG_3P0_SET_VBUS_SEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_SET_VBUS_SEL_SHIFT)) &amp; PMU_REG_3P0_SET_VBUS_SEL_MASK)</td></tr>
<tr class="separator:ga926d834280e614672401c5f80e4aa46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac163efb2d036ab4611c0fd578a73b41a"><td class="memItemLeft" align="right" valign="top"><a id="gac163efb2d036ab4611c0fd578a73b41a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_SET_OUTPUT_TRG_MASK</b>&#160;&#160;&#160;(0x1F00U)</td></tr>
<tr class="separator:gac163efb2d036ab4611c0fd578a73b41a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga330b386b3588cff010efc6b5a4c7da3c"><td class="memItemLeft" align="right" valign="top"><a id="ga330b386b3588cff010efc6b5a4c7da3c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_SET_OUTPUT_TRG_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga330b386b3588cff010efc6b5a4c7da3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada7ad27985ac5f897921ed31f2a67989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gada7ad27985ac5f897921ed31f2a67989">PMU_REG_3P0_SET_OUTPUT_TRG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_SET_OUTPUT_TRG_SHIFT)) &amp; PMU_REG_3P0_SET_OUTPUT_TRG_MASK)</td></tr>
<tr class="separator:gada7ad27985ac5f897921ed31f2a67989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87b2aa3c7e545bec10070a3061cae622"><td class="memItemLeft" align="right" valign="top"><a id="ga87b2aa3c7e545bec10070a3061cae622"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_SET_BO_VDD3P0_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga87b2aa3c7e545bec10070a3061cae622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4caa24d6d1560a3181043da883464d91"><td class="memItemLeft" align="right" valign="top"><a id="ga4caa24d6d1560a3181043da883464d91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_SET_BO_VDD3P0_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga4caa24d6d1560a3181043da883464d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d51318ed84506605dc3b721b655f95"><td class="memItemLeft" align="right" valign="top"><a id="gad4d51318ed84506605dc3b721b655f95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_SET_BO_VDD3P0</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_SET_BO_VDD3P0_SHIFT)) &amp; PMU_REG_3P0_SET_BO_VDD3P0_MASK)</td></tr>
<tr class="separator:gad4d51318ed84506605dc3b721b655f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b5d48a6c65e94bee2455d569638a07b"><td class="memItemLeft" align="right" valign="top"><a id="ga0b5d48a6c65e94bee2455d569638a07b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_SET_OK_VDD3P0_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga0b5d48a6c65e94bee2455d569638a07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6a6a300dcf815d1b7eb157bdcf50682"><td class="memItemLeft" align="right" valign="top"><a id="gab6a6a300dcf815d1b7eb157bdcf50682"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_SET_OK_VDD3P0_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gab6a6a300dcf815d1b7eb157bdcf50682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6455be8d03280c3e703c4e59af60f2f"><td class="memItemLeft" align="right" valign="top"><a id="gaa6455be8d03280c3e703c4e59af60f2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_SET_OK_VDD3P0</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_SET_OK_VDD3P0_SHIFT)) &amp; PMU_REG_3P0_SET_OK_VDD3P0_MASK)</td></tr>
<tr class="separator:gaa6455be8d03280c3e703c4e59af60f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">REG_3P0_CLR - Regulator 3P0 Register</h2></td></tr>
<tr class="memitem:gaa7af58f386ab46a9397851719c7c39df"><td class="memItemLeft" align="right" valign="top"><a id="gaa7af58f386ab46a9397851719c7c39df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_CLR_ENABLE_LINREG_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gaa7af58f386ab46a9397851719c7c39df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga430827275bd4ba2f80e0899876a53ecc"><td class="memItemLeft" align="right" valign="top"><a id="ga430827275bd4ba2f80e0899876a53ecc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_CLR_ENABLE_LINREG_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga430827275bd4ba2f80e0899876a53ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91211660f0c96c00f7c560b85f5e901e"><td class="memItemLeft" align="right" valign="top"><a id="ga91211660f0c96c00f7c560b85f5e901e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_CLR_ENABLE_LINREG</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_CLR_ENABLE_LINREG_SHIFT)) &amp; PMU_REG_3P0_CLR_ENABLE_LINREG_MASK)</td></tr>
<tr class="separator:ga91211660f0c96c00f7c560b85f5e901e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce039da82403aa877fb56d9902f5bc5"><td class="memItemLeft" align="right" valign="top"><a id="ga1ce039da82403aa877fb56d9902f5bc5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_CLR_ENABLE_BO_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga1ce039da82403aa877fb56d9902f5bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f102e7f8ffac67ea90116daf7d44e7"><td class="memItemLeft" align="right" valign="top"><a id="ga78f102e7f8ffac67ea90116daf7d44e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_CLR_ENABLE_BO_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga78f102e7f8ffac67ea90116daf7d44e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba3b8e92608a0a0beabe3cb237873a7"><td class="memItemLeft" align="right" valign="top"><a id="gacba3b8e92608a0a0beabe3cb237873a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_CLR_ENABLE_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_CLR_ENABLE_BO_SHIFT)) &amp; PMU_REG_3P0_CLR_ENABLE_BO_MASK)</td></tr>
<tr class="separator:gacba3b8e92608a0a0beabe3cb237873a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86be33bdb3a41596af40b73130b396a3"><td class="memItemLeft" align="right" valign="top"><a id="ga86be33bdb3a41596af40b73130b396a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_CLR_ENABLE_ILIMIT_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga86be33bdb3a41596af40b73130b396a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f074654def98d1f77fc7a325bf39fe7"><td class="memItemLeft" align="right" valign="top"><a id="ga3f074654def98d1f77fc7a325bf39fe7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_CLR_ENABLE_ILIMIT_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga3f074654def98d1f77fc7a325bf39fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b6d7dfb1bac32efbba0d3ef8edf0bfd"><td class="memItemLeft" align="right" valign="top"><a id="ga2b6d7dfb1bac32efbba0d3ef8edf0bfd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_CLR_ENABLE_ILIMIT</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_CLR_ENABLE_ILIMIT_SHIFT)) &amp; PMU_REG_3P0_CLR_ENABLE_ILIMIT_MASK)</td></tr>
<tr class="separator:ga2b6d7dfb1bac32efbba0d3ef8edf0bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab0d52b2f4ad045a1971344b4651df8"><td class="memItemLeft" align="right" valign="top"><a id="ga7ab0d52b2f4ad045a1971344b4651df8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_CLR_BO_OFFSET_MASK</b>&#160;&#160;&#160;(0x70U)</td></tr>
<tr class="separator:ga7ab0d52b2f4ad045a1971344b4651df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2b7241f0ad873c0eab512ddbde83a77"><td class="memItemLeft" align="right" valign="top"><a id="gaa2b7241f0ad873c0eab512ddbde83a77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_CLR_BO_OFFSET_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa2b7241f0ad873c0eab512ddbde83a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1258f4b63769a67b3a698c8aa50a1cef"><td class="memItemLeft" align="right" valign="top"><a id="ga1258f4b63769a67b3a698c8aa50a1cef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_CLR_BO_OFFSET</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_CLR_BO_OFFSET_SHIFT)) &amp; PMU_REG_3P0_CLR_BO_OFFSET_MASK)</td></tr>
<tr class="separator:ga1258f4b63769a67b3a698c8aa50a1cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaf1cde427646d125a5669738173df9b"><td class="memItemLeft" align="right" valign="top"><a id="gabaf1cde427646d125a5669738173df9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_CLR_VBUS_SEL_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gabaf1cde427646d125a5669738173df9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga258cfaead2bd01bfcd41f53c707857b5"><td class="memItemLeft" align="right" valign="top"><a id="ga258cfaead2bd01bfcd41f53c707857b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_CLR_VBUS_SEL_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga258cfaead2bd01bfcd41f53c707857b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b22b0b306511cd27962d52de51af324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga3b22b0b306511cd27962d52de51af324">PMU_REG_3P0_CLR_VBUS_SEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_CLR_VBUS_SEL_SHIFT)) &amp; PMU_REG_3P0_CLR_VBUS_SEL_MASK)</td></tr>
<tr class="separator:ga3b22b0b306511cd27962d52de51af324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61297fdc3fa8245bdc6ae66f7ae8883d"><td class="memItemLeft" align="right" valign="top"><a id="ga61297fdc3fa8245bdc6ae66f7ae8883d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_CLR_OUTPUT_TRG_MASK</b>&#160;&#160;&#160;(0x1F00U)</td></tr>
<tr class="separator:ga61297fdc3fa8245bdc6ae66f7ae8883d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf011270e0263f253f52429749a0c365"><td class="memItemLeft" align="right" valign="top"><a id="gacf011270e0263f253f52429749a0c365"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_CLR_OUTPUT_TRG_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gacf011270e0263f253f52429749a0c365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac04ce0a5e3a25d4042734167ed7b5242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gac04ce0a5e3a25d4042734167ed7b5242">PMU_REG_3P0_CLR_OUTPUT_TRG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_CLR_OUTPUT_TRG_SHIFT)) &amp; PMU_REG_3P0_CLR_OUTPUT_TRG_MASK)</td></tr>
<tr class="separator:gac04ce0a5e3a25d4042734167ed7b5242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab500ba2f9ce8883d2b9edfa2f357ba5f"><td class="memItemLeft" align="right" valign="top"><a id="gab500ba2f9ce8883d2b9edfa2f357ba5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_CLR_BO_VDD3P0_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:gab500ba2f9ce8883d2b9edfa2f357ba5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3cc61422c4b97c63e9eb6c9305e8f80"><td class="memItemLeft" align="right" valign="top"><a id="gaf3cc61422c4b97c63e9eb6c9305e8f80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_CLR_BO_VDD3P0_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf3cc61422c4b97c63e9eb6c9305e8f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd494c2b1fefd2a69e161e331cbd0771"><td class="memItemLeft" align="right" valign="top"><a id="gabd494c2b1fefd2a69e161e331cbd0771"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_CLR_BO_VDD3P0</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_CLR_BO_VDD3P0_SHIFT)) &amp; PMU_REG_3P0_CLR_BO_VDD3P0_MASK)</td></tr>
<tr class="separator:gabd494c2b1fefd2a69e161e331cbd0771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b7fff8cb24ad8223eeba02e03b8182a"><td class="memItemLeft" align="right" valign="top"><a id="ga9b7fff8cb24ad8223eeba02e03b8182a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_CLR_OK_VDD3P0_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga9b7fff8cb24ad8223eeba02e03b8182a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbdb0124e5273802adcb4486760936a8"><td class="memItemLeft" align="right" valign="top"><a id="gabbdb0124e5273802adcb4486760936a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_CLR_OK_VDD3P0_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gabbdb0124e5273802adcb4486760936a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4b473a5382009cb6e351f81b202edd1"><td class="memItemLeft" align="right" valign="top"><a id="gae4b473a5382009cb6e351f81b202edd1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_CLR_OK_VDD3P0</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_CLR_OK_VDD3P0_SHIFT)) &amp; PMU_REG_3P0_CLR_OK_VDD3P0_MASK)</td></tr>
<tr class="separator:gae4b473a5382009cb6e351f81b202edd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">REG_3P0_TOG - Regulator 3P0 Register</h2></td></tr>
<tr class="memitem:gae85f606d365f72d9e438638ac24d3553"><td class="memItemLeft" align="right" valign="top"><a id="gae85f606d365f72d9e438638ac24d3553"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_TOG_ENABLE_LINREG_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gae85f606d365f72d9e438638ac24d3553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9327252d3326a944f5604cb79954f168"><td class="memItemLeft" align="right" valign="top"><a id="ga9327252d3326a944f5604cb79954f168"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_TOG_ENABLE_LINREG_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9327252d3326a944f5604cb79954f168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab432f942dc2b1481834d48ee8ad3ebdd"><td class="memItemLeft" align="right" valign="top"><a id="gab432f942dc2b1481834d48ee8ad3ebdd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_TOG_ENABLE_LINREG</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_TOG_ENABLE_LINREG_SHIFT)) &amp; PMU_REG_3P0_TOG_ENABLE_LINREG_MASK)</td></tr>
<tr class="separator:gab432f942dc2b1481834d48ee8ad3ebdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa341d67401f591d1358c1dea480d19c8"><td class="memItemLeft" align="right" valign="top"><a id="gaa341d67401f591d1358c1dea480d19c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_TOG_ENABLE_BO_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gaa341d67401f591d1358c1dea480d19c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b93ff487b738e435b324e629753f2f"><td class="memItemLeft" align="right" valign="top"><a id="gad2b93ff487b738e435b324e629753f2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_TOG_ENABLE_BO_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gad2b93ff487b738e435b324e629753f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1785cdc9f7bea36354edc86a48902f6f"><td class="memItemLeft" align="right" valign="top"><a id="ga1785cdc9f7bea36354edc86a48902f6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_TOG_ENABLE_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_TOG_ENABLE_BO_SHIFT)) &amp; PMU_REG_3P0_TOG_ENABLE_BO_MASK)</td></tr>
<tr class="separator:ga1785cdc9f7bea36354edc86a48902f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9cd55efa5c0399c66a2a1bc8801979"><td class="memItemLeft" align="right" valign="top"><a id="ga4b9cd55efa5c0399c66a2a1bc8801979"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_TOG_ENABLE_ILIMIT_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga4b9cd55efa5c0399c66a2a1bc8801979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d6fd4a54273c58f1ce46a18bdb50489"><td class="memItemLeft" align="right" valign="top"><a id="ga4d6fd4a54273c58f1ce46a18bdb50489"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_TOG_ENABLE_ILIMIT_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga4d6fd4a54273c58f1ce46a18bdb50489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d56b3ff7ca924ceac8e7c1f78f3be8f"><td class="memItemLeft" align="right" valign="top"><a id="ga3d56b3ff7ca924ceac8e7c1f78f3be8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_TOG_ENABLE_ILIMIT</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_TOG_ENABLE_ILIMIT_SHIFT)) &amp; PMU_REG_3P0_TOG_ENABLE_ILIMIT_MASK)</td></tr>
<tr class="separator:ga3d56b3ff7ca924ceac8e7c1f78f3be8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cc594cadc0b90bc8fec470e2e1183a8"><td class="memItemLeft" align="right" valign="top"><a id="ga2cc594cadc0b90bc8fec470e2e1183a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_TOG_BO_OFFSET_MASK</b>&#160;&#160;&#160;(0x70U)</td></tr>
<tr class="separator:ga2cc594cadc0b90bc8fec470e2e1183a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae81ecffe8276790ed6e7af65cfa53388"><td class="memItemLeft" align="right" valign="top"><a id="gae81ecffe8276790ed6e7af65cfa53388"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_TOG_BO_OFFSET_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae81ecffe8276790ed6e7af65cfa53388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a2d2b5879526852a4aa92ce79c5890c"><td class="memItemLeft" align="right" valign="top"><a id="ga7a2d2b5879526852a4aa92ce79c5890c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_TOG_BO_OFFSET</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_TOG_BO_OFFSET_SHIFT)) &amp; PMU_REG_3P0_TOG_BO_OFFSET_MASK)</td></tr>
<tr class="separator:ga7a2d2b5879526852a4aa92ce79c5890c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea979a7e2997c039ae8d9a22bfec4e92"><td class="memItemLeft" align="right" valign="top"><a id="gaea979a7e2997c039ae8d9a22bfec4e92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_TOG_VBUS_SEL_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gaea979a7e2997c039ae8d9a22bfec4e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3295c6ba65849a94efc7e4783f1995a"><td class="memItemLeft" align="right" valign="top"><a id="gad3295c6ba65849a94efc7e4783f1995a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_TOG_VBUS_SEL_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gad3295c6ba65849a94efc7e4783f1995a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a91c90e87904fb815d35296952d8eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga6a91c90e87904fb815d35296952d8eac">PMU_REG_3P0_TOG_VBUS_SEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_TOG_VBUS_SEL_SHIFT)) &amp; PMU_REG_3P0_TOG_VBUS_SEL_MASK)</td></tr>
<tr class="separator:ga6a91c90e87904fb815d35296952d8eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga642a5f2da69ed82ad653fed5641e8bd4"><td class="memItemLeft" align="right" valign="top"><a id="ga642a5f2da69ed82ad653fed5641e8bd4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_TOG_OUTPUT_TRG_MASK</b>&#160;&#160;&#160;(0x1F00U)</td></tr>
<tr class="separator:ga642a5f2da69ed82ad653fed5641e8bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14711e6263c60296e3b0757a787067f"><td class="memItemLeft" align="right" valign="top"><a id="gaa14711e6263c60296e3b0757a787067f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_TOG_OUTPUT_TRG_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaa14711e6263c60296e3b0757a787067f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d3a831262379a16d7f9ca017fd24c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga3d3a831262379a16d7f9ca017fd24c05">PMU_REG_3P0_TOG_OUTPUT_TRG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_TOG_OUTPUT_TRG_SHIFT)) &amp; PMU_REG_3P0_TOG_OUTPUT_TRG_MASK)</td></tr>
<tr class="separator:ga3d3a831262379a16d7f9ca017fd24c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a95293f270fea99f1931ab8075c0cb3"><td class="memItemLeft" align="right" valign="top"><a id="ga2a95293f270fea99f1931ab8075c0cb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_TOG_BO_VDD3P0_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga2a95293f270fea99f1931ab8075c0cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae714a1978e60b5b84c8ee950e89e627d"><td class="memItemLeft" align="right" valign="top"><a id="gae714a1978e60b5b84c8ee950e89e627d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_TOG_BO_VDD3P0_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gae714a1978e60b5b84c8ee950e89e627d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga429a7a08e11ae8ea3c58c6a483091282"><td class="memItemLeft" align="right" valign="top"><a id="ga429a7a08e11ae8ea3c58c6a483091282"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_TOG_BO_VDD3P0</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_TOG_BO_VDD3P0_SHIFT)) &amp; PMU_REG_3P0_TOG_BO_VDD3P0_MASK)</td></tr>
<tr class="separator:ga429a7a08e11ae8ea3c58c6a483091282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c63063807034942e347a99d8e73d978"><td class="memItemLeft" align="right" valign="top"><a id="ga8c63063807034942e347a99d8e73d978"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_TOG_OK_VDD3P0_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga8c63063807034942e347a99d8e73d978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78bb41b56454a9f9b528eb6e3aaa4534"><td class="memItemLeft" align="right" valign="top"><a id="ga78bb41b56454a9f9b528eb6e3aaa4534"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_TOG_OK_VDD3P0_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga78bb41b56454a9f9b528eb6e3aaa4534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1794d7bdec8748425a385a01e0807f7c"><td class="memItemLeft" align="right" valign="top"><a id="ga1794d7bdec8748425a385a01e0807f7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_3P0_TOG_OK_VDD3P0</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_TOG_OK_VDD3P0_SHIFT)) &amp; PMU_REG_3P0_TOG_OK_VDD3P0_MASK)</td></tr>
<tr class="separator:ga1794d7bdec8748425a385a01e0807f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">REG_2P5 - Regulator 2P5 Register</h2></td></tr>
<tr class="memitem:ga4d0782b8b8359907441df40c313399ad"><td class="memItemLeft" align="right" valign="top"><a id="ga4d0782b8b8359907441df40c313399ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_ENABLE_LINREG_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga4d0782b8b8359907441df40c313399ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2e80fb685f7d7c413b7bdb0772ae389"><td class="memItemLeft" align="right" valign="top"><a id="gac2e80fb685f7d7c413b7bdb0772ae389"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_ENABLE_LINREG_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac2e80fb685f7d7c413b7bdb0772ae389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga644f381f433f057f8590c6e7f4d2014a"><td class="memItemLeft" align="right" valign="top"><a id="ga644f381f433f057f8590c6e7f4d2014a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_ENABLE_LINREG</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_ENABLE_LINREG_SHIFT)) &amp; PMU_REG_2P5_ENABLE_LINREG_MASK)</td></tr>
<tr class="separator:ga644f381f433f057f8590c6e7f4d2014a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga487df207bd01312339031b1c7983293a"><td class="memItemLeft" align="right" valign="top"><a id="ga487df207bd01312339031b1c7983293a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_ENABLE_BO_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga487df207bd01312339031b1c7983293a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ccafec62d4878962c1f2e2195b2885c"><td class="memItemLeft" align="right" valign="top"><a id="ga6ccafec62d4878962c1f2e2195b2885c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_ENABLE_BO_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga6ccafec62d4878962c1f2e2195b2885c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d983f6a5562faf9f7e9a8d771b2823c"><td class="memItemLeft" align="right" valign="top"><a id="ga7d983f6a5562faf9f7e9a8d771b2823c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_ENABLE_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_ENABLE_BO_SHIFT)) &amp; PMU_REG_2P5_ENABLE_BO_MASK)</td></tr>
<tr class="separator:ga7d983f6a5562faf9f7e9a8d771b2823c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6e20a8bfd56ce500c585de09b67a1d4"><td class="memItemLeft" align="right" valign="top"><a id="gac6e20a8bfd56ce500c585de09b67a1d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_ENABLE_ILIMIT_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gac6e20a8bfd56ce500c585de09b67a1d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42d039828f3018be26bc835e03057c7"><td class="memItemLeft" align="right" valign="top"><a id="gac42d039828f3018be26bc835e03057c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_ENABLE_ILIMIT_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gac42d039828f3018be26bc835e03057c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b29fc449bd2eab3c79dbb7de7029f3c"><td class="memItemLeft" align="right" valign="top"><a id="ga0b29fc449bd2eab3c79dbb7de7029f3c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_ENABLE_ILIMIT</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_ENABLE_ILIMIT_SHIFT)) &amp; PMU_REG_2P5_ENABLE_ILIMIT_MASK)</td></tr>
<tr class="separator:ga0b29fc449bd2eab3c79dbb7de7029f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace5fc85f048f19ce1762b5ec51cbb8d7"><td class="memItemLeft" align="right" valign="top"><a id="gace5fc85f048f19ce1762b5ec51cbb8d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_ENABLE_PULLDOWN_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gace5fc85f048f19ce1762b5ec51cbb8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga265c6743bf67718bab0a50a5a0ceaef6"><td class="memItemLeft" align="right" valign="top"><a id="ga265c6743bf67718bab0a50a5a0ceaef6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_ENABLE_PULLDOWN_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga265c6743bf67718bab0a50a5a0ceaef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd34a644b5e2878e62be03dce427b58"><td class="memItemLeft" align="right" valign="top"><a id="ga9fd34a644b5e2878e62be03dce427b58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_ENABLE_PULLDOWN</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_ENABLE_PULLDOWN_SHIFT)) &amp; PMU_REG_2P5_ENABLE_PULLDOWN_MASK)</td></tr>
<tr class="separator:ga9fd34a644b5e2878e62be03dce427b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4446397b1910e712aebfa07338ab338e"><td class="memItemLeft" align="right" valign="top"><a id="ga4446397b1910e712aebfa07338ab338e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_BO_OFFSET_MASK</b>&#160;&#160;&#160;(0x70U)</td></tr>
<tr class="separator:ga4446397b1910e712aebfa07338ab338e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac763b442b5b5424601d2e6991ea062e7"><td class="memItemLeft" align="right" valign="top"><a id="gac763b442b5b5424601d2e6991ea062e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_BO_OFFSET_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac763b442b5b5424601d2e6991ea062e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d6a4a2cda6a276803a281600d74ccc8"><td class="memItemLeft" align="right" valign="top"><a id="ga8d6a4a2cda6a276803a281600d74ccc8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_BO_OFFSET</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_BO_OFFSET_SHIFT)) &amp; PMU_REG_2P5_BO_OFFSET_MASK)</td></tr>
<tr class="separator:ga8d6a4a2cda6a276803a281600d74ccc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8095f299fa6a3bb5e2a66d09574820c"><td class="memItemLeft" align="right" valign="top"><a id="gad8095f299fa6a3bb5e2a66d09574820c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_OUTPUT_TRG_MASK</b>&#160;&#160;&#160;(0x1F00U)</td></tr>
<tr class="separator:gad8095f299fa6a3bb5e2a66d09574820c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4430aaf8bdffd7f8300e21f76b154673"><td class="memItemLeft" align="right" valign="top"><a id="ga4430aaf8bdffd7f8300e21f76b154673"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_OUTPUT_TRG_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga4430aaf8bdffd7f8300e21f76b154673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1ae6f35ee419e959bf8286a7268e1d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gae1ae6f35ee419e959bf8286a7268e1d6">PMU_REG_2P5_OUTPUT_TRG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_OUTPUT_TRG_SHIFT)) &amp; PMU_REG_2P5_OUTPUT_TRG_MASK)</td></tr>
<tr class="separator:gae1ae6f35ee419e959bf8286a7268e1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad02d97dc94d95023664bddfb0e63ddcf"><td class="memItemLeft" align="right" valign="top"><a id="gad02d97dc94d95023664bddfb0e63ddcf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_BO_VDD2P5_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:gad02d97dc94d95023664bddfb0e63ddcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7580918f43f9182971b1a228fdfe306"><td class="memItemLeft" align="right" valign="top"><a id="gae7580918f43f9182971b1a228fdfe306"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_BO_VDD2P5_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gae7580918f43f9182971b1a228fdfe306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e82e42b8221141c9a1c4f5f61c4d76b"><td class="memItemLeft" align="right" valign="top"><a id="ga9e82e42b8221141c9a1c4f5f61c4d76b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_BO_VDD2P5</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_BO_VDD2P5_SHIFT)) &amp; PMU_REG_2P5_BO_VDD2P5_MASK)</td></tr>
<tr class="separator:ga9e82e42b8221141c9a1c4f5f61c4d76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aace916a2c71c042da7786462cfa894"><td class="memItemLeft" align="right" valign="top"><a id="ga9aace916a2c71c042da7786462cfa894"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_OK_VDD2P5_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga9aace916a2c71c042da7786462cfa894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga535f0bbfc236dd837a59d68646b581fd"><td class="memItemLeft" align="right" valign="top"><a id="ga535f0bbfc236dd837a59d68646b581fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_OK_VDD2P5_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga535f0bbfc236dd837a59d68646b581fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652674fe809a51d11c4312cd02f24e90"><td class="memItemLeft" align="right" valign="top"><a id="ga652674fe809a51d11c4312cd02f24e90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_OK_VDD2P5</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_OK_VDD2P5_SHIFT)) &amp; PMU_REG_2P5_OK_VDD2P5_MASK)</td></tr>
<tr class="separator:ga652674fe809a51d11c4312cd02f24e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664ef73325b6369947d0d48ce8c98780"><td class="memItemLeft" align="right" valign="top"><a id="ga664ef73325b6369947d0d48ce8c98780"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_ENABLE_WEAK_LINREG_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga664ef73325b6369947d0d48ce8c98780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd04922f9ca6c972b8d111b9b6172ea8"><td class="memItemLeft" align="right" valign="top"><a id="gabd04922f9ca6c972b8d111b9b6172ea8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_ENABLE_WEAK_LINREG_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gabd04922f9ca6c972b8d111b9b6172ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aefd8c122fdbbc8a654352452386e0f"><td class="memItemLeft" align="right" valign="top"><a id="ga9aefd8c122fdbbc8a654352452386e0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_ENABLE_WEAK_LINREG</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_ENABLE_WEAK_LINREG_SHIFT)) &amp; PMU_REG_2P5_ENABLE_WEAK_LINREG_MASK)</td></tr>
<tr class="separator:ga9aefd8c122fdbbc8a654352452386e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">REG_2P5_SET - Regulator 2P5 Register</h2></td></tr>
<tr class="memitem:ga365bc750cbb7fd1660c5cc3f29637c58"><td class="memItemLeft" align="right" valign="top"><a id="ga365bc750cbb7fd1660c5cc3f29637c58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_SET_ENABLE_LINREG_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga365bc750cbb7fd1660c5cc3f29637c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad22468f98fed922a50bc45fb35ff703e"><td class="memItemLeft" align="right" valign="top"><a id="gad22468f98fed922a50bc45fb35ff703e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_SET_ENABLE_LINREG_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad22468f98fed922a50bc45fb35ff703e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ddacf124ac461d3cec26944a19d573b"><td class="memItemLeft" align="right" valign="top"><a id="ga5ddacf124ac461d3cec26944a19d573b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_SET_ENABLE_LINREG</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_SET_ENABLE_LINREG_SHIFT)) &amp; PMU_REG_2P5_SET_ENABLE_LINREG_MASK)</td></tr>
<tr class="separator:ga5ddacf124ac461d3cec26944a19d573b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63d8e90966b11bb9a1c26218f88de17c"><td class="memItemLeft" align="right" valign="top"><a id="ga63d8e90966b11bb9a1c26218f88de17c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_SET_ENABLE_BO_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga63d8e90966b11bb9a1c26218f88de17c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf66ce38b90b227cc4535a72cf613db9"><td class="memItemLeft" align="right" valign="top"><a id="gacf66ce38b90b227cc4535a72cf613db9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_SET_ENABLE_BO_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gacf66ce38b90b227cc4535a72cf613db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb7b930a424d4c49f5444b811e0191bf"><td class="memItemLeft" align="right" valign="top"><a id="gacb7b930a424d4c49f5444b811e0191bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_SET_ENABLE_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_SET_ENABLE_BO_SHIFT)) &amp; PMU_REG_2P5_SET_ENABLE_BO_MASK)</td></tr>
<tr class="separator:gacb7b930a424d4c49f5444b811e0191bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9577bc480bbf0762761dd018751f19df"><td class="memItemLeft" align="right" valign="top"><a id="ga9577bc480bbf0762761dd018751f19df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_SET_ENABLE_ILIMIT_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga9577bc480bbf0762761dd018751f19df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea7b886f3e18331d917c162cf56d5e6"><td class="memItemLeft" align="right" valign="top"><a id="ga3ea7b886f3e18331d917c162cf56d5e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_SET_ENABLE_ILIMIT_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga3ea7b886f3e18331d917c162cf56d5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f7510ba221b5f8088b8becc5b0bb3ba"><td class="memItemLeft" align="right" valign="top"><a id="ga2f7510ba221b5f8088b8becc5b0bb3ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_SET_ENABLE_ILIMIT</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_SET_ENABLE_ILIMIT_SHIFT)) &amp; PMU_REG_2P5_SET_ENABLE_ILIMIT_MASK)</td></tr>
<tr class="separator:ga2f7510ba221b5f8088b8becc5b0bb3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ff45f04483cc54842a57d3eebfcce95"><td class="memItemLeft" align="right" valign="top"><a id="ga3ff45f04483cc54842a57d3eebfcce95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_SET_ENABLE_PULLDOWN_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga3ff45f04483cc54842a57d3eebfcce95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e2fe2c7d25329eb20d44e0d6aa79708"><td class="memItemLeft" align="right" valign="top"><a id="ga3e2fe2c7d25329eb20d44e0d6aa79708"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_SET_ENABLE_PULLDOWN_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga3e2fe2c7d25329eb20d44e0d6aa79708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc42ce3bdeca7af116250db04c47bdeb"><td class="memItemLeft" align="right" valign="top"><a id="gadc42ce3bdeca7af116250db04c47bdeb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_SET_ENABLE_PULLDOWN</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_SET_ENABLE_PULLDOWN_SHIFT)) &amp; PMU_REG_2P5_SET_ENABLE_PULLDOWN_MASK)</td></tr>
<tr class="separator:gadc42ce3bdeca7af116250db04c47bdeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac406a2852716cdc1b8eccef19d8e9aaf"><td class="memItemLeft" align="right" valign="top"><a id="gac406a2852716cdc1b8eccef19d8e9aaf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_SET_BO_OFFSET_MASK</b>&#160;&#160;&#160;(0x70U)</td></tr>
<tr class="separator:gac406a2852716cdc1b8eccef19d8e9aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d6e3e639eec57f051b7bb2f3f2b11b9"><td class="memItemLeft" align="right" valign="top"><a id="ga8d6e3e639eec57f051b7bb2f3f2b11b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_SET_BO_OFFSET_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga8d6e3e639eec57f051b7bb2f3f2b11b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga875ec91c0888b98ab7d4cbc49c2b9ee7"><td class="memItemLeft" align="right" valign="top"><a id="ga875ec91c0888b98ab7d4cbc49c2b9ee7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_SET_BO_OFFSET</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_SET_BO_OFFSET_SHIFT)) &amp; PMU_REG_2P5_SET_BO_OFFSET_MASK)</td></tr>
<tr class="separator:ga875ec91c0888b98ab7d4cbc49c2b9ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11a89672ba1e1109e9e6800c056665e8"><td class="memItemLeft" align="right" valign="top"><a id="ga11a89672ba1e1109e9e6800c056665e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_SET_OUTPUT_TRG_MASK</b>&#160;&#160;&#160;(0x1F00U)</td></tr>
<tr class="separator:ga11a89672ba1e1109e9e6800c056665e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd05a035456ddca906240ef72f7b8e7d"><td class="memItemLeft" align="right" valign="top"><a id="gadd05a035456ddca906240ef72f7b8e7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_SET_OUTPUT_TRG_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gadd05a035456ddca906240ef72f7b8e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78371f438e0f252f3f2f8b3208a4e1e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga78371f438e0f252f3f2f8b3208a4e1e6">PMU_REG_2P5_SET_OUTPUT_TRG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_SET_OUTPUT_TRG_SHIFT)) &amp; PMU_REG_2P5_SET_OUTPUT_TRG_MASK)</td></tr>
<tr class="separator:ga78371f438e0f252f3f2f8b3208a4e1e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3025f7285b52bb7bd199f47b0a5d3c26"><td class="memItemLeft" align="right" valign="top"><a id="ga3025f7285b52bb7bd199f47b0a5d3c26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_SET_BO_VDD2P5_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga3025f7285b52bb7bd199f47b0a5d3c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7942ed2df247c17d94ad73c33815f592"><td class="memItemLeft" align="right" valign="top"><a id="ga7942ed2df247c17d94ad73c33815f592"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_SET_BO_VDD2P5_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga7942ed2df247c17d94ad73c33815f592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62b9e6955cb4a21f421b39c425177600"><td class="memItemLeft" align="right" valign="top"><a id="ga62b9e6955cb4a21f421b39c425177600"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_SET_BO_VDD2P5</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_SET_BO_VDD2P5_SHIFT)) &amp; PMU_REG_2P5_SET_BO_VDD2P5_MASK)</td></tr>
<tr class="separator:ga62b9e6955cb4a21f421b39c425177600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa263b0103ed241ac397854e6aca88887"><td class="memItemLeft" align="right" valign="top"><a id="gaa263b0103ed241ac397854e6aca88887"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_SET_OK_VDD2P5_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:gaa263b0103ed241ac397854e6aca88887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b29d668f02caa7ff5cbacf5f3f02cc"><td class="memItemLeft" align="right" valign="top"><a id="ga57b29d668f02caa7ff5cbacf5f3f02cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_SET_OK_VDD2P5_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga57b29d668f02caa7ff5cbacf5f3f02cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b9ddd3ba695c9fe1789e3f33be1df27"><td class="memItemLeft" align="right" valign="top"><a id="ga5b9ddd3ba695c9fe1789e3f33be1df27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_SET_OK_VDD2P5</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_SET_OK_VDD2P5_SHIFT)) &amp; PMU_REG_2P5_SET_OK_VDD2P5_MASK)</td></tr>
<tr class="separator:ga5b9ddd3ba695c9fe1789e3f33be1df27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f545bbabe8cc6ba9063ac3fb8b469d2"><td class="memItemLeft" align="right" valign="top"><a id="ga4f545bbabe8cc6ba9063ac3fb8b469d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_SET_ENABLE_WEAK_LINREG_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga4f545bbabe8cc6ba9063ac3fb8b469d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf26c2c92fd3056bd82740c3fcccd12b0"><td class="memItemLeft" align="right" valign="top"><a id="gaf26c2c92fd3056bd82740c3fcccd12b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_SET_ENABLE_WEAK_LINREG_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaf26c2c92fd3056bd82740c3fcccd12b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0264e23d4effa3fc02b66d6d5f203f8"><td class="memItemLeft" align="right" valign="top"><a id="gad0264e23d4effa3fc02b66d6d5f203f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_SET_ENABLE_WEAK_LINREG</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_SET_ENABLE_WEAK_LINREG_SHIFT)) &amp; PMU_REG_2P5_SET_ENABLE_WEAK_LINREG_MASK)</td></tr>
<tr class="separator:gad0264e23d4effa3fc02b66d6d5f203f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">REG_2P5_CLR - Regulator 2P5 Register</h2></td></tr>
<tr class="memitem:ga8e867eaaeb1818d05b15acedf1103741"><td class="memItemLeft" align="right" valign="top"><a id="ga8e867eaaeb1818d05b15acedf1103741"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_CLR_ENABLE_LINREG_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga8e867eaaeb1818d05b15acedf1103741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b00b5412ca7ac25b47091b160738ce"><td class="memItemLeft" align="right" valign="top"><a id="ga44b00b5412ca7ac25b47091b160738ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_CLR_ENABLE_LINREG_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga44b00b5412ca7ac25b47091b160738ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6c9bfa09dc9f8bef469d346318aba63"><td class="memItemLeft" align="right" valign="top"><a id="gaa6c9bfa09dc9f8bef469d346318aba63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_CLR_ENABLE_LINREG</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_CLR_ENABLE_LINREG_SHIFT)) &amp; PMU_REG_2P5_CLR_ENABLE_LINREG_MASK)</td></tr>
<tr class="separator:gaa6c9bfa09dc9f8bef469d346318aba63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa975296bea476fa73c9881486e57716e"><td class="memItemLeft" align="right" valign="top"><a id="gaa975296bea476fa73c9881486e57716e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_CLR_ENABLE_BO_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gaa975296bea476fa73c9881486e57716e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e72521b658c6f9d38858f057c1eb61"><td class="memItemLeft" align="right" valign="top"><a id="ga56e72521b658c6f9d38858f057c1eb61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_CLR_ENABLE_BO_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga56e72521b658c6f9d38858f057c1eb61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40630935e502a4261943ee756622b0ed"><td class="memItemLeft" align="right" valign="top"><a id="ga40630935e502a4261943ee756622b0ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_CLR_ENABLE_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_CLR_ENABLE_BO_SHIFT)) &amp; PMU_REG_2P5_CLR_ENABLE_BO_MASK)</td></tr>
<tr class="separator:ga40630935e502a4261943ee756622b0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4ace7ce356c3656e018f8e6b562400"><td class="memItemLeft" align="right" valign="top"><a id="ga4a4ace7ce356c3656e018f8e6b562400"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_CLR_ENABLE_ILIMIT_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga4a4ace7ce356c3656e018f8e6b562400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69dd40b18f53ff570225eb7910f88898"><td class="memItemLeft" align="right" valign="top"><a id="ga69dd40b18f53ff570225eb7910f88898"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_CLR_ENABLE_ILIMIT_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga69dd40b18f53ff570225eb7910f88898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a8a659e7b4f941b494a7100776d5e25"><td class="memItemLeft" align="right" valign="top"><a id="ga9a8a659e7b4f941b494a7100776d5e25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_CLR_ENABLE_ILIMIT</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_CLR_ENABLE_ILIMIT_SHIFT)) &amp; PMU_REG_2P5_CLR_ENABLE_ILIMIT_MASK)</td></tr>
<tr class="separator:ga9a8a659e7b4f941b494a7100776d5e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd23e6a0dbb8867b456251edf8af1fa9"><td class="memItemLeft" align="right" valign="top"><a id="gabd23e6a0dbb8867b456251edf8af1fa9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_CLR_ENABLE_PULLDOWN_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gabd23e6a0dbb8867b456251edf8af1fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89dbf1b44ed478eb30a7f3949d837e5e"><td class="memItemLeft" align="right" valign="top"><a id="ga89dbf1b44ed478eb30a7f3949d837e5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_CLR_ENABLE_PULLDOWN_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga89dbf1b44ed478eb30a7f3949d837e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabe62110a5eeb2b7219e90d32d0d0f26"><td class="memItemLeft" align="right" valign="top"><a id="gaabe62110a5eeb2b7219e90d32d0d0f26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_CLR_ENABLE_PULLDOWN</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_CLR_ENABLE_PULLDOWN_SHIFT)) &amp; PMU_REG_2P5_CLR_ENABLE_PULLDOWN_MASK)</td></tr>
<tr class="separator:gaabe62110a5eeb2b7219e90d32d0d0f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3606add2dafd77df086ce6ee2b204258"><td class="memItemLeft" align="right" valign="top"><a id="ga3606add2dafd77df086ce6ee2b204258"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_CLR_BO_OFFSET_MASK</b>&#160;&#160;&#160;(0x70U)</td></tr>
<tr class="separator:ga3606add2dafd77df086ce6ee2b204258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc9f5e1163971e214139a5551c7013a6"><td class="memItemLeft" align="right" valign="top"><a id="gabc9f5e1163971e214139a5551c7013a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_CLR_BO_OFFSET_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gabc9f5e1163971e214139a5551c7013a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a306c3d86f31fe687f650bfbdc5db44"><td class="memItemLeft" align="right" valign="top"><a id="ga2a306c3d86f31fe687f650bfbdc5db44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_CLR_BO_OFFSET</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_CLR_BO_OFFSET_SHIFT)) &amp; PMU_REG_2P5_CLR_BO_OFFSET_MASK)</td></tr>
<tr class="separator:ga2a306c3d86f31fe687f650bfbdc5db44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3b57d880dc053431648d913289957a9"><td class="memItemLeft" align="right" valign="top"><a id="gad3b57d880dc053431648d913289957a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_CLR_OUTPUT_TRG_MASK</b>&#160;&#160;&#160;(0x1F00U)</td></tr>
<tr class="separator:gad3b57d880dc053431648d913289957a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b249b5194e98c6ee1143e3766b7f1a"><td class="memItemLeft" align="right" valign="top"><a id="gaa0b249b5194e98c6ee1143e3766b7f1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_CLR_OUTPUT_TRG_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaa0b249b5194e98c6ee1143e3766b7f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6dc420d44d8b62001847220300149cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gae6dc420d44d8b62001847220300149cb">PMU_REG_2P5_CLR_OUTPUT_TRG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_CLR_OUTPUT_TRG_SHIFT)) &amp; PMU_REG_2P5_CLR_OUTPUT_TRG_MASK)</td></tr>
<tr class="separator:gae6dc420d44d8b62001847220300149cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71e5627e1ba423a8cc80a02c6e0971b9"><td class="memItemLeft" align="right" valign="top"><a id="ga71e5627e1ba423a8cc80a02c6e0971b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_CLR_BO_VDD2P5_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga71e5627e1ba423a8cc80a02c6e0971b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b88af595956f37e8971921eb8c7ebe"><td class="memItemLeft" align="right" valign="top"><a id="ga00b88af595956f37e8971921eb8c7ebe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_CLR_BO_VDD2P5_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga00b88af595956f37e8971921eb8c7ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ecdfc1a810522e8ca17ae4ec6dfefec"><td class="memItemLeft" align="right" valign="top"><a id="ga3ecdfc1a810522e8ca17ae4ec6dfefec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_CLR_BO_VDD2P5</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_CLR_BO_VDD2P5_SHIFT)) &amp; PMU_REG_2P5_CLR_BO_VDD2P5_MASK)</td></tr>
<tr class="separator:ga3ecdfc1a810522e8ca17ae4ec6dfefec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d762f6b3f74c4051d28d9232426d1b"><td class="memItemLeft" align="right" valign="top"><a id="ga28d762f6b3f74c4051d28d9232426d1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_CLR_OK_VDD2P5_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga28d762f6b3f74c4051d28d9232426d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40c1ce8acb98a12dd7504eff54d0d5cc"><td class="memItemLeft" align="right" valign="top"><a id="ga40c1ce8acb98a12dd7504eff54d0d5cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_CLR_OK_VDD2P5_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga40c1ce8acb98a12dd7504eff54d0d5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e6269f1519e46b92a947427989cb232"><td class="memItemLeft" align="right" valign="top"><a id="ga7e6269f1519e46b92a947427989cb232"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_CLR_OK_VDD2P5</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_CLR_OK_VDD2P5_SHIFT)) &amp; PMU_REG_2P5_CLR_OK_VDD2P5_MASK)</td></tr>
<tr class="separator:ga7e6269f1519e46b92a947427989cb232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f7280ff31620644255af1a73f060429"><td class="memItemLeft" align="right" valign="top"><a id="ga1f7280ff31620644255af1a73f060429"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_CLR_ENABLE_WEAK_LINREG_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga1f7280ff31620644255af1a73f060429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc196dd1152d786ff2b1ca1fd5135ecb"><td class="memItemLeft" align="right" valign="top"><a id="gadc196dd1152d786ff2b1ca1fd5135ecb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_CLR_ENABLE_WEAK_LINREG_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gadc196dd1152d786ff2b1ca1fd5135ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc48ba26387773c71e424dfcdd5ea9c1"><td class="memItemLeft" align="right" valign="top"><a id="gacc48ba26387773c71e424dfcdd5ea9c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_CLR_ENABLE_WEAK_LINREG</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_CLR_ENABLE_WEAK_LINREG_SHIFT)) &amp; PMU_REG_2P5_CLR_ENABLE_WEAK_LINREG_MASK)</td></tr>
<tr class="separator:gacc48ba26387773c71e424dfcdd5ea9c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">REG_2P5_TOG - Regulator 2P5 Register</h2></td></tr>
<tr class="memitem:gaed46709de1b80b75241d665b5e0f1668"><td class="memItemLeft" align="right" valign="top"><a id="gaed46709de1b80b75241d665b5e0f1668"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_TOG_ENABLE_LINREG_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gaed46709de1b80b75241d665b5e0f1668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd99401507653bb764f86dd7d19f0554"><td class="memItemLeft" align="right" valign="top"><a id="gacd99401507653bb764f86dd7d19f0554"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_TOG_ENABLE_LINREG_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacd99401507653bb764f86dd7d19f0554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e298f086cdf42cee50798f1b29f5844"><td class="memItemLeft" align="right" valign="top"><a id="ga7e298f086cdf42cee50798f1b29f5844"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_TOG_ENABLE_LINREG</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_TOG_ENABLE_LINREG_SHIFT)) &amp; PMU_REG_2P5_TOG_ENABLE_LINREG_MASK)</td></tr>
<tr class="separator:ga7e298f086cdf42cee50798f1b29f5844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga550c2debee6669eccf879c144e72e2ac"><td class="memItemLeft" align="right" valign="top"><a id="ga550c2debee6669eccf879c144e72e2ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_TOG_ENABLE_BO_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga550c2debee6669eccf879c144e72e2ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bc14342a099ac177fededaa7254f6f0"><td class="memItemLeft" align="right" valign="top"><a id="ga4bc14342a099ac177fededaa7254f6f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_TOG_ENABLE_BO_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4bc14342a099ac177fededaa7254f6f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef2964bc8a7a10a16ca7480308fc4b50"><td class="memItemLeft" align="right" valign="top"><a id="gaef2964bc8a7a10a16ca7480308fc4b50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_TOG_ENABLE_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_TOG_ENABLE_BO_SHIFT)) &amp; PMU_REG_2P5_TOG_ENABLE_BO_MASK)</td></tr>
<tr class="separator:gaef2964bc8a7a10a16ca7480308fc4b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e754dc7c7dff6bf88174f42daa82f93"><td class="memItemLeft" align="right" valign="top"><a id="ga5e754dc7c7dff6bf88174f42daa82f93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_TOG_ENABLE_ILIMIT_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga5e754dc7c7dff6bf88174f42daa82f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3d2f298ea11b70fe0c247382e4cdb84"><td class="memItemLeft" align="right" valign="top"><a id="gac3d2f298ea11b70fe0c247382e4cdb84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_TOG_ENABLE_ILIMIT_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gac3d2f298ea11b70fe0c247382e4cdb84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26677b6b64f84e20249a1672c42d23d1"><td class="memItemLeft" align="right" valign="top"><a id="ga26677b6b64f84e20249a1672c42d23d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_TOG_ENABLE_ILIMIT</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_TOG_ENABLE_ILIMIT_SHIFT)) &amp; PMU_REG_2P5_TOG_ENABLE_ILIMIT_MASK)</td></tr>
<tr class="separator:ga26677b6b64f84e20249a1672c42d23d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6cd0783149d2c62d9d8ad3d5fc6880d"><td class="memItemLeft" align="right" valign="top"><a id="gaf6cd0783149d2c62d9d8ad3d5fc6880d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_TOG_ENABLE_PULLDOWN_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gaf6cd0783149d2c62d9d8ad3d5fc6880d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f096ee98e83c63a910eddea0574af58"><td class="memItemLeft" align="right" valign="top"><a id="ga4f096ee98e83c63a910eddea0574af58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_TOG_ENABLE_PULLDOWN_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga4f096ee98e83c63a910eddea0574af58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga780c94f9202e2923bb564ac5cead69e9"><td class="memItemLeft" align="right" valign="top"><a id="ga780c94f9202e2923bb564ac5cead69e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_TOG_ENABLE_PULLDOWN</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_TOG_ENABLE_PULLDOWN_SHIFT)) &amp; PMU_REG_2P5_TOG_ENABLE_PULLDOWN_MASK)</td></tr>
<tr class="separator:ga780c94f9202e2923bb564ac5cead69e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20487d71f18660bbe8f139019fdb152a"><td class="memItemLeft" align="right" valign="top"><a id="ga20487d71f18660bbe8f139019fdb152a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_TOG_BO_OFFSET_MASK</b>&#160;&#160;&#160;(0x70U)</td></tr>
<tr class="separator:ga20487d71f18660bbe8f139019fdb152a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3de36b87fb3663873163779ea458b3"><td class="memItemLeft" align="right" valign="top"><a id="gaae3de36b87fb3663873163779ea458b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_TOG_BO_OFFSET_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaae3de36b87fb3663873163779ea458b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eec1df53e3a38f4035383c9579915cb"><td class="memItemLeft" align="right" valign="top"><a id="ga3eec1df53e3a38f4035383c9579915cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_TOG_BO_OFFSET</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_TOG_BO_OFFSET_SHIFT)) &amp; PMU_REG_2P5_TOG_BO_OFFSET_MASK)</td></tr>
<tr class="separator:ga3eec1df53e3a38f4035383c9579915cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab74e2e559a3c991edf1ee246e58c120f"><td class="memItemLeft" align="right" valign="top"><a id="gab74e2e559a3c991edf1ee246e58c120f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_TOG_OUTPUT_TRG_MASK</b>&#160;&#160;&#160;(0x1F00U)</td></tr>
<tr class="separator:gab74e2e559a3c991edf1ee246e58c120f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb3d70c4987524ffc21ada969e04bbb3"><td class="memItemLeft" align="right" valign="top"><a id="gafb3d70c4987524ffc21ada969e04bbb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_TOG_OUTPUT_TRG_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gafb3d70c4987524ffc21ada969e04bbb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88022e73c5ff9e7c9ee9a12a9f7bc32b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga88022e73c5ff9e7c9ee9a12a9f7bc32b">PMU_REG_2P5_TOG_OUTPUT_TRG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_TOG_OUTPUT_TRG_SHIFT)) &amp; PMU_REG_2P5_TOG_OUTPUT_TRG_MASK)</td></tr>
<tr class="separator:ga88022e73c5ff9e7c9ee9a12a9f7bc32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4618747a9f566e1dfa8a78f04c518847"><td class="memItemLeft" align="right" valign="top"><a id="ga4618747a9f566e1dfa8a78f04c518847"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_TOG_BO_VDD2P5_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga4618747a9f566e1dfa8a78f04c518847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0062c935d41d56b06054237de3934ed"><td class="memItemLeft" align="right" valign="top"><a id="gaf0062c935d41d56b06054237de3934ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_TOG_BO_VDD2P5_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf0062c935d41d56b06054237de3934ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fb9cb951f6d8eaf37b80f7bd37f1e07"><td class="memItemLeft" align="right" valign="top"><a id="ga0fb9cb951f6d8eaf37b80f7bd37f1e07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_TOG_BO_VDD2P5</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_TOG_BO_VDD2P5_SHIFT)) &amp; PMU_REG_2P5_TOG_BO_VDD2P5_MASK)</td></tr>
<tr class="separator:ga0fb9cb951f6d8eaf37b80f7bd37f1e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3901d9fc2f6ec541c9104defdcca529d"><td class="memItemLeft" align="right" valign="top"><a id="ga3901d9fc2f6ec541c9104defdcca529d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_TOG_OK_VDD2P5_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga3901d9fc2f6ec541c9104defdcca529d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e5b04c7009c4a424ae97a23e290b0a0"><td class="memItemLeft" align="right" valign="top"><a id="ga6e5b04c7009c4a424ae97a23e290b0a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_TOG_OK_VDD2P5_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga6e5b04c7009c4a424ae97a23e290b0a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cfed5ae4a7157796136ecbe3f037d08"><td class="memItemLeft" align="right" valign="top"><a id="ga0cfed5ae4a7157796136ecbe3f037d08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_TOG_OK_VDD2P5</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_TOG_OK_VDD2P5_SHIFT)) &amp; PMU_REG_2P5_TOG_OK_VDD2P5_MASK)</td></tr>
<tr class="separator:ga0cfed5ae4a7157796136ecbe3f037d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa05fb17e5c7965d94e0f1361aef203"><td class="memItemLeft" align="right" valign="top"><a id="ga1aa05fb17e5c7965d94e0f1361aef203"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_TOG_ENABLE_WEAK_LINREG_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga1aa05fb17e5c7965d94e0f1361aef203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98993dc2ae947ad39fc28a86e5259671"><td class="memItemLeft" align="right" valign="top"><a id="ga98993dc2ae947ad39fc28a86e5259671"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_TOG_ENABLE_WEAK_LINREG_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga98993dc2ae947ad39fc28a86e5259671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f663b5a48f31ef791c37bf84e554fe"><td class="memItemLeft" align="right" valign="top"><a id="ga37f663b5a48f31ef791c37bf84e554fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_2P5_TOG_ENABLE_WEAK_LINREG</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_TOG_ENABLE_WEAK_LINREG_SHIFT)) &amp; PMU_REG_2P5_TOG_ENABLE_WEAK_LINREG_MASK)</td></tr>
<tr class="separator:ga37f663b5a48f31ef791c37bf84e554fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">REG_CORE - Digital Regulator Core Register</h2></td></tr>
<tr class="memitem:ga6f48727bb7101d275d4858a229c4be98"><td class="memItemLeft" align="right" valign="top"><a id="ga6f48727bb7101d275d4858a229c4be98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_REG0_TARG_MASK</b>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:ga6f48727bb7101d275d4858a229c4be98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0d2af07a5f1676013b2dca4a700ee3e"><td class="memItemLeft" align="right" valign="top"><a id="gaf0d2af07a5f1676013b2dca4a700ee3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_REG0_TARG_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf0d2af07a5f1676013b2dca4a700ee3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6b584dcd3aeaf137ff58302da33608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga2d6b584dcd3aeaf137ff58302da33608">PMU_REG_CORE_REG0_TARG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_REG0_TARG_SHIFT)) &amp; PMU_REG_CORE_REG0_TARG_MASK)</td></tr>
<tr class="separator:ga2d6b584dcd3aeaf137ff58302da33608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37feb97d5a73f9ef969de461c59d2e84"><td class="memItemLeft" align="right" valign="top"><a id="ga37feb97d5a73f9ef969de461c59d2e84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_REG0_ADJ_MASK</b>&#160;&#160;&#160;(0x1E0U)</td></tr>
<tr class="separator:ga37feb97d5a73f9ef969de461c59d2e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab408e06297f30b3fb47caecd7087895"><td class="memItemLeft" align="right" valign="top"><a id="gaab408e06297f30b3fb47caecd7087895"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_REG0_ADJ_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaab408e06297f30b3fb47caecd7087895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e9d0d2278fd3776b7a7848795a994e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga7e9d0d2278fd3776b7a7848795a994e6">PMU_REG_CORE_REG0_ADJ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_REG0_ADJ_SHIFT)) &amp; PMU_REG_CORE_REG0_ADJ_MASK)</td></tr>
<tr class="separator:ga7e9d0d2278fd3776b7a7848795a994e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e74d758519f6649ad50bc1ed583f9eb"><td class="memItemLeft" align="right" valign="top"><a id="ga5e74d758519f6649ad50bc1ed583f9eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_REG1_TARG_MASK</b>&#160;&#160;&#160;(0x3E00U)</td></tr>
<tr class="separator:ga5e74d758519f6649ad50bc1ed583f9eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa98cdd2a212af70565f79dd866059c1c"><td class="memItemLeft" align="right" valign="top"><a id="gaa98cdd2a212af70565f79dd866059c1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_REG1_TARG_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaa98cdd2a212af70565f79dd866059c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad78a47828c5615e2629139c72ba86d05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gad78a47828c5615e2629139c72ba86d05">PMU_REG_CORE_REG1_TARG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_REG1_TARG_SHIFT)) &amp; PMU_REG_CORE_REG1_TARG_MASK)</td></tr>
<tr class="separator:gad78a47828c5615e2629139c72ba86d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57f3857ed8fbbd7e22e2a316e4eeb6c8"><td class="memItemLeft" align="right" valign="top"><a id="ga57f3857ed8fbbd7e22e2a316e4eeb6c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_REG1_ADJ_MASK</b>&#160;&#160;&#160;(0x3C000U)</td></tr>
<tr class="separator:ga57f3857ed8fbbd7e22e2a316e4eeb6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e8180e99278bfece8eb600eb4672c06"><td class="memItemLeft" align="right" valign="top"><a id="ga6e8180e99278bfece8eb600eb4672c06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_REG1_ADJ_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga6e8180e99278bfece8eb600eb4672c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6ccc1586b5cda8d11bdfd77d3054c69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gae6ccc1586b5cda8d11bdfd77d3054c69">PMU_REG_CORE_REG1_ADJ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_REG1_ADJ_SHIFT)) &amp; PMU_REG_CORE_REG1_ADJ_MASK)</td></tr>
<tr class="separator:gae6ccc1586b5cda8d11bdfd77d3054c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0781c118969254d0ca69f52d5b0ec011"><td class="memItemLeft" align="right" valign="top"><a id="ga0781c118969254d0ca69f52d5b0ec011"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_REG2_TARG_MASK</b>&#160;&#160;&#160;(0x7C0000U)</td></tr>
<tr class="separator:ga0781c118969254d0ca69f52d5b0ec011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae0787518d449db874e0f30aa1c4dbac"><td class="memItemLeft" align="right" valign="top"><a id="gaae0787518d449db874e0f30aa1c4dbac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_REG2_TARG_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaae0787518d449db874e0f30aa1c4dbac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e23ead8a726ac10f4dda690810ec6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga74e23ead8a726ac10f4dda690810ec6d">PMU_REG_CORE_REG2_TARG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_REG2_TARG_SHIFT)) &amp; PMU_REG_CORE_REG2_TARG_MASK)</td></tr>
<tr class="separator:ga74e23ead8a726ac10f4dda690810ec6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga464151f9f86eaeb483639d9c6fc79334"><td class="memItemLeft" align="right" valign="top"><a id="ga464151f9f86eaeb483639d9c6fc79334"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_REG2_ADJ_MASK</b>&#160;&#160;&#160;(0x7800000U)</td></tr>
<tr class="separator:ga464151f9f86eaeb483639d9c6fc79334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf61b7e671556f3f2c728fcfb9e0eeb71"><td class="memItemLeft" align="right" valign="top"><a id="gaf61b7e671556f3f2c728fcfb9e0eeb71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_REG2_ADJ_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gaf61b7e671556f3f2c728fcfb9e0eeb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ab95bcc32c9d87eb1b586de3e9855fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga4ab95bcc32c9d87eb1b586de3e9855fa">PMU_REG_CORE_REG2_ADJ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_REG2_ADJ_SHIFT)) &amp; PMU_REG_CORE_REG2_ADJ_MASK)</td></tr>
<tr class="separator:ga4ab95bcc32c9d87eb1b586de3e9855fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga104631338c913e241776c268ed69a225"><td class="memItemLeft" align="right" valign="top"><a id="ga104631338c913e241776c268ed69a225"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_RAMP_RATE_MASK</b>&#160;&#160;&#160;(0x18000000U)</td></tr>
<tr class="separator:ga104631338c913e241776c268ed69a225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46937cea799892f8a798ebfd8166a248"><td class="memItemLeft" align="right" valign="top"><a id="ga46937cea799892f8a798ebfd8166a248"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_RAMP_RATE_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga46937cea799892f8a798ebfd8166a248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga339a0bc9223a4d71c45fb5186837f22a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga339a0bc9223a4d71c45fb5186837f22a">PMU_REG_CORE_RAMP_RATE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_RAMP_RATE_SHIFT)) &amp; PMU_REG_CORE_RAMP_RATE_MASK)</td></tr>
<tr class="separator:ga339a0bc9223a4d71c45fb5186837f22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb22561f3e83b88feb9cf6b8b74975ba"><td class="memItemLeft" align="right" valign="top"><a id="gadb22561f3e83b88feb9cf6b8b74975ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_FET_ODRIVE_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gadb22561f3e83b88feb9cf6b8b74975ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c0ec319ae34c65bdc1d2beef38e435"><td class="memItemLeft" align="right" valign="top"><a id="gae4c0ec319ae34c65bdc1d2beef38e435"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_FET_ODRIVE_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gae4c0ec319ae34c65bdc1d2beef38e435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cd640d32c985f407d8221bc829adb6"><td class="memItemLeft" align="right" valign="top"><a id="ga54cd640d32c985f407d8221bc829adb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_FET_ODRIVE</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_FET_ODRIVE_SHIFT)) &amp; PMU_REG_CORE_FET_ODRIVE_MASK)</td></tr>
<tr class="separator:ga54cd640d32c985f407d8221bc829adb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">REG_CORE_SET - Digital Regulator Core Register</h2></td></tr>
<tr class="memitem:ga178a435e2747b7d798e80127c325130d"><td class="memItemLeft" align="right" valign="top"><a id="ga178a435e2747b7d798e80127c325130d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_SET_REG0_TARG_MASK</b>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:ga178a435e2747b7d798e80127c325130d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8336aa12aca9b29b9d9b8a794b95623"><td class="memItemLeft" align="right" valign="top"><a id="gab8336aa12aca9b29b9d9b8a794b95623"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_SET_REG0_TARG_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab8336aa12aca9b29b9d9b8a794b95623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaab3c55879c865760cf6235e8f1ee90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gaaaab3c55879c865760cf6235e8f1ee90">PMU_REG_CORE_SET_REG0_TARG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_SET_REG0_TARG_SHIFT)) &amp; PMU_REG_CORE_SET_REG0_TARG_MASK)</td></tr>
<tr class="separator:gaaaab3c55879c865760cf6235e8f1ee90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b74b7338b179fa756dd7791502e64ee"><td class="memItemLeft" align="right" valign="top"><a id="ga6b74b7338b179fa756dd7791502e64ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_SET_REG0_ADJ_MASK</b>&#160;&#160;&#160;(0x1E0U)</td></tr>
<tr class="separator:ga6b74b7338b179fa756dd7791502e64ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga430a10aefcf432e6abbc606b508beb03"><td class="memItemLeft" align="right" valign="top"><a id="ga430a10aefcf432e6abbc606b508beb03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_SET_REG0_ADJ_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga430a10aefcf432e6abbc606b508beb03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dc2bd8f7385c7744eaaf6ccde91e430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga1dc2bd8f7385c7744eaaf6ccde91e430">PMU_REG_CORE_SET_REG0_ADJ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_SET_REG0_ADJ_SHIFT)) &amp; PMU_REG_CORE_SET_REG0_ADJ_MASK)</td></tr>
<tr class="separator:ga1dc2bd8f7385c7744eaaf6ccde91e430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661c748e270ed5e7a7552c4b45f6d3aa"><td class="memItemLeft" align="right" valign="top"><a id="ga661c748e270ed5e7a7552c4b45f6d3aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_SET_REG1_TARG_MASK</b>&#160;&#160;&#160;(0x3E00U)</td></tr>
<tr class="separator:ga661c748e270ed5e7a7552c4b45f6d3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d4513e679738a58b277009ccecc60a"><td class="memItemLeft" align="right" valign="top"><a id="ga53d4513e679738a58b277009ccecc60a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_SET_REG1_TARG_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga53d4513e679738a58b277009ccecc60a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd50325132b8523fed4498c5656d9ddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gabd50325132b8523fed4498c5656d9ddf">PMU_REG_CORE_SET_REG1_TARG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_SET_REG1_TARG_SHIFT)) &amp; PMU_REG_CORE_SET_REG1_TARG_MASK)</td></tr>
<tr class="separator:gabd50325132b8523fed4498c5656d9ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed96f6812414dc756454f02926747c47"><td class="memItemLeft" align="right" valign="top"><a id="gaed96f6812414dc756454f02926747c47"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_SET_REG1_ADJ_MASK</b>&#160;&#160;&#160;(0x3C000U)</td></tr>
<tr class="separator:gaed96f6812414dc756454f02926747c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2da9184f1af0df804204fd0bb3fdbb9"><td class="memItemLeft" align="right" valign="top"><a id="gae2da9184f1af0df804204fd0bb3fdbb9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_SET_REG1_ADJ_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gae2da9184f1af0df804204fd0bb3fdbb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada4ca55707a989b8e20e7d533eed6902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gada4ca55707a989b8e20e7d533eed6902">PMU_REG_CORE_SET_REG1_ADJ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_SET_REG1_ADJ_SHIFT)) &amp; PMU_REG_CORE_SET_REG1_ADJ_MASK)</td></tr>
<tr class="separator:gada4ca55707a989b8e20e7d533eed6902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga897bb42de368ea48097b34c6d61ab6ac"><td class="memItemLeft" align="right" valign="top"><a id="ga897bb42de368ea48097b34c6d61ab6ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_SET_REG2_TARG_MASK</b>&#160;&#160;&#160;(0x7C0000U)</td></tr>
<tr class="separator:ga897bb42de368ea48097b34c6d61ab6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dc0be2c4a7527a872651902933d5335"><td class="memItemLeft" align="right" valign="top"><a id="ga9dc0be2c4a7527a872651902933d5335"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_SET_REG2_TARG_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga9dc0be2c4a7527a872651902933d5335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga842812bb106ac700ff63388b36066d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga842812bb106ac700ff63388b36066d31">PMU_REG_CORE_SET_REG2_TARG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_SET_REG2_TARG_SHIFT)) &amp; PMU_REG_CORE_SET_REG2_TARG_MASK)</td></tr>
<tr class="separator:ga842812bb106ac700ff63388b36066d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a08f8242ad9178510373009cd72dfab"><td class="memItemLeft" align="right" valign="top"><a id="ga8a08f8242ad9178510373009cd72dfab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_SET_REG2_ADJ_MASK</b>&#160;&#160;&#160;(0x7800000U)</td></tr>
<tr class="separator:ga8a08f8242ad9178510373009cd72dfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa513eb41c607c199d3e407f96fcb5b98"><td class="memItemLeft" align="right" valign="top"><a id="gaa513eb41c607c199d3e407f96fcb5b98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_SET_REG2_ADJ_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gaa513eb41c607c199d3e407f96fcb5b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga177ce90368053d2a537e37adce7717f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga177ce90368053d2a537e37adce7717f9">PMU_REG_CORE_SET_REG2_ADJ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_SET_REG2_ADJ_SHIFT)) &amp; PMU_REG_CORE_SET_REG2_ADJ_MASK)</td></tr>
<tr class="separator:ga177ce90368053d2a537e37adce7717f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8910fef09689314069373c437d8d1fb2"><td class="memItemLeft" align="right" valign="top"><a id="ga8910fef09689314069373c437d8d1fb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_SET_RAMP_RATE_MASK</b>&#160;&#160;&#160;(0x18000000U)</td></tr>
<tr class="separator:ga8910fef09689314069373c437d8d1fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e0d86abd18c861ec2c341521df95b85"><td class="memItemLeft" align="right" valign="top"><a id="ga5e0d86abd18c861ec2c341521df95b85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_SET_RAMP_RATE_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga5e0d86abd18c861ec2c341521df95b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ece7b14e6e4bcb78d8f417e100c85eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga6ece7b14e6e4bcb78d8f417e100c85eb">PMU_REG_CORE_SET_RAMP_RATE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_SET_RAMP_RATE_SHIFT)) &amp; PMU_REG_CORE_SET_RAMP_RATE_MASK)</td></tr>
<tr class="separator:ga6ece7b14e6e4bcb78d8f417e100c85eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552703a23855f89e54ff20f9606d7f40"><td class="memItemLeft" align="right" valign="top"><a id="ga552703a23855f89e54ff20f9606d7f40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_SET_FET_ODRIVE_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga552703a23855f89e54ff20f9606d7f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf91e0867f73a4d8bbc9527f4e9377837"><td class="memItemLeft" align="right" valign="top"><a id="gaf91e0867f73a4d8bbc9527f4e9377837"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_SET_FET_ODRIVE_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gaf91e0867f73a4d8bbc9527f4e9377837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a5306fb3710a5f1ee5660c7d4db8e6"><td class="memItemLeft" align="right" valign="top"><a id="ga82a5306fb3710a5f1ee5660c7d4db8e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_SET_FET_ODRIVE</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_SET_FET_ODRIVE_SHIFT)) &amp; PMU_REG_CORE_SET_FET_ODRIVE_MASK)</td></tr>
<tr class="separator:ga82a5306fb3710a5f1ee5660c7d4db8e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">REG_CORE_CLR - Digital Regulator Core Register</h2></td></tr>
<tr class="memitem:ga8d623ca5febca96a35e8b63109206d4d"><td class="memItemLeft" align="right" valign="top"><a id="ga8d623ca5febca96a35e8b63109206d4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_CLR_REG0_TARG_MASK</b>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:ga8d623ca5febca96a35e8b63109206d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4957510dc1c27f04d0ea605a06cba1f7"><td class="memItemLeft" align="right" valign="top"><a id="ga4957510dc1c27f04d0ea605a06cba1f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_CLR_REG0_TARG_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4957510dc1c27f04d0ea605a06cba1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c40b263d591b4bb82f79273ed2d3bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga5c40b263d591b4bb82f79273ed2d3bbd">PMU_REG_CORE_CLR_REG0_TARG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_CLR_REG0_TARG_SHIFT)) &amp; PMU_REG_CORE_CLR_REG0_TARG_MASK)</td></tr>
<tr class="separator:ga5c40b263d591b4bb82f79273ed2d3bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23db7f5586ad82df4149014eda3f353e"><td class="memItemLeft" align="right" valign="top"><a id="ga23db7f5586ad82df4149014eda3f353e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_CLR_REG0_ADJ_MASK</b>&#160;&#160;&#160;(0x1E0U)</td></tr>
<tr class="separator:ga23db7f5586ad82df4149014eda3f353e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797c4f7c7ebef5464103b74d70d1e19c"><td class="memItemLeft" align="right" valign="top"><a id="ga797c4f7c7ebef5464103b74d70d1e19c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_CLR_REG0_ADJ_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga797c4f7c7ebef5464103b74d70d1e19c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc71c906ec9d093a143cce156c2d868"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga4fc71c906ec9d093a143cce156c2d868">PMU_REG_CORE_CLR_REG0_ADJ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_CLR_REG0_ADJ_SHIFT)) &amp; PMU_REG_CORE_CLR_REG0_ADJ_MASK)</td></tr>
<tr class="separator:ga4fc71c906ec9d093a143cce156c2d868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694369a6b2507bbe731c51d99ee7a4f3"><td class="memItemLeft" align="right" valign="top"><a id="ga694369a6b2507bbe731c51d99ee7a4f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_CLR_REG1_TARG_MASK</b>&#160;&#160;&#160;(0x3E00U)</td></tr>
<tr class="separator:ga694369a6b2507bbe731c51d99ee7a4f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb05698a657dd2845b905e3b1176cc70"><td class="memItemLeft" align="right" valign="top"><a id="gaeb05698a657dd2845b905e3b1176cc70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_CLR_REG1_TARG_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaeb05698a657dd2845b905e3b1176cc70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbbc02f1349738dc2b9a3c60a3652f9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gabbbc02f1349738dc2b9a3c60a3652f9f">PMU_REG_CORE_CLR_REG1_TARG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_CLR_REG1_TARG_SHIFT)) &amp; PMU_REG_CORE_CLR_REG1_TARG_MASK)</td></tr>
<tr class="separator:gabbbc02f1349738dc2b9a3c60a3652f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eef00589ad63e94b7ba533839426784"><td class="memItemLeft" align="right" valign="top"><a id="ga5eef00589ad63e94b7ba533839426784"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_CLR_REG1_ADJ_MASK</b>&#160;&#160;&#160;(0x3C000U)</td></tr>
<tr class="separator:ga5eef00589ad63e94b7ba533839426784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72564579e0ce0555dafed0686b4b58ca"><td class="memItemLeft" align="right" valign="top"><a id="ga72564579e0ce0555dafed0686b4b58ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_CLR_REG1_ADJ_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga72564579e0ce0555dafed0686b4b58ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde7fcaeb863cba1fa30404827d1cbad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gabde7fcaeb863cba1fa30404827d1cbad">PMU_REG_CORE_CLR_REG1_ADJ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_CLR_REG1_ADJ_SHIFT)) &amp; PMU_REG_CORE_CLR_REG1_ADJ_MASK)</td></tr>
<tr class="separator:gabde7fcaeb863cba1fa30404827d1cbad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c59085a6e566884d2517e6f2ba1988d"><td class="memItemLeft" align="right" valign="top"><a id="ga8c59085a6e566884d2517e6f2ba1988d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_CLR_REG2_TARG_MASK</b>&#160;&#160;&#160;(0x7C0000U)</td></tr>
<tr class="separator:ga8c59085a6e566884d2517e6f2ba1988d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1773df5d1f3bc81d461877e144d6bbcc"><td class="memItemLeft" align="right" valign="top"><a id="ga1773df5d1f3bc81d461877e144d6bbcc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_CLR_REG2_TARG_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga1773df5d1f3bc81d461877e144d6bbcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0de4d4a84941891649d13e84e1292e37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga0de4d4a84941891649d13e84e1292e37">PMU_REG_CORE_CLR_REG2_TARG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_CLR_REG2_TARG_SHIFT)) &amp; PMU_REG_CORE_CLR_REG2_TARG_MASK)</td></tr>
<tr class="separator:ga0de4d4a84941891649d13e84e1292e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2686e68c708246336884a360840f0f76"><td class="memItemLeft" align="right" valign="top"><a id="ga2686e68c708246336884a360840f0f76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_CLR_REG2_ADJ_MASK</b>&#160;&#160;&#160;(0x7800000U)</td></tr>
<tr class="separator:ga2686e68c708246336884a360840f0f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf873bb54d2051a875ecc972d268d695"><td class="memItemLeft" align="right" valign="top"><a id="gabf873bb54d2051a875ecc972d268d695"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_CLR_REG2_ADJ_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gabf873bb54d2051a875ecc972d268d695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8dc69b23e27710c9a6ac6560b8b0430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gad8dc69b23e27710c9a6ac6560b8b0430">PMU_REG_CORE_CLR_REG2_ADJ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_CLR_REG2_ADJ_SHIFT)) &amp; PMU_REG_CORE_CLR_REG2_ADJ_MASK)</td></tr>
<tr class="separator:gad8dc69b23e27710c9a6ac6560b8b0430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b44a007d2b6fd183b06c8553a312df"><td class="memItemLeft" align="right" valign="top"><a id="gac4b44a007d2b6fd183b06c8553a312df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_CLR_RAMP_RATE_MASK</b>&#160;&#160;&#160;(0x18000000U)</td></tr>
<tr class="separator:gac4b44a007d2b6fd183b06c8553a312df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443047c2421f7b4aeb608d329ee3c4d6"><td class="memItemLeft" align="right" valign="top"><a id="ga443047c2421f7b4aeb608d329ee3c4d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_CLR_RAMP_RATE_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga443047c2421f7b4aeb608d329ee3c4d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03950df57ebb3a4c045b59a2b2324d6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga03950df57ebb3a4c045b59a2b2324d6a">PMU_REG_CORE_CLR_RAMP_RATE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_CLR_RAMP_RATE_SHIFT)) &amp; PMU_REG_CORE_CLR_RAMP_RATE_MASK)</td></tr>
<tr class="separator:ga03950df57ebb3a4c045b59a2b2324d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19ddf902a443834676a4d7473a0b5cde"><td class="memItemLeft" align="right" valign="top"><a id="ga19ddf902a443834676a4d7473a0b5cde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_CLR_FET_ODRIVE_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga19ddf902a443834676a4d7473a0b5cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7ce14d81be6091bdae61dc445b5b2fc"><td class="memItemLeft" align="right" valign="top"><a id="gaf7ce14d81be6091bdae61dc445b5b2fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_CLR_FET_ODRIVE_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gaf7ce14d81be6091bdae61dc445b5b2fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeacbe22562fc2c0d7b149cd4c133691"><td class="memItemLeft" align="right" valign="top"><a id="gafeacbe22562fc2c0d7b149cd4c133691"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_CLR_FET_ODRIVE</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_CLR_FET_ODRIVE_SHIFT)) &amp; PMU_REG_CORE_CLR_FET_ODRIVE_MASK)</td></tr>
<tr class="separator:gafeacbe22562fc2c0d7b149cd4c133691"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">REG_CORE_TOG - Digital Regulator Core Register</h2></td></tr>
<tr class="memitem:ga5e2626ee60a6da37dc27ec78b39328e3"><td class="memItemLeft" align="right" valign="top"><a id="ga5e2626ee60a6da37dc27ec78b39328e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_TOG_REG0_TARG_MASK</b>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="separator:ga5e2626ee60a6da37dc27ec78b39328e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga322e83c2aaa36eafe0200ffc81b18c3e"><td class="memItemLeft" align="right" valign="top"><a id="ga322e83c2aaa36eafe0200ffc81b18c3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_TOG_REG0_TARG_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga322e83c2aaa36eafe0200ffc81b18c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa48628ebfd8064aed98715781eec4857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gaa48628ebfd8064aed98715781eec4857">PMU_REG_CORE_TOG_REG0_TARG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_TOG_REG0_TARG_SHIFT)) &amp; PMU_REG_CORE_TOG_REG0_TARG_MASK)</td></tr>
<tr class="separator:gaa48628ebfd8064aed98715781eec4857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae6045a679a254961b5b0df33064c471"><td class="memItemLeft" align="right" valign="top"><a id="gaae6045a679a254961b5b0df33064c471"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_TOG_REG0_ADJ_MASK</b>&#160;&#160;&#160;(0x1E0U)</td></tr>
<tr class="separator:gaae6045a679a254961b5b0df33064c471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade9a6c7a9dd5c12a19f3801510714c27"><td class="memItemLeft" align="right" valign="top"><a id="gade9a6c7a9dd5c12a19f3801510714c27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_TOG_REG0_ADJ_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gade9a6c7a9dd5c12a19f3801510714c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24a43b039179640d148d6d115affa20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gaf24a43b039179640d148d6d115affa20">PMU_REG_CORE_TOG_REG0_ADJ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_TOG_REG0_ADJ_SHIFT)) &amp; PMU_REG_CORE_TOG_REG0_ADJ_MASK)</td></tr>
<tr class="separator:gaf24a43b039179640d148d6d115affa20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305ebf483f09def17c5de1ce5abedd53"><td class="memItemLeft" align="right" valign="top"><a id="ga305ebf483f09def17c5de1ce5abedd53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_TOG_REG1_TARG_MASK</b>&#160;&#160;&#160;(0x3E00U)</td></tr>
<tr class="separator:ga305ebf483f09def17c5de1ce5abedd53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad80e967dff5d52a206d03da4bbec65fd"><td class="memItemLeft" align="right" valign="top"><a id="gad80e967dff5d52a206d03da4bbec65fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_TOG_REG1_TARG_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gad80e967dff5d52a206d03da4bbec65fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a72e4f5a1f4d17a0f7a1851adad3aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga38a72e4f5a1f4d17a0f7a1851adad3aa">PMU_REG_CORE_TOG_REG1_TARG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_TOG_REG1_TARG_SHIFT)) &amp; PMU_REG_CORE_TOG_REG1_TARG_MASK)</td></tr>
<tr class="separator:ga38a72e4f5a1f4d17a0f7a1851adad3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d810a8939c0e4225a19fab17acd00dc"><td class="memItemLeft" align="right" valign="top"><a id="ga0d810a8939c0e4225a19fab17acd00dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_TOG_REG1_ADJ_MASK</b>&#160;&#160;&#160;(0x3C000U)</td></tr>
<tr class="separator:ga0d810a8939c0e4225a19fab17acd00dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6b99bcc672efd83d1196b009e53c5af"><td class="memItemLeft" align="right" valign="top"><a id="gab6b99bcc672efd83d1196b009e53c5af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_TOG_REG1_ADJ_SHIFT</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gab6b99bcc672efd83d1196b009e53c5af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef6b6c17fac4f2c512ea5cdc73103e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga4ef6b6c17fac4f2c512ea5cdc73103e9">PMU_REG_CORE_TOG_REG1_ADJ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_TOG_REG1_ADJ_SHIFT)) &amp; PMU_REG_CORE_TOG_REG1_ADJ_MASK)</td></tr>
<tr class="separator:ga4ef6b6c17fac4f2c512ea5cdc73103e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4215ea2aefc538b5044b9f2a243c920a"><td class="memItemLeft" align="right" valign="top"><a id="ga4215ea2aefc538b5044b9f2a243c920a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_TOG_REG2_TARG_MASK</b>&#160;&#160;&#160;(0x7C0000U)</td></tr>
<tr class="separator:ga4215ea2aefc538b5044b9f2a243c920a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga218aa790c004d70bd4e444fb4071847c"><td class="memItemLeft" align="right" valign="top"><a id="ga218aa790c004d70bd4e444fb4071847c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_TOG_REG2_TARG_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga218aa790c004d70bd4e444fb4071847c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69bccefcc91505799025e3f562293d62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga69bccefcc91505799025e3f562293d62">PMU_REG_CORE_TOG_REG2_TARG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_TOG_REG2_TARG_SHIFT)) &amp; PMU_REG_CORE_TOG_REG2_TARG_MASK)</td></tr>
<tr class="separator:ga69bccefcc91505799025e3f562293d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebec9d60e2e338fa43beafc06676f4d7"><td class="memItemLeft" align="right" valign="top"><a id="gaebec9d60e2e338fa43beafc06676f4d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_TOG_REG2_ADJ_MASK</b>&#160;&#160;&#160;(0x7800000U)</td></tr>
<tr class="separator:gaebec9d60e2e338fa43beafc06676f4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f84b6fd205bdfb677806d6846733e4a"><td class="memItemLeft" align="right" valign="top"><a id="ga1f84b6fd205bdfb677806d6846733e4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_TOG_REG2_ADJ_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga1f84b6fd205bdfb677806d6846733e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga582abaadf2967cbb406ed92445157bdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga582abaadf2967cbb406ed92445157bdb">PMU_REG_CORE_TOG_REG2_ADJ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_TOG_REG2_ADJ_SHIFT)) &amp; PMU_REG_CORE_TOG_REG2_ADJ_MASK)</td></tr>
<tr class="separator:ga582abaadf2967cbb406ed92445157bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced76ca6353c8985b2e95bc1238086a3"><td class="memItemLeft" align="right" valign="top"><a id="gaced76ca6353c8985b2e95bc1238086a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_TOG_RAMP_RATE_MASK</b>&#160;&#160;&#160;(0x18000000U)</td></tr>
<tr class="separator:gaced76ca6353c8985b2e95bc1238086a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a2e862436d623be6c98b462889c841"><td class="memItemLeft" align="right" valign="top"><a id="ga16a2e862436d623be6c98b462889c841"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_TOG_RAMP_RATE_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga16a2e862436d623be6c98b462889c841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c105fba7ac5175110217d8a779dc471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga7c105fba7ac5175110217d8a779dc471">PMU_REG_CORE_TOG_RAMP_RATE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_TOG_RAMP_RATE_SHIFT)) &amp; PMU_REG_CORE_TOG_RAMP_RATE_MASK)</td></tr>
<tr class="separator:ga7c105fba7ac5175110217d8a779dc471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69c5488288de9bcc70e8be67b816b813"><td class="memItemLeft" align="right" valign="top"><a id="ga69c5488288de9bcc70e8be67b816b813"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_TOG_FET_ODRIVE_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga69c5488288de9bcc70e8be67b816b813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94c73d2396413cd2ac2eafc6ab471e4d"><td class="memItemLeft" align="right" valign="top"><a id="ga94c73d2396413cd2ac2eafc6ab471e4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_TOG_FET_ODRIVE_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga94c73d2396413cd2ac2eafc6ab471e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga426d6151ba6824c8881f5b01496dafb0"><td class="memItemLeft" align="right" valign="top"><a id="ga426d6151ba6824c8881f5b01496dafb0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_REG_CORE_TOG_FET_ODRIVE</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_TOG_FET_ODRIVE_SHIFT)) &amp; PMU_REG_CORE_TOG_FET_ODRIVE_MASK)</td></tr>
<tr class="separator:ga426d6151ba6824c8881f5b01496dafb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">MISC0 - Miscellaneous Register 0</h2></td></tr>
<tr class="memitem:gab5ba4cade6d5fe80d06b26059bba2331"><td class="memItemLeft" align="right" valign="top"><a id="gab5ba4cade6d5fe80d06b26059bba2331"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_REFTOP_PWD_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gab5ba4cade6d5fe80d06b26059bba2331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad61e306a3fe04f0295d815a1479c9f7a"><td class="memItemLeft" align="right" valign="top"><a id="gad61e306a3fe04f0295d815a1479c9f7a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_REFTOP_PWD_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad61e306a3fe04f0295d815a1479c9f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb47d5ca65d7703ca9effc553d4c7927"><td class="memItemLeft" align="right" valign="top"><a id="gaeb47d5ca65d7703ca9effc553d4c7927"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_REFTOP_PWD</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_REFTOP_PWD_SHIFT)) &amp; PMU_MISC0_REFTOP_PWD_MASK)</td></tr>
<tr class="separator:gaeb47d5ca65d7703ca9effc553d4c7927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab69a8d2188bb1e63e8c860be18ccda53"><td class="memItemLeft" align="right" valign="top"><a id="gab69a8d2188bb1e63e8c860be18ccda53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_REFTOP_PWDVBGUP_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gab69a8d2188bb1e63e8c860be18ccda53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d48336b77ccf8d4c294934bf25b4ea"><td class="memItemLeft" align="right" valign="top"><a id="gad5d48336b77ccf8d4c294934bf25b4ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_REFTOP_PWDVBGUP_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gad5d48336b77ccf8d4c294934bf25b4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga940a85d885edbe3f8cca7834b5c6b10e"><td class="memItemLeft" align="right" valign="top"><a id="ga940a85d885edbe3f8cca7834b5c6b10e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_REFTOP_PWDVBGUP</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_REFTOP_PWDVBGUP_SHIFT)) &amp; PMU_MISC0_REFTOP_PWDVBGUP_MASK)</td></tr>
<tr class="separator:ga940a85d885edbe3f8cca7834b5c6b10e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d6a573ceee4096f054064108dfcd60"><td class="memItemLeft" align="right" valign="top"><a id="ga79d6a573ceee4096f054064108dfcd60"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_REFTOP_LOWPOWER_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga79d6a573ceee4096f054064108dfcd60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1b56ae8207c429d65f9aae9967d1c6"><td class="memItemLeft" align="right" valign="top"><a id="gabe1b56ae8207c429d65f9aae9967d1c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_REFTOP_LOWPOWER_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gabe1b56ae8207c429d65f9aae9967d1c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac29173ac5af018aa60af1fca359d789b"><td class="memItemLeft" align="right" valign="top"><a id="gac29173ac5af018aa60af1fca359d789b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_REFTOP_LOWPOWER</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_REFTOP_LOWPOWER_SHIFT)) &amp; PMU_MISC0_REFTOP_LOWPOWER_MASK)</td></tr>
<tr class="separator:gac29173ac5af018aa60af1fca359d789b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8f98914091cf13af10bc1c8afc99392"><td class="memItemLeft" align="right" valign="top"><a id="gaa8f98914091cf13af10bc1c8afc99392"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_REFTOP_SELFBIASOFF_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gaa8f98914091cf13af10bc1c8afc99392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c2a323c599a53466bbdd38f98b099c7"><td class="memItemLeft" align="right" valign="top"><a id="ga9c2a323c599a53466bbdd38f98b099c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_REFTOP_SELFBIASOFF_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga9c2a323c599a53466bbdd38f98b099c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45adb2b93b97284ecd15a18ed3c9861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#gab45adb2b93b97284ecd15a18ed3c9861">PMU_MISC0_REFTOP_SELFBIASOFF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_REFTOP_SELFBIASOFF_SHIFT)) &amp; PMU_MISC0_REFTOP_SELFBIASOFF_MASK)</td></tr>
<tr class="separator:gab45adb2b93b97284ecd15a18ed3c9861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga006cccf8f073ee725adce53081126759"><td class="memItemLeft" align="right" valign="top"><a id="ga006cccf8f073ee725adce53081126759"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_REFTOP_VBGADJ_MASK</b>&#160;&#160;&#160;(0x70U)</td></tr>
<tr class="separator:ga006cccf8f073ee725adce53081126759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33da0c62d0b9157d35b00d77bef10de1"><td class="memItemLeft" align="right" valign="top"><a id="ga33da0c62d0b9157d35b00d77bef10de1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_REFTOP_VBGADJ_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga33da0c62d0b9157d35b00d77bef10de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d7631fe176d977818ac24dc65d38861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#ga6d7631fe176d977818ac24dc65d38861">PMU_MISC0_REFTOP_VBGADJ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_REFTOP_VBGADJ_SHIFT)) &amp; PMU_MISC0_REFTOP_VBGADJ_MASK)</td></tr>
<tr class="separator:ga6d7631fe176d977818ac24dc65d38861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d23d5b21f2a023611dd0659331a778"><td class="memItemLeft" align="right" valign="top"><a id="gac1d23d5b21f2a023611dd0659331a778"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_REFTOP_VBGUP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gac1d23d5b21f2a023611dd0659331a778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa2edb979ffc3709bf7637e1ba26d8c"><td class="memItemLeft" align="right" valign="top"><a id="gacaa2edb979ffc3709bf7637e1ba26d8c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_REFTOP_VBGUP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gacaa2edb979ffc3709bf7637e1ba26d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c26e05534a61b76a6473c65cc47d874"><td class="memItemLeft" align="right" valign="top"><a id="ga9c26e05534a61b76a6473c65cc47d874"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_REFTOP_VBGUP</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_REFTOP_VBGUP_SHIFT)) &amp; PMU_MISC0_REFTOP_VBGUP_MASK)</td></tr>
<tr class="separator:ga9c26e05534a61b76a6473c65cc47d874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb58159093aa0e9ab4674c78a4a78f3f"><td class="memItemLeft" align="right" valign="top"><a id="gaeb58159093aa0e9ab4674c78a4a78f3f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_STOP_MODE_CONFIG_MASK</b>&#160;&#160;&#160;(0xC00U)</td></tr>
<tr class="separator:gaeb58159093aa0e9ab4674c78a4a78f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ecec82fa067b6dbe108fd0b04bf4d6"><td class="memItemLeft" align="right" valign="top"><a id="ga95ecec82fa067b6dbe108fd0b04bf4d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_STOP_MODE_CONFIG_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga95ecec82fa067b6dbe108fd0b04bf4d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3105c87339d24de03ca3410610b3a682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#ga3105c87339d24de03ca3410610b3a682">PMU_MISC0_STOP_MODE_CONFIG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_STOP_MODE_CONFIG_SHIFT)) &amp; PMU_MISC0_STOP_MODE_CONFIG_MASK)</td></tr>
<tr class="separator:ga3105c87339d24de03ca3410610b3a682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d7305617ac81c5545e073f671bf9d04"><td class="memItemLeft" align="right" valign="top"><a id="ga9d7305617ac81c5545e073f671bf9d04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_DISCON_HIGH_SNVS_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:ga9d7305617ac81c5545e073f671bf9d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga516f97763813f03dc7494b70b203a35a"><td class="memItemLeft" align="right" valign="top"><a id="ga516f97763813f03dc7494b70b203a35a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_DISCON_HIGH_SNVS_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga516f97763813f03dc7494b70b203a35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga327f479bca653aac84084a1d7c72cca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#ga327f479bca653aac84084a1d7c72cca3">PMU_MISC0_DISCON_HIGH_SNVS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_DISCON_HIGH_SNVS_SHIFT)) &amp; PMU_MISC0_DISCON_HIGH_SNVS_MASK)</td></tr>
<tr class="separator:ga327f479bca653aac84084a1d7c72cca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b238381795362a0cc6fd369afe947e"><td class="memItemLeft" align="right" valign="top"><a id="gab1b238381795362a0cc6fd369afe947e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_OSC_I_MASK</b>&#160;&#160;&#160;(0x6000U)</td></tr>
<tr class="separator:gab1b238381795362a0cc6fd369afe947e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c33a23564e802cdfeed2596b87ca47"><td class="memItemLeft" align="right" valign="top"><a id="ga16c33a23564e802cdfeed2596b87ca47"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_OSC_I_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga16c33a23564e802cdfeed2596b87ca47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6747fa6cd45c9865bca11be26524d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#gab6747fa6cd45c9865bca11be26524d8e">PMU_MISC0_OSC_I</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_OSC_I_SHIFT)) &amp; PMU_MISC0_OSC_I_MASK)</td></tr>
<tr class="separator:gab6747fa6cd45c9865bca11be26524d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb88a6bcfa33ecf093fbadca11542ab0"><td class="memItemLeft" align="right" valign="top"><a id="gafb88a6bcfa33ecf093fbadca11542ab0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_OSC_XTALOK_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:gafb88a6bcfa33ecf093fbadca11542ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbdaf2304b134399c30decb2b1144fbd"><td class="memItemLeft" align="right" valign="top"><a id="gafbdaf2304b134399c30decb2b1144fbd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_OSC_XTALOK_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gafbdaf2304b134399c30decb2b1144fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf05c20c9ece8ef0c4c127b964304210"><td class="memItemLeft" align="right" valign="top"><a id="gadf05c20c9ece8ef0c4c127b964304210"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_OSC_XTALOK</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_OSC_XTALOK_SHIFT)) &amp; PMU_MISC0_OSC_XTALOK_MASK)</td></tr>
<tr class="separator:gadf05c20c9ece8ef0c4c127b964304210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae638bbfcdaa734b59d383772019e7eb3"><td class="memItemLeft" align="right" valign="top"><a id="gae638bbfcdaa734b59d383772019e7eb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_OSC_XTALOK_EN_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:gae638bbfcdaa734b59d383772019e7eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae323389e355d3f8ba7db3a4391b8805d"><td class="memItemLeft" align="right" valign="top"><a id="gae323389e355d3f8ba7db3a4391b8805d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_OSC_XTALOK_EN_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gae323389e355d3f8ba7db3a4391b8805d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac13419ab7760583da153361199aede12"><td class="memItemLeft" align="right" valign="top"><a id="gac13419ab7760583da153361199aede12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_OSC_XTALOK_EN</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_OSC_XTALOK_EN_SHIFT)) &amp; PMU_MISC0_OSC_XTALOK_EN_MASK)</td></tr>
<tr class="separator:gac13419ab7760583da153361199aede12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79447c99f8046f2bb0aed0a1dc8a57d7"><td class="memItemLeft" align="right" valign="top"><a id="ga79447c99f8046f2bb0aed0a1dc8a57d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLKGATE_CTRL_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:ga79447c99f8046f2bb0aed0a1dc8a57d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91086c3471f04f3ae03caade37fc5311"><td class="memItemLeft" align="right" valign="top"><a id="ga91086c3471f04f3ae03caade37fc5311"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLKGATE_CTRL_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga91086c3471f04f3ae03caade37fc5311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae02714e83ba5c6af2510c08d15de7a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#gae02714e83ba5c6af2510c08d15de7a1a">PMU_MISC0_CLKGATE_CTRL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLKGATE_CTRL_SHIFT)) &amp; PMU_MISC0_CLKGATE_CTRL_MASK)</td></tr>
<tr class="separator:gae02714e83ba5c6af2510c08d15de7a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a80904d851270346c0fb337da869e6"><td class="memItemLeft" align="right" valign="top"><a id="gab1a80904d851270346c0fb337da869e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLKGATE_DELAY_MASK</b>&#160;&#160;&#160;(0x1C000000U)</td></tr>
<tr class="separator:gab1a80904d851270346c0fb337da869e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4464af4b3c47f7923cf811b12ffe8d75"><td class="memItemLeft" align="right" valign="top"><a id="ga4464af4b3c47f7923cf811b12ffe8d75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLKGATE_DELAY_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga4464af4b3c47f7923cf811b12ffe8d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085822c18d975c3a1ae10b1db34f8866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#ga085822c18d975c3a1ae10b1db34f8866">PMU_MISC0_CLKGATE_DELAY</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLKGATE_DELAY_SHIFT)) &amp; PMU_MISC0_CLKGATE_DELAY_MASK)</td></tr>
<tr class="separator:ga085822c18d975c3a1ae10b1db34f8866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a32ef32fc57fb70712791128de219d"><td class="memItemLeft" align="right" valign="top"><a id="gac1a32ef32fc57fb70712791128de219d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_RTC_XTAL_SOURCE_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gac1a32ef32fc57fb70712791128de219d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6df535bf4e89bb715ba1560c1885bbb"><td class="memItemLeft" align="right" valign="top"><a id="gad6df535bf4e89bb715ba1560c1885bbb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_RTC_XTAL_SOURCE_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gad6df535bf4e89bb715ba1560c1885bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac48aa81ef84ac86d6f98a382232165eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#gac48aa81ef84ac86d6f98a382232165eb">PMU_MISC0_RTC_XTAL_SOURCE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_RTC_XTAL_SOURCE_SHIFT)) &amp; PMU_MISC0_RTC_XTAL_SOURCE_MASK)</td></tr>
<tr class="separator:gac48aa81ef84ac86d6f98a382232165eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b7b0ba075922eb02711e459c08c8da2"><td class="memItemLeft" align="right" valign="top"><a id="ga0b7b0ba075922eb02711e459c08c8da2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_XTAL_24M_PWD_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga0b7b0ba075922eb02711e459c08c8da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae281d744ae4f7d27e06342e0b9ee11ae"><td class="memItemLeft" align="right" valign="top"><a id="gae281d744ae4f7d27e06342e0b9ee11ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_XTAL_24M_PWD_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gae281d744ae4f7d27e06342e0b9ee11ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27878dc12d27b59f106b8fd102b321c7"><td class="memItemLeft" align="right" valign="top"><a id="ga27878dc12d27b59f106b8fd102b321c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_XTAL_24M_PWD</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_XTAL_24M_PWD_SHIFT)) &amp; PMU_MISC0_XTAL_24M_PWD_MASK)</td></tr>
<tr class="separator:ga27878dc12d27b59f106b8fd102b321c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">MISC0_SET - Miscellaneous Register 0</h2></td></tr>
<tr class="memitem:gad546ab7f8901d630974522e3e24c3aa2"><td class="memItemLeft" align="right" valign="top"><a id="gad546ab7f8901d630974522e3e24c3aa2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_REFTOP_PWD_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gad546ab7f8901d630974522e3e24c3aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ea0a9f607c6caa4e953f9ea84da1aae"><td class="memItemLeft" align="right" valign="top"><a id="ga0ea0a9f607c6caa4e953f9ea84da1aae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_REFTOP_PWD_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0ea0a9f607c6caa4e953f9ea84da1aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bb0f15b2cf17f369862eb39fed08add"><td class="memItemLeft" align="right" valign="top"><a id="ga8bb0f15b2cf17f369862eb39fed08add"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_REFTOP_PWD</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_SET_REFTOP_PWD_SHIFT)) &amp; PMU_MISC0_SET_REFTOP_PWD_MASK)</td></tr>
<tr class="separator:ga8bb0f15b2cf17f369862eb39fed08add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35077322be4bd3e93add369beed1b5b"><td class="memItemLeft" align="right" valign="top"><a id="gae35077322be4bd3e93add369beed1b5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_REFTOP_PWDVBGUP_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gae35077322be4bd3e93add369beed1b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9593045840fbb06dd644af47fab05ec"><td class="memItemLeft" align="right" valign="top"><a id="gad9593045840fbb06dd644af47fab05ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_REFTOP_PWDVBGUP_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gad9593045840fbb06dd644af47fab05ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5de103c3c7eaa57fdc193399981bac42"><td class="memItemLeft" align="right" valign="top"><a id="ga5de103c3c7eaa57fdc193399981bac42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_REFTOP_PWDVBGUP</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_SET_REFTOP_PWDVBGUP_SHIFT)) &amp; PMU_MISC0_SET_REFTOP_PWDVBGUP_MASK)</td></tr>
<tr class="separator:ga5de103c3c7eaa57fdc193399981bac42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae61159c9a88600780171a609e59a876"><td class="memItemLeft" align="right" valign="top"><a id="gaae61159c9a88600780171a609e59a876"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_REFTOP_LOWPOWER_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gaae61159c9a88600780171a609e59a876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7092af57565c32b2a487315988e1198d"><td class="memItemLeft" align="right" valign="top"><a id="ga7092af57565c32b2a487315988e1198d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_REFTOP_LOWPOWER_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga7092af57565c32b2a487315988e1198d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24c7555a2f483b020a7c62286614c4a9"><td class="memItemLeft" align="right" valign="top"><a id="ga24c7555a2f483b020a7c62286614c4a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_REFTOP_LOWPOWER</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_SET_REFTOP_LOWPOWER_SHIFT)) &amp; PMU_MISC0_SET_REFTOP_LOWPOWER_MASK)</td></tr>
<tr class="separator:ga24c7555a2f483b020a7c62286614c4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf20412e2539ee1bf2a635e230575b65c"><td class="memItemLeft" align="right" valign="top"><a id="gaf20412e2539ee1bf2a635e230575b65c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_REFTOP_SELFBIASOFF_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gaf20412e2539ee1bf2a635e230575b65c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67301107fb97ae0a452a01ad27a4208d"><td class="memItemLeft" align="right" valign="top"><a id="ga67301107fb97ae0a452a01ad27a4208d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_REFTOP_SELFBIASOFF_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga67301107fb97ae0a452a01ad27a4208d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9730318a6084184d1911d4225dbb833a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#ga9730318a6084184d1911d4225dbb833a">PMU_MISC0_SET_REFTOP_SELFBIASOFF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_SET_REFTOP_SELFBIASOFF_SHIFT)) &amp; PMU_MISC0_SET_REFTOP_SELFBIASOFF_MASK)</td></tr>
<tr class="separator:ga9730318a6084184d1911d4225dbb833a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa36526675af43d701019cba2b0c34d02"><td class="memItemLeft" align="right" valign="top"><a id="gaa36526675af43d701019cba2b0c34d02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_REFTOP_VBGADJ_MASK</b>&#160;&#160;&#160;(0x70U)</td></tr>
<tr class="separator:gaa36526675af43d701019cba2b0c34d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga187e81f2ba9b7d6448805252000f362a"><td class="memItemLeft" align="right" valign="top"><a id="ga187e81f2ba9b7d6448805252000f362a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_REFTOP_VBGADJ_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga187e81f2ba9b7d6448805252000f362a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64d8f14799591d3aae7436003e89a6fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#ga64d8f14799591d3aae7436003e89a6fd">PMU_MISC0_SET_REFTOP_VBGADJ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_SET_REFTOP_VBGADJ_SHIFT)) &amp; PMU_MISC0_SET_REFTOP_VBGADJ_MASK)</td></tr>
<tr class="separator:ga64d8f14799591d3aae7436003e89a6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26169ee315fd5878f676476e2b23eed7"><td class="memItemLeft" align="right" valign="top"><a id="ga26169ee315fd5878f676476e2b23eed7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_REFTOP_VBGUP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga26169ee315fd5878f676476e2b23eed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1bc76256465bd9765abc45949d41d7"><td class="memItemLeft" align="right" valign="top"><a id="ga5a1bc76256465bd9765abc45949d41d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_REFTOP_VBGUP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga5a1bc76256465bd9765abc45949d41d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d0c27b30cd83630d1158b06ab0666a3"><td class="memItemLeft" align="right" valign="top"><a id="ga1d0c27b30cd83630d1158b06ab0666a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_REFTOP_VBGUP</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_SET_REFTOP_VBGUP_SHIFT)) &amp; PMU_MISC0_SET_REFTOP_VBGUP_MASK)</td></tr>
<tr class="separator:ga1d0c27b30cd83630d1158b06ab0666a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9be4191284079f2d338a8a45f22e1cf"><td class="memItemLeft" align="right" valign="top"><a id="gae9be4191284079f2d338a8a45f22e1cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_STOP_MODE_CONFIG_MASK</b>&#160;&#160;&#160;(0xC00U)</td></tr>
<tr class="separator:gae9be4191284079f2d338a8a45f22e1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf53b4439e3af0267fcc4cde55d4d4cdc"><td class="memItemLeft" align="right" valign="top"><a id="gaf53b4439e3af0267fcc4cde55d4d4cdc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_STOP_MODE_CONFIG_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf53b4439e3af0267fcc4cde55d4d4cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4562545fb0cf40b7db920011675d1d86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#ga4562545fb0cf40b7db920011675d1d86">PMU_MISC0_SET_STOP_MODE_CONFIG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_SET_STOP_MODE_CONFIG_SHIFT)) &amp; PMU_MISC0_SET_STOP_MODE_CONFIG_MASK)</td></tr>
<tr class="separator:ga4562545fb0cf40b7db920011675d1d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf1f9568d68c2cfbf46f7a36487090d"><td class="memItemLeft" align="right" valign="top"><a id="gabdf1f9568d68c2cfbf46f7a36487090d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_DISCON_HIGH_SNVS_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:gabdf1f9568d68c2cfbf46f7a36487090d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db23b3bf638d0ec47bb1d2e7e2e62df"><td class="memItemLeft" align="right" valign="top"><a id="ga5db23b3bf638d0ec47bb1d2e7e2e62df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_DISCON_HIGH_SNVS_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga5db23b3bf638d0ec47bb1d2e7e2e62df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718baec467fa186280a71cb7953ee444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#ga718baec467fa186280a71cb7953ee444">PMU_MISC0_SET_DISCON_HIGH_SNVS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_SET_DISCON_HIGH_SNVS_SHIFT)) &amp; PMU_MISC0_SET_DISCON_HIGH_SNVS_MASK)</td></tr>
<tr class="separator:ga718baec467fa186280a71cb7953ee444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe7d3ba74d226762a29c64060ba59473"><td class="memItemLeft" align="right" valign="top"><a id="gabe7d3ba74d226762a29c64060ba59473"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_OSC_I_MASK</b>&#160;&#160;&#160;(0x6000U)</td></tr>
<tr class="separator:gabe7d3ba74d226762a29c64060ba59473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac19c95175f966ee90ade9cec85d84f03"><td class="memItemLeft" align="right" valign="top"><a id="gac19c95175f966ee90ade9cec85d84f03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_OSC_I_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gac19c95175f966ee90ade9cec85d84f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45d68c4ee1579aa215275c18f59ddfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#gae45d68c4ee1579aa215275c18f59ddfb">PMU_MISC0_SET_OSC_I</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_SET_OSC_I_SHIFT)) &amp; PMU_MISC0_SET_OSC_I_MASK)</td></tr>
<tr class="separator:gae45d68c4ee1579aa215275c18f59ddfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f9403fc5ace8097a90f382727077f7"><td class="memItemLeft" align="right" valign="top"><a id="ga00f9403fc5ace8097a90f382727077f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_OSC_XTALOK_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:ga00f9403fc5ace8097a90f382727077f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d054b57ccc557d73706d57d384bdddc"><td class="memItemLeft" align="right" valign="top"><a id="ga2d054b57ccc557d73706d57d384bdddc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_OSC_XTALOK_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga2d054b57ccc557d73706d57d384bdddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga868d59b4dac62e3aea7f4c046c1ce1e0"><td class="memItemLeft" align="right" valign="top"><a id="ga868d59b4dac62e3aea7f4c046c1ce1e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_OSC_XTALOK</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_SET_OSC_XTALOK_SHIFT)) &amp; PMU_MISC0_SET_OSC_XTALOK_MASK)</td></tr>
<tr class="separator:ga868d59b4dac62e3aea7f4c046c1ce1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae143c5da8dbe21e9fdf4318b5254ed02"><td class="memItemLeft" align="right" valign="top"><a id="gae143c5da8dbe21e9fdf4318b5254ed02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_OSC_XTALOK_EN_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:gae143c5da8dbe21e9fdf4318b5254ed02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd362fe374ef1148307d94b737526264"><td class="memItemLeft" align="right" valign="top"><a id="gafd362fe374ef1148307d94b737526264"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_OSC_XTALOK_EN_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gafd362fe374ef1148307d94b737526264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6491e0c5ba4d7cc40fdb3e0545c85fa"><td class="memItemLeft" align="right" valign="top"><a id="gad6491e0c5ba4d7cc40fdb3e0545c85fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_OSC_XTALOK_EN</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_SET_OSC_XTALOK_EN_SHIFT)) &amp; PMU_MISC0_SET_OSC_XTALOK_EN_MASK)</td></tr>
<tr class="separator:gad6491e0c5ba4d7cc40fdb3e0545c85fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86268690a212dfb683585507b268338e"><td class="memItemLeft" align="right" valign="top"><a id="ga86268690a212dfb683585507b268338e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_CLKGATE_CTRL_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:ga86268690a212dfb683585507b268338e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad426a03ad803adcd60bf2a2b5243283f"><td class="memItemLeft" align="right" valign="top"><a id="gad426a03ad803adcd60bf2a2b5243283f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_CLKGATE_CTRL_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gad426a03ad803adcd60bf2a2b5243283f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39dd0977d8949b8f3a30aea1c55e9435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#ga39dd0977d8949b8f3a30aea1c55e9435">PMU_MISC0_SET_CLKGATE_CTRL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_SET_CLKGATE_CTRL_SHIFT)) &amp; PMU_MISC0_SET_CLKGATE_CTRL_MASK)</td></tr>
<tr class="separator:ga39dd0977d8949b8f3a30aea1c55e9435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bcaf8a90447080c1ad79e8e0109b7a9"><td class="memItemLeft" align="right" valign="top"><a id="ga4bcaf8a90447080c1ad79e8e0109b7a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_CLKGATE_DELAY_MASK</b>&#160;&#160;&#160;(0x1C000000U)</td></tr>
<tr class="separator:ga4bcaf8a90447080c1ad79e8e0109b7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf970aa8ede6a83c68bcf64b728953b30"><td class="memItemLeft" align="right" valign="top"><a id="gaf970aa8ede6a83c68bcf64b728953b30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_CLKGATE_DELAY_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gaf970aa8ede6a83c68bcf64b728953b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34472f36caf41b1872a17bd35b327462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#ga34472f36caf41b1872a17bd35b327462">PMU_MISC0_SET_CLKGATE_DELAY</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_SET_CLKGATE_DELAY_SHIFT)) &amp; PMU_MISC0_SET_CLKGATE_DELAY_MASK)</td></tr>
<tr class="separator:ga34472f36caf41b1872a17bd35b327462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6baa5e45bc3728c47011853d73010469"><td class="memItemLeft" align="right" valign="top"><a id="ga6baa5e45bc3728c47011853d73010469"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_RTC_XTAL_SOURCE_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga6baa5e45bc3728c47011853d73010469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d902ac61586bb1bb6c8c8aa7b580b39"><td class="memItemLeft" align="right" valign="top"><a id="ga4d902ac61586bb1bb6c8c8aa7b580b39"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_RTC_XTAL_SOURCE_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga4d902ac61586bb1bb6c8c8aa7b580b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca286c63a0fbf95e6a3748f500e398f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#gaca286c63a0fbf95e6a3748f500e398f4">PMU_MISC0_SET_RTC_XTAL_SOURCE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_SET_RTC_XTAL_SOURCE_SHIFT)) &amp; PMU_MISC0_SET_RTC_XTAL_SOURCE_MASK)</td></tr>
<tr class="separator:gaca286c63a0fbf95e6a3748f500e398f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae611e1b2a47ea0b2dc1d5690dc5805bc"><td class="memItemLeft" align="right" valign="top"><a id="gae611e1b2a47ea0b2dc1d5690dc5805bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_XTAL_24M_PWD_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:gae611e1b2a47ea0b2dc1d5690dc5805bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga524afcf6efc5103ef1ce86eb719ea50c"><td class="memItemLeft" align="right" valign="top"><a id="ga524afcf6efc5103ef1ce86eb719ea50c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_XTAL_24M_PWD_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga524afcf6efc5103ef1ce86eb719ea50c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f7eca6d7dff0315cef2daae6611131"><td class="memItemLeft" align="right" valign="top"><a id="ga92f7eca6d7dff0315cef2daae6611131"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_SET_XTAL_24M_PWD</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_SET_XTAL_24M_PWD_SHIFT)) &amp; PMU_MISC0_SET_XTAL_24M_PWD_MASK)</td></tr>
<tr class="separator:ga92f7eca6d7dff0315cef2daae6611131"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">MISC0_CLR - Miscellaneous Register 0</h2></td></tr>
<tr class="memitem:ga1de293c9b426417c441c740349ba065f"><td class="memItemLeft" align="right" valign="top"><a id="ga1de293c9b426417c441c740349ba065f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_REFTOP_PWD_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga1de293c9b426417c441c740349ba065f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18ec3ff3b7628c73889fe43ab44d2f5d"><td class="memItemLeft" align="right" valign="top"><a id="ga18ec3ff3b7628c73889fe43ab44d2f5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_REFTOP_PWD_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga18ec3ff3b7628c73889fe43ab44d2f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb8442e671dfc80d60aa2cfc4a3bcb79"><td class="memItemLeft" align="right" valign="top"><a id="gaeb8442e671dfc80d60aa2cfc4a3bcb79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_REFTOP_PWD</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLR_REFTOP_PWD_SHIFT)) &amp; PMU_MISC0_CLR_REFTOP_PWD_MASK)</td></tr>
<tr class="separator:gaeb8442e671dfc80d60aa2cfc4a3bcb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1af88315ff613f88079c163ef22f3d"><td class="memItemLeft" align="right" valign="top"><a id="gaaa1af88315ff613f88079c163ef22f3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_REFTOP_PWDVBGUP_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gaaa1af88315ff613f88079c163ef22f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61065fb09ecc40ba3206fd4250e0d1e"><td class="memItemLeft" align="right" valign="top"><a id="gae61065fb09ecc40ba3206fd4250e0d1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_REFTOP_PWDVBGUP_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gae61065fb09ecc40ba3206fd4250e0d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f439cdb393d7eb6d6045ae5c8ac0c4"><td class="memItemLeft" align="right" valign="top"><a id="gae3f439cdb393d7eb6d6045ae5c8ac0c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_REFTOP_PWDVBGUP</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLR_REFTOP_PWDVBGUP_SHIFT)) &amp; PMU_MISC0_CLR_REFTOP_PWDVBGUP_MASK)</td></tr>
<tr class="separator:gae3f439cdb393d7eb6d6045ae5c8ac0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f34a7db3cb242314feadcc50dccb184"><td class="memItemLeft" align="right" valign="top"><a id="ga5f34a7db3cb242314feadcc50dccb184"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_REFTOP_LOWPOWER_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga5f34a7db3cb242314feadcc50dccb184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5acbf8738d79ab0a8b1d47b02a45a3bb"><td class="memItemLeft" align="right" valign="top"><a id="ga5acbf8738d79ab0a8b1d47b02a45a3bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_REFTOP_LOWPOWER_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga5acbf8738d79ab0a8b1d47b02a45a3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52222d160f6962899c54b82081e4b89f"><td class="memItemLeft" align="right" valign="top"><a id="ga52222d160f6962899c54b82081e4b89f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_REFTOP_LOWPOWER</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLR_REFTOP_LOWPOWER_SHIFT)) &amp; PMU_MISC0_CLR_REFTOP_LOWPOWER_MASK)</td></tr>
<tr class="separator:ga52222d160f6962899c54b82081e4b89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62b01a8400daf1e8ae91e853631df6d2"><td class="memItemLeft" align="right" valign="top"><a id="ga62b01a8400daf1e8ae91e853631df6d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_REFTOP_SELFBIASOFF_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga62b01a8400daf1e8ae91e853631df6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39046f625715d99fd1badb5d1caed9fc"><td class="memItemLeft" align="right" valign="top"><a id="ga39046f625715d99fd1badb5d1caed9fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_REFTOP_SELFBIASOFF_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga39046f625715d99fd1badb5d1caed9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa326a765bf7a94034c82d9fcc6f68618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#gaa326a765bf7a94034c82d9fcc6f68618">PMU_MISC0_CLR_REFTOP_SELFBIASOFF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLR_REFTOP_SELFBIASOFF_SHIFT)) &amp; PMU_MISC0_CLR_REFTOP_SELFBIASOFF_MASK)</td></tr>
<tr class="separator:gaa326a765bf7a94034c82d9fcc6f68618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f24a3000689faddf2c2f8dd63ed5385"><td class="memItemLeft" align="right" valign="top"><a id="ga6f24a3000689faddf2c2f8dd63ed5385"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_REFTOP_VBGADJ_MASK</b>&#160;&#160;&#160;(0x70U)</td></tr>
<tr class="separator:ga6f24a3000689faddf2c2f8dd63ed5385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284557d64792ae2695a4815404473656"><td class="memItemLeft" align="right" valign="top"><a id="ga284557d64792ae2695a4815404473656"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_REFTOP_VBGADJ_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga284557d64792ae2695a4815404473656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade91446a9d72a6316b4cdf8ab249cee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#gade91446a9d72a6316b4cdf8ab249cee4">PMU_MISC0_CLR_REFTOP_VBGADJ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLR_REFTOP_VBGADJ_SHIFT)) &amp; PMU_MISC0_CLR_REFTOP_VBGADJ_MASK)</td></tr>
<tr class="separator:gade91446a9d72a6316b4cdf8ab249cee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3931152ee6f21e37290e88d038763ff5"><td class="memItemLeft" align="right" valign="top"><a id="ga3931152ee6f21e37290e88d038763ff5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_REFTOP_VBGUP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga3931152ee6f21e37290e88d038763ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf810d9ce8d29a9290d22a393ffa974e1"><td class="memItemLeft" align="right" valign="top"><a id="gaf810d9ce8d29a9290d22a393ffa974e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_REFTOP_VBGUP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaf810d9ce8d29a9290d22a393ffa974e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73d60441215a14af23a9fac2738bb27"><td class="memItemLeft" align="right" valign="top"><a id="gac73d60441215a14af23a9fac2738bb27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_REFTOP_VBGUP</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLR_REFTOP_VBGUP_SHIFT)) &amp; PMU_MISC0_CLR_REFTOP_VBGUP_MASK)</td></tr>
<tr class="separator:gac73d60441215a14af23a9fac2738bb27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91cb2a9a4a061a2b97e7ac504571335"><td class="memItemLeft" align="right" valign="top"><a id="gaa91cb2a9a4a061a2b97e7ac504571335"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_STOP_MODE_CONFIG_MASK</b>&#160;&#160;&#160;(0xC00U)</td></tr>
<tr class="separator:gaa91cb2a9a4a061a2b97e7ac504571335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e15ee0fb6108249e5ddb734a401543e"><td class="memItemLeft" align="right" valign="top"><a id="ga6e15ee0fb6108249e5ddb734a401543e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_STOP_MODE_CONFIG_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga6e15ee0fb6108249e5ddb734a401543e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf06a8455eee107578fd81fdedadeec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#ga0bf06a8455eee107578fd81fdedadeec">PMU_MISC0_CLR_STOP_MODE_CONFIG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLR_STOP_MODE_CONFIG_SHIFT)) &amp; PMU_MISC0_CLR_STOP_MODE_CONFIG_MASK)</td></tr>
<tr class="separator:ga0bf06a8455eee107578fd81fdedadeec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4e8305e476ddc4a9a9426f3e7ce04c3"><td class="memItemLeft" align="right" valign="top"><a id="gad4e8305e476ddc4a9a9426f3e7ce04c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_DISCON_HIGH_SNVS_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:gad4e8305e476ddc4a9a9426f3e7ce04c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadf06e637c2f14b8c6efcb6d0067d5d4"><td class="memItemLeft" align="right" valign="top"><a id="gaadf06e637c2f14b8c6efcb6d0067d5d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_DISCON_HIGH_SNVS_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaadf06e637c2f14b8c6efcb6d0067d5d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0afbcaf147186cf44e74c75934a344e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#ga0afbcaf147186cf44e74c75934a344e1">PMU_MISC0_CLR_DISCON_HIGH_SNVS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLR_DISCON_HIGH_SNVS_SHIFT)) &amp; PMU_MISC0_CLR_DISCON_HIGH_SNVS_MASK)</td></tr>
<tr class="separator:ga0afbcaf147186cf44e74c75934a344e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1f0f4805dbe8f933e4de581d96035f"><td class="memItemLeft" align="right" valign="top"><a id="gabb1f0f4805dbe8f933e4de581d96035f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_OSC_I_MASK</b>&#160;&#160;&#160;(0x6000U)</td></tr>
<tr class="separator:gabb1f0f4805dbe8f933e4de581d96035f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb149937294aa5406f00db082c12d71"><td class="memItemLeft" align="right" valign="top"><a id="gacdb149937294aa5406f00db082c12d71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_OSC_I_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gacdb149937294aa5406f00db082c12d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac12b9e9a85972f495c38dc3791d2aed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#gac12b9e9a85972f495c38dc3791d2aed5">PMU_MISC0_CLR_OSC_I</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLR_OSC_I_SHIFT)) &amp; PMU_MISC0_CLR_OSC_I_MASK)</td></tr>
<tr class="separator:gac12b9e9a85972f495c38dc3791d2aed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47f5de6a936861cfc043dba139c9f5b"><td class="memItemLeft" align="right" valign="top"><a id="gab47f5de6a936861cfc043dba139c9f5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_OSC_XTALOK_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:gab47f5de6a936861cfc043dba139c9f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga840936fa221adbe3c3cd57d9c3ba8267"><td class="memItemLeft" align="right" valign="top"><a id="ga840936fa221adbe3c3cd57d9c3ba8267"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_OSC_XTALOK_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga840936fa221adbe3c3cd57d9c3ba8267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf073d77d997d56ee4dced67f0b682d6"><td class="memItemLeft" align="right" valign="top"><a id="gacf073d77d997d56ee4dced67f0b682d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_OSC_XTALOK</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLR_OSC_XTALOK_SHIFT)) &amp; PMU_MISC0_CLR_OSC_XTALOK_MASK)</td></tr>
<tr class="separator:gacf073d77d997d56ee4dced67f0b682d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86ee4f46b9ad2ee2e6681c67e8067918"><td class="memItemLeft" align="right" valign="top"><a id="ga86ee4f46b9ad2ee2e6681c67e8067918"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_OSC_XTALOK_EN_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga86ee4f46b9ad2ee2e6681c67e8067918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94aff10e4201636d45c334a755881eeb"><td class="memItemLeft" align="right" valign="top"><a id="ga94aff10e4201636d45c334a755881eeb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_OSC_XTALOK_EN_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga94aff10e4201636d45c334a755881eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f357e66262e0fbb43f988adf43103c1"><td class="memItemLeft" align="right" valign="top"><a id="ga4f357e66262e0fbb43f988adf43103c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_OSC_XTALOK_EN</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLR_OSC_XTALOK_EN_SHIFT)) &amp; PMU_MISC0_CLR_OSC_XTALOK_EN_MASK)</td></tr>
<tr class="separator:ga4f357e66262e0fbb43f988adf43103c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga892f61a69412b9338f22463d03dd6ad5"><td class="memItemLeft" align="right" valign="top"><a id="ga892f61a69412b9338f22463d03dd6ad5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_CLKGATE_CTRL_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:ga892f61a69412b9338f22463d03dd6ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ee7b77e7ed3959aac4828c0c072d3b2"><td class="memItemLeft" align="right" valign="top"><a id="ga5ee7b77e7ed3959aac4828c0c072d3b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_CLKGATE_CTRL_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga5ee7b77e7ed3959aac4828c0c072d3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d82d3ca39784065b8a7453fc387228a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#ga0d82d3ca39784065b8a7453fc387228a">PMU_MISC0_CLR_CLKGATE_CTRL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLR_CLKGATE_CTRL_SHIFT)) &amp; PMU_MISC0_CLR_CLKGATE_CTRL_MASK)</td></tr>
<tr class="separator:ga0d82d3ca39784065b8a7453fc387228a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6221d8dd2e84e210073655355074c601"><td class="memItemLeft" align="right" valign="top"><a id="ga6221d8dd2e84e210073655355074c601"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_CLKGATE_DELAY_MASK</b>&#160;&#160;&#160;(0x1C000000U)</td></tr>
<tr class="separator:ga6221d8dd2e84e210073655355074c601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga619ac98a3537b2d5b135d8c9bf8e80e5"><td class="memItemLeft" align="right" valign="top"><a id="ga619ac98a3537b2d5b135d8c9bf8e80e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_CLKGATE_DELAY_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga619ac98a3537b2d5b135d8c9bf8e80e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfe549fb0ba0ae79ebfefe93c459c0e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#gabfe549fb0ba0ae79ebfefe93c459c0e8">PMU_MISC0_CLR_CLKGATE_DELAY</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLR_CLKGATE_DELAY_SHIFT)) &amp; PMU_MISC0_CLR_CLKGATE_DELAY_MASK)</td></tr>
<tr class="separator:gabfe549fb0ba0ae79ebfefe93c459c0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3911643fa2f63d88fdbe4fcf2ce6421"><td class="memItemLeft" align="right" valign="top"><a id="gab3911643fa2f63d88fdbe4fcf2ce6421"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_RTC_XTAL_SOURCE_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gab3911643fa2f63d88fdbe4fcf2ce6421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf2d1c5ddd3650a1b945ff275b99386"><td class="memItemLeft" align="right" valign="top"><a id="ga3bf2d1c5ddd3650a1b945ff275b99386"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_RTC_XTAL_SOURCE_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga3bf2d1c5ddd3650a1b945ff275b99386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b8ca09ce111857c5470027797ded53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#ga18b8ca09ce111857c5470027797ded53">PMU_MISC0_CLR_RTC_XTAL_SOURCE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLR_RTC_XTAL_SOURCE_SHIFT)) &amp; PMU_MISC0_CLR_RTC_XTAL_SOURCE_MASK)</td></tr>
<tr class="separator:ga18b8ca09ce111857c5470027797ded53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c736642764009a8a2063b5778561ac"><td class="memItemLeft" align="right" valign="top"><a id="ga80c736642764009a8a2063b5778561ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_XTAL_24M_PWD_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga80c736642764009a8a2063b5778561ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d8b2e8c75d72b8bf66ecc064d416ec"><td class="memItemLeft" align="right" valign="top"><a id="gaf2d8b2e8c75d72b8bf66ecc064d416ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_XTAL_24M_PWD_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gaf2d8b2e8c75d72b8bf66ecc064d416ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d7259e4de6e23ebadf388749391bfe5"><td class="memItemLeft" align="right" valign="top"><a id="ga0d7259e4de6e23ebadf388749391bfe5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_CLR_XTAL_24M_PWD</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLR_XTAL_24M_PWD_SHIFT)) &amp; PMU_MISC0_CLR_XTAL_24M_PWD_MASK)</td></tr>
<tr class="separator:ga0d7259e4de6e23ebadf388749391bfe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">MISC0_TOG - Miscellaneous Register 0</h2></td></tr>
<tr class="memitem:gaab4823bcfcbb655ac6d1f0a05dfba53d"><td class="memItemLeft" align="right" valign="top"><a id="gaab4823bcfcbb655ac6d1f0a05dfba53d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_REFTOP_PWD_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gaab4823bcfcbb655ac6d1f0a05dfba53d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8d5364a60f9aa5169ab70ddbb522457"><td class="memItemLeft" align="right" valign="top"><a id="gac8d5364a60f9aa5169ab70ddbb522457"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_REFTOP_PWD_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac8d5364a60f9aa5169ab70ddbb522457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58ae54929dd239a11c03e0249848ecfa"><td class="memItemLeft" align="right" valign="top"><a id="ga58ae54929dd239a11c03e0249848ecfa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_REFTOP_PWD</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_TOG_REFTOP_PWD_SHIFT)) &amp; PMU_MISC0_TOG_REFTOP_PWD_MASK)</td></tr>
<tr class="separator:ga58ae54929dd239a11c03e0249848ecfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5b7c7d7f96898bff5bdbb371c4fa57"><td class="memItemLeft" align="right" valign="top"><a id="gaaa5b7c7d7f96898bff5bdbb371c4fa57"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_REFTOP_PWDVBGUP_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:gaaa5b7c7d7f96898bff5bdbb371c4fa57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf3f3e0e6cc06a2f061dfc2a1001df41"><td class="memItemLeft" align="right" valign="top"><a id="gadf3f3e0e6cc06a2f061dfc2a1001df41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_REFTOP_PWDVBGUP_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadf3f3e0e6cc06a2f061dfc2a1001df41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144a661c7c73dbc4510ce1da4c6edc9a"><td class="memItemLeft" align="right" valign="top"><a id="ga144a661c7c73dbc4510ce1da4c6edc9a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_REFTOP_PWDVBGUP</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_TOG_REFTOP_PWDVBGUP_SHIFT)) &amp; PMU_MISC0_TOG_REFTOP_PWDVBGUP_MASK)</td></tr>
<tr class="separator:ga144a661c7c73dbc4510ce1da4c6edc9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga278e6470721009d9d47e164792bbe79d"><td class="memItemLeft" align="right" valign="top"><a id="ga278e6470721009d9d47e164792bbe79d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_REFTOP_LOWPOWER_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:ga278e6470721009d9d47e164792bbe79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6937fdcd6272523c6f6c786dbcb147a1"><td class="memItemLeft" align="right" valign="top"><a id="ga6937fdcd6272523c6f6c786dbcb147a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_REFTOP_LOWPOWER_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga6937fdcd6272523c6f6c786dbcb147a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2525dab6fc9632be8edde69e1562eb"><td class="memItemLeft" align="right" valign="top"><a id="gaee2525dab6fc9632be8edde69e1562eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_REFTOP_LOWPOWER</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_TOG_REFTOP_LOWPOWER_SHIFT)) &amp; PMU_MISC0_TOG_REFTOP_LOWPOWER_MASK)</td></tr>
<tr class="separator:gaee2525dab6fc9632be8edde69e1562eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87260d96593ee5a1294a66249ad03e81"><td class="memItemLeft" align="right" valign="top"><a id="ga87260d96593ee5a1294a66249ad03e81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_REFTOP_SELFBIASOFF_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga87260d96593ee5a1294a66249ad03e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3620689784afc4744012fcd1d0ff0627"><td class="memItemLeft" align="right" valign="top"><a id="ga3620689784afc4744012fcd1d0ff0627"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_REFTOP_SELFBIASOFF_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga3620689784afc4744012fcd1d0ff0627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf56a8ac0c54fef964d4f233162a1f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#ga2bf56a8ac0c54fef964d4f233162a1f5">PMU_MISC0_TOG_REFTOP_SELFBIASOFF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_TOG_REFTOP_SELFBIASOFF_SHIFT)) &amp; PMU_MISC0_TOG_REFTOP_SELFBIASOFF_MASK)</td></tr>
<tr class="separator:ga2bf56a8ac0c54fef964d4f233162a1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888034b054a9daa6ecf1047956281ed7"><td class="memItemLeft" align="right" valign="top"><a id="ga888034b054a9daa6ecf1047956281ed7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_REFTOP_VBGADJ_MASK</b>&#160;&#160;&#160;(0x70U)</td></tr>
<tr class="separator:ga888034b054a9daa6ecf1047956281ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03b5f8389b640e9591f181011854fd20"><td class="memItemLeft" align="right" valign="top"><a id="ga03b5f8389b640e9591f181011854fd20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_REFTOP_VBGADJ_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga03b5f8389b640e9591f181011854fd20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a849fcea9d06f2ed4097de20d51b23c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#ga2a849fcea9d06f2ed4097de20d51b23c">PMU_MISC0_TOG_REFTOP_VBGADJ</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_TOG_REFTOP_VBGADJ_SHIFT)) &amp; PMU_MISC0_TOG_REFTOP_VBGADJ_MASK)</td></tr>
<tr class="separator:ga2a849fcea9d06f2ed4097de20d51b23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab985bfd22e1a22338d9a3994b26c85ab"><td class="memItemLeft" align="right" valign="top"><a id="gab985bfd22e1a22338d9a3994b26c85ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_REFTOP_VBGUP_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gab985bfd22e1a22338d9a3994b26c85ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad52cd646004e17161b45a5b7c810760e"><td class="memItemLeft" align="right" valign="top"><a id="gad52cd646004e17161b45a5b7c810760e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_REFTOP_VBGUP_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gad52cd646004e17161b45a5b7c810760e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61e1c8043170178860003136e86555f"><td class="memItemLeft" align="right" valign="top"><a id="gab61e1c8043170178860003136e86555f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_REFTOP_VBGUP</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_TOG_REFTOP_VBGUP_SHIFT)) &amp; PMU_MISC0_TOG_REFTOP_VBGUP_MASK)</td></tr>
<tr class="separator:gab61e1c8043170178860003136e86555f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5855464e0b8b4f556cde70dd0e2efc"><td class="memItemLeft" align="right" valign="top"><a id="ga7c5855464e0b8b4f556cde70dd0e2efc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_STOP_MODE_CONFIG_MASK</b>&#160;&#160;&#160;(0xC00U)</td></tr>
<tr class="separator:ga7c5855464e0b8b4f556cde70dd0e2efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d0c5b3fc46e4ac71adaef65f429ea7"><td class="memItemLeft" align="right" valign="top"><a id="ga35d0c5b3fc46e4ac71adaef65f429ea7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_STOP_MODE_CONFIG_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga35d0c5b3fc46e4ac71adaef65f429ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aae75e0a5b964806ac657fa364714d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#ga4aae75e0a5b964806ac657fa364714d8">PMU_MISC0_TOG_STOP_MODE_CONFIG</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_TOG_STOP_MODE_CONFIG_SHIFT)) &amp; PMU_MISC0_TOG_STOP_MODE_CONFIG_MASK)</td></tr>
<tr class="separator:ga4aae75e0a5b964806ac657fa364714d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff3c4aa646a250638fce5dba81c5cf41"><td class="memItemLeft" align="right" valign="top"><a id="gaff3c4aa646a250638fce5dba81c5cf41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_DISCON_HIGH_SNVS_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:gaff3c4aa646a250638fce5dba81c5cf41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaad941adfd433ad24409ccb278217d37"><td class="memItemLeft" align="right" valign="top"><a id="gaaad941adfd433ad24409ccb278217d37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_DISCON_HIGH_SNVS_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaaad941adfd433ad24409ccb278217d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6302bc4784bea75ca70f2d1b4337004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#gae6302bc4784bea75ca70f2d1b4337004">PMU_MISC0_TOG_DISCON_HIGH_SNVS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_TOG_DISCON_HIGH_SNVS_SHIFT)) &amp; PMU_MISC0_TOG_DISCON_HIGH_SNVS_MASK)</td></tr>
<tr class="separator:gae6302bc4784bea75ca70f2d1b4337004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb724d7e9accbfface479a9525b3b2a"><td class="memItemLeft" align="right" valign="top"><a id="ga3eb724d7e9accbfface479a9525b3b2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_OSC_I_MASK</b>&#160;&#160;&#160;(0x6000U)</td></tr>
<tr class="separator:ga3eb724d7e9accbfface479a9525b3b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59879dc1507590954a49930d2b6113f0"><td class="memItemLeft" align="right" valign="top"><a id="ga59879dc1507590954a49930d2b6113f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_OSC_I_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga59879dc1507590954a49930d2b6113f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f5973de58d9ef695f0b5cc47d2870e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#gad5f5973de58d9ef695f0b5cc47d2870e">PMU_MISC0_TOG_OSC_I</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_TOG_OSC_I_SHIFT)) &amp; PMU_MISC0_TOG_OSC_I_MASK)</td></tr>
<tr class="separator:gad5f5973de58d9ef695f0b5cc47d2870e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f93a6fdef82be62b6c2d83fb23a196"><td class="memItemLeft" align="right" valign="top"><a id="gad7f93a6fdef82be62b6c2d83fb23a196"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_OSC_XTALOK_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:gad7f93a6fdef82be62b6c2d83fb23a196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e76d42d5633ab6c666149f2dcd89438"><td class="memItemLeft" align="right" valign="top"><a id="ga4e76d42d5633ab6c666149f2dcd89438"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_OSC_XTALOK_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga4e76d42d5633ab6c666149f2dcd89438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga789ab52ce71571ddc57b6cedab11f9e7"><td class="memItemLeft" align="right" valign="top"><a id="ga789ab52ce71571ddc57b6cedab11f9e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_OSC_XTALOK</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_TOG_OSC_XTALOK_SHIFT)) &amp; PMU_MISC0_TOG_OSC_XTALOK_MASK)</td></tr>
<tr class="separator:ga789ab52ce71571ddc57b6cedab11f9e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b5ba336780f85e9c2546bd6da558f34"><td class="memItemLeft" align="right" valign="top"><a id="ga0b5ba336780f85e9c2546bd6da558f34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_OSC_XTALOK_EN_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga0b5ba336780f85e9c2546bd6da558f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd50e902ab8bebe9581543f3f8d0d3be"><td class="memItemLeft" align="right" valign="top"><a id="gadd50e902ab8bebe9581543f3f8d0d3be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_OSC_XTALOK_EN_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gadd50e902ab8bebe9581543f3f8d0d3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae024c7213685ba33476640d553c3e266"><td class="memItemLeft" align="right" valign="top"><a id="gae024c7213685ba33476640d553c3e266"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_OSC_XTALOK_EN</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_TOG_OSC_XTALOK_EN_SHIFT)) &amp; PMU_MISC0_TOG_OSC_XTALOK_EN_MASK)</td></tr>
<tr class="separator:gae024c7213685ba33476640d553c3e266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga208f508713ec4e1e32256df8e8217242"><td class="memItemLeft" align="right" valign="top"><a id="ga208f508713ec4e1e32256df8e8217242"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_CLKGATE_CTRL_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:ga208f508713ec4e1e32256df8e8217242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad3d0f9d150dfbad77ff2742ae6b04d2"><td class="memItemLeft" align="right" valign="top"><a id="gaad3d0f9d150dfbad77ff2742ae6b04d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_CLKGATE_CTRL_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaad3d0f9d150dfbad77ff2742ae6b04d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf39baca63c1a083a12036f14f7e0b5b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#gaf39baca63c1a083a12036f14f7e0b5b8">PMU_MISC0_TOG_CLKGATE_CTRL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_TOG_CLKGATE_CTRL_SHIFT)) &amp; PMU_MISC0_TOG_CLKGATE_CTRL_MASK)</td></tr>
<tr class="separator:gaf39baca63c1a083a12036f14f7e0b5b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad44d7718295558af1ad6759fee40a12c"><td class="memItemLeft" align="right" valign="top"><a id="gad44d7718295558af1ad6759fee40a12c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_CLKGATE_DELAY_MASK</b>&#160;&#160;&#160;(0x1C000000U)</td></tr>
<tr class="separator:gad44d7718295558af1ad6759fee40a12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabdcfc5f9316f404fbbc150fe185794"><td class="memItemLeft" align="right" valign="top"><a id="gafabdcfc5f9316f404fbbc150fe185794"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_CLKGATE_DELAY_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gafabdcfc5f9316f404fbbc150fe185794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b3a102b2cb11f6d7568666ecf20998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#ga07b3a102b2cb11f6d7568666ecf20998">PMU_MISC0_TOG_CLKGATE_DELAY</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_TOG_CLKGATE_DELAY_SHIFT)) &amp; PMU_MISC0_TOG_CLKGATE_DELAY_MASK)</td></tr>
<tr class="separator:ga07b3a102b2cb11f6d7568666ecf20998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66c5f805ab480276d665562d26fdbf1e"><td class="memItemLeft" align="right" valign="top"><a id="ga66c5f805ab480276d665562d26fdbf1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_RTC_XTAL_SOURCE_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga66c5f805ab480276d665562d26fdbf1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa94a7876c2edd59c98585bcd216a6127"><td class="memItemLeft" align="right" valign="top"><a id="gaa94a7876c2edd59c98585bcd216a6127"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_RTC_XTAL_SOURCE_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gaa94a7876c2edd59c98585bcd216a6127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04c152d6ccf351e6a01b7dc83a9437a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CCM__ANALOG__Register__Masks.html#ga04c152d6ccf351e6a01b7dc83a9437a8">PMU_MISC0_TOG_RTC_XTAL_SOURCE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_TOG_RTC_XTAL_SOURCE_SHIFT)) &amp; PMU_MISC0_TOG_RTC_XTAL_SOURCE_MASK)</td></tr>
<tr class="separator:ga04c152d6ccf351e6a01b7dc83a9437a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75a0ef93971a440a68adfc5c870e4fae"><td class="memItemLeft" align="right" valign="top"><a id="ga75a0ef93971a440a68adfc5c870e4fae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_XTAL_24M_PWD_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga75a0ef93971a440a68adfc5c870e4fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa35f0170fcea6c330fc732906c81e57a"><td class="memItemLeft" align="right" valign="top"><a id="gaa35f0170fcea6c330fc732906c81e57a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_XTAL_24M_PWD_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gaa35f0170fcea6c330fc732906c81e57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga350e37e1174634e05482529a9d9847e2"><td class="memItemLeft" align="right" valign="top"><a id="ga350e37e1174634e05482529a9d9847e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC0_TOG_XTAL_24M_PWD</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_TOG_XTAL_24M_PWD_SHIFT)) &amp; PMU_MISC0_TOG_XTAL_24M_PWD_MASK)</td></tr>
<tr class="separator:ga350e37e1174634e05482529a9d9847e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">MISC1 - Miscellaneous Register 1</h2></td></tr>
<tr class="memitem:ga9acec9b4787bd23bca4bb431e9269913"><td class="memItemLeft" align="right" valign="top"><a id="ga9acec9b4787bd23bca4bb431e9269913"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_PFD_480_AUTOGATE_EN_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga9acec9b4787bd23bca4bb431e9269913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c8be279e0510f59392a3fa92beb606b"><td class="memItemLeft" align="right" valign="top"><a id="ga9c8be279e0510f59392a3fa92beb606b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_PFD_480_AUTOGATE_EN_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga9c8be279e0510f59392a3fa92beb606b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19c49f43229873f0f169259a5ace11b5"><td class="memItemLeft" align="right" valign="top"><a id="ga19c49f43229873f0f169259a5ace11b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_PFD_480_AUTOGATE_EN</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_PFD_480_AUTOGATE_EN_SHIFT)) &amp; PMU_MISC1_PFD_480_AUTOGATE_EN_MASK)</td></tr>
<tr class="separator:ga19c49f43229873f0f169259a5ace11b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d47de149536bec797e2ea21ff8daff2"><td class="memItemLeft" align="right" valign="top"><a id="ga5d47de149536bec797e2ea21ff8daff2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_PFD_528_AUTOGATE_EN_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga5d47de149536bec797e2ea21ff8daff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae682523f35c4cc77f7835c3f80c5b34e"><td class="memItemLeft" align="right" valign="top"><a id="gae682523f35c4cc77f7835c3f80c5b34e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_PFD_528_AUTOGATE_EN_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gae682523f35c4cc77f7835c3f80c5b34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b595dbc2ccf0012c101d60115502101"><td class="memItemLeft" align="right" valign="top"><a id="ga0b595dbc2ccf0012c101d60115502101"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_PFD_528_AUTOGATE_EN</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_PFD_528_AUTOGATE_EN_SHIFT)) &amp; PMU_MISC1_PFD_528_AUTOGATE_EN_MASK)</td></tr>
<tr class="separator:ga0b595dbc2ccf0012c101d60115502101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab57f791e45b64fc4bb1852b6b97d5c4d"><td class="memItemLeft" align="right" valign="top"><a id="gab57f791e45b64fc4bb1852b6b97d5c4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_IRQ_TEMPPANIC_MASK</b>&#160;&#160;&#160;(0x8000000U)</td></tr>
<tr class="separator:gab57f791e45b64fc4bb1852b6b97d5c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga168fc3b6e8b0472a1e645ae048e8c733"><td class="memItemLeft" align="right" valign="top"><a id="ga168fc3b6e8b0472a1e645ae048e8c733"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_IRQ_TEMPPANIC_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga168fc3b6e8b0472a1e645ae048e8c733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d69895274f8f794896fbaae1783597"><td class="memItemLeft" align="right" valign="top"><a id="gaf9d69895274f8f794896fbaae1783597"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_IRQ_TEMPPANIC</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_IRQ_TEMPPANIC_SHIFT)) &amp; PMU_MISC1_IRQ_TEMPPANIC_MASK)</td></tr>
<tr class="separator:gaf9d69895274f8f794896fbaae1783597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a4489082b2d59ac4430de32785ccaa7"><td class="memItemLeft" align="right" valign="top"><a id="ga5a4489082b2d59ac4430de32785ccaa7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_IRQ_TEMPLOW_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga5a4489082b2d59ac4430de32785ccaa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c4983cb9e271f594b0cbc4104c5b91"><td class="memItemLeft" align="right" valign="top"><a id="gab6c4983cb9e271f594b0cbc4104c5b91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_IRQ_TEMPLOW_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gab6c4983cb9e271f594b0cbc4104c5b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff675edbbdb32008526fe51bf8349b76"><td class="memItemLeft" align="right" valign="top"><a id="gaff675edbbdb32008526fe51bf8349b76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_IRQ_TEMPLOW</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_IRQ_TEMPLOW_SHIFT)) &amp; PMU_MISC1_IRQ_TEMPLOW_MASK)</td></tr>
<tr class="separator:gaff675edbbdb32008526fe51bf8349b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d1ffb805c20f27926db9d0a17e08b90"><td class="memItemLeft" align="right" valign="top"><a id="ga1d1ffb805c20f27926db9d0a17e08b90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_IRQ_TEMPHIGH_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga1d1ffb805c20f27926db9d0a17e08b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf0286ce67c02903c9f337a11157c9f1"><td class="memItemLeft" align="right" valign="top"><a id="gadf0286ce67c02903c9f337a11157c9f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_IRQ_TEMPHIGH_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gadf0286ce67c02903c9f337a11157c9f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac51606291cd6b6c495d4354022d076d"><td class="memItemLeft" align="right" valign="top"><a id="gaac51606291cd6b6c495d4354022d076d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_IRQ_TEMPHIGH</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_IRQ_TEMPHIGH_SHIFT)) &amp; PMU_MISC1_IRQ_TEMPHIGH_MASK)</td></tr>
<tr class="separator:gaac51606291cd6b6c495d4354022d076d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae221b980dffa9d51a47d3e445df99d10"><td class="memItemLeft" align="right" valign="top"><a id="gae221b980dffa9d51a47d3e445df99d10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_IRQ_ANA_BO_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:gae221b980dffa9d51a47d3e445df99d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa590dfa0c3ab450fa11962e1ba7bfcda"><td class="memItemLeft" align="right" valign="top"><a id="gaa590dfa0c3ab450fa11962e1ba7bfcda"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_IRQ_ANA_BO_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gaa590dfa0c3ab450fa11962e1ba7bfcda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3cfe5633c8e066d2c5f07f69bd046e2"><td class="memItemLeft" align="right" valign="top"><a id="gaf3cfe5633c8e066d2c5f07f69bd046e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_IRQ_ANA_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_IRQ_ANA_BO_SHIFT)) &amp; PMU_MISC1_IRQ_ANA_BO_MASK)</td></tr>
<tr class="separator:gaf3cfe5633c8e066d2c5f07f69bd046e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab692de998ef12d782f97879119c1eaa4"><td class="memItemLeft" align="right" valign="top"><a id="gab692de998ef12d782f97879119c1eaa4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_IRQ_DIG_BO_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:gab692de998ef12d782f97879119c1eaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34f4071aece5a2f11bb74d096ca9f882"><td class="memItemLeft" align="right" valign="top"><a id="ga34f4071aece5a2f11bb74d096ca9f882"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_IRQ_DIG_BO_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga34f4071aece5a2f11bb74d096ca9f882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedcbddf45fdc3f1dfe63b82fd6aaedac"><td class="memItemLeft" align="right" valign="top"><a id="gaedcbddf45fdc3f1dfe63b82fd6aaedac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_IRQ_DIG_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_IRQ_DIG_BO_SHIFT)) &amp; PMU_MISC1_IRQ_DIG_BO_MASK)</td></tr>
<tr class="separator:gaedcbddf45fdc3f1dfe63b82fd6aaedac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">MISC1_SET - Miscellaneous Register 1</h2></td></tr>
<tr class="memitem:ga12d7212784fa2f48f812420d8a7f1f93"><td class="memItemLeft" align="right" valign="top"><a id="ga12d7212784fa2f48f812420d8a7f1f93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_SET_PFD_480_AUTOGATE_EN_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga12d7212784fa2f48f812420d8a7f1f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3f2e1cb83a98787c59387863847a674"><td class="memItemLeft" align="right" valign="top"><a id="gad3f2e1cb83a98787c59387863847a674"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_SET_PFD_480_AUTOGATE_EN_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gad3f2e1cb83a98787c59387863847a674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6598e28ad6c5dc0a9462ef79cd64da"><td class="memItemLeft" align="right" valign="top"><a id="gacb6598e28ad6c5dc0a9462ef79cd64da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_SET_PFD_480_AUTOGATE_EN</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_SET_PFD_480_AUTOGATE_EN_SHIFT)) &amp; PMU_MISC1_SET_PFD_480_AUTOGATE_EN_MASK)</td></tr>
<tr class="separator:gacb6598e28ad6c5dc0a9462ef79cd64da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9f015ff35d460b8f8118d6762fd7903"><td class="memItemLeft" align="right" valign="top"><a id="gae9f015ff35d460b8f8118d6762fd7903"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_SET_PFD_528_AUTOGATE_EN_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:gae9f015ff35d460b8f8118d6762fd7903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308d92b38afb6871d51da6b9cf16183d"><td class="memItemLeft" align="right" valign="top"><a id="ga308d92b38afb6871d51da6b9cf16183d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_SET_PFD_528_AUTOGATE_EN_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga308d92b38afb6871d51da6b9cf16183d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49e9401f0b1530caf134c64f447e7da6"><td class="memItemLeft" align="right" valign="top"><a id="ga49e9401f0b1530caf134c64f447e7da6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_SET_PFD_528_AUTOGATE_EN</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_SET_PFD_528_AUTOGATE_EN_SHIFT)) &amp; PMU_MISC1_SET_PFD_528_AUTOGATE_EN_MASK)</td></tr>
<tr class="separator:ga49e9401f0b1530caf134c64f447e7da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3961a05a129a788beead33e7afbe324e"><td class="memItemLeft" align="right" valign="top"><a id="ga3961a05a129a788beead33e7afbe324e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_SET_IRQ_TEMPPANIC_MASK</b>&#160;&#160;&#160;(0x8000000U)</td></tr>
<tr class="separator:ga3961a05a129a788beead33e7afbe324e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb5dc69ec2eb344c6cd28ab6a86e9517"><td class="memItemLeft" align="right" valign="top"><a id="gadb5dc69ec2eb344c6cd28ab6a86e9517"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_SET_IRQ_TEMPPANIC_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gadb5dc69ec2eb344c6cd28ab6a86e9517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga604faa298428a804737502d5377285d4"><td class="memItemLeft" align="right" valign="top"><a id="ga604faa298428a804737502d5377285d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_SET_IRQ_TEMPPANIC</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_SET_IRQ_TEMPPANIC_SHIFT)) &amp; PMU_MISC1_SET_IRQ_TEMPPANIC_MASK)</td></tr>
<tr class="separator:ga604faa298428a804737502d5377285d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f0910e4dc332a2e326e44340559e898"><td class="memItemLeft" align="right" valign="top"><a id="ga9f0910e4dc332a2e326e44340559e898"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_SET_IRQ_TEMPLOW_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga9f0910e4dc332a2e326e44340559e898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7829ecd5a88b83e7e387e3c9b5a25f19"><td class="memItemLeft" align="right" valign="top"><a id="ga7829ecd5a88b83e7e387e3c9b5a25f19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_SET_IRQ_TEMPLOW_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga7829ecd5a88b83e7e387e3c9b5a25f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2bc509dfcc4b9d9f7e4815558df5467"><td class="memItemLeft" align="right" valign="top"><a id="gab2bc509dfcc4b9d9f7e4815558df5467"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_SET_IRQ_TEMPLOW</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_SET_IRQ_TEMPLOW_SHIFT)) &amp; PMU_MISC1_SET_IRQ_TEMPLOW_MASK)</td></tr>
<tr class="separator:gab2bc509dfcc4b9d9f7e4815558df5467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee48c3a1118e27f44a5a43e92ea5287"><td class="memItemLeft" align="right" valign="top"><a id="gacee48c3a1118e27f44a5a43e92ea5287"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_SET_IRQ_TEMPHIGH_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gacee48c3a1118e27f44a5a43e92ea5287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1efa66ea64dd29529f41a2e0386fcf"><td class="memItemLeft" align="right" valign="top"><a id="ga9f1efa66ea64dd29529f41a2e0386fcf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_SET_IRQ_TEMPHIGH_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga9f1efa66ea64dd29529f41a2e0386fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f82de0b677c372d7e4d47e8395308ed"><td class="memItemLeft" align="right" valign="top"><a id="ga0f82de0b677c372d7e4d47e8395308ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_SET_IRQ_TEMPHIGH</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_SET_IRQ_TEMPHIGH_SHIFT)) &amp; PMU_MISC1_SET_IRQ_TEMPHIGH_MASK)</td></tr>
<tr class="separator:ga0f82de0b677c372d7e4d47e8395308ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa722fdb514c3fabf92f066d1b15e3974"><td class="memItemLeft" align="right" valign="top"><a id="gaa722fdb514c3fabf92f066d1b15e3974"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_SET_IRQ_ANA_BO_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:gaa722fdb514c3fabf92f066d1b15e3974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e8d9bbf073be9b8e677412fd55176db"><td class="memItemLeft" align="right" valign="top"><a id="ga2e8d9bbf073be9b8e677412fd55176db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_SET_IRQ_ANA_BO_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga2e8d9bbf073be9b8e677412fd55176db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b0c191ad57cff1813341ac5c5291c97"><td class="memItemLeft" align="right" valign="top"><a id="ga9b0c191ad57cff1813341ac5c5291c97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_SET_IRQ_ANA_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_SET_IRQ_ANA_BO_SHIFT)) &amp; PMU_MISC1_SET_IRQ_ANA_BO_MASK)</td></tr>
<tr class="separator:ga9b0c191ad57cff1813341ac5c5291c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1737e75b8a2710b5e6b2770e7c2b9613"><td class="memItemLeft" align="right" valign="top"><a id="ga1737e75b8a2710b5e6b2770e7c2b9613"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_SET_IRQ_DIG_BO_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga1737e75b8a2710b5e6b2770e7c2b9613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18ad3267f0c0540c3c3a63bc1d5c5465"><td class="memItemLeft" align="right" valign="top"><a id="ga18ad3267f0c0540c3c3a63bc1d5c5465"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_SET_IRQ_DIG_BO_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga18ad3267f0c0540c3c3a63bc1d5c5465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebf268e71d9070e496cb5456e7e7aef4"><td class="memItemLeft" align="right" valign="top"><a id="gaebf268e71d9070e496cb5456e7e7aef4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_SET_IRQ_DIG_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_SET_IRQ_DIG_BO_SHIFT)) &amp; PMU_MISC1_SET_IRQ_DIG_BO_MASK)</td></tr>
<tr class="separator:gaebf268e71d9070e496cb5456e7e7aef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">MISC1_CLR - Miscellaneous Register 1</h2></td></tr>
<tr class="memitem:gadf579787e4dc653255e94b2bd6570871"><td class="memItemLeft" align="right" valign="top"><a id="gadf579787e4dc653255e94b2bd6570871"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_CLR_PFD_480_AUTOGATE_EN_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:gadf579787e4dc653255e94b2bd6570871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga112c730133717b98c523a3ddf0f7a4ae"><td class="memItemLeft" align="right" valign="top"><a id="ga112c730133717b98c523a3ddf0f7a4ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_CLR_PFD_480_AUTOGATE_EN_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga112c730133717b98c523a3ddf0f7a4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36302321743290eff737386c328c518e"><td class="memItemLeft" align="right" valign="top"><a id="ga36302321743290eff737386c328c518e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_CLR_PFD_480_AUTOGATE_EN</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_CLR_PFD_480_AUTOGATE_EN_SHIFT)) &amp; PMU_MISC1_CLR_PFD_480_AUTOGATE_EN_MASK)</td></tr>
<tr class="separator:ga36302321743290eff737386c328c518e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1f6534efa0452fac780064df872e07"><td class="memItemLeft" align="right" valign="top"><a id="ga6f1f6534efa0452fac780064df872e07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_CLR_PFD_528_AUTOGATE_EN_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:ga6f1f6534efa0452fac780064df872e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddf25bd861c99470b9f803b2a14a8b7f"><td class="memItemLeft" align="right" valign="top"><a id="gaddf25bd861c99470b9f803b2a14a8b7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_CLR_PFD_528_AUTOGATE_EN_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaddf25bd861c99470b9f803b2a14a8b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga217a616ee24ad2787d77fc4dda532b01"><td class="memItemLeft" align="right" valign="top"><a id="ga217a616ee24ad2787d77fc4dda532b01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_CLR_PFD_528_AUTOGATE_EN</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_CLR_PFD_528_AUTOGATE_EN_SHIFT)) &amp; PMU_MISC1_CLR_PFD_528_AUTOGATE_EN_MASK)</td></tr>
<tr class="separator:ga217a616ee24ad2787d77fc4dda532b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3d8d5ee21eb4b1f94e616764feaf440"><td class="memItemLeft" align="right" valign="top"><a id="gab3d8d5ee21eb4b1f94e616764feaf440"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_CLR_IRQ_TEMPPANIC_MASK</b>&#160;&#160;&#160;(0x8000000U)</td></tr>
<tr class="separator:gab3d8d5ee21eb4b1f94e616764feaf440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7218e1fa82d83c06850a515a64059a83"><td class="memItemLeft" align="right" valign="top"><a id="ga7218e1fa82d83c06850a515a64059a83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_CLR_IRQ_TEMPPANIC_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga7218e1fa82d83c06850a515a64059a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4753cbf7dc9e22ed541c27065982d956"><td class="memItemLeft" align="right" valign="top"><a id="ga4753cbf7dc9e22ed541c27065982d956"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_CLR_IRQ_TEMPPANIC</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_CLR_IRQ_TEMPPANIC_SHIFT)) &amp; PMU_MISC1_CLR_IRQ_TEMPPANIC_MASK)</td></tr>
<tr class="separator:ga4753cbf7dc9e22ed541c27065982d956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga760c6ce41e7292792d8d54cd8715d0d6"><td class="memItemLeft" align="right" valign="top"><a id="ga760c6ce41e7292792d8d54cd8715d0d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_CLR_IRQ_TEMPLOW_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga760c6ce41e7292792d8d54cd8715d0d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4dd93838727481f4f85e4afbe2c4a28"><td class="memItemLeft" align="right" valign="top"><a id="gac4dd93838727481f4f85e4afbe2c4a28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_CLR_IRQ_TEMPLOW_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gac4dd93838727481f4f85e4afbe2c4a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cfd71c760a0cf1a9eaec57d9fdb6798"><td class="memItemLeft" align="right" valign="top"><a id="ga5cfd71c760a0cf1a9eaec57d9fdb6798"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_CLR_IRQ_TEMPLOW</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_CLR_IRQ_TEMPLOW_SHIFT)) &amp; PMU_MISC1_CLR_IRQ_TEMPLOW_MASK)</td></tr>
<tr class="separator:ga5cfd71c760a0cf1a9eaec57d9fdb6798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga233a565b7eccd322d5475e3748f25a7a"><td class="memItemLeft" align="right" valign="top"><a id="ga233a565b7eccd322d5475e3748f25a7a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_CLR_IRQ_TEMPHIGH_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:ga233a565b7eccd322d5475e3748f25a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8b550c5ad84e41102c2ce6d6ec08e9e"><td class="memItemLeft" align="right" valign="top"><a id="gaa8b550c5ad84e41102c2ce6d6ec08e9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_CLR_IRQ_TEMPHIGH_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gaa8b550c5ad84e41102c2ce6d6ec08e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga914b8ce71fb12ea0053c2630c7b7ac9b"><td class="memItemLeft" align="right" valign="top"><a id="ga914b8ce71fb12ea0053c2630c7b7ac9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_CLR_IRQ_TEMPHIGH</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_CLR_IRQ_TEMPHIGH_SHIFT)) &amp; PMU_MISC1_CLR_IRQ_TEMPHIGH_MASK)</td></tr>
<tr class="separator:ga914b8ce71fb12ea0053c2630c7b7ac9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f85cd626a0ed32f765631db727f4698"><td class="memItemLeft" align="right" valign="top"><a id="ga7f85cd626a0ed32f765631db727f4698"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_CLR_IRQ_ANA_BO_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga7f85cd626a0ed32f765631db727f4698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaefdc6c68ee826394db9c0141035c124"><td class="memItemLeft" align="right" valign="top"><a id="gaaefdc6c68ee826394db9c0141035c124"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_CLR_IRQ_ANA_BO_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gaaefdc6c68ee826394db9c0141035c124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39e0d9ce31c8bae25193bf0c5e51dc6"><td class="memItemLeft" align="right" valign="top"><a id="gab39e0d9ce31c8bae25193bf0c5e51dc6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_CLR_IRQ_ANA_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_CLR_IRQ_ANA_BO_SHIFT)) &amp; PMU_MISC1_CLR_IRQ_ANA_BO_MASK)</td></tr>
<tr class="separator:gab39e0d9ce31c8bae25193bf0c5e51dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadeebf1a839a789f047652f5f3ed95e8"><td class="memItemLeft" align="right" valign="top"><a id="gaadeebf1a839a789f047652f5f3ed95e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_CLR_IRQ_DIG_BO_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:gaadeebf1a839a789f047652f5f3ed95e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga007bbfa30fddd820799c23327025ec7b"><td class="memItemLeft" align="right" valign="top"><a id="ga007bbfa30fddd820799c23327025ec7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_CLR_IRQ_DIG_BO_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga007bbfa30fddd820799c23327025ec7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a18e56a3ddb53d720848f46457304bc"><td class="memItemLeft" align="right" valign="top"><a id="ga1a18e56a3ddb53d720848f46457304bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_CLR_IRQ_DIG_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_CLR_IRQ_DIG_BO_SHIFT)) &amp; PMU_MISC1_CLR_IRQ_DIG_BO_MASK)</td></tr>
<tr class="separator:ga1a18e56a3ddb53d720848f46457304bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">MISC1_TOG - Miscellaneous Register 1</h2></td></tr>
<tr class="memitem:ga69040cc8021b67428d04e99614084f72"><td class="memItemLeft" align="right" valign="top"><a id="ga69040cc8021b67428d04e99614084f72"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_TOG_PFD_480_AUTOGATE_EN_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga69040cc8021b67428d04e99614084f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4646b634565785815c397f8e20a7b09"><td class="memItemLeft" align="right" valign="top"><a id="gaa4646b634565785815c397f8e20a7b09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_TOG_PFD_480_AUTOGATE_EN_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaa4646b634565785815c397f8e20a7b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaf7f7bbd887c8e0b0f4bca4fcf94837"><td class="memItemLeft" align="right" valign="top"><a id="gafaf7f7bbd887c8e0b0f4bca4fcf94837"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_TOG_PFD_480_AUTOGATE_EN</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_TOG_PFD_480_AUTOGATE_EN_SHIFT)) &amp; PMU_MISC1_TOG_PFD_480_AUTOGATE_EN_MASK)</td></tr>
<tr class="separator:gafaf7f7bbd887c8e0b0f4bca4fcf94837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd89a8bd1fc23f5e16d74a3445c700fc"><td class="memItemLeft" align="right" valign="top"><a id="gabd89a8bd1fc23f5e16d74a3445c700fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_TOG_PFD_528_AUTOGATE_EN_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:gabd89a8bd1fc23f5e16d74a3445c700fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ef559d27c248e20696b9b144ec776dd"><td class="memItemLeft" align="right" valign="top"><a id="ga0ef559d27c248e20696b9b144ec776dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_TOG_PFD_528_AUTOGATE_EN_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga0ef559d27c248e20696b9b144ec776dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab22d369d0275a85f5dbb8e176bf464fe"><td class="memItemLeft" align="right" valign="top"><a id="gab22d369d0275a85f5dbb8e176bf464fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_TOG_PFD_528_AUTOGATE_EN</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_TOG_PFD_528_AUTOGATE_EN_SHIFT)) &amp; PMU_MISC1_TOG_PFD_528_AUTOGATE_EN_MASK)</td></tr>
<tr class="separator:gab22d369d0275a85f5dbb8e176bf464fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39e66623f9d2fef4d901b679c745b371"><td class="memItemLeft" align="right" valign="top"><a id="ga39e66623f9d2fef4d901b679c745b371"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_TOG_IRQ_TEMPPANIC_MASK</b>&#160;&#160;&#160;(0x8000000U)</td></tr>
<tr class="separator:ga39e66623f9d2fef4d901b679c745b371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4da46c26dd563704af93a663d6e3eee"><td class="memItemLeft" align="right" valign="top"><a id="gab4da46c26dd563704af93a663d6e3eee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_TOG_IRQ_TEMPPANIC_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gab4da46c26dd563704af93a663d6e3eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e70e375eb90a14d12a37569cb16ffb4"><td class="memItemLeft" align="right" valign="top"><a id="ga0e70e375eb90a14d12a37569cb16ffb4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_TOG_IRQ_TEMPPANIC</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_TOG_IRQ_TEMPPANIC_SHIFT)) &amp; PMU_MISC1_TOG_IRQ_TEMPPANIC_MASK)</td></tr>
<tr class="separator:ga0e70e375eb90a14d12a37569cb16ffb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84f2068cc9a3a25d1ba33bc42ef55e8e"><td class="memItemLeft" align="right" valign="top"><a id="ga84f2068cc9a3a25d1ba33bc42ef55e8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_TOG_IRQ_TEMPLOW_MASK</b>&#160;&#160;&#160;(0x10000000U)</td></tr>
<tr class="separator:ga84f2068cc9a3a25d1ba33bc42ef55e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0301356d7fc8b6024854e7ae241a8f2"><td class="memItemLeft" align="right" valign="top"><a id="gaa0301356d7fc8b6024854e7ae241a8f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_TOG_IRQ_TEMPLOW_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gaa0301356d7fc8b6024854e7ae241a8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18bf68ae384e8cbdff6512c365e5f825"><td class="memItemLeft" align="right" valign="top"><a id="ga18bf68ae384e8cbdff6512c365e5f825"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_TOG_IRQ_TEMPLOW</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_TOG_IRQ_TEMPLOW_SHIFT)) &amp; PMU_MISC1_TOG_IRQ_TEMPLOW_MASK)</td></tr>
<tr class="separator:ga18bf68ae384e8cbdff6512c365e5f825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa73cbe3f90222d71a0b50b9f14fa218d"><td class="memItemLeft" align="right" valign="top"><a id="gaa73cbe3f90222d71a0b50b9f14fa218d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_TOG_IRQ_TEMPHIGH_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gaa73cbe3f90222d71a0b50b9f14fa218d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee979562efed4ac34e962453d29c3b9"><td class="memItemLeft" align="right" valign="top"><a id="gadee979562efed4ac34e962453d29c3b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_TOG_IRQ_TEMPHIGH_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gadee979562efed4ac34e962453d29c3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f7ee3b361d6307dfb8ecaf2e5e81bc6"><td class="memItemLeft" align="right" valign="top"><a id="ga6f7ee3b361d6307dfb8ecaf2e5e81bc6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_TOG_IRQ_TEMPHIGH</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_TOG_IRQ_TEMPHIGH_SHIFT)) &amp; PMU_MISC1_TOG_IRQ_TEMPHIGH_MASK)</td></tr>
<tr class="separator:ga6f7ee3b361d6307dfb8ecaf2e5e81bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aba100e8800beea94c6c9bf177d589c"><td class="memItemLeft" align="right" valign="top"><a id="ga2aba100e8800beea94c6c9bf177d589c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_TOG_IRQ_ANA_BO_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga2aba100e8800beea94c6c9bf177d589c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad67b41198c42c042e940527cca82578e"><td class="memItemLeft" align="right" valign="top"><a id="gad67b41198c42c042e940527cca82578e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_TOG_IRQ_ANA_BO_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gad67b41198c42c042e940527cca82578e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c207e64781c29630be2c3b334559f21"><td class="memItemLeft" align="right" valign="top"><a id="ga3c207e64781c29630be2c3b334559f21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_TOG_IRQ_ANA_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_TOG_IRQ_ANA_BO_SHIFT)) &amp; PMU_MISC1_TOG_IRQ_ANA_BO_MASK)</td></tr>
<tr class="separator:ga3c207e64781c29630be2c3b334559f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae386ef22fb7ec25df3d81d13da270aa1"><td class="memItemLeft" align="right" valign="top"><a id="gae386ef22fb7ec25df3d81d13da270aa1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_TOG_IRQ_DIG_BO_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:gae386ef22fb7ec25df3d81d13da270aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga232ee4979e7d25f64367c1f640bed921"><td class="memItemLeft" align="right" valign="top"><a id="ga232ee4979e7d25f64367c1f640bed921"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_TOG_IRQ_DIG_BO_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga232ee4979e7d25f64367c1f640bed921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga191b1d7a8cadb12f04b38e7765f1bf85"><td class="memItemLeft" align="right" valign="top"><a id="ga191b1d7a8cadb12f04b38e7765f1bf85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC1_TOG_IRQ_DIG_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC1_TOG_IRQ_DIG_BO_SHIFT)) &amp; PMU_MISC1_TOG_IRQ_DIG_BO_MASK)</td></tr>
<tr class="separator:ga191b1d7a8cadb12f04b38e7765f1bf85"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">MISC2 - Miscellaneous Control Register</h2></td></tr>
<tr class="memitem:ga6335ffced3b939550bb501698ecf6fed"><td class="memItemLeft" align="right" valign="top"><a id="ga6335ffced3b939550bb501698ecf6fed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG0_BO_OFFSET_MASK</b>&#160;&#160;&#160;(0x7U)</td></tr>
<tr class="separator:ga6335ffced3b939550bb501698ecf6fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7894cd65fa6c8ccb4ba5099fc3131a0a"><td class="memItemLeft" align="right" valign="top"><a id="ga7894cd65fa6c8ccb4ba5099fc3131a0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG0_BO_OFFSET_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7894cd65fa6c8ccb4ba5099fc3131a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5e366bd0540e020397aaf7985ff232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gaeb5e366bd0540e020397aaf7985ff232">PMU_MISC2_REG0_BO_OFFSET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_REG0_BO_OFFSET_SHIFT)) &amp; PMU_MISC2_REG0_BO_OFFSET_MASK)</td></tr>
<tr class="separator:gaeb5e366bd0540e020397aaf7985ff232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa88d38d1ec59e302165e51f0d7ef0ac1"><td class="memItemLeft" align="right" valign="top"><a id="gaa88d38d1ec59e302165e51f0d7ef0ac1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG0_BO_STATUS_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:gaa88d38d1ec59e302165e51f0d7ef0ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57aeb3671869fd7b4f2e069aa9efa8be"><td class="memItemLeft" align="right" valign="top"><a id="ga57aeb3671869fd7b4f2e069aa9efa8be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG0_BO_STATUS_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga57aeb3671869fd7b4f2e069aa9efa8be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7158ffa495c105843aa154e8ed063a9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga7158ffa495c105843aa154e8ed063a9a">PMU_MISC2_REG0_BO_STATUS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_REG0_BO_STATUS_SHIFT)) &amp; PMU_MISC2_REG0_BO_STATUS_MASK)</td></tr>
<tr class="separator:ga7158ffa495c105843aa154e8ed063a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea4d08f6c8216e9bc515df1803439d30"><td class="memItemLeft" align="right" valign="top"><a id="gaea4d08f6c8216e9bc515df1803439d30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG0_ENABLE_BO_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:gaea4d08f6c8216e9bc515df1803439d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab36ea4fe44fd8ff5b700630f61ee29ce"><td class="memItemLeft" align="right" valign="top"><a id="gab36ea4fe44fd8ff5b700630f61ee29ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG0_ENABLE_BO_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gab36ea4fe44fd8ff5b700630f61ee29ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c40fb46093a85993961cdb2eb098729"><td class="memItemLeft" align="right" valign="top"><a id="ga8c40fb46093a85993961cdb2eb098729"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG0_ENABLE_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_REG0_ENABLE_BO_SHIFT)) &amp; PMU_MISC2_REG0_ENABLE_BO_MASK)</td></tr>
<tr class="separator:ga8c40fb46093a85993961cdb2eb098729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga482d9be041f0acafe8d6fe476b54f7f5"><td class="memItemLeft" align="right" valign="top"><a id="ga482d9be041f0acafe8d6fe476b54f7f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_PLL3_disable_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga482d9be041f0acafe8d6fe476b54f7f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2853d7f89454a13493ebb06d2103aa7"><td class="memItemLeft" align="right" valign="top"><a id="gad2853d7f89454a13493ebb06d2103aa7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_PLL3_disable_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gad2853d7f89454a13493ebb06d2103aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269c84b567be2048df6b3171259edd7a"><td class="memItemLeft" align="right" valign="top"><a id="ga269c84b567be2048df6b3171259edd7a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_PLL3_disable</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_PLL3_disable_SHIFT)) &amp; PMU_MISC2_PLL3_disable_MASK)</td></tr>
<tr class="separator:ga269c84b567be2048df6b3171259edd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga461d3129fdb61338e554cc86d141d1a6"><td class="memItemLeft" align="right" valign="top"><a id="ga461d3129fdb61338e554cc86d141d1a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG1_BO_OFFSET_MASK</b>&#160;&#160;&#160;(0x700U)</td></tr>
<tr class="separator:ga461d3129fdb61338e554cc86d141d1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8781ff291a29f68798f7e1c1cfa281af"><td class="memItemLeft" align="right" valign="top"><a id="ga8781ff291a29f68798f7e1c1cfa281af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG1_BO_OFFSET_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga8781ff291a29f68798f7e1c1cfa281af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a89149ab8da851d0b0f24cbde8d1911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga2a89149ab8da851d0b0f24cbde8d1911">PMU_MISC2_REG1_BO_OFFSET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_REG1_BO_OFFSET_SHIFT)) &amp; PMU_MISC2_REG1_BO_OFFSET_MASK)</td></tr>
<tr class="separator:ga2a89149ab8da851d0b0f24cbde8d1911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba80fb997b56d1e8a30c5cd66155348"><td class="memItemLeft" align="right" valign="top"><a id="ga2ba80fb997b56d1e8a30c5cd66155348"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG1_BO_STATUS_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga2ba80fb997b56d1e8a30c5cd66155348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga153b2b1396e67b6efad3e8f4df07e0f5"><td class="memItemLeft" align="right" valign="top"><a id="ga153b2b1396e67b6efad3e8f4df07e0f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG1_BO_STATUS_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga153b2b1396e67b6efad3e8f4df07e0f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aa02b8be59432ce255e3de93afabd1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga2aa02b8be59432ce255e3de93afabd1b">PMU_MISC2_REG1_BO_STATUS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_REG1_BO_STATUS_SHIFT)) &amp; PMU_MISC2_REG1_BO_STATUS_MASK)</td></tr>
<tr class="separator:ga2aa02b8be59432ce255e3de93afabd1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96f85704dc2771e60fbd532e5bac80b8"><td class="memItemLeft" align="right" valign="top"><a id="ga96f85704dc2771e60fbd532e5bac80b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG1_ENABLE_BO_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:ga96f85704dc2771e60fbd532e5bac80b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352ff38fcc0fd40367e71dc17798f61b"><td class="memItemLeft" align="right" valign="top"><a id="ga352ff38fcc0fd40367e71dc17798f61b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG1_ENABLE_BO_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga352ff38fcc0fd40367e71dc17798f61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb9cc5468389836bbda734776a7de63d"><td class="memItemLeft" align="right" valign="top"><a id="gafb9cc5468389836bbda734776a7de63d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG1_ENABLE_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_REG1_ENABLE_BO_SHIFT)) &amp; PMU_MISC2_REG1_ENABLE_BO_MASK)</td></tr>
<tr class="separator:gafb9cc5468389836bbda734776a7de63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86e60fdeb04d12e9f0cc6cfef2c0f5a3"><td class="memItemLeft" align="right" valign="top"><a id="ga86e60fdeb04d12e9f0cc6cfef2c0f5a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_AUDIO_DIV_LSB_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:ga86e60fdeb04d12e9f0cc6cfef2c0f5a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f1e3904706114f6fe1af86d32ab95fd"><td class="memItemLeft" align="right" valign="top"><a id="ga5f1e3904706114f6fe1af86d32ab95fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_AUDIO_DIV_LSB_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga5f1e3904706114f6fe1af86d32ab95fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305606094a849a0040d5fd8207e2e103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga305606094a849a0040d5fd8207e2e103">PMU_MISC2_AUDIO_DIV_LSB</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_AUDIO_DIV_LSB_SHIFT)) &amp; PMU_MISC2_AUDIO_DIV_LSB_MASK)</td></tr>
<tr class="separator:ga305606094a849a0040d5fd8207e2e103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c5dd20b5f3bdd912813b22b53f2cdb3"><td class="memItemLeft" align="right" valign="top"><a id="ga2c5dd20b5f3bdd912813b22b53f2cdb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG2_BO_OFFSET_MASK</b>&#160;&#160;&#160;(0x70000U)</td></tr>
<tr class="separator:ga2c5dd20b5f3bdd912813b22b53f2cdb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a36d306b6551c6a21e2c744b08654aa"><td class="memItemLeft" align="right" valign="top"><a id="ga6a36d306b6551c6a21e2c744b08654aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG2_BO_OFFSET_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6a36d306b6551c6a21e2c744b08654aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cecb47a59cf49139a042f38eb17315f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga9cecb47a59cf49139a042f38eb17315f">PMU_MISC2_REG2_BO_OFFSET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_REG2_BO_OFFSET_SHIFT)) &amp; PMU_MISC2_REG2_BO_OFFSET_MASK)</td></tr>
<tr class="separator:ga9cecb47a59cf49139a042f38eb17315f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fd670c2834b6884c05575feb81c86d7"><td class="memItemLeft" align="right" valign="top"><a id="ga2fd670c2834b6884c05575feb81c86d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG2_BO_STATUS_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:ga2fd670c2834b6884c05575feb81c86d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae72f17dd8975f769f4624b4e2542f2dc"><td class="memItemLeft" align="right" valign="top"><a id="gae72f17dd8975f769f4624b4e2542f2dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG2_BO_STATUS_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gae72f17dd8975f769f4624b4e2542f2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35fcca5a1f86541cac7df19b49e1a27e"><td class="memItemLeft" align="right" valign="top"><a id="ga35fcca5a1f86541cac7df19b49e1a27e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG2_BO_STATUS</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_REG2_BO_STATUS_SHIFT)) &amp; PMU_MISC2_REG2_BO_STATUS_MASK)</td></tr>
<tr class="separator:ga35fcca5a1f86541cac7df19b49e1a27e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f8a2b4a45793d7b3bb24cb9cc02a4b1"><td class="memItemLeft" align="right" valign="top"><a id="ga6f8a2b4a45793d7b3bb24cb9cc02a4b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG2_ENABLE_BO_MASK</b>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:ga6f8a2b4a45793d7b3bb24cb9cc02a4b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac851ade5bad29f7d2276c34b0d44edba"><td class="memItemLeft" align="right" valign="top"><a id="gac851ade5bad29f7d2276c34b0d44edba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG2_ENABLE_BO_SHIFT</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gac851ade5bad29f7d2276c34b0d44edba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca36538f456923d150edfbd42f710208"><td class="memItemLeft" align="right" valign="top"><a id="gaca36538f456923d150edfbd42f710208"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG2_ENABLE_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_REG2_ENABLE_BO_SHIFT)) &amp; PMU_MISC2_REG2_ENABLE_BO_MASK)</td></tr>
<tr class="separator:gaca36538f456923d150edfbd42f710208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a84b130819afec1a07b3319cfe99ee6"><td class="memItemLeft" align="right" valign="top"><a id="ga6a84b130819afec1a07b3319cfe99ee6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG2_OK_MASK</b>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:ga6a84b130819afec1a07b3319cfe99ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e36b1b06f6afefef92545583fcf7d0e"><td class="memItemLeft" align="right" valign="top"><a id="ga4e36b1b06f6afefef92545583fcf7d0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG2_OK_SHIFT</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga4e36b1b06f6afefef92545583fcf7d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga615f10d713d164a4fee8a7f3e06ac258"><td class="memItemLeft" align="right" valign="top"><a id="ga615f10d713d164a4fee8a7f3e06ac258"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG2_OK</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_REG2_OK_SHIFT)) &amp; PMU_MISC2_REG2_OK_MASK)</td></tr>
<tr class="separator:ga615f10d713d164a4fee8a7f3e06ac258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga465645e751b87ffa9527d3a7d6a3559d"><td class="memItemLeft" align="right" valign="top"><a id="ga465645e751b87ffa9527d3a7d6a3559d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_AUDIO_DIV_MSB_MASK</b>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:ga465645e751b87ffa9527d3a7d6a3559d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae19aef8f3733e0e2810107ab244ca1c4"><td class="memItemLeft" align="right" valign="top"><a id="gae19aef8f3733e0e2810107ab244ca1c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_AUDIO_DIV_MSB_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gae19aef8f3733e0e2810107ab244ca1c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73e70e06b4501184a1fc0e0609c50b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga73e70e06b4501184a1fc0e0609c50b58">PMU_MISC2_AUDIO_DIV_MSB</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_AUDIO_DIV_MSB_SHIFT)) &amp; PMU_MISC2_AUDIO_DIV_MSB_MASK)</td></tr>
<tr class="separator:ga73e70e06b4501184a1fc0e0609c50b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0ed962a79eacbac57b2e974fa0be815"><td class="memItemLeft" align="right" valign="top"><a id="gaf0ed962a79eacbac57b2e974fa0be815"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG0_STEP_TIME_MASK</b>&#160;&#160;&#160;(0x3000000U)</td></tr>
<tr class="separator:gaf0ed962a79eacbac57b2e974fa0be815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9219ffd163a5fc64447ebf65cf456ed"><td class="memItemLeft" align="right" valign="top"><a id="gaa9219ffd163a5fc64447ebf65cf456ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG0_STEP_TIME_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaa9219ffd163a5fc64447ebf65cf456ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbdf54cce870e1fa1181d7db919f781e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gabbdf54cce870e1fa1181d7db919f781e">PMU_MISC2_REG0_STEP_TIME</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_REG0_STEP_TIME_SHIFT)) &amp; PMU_MISC2_REG0_STEP_TIME_MASK)</td></tr>
<tr class="separator:gabbdf54cce870e1fa1181d7db919f781e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41462076fa83e64bed917791346ebd59"><td class="memItemLeft" align="right" valign="top"><a id="ga41462076fa83e64bed917791346ebd59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG1_STEP_TIME_MASK</b>&#160;&#160;&#160;(0xC000000U)</td></tr>
<tr class="separator:ga41462076fa83e64bed917791346ebd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0d31d88a809e7c6e0e29e2a3b99716"><td class="memItemLeft" align="right" valign="top"><a id="ga0c0d31d88a809e7c6e0e29e2a3b99716"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG1_STEP_TIME_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga0c0d31d88a809e7c6e0e29e2a3b99716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f563b068e39b7f53857bd962d361306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga7f563b068e39b7f53857bd962d361306">PMU_MISC2_REG1_STEP_TIME</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_REG1_STEP_TIME_SHIFT)) &amp; PMU_MISC2_REG1_STEP_TIME_MASK)</td></tr>
<tr class="separator:ga7f563b068e39b7f53857bd962d361306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacab4127c3e4aa6e15657013ca64efde7"><td class="memItemLeft" align="right" valign="top"><a id="gacab4127c3e4aa6e15657013ca64efde7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG2_STEP_TIME_MASK</b>&#160;&#160;&#160;(0x30000000U)</td></tr>
<tr class="separator:gacab4127c3e4aa6e15657013ca64efde7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e861d7e22e585dbd70bce93b623ac5"><td class="memItemLeft" align="right" valign="top"><a id="ga81e861d7e22e585dbd70bce93b623ac5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_REG2_STEP_TIME_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga81e861d7e22e585dbd70bce93b623ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga338f92cf69f8cefc0790042f3c8de951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga338f92cf69f8cefc0790042f3c8de951">PMU_MISC2_REG2_STEP_TIME</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_REG2_STEP_TIME_SHIFT)) &amp; PMU_MISC2_REG2_STEP_TIME_MASK)</td></tr>
<tr class="separator:ga338f92cf69f8cefc0790042f3c8de951"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">MISC2_SET - Miscellaneous Control Register</h2></td></tr>
<tr class="memitem:gafdf517b65905a6ca98c73fd42cec8968"><td class="memItemLeft" align="right" valign="top"><a id="gafdf517b65905a6ca98c73fd42cec8968"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG0_BO_OFFSET_MASK</b>&#160;&#160;&#160;(0x7U)</td></tr>
<tr class="separator:gafdf517b65905a6ca98c73fd42cec8968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4489f4cad10086fc3fba70167e83847"><td class="memItemLeft" align="right" valign="top"><a id="gac4489f4cad10086fc3fba70167e83847"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG0_BO_OFFSET_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac4489f4cad10086fc3fba70167e83847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83c537e72b961e641dd820f0340c7dc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga83c537e72b961e641dd820f0340c7dc0">PMU_MISC2_SET_REG0_BO_OFFSET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_SET_REG0_BO_OFFSET_SHIFT)) &amp; PMU_MISC2_SET_REG0_BO_OFFSET_MASK)</td></tr>
<tr class="separator:ga83c537e72b961e641dd820f0340c7dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79390f2dfb96d62b9498f88be1e3ac43"><td class="memItemLeft" align="right" valign="top"><a id="ga79390f2dfb96d62b9498f88be1e3ac43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG0_BO_STATUS_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga79390f2dfb96d62b9498f88be1e3ac43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad26cf73db59d91e82af73abb473a9be5"><td class="memItemLeft" align="right" valign="top"><a id="gad26cf73db59d91e82af73abb473a9be5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG0_BO_STATUS_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad26cf73db59d91e82af73abb473a9be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49519466be190eb6afdc89f6ad0a6552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga49519466be190eb6afdc89f6ad0a6552">PMU_MISC2_SET_REG0_BO_STATUS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_SET_REG0_BO_STATUS_SHIFT)) &amp; PMU_MISC2_SET_REG0_BO_STATUS_MASK)</td></tr>
<tr class="separator:ga49519466be190eb6afdc89f6ad0a6552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c09a24dc45d44f03ebc15488b5dc216"><td class="memItemLeft" align="right" valign="top"><a id="ga1c09a24dc45d44f03ebc15488b5dc216"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG0_ENABLE_BO_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga1c09a24dc45d44f03ebc15488b5dc216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f1f68c827aa9c0830a487e568b70e9"><td class="memItemLeft" align="right" valign="top"><a id="gaa9f1f68c827aa9c0830a487e568b70e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG0_ENABLE_BO_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaa9f1f68c827aa9c0830a487e568b70e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65ffb55ae0c539c31593b0395ec96070"><td class="memItemLeft" align="right" valign="top"><a id="ga65ffb55ae0c539c31593b0395ec96070"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG0_ENABLE_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_SET_REG0_ENABLE_BO_SHIFT)) &amp; PMU_MISC2_SET_REG0_ENABLE_BO_MASK)</td></tr>
<tr class="separator:ga65ffb55ae0c539c31593b0395ec96070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga808ad80f9c11d1e003918e50bd347b01"><td class="memItemLeft" align="right" valign="top"><a id="ga808ad80f9c11d1e003918e50bd347b01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_PLL3_disable_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga808ad80f9c11d1e003918e50bd347b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6436de52db2e9333fa60bdaa4e894587"><td class="memItemLeft" align="right" valign="top"><a id="ga6436de52db2e9333fa60bdaa4e894587"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_PLL3_disable_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga6436de52db2e9333fa60bdaa4e894587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc3854b1b82d1fde6a0e096445a706d"><td class="memItemLeft" align="right" valign="top"><a id="ga6cc3854b1b82d1fde6a0e096445a706d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_PLL3_disable</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_SET_PLL3_disable_SHIFT)) &amp; PMU_MISC2_SET_PLL3_disable_MASK)</td></tr>
<tr class="separator:ga6cc3854b1b82d1fde6a0e096445a706d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga106372396decbfc158f190b5e6e7c029"><td class="memItemLeft" align="right" valign="top"><a id="ga106372396decbfc158f190b5e6e7c029"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG1_BO_OFFSET_MASK</b>&#160;&#160;&#160;(0x700U)</td></tr>
<tr class="separator:ga106372396decbfc158f190b5e6e7c029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59f489d6ae74ab6986f51e303a047750"><td class="memItemLeft" align="right" valign="top"><a id="ga59f489d6ae74ab6986f51e303a047750"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG1_BO_OFFSET_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga59f489d6ae74ab6986f51e303a047750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga504595b878ce2cb3a1bb232642807fda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga504595b878ce2cb3a1bb232642807fda">PMU_MISC2_SET_REG1_BO_OFFSET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_SET_REG1_BO_OFFSET_SHIFT)) &amp; PMU_MISC2_SET_REG1_BO_OFFSET_MASK)</td></tr>
<tr class="separator:ga504595b878ce2cb3a1bb232642807fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8be4054a60499f8b4f9d6ea9f79d7d00"><td class="memItemLeft" align="right" valign="top"><a id="ga8be4054a60499f8b4f9d6ea9f79d7d00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG1_BO_STATUS_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga8be4054a60499f8b4f9d6ea9f79d7d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55bdb434b306d98394e7359181f90f23"><td class="memItemLeft" align="right" valign="top"><a id="ga55bdb434b306d98394e7359181f90f23"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG1_BO_STATUS_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga55bdb434b306d98394e7359181f90f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf08ae6332fcd1bf41f9787246bbd83b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gaf08ae6332fcd1bf41f9787246bbd83b0">PMU_MISC2_SET_REG1_BO_STATUS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_SET_REG1_BO_STATUS_SHIFT)) &amp; PMU_MISC2_SET_REG1_BO_STATUS_MASK)</td></tr>
<tr class="separator:gaf08ae6332fcd1bf41f9787246bbd83b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab27255f5945cf6596cc89f267039f45b"><td class="memItemLeft" align="right" valign="top"><a id="gab27255f5945cf6596cc89f267039f45b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG1_ENABLE_BO_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:gab27255f5945cf6596cc89f267039f45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d607bc7e9b48ac78616420a9b0e500a"><td class="memItemLeft" align="right" valign="top"><a id="ga1d607bc7e9b48ac78616420a9b0e500a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG1_ENABLE_BO_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga1d607bc7e9b48ac78616420a9b0e500a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71048f508b21690519b6be05ce649db1"><td class="memItemLeft" align="right" valign="top"><a id="ga71048f508b21690519b6be05ce649db1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG1_ENABLE_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_SET_REG1_ENABLE_BO_SHIFT)) &amp; PMU_MISC2_SET_REG1_ENABLE_BO_MASK)</td></tr>
<tr class="separator:ga71048f508b21690519b6be05ce649db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f6dcbc437918774b238cd7feae09345"><td class="memItemLeft" align="right" valign="top"><a id="ga0f6dcbc437918774b238cd7feae09345"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_AUDIO_DIV_LSB_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:ga0f6dcbc437918774b238cd7feae09345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga359ae30e90874255e06df1e024385ef5"><td class="memItemLeft" align="right" valign="top"><a id="ga359ae30e90874255e06df1e024385ef5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_AUDIO_DIV_LSB_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga359ae30e90874255e06df1e024385ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8150acd6e51ce658d08be1fefb46f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gaf8150acd6e51ce658d08be1fefb46f22">PMU_MISC2_SET_AUDIO_DIV_LSB</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_SET_AUDIO_DIV_LSB_SHIFT)) &amp; PMU_MISC2_SET_AUDIO_DIV_LSB_MASK)</td></tr>
<tr class="separator:gaf8150acd6e51ce658d08be1fefb46f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga232466dbc37832675c53c1e6cc0bcd42"><td class="memItemLeft" align="right" valign="top"><a id="ga232466dbc37832675c53c1e6cc0bcd42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG2_BO_OFFSET_MASK</b>&#160;&#160;&#160;(0x70000U)</td></tr>
<tr class="separator:ga232466dbc37832675c53c1e6cc0bcd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b639ff819baf8cab53ec72ac5726d33"><td class="memItemLeft" align="right" valign="top"><a id="ga6b639ff819baf8cab53ec72ac5726d33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG2_BO_OFFSET_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6b639ff819baf8cab53ec72ac5726d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca66c8760ae6c3267c11954fba6d0ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga1ca66c8760ae6c3267c11954fba6d0ad">PMU_MISC2_SET_REG2_BO_OFFSET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_SET_REG2_BO_OFFSET_SHIFT)) &amp; PMU_MISC2_SET_REG2_BO_OFFSET_MASK)</td></tr>
<tr class="separator:ga1ca66c8760ae6c3267c11954fba6d0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c789efce00ff7ee45c41be58918d58b"><td class="memItemLeft" align="right" valign="top"><a id="ga0c789efce00ff7ee45c41be58918d58b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG2_BO_STATUS_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:ga0c789efce00ff7ee45c41be58918d58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04bc8ab46490c717658ea850d42cfb1c"><td class="memItemLeft" align="right" valign="top"><a id="ga04bc8ab46490c717658ea850d42cfb1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG2_BO_STATUS_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga04bc8ab46490c717658ea850d42cfb1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53b5a36800267e0f654d7b91f29cce08"><td class="memItemLeft" align="right" valign="top"><a id="ga53b5a36800267e0f654d7b91f29cce08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG2_BO_STATUS</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_SET_REG2_BO_STATUS_SHIFT)) &amp; PMU_MISC2_SET_REG2_BO_STATUS_MASK)</td></tr>
<tr class="separator:ga53b5a36800267e0f654d7b91f29cce08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664b6a8ec3cd91512d39a3c8e691ba2a"><td class="memItemLeft" align="right" valign="top"><a id="ga664b6a8ec3cd91512d39a3c8e691ba2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG2_ENABLE_BO_MASK</b>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:ga664b6a8ec3cd91512d39a3c8e691ba2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb4df185063736e8b98bf2ac63c0f6d"><td class="memItemLeft" align="right" valign="top"><a id="gaedb4df185063736e8b98bf2ac63c0f6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG2_ENABLE_BO_SHIFT</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaedb4df185063736e8b98bf2ac63c0f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4fd32c6f5b4666dfef4474e8efd3af4"><td class="memItemLeft" align="right" valign="top"><a id="gaa4fd32c6f5b4666dfef4474e8efd3af4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG2_ENABLE_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_SET_REG2_ENABLE_BO_SHIFT)) &amp; PMU_MISC2_SET_REG2_ENABLE_BO_MASK)</td></tr>
<tr class="separator:gaa4fd32c6f5b4666dfef4474e8efd3af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32f7cd2c331670122b990c73531f7c94"><td class="memItemLeft" align="right" valign="top"><a id="ga32f7cd2c331670122b990c73531f7c94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG2_OK_MASK</b>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:ga32f7cd2c331670122b990c73531f7c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad34c015f902bf9e6c2b13ae4de64f9dc"><td class="memItemLeft" align="right" valign="top"><a id="gad34c015f902bf9e6c2b13ae4de64f9dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG2_OK_SHIFT</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gad34c015f902bf9e6c2b13ae4de64f9dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga371538b45b76d413e567ff98e2031f7a"><td class="memItemLeft" align="right" valign="top"><a id="ga371538b45b76d413e567ff98e2031f7a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG2_OK</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_SET_REG2_OK_SHIFT)) &amp; PMU_MISC2_SET_REG2_OK_MASK)</td></tr>
<tr class="separator:ga371538b45b76d413e567ff98e2031f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd7a81b0fb2ab91c836f7979ac8196ad"><td class="memItemLeft" align="right" valign="top"><a id="gadd7a81b0fb2ab91c836f7979ac8196ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_AUDIO_DIV_MSB_MASK</b>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:gadd7a81b0fb2ab91c836f7979ac8196ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2e8d1ab4923027f747b6ad749befed5"><td class="memItemLeft" align="right" valign="top"><a id="gab2e8d1ab4923027f747b6ad749befed5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_AUDIO_DIV_MSB_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gab2e8d1ab4923027f747b6ad749befed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5d942235c705976ee3063ea8b2b532b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gaf5d942235c705976ee3063ea8b2b532b">PMU_MISC2_SET_AUDIO_DIV_MSB</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_SET_AUDIO_DIV_MSB_SHIFT)) &amp; PMU_MISC2_SET_AUDIO_DIV_MSB_MASK)</td></tr>
<tr class="separator:gaf5d942235c705976ee3063ea8b2b532b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ff925c7dc94860b6cb4d1aa548a8698"><td class="memItemLeft" align="right" valign="top"><a id="ga1ff925c7dc94860b6cb4d1aa548a8698"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG0_STEP_TIME_MASK</b>&#160;&#160;&#160;(0x3000000U)</td></tr>
<tr class="separator:ga1ff925c7dc94860b6cb4d1aa548a8698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac65fdc7c94eca84eea068c586ae386d8"><td class="memItemLeft" align="right" valign="top"><a id="gac65fdc7c94eca84eea068c586ae386d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG0_STEP_TIME_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gac65fdc7c94eca84eea068c586ae386d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43022814a6758db051242232da953cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga43022814a6758db051242232da953cd7">PMU_MISC2_SET_REG0_STEP_TIME</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_SET_REG0_STEP_TIME_SHIFT)) &amp; PMU_MISC2_SET_REG0_STEP_TIME_MASK)</td></tr>
<tr class="separator:ga43022814a6758db051242232da953cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1349548a0b29fbac29de0845f684c2f8"><td class="memItemLeft" align="right" valign="top"><a id="ga1349548a0b29fbac29de0845f684c2f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG1_STEP_TIME_MASK</b>&#160;&#160;&#160;(0xC000000U)</td></tr>
<tr class="separator:ga1349548a0b29fbac29de0845f684c2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf970b6f0bc405fd7496948323fb9ff56"><td class="memItemLeft" align="right" valign="top"><a id="gaf970b6f0bc405fd7496948323fb9ff56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG1_STEP_TIME_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gaf970b6f0bc405fd7496948323fb9ff56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3eb2088ec97afdd8f031c5ec918a11e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gaa3eb2088ec97afdd8f031c5ec918a11e">PMU_MISC2_SET_REG1_STEP_TIME</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_SET_REG1_STEP_TIME_SHIFT)) &amp; PMU_MISC2_SET_REG1_STEP_TIME_MASK)</td></tr>
<tr class="separator:gaa3eb2088ec97afdd8f031c5ec918a11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a9555740a8d1cdc74f5f3b748d50425"><td class="memItemLeft" align="right" valign="top"><a id="ga5a9555740a8d1cdc74f5f3b748d50425"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG2_STEP_TIME_MASK</b>&#160;&#160;&#160;(0x30000000U)</td></tr>
<tr class="separator:ga5a9555740a8d1cdc74f5f3b748d50425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ae956a86417ef9855d8c68af49684be"><td class="memItemLeft" align="right" valign="top"><a id="ga9ae956a86417ef9855d8c68af49684be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_SET_REG2_STEP_TIME_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga9ae956a86417ef9855d8c68af49684be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e63e54375a48d8195b23d9954e615ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga0e63e54375a48d8195b23d9954e615ca">PMU_MISC2_SET_REG2_STEP_TIME</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_SET_REG2_STEP_TIME_SHIFT)) &amp; PMU_MISC2_SET_REG2_STEP_TIME_MASK)</td></tr>
<tr class="separator:ga0e63e54375a48d8195b23d9954e615ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">MISC2_CLR - Miscellaneous Control Register</h2></td></tr>
<tr class="memitem:gabee87a3fe1dc0234f328045171d09a1b"><td class="memItemLeft" align="right" valign="top"><a id="gabee87a3fe1dc0234f328045171d09a1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG0_BO_OFFSET_MASK</b>&#160;&#160;&#160;(0x7U)</td></tr>
<tr class="separator:gabee87a3fe1dc0234f328045171d09a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f861059cb65c149f049a82ca14c7ba"><td class="memItemLeft" align="right" valign="top"><a id="ga31f861059cb65c149f049a82ca14c7ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG0_BO_OFFSET_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga31f861059cb65c149f049a82ca14c7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga738407ca045217431f9bf483a91bbe28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga738407ca045217431f9bf483a91bbe28">PMU_MISC2_CLR_REG0_BO_OFFSET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_CLR_REG0_BO_OFFSET_SHIFT)) &amp; PMU_MISC2_CLR_REG0_BO_OFFSET_MASK)</td></tr>
<tr class="separator:ga738407ca045217431f9bf483a91bbe28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe6ed471be491a04244ff15d9464c66"><td class="memItemLeft" align="right" valign="top"><a id="ga4fe6ed471be491a04244ff15d9464c66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG0_BO_STATUS_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga4fe6ed471be491a04244ff15d9464c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga397b7336eaf8728b67479e9df59f8d3d"><td class="memItemLeft" align="right" valign="top"><a id="ga397b7336eaf8728b67479e9df59f8d3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG0_BO_STATUS_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga397b7336eaf8728b67479e9df59f8d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a09ccca42da820cb0207d380d0dea04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga3a09ccca42da820cb0207d380d0dea04">PMU_MISC2_CLR_REG0_BO_STATUS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_CLR_REG0_BO_STATUS_SHIFT)) &amp; PMU_MISC2_CLR_REG0_BO_STATUS_MASK)</td></tr>
<tr class="separator:ga3a09ccca42da820cb0207d380d0dea04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2588ffda4ec1676c61a43d662bb5ee3b"><td class="memItemLeft" align="right" valign="top"><a id="ga2588ffda4ec1676c61a43d662bb5ee3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG0_ENABLE_BO_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga2588ffda4ec1676c61a43d662bb5ee3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b7e719848c3e7c7bb8191d7f69622c9"><td class="memItemLeft" align="right" valign="top"><a id="ga6b7e719848c3e7c7bb8191d7f69622c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG0_ENABLE_BO_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga6b7e719848c3e7c7bb8191d7f69622c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1629511d5812da02031a70f6f0be937f"><td class="memItemLeft" align="right" valign="top"><a id="ga1629511d5812da02031a70f6f0be937f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG0_ENABLE_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_CLR_REG0_ENABLE_BO_SHIFT)) &amp; PMU_MISC2_CLR_REG0_ENABLE_BO_MASK)</td></tr>
<tr class="separator:ga1629511d5812da02031a70f6f0be937f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6595670992612f267bd07a744742185"><td class="memItemLeft" align="right" valign="top"><a id="gaf6595670992612f267bd07a744742185"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_PLL3_disable_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gaf6595670992612f267bd07a744742185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad30f3367a0c588f9917dd95a4ef7c3"><td class="memItemLeft" align="right" valign="top"><a id="ga5ad30f3367a0c588f9917dd95a4ef7c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_PLL3_disable_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga5ad30f3367a0c588f9917dd95a4ef7c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4b5a9ee7bbb66f4dc0248a8aaa95fd"><td class="memItemLeft" align="right" valign="top"><a id="ga6f4b5a9ee7bbb66f4dc0248a8aaa95fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_PLL3_disable</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_CLR_PLL3_disable_SHIFT)) &amp; PMU_MISC2_CLR_PLL3_disable_MASK)</td></tr>
<tr class="separator:ga6f4b5a9ee7bbb66f4dc0248a8aaa95fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166d33581e0d64e2cd0b9d68884db027"><td class="memItemLeft" align="right" valign="top"><a id="ga166d33581e0d64e2cd0b9d68884db027"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG1_BO_OFFSET_MASK</b>&#160;&#160;&#160;(0x700U)</td></tr>
<tr class="separator:ga166d33581e0d64e2cd0b9d68884db027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5096202b4c491877c83655b2142869b"><td class="memItemLeft" align="right" valign="top"><a id="gaa5096202b4c491877c83655b2142869b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG1_BO_OFFSET_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaa5096202b4c491877c83655b2142869b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c617df95ca4c6b0b6492af85722156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga15c617df95ca4c6b0b6492af85722156">PMU_MISC2_CLR_REG1_BO_OFFSET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_CLR_REG1_BO_OFFSET_SHIFT)) &amp; PMU_MISC2_CLR_REG1_BO_OFFSET_MASK)</td></tr>
<tr class="separator:ga15c617df95ca4c6b0b6492af85722156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0facb5c5937bfa7e1121c580627f533"><td class="memItemLeft" align="right" valign="top"><a id="gaf0facb5c5937bfa7e1121c580627f533"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG1_BO_STATUS_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:gaf0facb5c5937bfa7e1121c580627f533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf0c09c1f3c2d69fdf6c62b050640ab"><td class="memItemLeft" align="right" valign="top"><a id="ga7bf0c09c1f3c2d69fdf6c62b050640ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG1_BO_STATUS_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga7bf0c09c1f3c2d69fdf6c62b050640ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1dfb857e107b1055718a4b744313f1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gaa1dfb857e107b1055718a4b744313f1c">PMU_MISC2_CLR_REG1_BO_STATUS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_CLR_REG1_BO_STATUS_SHIFT)) &amp; PMU_MISC2_CLR_REG1_BO_STATUS_MASK)</td></tr>
<tr class="separator:gaa1dfb857e107b1055718a4b744313f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71a4c5d15a66c3cb8b637ed493104888"><td class="memItemLeft" align="right" valign="top"><a id="ga71a4c5d15a66c3cb8b637ed493104888"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG1_ENABLE_BO_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:ga71a4c5d15a66c3cb8b637ed493104888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddf5fecd764ed3460bfd842a9477da67"><td class="memItemLeft" align="right" valign="top"><a id="gaddf5fecd764ed3460bfd842a9477da67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG1_ENABLE_BO_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaddf5fecd764ed3460bfd842a9477da67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac94f2ee1102d41ca52e04198dd05a0f5"><td class="memItemLeft" align="right" valign="top"><a id="gac94f2ee1102d41ca52e04198dd05a0f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG1_ENABLE_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_CLR_REG1_ENABLE_BO_SHIFT)) &amp; PMU_MISC2_CLR_REG1_ENABLE_BO_MASK)</td></tr>
<tr class="separator:gac94f2ee1102d41ca52e04198dd05a0f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa784724ef525aac51049978c3b8b16"><td class="memItemLeft" align="right" valign="top"><a id="ga2fa784724ef525aac51049978c3b8b16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_AUDIO_DIV_LSB_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:ga2fa784724ef525aac51049978c3b8b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6317bc6cb79ee676a98d3bf7e85d83ab"><td class="memItemLeft" align="right" valign="top"><a id="ga6317bc6cb79ee676a98d3bf7e85d83ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_AUDIO_DIV_LSB_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga6317bc6cb79ee676a98d3bf7e85d83ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacae942b232afe9b511850ed3d8552094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gacae942b232afe9b511850ed3d8552094">PMU_MISC2_CLR_AUDIO_DIV_LSB</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_CLR_AUDIO_DIV_LSB_SHIFT)) &amp; PMU_MISC2_CLR_AUDIO_DIV_LSB_MASK)</td></tr>
<tr class="separator:gacae942b232afe9b511850ed3d8552094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga212b32de28822549123f9fdab8131469"><td class="memItemLeft" align="right" valign="top"><a id="ga212b32de28822549123f9fdab8131469"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG2_BO_OFFSET_MASK</b>&#160;&#160;&#160;(0x70000U)</td></tr>
<tr class="separator:ga212b32de28822549123f9fdab8131469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7758312d4ce9be9c2612aa217460f6"><td class="memItemLeft" align="right" valign="top"><a id="ga3f7758312d4ce9be9c2612aa217460f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG2_BO_OFFSET_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga3f7758312d4ce9be9c2612aa217460f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa232edea2d6d31cbc35236ea362fb57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gafa232edea2d6d31cbc35236ea362fb57">PMU_MISC2_CLR_REG2_BO_OFFSET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_CLR_REG2_BO_OFFSET_SHIFT)) &amp; PMU_MISC2_CLR_REG2_BO_OFFSET_MASK)</td></tr>
<tr class="separator:gafa232edea2d6d31cbc35236ea362fb57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb1b4248773334dc06c275113d491f3"><td class="memItemLeft" align="right" valign="top"><a id="gaedb1b4248773334dc06c275113d491f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG2_BO_STATUS_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:gaedb1b4248773334dc06c275113d491f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c9d1a368c979fd5b232a0d770617ce"><td class="memItemLeft" align="right" valign="top"><a id="gad1c9d1a368c979fd5b232a0d770617ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG2_BO_STATUS_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gad1c9d1a368c979fd5b232a0d770617ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeda23cd682a0e526700b18860e3ce312"><td class="memItemLeft" align="right" valign="top"><a id="gaeda23cd682a0e526700b18860e3ce312"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG2_BO_STATUS</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_CLR_REG2_BO_STATUS_SHIFT)) &amp; PMU_MISC2_CLR_REG2_BO_STATUS_MASK)</td></tr>
<tr class="separator:gaeda23cd682a0e526700b18860e3ce312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8ba0d0614c5038c0e3a7928d01a30b9"><td class="memItemLeft" align="right" valign="top"><a id="gaa8ba0d0614c5038c0e3a7928d01a30b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG2_ENABLE_BO_MASK</b>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:gaa8ba0d0614c5038c0e3a7928d01a30b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb01a1ba6eb7bd0c2fdf520d914d236"><td class="memItemLeft" align="right" valign="top"><a id="gaacb01a1ba6eb7bd0c2fdf520d914d236"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG2_ENABLE_BO_SHIFT</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaacb01a1ba6eb7bd0c2fdf520d914d236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10695e29bf13f9a4c28ecf621e44709c"><td class="memItemLeft" align="right" valign="top"><a id="ga10695e29bf13f9a4c28ecf621e44709c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG2_ENABLE_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_CLR_REG2_ENABLE_BO_SHIFT)) &amp; PMU_MISC2_CLR_REG2_ENABLE_BO_MASK)</td></tr>
<tr class="separator:ga10695e29bf13f9a4c28ecf621e44709c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1f40662e7a46de23b6db7a32b19e34"><td class="memItemLeft" align="right" valign="top"><a id="gabe1f40662e7a46de23b6db7a32b19e34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG2_OK_MASK</b>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:gabe1f40662e7a46de23b6db7a32b19e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga745907e04faf60065d01e2163c209f34"><td class="memItemLeft" align="right" valign="top"><a id="ga745907e04faf60065d01e2163c209f34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG2_OK_SHIFT</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga745907e04faf60065d01e2163c209f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae51f8bf5cf96fa8762e6e1089962de85"><td class="memItemLeft" align="right" valign="top"><a id="gae51f8bf5cf96fa8762e6e1089962de85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG2_OK</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_CLR_REG2_OK_SHIFT)) &amp; PMU_MISC2_CLR_REG2_OK_MASK)</td></tr>
<tr class="separator:gae51f8bf5cf96fa8762e6e1089962de85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga014f819c0adc3d9ca3e4d0066e0be0bd"><td class="memItemLeft" align="right" valign="top"><a id="ga014f819c0adc3d9ca3e4d0066e0be0bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_AUDIO_DIV_MSB_MASK</b>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:ga014f819c0adc3d9ca3e4d0066e0be0bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09227c92d4c877d2f859f372dc41e3d9"><td class="memItemLeft" align="right" valign="top"><a id="ga09227c92d4c877d2f859f372dc41e3d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_AUDIO_DIV_MSB_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga09227c92d4c877d2f859f372dc41e3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef42e76ff64491e4e2407ff9a2f932d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gaef42e76ff64491e4e2407ff9a2f932d1">PMU_MISC2_CLR_AUDIO_DIV_MSB</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_CLR_AUDIO_DIV_MSB_SHIFT)) &amp; PMU_MISC2_CLR_AUDIO_DIV_MSB_MASK)</td></tr>
<tr class="separator:gaef42e76ff64491e4e2407ff9a2f932d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec2439b7b1960f41977247b2194f50e8"><td class="memItemLeft" align="right" valign="top"><a id="gaec2439b7b1960f41977247b2194f50e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG0_STEP_TIME_MASK</b>&#160;&#160;&#160;(0x3000000U)</td></tr>
<tr class="separator:gaec2439b7b1960f41977247b2194f50e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac94df3ac03e8287c88f457bee0d8bbc"><td class="memItemLeft" align="right" valign="top"><a id="gaac94df3ac03e8287c88f457bee0d8bbc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG0_STEP_TIME_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaac94df3ac03e8287c88f457bee0d8bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0226de8213952b66322e8f015f4915e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga0226de8213952b66322e8f015f4915e0">PMU_MISC2_CLR_REG0_STEP_TIME</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_CLR_REG0_STEP_TIME_SHIFT)) &amp; PMU_MISC2_CLR_REG0_STEP_TIME_MASK)</td></tr>
<tr class="separator:ga0226de8213952b66322e8f015f4915e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga440cf63226c17ef87d560aa056f6c970"><td class="memItemLeft" align="right" valign="top"><a id="ga440cf63226c17ef87d560aa056f6c970"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG1_STEP_TIME_MASK</b>&#160;&#160;&#160;(0xC000000U)</td></tr>
<tr class="separator:ga440cf63226c17ef87d560aa056f6c970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00c6b8073cf0644164f5722db3cff2cd"><td class="memItemLeft" align="right" valign="top"><a id="ga00c6b8073cf0644164f5722db3cff2cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG1_STEP_TIME_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga00c6b8073cf0644164f5722db3cff2cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e2cf90304d35a2f728e93780d4a543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga23e2cf90304d35a2f728e93780d4a543">PMU_MISC2_CLR_REG1_STEP_TIME</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_CLR_REG1_STEP_TIME_SHIFT)) &amp; PMU_MISC2_CLR_REG1_STEP_TIME_MASK)</td></tr>
<tr class="separator:ga23e2cf90304d35a2f728e93780d4a543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5c4405bfdae1edea299b5106e5de46a"><td class="memItemLeft" align="right" valign="top"><a id="gae5c4405bfdae1edea299b5106e5de46a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG2_STEP_TIME_MASK</b>&#160;&#160;&#160;(0x30000000U)</td></tr>
<tr class="separator:gae5c4405bfdae1edea299b5106e5de46a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80b339b6f6a003d5dd3de35c2a70c8eb"><td class="memItemLeft" align="right" valign="top"><a id="ga80b339b6f6a003d5dd3de35c2a70c8eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_CLR_REG2_STEP_TIME_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga80b339b6f6a003d5dd3de35c2a70c8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga031f1c8d357c66f76314a9f9b728d6cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga031f1c8d357c66f76314a9f9b728d6cf">PMU_MISC2_CLR_REG2_STEP_TIME</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_CLR_REG2_STEP_TIME_SHIFT)) &amp; PMU_MISC2_CLR_REG2_STEP_TIME_MASK)</td></tr>
<tr class="separator:ga031f1c8d357c66f76314a9f9b728d6cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">MISC2_TOG - Miscellaneous Control Register</h2></td></tr>
<tr class="memitem:ga6202def5bf3861015cadeda39a2cdec3"><td class="memItemLeft" align="right" valign="top"><a id="ga6202def5bf3861015cadeda39a2cdec3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG0_BO_OFFSET_MASK</b>&#160;&#160;&#160;(0x7U)</td></tr>
<tr class="separator:ga6202def5bf3861015cadeda39a2cdec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58e04791e57d1502dae709e26a4cea79"><td class="memItemLeft" align="right" valign="top"><a id="ga58e04791e57d1502dae709e26a4cea79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG0_BO_OFFSET_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga58e04791e57d1502dae709e26a4cea79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8c49a62337bf7d7083d2d4cc1352fb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gaf8c49a62337bf7d7083d2d4cc1352fb4">PMU_MISC2_TOG_REG0_BO_OFFSET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_TOG_REG0_BO_OFFSET_SHIFT)) &amp; PMU_MISC2_TOG_REG0_BO_OFFSET_MASK)</td></tr>
<tr class="separator:gaf8c49a62337bf7d7083d2d4cc1352fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66820aa2b323e430eb5cce18ebf42056"><td class="memItemLeft" align="right" valign="top"><a id="ga66820aa2b323e430eb5cce18ebf42056"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG0_BO_STATUS_MASK</b>&#160;&#160;&#160;(0x8U)</td></tr>
<tr class="separator:ga66820aa2b323e430eb5cce18ebf42056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1debecf873b8c128bf3d9dda462102f"><td class="memItemLeft" align="right" valign="top"><a id="gac1debecf873b8c128bf3d9dda462102f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG0_BO_STATUS_SHIFT</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac1debecf873b8c128bf3d9dda462102f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga846e93a3158fe6ff35835c8ceb9061f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga846e93a3158fe6ff35835c8ceb9061f8">PMU_MISC2_TOG_REG0_BO_STATUS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_TOG_REG0_BO_STATUS_SHIFT)) &amp; PMU_MISC2_TOG_REG0_BO_STATUS_MASK)</td></tr>
<tr class="separator:ga846e93a3158fe6ff35835c8ceb9061f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80cafe810effce87262711f01237fb3"><td class="memItemLeft" align="right" valign="top"><a id="gab80cafe810effce87262711f01237fb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG0_ENABLE_BO_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:gab80cafe810effce87262711f01237fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc1b2164c520d2c2718b32dc52f5426"><td class="memItemLeft" align="right" valign="top"><a id="ga6bc1b2164c520d2c2718b32dc52f5426"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG0_ENABLE_BO_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga6bc1b2164c520d2c2718b32dc52f5426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab51e56860a35b190d45e8f4d0740b3"><td class="memItemLeft" align="right" valign="top"><a id="gaeab51e56860a35b190d45e8f4d0740b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG0_ENABLE_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_TOG_REG0_ENABLE_BO_SHIFT)) &amp; PMU_MISC2_TOG_REG0_ENABLE_BO_MASK)</td></tr>
<tr class="separator:gaeab51e56860a35b190d45e8f4d0740b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b3f842902748fe0907a4c9217a08699"><td class="memItemLeft" align="right" valign="top"><a id="ga7b3f842902748fe0907a4c9217a08699"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_PLL3_disable_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga7b3f842902748fe0907a4c9217a08699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b436895bfb5df4f74b35ae572c4d865"><td class="memItemLeft" align="right" valign="top"><a id="ga5b436895bfb5df4f74b35ae572c4d865"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_PLL3_disable_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga5b436895bfb5df4f74b35ae572c4d865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df3707e0387810f8dc77c0b2154e7ea"><td class="memItemLeft" align="right" valign="top"><a id="ga1df3707e0387810f8dc77c0b2154e7ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_PLL3_disable</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_TOG_PLL3_disable_SHIFT)) &amp; PMU_MISC2_TOG_PLL3_disable_MASK)</td></tr>
<tr class="separator:ga1df3707e0387810f8dc77c0b2154e7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf89beab245c558c4ff7f2fd511f7803"><td class="memItemLeft" align="right" valign="top"><a id="gacf89beab245c558c4ff7f2fd511f7803"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG1_BO_OFFSET_MASK</b>&#160;&#160;&#160;(0x700U)</td></tr>
<tr class="separator:gacf89beab245c558c4ff7f2fd511f7803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ced8848b583559a2641840112343db"><td class="memItemLeft" align="right" valign="top"><a id="ga51ced8848b583559a2641840112343db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG1_BO_OFFSET_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga51ced8848b583559a2641840112343db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga580ec8c35351b06e95abfca6f1f49dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga580ec8c35351b06e95abfca6f1f49dfa">PMU_MISC2_TOG_REG1_BO_OFFSET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_TOG_REG1_BO_OFFSET_SHIFT)) &amp; PMU_MISC2_TOG_REG1_BO_OFFSET_MASK)</td></tr>
<tr class="separator:ga580ec8c35351b06e95abfca6f1f49dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e7345b421f09c6c7e449fda1d46d598"><td class="memItemLeft" align="right" valign="top"><a id="ga1e7345b421f09c6c7e449fda1d46d598"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG1_BO_STATUS_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:ga1e7345b421f09c6c7e449fda1d46d598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad64f5045726a238a54e19b7906821540"><td class="memItemLeft" align="right" valign="top"><a id="gad64f5045726a238a54e19b7906821540"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG1_BO_STATUS_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gad64f5045726a238a54e19b7906821540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa96df0e14b5c6605f7e6270c88728e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gaa96df0e14b5c6605f7e6270c88728e25">PMU_MISC2_TOG_REG1_BO_STATUS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_TOG_REG1_BO_STATUS_SHIFT)) &amp; PMU_MISC2_TOG_REG1_BO_STATUS_MASK)</td></tr>
<tr class="separator:gaa96df0e14b5c6605f7e6270c88728e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4d6046c4dfe51a47e3e3bee16102a8"><td class="memItemLeft" align="right" valign="top"><a id="ga1e4d6046c4dfe51a47e3e3bee16102a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG1_ENABLE_BO_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:ga1e4d6046c4dfe51a47e3e3bee16102a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad724542366a2f20fae2a83e6f36ce97e"><td class="memItemLeft" align="right" valign="top"><a id="gad724542366a2f20fae2a83e6f36ce97e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG1_ENABLE_BO_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gad724542366a2f20fae2a83e6f36ce97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f483dddbe9440edc791b13624e4cd49"><td class="memItemLeft" align="right" valign="top"><a id="ga3f483dddbe9440edc791b13624e4cd49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG1_ENABLE_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_TOG_REG1_ENABLE_BO_SHIFT)) &amp; PMU_MISC2_TOG_REG1_ENABLE_BO_MASK)</td></tr>
<tr class="separator:ga3f483dddbe9440edc791b13624e4cd49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44476cb768fe7d3bb12d880a09ebd536"><td class="memItemLeft" align="right" valign="top"><a id="ga44476cb768fe7d3bb12d880a09ebd536"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_AUDIO_DIV_LSB_MASK</b>&#160;&#160;&#160;(0x8000U)</td></tr>
<tr class="separator:ga44476cb768fe7d3bb12d880a09ebd536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b819ec920421c1fe464d349ce4eca7e"><td class="memItemLeft" align="right" valign="top"><a id="ga1b819ec920421c1fe464d349ce4eca7e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_AUDIO_DIV_LSB_SHIFT</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga1b819ec920421c1fe464d349ce4eca7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab03da46c62dcba5415058dd51a11010a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gab03da46c62dcba5415058dd51a11010a">PMU_MISC2_TOG_AUDIO_DIV_LSB</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_TOG_AUDIO_DIV_LSB_SHIFT)) &amp; PMU_MISC2_TOG_AUDIO_DIV_LSB_MASK)</td></tr>
<tr class="separator:gab03da46c62dcba5415058dd51a11010a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc12f5791e570b3a238612c540adf7e7"><td class="memItemLeft" align="right" valign="top"><a id="gacc12f5791e570b3a238612c540adf7e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG2_BO_OFFSET_MASK</b>&#160;&#160;&#160;(0x70000U)</td></tr>
<tr class="separator:gacc12f5791e570b3a238612c540adf7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b38eabb318464262eb56b85d4c1e482"><td class="memItemLeft" align="right" valign="top"><a id="ga8b38eabb318464262eb56b85d4c1e482"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG2_BO_OFFSET_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga8b38eabb318464262eb56b85d4c1e482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f532fa43f272c618543bbf1434352c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga6f532fa43f272c618543bbf1434352c8">PMU_MISC2_TOG_REG2_BO_OFFSET</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_TOG_REG2_BO_OFFSET_SHIFT)) &amp; PMU_MISC2_TOG_REG2_BO_OFFSET_MASK)</td></tr>
<tr class="separator:ga6f532fa43f272c618543bbf1434352c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3984d60842be8b1fbe6a7c790652c17c"><td class="memItemLeft" align="right" valign="top"><a id="ga3984d60842be8b1fbe6a7c790652c17c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG2_BO_STATUS_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:ga3984d60842be8b1fbe6a7c790652c17c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf75109b71d657c48a82910c70f2e95"><td class="memItemLeft" align="right" valign="top"><a id="ga6bf75109b71d657c48a82910c70f2e95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG2_BO_STATUS_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga6bf75109b71d657c48a82910c70f2e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3757d0d00238cb430124e22e37e98e61"><td class="memItemLeft" align="right" valign="top"><a id="ga3757d0d00238cb430124e22e37e98e61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG2_BO_STATUS</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_TOG_REG2_BO_STATUS_SHIFT)) &amp; PMU_MISC2_TOG_REG2_BO_STATUS_MASK)</td></tr>
<tr class="separator:ga3757d0d00238cb430124e22e37e98e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga843de6b87400aa0a22aca3c747af186c"><td class="memItemLeft" align="right" valign="top"><a id="ga843de6b87400aa0a22aca3c747af186c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG2_ENABLE_BO_MASK</b>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:ga843de6b87400aa0a22aca3c747af186c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5977a2e00016ea9c7d372e710224ca02"><td class="memItemLeft" align="right" valign="top"><a id="ga5977a2e00016ea9c7d372e710224ca02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG2_ENABLE_BO_SHIFT</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga5977a2e00016ea9c7d372e710224ca02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc2a5d9f4b3751cf730e49e372a12b2b"><td class="memItemLeft" align="right" valign="top"><a id="gacc2a5d9f4b3751cf730e49e372a12b2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG2_ENABLE_BO</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_TOG_REG2_ENABLE_BO_SHIFT)) &amp; PMU_MISC2_TOG_REG2_ENABLE_BO_MASK)</td></tr>
<tr class="separator:gacc2a5d9f4b3751cf730e49e372a12b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b6c907dc3ba83db382646e2fe1e63ab"><td class="memItemLeft" align="right" valign="top"><a id="ga4b6c907dc3ba83db382646e2fe1e63ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG2_OK_MASK</b>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:ga4b6c907dc3ba83db382646e2fe1e63ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b6d424b641d9355cf48791c686df84"><td class="memItemLeft" align="right" valign="top"><a id="ga94b6d424b641d9355cf48791c686df84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG2_OK_SHIFT</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga94b6d424b641d9355cf48791c686df84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13c127ae9e3a0426a85d031ea4793262"><td class="memItemLeft" align="right" valign="top"><a id="ga13c127ae9e3a0426a85d031ea4793262"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG2_OK</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_TOG_REG2_OK_SHIFT)) &amp; PMU_MISC2_TOG_REG2_OK_MASK)</td></tr>
<tr class="separator:ga13c127ae9e3a0426a85d031ea4793262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2c217ea639541bfb9c6b59be41344fd"><td class="memItemLeft" align="right" valign="top"><a id="gab2c217ea639541bfb9c6b59be41344fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_AUDIO_DIV_MSB_MASK</b>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:gab2c217ea639541bfb9c6b59be41344fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cdc6f70aba70c88c3b59b05c70e30f1"><td class="memItemLeft" align="right" valign="top"><a id="ga0cdc6f70aba70c88c3b59b05c70e30f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_AUDIO_DIV_MSB_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga0cdc6f70aba70c88c3b59b05c70e30f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba6c6d2afbb67241aff3d0b36ce7927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#ga5ba6c6d2afbb67241aff3d0b36ce7927">PMU_MISC2_TOG_AUDIO_DIV_MSB</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_TOG_AUDIO_DIV_MSB_SHIFT)) &amp; PMU_MISC2_TOG_AUDIO_DIV_MSB_MASK)</td></tr>
<tr class="separator:ga5ba6c6d2afbb67241aff3d0b36ce7927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca32ebe9a89d3f79fa6bc004fc92bf68"><td class="memItemLeft" align="right" valign="top"><a id="gaca32ebe9a89d3f79fa6bc004fc92bf68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG0_STEP_TIME_MASK</b>&#160;&#160;&#160;(0x3000000U)</td></tr>
<tr class="separator:gaca32ebe9a89d3f79fa6bc004fc92bf68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99a9603118d7401f1d62b4b1de5f90fb"><td class="memItemLeft" align="right" valign="top"><a id="ga99a9603118d7401f1d62b4b1de5f90fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG0_STEP_TIME_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga99a9603118d7401f1d62b4b1de5f90fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7483a808d60bb619119d631236699eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gad7483a808d60bb619119d631236699eb">PMU_MISC2_TOG_REG0_STEP_TIME</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_TOG_REG0_STEP_TIME_SHIFT)) &amp; PMU_MISC2_TOG_REG0_STEP_TIME_MASK)</td></tr>
<tr class="separator:gad7483a808d60bb619119d631236699eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae16a1fab4f7dc09004095e789fb8f166"><td class="memItemLeft" align="right" valign="top"><a id="gae16a1fab4f7dc09004095e789fb8f166"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG1_STEP_TIME_MASK</b>&#160;&#160;&#160;(0xC000000U)</td></tr>
<tr class="separator:gae16a1fab4f7dc09004095e789fb8f166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55ddb817f6bc62eaad24b09bb10358fd"><td class="memItemLeft" align="right" valign="top"><a id="ga55ddb817f6bc62eaad24b09bb10358fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG1_STEP_TIME_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga55ddb817f6bc62eaad24b09bb10358fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd7ed9e6f659a9194ea5697d94dbce3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gafcd7ed9e6f659a9194ea5697d94dbce3">PMU_MISC2_TOG_REG1_STEP_TIME</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_TOG_REG1_STEP_TIME_SHIFT)) &amp; PMU_MISC2_TOG_REG1_STEP_TIME_MASK)</td></tr>
<tr class="separator:gafcd7ed9e6f659a9194ea5697d94dbce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c4d4815f7d398cd478a676aa9a29df"><td class="memItemLeft" align="right" valign="top"><a id="ga01c4d4815f7d398cd478a676aa9a29df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG2_STEP_TIME_MASK</b>&#160;&#160;&#160;(0x30000000U)</td></tr>
<tr class="separator:ga01c4d4815f7d398cd478a676aa9a29df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe2710ca7f67f05761a4b665fc5336af"><td class="memItemLeft" align="right" valign="top"><a id="gafe2710ca7f67f05761a4b665fc5336af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMU_MISC2_TOG_REG2_STEP_TIME_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gafe2710ca7f67f05761a4b665fc5336af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa28d815311dba501241b3db41819d097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PMU__Register__Masks.html#gaa28d815311dba501241b3db41819d097">PMU_MISC2_TOG_REG2_STEP_TIME</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_TOG_REG2_STEP_TIME_SHIFT)) &amp; PMU_MISC2_TOG_REG2_STEP_TIME_MASK)</td></tr>
<tr class="separator:gaa28d815311dba501241b3db41819d097"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gae02714e83ba5c6af2510c08d15de7a1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae02714e83ba5c6af2510c08d15de7a1a">&#9670;&nbsp;</a></span>PMU_MISC0_CLKGATE_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_CLKGATE_CTRL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLKGATE_CTRL_SHIFT)) &amp; PMU_MISC0_CLKGATE_CTRL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKGATE_CTRL 0b0..Allow the logic to automatically gate the clock when the XTAL is powered down. 0b1..Prevent the logic from ever gating off the clock. </p>

</div>
</div>
<a id="ga085822c18d975c3a1ae10b1db34f8866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga085822c18d975c3a1ae10b1db34f8866">&#9670;&nbsp;</a></span>PMU_MISC0_CLKGATE_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_CLKGATE_DELAY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLKGATE_DELAY_SHIFT)) &amp; PMU_MISC0_CLKGATE_DELAY_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKGATE_DELAY 0b000..0.5ms 0b001..1.0ms 0b010..2.0ms 0b011..3.0ms 0b100..4.0ms 0b101..5.0ms 0b110..6.0ms 0b111..7.0ms </p>

</div>
</div>
<a id="ga0d82d3ca39784065b8a7453fc387228a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d82d3ca39784065b8a7453fc387228a">&#9670;&nbsp;</a></span>PMU_MISC0_CLR_CLKGATE_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_CLR_CLKGATE_CTRL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLR_CLKGATE_CTRL_SHIFT)) &amp; PMU_MISC0_CLR_CLKGATE_CTRL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKGATE_CTRL 0b0..Allow the logic to automatically gate the clock when the XTAL is powered down. 0b1..Prevent the logic from ever gating off the clock. </p>

</div>
</div>
<a id="gabfe549fb0ba0ae79ebfefe93c459c0e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfe549fb0ba0ae79ebfefe93c459c0e8">&#9670;&nbsp;</a></span>PMU_MISC0_CLR_CLKGATE_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_CLR_CLKGATE_DELAY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLR_CLKGATE_DELAY_SHIFT)) &amp; PMU_MISC0_CLR_CLKGATE_DELAY_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKGATE_DELAY 0b000..0.5ms 0b001..1.0ms 0b010..2.0ms 0b011..3.0ms 0b100..4.0ms 0b101..5.0ms 0b110..6.0ms 0b111..7.0ms </p>

</div>
</div>
<a id="ga0afbcaf147186cf44e74c75934a344e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0afbcaf147186cf44e74c75934a344e1">&#9670;&nbsp;</a></span>PMU_MISC0_CLR_DISCON_HIGH_SNVS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_CLR_DISCON_HIGH_SNVS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLR_DISCON_HIGH_SNVS_SHIFT)) &amp; PMU_MISC0_CLR_DISCON_HIGH_SNVS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DISCON_HIGH_SNVS 0b0..Turn on the switch 0b1..Turn off the switch </p>

</div>
</div>
<a id="gac12b9e9a85972f495c38dc3791d2aed5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac12b9e9a85972f495c38dc3791d2aed5">&#9670;&nbsp;</a></span>PMU_MISC0_CLR_OSC_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_CLR_OSC_I</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLR_OSC_I_SHIFT)) &amp; PMU_MISC0_CLR_OSC_I_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OSC_I 0b00..Nominal 0b01..Decrease current by 12.5% 0b10..Decrease current by 25.0% 0b11..Decrease current by 37.5% </p>

</div>
</div>
<a id="gaa326a765bf7a94034c82d9fcc6f68618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa326a765bf7a94034c82d9fcc6f68618">&#9670;&nbsp;</a></span>PMU_MISC0_CLR_REFTOP_SELFBIASOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_CLR_REFTOP_SELFBIASOFF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLR_REFTOP_SELFBIASOFF_SHIFT)) &amp; PMU_MISC0_CLR_REFTOP_SELFBIASOFF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REFTOP_SELFBIASOFF 0b0..Uses coarse bias currents for startup 0b1..Uses bandgap-based bias currents for best performance. </p>

</div>
</div>
<a id="gade91446a9d72a6316b4cdf8ab249cee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade91446a9d72a6316b4cdf8ab249cee4">&#9670;&nbsp;</a></span>PMU_MISC0_CLR_REFTOP_VBGADJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_CLR_REFTOP_VBGADJ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLR_REFTOP_VBGADJ_SHIFT)) &amp; PMU_MISC0_CLR_REFTOP_VBGADJ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REFTOP_VBGADJ 0b000..Nominal VBG 0b001..VBG+0.78% 0b010..VBG+1.56% 0b011..VBG+2.34% 0b100..VBG-0.78% 0b101..VBG-1.56% 0b110..VBG-2.34% 0b111..VBG-3.12% </p>

</div>
</div>
<a id="ga18b8ca09ce111857c5470027797ded53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18b8ca09ce111857c5470027797ded53">&#9670;&nbsp;</a></span>PMU_MISC0_CLR_RTC_XTAL_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_CLR_RTC_XTAL_SOURCE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLR_RTC_XTAL_SOURCE_SHIFT)) &amp; PMU_MISC0_CLR_RTC_XTAL_SOURCE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_XTAL_SOURCE 0b0..Internal ring oscillator 0b1..RTC_XTAL </p>

</div>
</div>
<a id="ga0bf06a8455eee107578fd81fdedadeec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bf06a8455eee107578fd81fdedadeec">&#9670;&nbsp;</a></span>PMU_MISC0_CLR_STOP_MODE_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_CLR_STOP_MODE_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_CLR_STOP_MODE_CONFIG_SHIFT)) &amp; PMU_MISC0_CLR_STOP_MODE_CONFIG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STOP_MODE_CONFIG 0b00..SUSPEND (DSM) 0b01..Analog regulators are ON. 0b10..STOP (lower power) 0b11..STOP (very lower power) </p>

</div>
</div>
<a id="ga327f479bca653aac84084a1d7c72cca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga327f479bca653aac84084a1d7c72cca3">&#9670;&nbsp;</a></span>PMU_MISC0_DISCON_HIGH_SNVS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_DISCON_HIGH_SNVS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_DISCON_HIGH_SNVS_SHIFT)) &amp; PMU_MISC0_DISCON_HIGH_SNVS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DISCON_HIGH_SNVS 0b0..Turn on the switch 0b1..Turn off the switch </p>

</div>
</div>
<a id="gab6747fa6cd45c9865bca11be26524d8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6747fa6cd45c9865bca11be26524d8e">&#9670;&nbsp;</a></span>PMU_MISC0_OSC_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_OSC_I</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_OSC_I_SHIFT)) &amp; PMU_MISC0_OSC_I_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OSC_I 0b00..Nominal 0b01..Decrease current by 12.5% 0b10..Decrease current by 25.0% 0b11..Decrease current by 37.5% </p>

</div>
</div>
<a id="gab45adb2b93b97284ecd15a18ed3c9861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab45adb2b93b97284ecd15a18ed3c9861">&#9670;&nbsp;</a></span>PMU_MISC0_REFTOP_SELFBIASOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_REFTOP_SELFBIASOFF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_REFTOP_SELFBIASOFF_SHIFT)) &amp; PMU_MISC0_REFTOP_SELFBIASOFF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REFTOP_SELFBIASOFF 0b0..Uses coarse bias currents for startup 0b1..Uses bandgap-based bias currents for best performance. </p>

</div>
</div>
<a id="ga6d7631fe176d977818ac24dc65d38861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d7631fe176d977818ac24dc65d38861">&#9670;&nbsp;</a></span>PMU_MISC0_REFTOP_VBGADJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_REFTOP_VBGADJ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_REFTOP_VBGADJ_SHIFT)) &amp; PMU_MISC0_REFTOP_VBGADJ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REFTOP_VBGADJ 0b000..Nominal VBG 0b001..VBG+0.78% 0b010..VBG+1.56% 0b011..VBG+2.34% 0b100..VBG-0.78% 0b101..VBG-1.56% 0b110..VBG-2.34% 0b111..VBG-3.12% </p>

</div>
</div>
<a id="gac48aa81ef84ac86d6f98a382232165eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac48aa81ef84ac86d6f98a382232165eb">&#9670;&nbsp;</a></span>PMU_MISC0_RTC_XTAL_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_RTC_XTAL_SOURCE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_RTC_XTAL_SOURCE_SHIFT)) &amp; PMU_MISC0_RTC_XTAL_SOURCE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_XTAL_SOURCE 0b0..Internal ring oscillator 0b1..RTC_XTAL </p>

</div>
</div>
<a id="ga39dd0977d8949b8f3a30aea1c55e9435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39dd0977d8949b8f3a30aea1c55e9435">&#9670;&nbsp;</a></span>PMU_MISC0_SET_CLKGATE_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_SET_CLKGATE_CTRL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_SET_CLKGATE_CTRL_SHIFT)) &amp; PMU_MISC0_SET_CLKGATE_CTRL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKGATE_CTRL 0b0..Allow the logic to automatically gate the clock when the XTAL is powered down. 0b1..Prevent the logic from ever gating off the clock. </p>

</div>
</div>
<a id="ga34472f36caf41b1872a17bd35b327462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34472f36caf41b1872a17bd35b327462">&#9670;&nbsp;</a></span>PMU_MISC0_SET_CLKGATE_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_SET_CLKGATE_DELAY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_SET_CLKGATE_DELAY_SHIFT)) &amp; PMU_MISC0_SET_CLKGATE_DELAY_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKGATE_DELAY 0b000..0.5ms 0b001..1.0ms 0b010..2.0ms 0b011..3.0ms 0b100..4.0ms 0b101..5.0ms 0b110..6.0ms 0b111..7.0ms </p>

</div>
</div>
<a id="ga718baec467fa186280a71cb7953ee444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga718baec467fa186280a71cb7953ee444">&#9670;&nbsp;</a></span>PMU_MISC0_SET_DISCON_HIGH_SNVS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_SET_DISCON_HIGH_SNVS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_SET_DISCON_HIGH_SNVS_SHIFT)) &amp; PMU_MISC0_SET_DISCON_HIGH_SNVS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DISCON_HIGH_SNVS 0b0..Turn on the switch 0b1..Turn off the switch </p>

</div>
</div>
<a id="gae45d68c4ee1579aa215275c18f59ddfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae45d68c4ee1579aa215275c18f59ddfb">&#9670;&nbsp;</a></span>PMU_MISC0_SET_OSC_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_SET_OSC_I</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_SET_OSC_I_SHIFT)) &amp; PMU_MISC0_SET_OSC_I_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OSC_I 0b00..Nominal 0b01..Decrease current by 12.5% 0b10..Decrease current by 25.0% 0b11..Decrease current by 37.5% </p>

</div>
</div>
<a id="ga9730318a6084184d1911d4225dbb833a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9730318a6084184d1911d4225dbb833a">&#9670;&nbsp;</a></span>PMU_MISC0_SET_REFTOP_SELFBIASOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_SET_REFTOP_SELFBIASOFF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_SET_REFTOP_SELFBIASOFF_SHIFT)) &amp; PMU_MISC0_SET_REFTOP_SELFBIASOFF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REFTOP_SELFBIASOFF 0b0..Uses coarse bias currents for startup 0b1..Uses bandgap-based bias currents for best performance. </p>

</div>
</div>
<a id="ga64d8f14799591d3aae7436003e89a6fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64d8f14799591d3aae7436003e89a6fd">&#9670;&nbsp;</a></span>PMU_MISC0_SET_REFTOP_VBGADJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_SET_REFTOP_VBGADJ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_SET_REFTOP_VBGADJ_SHIFT)) &amp; PMU_MISC0_SET_REFTOP_VBGADJ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REFTOP_VBGADJ 0b000..Nominal VBG 0b001..VBG+0.78% 0b010..VBG+1.56% 0b011..VBG+2.34% 0b100..VBG-0.78% 0b101..VBG-1.56% 0b110..VBG-2.34% 0b111..VBG-3.12% </p>

</div>
</div>
<a id="gaca286c63a0fbf95e6a3748f500e398f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca286c63a0fbf95e6a3748f500e398f4">&#9670;&nbsp;</a></span>PMU_MISC0_SET_RTC_XTAL_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_SET_RTC_XTAL_SOURCE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_SET_RTC_XTAL_SOURCE_SHIFT)) &amp; PMU_MISC0_SET_RTC_XTAL_SOURCE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_XTAL_SOURCE 0b0..Internal ring oscillator 0b1..RTC_XTAL </p>

</div>
</div>
<a id="ga4562545fb0cf40b7db920011675d1d86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4562545fb0cf40b7db920011675d1d86">&#9670;&nbsp;</a></span>PMU_MISC0_SET_STOP_MODE_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_SET_STOP_MODE_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_SET_STOP_MODE_CONFIG_SHIFT)) &amp; PMU_MISC0_SET_STOP_MODE_CONFIG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STOP_MODE_CONFIG 0b00..SUSPEND (DSM) 0b01..Analog regulators are ON. 0b10..STOP (lower power) 0b11..STOP (very lower power) </p>

</div>
</div>
<a id="ga3105c87339d24de03ca3410610b3a682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3105c87339d24de03ca3410610b3a682">&#9670;&nbsp;</a></span>PMU_MISC0_STOP_MODE_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_STOP_MODE_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_STOP_MODE_CONFIG_SHIFT)) &amp; PMU_MISC0_STOP_MODE_CONFIG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STOP_MODE_CONFIG 0b00..SUSPEND (DSM) 0b01..Analog regulators are ON. 0b10..STOP (lower power) 0b11..STOP (very lower power) </p>

</div>
</div>
<a id="gaf39baca63c1a083a12036f14f7e0b5b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf39baca63c1a083a12036f14f7e0b5b8">&#9670;&nbsp;</a></span>PMU_MISC0_TOG_CLKGATE_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_TOG_CLKGATE_CTRL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_TOG_CLKGATE_CTRL_SHIFT)) &amp; PMU_MISC0_TOG_CLKGATE_CTRL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKGATE_CTRL 0b0..Allow the logic to automatically gate the clock when the XTAL is powered down. 0b1..Prevent the logic from ever gating off the clock. </p>

</div>
</div>
<a id="ga07b3a102b2cb11f6d7568666ecf20998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07b3a102b2cb11f6d7568666ecf20998">&#9670;&nbsp;</a></span>PMU_MISC0_TOG_CLKGATE_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_TOG_CLKGATE_DELAY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_TOG_CLKGATE_DELAY_SHIFT)) &amp; PMU_MISC0_TOG_CLKGATE_DELAY_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKGATE_DELAY 0b000..0.5ms 0b001..1.0ms 0b010..2.0ms 0b011..3.0ms 0b100..4.0ms 0b101..5.0ms 0b110..6.0ms 0b111..7.0ms </p>

</div>
</div>
<a id="gae6302bc4784bea75ca70f2d1b4337004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6302bc4784bea75ca70f2d1b4337004">&#9670;&nbsp;</a></span>PMU_MISC0_TOG_DISCON_HIGH_SNVS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_TOG_DISCON_HIGH_SNVS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_TOG_DISCON_HIGH_SNVS_SHIFT)) &amp; PMU_MISC0_TOG_DISCON_HIGH_SNVS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DISCON_HIGH_SNVS 0b0..Turn on the switch 0b1..Turn off the switch </p>

</div>
</div>
<a id="gad5f5973de58d9ef695f0b5cc47d2870e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5f5973de58d9ef695f0b5cc47d2870e">&#9670;&nbsp;</a></span>PMU_MISC0_TOG_OSC_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_TOG_OSC_I</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_TOG_OSC_I_SHIFT)) &amp; PMU_MISC0_TOG_OSC_I_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OSC_I 0b00..Nominal 0b01..Decrease current by 12.5% 0b10..Decrease current by 25.0% 0b11..Decrease current by 37.5% </p>

</div>
</div>
<a id="ga2bf56a8ac0c54fef964d4f233162a1f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bf56a8ac0c54fef964d4f233162a1f5">&#9670;&nbsp;</a></span>PMU_MISC0_TOG_REFTOP_SELFBIASOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_TOG_REFTOP_SELFBIASOFF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_TOG_REFTOP_SELFBIASOFF_SHIFT)) &amp; PMU_MISC0_TOG_REFTOP_SELFBIASOFF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REFTOP_SELFBIASOFF 0b0..Uses coarse bias currents for startup 0b1..Uses bandgap-based bias currents for best performance. </p>

</div>
</div>
<a id="ga2a849fcea9d06f2ed4097de20d51b23c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a849fcea9d06f2ed4097de20d51b23c">&#9670;&nbsp;</a></span>PMU_MISC0_TOG_REFTOP_VBGADJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_TOG_REFTOP_VBGADJ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_TOG_REFTOP_VBGADJ_SHIFT)) &amp; PMU_MISC0_TOG_REFTOP_VBGADJ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REFTOP_VBGADJ 0b000..Nominal VBG 0b001..VBG+0.78% 0b010..VBG+1.56% 0b011..VBG+2.34% 0b100..VBG-0.78% 0b101..VBG-1.56% 0b110..VBG-2.34% 0b111..VBG-3.12% </p>

</div>
</div>
<a id="ga04c152d6ccf351e6a01b7dc83a9437a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04c152d6ccf351e6a01b7dc83a9437a8">&#9670;&nbsp;</a></span>PMU_MISC0_TOG_RTC_XTAL_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_TOG_RTC_XTAL_SOURCE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_TOG_RTC_XTAL_SOURCE_SHIFT)) &amp; PMU_MISC0_TOG_RTC_XTAL_SOURCE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC_XTAL_SOURCE 0b0..Internal ring oscillator 0b1..RTC_XTAL </p>

</div>
</div>
<a id="ga4aae75e0a5b964806ac657fa364714d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4aae75e0a5b964806ac657fa364714d8">&#9670;&nbsp;</a></span>PMU_MISC0_TOG_STOP_MODE_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC0_TOG_STOP_MODE_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC0_TOG_STOP_MODE_CONFIG_SHIFT)) &amp; PMU_MISC0_TOG_STOP_MODE_CONFIG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>STOP_MODE_CONFIG 0b00..SUSPEND (DSM) 0b01..Analog regulators are ON. 0b10..STOP (lower power) 0b11..STOP (very lower power) </p>

</div>
</div>
<a id="ga305606094a849a0040d5fd8207e2e103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga305606094a849a0040d5fd8207e2e103">&#9670;&nbsp;</a></span>PMU_MISC2_AUDIO_DIV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_AUDIO_DIV_LSB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_AUDIO_DIV_LSB_SHIFT)) &amp; PMU_MISC2_AUDIO_DIV_LSB_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AUDIO_DIV_LSB 0b0..divide by 1 (Default) 0b1..divide by 2 </p>

</div>
</div>
<a id="ga73e70e06b4501184a1fc0e0609c50b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73e70e06b4501184a1fc0e0609c50b58">&#9670;&nbsp;</a></span>PMU_MISC2_AUDIO_DIV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_AUDIO_DIV_MSB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_AUDIO_DIV_MSB_SHIFT)) &amp; PMU_MISC2_AUDIO_DIV_MSB_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AUDIO_DIV_MSB 0b0..divide by 1 (Default) 0b1..divide by 2 </p>

</div>
</div>
<a id="gacae942b232afe9b511850ed3d8552094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacae942b232afe9b511850ed3d8552094">&#9670;&nbsp;</a></span>PMU_MISC2_CLR_AUDIO_DIV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_CLR_AUDIO_DIV_LSB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_CLR_AUDIO_DIV_LSB_SHIFT)) &amp; PMU_MISC2_CLR_AUDIO_DIV_LSB_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AUDIO_DIV_LSB 0b0..divide by 1 (Default) 0b1..divide by 2 </p>

</div>
</div>
<a id="gaef42e76ff64491e4e2407ff9a2f932d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef42e76ff64491e4e2407ff9a2f932d1">&#9670;&nbsp;</a></span>PMU_MISC2_CLR_AUDIO_DIV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_CLR_AUDIO_DIV_MSB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_CLR_AUDIO_DIV_MSB_SHIFT)) &amp; PMU_MISC2_CLR_AUDIO_DIV_MSB_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AUDIO_DIV_MSB 0b0..divide by 1 (Default) 0b1..divide by 2 </p>

</div>
</div>
<a id="ga738407ca045217431f9bf483a91bbe28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga738407ca045217431f9bf483a91bbe28">&#9670;&nbsp;</a></span>PMU_MISC2_CLR_REG0_BO_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_CLR_REG0_BO_OFFSET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_CLR_REG0_BO_OFFSET_SHIFT)) &amp; PMU_MISC2_CLR_REG0_BO_OFFSET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG0_BO_OFFSET 0b100..Brownout offset = 0.100V 0b111..Brownout offset = 0.175V </p>

</div>
</div>
<a id="ga3a09ccca42da820cb0207d380d0dea04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a09ccca42da820cb0207d380d0dea04">&#9670;&nbsp;</a></span>PMU_MISC2_CLR_REG0_BO_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_CLR_REG0_BO_STATUS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_CLR_REG0_BO_STATUS_SHIFT)) &amp; PMU_MISC2_CLR_REG0_BO_STATUS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG0_BO_STATUS 0b1..Brownout, supply is below target minus brownout offset. </p>

</div>
</div>
<a id="ga0226de8213952b66322e8f015f4915e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0226de8213952b66322e8f015f4915e0">&#9670;&nbsp;</a></span>PMU_MISC2_CLR_REG0_STEP_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_CLR_REG0_STEP_TIME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_CLR_REG0_STEP_TIME_SHIFT)) &amp; PMU_MISC2_CLR_REG0_STEP_TIME_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG0_STEP_TIME 0b00..64 0b01..128 0b10..256 0b11..512 </p>

</div>
</div>
<a id="ga15c617df95ca4c6b0b6492af85722156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15c617df95ca4c6b0b6492af85722156">&#9670;&nbsp;</a></span>PMU_MISC2_CLR_REG1_BO_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_CLR_REG1_BO_OFFSET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_CLR_REG1_BO_OFFSET_SHIFT)) &amp; PMU_MISC2_CLR_REG1_BO_OFFSET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG1_BO_OFFSET 0b100..Brownout offset = 0.100V 0b111..Brownout offset = 0.175V </p>

</div>
</div>
<a id="gaa1dfb857e107b1055718a4b744313f1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1dfb857e107b1055718a4b744313f1c">&#9670;&nbsp;</a></span>PMU_MISC2_CLR_REG1_BO_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_CLR_REG1_BO_STATUS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_CLR_REG1_BO_STATUS_SHIFT)) &amp; PMU_MISC2_CLR_REG1_BO_STATUS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG1_BO_STATUS 0b1..Brownout, supply is below target minus brownout offset. </p>

</div>
</div>
<a id="ga23e2cf90304d35a2f728e93780d4a543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23e2cf90304d35a2f728e93780d4a543">&#9670;&nbsp;</a></span>PMU_MISC2_CLR_REG1_STEP_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_CLR_REG1_STEP_TIME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_CLR_REG1_STEP_TIME_SHIFT)) &amp; PMU_MISC2_CLR_REG1_STEP_TIME_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG1_STEP_TIME 0b00..64 0b01..128 0b10..256 0b11..512 </p>

</div>
</div>
<a id="gafa232edea2d6d31cbc35236ea362fb57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa232edea2d6d31cbc35236ea362fb57">&#9670;&nbsp;</a></span>PMU_MISC2_CLR_REG2_BO_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_CLR_REG2_BO_OFFSET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_CLR_REG2_BO_OFFSET_SHIFT)) &amp; PMU_MISC2_CLR_REG2_BO_OFFSET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG2_BO_OFFSET 0b100..Brownout offset = 0.100V 0b111..Brownout offset = 0.175V </p>

</div>
</div>
<a id="ga031f1c8d357c66f76314a9f9b728d6cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga031f1c8d357c66f76314a9f9b728d6cf">&#9670;&nbsp;</a></span>PMU_MISC2_CLR_REG2_STEP_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_CLR_REG2_STEP_TIME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_CLR_REG2_STEP_TIME_SHIFT)) &amp; PMU_MISC2_CLR_REG2_STEP_TIME_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG2_STEP_TIME 0b00..64 0b01..128 0b10..256 0b11..512 </p>

</div>
</div>
<a id="gaeb5e366bd0540e020397aaf7985ff232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb5e366bd0540e020397aaf7985ff232">&#9670;&nbsp;</a></span>PMU_MISC2_REG0_BO_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_REG0_BO_OFFSET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_REG0_BO_OFFSET_SHIFT)) &amp; PMU_MISC2_REG0_BO_OFFSET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG0_BO_OFFSET 0b100..Brownout offset = 0.100V 0b111..Brownout offset = 0.175V </p>

</div>
</div>
<a id="ga7158ffa495c105843aa154e8ed063a9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7158ffa495c105843aa154e8ed063a9a">&#9670;&nbsp;</a></span>PMU_MISC2_REG0_BO_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_REG0_BO_STATUS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_REG0_BO_STATUS_SHIFT)) &amp; PMU_MISC2_REG0_BO_STATUS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG0_BO_STATUS 0b1..Brownout, supply is below target minus brownout offset. </p>

</div>
</div>
<a id="gabbdf54cce870e1fa1181d7db919f781e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbdf54cce870e1fa1181d7db919f781e">&#9670;&nbsp;</a></span>PMU_MISC2_REG0_STEP_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_REG0_STEP_TIME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_REG0_STEP_TIME_SHIFT)) &amp; PMU_MISC2_REG0_STEP_TIME_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG0_STEP_TIME 0b00..64 0b01..128 0b10..256 0b11..512 </p>

</div>
</div>
<a id="ga2a89149ab8da851d0b0f24cbde8d1911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a89149ab8da851d0b0f24cbde8d1911">&#9670;&nbsp;</a></span>PMU_MISC2_REG1_BO_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_REG1_BO_OFFSET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_REG1_BO_OFFSET_SHIFT)) &amp; PMU_MISC2_REG1_BO_OFFSET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG1_BO_OFFSET 0b100..Brownout offset = 0.100V 0b111..Brownout offset = 0.175V </p>

</div>
</div>
<a id="ga2aa02b8be59432ce255e3de93afabd1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2aa02b8be59432ce255e3de93afabd1b">&#9670;&nbsp;</a></span>PMU_MISC2_REG1_BO_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_REG1_BO_STATUS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_REG1_BO_STATUS_SHIFT)) &amp; PMU_MISC2_REG1_BO_STATUS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG1_BO_STATUS 0b1..Brownout, supply is below target minus brownout offset. </p>

</div>
</div>
<a id="ga7f563b068e39b7f53857bd962d361306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f563b068e39b7f53857bd962d361306">&#9670;&nbsp;</a></span>PMU_MISC2_REG1_STEP_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_REG1_STEP_TIME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_REG1_STEP_TIME_SHIFT)) &amp; PMU_MISC2_REG1_STEP_TIME_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG1_STEP_TIME 0b00..64 0b01..128 0b10..256 0b11..512 </p>

</div>
</div>
<a id="ga9cecb47a59cf49139a042f38eb17315f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cecb47a59cf49139a042f38eb17315f">&#9670;&nbsp;</a></span>PMU_MISC2_REG2_BO_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_REG2_BO_OFFSET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_REG2_BO_OFFSET_SHIFT)) &amp; PMU_MISC2_REG2_BO_OFFSET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG2_BO_OFFSET 0b100..Brownout offset = 0.100V 0b111..Brownout offset = 0.175V </p>

</div>
</div>
<a id="ga338f92cf69f8cefc0790042f3c8de951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga338f92cf69f8cefc0790042f3c8de951">&#9670;&nbsp;</a></span>PMU_MISC2_REG2_STEP_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_REG2_STEP_TIME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_REG2_STEP_TIME_SHIFT)) &amp; PMU_MISC2_REG2_STEP_TIME_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG2_STEP_TIME 0b00..64 0b01..128 0b10..256 0b11..512 </p>

</div>
</div>
<a id="gaf8150acd6e51ce658d08be1fefb46f22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8150acd6e51ce658d08be1fefb46f22">&#9670;&nbsp;</a></span>PMU_MISC2_SET_AUDIO_DIV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_SET_AUDIO_DIV_LSB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_SET_AUDIO_DIV_LSB_SHIFT)) &amp; PMU_MISC2_SET_AUDIO_DIV_LSB_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AUDIO_DIV_LSB 0b0..divide by 1 (Default) 0b1..divide by 2 </p>

</div>
</div>
<a id="gaf5d942235c705976ee3063ea8b2b532b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5d942235c705976ee3063ea8b2b532b">&#9670;&nbsp;</a></span>PMU_MISC2_SET_AUDIO_DIV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_SET_AUDIO_DIV_MSB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_SET_AUDIO_DIV_MSB_SHIFT)) &amp; PMU_MISC2_SET_AUDIO_DIV_MSB_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AUDIO_DIV_MSB 0b0..divide by 1 (Default) 0b1..divide by 2 </p>

</div>
</div>
<a id="ga83c537e72b961e641dd820f0340c7dc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83c537e72b961e641dd820f0340c7dc0">&#9670;&nbsp;</a></span>PMU_MISC2_SET_REG0_BO_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_SET_REG0_BO_OFFSET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_SET_REG0_BO_OFFSET_SHIFT)) &amp; PMU_MISC2_SET_REG0_BO_OFFSET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG0_BO_OFFSET 0b100..Brownout offset = 0.100V 0b111..Brownout offset = 0.175V </p>

</div>
</div>
<a id="ga49519466be190eb6afdc89f6ad0a6552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49519466be190eb6afdc89f6ad0a6552">&#9670;&nbsp;</a></span>PMU_MISC2_SET_REG0_BO_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_SET_REG0_BO_STATUS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_SET_REG0_BO_STATUS_SHIFT)) &amp; PMU_MISC2_SET_REG0_BO_STATUS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG0_BO_STATUS 0b1..Brownout, supply is below target minus brownout offset. </p>

</div>
</div>
<a id="ga43022814a6758db051242232da953cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43022814a6758db051242232da953cd7">&#9670;&nbsp;</a></span>PMU_MISC2_SET_REG0_STEP_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_SET_REG0_STEP_TIME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_SET_REG0_STEP_TIME_SHIFT)) &amp; PMU_MISC2_SET_REG0_STEP_TIME_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG0_STEP_TIME 0b00..64 0b01..128 0b10..256 0b11..512 </p>

</div>
</div>
<a id="ga504595b878ce2cb3a1bb232642807fda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga504595b878ce2cb3a1bb232642807fda">&#9670;&nbsp;</a></span>PMU_MISC2_SET_REG1_BO_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_SET_REG1_BO_OFFSET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_SET_REG1_BO_OFFSET_SHIFT)) &amp; PMU_MISC2_SET_REG1_BO_OFFSET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG1_BO_OFFSET 0b100..Brownout offset = 0.100V 0b111..Brownout offset = 0.175V </p>

</div>
</div>
<a id="gaf08ae6332fcd1bf41f9787246bbd83b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf08ae6332fcd1bf41f9787246bbd83b0">&#9670;&nbsp;</a></span>PMU_MISC2_SET_REG1_BO_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_SET_REG1_BO_STATUS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_SET_REG1_BO_STATUS_SHIFT)) &amp; PMU_MISC2_SET_REG1_BO_STATUS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG1_BO_STATUS 0b1..Brownout, supply is below target minus brownout offset. </p>

</div>
</div>
<a id="gaa3eb2088ec97afdd8f031c5ec918a11e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3eb2088ec97afdd8f031c5ec918a11e">&#9670;&nbsp;</a></span>PMU_MISC2_SET_REG1_STEP_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_SET_REG1_STEP_TIME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_SET_REG1_STEP_TIME_SHIFT)) &amp; PMU_MISC2_SET_REG1_STEP_TIME_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG1_STEP_TIME 0b00..64 0b01..128 0b10..256 0b11..512 </p>

</div>
</div>
<a id="ga1ca66c8760ae6c3267c11954fba6d0ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ca66c8760ae6c3267c11954fba6d0ad">&#9670;&nbsp;</a></span>PMU_MISC2_SET_REG2_BO_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_SET_REG2_BO_OFFSET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_SET_REG2_BO_OFFSET_SHIFT)) &amp; PMU_MISC2_SET_REG2_BO_OFFSET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG2_BO_OFFSET 0b100..Brownout offset = 0.100V 0b111..Brownout offset = 0.175V </p>

</div>
</div>
<a id="ga0e63e54375a48d8195b23d9954e615ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e63e54375a48d8195b23d9954e615ca">&#9670;&nbsp;</a></span>PMU_MISC2_SET_REG2_STEP_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_SET_REG2_STEP_TIME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_SET_REG2_STEP_TIME_SHIFT)) &amp; PMU_MISC2_SET_REG2_STEP_TIME_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG2_STEP_TIME 0b00..64 0b01..128 0b10..256 0b11..512 </p>

</div>
</div>
<a id="gab03da46c62dcba5415058dd51a11010a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab03da46c62dcba5415058dd51a11010a">&#9670;&nbsp;</a></span>PMU_MISC2_TOG_AUDIO_DIV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_TOG_AUDIO_DIV_LSB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_TOG_AUDIO_DIV_LSB_SHIFT)) &amp; PMU_MISC2_TOG_AUDIO_DIV_LSB_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AUDIO_DIV_LSB 0b0..divide by 1 (Default) 0b1..divide by 2 </p>

</div>
</div>
<a id="ga5ba6c6d2afbb67241aff3d0b36ce7927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ba6c6d2afbb67241aff3d0b36ce7927">&#9670;&nbsp;</a></span>PMU_MISC2_TOG_AUDIO_DIV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_TOG_AUDIO_DIV_MSB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_TOG_AUDIO_DIV_MSB_SHIFT)) &amp; PMU_MISC2_TOG_AUDIO_DIV_MSB_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>AUDIO_DIV_MSB 0b0..divide by 1 (Default) 0b1..divide by 2 </p>

</div>
</div>
<a id="gaf8c49a62337bf7d7083d2d4cc1352fb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8c49a62337bf7d7083d2d4cc1352fb4">&#9670;&nbsp;</a></span>PMU_MISC2_TOG_REG0_BO_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_TOG_REG0_BO_OFFSET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_TOG_REG0_BO_OFFSET_SHIFT)) &amp; PMU_MISC2_TOG_REG0_BO_OFFSET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG0_BO_OFFSET 0b100..Brownout offset = 0.100V 0b111..Brownout offset = 0.175V </p>

</div>
</div>
<a id="ga846e93a3158fe6ff35835c8ceb9061f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga846e93a3158fe6ff35835c8ceb9061f8">&#9670;&nbsp;</a></span>PMU_MISC2_TOG_REG0_BO_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_TOG_REG0_BO_STATUS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_TOG_REG0_BO_STATUS_SHIFT)) &amp; PMU_MISC2_TOG_REG0_BO_STATUS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG0_BO_STATUS 0b1..Brownout, supply is below target minus brownout offset. </p>

</div>
</div>
<a id="gad7483a808d60bb619119d631236699eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7483a808d60bb619119d631236699eb">&#9670;&nbsp;</a></span>PMU_MISC2_TOG_REG0_STEP_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_TOG_REG0_STEP_TIME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_TOG_REG0_STEP_TIME_SHIFT)) &amp; PMU_MISC2_TOG_REG0_STEP_TIME_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG0_STEP_TIME 0b00..64 0b01..128 0b10..256 0b11..512 </p>

</div>
</div>
<a id="ga580ec8c35351b06e95abfca6f1f49dfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga580ec8c35351b06e95abfca6f1f49dfa">&#9670;&nbsp;</a></span>PMU_MISC2_TOG_REG1_BO_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_TOG_REG1_BO_OFFSET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_TOG_REG1_BO_OFFSET_SHIFT)) &amp; PMU_MISC2_TOG_REG1_BO_OFFSET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG1_BO_OFFSET 0b100..Brownout offset = 0.100V 0b111..Brownout offset = 0.175V </p>

</div>
</div>
<a id="gaa96df0e14b5c6605f7e6270c88728e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa96df0e14b5c6605f7e6270c88728e25">&#9670;&nbsp;</a></span>PMU_MISC2_TOG_REG1_BO_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_TOG_REG1_BO_STATUS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_TOG_REG1_BO_STATUS_SHIFT)) &amp; PMU_MISC2_TOG_REG1_BO_STATUS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG1_BO_STATUS 0b1..Brownout, supply is below target minus brownout offset. </p>

</div>
</div>
<a id="gafcd7ed9e6f659a9194ea5697d94dbce3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafcd7ed9e6f659a9194ea5697d94dbce3">&#9670;&nbsp;</a></span>PMU_MISC2_TOG_REG1_STEP_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_TOG_REG1_STEP_TIME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_TOG_REG1_STEP_TIME_SHIFT)) &amp; PMU_MISC2_TOG_REG1_STEP_TIME_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG1_STEP_TIME 0b00..64 0b01..128 0b10..256 0b11..512 </p>

</div>
</div>
<a id="ga6f532fa43f272c618543bbf1434352c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f532fa43f272c618543bbf1434352c8">&#9670;&nbsp;</a></span>PMU_MISC2_TOG_REG2_BO_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_TOG_REG2_BO_OFFSET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_TOG_REG2_BO_OFFSET_SHIFT)) &amp; PMU_MISC2_TOG_REG2_BO_OFFSET_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG2_BO_OFFSET 0b100..Brownout offset = 0.100V 0b111..Brownout offset = 0.175V </p>

</div>
</div>
<a id="gaa28d815311dba501241b3db41819d097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa28d815311dba501241b3db41819d097">&#9670;&nbsp;</a></span>PMU_MISC2_TOG_REG2_STEP_TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_MISC2_TOG_REG2_STEP_TIME</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_MISC2_TOG_REG2_STEP_TIME_SHIFT)) &amp; PMU_MISC2_TOG_REG2_STEP_TIME_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG2_STEP_TIME 0b00..64 0b01..128 0b10..256 0b11..512 </p>

</div>
</div>
<a id="gab0fd6ad1cb2ce4b6271fe98b3d047cca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0fd6ad1cb2ce4b6271fe98b3d047cca">&#9670;&nbsp;</a></span>PMU_REG_1P1_CLR_OUTPUT_TRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_1P1_CLR_OUTPUT_TRG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_CLR_OUTPUT_TRG_SHIFT)) &amp; PMU_REG_1P1_CLR_OUTPUT_TRG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUTPUT_TRG 0b00100..0.8V 0b10000..1.1V 0b000x1..1.375V </p>

</div>
</div>
<a id="gaf37ce3635c1b1a8f667c6f6a16840db5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf37ce3635c1b1a8f667c6f6a16840db5">&#9670;&nbsp;</a></span>PMU_REG_1P1_CLR_SELREF_WEAK_LINREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_1P1_CLR_SELREF_WEAK_LINREG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_CLR_SELREF_WEAK_LINREG_SHIFT)) &amp; PMU_REG_1P1_CLR_SELREF_WEAK_LINREG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SELREF_WEAK_LINREG 0b0..Weak-linreg output tracks low-power-bandgap voltage 0b1..Weak-linreg output tracks VDD_SOC_IN voltage </p>

</div>
</div>
<a id="gaab594532ec711c3c2a056548b8615ef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab594532ec711c3c2a056548b8615ef2">&#9670;&nbsp;</a></span>PMU_REG_1P1_OUTPUT_TRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_1P1_OUTPUT_TRG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_OUTPUT_TRG_SHIFT)) &amp; PMU_REG_1P1_OUTPUT_TRG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUTPUT_TRG 0b00100..0.8V 0b10000..1.1V 0b000x1..1.375V </p>

</div>
</div>
<a id="ga4796b77fe70a514735914b4541494acc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4796b77fe70a514735914b4541494acc">&#9670;&nbsp;</a></span>PMU_REG_1P1_SELREF_WEAK_LINREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_1P1_SELREF_WEAK_LINREG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_SELREF_WEAK_LINREG_SHIFT)) &amp; PMU_REG_1P1_SELREF_WEAK_LINREG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SELREF_WEAK_LINREG 0b0..Weak-linreg output tracks low-power-bandgap voltage 0b1..Weak-linreg output tracks VDD_SOC_IN voltage </p>

</div>
</div>
<a id="gabbd7a426513ac4717fc81ea62322296f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbd7a426513ac4717fc81ea62322296f">&#9670;&nbsp;</a></span>PMU_REG_1P1_SET_OUTPUT_TRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_1P1_SET_OUTPUT_TRG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_SET_OUTPUT_TRG_SHIFT)) &amp; PMU_REG_1P1_SET_OUTPUT_TRG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUTPUT_TRG 0b00100..0.8V 0b10000..1.1V 0b000x1..1.375V </p>

</div>
</div>
<a id="ga041dd6dafdc0d9397e70ce191d1364ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga041dd6dafdc0d9397e70ce191d1364ea">&#9670;&nbsp;</a></span>PMU_REG_1P1_SET_SELREF_WEAK_LINREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_1P1_SET_SELREF_WEAK_LINREG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_SET_SELREF_WEAK_LINREG_SHIFT)) &amp; PMU_REG_1P1_SET_SELREF_WEAK_LINREG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SELREF_WEAK_LINREG 0b0..Weak-linreg output tracks low-power-bandgap voltage 0b1..Weak-linreg output tracks VDD_SOC_IN voltage </p>

</div>
</div>
<a id="ga2901d6f8e24059a1ffcd8665814d7dfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2901d6f8e24059a1ffcd8665814d7dfb">&#9670;&nbsp;</a></span>PMU_REG_1P1_TOG_OUTPUT_TRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_1P1_TOG_OUTPUT_TRG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_TOG_OUTPUT_TRG_SHIFT)) &amp; PMU_REG_1P1_TOG_OUTPUT_TRG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUTPUT_TRG 0b00100..0.8V 0b10000..1.1V 0b000x1..1.375V </p>

</div>
</div>
<a id="ga24f8c0919470ed0cd6da307586bcb4cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24f8c0919470ed0cd6da307586bcb4cc">&#9670;&nbsp;</a></span>PMU_REG_1P1_TOG_SELREF_WEAK_LINREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_1P1_TOG_SELREF_WEAK_LINREG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_1P1_TOG_SELREF_WEAK_LINREG_SHIFT)) &amp; PMU_REG_1P1_TOG_SELREF_WEAK_LINREG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SELREF_WEAK_LINREG 0b0..Weak-linreg output tracks low-power-bandgap voltage 0b1..Weak-linreg output tracks VDD_SOC_IN voltage </p>

</div>
</div>
<a id="gae6dc420d44d8b62001847220300149cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6dc420d44d8b62001847220300149cb">&#9670;&nbsp;</a></span>PMU_REG_2P5_CLR_OUTPUT_TRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_2P5_CLR_OUTPUT_TRG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_CLR_OUTPUT_TRG_SHIFT)) &amp; PMU_REG_2P5_CLR_OUTPUT_TRG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUTPUT_TRG 0b00000..2.10V 0b10000..2.50V 0b11111..2.875V </p>

</div>
</div>
<a id="gae1ae6f35ee419e959bf8286a7268e1d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1ae6f35ee419e959bf8286a7268e1d6">&#9670;&nbsp;</a></span>PMU_REG_2P5_OUTPUT_TRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_2P5_OUTPUT_TRG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_OUTPUT_TRG_SHIFT)) &amp; PMU_REG_2P5_OUTPUT_TRG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUTPUT_TRG 0b00000..2.10V 0b10000..2.50V 0b11111..2.875V </p>

</div>
</div>
<a id="ga78371f438e0f252f3f2f8b3208a4e1e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78371f438e0f252f3f2f8b3208a4e1e6">&#9670;&nbsp;</a></span>PMU_REG_2P5_SET_OUTPUT_TRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_2P5_SET_OUTPUT_TRG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_SET_OUTPUT_TRG_SHIFT)) &amp; PMU_REG_2P5_SET_OUTPUT_TRG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUTPUT_TRG 0b00000..2.10V 0b10000..2.50V 0b11111..2.875V </p>

</div>
</div>
<a id="ga88022e73c5ff9e7c9ee9a12a9f7bc32b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88022e73c5ff9e7c9ee9a12a9f7bc32b">&#9670;&nbsp;</a></span>PMU_REG_2P5_TOG_OUTPUT_TRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_2P5_TOG_OUTPUT_TRG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_2P5_TOG_OUTPUT_TRG_SHIFT)) &amp; PMU_REG_2P5_TOG_OUTPUT_TRG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUTPUT_TRG 0b00000..2.10V 0b10000..2.50V 0b11111..2.875V </p>

</div>
</div>
<a id="gac04ce0a5e3a25d4042734167ed7b5242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac04ce0a5e3a25d4042734167ed7b5242">&#9670;&nbsp;</a></span>PMU_REG_3P0_CLR_OUTPUT_TRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_3P0_CLR_OUTPUT_TRG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_CLR_OUTPUT_TRG_SHIFT)) &amp; PMU_REG_3P0_CLR_OUTPUT_TRG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUTPUT_TRG 0b00000..2.625V 0b01111..3.000V 0b11111..3.400V </p>

</div>
</div>
<a id="ga3b22b0b306511cd27962d52de51af324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b22b0b306511cd27962d52de51af324">&#9670;&nbsp;</a></span>PMU_REG_3P0_CLR_VBUS_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_3P0_CLR_VBUS_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_CLR_VBUS_SEL_SHIFT)) &amp; PMU_REG_3P0_CLR_VBUS_SEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VBUS_SEL 0b1..Utilize VBUS OTG1 power 0b0..Utilize VBUS OTG2 power </p>

</div>
</div>
<a id="ga1809506cf2031e5357c181da7fa0b415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1809506cf2031e5357c181da7fa0b415">&#9670;&nbsp;</a></span>PMU_REG_3P0_OUTPUT_TRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_3P0_OUTPUT_TRG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_OUTPUT_TRG_SHIFT)) &amp; PMU_REG_3P0_OUTPUT_TRG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUTPUT_TRG 0b00000..2.625V 0b01111..3.000V 0b11111..3.400V </p>

</div>
</div>
<a id="gada7ad27985ac5f897921ed31f2a67989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada7ad27985ac5f897921ed31f2a67989">&#9670;&nbsp;</a></span>PMU_REG_3P0_SET_OUTPUT_TRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_3P0_SET_OUTPUT_TRG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_SET_OUTPUT_TRG_SHIFT)) &amp; PMU_REG_3P0_SET_OUTPUT_TRG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUTPUT_TRG 0b00000..2.625V 0b01111..3.000V 0b11111..3.400V </p>

</div>
</div>
<a id="ga926d834280e614672401c5f80e4aa46f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga926d834280e614672401c5f80e4aa46f">&#9670;&nbsp;</a></span>PMU_REG_3P0_SET_VBUS_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_3P0_SET_VBUS_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_SET_VBUS_SEL_SHIFT)) &amp; PMU_REG_3P0_SET_VBUS_SEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VBUS_SEL 0b1..Utilize VBUS OTG1 power 0b0..Utilize VBUS OTG2 power </p>

</div>
</div>
<a id="ga3d3a831262379a16d7f9ca017fd24c05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d3a831262379a16d7f9ca017fd24c05">&#9670;&nbsp;</a></span>PMU_REG_3P0_TOG_OUTPUT_TRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_3P0_TOG_OUTPUT_TRG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_TOG_OUTPUT_TRG_SHIFT)) &amp; PMU_REG_3P0_TOG_OUTPUT_TRG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUTPUT_TRG 0b00000..2.625V 0b01111..3.000V 0b11111..3.400V </p>

</div>
</div>
<a id="ga6a91c90e87904fb815d35296952d8eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a91c90e87904fb815d35296952d8eac">&#9670;&nbsp;</a></span>PMU_REG_3P0_TOG_VBUS_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_3P0_TOG_VBUS_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_TOG_VBUS_SEL_SHIFT)) &amp; PMU_REG_3P0_TOG_VBUS_SEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VBUS_SEL 0b1..Utilize VBUS OTG1 power 0b0..Utilize VBUS OTG2 power </p>

</div>
</div>
<a id="ga6618b70d905102e82c80b3033d09b38e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6618b70d905102e82c80b3033d09b38e">&#9670;&nbsp;</a></span>PMU_REG_3P0_VBUS_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_3P0_VBUS_SEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_3P0_VBUS_SEL_SHIFT)) &amp; PMU_REG_3P0_VBUS_SEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VBUS_SEL 0b1..Utilize VBUS OTG1 power 0b0..Utilize VBUS OTG2 power </p>

</div>
</div>
<a id="ga03950df57ebb3a4c045b59a2b2324d6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03950df57ebb3a4c045b59a2b2324d6a">&#9670;&nbsp;</a></span>PMU_REG_CORE_CLR_RAMP_RATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_CLR_RAMP_RATE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_CLR_RAMP_RATE_SHIFT)) &amp; PMU_REG_CORE_CLR_RAMP_RATE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RAMP_RATE 0b00..Fast 0b01..Medium Fast 0b10..Medium Slow 0b11..Slow </p>

</div>
</div>
<a id="ga4fc71c906ec9d093a143cce156c2d868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fc71c906ec9d093a143cce156c2d868">&#9670;&nbsp;</a></span>PMU_REG_CORE_CLR_REG0_ADJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_CLR_REG0_ADJ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_CLR_REG0_ADJ_SHIFT)) &amp; PMU_REG_CORE_CLR_REG0_ADJ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG0_ADJ - This bit field defines the adjustment bits to calibrate the target value of Reg0. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register. 0b0000..No adjustment 0b0001..+ 0.25% 0b0010..+ 0.50% 0b0011..+ 0.75% 0b0100..+ 1.00% 0b0101..+ 1.25% 0b0110..+ 1.50% 0b0111..+ 1.75% 0b1000..- 0.25% 0b1001..- 0.50% 0b1010..- 0.75% 0b1011..- 1.00% 0b1100..- 1.25% 0b1101..- 1.50% 0b1110..- 1.75% 0b1111..- 2.00% </p>

</div>
</div>
<a id="ga5c40b263d591b4bb82f79273ed2d3bbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c40b263d591b4bb82f79273ed2d3bbd">&#9670;&nbsp;</a></span>PMU_REG_CORE_CLR_REG0_TARG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_CLR_REG0_TARG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_CLR_REG0_TARG_SHIFT)) &amp; PMU_REG_CORE_CLR_REG0_TARG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG0_TARG 0b00000..Power gated off 0b00001..Target core voltage = 0.725V 0b00010..Target core voltage = 0.750V 0b00011..Target core voltage = 0.775V 0b10000..Target core voltage = 1.100V 0b11110..Target core voltage = 1.450V 0b11111..Power FET switched full on. No regulation. </p>

</div>
</div>
<a id="gabde7fcaeb863cba1fa30404827d1cbad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabde7fcaeb863cba1fa30404827d1cbad">&#9670;&nbsp;</a></span>PMU_REG_CORE_CLR_REG1_ADJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_CLR_REG1_ADJ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_CLR_REG1_ADJ_SHIFT)) &amp; PMU_REG_CORE_CLR_REG1_ADJ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG1_ADJ - This bit field defines the adjustment bits to calibrate the target value of Reg1. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register. 0b0000..No adjustment 0b0001..+ 0.25% 0b0010..+ 0.50% 0b0011..+ 0.75% 0b0100..+ 1.00% 0b0101..+ 1.25% 0b0110..+ 1.50% 0b0111..+ 1.75% 0b1000..- 0.25% 0b1001..- 0.50% 0b1010..- 0.75% 0b1011..- 1.00% 0b1100..- 1.25% 0b1101..- 1.50% 0b1110..- 1.75% 0b1111..- 2.00% </p>

</div>
</div>
<a id="gabbbc02f1349738dc2b9a3c60a3652f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbbc02f1349738dc2b9a3c60a3652f9f">&#9670;&nbsp;</a></span>PMU_REG_CORE_CLR_REG1_TARG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_CLR_REG1_TARG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_CLR_REG1_TARG_SHIFT)) &amp; PMU_REG_CORE_CLR_REG1_TARG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG1_TARG - This bit field defines the target voltage for the vpu/gpu power domain. Single bit increments reflect 25mV core voltage steps. Not all steps will make sense to use either because of input supply limitations or load operation. 0b00000..Power gated off 0b00001..Target core voltage = 0.725V 0b00010..Target core voltage = 0.750V 0b00011..Target core voltage = 0.775V 0b10000..Target core voltage = 1.100V 0b11110..Target core voltage = 1.450V 0b11111..Power FET switched full on. No regulation. </p>

</div>
</div>
<a id="gad8dc69b23e27710c9a6ac6560b8b0430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8dc69b23e27710c9a6ac6560b8b0430">&#9670;&nbsp;</a></span>PMU_REG_CORE_CLR_REG2_ADJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_CLR_REG2_ADJ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_CLR_REG2_ADJ_SHIFT)) &amp; PMU_REG_CORE_CLR_REG2_ADJ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG2_ADJ - This bit field defines the adjustment bits to calibrate the target value of Reg2. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register. 0b0000..No adjustment 0b0001..+ 0.25% 0b0010..+ 0.50% 0b0011..+ 0.75% 0b0100..+ 1.00% 0b0101..+ 1.25% 0b0110..+ 1.50% 0b0111..+ 1.75% 0b1000..- 0.25% 0b1001..- 0.50% 0b1010..- 0.75% 0b1011..- 1.00% 0b1100..- 1.25% 0b1101..- 1.50% 0b1110..- 1.75% 0b1111..- 2.00% </p>

</div>
</div>
<a id="ga0de4d4a84941891649d13e84e1292e37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0de4d4a84941891649d13e84e1292e37">&#9670;&nbsp;</a></span>PMU_REG_CORE_CLR_REG2_TARG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_CLR_REG2_TARG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_CLR_REG2_TARG_SHIFT)) &amp; PMU_REG_CORE_CLR_REG2_TARG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG2_TARG 0b00000..Power gated off 0b00001..Target core voltage = 0.725V 0b00010..Target core voltage = 0.750V 0b00011..Target core voltage = 0.775V 0b10000..Target core voltage = 1.100V 0b11110..Target core voltage = 1.450V 0b11111..Power FET switched full on. No regulation. </p>

</div>
</div>
<a id="ga339a0bc9223a4d71c45fb5186837f22a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga339a0bc9223a4d71c45fb5186837f22a">&#9670;&nbsp;</a></span>PMU_REG_CORE_RAMP_RATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_RAMP_RATE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_RAMP_RATE_SHIFT)) &amp; PMU_REG_CORE_RAMP_RATE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RAMP_RATE 0b00..Fast 0b01..Medium Fast 0b10..Medium Slow 0b11..Slow </p>

</div>
</div>
<a id="ga7e9d0d2278fd3776b7a7848795a994e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e9d0d2278fd3776b7a7848795a994e6">&#9670;&nbsp;</a></span>PMU_REG_CORE_REG0_ADJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_REG0_ADJ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_REG0_ADJ_SHIFT)) &amp; PMU_REG_CORE_REG0_ADJ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG0_ADJ - This bit field defines the adjustment bits to calibrate the target value of Reg0. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register. 0b0000..No adjustment 0b0001..+ 0.25% 0b0010..+ 0.50% 0b0011..+ 0.75% 0b0100..+ 1.00% 0b0101..+ 1.25% 0b0110..+ 1.50% 0b0111..+ 1.75% 0b1000..- 0.25% 0b1001..- 0.50% 0b1010..- 0.75% 0b1011..- 1.00% 0b1100..- 1.25% 0b1101..- 1.50% 0b1110..- 1.75% 0b1111..- 2.00% </p>

</div>
</div>
<a id="ga2d6b584dcd3aeaf137ff58302da33608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d6b584dcd3aeaf137ff58302da33608">&#9670;&nbsp;</a></span>PMU_REG_CORE_REG0_TARG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_REG0_TARG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_REG0_TARG_SHIFT)) &amp; PMU_REG_CORE_REG0_TARG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG0_TARG 0b00000..Power gated off 0b00001..Target core voltage = 0.725V 0b00010..Target core voltage = 0.750V 0b00011..Target core voltage = 0.775V 0b10000..Target core voltage = 1.100V 0b11110..Target core voltage = 1.450V 0b11111..Power FET switched full on. No regulation. </p>

</div>
</div>
<a id="gae6ccc1586b5cda8d11bdfd77d3054c69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6ccc1586b5cda8d11bdfd77d3054c69">&#9670;&nbsp;</a></span>PMU_REG_CORE_REG1_ADJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_REG1_ADJ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_REG1_ADJ_SHIFT)) &amp; PMU_REG_CORE_REG1_ADJ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG1_ADJ - This bit field defines the adjustment bits to calibrate the target value of Reg1. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register. 0b0000..No adjustment 0b0001..+ 0.25% 0b0010..+ 0.50% 0b0011..+ 0.75% 0b0100..+ 1.00% 0b0101..+ 1.25% 0b0110..+ 1.50% 0b0111..+ 1.75% 0b1000..- 0.25% 0b1001..- 0.50% 0b1010..- 0.75% 0b1011..- 1.00% 0b1100..- 1.25% 0b1101..- 1.50% 0b1110..- 1.75% 0b1111..- 2.00% </p>

</div>
</div>
<a id="gad78a47828c5615e2629139c72ba86d05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad78a47828c5615e2629139c72ba86d05">&#9670;&nbsp;</a></span>PMU_REG_CORE_REG1_TARG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_REG1_TARG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_REG1_TARG_SHIFT)) &amp; PMU_REG_CORE_REG1_TARG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG1_TARG - This bit field defines the target voltage for the vpu/gpu power domain. Single bit increments reflect 25mV core voltage steps. Not all steps will make sense to use either because of input supply limitations or load operation. 0b00000..Power gated off 0b00001..Target core voltage = 0.725V 0b00010..Target core voltage = 0.750V 0b00011..Target core voltage = 0.775V 0b10000..Target core voltage = 1.100V 0b11110..Target core voltage = 1.450V 0b11111..Power FET switched full on. No regulation. </p>

</div>
</div>
<a id="ga4ab95bcc32c9d87eb1b586de3e9855fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ab95bcc32c9d87eb1b586de3e9855fa">&#9670;&nbsp;</a></span>PMU_REG_CORE_REG2_ADJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_REG2_ADJ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_REG2_ADJ_SHIFT)) &amp; PMU_REG_CORE_REG2_ADJ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG2_ADJ - This bit field defines the adjustment bits to calibrate the target value of Reg2. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register. 0b0000..No adjustment 0b0001..+ 0.25% 0b0010..+ 0.50% 0b0011..+ 0.75% 0b0100..+ 1.00% 0b0101..+ 1.25% 0b0110..+ 1.50% 0b0111..+ 1.75% 0b1000..- 0.25% 0b1001..- 0.50% 0b1010..- 0.75% 0b1011..- 1.00% 0b1100..- 1.25% 0b1101..- 1.50% 0b1110..- 1.75% 0b1111..- 2.00% </p>

</div>
</div>
<a id="ga74e23ead8a726ac10f4dda690810ec6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74e23ead8a726ac10f4dda690810ec6d">&#9670;&nbsp;</a></span>PMU_REG_CORE_REG2_TARG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_REG2_TARG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_REG2_TARG_SHIFT)) &amp; PMU_REG_CORE_REG2_TARG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG2_TARG 0b00000..Power gated off 0b00001..Target core voltage = 0.725V 0b00010..Target core voltage = 0.750V 0b00011..Target core voltage = 0.775V 0b10000..Target core voltage = 1.100V 0b11110..Target core voltage = 1.450V 0b11111..Power FET switched full on. No regulation. </p>

</div>
</div>
<a id="ga6ece7b14e6e4bcb78d8f417e100c85eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ece7b14e6e4bcb78d8f417e100c85eb">&#9670;&nbsp;</a></span>PMU_REG_CORE_SET_RAMP_RATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_SET_RAMP_RATE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_SET_RAMP_RATE_SHIFT)) &amp; PMU_REG_CORE_SET_RAMP_RATE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RAMP_RATE 0b00..Fast 0b01..Medium Fast 0b10..Medium Slow 0b11..Slow </p>

</div>
</div>
<a id="ga1dc2bd8f7385c7744eaaf6ccde91e430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dc2bd8f7385c7744eaaf6ccde91e430">&#9670;&nbsp;</a></span>PMU_REG_CORE_SET_REG0_ADJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_SET_REG0_ADJ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_SET_REG0_ADJ_SHIFT)) &amp; PMU_REG_CORE_SET_REG0_ADJ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG0_ADJ - This bit field defines the adjustment bits to calibrate the target value of Reg0. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register. 0b0000..No adjustment 0b0001..+ 0.25% 0b0010..+ 0.50% 0b0011..+ 0.75% 0b0100..+ 1.00% 0b0101..+ 1.25% 0b0110..+ 1.50% 0b0111..+ 1.75% 0b1000..- 0.25% 0b1001..- 0.50% 0b1010..- 0.75% 0b1011..- 1.00% 0b1100..- 1.25% 0b1101..- 1.50% 0b1110..- 1.75% 0b1111..- 2.00% </p>

</div>
</div>
<a id="gaaaab3c55879c865760cf6235e8f1ee90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaab3c55879c865760cf6235e8f1ee90">&#9670;&nbsp;</a></span>PMU_REG_CORE_SET_REG0_TARG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_SET_REG0_TARG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_SET_REG0_TARG_SHIFT)) &amp; PMU_REG_CORE_SET_REG0_TARG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG0_TARG 0b00000..Power gated off 0b00001..Target core voltage = 0.725V 0b00010..Target core voltage = 0.750V 0b00011..Target core voltage = 0.775V 0b10000..Target core voltage = 1.100V 0b11110..Target core voltage = 1.450V 0b11111..Power FET switched full on. No regulation. </p>

</div>
</div>
<a id="gada4ca55707a989b8e20e7d533eed6902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada4ca55707a989b8e20e7d533eed6902">&#9670;&nbsp;</a></span>PMU_REG_CORE_SET_REG1_ADJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_SET_REG1_ADJ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_SET_REG1_ADJ_SHIFT)) &amp; PMU_REG_CORE_SET_REG1_ADJ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG1_ADJ - This bit field defines the adjustment bits to calibrate the target value of Reg1. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register. 0b0000..No adjustment 0b0001..+ 0.25% 0b0010..+ 0.50% 0b0011..+ 0.75% 0b0100..+ 1.00% 0b0101..+ 1.25% 0b0110..+ 1.50% 0b0111..+ 1.75% 0b1000..- 0.25% 0b1001..- 0.50% 0b1010..- 0.75% 0b1011..- 1.00% 0b1100..- 1.25% 0b1101..- 1.50% 0b1110..- 1.75% 0b1111..- 2.00% </p>

</div>
</div>
<a id="gabd50325132b8523fed4498c5656d9ddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd50325132b8523fed4498c5656d9ddf">&#9670;&nbsp;</a></span>PMU_REG_CORE_SET_REG1_TARG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_SET_REG1_TARG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_SET_REG1_TARG_SHIFT)) &amp; PMU_REG_CORE_SET_REG1_TARG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG1_TARG - This bit field defines the target voltage for the vpu/gpu power domain. Single bit increments reflect 25mV core voltage steps. Not all steps will make sense to use either because of input supply limitations or load operation. 0b00000..Power gated off 0b00001..Target core voltage = 0.725V 0b00010..Target core voltage = 0.750V 0b00011..Target core voltage = 0.775V 0b10000..Target core voltage = 1.100V 0b11110..Target core voltage = 1.450V 0b11111..Power FET switched full on. No regulation. </p>

</div>
</div>
<a id="ga177ce90368053d2a537e37adce7717f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga177ce90368053d2a537e37adce7717f9">&#9670;&nbsp;</a></span>PMU_REG_CORE_SET_REG2_ADJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_SET_REG2_ADJ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_SET_REG2_ADJ_SHIFT)) &amp; PMU_REG_CORE_SET_REG2_ADJ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG2_ADJ - This bit field defines the adjustment bits to calibrate the target value of Reg2. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register. 0b0000..No adjustment 0b0001..+ 0.25% 0b0010..+ 0.50% 0b0011..+ 0.75% 0b0100..+ 1.00% 0b0101..+ 1.25% 0b0110..+ 1.50% 0b0111..+ 1.75% 0b1000..- 0.25% 0b1001..- 0.50% 0b1010..- 0.75% 0b1011..- 1.00% 0b1100..- 1.25% 0b1101..- 1.50% 0b1110..- 1.75% 0b1111..- 2.00% </p>

</div>
</div>
<a id="ga842812bb106ac700ff63388b36066d31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga842812bb106ac700ff63388b36066d31">&#9670;&nbsp;</a></span>PMU_REG_CORE_SET_REG2_TARG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_SET_REG2_TARG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_SET_REG2_TARG_SHIFT)) &amp; PMU_REG_CORE_SET_REG2_TARG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG2_TARG 0b00000..Power gated off 0b00001..Target core voltage = 0.725V 0b00010..Target core voltage = 0.750V 0b00011..Target core voltage = 0.775V 0b10000..Target core voltage = 1.100V 0b11110..Target core voltage = 1.450V 0b11111..Power FET switched full on. No regulation. </p>

</div>
</div>
<a id="ga7c105fba7ac5175110217d8a779dc471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c105fba7ac5175110217d8a779dc471">&#9670;&nbsp;</a></span>PMU_REG_CORE_TOG_RAMP_RATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_TOG_RAMP_RATE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_TOG_RAMP_RATE_SHIFT)) &amp; PMU_REG_CORE_TOG_RAMP_RATE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RAMP_RATE 0b00..Fast 0b01..Medium Fast 0b10..Medium Slow 0b11..Slow </p>

</div>
</div>
<a id="gaf24a43b039179640d148d6d115affa20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf24a43b039179640d148d6d115affa20">&#9670;&nbsp;</a></span>PMU_REG_CORE_TOG_REG0_ADJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_TOG_REG0_ADJ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_TOG_REG0_ADJ_SHIFT)) &amp; PMU_REG_CORE_TOG_REG0_ADJ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG0_ADJ - This bit field defines the adjustment bits to calibrate the target value of Reg0. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register. 0b0000..No adjustment 0b0001..+ 0.25% 0b0010..+ 0.50% 0b0011..+ 0.75% 0b0100..+ 1.00% 0b0101..+ 1.25% 0b0110..+ 1.50% 0b0111..+ 1.75% 0b1000..- 0.25% 0b1001..- 0.50% 0b1010..- 0.75% 0b1011..- 1.00% 0b1100..- 1.25% 0b1101..- 1.50% 0b1110..- 1.75% 0b1111..- 2.00% </p>

</div>
</div>
<a id="gaa48628ebfd8064aed98715781eec4857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa48628ebfd8064aed98715781eec4857">&#9670;&nbsp;</a></span>PMU_REG_CORE_TOG_REG0_TARG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_TOG_REG0_TARG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_TOG_REG0_TARG_SHIFT)) &amp; PMU_REG_CORE_TOG_REG0_TARG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG0_TARG 0b00000..Power gated off 0b00001..Target core voltage = 0.725V 0b00010..Target core voltage = 0.750V 0b00011..Target core voltage = 0.775V 0b10000..Target core voltage = 1.100V 0b11110..Target core voltage = 1.450V 0b11111..Power FET switched full on. No regulation. </p>

</div>
</div>
<a id="ga4ef6b6c17fac4f2c512ea5cdc73103e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ef6b6c17fac4f2c512ea5cdc73103e9">&#9670;&nbsp;</a></span>PMU_REG_CORE_TOG_REG1_ADJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_TOG_REG1_ADJ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_TOG_REG1_ADJ_SHIFT)) &amp; PMU_REG_CORE_TOG_REG1_ADJ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG1_ADJ - This bit field defines the adjustment bits to calibrate the target value of Reg1. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register. 0b0000..No adjustment 0b0001..+ 0.25% 0b0010..+ 0.50% 0b0011..+ 0.75% 0b0100..+ 1.00% 0b0101..+ 1.25% 0b0110..+ 1.50% 0b0111..+ 1.75% 0b1000..- 0.25% 0b1001..- 0.50% 0b1010..- 0.75% 0b1011..- 1.00% 0b1100..- 1.25% 0b1101..- 1.50% 0b1110..- 1.75% 0b1111..- 2.00% </p>

</div>
</div>
<a id="ga38a72e4f5a1f4d17a0f7a1851adad3aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38a72e4f5a1f4d17a0f7a1851adad3aa">&#9670;&nbsp;</a></span>PMU_REG_CORE_TOG_REG1_TARG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_TOG_REG1_TARG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_TOG_REG1_TARG_SHIFT)) &amp; PMU_REG_CORE_TOG_REG1_TARG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG1_TARG - This bit field defines the target voltage for the vpu/gpu power domain. Single bit increments reflect 25mV core voltage steps. Not all steps will make sense to use either because of input supply limitations or load operation. 0b00000..Power gated off 0b00001..Target core voltage = 0.725V 0b00010..Target core voltage = 0.750V 0b00011..Target core voltage = 0.775V 0b10000..Target core voltage = 1.100V 0b11110..Target core voltage = 1.450V 0b11111..Power FET switched full on. No regulation. </p>

</div>
</div>
<a id="ga582abaadf2967cbb406ed92445157bdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga582abaadf2967cbb406ed92445157bdb">&#9670;&nbsp;</a></span>PMU_REG_CORE_TOG_REG2_ADJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_TOG_REG2_ADJ</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_TOG_REG2_ADJ_SHIFT)) &amp; PMU_REG_CORE_TOG_REG2_ADJ_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG2_ADJ - This bit field defines the adjustment bits to calibrate the target value of Reg2. The adjustment is applied on top on any adjustment applied to the global reference in the misc0 register. 0b0000..No adjustment 0b0001..+ 0.25% 0b0010..+ 0.50% 0b0011..+ 0.75% 0b0100..+ 1.00% 0b0101..+ 1.25% 0b0110..+ 1.50% 0b0111..+ 1.75% 0b1000..- 0.25% 0b1001..- 0.50% 0b1010..- 0.75% 0b1011..- 1.00% 0b1100..- 1.25% 0b1101..- 1.50% 0b1110..- 1.75% 0b1111..- 2.00% </p>

</div>
</div>
<a id="ga69bccefcc91505799025e3f562293d62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69bccefcc91505799025e3f562293d62">&#9670;&nbsp;</a></span>PMU_REG_CORE_TOG_REG2_TARG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMU_REG_CORE_TOG_REG2_TARG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; PMU_REG_CORE_TOG_REG2_TARG_SHIFT)) &amp; PMU_REG_CORE_TOG_REG2_TARG_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REG2_TARG 0b00000..Power gated off 0b00001..Target core voltage = 0.725V 0b00010..Target core voltage = 0.750V 0b00011..Target core voltage = 0.775V 0b10000..Target core voltage = 1.100V 0b11110..Target core voltage = 1.450V 0b11111..Power FET switched full on. No regulation. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
