Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Dec 11 19:41:31 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 screen/init_data_index_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            screen/delay_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 1.585ns (26.594%)  route 4.375ns (73.406%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=471, estimated)      1.621     5.129    screen/clk
    SLICE_X59Y59         FDRE                                         r  screen/init_data_index_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.419     5.548 r  screen/init_data_index_reg[9]/Q
                         net (fo=3, estimated)        0.961     6.509    screen/init_data_index_reg[9]
    SLICE_X59Y58         LUT4 (Prop_lut4_I3_O)        0.327     6.836 r  screen/init_data_index_reg_rep_i_12/O
                         net (fo=2, estimated)        0.561     7.397    screen/init_data_index_reg_rep_i_12_n_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I3_O)        0.326     7.723 r  screen/init_data_index_reg_rep_i_9/O
                         net (fo=6, estimated)        1.328     9.051    screen/init_data_index_reg_rep_i_9_n_0
    SLICE_X57Y63         LUT5 (Prop_lut5_I2_O)        0.152     9.203 f  screen/delay[0]_i_3/O
                         net (fo=1, estimated)        0.836    10.039    screen/spi/delay_reg_31_sn_1
    SLICE_X57Y63         LUT5 (Prop_lut5_I4_O)        0.361    10.400 r  screen/spi/delay[0]_i_1/O
                         net (fo=32, estimated)       0.689    11.089    screen/spi_n_42
    SLICE_X56Y66         FDRE                                         r  screen/delay_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=471, estimated)      1.432    14.767    screen/clk
    SLICE_X56Y66         FDRE                                         r  screen/delay_reg[28]/C
                         clock pessimism              0.254    15.020    
                         clock uncertainty           -0.035    14.985    
    SLICE_X56Y66         FDRE (Setup_fdre_C_CE)      -0.372    14.613    screen/delay_reg[28]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                  3.524    




