INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/register.v:2]
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/register.v:3]
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/register.v:5]
WARNING: [VRFC 10-3380] identifier 'N' is used before its declaration [C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/new/register.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_IF_0_0/sim/design_1_IF_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_IF_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Register_0_0/sim/design_1_Register_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Register_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Register_1_0/sim/design_1_Register_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Register_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_Register_2_0/sim/design_1_Register_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_Register_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_mem_wb_2/sim/design_1_mem_wb_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mem_wb_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ila_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/ip/design_1_debouncer_0_0/sim/design_1_debouncer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_debouncer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/meraj/az_CA_arm/az_CA_arm.srcs/sim_1/new/IF_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_IF
