Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'simple'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o simple_map.ncd simple.ngd simple.pcf 
Target Device  : xc7a100t
Target Package : csg324
Target Speed   : -3
Mapper Version : artix7 -- $Revision: 1.55 $
Mapped Date    : Tue Jun 14 16:55:06 2016

Design Summary
--------------
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                   402 out of 126,800    1%
    Number used as Flip Flops:                 400
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                        633 out of  63,400    1%
    Number used as logic:                      515 out of  63,400    1%
      Number using O6 output only:             350
      Number using O5 output only:              14
      Number using O5 and O6:                  151
      Number used as ROM:                        0
    Number used as Memory:                     116 out of  19,000    1%
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            0
      Number used as Shift Register:            52
        Number using O6 output only:            51
        Number using O5 output only:             0
        Number using O5 and O6:                  1
    Number used exclusively as route-thrus:      2
      Number with same-slice register load:      0
      Number with same-slice carry load:         2
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   268 out of  15,850    1%
  Number of LUT Flip Flop pairs used:          753
    Number with an unused Flip Flop:           367 out of     753   48%
    Number with an unused LUT:                 120 out of     753   15%
    Number of fully used LUT-FF pairs:         266 out of     753   35%
    Number of unique control sets:              46
    Number of slice register sites lost
      to control set restrictions:             179 out of 126,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         3 out of     210    1%
    Number of LOCed IOBs:                        3 out of       3  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 16 out of     135   11%
    Number using RAMB36E1 only:                 16
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     270    0%
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     300    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     300    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      96    0%
  Number of BUFRs:                               0 out of      24    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     240    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       6    0%
  Number of IN_FIFOs:                            0 out of      24    0%
  Number of MMCME2_ADVs:                         0 out of       6    0%
  Number of OUT_FIFOs:                           0 out of      24    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       6    0%
  Number of PHY_CONTROLs:                        0 out of       6    0%
  Number of PLLE2_ADVs:                          0 out of       6    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.41

Peak Memory Usage:  990 MB
Total REAL time to MAP completion:  39 secs 
Total CPU time to MAP completion:   38 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network
   mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<31> has no load.
INFO:LIT:395 - The above info message is repeated 62 more times for the
   following (max. 5 shown):
   mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<30>,
   mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<29>,
   mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<28>,
   mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<27>,
   mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<26>
   To see the details of these info messages, please use the -detail switch.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 100 block(s) removed
  69 block(s) optimized away
  55 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.F
PGA_LUT6_Target_ADDR.LOW_ADDR_OUT_LUT6" (LUT6_2) removed.
 The signal
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/low_addr_i<1
>" is loadless and has been removed.
 The signal
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/low_addr_i<0
>" is loadless and has been removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[16].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[18].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[19].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[20].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[21].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[22].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[24].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[25].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[27].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[28].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[29].PC_Bit_I/PC_EX_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[0].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[10].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[11].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[12].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[13].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[14].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[15].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[16].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[17].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[18].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[19].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[1].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[20].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[21].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[22].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[23].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[24].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[25].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[26].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[27].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[28].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[29].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[2].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[30].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[31].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[3].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[4].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[5].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[6].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[7].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[8].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPG
A.Result_Mux_Bits[9].Result_Mux_Bit_I/EX_Result_DFF" (FF) removed.
Loadless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Ext_NM_BRK_FDR
SE" (FF) removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<31>" is
sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<30>" is
sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<29>" is
sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<28>" is
sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<27>" is
sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<26>" is
sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<25>" is
sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<24>" is
sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<23>" is
sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<22>" is
sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<21>" is
sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<20>" is
sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<19>" is
sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<18>" is
sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<17>" is
sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<16>" is
sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<15>" is
sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<14>" is
sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<13>" is
sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<12>" is
sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<11>" is
sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<10>" is
sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<9>" is
sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<8>" is
sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<7>" is
sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<6>" is
sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i<5>" is
sourceless and has been removed.
The signal "mcs_0/UART_Interrupt" is sourceless and has been removed.
The signal "mcs_0/U0/filter_reset.reset_vec[2]_filter_reset.reset_vec[1]_OR_2_o"
is sourceless and has been removed.
The signal "mcs_0/U0/iomodule_0/write_data<31>" is sourceless and has been
removed.
 Sourceless block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_31" (SFF)
removed.
The signal "mcs_0/U0/iomodule_0/write_data<30>" is sourceless and has been
removed.
 Sourceless block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_30" (SFF)
removed.
The signal "mcs_0/U0/iomodule_0/write_data<29>" is sourceless and has been
removed.
 Sourceless block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_29" (SFF)
removed.
The signal "mcs_0/U0/iomodule_0/write_data<28>" is sourceless and has been
removed.
 Sourceless block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_28" (SFF)
removed.
The signal "mcs_0/U0/iomodule_0/write_data<27>" is sourceless and has been
removed.
 Sourceless block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_27" (SFF)
removed.
The signal "mcs_0/U0/iomodule_0/write_data<26>" is sourceless and has been
removed.
 Sourceless block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_26" (SFF)
removed.
The signal "mcs_0/U0/iomodule_0/write_data<25>" is sourceless and has been
removed.
 Sourceless block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_25" (SFF)
removed.
The signal "mcs_0/U0/iomodule_0/write_data<24>" is sourceless and has been
removed.
 Sourceless block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_24" (SFF)
removed.
The signal "mcs_0/U0/iomodule_0/write_data<23>" is sourceless and has been
removed.
 Sourceless block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_23" (SFF)
removed.
The signal "mcs_0/U0/iomodule_0/write_data<22>" is sourceless and has been
removed.
 Sourceless block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_22" (SFF)
removed.
The signal "mcs_0/U0/iomodule_0/write_data<21>" is sourceless and has been
removed.
 Sourceless block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_21" (SFF)
removed.
The signal "mcs_0/U0/iomodule_0/write_data<20>" is sourceless and has been
removed.
 Sourceless block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_20" (SFF)
removed.
The signal "mcs_0/U0/iomodule_0/write_data<19>" is sourceless and has been
removed.
 Sourceless block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_19" (SFF)
removed.
The signal "mcs_0/U0/iomodule_0/write_data<18>" is sourceless and has been
removed.
 Sourceless block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_18" (SFF)
removed.
The signal "mcs_0/U0/iomodule_0/write_data<17>" is sourceless and has been
removed.
 Sourceless block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_17" (SFF)
removed.
The signal "mcs_0/U0/iomodule_0/write_data<16>" is sourceless and has been
removed.
 Sourceless block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_16" (SFF)
removed.
The signal
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress_n" is
sourceless and has been removed.
 Sourceless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_3
" (MUX) removed.
  The signal
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_3
/O" is sourceless and has been removed.
   Sourceless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_3
/MUXCY_L_BUF" (BUF) removed.
    The signal
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_3
/LO" is sourceless and has been removed.
The signal
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[16].PC_Bit_I/MUXCY_X/O" is sourceless and has been removed.
 Sourceless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[16].PC_Bit_I/MUXCY_X/MUXCY_L_BUF" (BUF) removed.
  The signal
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[16].PC_Bit_I/MUXCY_X/LO" is sourceless and has been
removed.
The signal
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_F
PGA.Buffer_DFFs[1].buffer_Addr_MUXCY_L/O" is sourceless and has been removed.
 Sourceless block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_F
PGA.Buffer_DFFs[1].buffer_Addr_MUXCY_L/MUXCY_L_BUF" (BUF) removed.
  The signal
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_F
PGA.Buffer_DFFs[1].buffer_Addr_MUXCY_L/LO" is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "XLXN_49" is unused and has been removed.
Unused block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_10" (SFF)
removed.
Unused block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_11" (SFF)
removed.
Unused block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_12" (SFF)
removed.
Unused block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_13" (SFF)
removed.
Unused block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_14" (SFF)
removed.
Unused block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_15" (SFF)
removed.
Unused block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_5" (SFF)
removed.
Unused block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_6" (SFF)
removed.
Unused block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_7" (SFF)
removed.
Unused block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_8" (SFF)
removed.
Unused block "mcs_0/U0/iomodule_0/IOModule_Core_I1/GPO_I1/gpo_io_i_9" (SFF)
removed.
Unused block
"mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.Uart_Control_Status_I1/UART_Int
errupt1" (ROM) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_16" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_17" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_18" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_19" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_20" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_21" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_22" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_23" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_24" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_25" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_26" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_27" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_28" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_29" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_30" (FF) removed.
Unused block "mcs_0/U0/iomodule_0/write_data_31" (FF) removed.
Unused block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Byte_Doublet_Handle_I/Using_FPGA.F
PGA_LUT6_Target.low_addr_i_INST" (LUT6_2) removed.
Unused block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA
.Not_All_Bits.PC_GEN[16].PC_Bit_I/MUXCY_X" (MUX) removed.
Unused block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_F
PGA.Buffer_DFFs[1].buffer_Addr_MUXCY_L" (MUX) removed.
Unused block
"mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/iFetch_In_Progress_n1_INV
_0" (BUF) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XLXI_15
FD 		mcs_0/U0/LMB_Rst
   optimized to 0
LUT2 		mcs_0/U0/dlmb/DBus_Oring.Res<25>_SW0
   optimized to 0
LUT2 		mcs_0/U0/dlmb/DBus_Oring.Res<26>_SW0
   optimized to 0
LUT3 		mcs_0/U0/filter_reset.reset_vec[2]_filter_reset.reset_vec[1]_OR_2_o1
   optimized to 0
FD 		mcs_0/U0/filter_reset.reset_vec_0
   optimized to 0
FD 		mcs_0/U0/filter_reset.reset_vec_1
   optimized to 0
FD 		mcs_0/U0/filter_reset.reset_vec_2
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_10
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_11
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_12
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_13
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_14
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_15
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_16
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_17
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_18
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_19
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_20
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_21
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_22
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_23
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_24
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_25
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_26
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_27
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_28
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_29
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_30
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_31
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_4
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_5
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_6
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_7
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_8
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/GPI_I1/GPI_In_9
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i
   optimized to 0
FDR
		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i
   optimized to 0
FDR 		mcs_0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i
   optimized to 0
LUT3
		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.No_
Carry_Decoding.alu_carry_select_LUT
   optimized to 0
FDR 		mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Write_DIV_result
   optimized to 0
GND 		mcs_0/XST_GND
VCC 		mcs_0/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| OBClk                              | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| usb_in                             | IOB33            | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| usb_out                            | IOB33            | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
