INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/project/aaa/aaa.srcs/sources_1/new/boundary_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module boundary_check
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/project/aaa/aaa.srcs/sources_1/new/num_rec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_rec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/project/aaa/aaa.srcs/sources_1/new/serial_data_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_data_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/project/aaa/aaa.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
