Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 29 13:13:11 2024
| Host         : Giorgio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file firConvolutionUnoptimized_top_timing_summary_routed.rpt -pb firConvolutionUnoptimized_top_timing_summary_routed.pb -rpx firConvolutionUnoptimized_top_timing_summary_routed.rpx -warn_on_violation
| Design       : firConvolutionUnoptimized_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.654        0.000                      0                  649        0.140        0.000                      0                  649        3.750        0.000                       0                   195  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
myclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myclk               3.654        0.000                      0                  649        0.140        0.000                      0                  649        3.750        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myclk
  To Clock:  myclk

Setup :            0  Failing Endpoints,  Worst Slack        3.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.654ns  (required time - arrival time)
  Source:                 firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 0.939ns (15.927%)  route 4.957ns (84.073%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 14.599 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.864     5.108    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X111Y58        FDRE                                         r  firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.419     5.527 r  firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/Q
                         net (fo=19, routed)          1.049     6.576    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/tmp_5_reg_204_reg[0][2]
    SLICE_X107Y58        LUT6 (Prop_lut6_I1_O)        0.299     6.875 f  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ap_CS_fsm[4]_i_2/O
                         net (fo=40, routed)          0.369     7.243    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ap_CS_fsm_reg[1]
    SLICE_X106Y56        LUT4 (Prop_lut4_I2_O)        0.124     7.367 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          2.103     9.470    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_21_21/A0
    SLICE_X104Y53        RAMS32 (Prop_rams32_ADR0_O)
                                                     -0.027     9.443 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_21_21/SP/O
                         net (fo=1, routed)           0.650    10.094    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/p_1_out[21]
    SLICE_X106Y54        LUT5 (Prop_lut5_I4_O)        0.124    10.218 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/q0[21]_i_1/O
                         net (fo=2, routed)           0.787    11.004    firConvolutionUnoptimized_IP/U0/p_0_in[21]
    DSP48_X4Y23          DSP48E1                                      r  firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.697    14.599    firConvolutionUnoptimized_IP/U0/ap_clk
    DSP48_X4Y23          DSP48E1                                      r  firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0/CLK
                         clock pessimism              0.457    15.055    
                         clock uncertainty           -0.035    15.020    
    DSP48_X4Y23          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362    14.658    firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -11.004    
  -------------------------------------------------------------------
                         slack                                  3.654    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionUnoptimized_IP/U0/tmp_6_fu_171_p2/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.851ns  (logic 1.539ns (26.302%)  route 4.312ns (73.698%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 14.600 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.864     5.108    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X111Y58        FDRE                                         r  firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.419     5.527 r  firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/Q
                         net (fo=19, routed)          1.049     6.576    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/tmp_5_reg_204_reg[0][2]
    SLICE_X107Y58        LUT6 (Prop_lut6_I1_O)        0.299     6.875 f  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ap_CS_fsm[4]_i_2/O
                         net (fo=40, routed)          0.369     7.243    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ap_CS_fsm_reg[1]
    SLICE_X106Y56        LUT4 (Prop_lut4_I2_O)        0.124     7.367 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.494     8.861    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_4_4/A0
    SLICE_X104Y52        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.573     9.434 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_4_4/SP/O
                         net (fo=1, routed)           0.574    10.008    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/p_1_out[4]
    SLICE_X102Y53        LUT5 (Prop_lut5_I4_O)        0.124    10.132 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/q0[4]_i_1/O
                         net (fo=2, routed)           0.826    10.958    firConvolutionUnoptimized_IP/U0/p_0_in[4]
    DSP48_X4Y22          DSP48E1                                      r  firConvolutionUnoptimized_IP/U0/tmp_6_fu_171_p2/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.698    14.600    firConvolutionUnoptimized_IP/U0/ap_clk
    DSP48_X4Y22          DSP48E1                                      r  firConvolutionUnoptimized_IP/U0/tmp_6_fu_171_p2/CLK
                         clock pessimism              0.457    15.056    
                         clock uncertainty           -0.035    15.021    
    DSP48_X4Y22          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362    14.659    firConvolutionUnoptimized_IP/U0/tmp_6_fu_171_p2
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.958    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 1.071ns (18.443%)  route 4.736ns (81.557%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 14.599 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.864     5.108    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X111Y58        FDRE                                         r  firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.419     5.527 r  firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/Q
                         net (fo=19, routed)          1.049     6.576    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/tmp_5_reg_204_reg[0][2]
    SLICE_X107Y58        LUT6 (Prop_lut6_I1_O)        0.299     6.875 f  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ap_CS_fsm[4]_i_2/O
                         net (fo=40, routed)          0.369     7.243    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ap_CS_fsm_reg[1]
    SLICE_X106Y56        LUT4 (Prop_lut4_I2_O)        0.124     7.367 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          2.103     9.470    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_23_23/A0
    SLICE_X104Y53        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105     9.575 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_23_23/SP/O
                         net (fo=1, routed)           0.469    10.044    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/p_1_out[23]
    SLICE_X102Y53        LUT5 (Prop_lut5_I4_O)        0.124    10.168 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/q0[23]_i_1/O
                         net (fo=2, routed)           0.747    10.915    firConvolutionUnoptimized_IP/U0/p_0_in[23]
    DSP48_X4Y23          DSP48E1                                      r  firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.697    14.599    firConvolutionUnoptimized_IP/U0/ap_clk
    DSP48_X4Y23          DSP48E1                                      r  firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0/CLK
                         clock pessimism              0.457    15.055    
                         clock uncertainty           -0.035    15.020    
    DSP48_X4Y23          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362    14.658    firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.915    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 1.090ns (19.033%)  route 4.637ns (80.967%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 14.599 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.864     5.108    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X111Y58        FDRE                                         r  firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.419     5.527 r  firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/Q
                         net (fo=19, routed)          1.049     6.576    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/tmp_5_reg_204_reg[0][2]
    SLICE_X107Y58        LUT6 (Prop_lut6_I1_O)        0.299     6.875 f  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ap_CS_fsm[4]_i_2/O
                         net (fo=40, routed)          0.361     7.235    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ap_CS_fsm_reg[1]
    SLICE_X107Y57        LUT6 (Prop_lut6_I2_O)        0.124     7.359 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_0_0_i_5/O
                         net (fo=32, routed)          1.740     9.099    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_31_31/A2
    SLICE_X104Y52        RAMS32 (Prop_rams32_ADR2_O)
                                                      0.124     9.223 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.403     9.626    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/p_1_out[31]
    SLICE_X105Y52        LUT5 (Prop_lut5_I4_O)        0.124     9.750 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          1.084    10.835    firConvolutionUnoptimized_IP/U0/p_0_in[31]
    DSP48_X4Y23          DSP48E1                                      r  firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.697    14.599    firConvolutionUnoptimized_IP/U0/ap_clk
    DSP48_X4Y23          DSP48E1                                      r  firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0/CLK
                         clock pessimism              0.457    15.055    
                         clock uncertainty           -0.035    15.020    
    DSP48_X4Y23          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.362    14.658    firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.835    
  -------------------------------------------------------------------
                         slack                                  3.823    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 1.235ns (21.759%)  route 4.441ns (78.241%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 14.599 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.864     5.108    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X111Y58        FDRE                                         r  firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.419     5.527 r  firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/Q
                         net (fo=19, routed)          1.049     6.576    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/tmp_5_reg_204_reg[0][2]
    SLICE_X107Y58        LUT6 (Prop_lut6_I1_O)        0.299     6.875 f  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ap_CS_fsm[4]_i_2/O
                         net (fo=40, routed)          0.361     7.235    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ap_CS_fsm_reg[1]
    SLICE_X107Y57        LUT6 (Prop_lut6_I2_O)        0.124     7.359 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_0_0_i_5/O
                         net (fo=32, routed)          1.741     9.101    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_18_18/A2
    SLICE_X104Y51        RAMS32 (Prop_rams32_ADR2_O)
                                                      0.269     9.370 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_18_18/SP/O
                         net (fo=1, routed)           0.493     9.863    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/p_1_out[18]
    SLICE_X105Y51        LUT5 (Prop_lut5_I4_O)        0.124     9.987 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/q0[18]_i_1/O
                         net (fo=2, routed)           0.797    10.784    firConvolutionUnoptimized_IP/U0/p_0_in[18]
    DSP48_X4Y23          DSP48E1                                      r  firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.697    14.599    firConvolutionUnoptimized_IP/U0/ap_clk
    DSP48_X4Y23          DSP48E1                                      r  firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0/CLK
                         clock pessimism              0.457    15.055    
                         clock uncertainty           -0.035    15.020    
    DSP48_X4Y23          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362    14.658    firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.877ns  (required time - arrival time)
  Source:                 firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 1.090ns (19.213%)  route 4.583ns (80.787%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 14.599 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.864     5.108    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X111Y58        FDRE                                         r  firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.419     5.527 r  firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/Q
                         net (fo=19, routed)          1.049     6.576    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/tmp_5_reg_204_reg[0][2]
    SLICE_X107Y58        LUT6 (Prop_lut6_I1_O)        0.299     6.875 f  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ap_CS_fsm[4]_i_2/O
                         net (fo=40, routed)          0.361     7.235    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ap_CS_fsm_reg[1]
    SLICE_X107Y57        LUT6 (Prop_lut6_I2_O)        0.124     7.359 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_0_0_i_5/O
                         net (fo=32, routed)          1.741     9.101    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_17_17/A2
    SLICE_X104Y51        RAMS32 (Prop_rams32_ADR2_O)
                                                      0.124     9.225 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_17_17/SP/O
                         net (fo=1, routed)           0.646     9.870    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/p_1_out[17]
    SLICE_X106Y53        LUT5 (Prop_lut5_I4_O)        0.124     9.994 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/q0[17]_i_1/O
                         net (fo=2, routed)           0.787    10.781    firConvolutionUnoptimized_IP/U0/p_0_in[17]
    DSP48_X4Y23          DSP48E1                                      r  firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.697    14.599    firConvolutionUnoptimized_IP/U0/ap_clk
    DSP48_X4Y23          DSP48E1                                      r  firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0/CLK
                         clock pessimism              0.457    15.055    
                         clock uncertainty           -0.035    15.020    
    DSP48_X4Y23          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362    14.658    firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  3.877    

Slack (MET) :             3.895ns  (required time - arrival time)
  Source:                 firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 1.090ns (19.274%)  route 4.565ns (80.726%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 14.599 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.864     5.108    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X111Y58        FDRE                                         r  firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.419     5.527 r  firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/Q
                         net (fo=19, routed)          1.049     6.576    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/tmp_5_reg_204_reg[0][2]
    SLICE_X107Y58        LUT6 (Prop_lut6_I1_O)        0.299     6.875 f  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ap_CS_fsm[4]_i_2/O
                         net (fo=40, routed)          0.361     7.235    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ap_CS_fsm_reg[1]
    SLICE_X107Y57        LUT6 (Prop_lut6_I2_O)        0.124     7.359 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_0_0_i_5/O
                         net (fo=32, routed)          1.740     9.099    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_31_31/A2
    SLICE_X104Y52        RAMS32 (Prop_rams32_ADR2_O)
                                                      0.124     9.223 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.403     9.626    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/p_1_out[31]
    SLICE_X105Y52        LUT5 (Prop_lut5_I4_O)        0.124     9.750 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          1.013    10.763    firConvolutionUnoptimized_IP/U0/p_0_in[31]
    DSP48_X4Y23          DSP48E1                                      r  firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.697    14.599    firConvolutionUnoptimized_IP/U0/ap_clk
    DSP48_X4Y23          DSP48E1                                      r  firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0/CLK
                         clock pessimism              0.457    15.055    
                         clock uncertainty           -0.035    15.020    
    DSP48_X4Y23          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -0.362    14.658    firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  3.895    

Slack (MET) :             3.895ns  (required time - arrival time)
  Source:                 firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 1.090ns (19.274%)  route 4.565ns (80.726%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 14.599 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.864     5.108    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X111Y58        FDRE                                         r  firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.419     5.527 r  firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/Q
                         net (fo=19, routed)          1.049     6.576    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/tmp_5_reg_204_reg[0][2]
    SLICE_X107Y58        LUT6 (Prop_lut6_I1_O)        0.299     6.875 f  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ap_CS_fsm[4]_i_2/O
                         net (fo=40, routed)          0.361     7.235    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ap_CS_fsm_reg[1]
    SLICE_X107Y57        LUT6 (Prop_lut6_I2_O)        0.124     7.359 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_0_0_i_5/O
                         net (fo=32, routed)          1.740     9.099    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_31_31/A2
    SLICE_X104Y52        RAMS32 (Prop_rams32_ADR2_O)
                                                      0.124     9.223 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_31_31/SP/O
                         net (fo=1, routed)           0.403     9.626    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/p_1_out[31]
    SLICE_X105Y52        LUT5 (Prop_lut5_I4_O)        0.124     9.750 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/q0[31]_i_2/O
                         net (fo=17, routed)          1.013    10.763    firConvolutionUnoptimized_IP/U0/p_0_in[31]
    DSP48_X4Y23          DSP48E1                                      r  firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.697    14.599    firConvolutionUnoptimized_IP/U0/ap_clk
    DSP48_X4Y23          DSP48E1                                      r  firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0/CLK
                         clock pessimism              0.457    15.055    
                         clock uncertainty           -0.035    15.020    
    DSP48_X4Y23          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -0.362    14.658    firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                  3.895    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionUnoptimized_IP/U0/tmp_6_fu_171_p2/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 1.549ns (27.414%)  route 4.101ns (72.586%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 14.600 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.864     5.108    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X111Y58        FDRE                                         r  firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.419     5.527 r  firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/Q
                         net (fo=19, routed)          1.049     6.576    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/tmp_5_reg_204_reg[0][2]
    SLICE_X107Y58        LUT6 (Prop_lut6_I1_O)        0.299     6.875 f  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ap_CS_fsm[4]_i_2/O
                         net (fo=40, routed)          0.369     7.243    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ap_CS_fsm_reg[1]
    SLICE_X106Y56        LUT4 (Prop_lut4_I2_O)        0.124     7.367 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          1.494     8.861    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_3_3/A0
    SLICE_X104Y52        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.583     9.444 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_3_3/SP/O
                         net (fo=1, routed)           0.498     9.942    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/p_1_out[3]
    SLICE_X105Y52        LUT5 (Prop_lut5_I4_O)        0.124    10.066 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/q0[3]_i_1/O
                         net (fo=2, routed)           0.692    10.758    firConvolutionUnoptimized_IP/U0/p_0_in[3]
    DSP48_X4Y22          DSP48E1                                      r  firConvolutionUnoptimized_IP/U0/tmp_6_fu_171_p2/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.698    14.600    firConvolutionUnoptimized_IP/U0/ap_clk
    DSP48_X4Y22          DSP48E1                                      r  firConvolutionUnoptimized_IP/U0/tmp_6_fu_171_p2/CLK
                         clock pessimism              0.457    15.056    
                         clock uncertainty           -0.035    15.021    
    DSP48_X4Y22          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362    14.659    firConvolutionUnoptimized_IP/U0/tmp_6_fu_171_p2
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 0.929ns (16.514%)  route 4.697ns (83.486%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 14.599 - 10.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.864     5.108    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X111Y58        FDRE                                         r  firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDRE (Prop_fdre_C_Q)         0.419     5.527 r  firConvolutionUnoptimized_IP/U0/i_reg_106_reg[2]/Q
                         net (fo=19, routed)          1.049     6.576    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/tmp_5_reg_204_reg[0][2]
    SLICE_X107Y58        LUT6 (Prop_lut6_I1_O)        0.299     6.875 f  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ap_CS_fsm[4]_i_2/O
                         net (fo=40, routed)          0.369     7.243    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ap_CS_fsm_reg[1]
    SLICE_X106Y56        LUT4 (Prop_lut4_I2_O)        0.124     7.367 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_0_0_i_3/O
                         net (fo=32, routed)          2.103     9.470    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_22_22/A0
    SLICE_X104Y53        RAMS32 (Prop_rams32_ADR0_O)
                                                     -0.037     9.433 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_22_22/SP/O
                         net (fo=1, routed)           0.531     9.964    firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/p_1_out[22]
    SLICE_X106Y54        LUT5 (Prop_lut5_I4_O)        0.124    10.088 r  firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/q0[22]_i_1/O
                         net (fo=2, routed)           0.646    10.734    firConvolutionUnoptimized_IP/U0/p_0_in[22]
    DSP48_X4Y23          DSP48E1                                      r  firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         1.697    14.599    firConvolutionUnoptimized_IP/U0/ap_clk
    DSP48_X4Y23          DSP48E1                                      r  firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0/CLK
                         clock pessimism              0.457    15.055    
                         clock uncertainty           -0.035    15.020    
    DSP48_X4Y23          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362    14.658    firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                  3.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 firConvolutionUnoptimized_IP/U0/tmp_2_reg_187_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.634     1.501    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X109Y57        FDRE                                         r  firConvolutionUnoptimized_IP/U0/tmp_2_reg_187_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y57        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  firConvolutionUnoptimized_IP/U0/tmp_2_reg_187_reg[22]/Q
                         net (fo=1, routed)           0.114     1.756    firConvolutionUnoptimized_IP/U0/tmp_2_reg_187[22]
    SLICE_X112Y57        LUT4 (Prop_lut4_I1_O)        0.045     1.801 r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118[22]_i_1/O
                         net (fo=1, routed)           0.000     1.801    firConvolutionUnoptimized_IP/U0/p_pn_reg_118[22]_i_1_n_0
    SLICE_X112Y57        FDRE                                         r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.907     2.022    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X112Y57        FDRE                                         r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[22]/C
                         clock pessimism             -0.483     1.540    
    SLICE_X112Y57        FDRE (Hold_fdre_C_D)         0.121     1.661    firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 firConvolutionUnoptimized_IP/U0/tmp_2_reg_187_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.634     1.501    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X109Y59        FDRE                                         r  firConvolutionUnoptimized_IP/U0/tmp_2_reg_187_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  firConvolutionUnoptimized_IP/U0/tmp_2_reg_187_reg[30]/Q
                         net (fo=1, routed)           0.114     1.756    firConvolutionUnoptimized_IP/U0/tmp_2_reg_187[30]
    SLICE_X112Y59        LUT4 (Prop_lut4_I1_O)        0.045     1.801 r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118[30]_i_1/O
                         net (fo=1, routed)           0.000     1.801    firConvolutionUnoptimized_IP/U0/p_pn_reg_118[30]_i_1_n_0
    SLICE_X112Y59        FDRE                                         r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.907     2.022    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X112Y59        FDRE                                         r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[30]/C
                         clock pessimism             -0.483     1.540    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.121     1.661    firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.316%)  route 0.112ns (37.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.636     1.503    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X110Y55        FDRE                                         r  firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y55        FDRE (Prop_fdre_C_Q)         0.141     1.644 r  firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg[5]/Q
                         net (fo=2, routed)           0.112     1.756    firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__1[5]
    SLICE_X112Y54        LUT4 (Prop_lut4_I0_O)        0.045     1.801 r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118[5]_i_1/O
                         net (fo=1, routed)           0.000     1.801    firConvolutionUnoptimized_IP/U0/p_pn_reg_118[5]_i_1_n_0
    SLICE_X112Y54        FDRE                                         r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.908     2.023    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X112Y54        FDRE                                         r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[5]/C
                         clock pessimism             -0.505     1.519    
    SLICE_X112Y54        FDRE (Hold_fdre_C_D)         0.120     1.639    firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 firConvolutionUnoptimized_IP/U0/tmp_2_reg_187_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.973%)  route 0.109ns (37.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.635     1.502    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X109Y55        FDRE                                         r  firConvolutionUnoptimized_IP/U0/tmp_2_reg_187_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDRE (Prop_fdre_C_Q)         0.141     1.643 r  firConvolutionUnoptimized_IP/U0/tmp_2_reg_187_reg[14]/Q
                         net (fo=1, routed)           0.109     1.752    firConvolutionUnoptimized_IP/U0/tmp_2_reg_187[14]
    SLICE_X111Y56        LUT4 (Prop_lut4_I1_O)        0.045     1.797 r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118[14]_i_1/O
                         net (fo=1, routed)           0.000     1.797    firConvolutionUnoptimized_IP/U0/p_pn_reg_118[14]_i_1_n_0
    SLICE_X111Y56        FDRE                                         r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.908     2.023    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X111Y56        FDRE                                         r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[14]/C
                         clock pessimism             -0.483     1.541    
    SLICE_X111Y56        FDRE (Hold_fdre_C_D)         0.092     1.633    firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 firConvolutionUnoptimized_IP/U0/tmp_2_reg_187_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.973%)  route 0.109ns (37.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.635     1.502    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X109Y56        FDRE                                         r  firConvolutionUnoptimized_IP/U0/tmp_2_reg_187_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y56        FDRE (Prop_fdre_C_Q)         0.141     1.643 r  firConvolutionUnoptimized_IP/U0/tmp_2_reg_187_reg[18]/Q
                         net (fo=1, routed)           0.109     1.752    firConvolutionUnoptimized_IP/U0/tmp_2_reg_187[18]
    SLICE_X111Y57        LUT4 (Prop_lut4_I1_O)        0.045     1.797 r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118[18]_i_1/O
                         net (fo=1, routed)           0.000     1.797    firConvolutionUnoptimized_IP/U0/p_pn_reg_118[18]_i_1_n_0
    SLICE_X111Y57        FDRE                                         r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.907     2.022    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X111Y57        FDRE                                         r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[18]/C
                         clock pessimism             -0.483     1.540    
    SLICE_X111Y57        FDRE (Hold_fdre_C_D)         0.092     1.632    firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.636     1.503    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X110Y54        FDRE                                         r  firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y54        FDRE (Prop_fdre_C_Q)         0.141     1.644 r  firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg[4]/Q
                         net (fo=2, routed)           0.098     1.741    firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__1[4]
    SLICE_X111Y54        LUT4 (Prop_lut4_I0_O)        0.045     1.786 r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118[4]_i_1/O
                         net (fo=1, routed)           0.000     1.786    firConvolutionUnoptimized_IP/U0/p_pn_reg_118[4]_i_1_n_0
    SLICE_X111Y54        FDRE                                         r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.908     2.023    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X111Y54        FDRE                                         r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[4]/C
                         clock pessimism             -0.508     1.516    
    SLICE_X111Y54        FDRE (Hold_fdre_C_D)         0.091     1.607    firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.677%)  route 0.119ns (36.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.635     1.502    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X108Y54        FDRE                                         r  firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        FDRE (Prop_fdre_C_Q)         0.164     1.666 r  firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg[2]/Q
                         net (fo=2, routed)           0.119     1.785    firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__1[2]
    SLICE_X111Y53        LUT4 (Prop_lut4_I0_O)        0.045     1.830 r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    firConvolutionUnoptimized_IP/U0/p_pn_reg_118[2]_i_1_n_0
    SLICE_X111Y53        FDRE                                         r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.908     2.023    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X111Y53        FDRE                                         r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[2]/C
                         clock pessimism             -0.483     1.541    
    SLICE_X111Y53        FDRE (Hold_fdre_C_D)         0.092     1.633    firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 firConvolutionUnoptimized_IP/U0/tmp_2_reg_187_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.992%)  route 0.140ns (43.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.634     1.501    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X109Y59        FDRE                                         r  firConvolutionUnoptimized_IP/U0/tmp_2_reg_187_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  firConvolutionUnoptimized_IP/U0/tmp_2_reg_187_reg[28]/Q
                         net (fo=1, routed)           0.140     1.782    firConvolutionUnoptimized_IP/U0/tmp_2_reg_187[28]
    SLICE_X111Y60        LUT4 (Prop_lut4_I1_O)        0.045     1.827 r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118[28]_i_1/O
                         net (fo=1, routed)           0.000     1.827    firConvolutionUnoptimized_IP/U0/p_pn_reg_118[28]_i_1_n_0
    SLICE_X111Y60        FDRE                                         r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.906     2.021    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X111Y60        FDRE                                         r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[28]/C
                         clock pessimism             -0.483     1.539    
    SLICE_X111Y60        FDRE (Hold_fdre_C_D)         0.091     1.630    firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 firConvolutionUnoptimized_IP/U0/tmp_2_reg_187_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.376%)  route 0.144ns (43.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.634     1.501    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X109Y59        FDRE                                         r  firConvolutionUnoptimized_IP/U0/tmp_2_reg_187_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  firConvolutionUnoptimized_IP/U0/tmp_2_reg_187_reg[31]/Q
                         net (fo=1, routed)           0.144     1.785    firConvolutionUnoptimized_IP/U0/tmp_2_reg_187[31]
    SLICE_X111Y60        LUT4 (Prop_lut4_I1_O)        0.045     1.830 r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118[31]_i_2/O
                         net (fo=1, routed)           0.000     1.830    firConvolutionUnoptimized_IP/U0/p_pn_reg_118[31]_i_2_n_0
    SLICE_X111Y60        FDRE                                         r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.906     2.021    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X111Y60        FDRE                                         r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[31]/C
                         clock pessimism             -0.483     1.539    
    SLICE_X111Y60        FDRE (Hold_fdre_C_D)         0.092     1.631    firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 firConvolutionUnoptimized_IP/U0/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.441%)  route 0.122ns (39.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.635     1.502    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X110Y57        FDRE                                         r  firConvolutionUnoptimized_IP/U0/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDRE (Prop_fdre_C_Q)         0.141     1.643 r  firConvolutionUnoptimized_IP/U0/ap_CS_fsm_reg[4]/Q
                         net (fo=105, routed)         0.122     1.764    firConvolutionUnoptimized_IP/U0/ap_CS_fsm_state5
    SLICE_X111Y57        LUT4 (Prop_lut4_I2_O)        0.045     1.809 r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118[19]_i_1/O
                         net (fo=1, routed)           0.000     1.809    firConvolutionUnoptimized_IP/U0/p_pn_reg_118[19]_i_1_n_0
    SLICE_X111Y57        FDRE                                         r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=194, routed)         0.907     2.022    firConvolutionUnoptimized_IP/U0/ap_clk
    SLICE_X111Y57        FDRE                                         r  firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[19]/C
                         clock pessimism             -0.508     1.515    
    SLICE_X111Y57        FDRE (Hold_fdre_C_D)         0.092     1.607    firConvolutionUnoptimized_IP/U0/p_pn_reg_118_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y23     firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg__0/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ap_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X4Y22     firConvolutionUnoptimized_IP/U0/tmp_6_fu_171_p2/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X108Y54   firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X110Y55   firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X110Y55   firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X110Y56   firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X110Y56   firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X110Y58   firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X110Y58   firConvolutionUnoptimized_IP/U0/tmp_6_reg_224_reg[15]/C
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y55   firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y55   firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y55   firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y55   firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y56   firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y56   firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_14_14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y56   firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_15_15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y56   firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_16_16/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y51   firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_17_17/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y51   firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_18_18/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y55   firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y55   firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y55   firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y55   firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y56   firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y56   firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_14_14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y56   firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_15_15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y56   firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_16_16/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y51   firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_17_17/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X104Y51   firConvolutionUnoptimized_IP/U0/shiftRegister_U/firConvolutionUnobkb_ram_U/ram_reg_0_15_18_18/SP/CLK



