// Seed: 1628253631
module module_0 (
    output tri0 id_0,
    output supply0 id_1
);
  assign id_1 = id_3;
  wire id_4;
endmodule
module module_0 (
    input wire id_0,
    input tri0 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    input tri1 id_5,
    output tri0 id_6,
    input wand id_7,
    input wire id_8,
    input supply0 id_9,
    input uwire id_10,
    input wire id_11,
    output wor id_12,
    output supply1 id_13,
    input wor id_14,
    input tri1 id_15,
    output tri1 id_16,
    output supply0 id_17,
    input wand id_18,
    input tri0 id_19
    , id_39,
    output tri id_20,
    output wire id_21,
    output tri module_1,
    output tri0 id_23,
    input uwire id_24,
    input tri0 id_25,
    input wire id_26,
    output uwire id_27,
    input tri0 id_28,
    input tri1 id_29,
    output tri0 id_30,
    output uwire id_31,
    output wire id_32,
    input uwire id_33,
    input uwire id_34,
    input wor id_35,
    input tri0 id_36,
    output wor id_37
);
  module_0(
      id_6, id_2
  );
endmodule
