// Generated by CIRCT 42e53322a
module lzc_00000004(	// /tmp/tmp.BArrpABQ1q/11616_OpenABC_leaf_level_verilog_nangate45_ariane136_lzc_00000004.cleaned.mlir:2:3
  input  [3:0] in_i,	// /tmp/tmp.BArrpABQ1q/11616_OpenABC_leaf_level_verilog_nangate45_ariane136_lzc_00000004.cleaned.mlir:2:30
  output [1:0] cnt_o,	// /tmp/tmp.BArrpABQ1q/11616_OpenABC_leaf_level_verilog_nangate45_ariane136_lzc_00000004.cleaned.mlir:2:46
  output       empty_o	// /tmp/tmp.BArrpABQ1q/11616_OpenABC_leaf_level_verilog_nangate45_ariane136_lzc_00000004.cleaned.mlir:2:62
);

  wire       _GEN;	// /tmp/tmp.BArrpABQ1q/11616_OpenABC_leaf_level_verilog_nangate45_ariane136_lzc_00000004.cleaned.mlir:25:11
  wire       _GEN_0;	// /tmp/tmp.BArrpABQ1q/11616_OpenABC_leaf_level_verilog_nangate45_ariane136_lzc_00000004.cleaned.mlir:23:11
  wire       _GEN_1;	// /tmp/tmp.BArrpABQ1q/11616_OpenABC_leaf_level_verilog_nangate45_ariane136_lzc_00000004.cleaned.mlir:21:11
  wire       _GEN_2;	// /tmp/tmp.BArrpABQ1q/11616_OpenABC_leaf_level_verilog_nangate45_ariane136_lzc_00000004.cleaned.mlir:19:11
  wire       _GEN_3;	// /tmp/tmp.BArrpABQ1q/11616_OpenABC_leaf_level_verilog_nangate45_ariane136_lzc_00000004.cleaned.mlir:17:11
  wire [2:0] _GEN_4 = {_GEN, 2'h0} | {1'h0, {_GEN_0, 1'h0} | {1'h0, _GEN_1}};	// /tmp/tmp.BArrpABQ1q/11616_OpenABC_leaf_level_verilog_nangate45_ariane136_lzc_00000004.cleaned.mlir:3:14, :5:14, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :21:11, :23:11, :25:11
  assign _GEN_3 = ~(in_i[0]);	// /tmp/tmp.BArrpABQ1q/11616_OpenABC_leaf_level_verilog_nangate45_ariane136_lzc_00000004.cleaned.mlir:16:11, :17:11
  assign _GEN_2 = ~(in_i[2]);	// /tmp/tmp.BArrpABQ1q/11616_OpenABC_leaf_level_verilog_nangate45_ariane136_lzc_00000004.cleaned.mlir:18:11, :19:11
  assign _GEN_1 = _GEN_4[1] | _GEN_4[2];	// /tmp/tmp.BArrpABQ1q/11616_OpenABC_leaf_level_verilog_nangate45_ariane136_lzc_00000004.cleaned.mlir:11:10, :12:10, :20:11, :21:11
  assign _GEN_0 = in_i[0] | in_i[1];	// /tmp/tmp.BArrpABQ1q/11616_OpenABC_leaf_level_verilog_nangate45_ariane136_lzc_00000004.cleaned.mlir:16:11, :22:11, :23:11
  assign _GEN = in_i[2] | in_i[3];	// /tmp/tmp.BArrpABQ1q/11616_OpenABC_leaf_level_verilog_nangate45_ariane136_lzc_00000004.cleaned.mlir:18:11, :24:11, :25:11
  assign cnt_o = {~(_GEN_4[1]), _GEN_4[1] ? _GEN_3 : ~(_GEN_4[1]) & _GEN_2};	// /tmp/tmp.BArrpABQ1q/11616_OpenABC_leaf_level_verilog_nangate45_ariane136_lzc_00000004.cleaned.mlir:11:10, :12:10, :13:10, :14:10, :15:10, :17:11, :19:11, :29:11, :30:5
  assign empty_o = ~(_GEN_4[0]);	// /tmp/tmp.BArrpABQ1q/11616_OpenABC_leaf_level_verilog_nangate45_ariane136_lzc_00000004.cleaned.mlir:11:10, :26:11, :27:11, :30:5
endmodule

