
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 472.980 ; gain = 177.637
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.cache/ip 
Command: read_checkpoint -auto_incremental -incremental {C:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23560
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1319.246 ; gain = 439.875
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [c:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_xup_and2_0_0' [C:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.runs/synth_1/.Xil/Vivado-19620-DESKTOP-2RCNUVR/realtime/design_1_xup_and2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xup_and2_0_0' (0#1) [C:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.runs/synth_1/.Xil/Vivado-19620-DESKTOP-2RCNUVR/realtime/design_1_xup_and2_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xup_and2_1_0' [C:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.runs/synth_1/.Xil/Vivado-19620-DESKTOP-2RCNUVR/realtime/design_1_xup_and2_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xup_and2_1_0' (0#1) [C:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.runs/synth_1/.Xil/Vivado-19620-DESKTOP-2RCNUVR/realtime/design_1_xup_and2_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xup_inv_0_0' [C:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.runs/synth_1/.Xil/Vivado-19620-DESKTOP-2RCNUVR/realtime/design_1_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xup_inv_0_0' (0#1) [C:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.runs/synth_1/.Xil/Vivado-19620-DESKTOP-2RCNUVR/realtime/design_1_xup_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xup_inv_1_0' [C:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.runs/synth_1/.Xil/Vivado-19620-DESKTOP-2RCNUVR/realtime/design_1_xup_inv_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xup_inv_1_0' (0#1) [C:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.runs/synth_1/.Xil/Vivado-19620-DESKTOP-2RCNUVR/realtime/design_1_xup_inv_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xup_or2_0_0' [C:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.runs/synth_1/.Xil/Vivado-19620-DESKTOP-2RCNUVR/realtime/design_1_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xup_or2_0_0' (0#1) [C:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.runs/synth_1/.Xil/Vivado-19620-DESKTOP-2RCNUVR/realtime/design_1_xup_or2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [c:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1425.672 ; gain = 546.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1425.672 ; gain = 546.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1425.672 ; gain = 546.301
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1425.672 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.gen/sources_1/bd/design_1/ip/design_1_xup_inv_0_0/design_1_xup_inv_0_0/design_1_xup_inv_0_0_in_context.xdc] for cell 'design_1_i/xup_inv_0'
Finished Parsing XDC File [c:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.gen/sources_1/bd/design_1/ip/design_1_xup_inv_0_0/design_1_xup_inv_0_0/design_1_xup_inv_0_0_in_context.xdc] for cell 'design_1_i/xup_inv_0'
Parsing XDC File [c:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.gen/sources_1/bd/design_1/ip/design_1_xup_inv_1_0/design_1_xup_inv_1_0/design_1_xup_inv_1_0_in_context.xdc] for cell 'design_1_i/xup_inv_1'
Finished Parsing XDC File [c:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.gen/sources_1/bd/design_1/ip/design_1_xup_inv_1_0/design_1_xup_inv_1_0/design_1_xup_inv_1_0_in_context.xdc] for cell 'design_1_i/xup_inv_1'
Parsing XDC File [c:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.gen/sources_1/bd/design_1/ip/design_1_xup_and2_0_0/design_1_xup_and2_0_0/design_1_xup_and2_0_0_in_context.xdc] for cell 'design_1_i/xup_and2_0'
Finished Parsing XDC File [c:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.gen/sources_1/bd/design_1/ip/design_1_xup_and2_0_0/design_1_xup_and2_0_0/design_1_xup_and2_0_0_in_context.xdc] for cell 'design_1_i/xup_and2_0'
Parsing XDC File [c:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.gen/sources_1/bd/design_1/ip/design_1_xup_and2_1_0/design_1_xup_and2_1_0/design_1_xup_and2_1_0_in_context.xdc] for cell 'design_1_i/xup_and2_1'
Finished Parsing XDC File [c:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.gen/sources_1/bd/design_1/ip/design_1_xup_and2_1_0/design_1_xup_and2_1_0/design_1_xup_and2_1_0_in_context.xdc] for cell 'design_1_i/xup_and2_1'
Parsing XDC File [c:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.gen/sources_1/bd/design_1/ip/design_1_xup_or2_0_0/design_1_xup_or2_0_0/design_1_xup_or2_0_0_in_context.xdc] for cell 'design_1_i/xup_or2_0'
Finished Parsing XDC File [c:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.gen/sources_1/bd/design_1/ip/design_1_xup_or2_0_0/design_1_xup_or2_0_0/design_1_xup_or2_0_0_in_context.xdc] for cell 'design_1_i/xup_or2_0'
Parsing XDC File [C:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial_basys3.xdc]
Finished Parsing XDC File [C:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial_basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1435.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1435.480 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1435.480 ; gain = 556.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1435.480 ; gain = 556.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xup_inv_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xup_inv_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xup_and2_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xup_and2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xup_or2_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1435.480 ; gain = 556.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1435.480 ; gain = 556.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1435.480 ; gain = 556.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1435.480 ; gain = 556.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1435.480 ; gain = 556.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1435.480 ; gain = 556.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1435.480 ; gain = 556.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1435.480 ; gain = 556.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |design_1_xup_and2_0_0 |         1|
|2     |design_1_xup_and2_1_0 |         1|
|3     |design_1_xup_inv_0_0  |         1|
|4     |design_1_xup_inv_1_0  |         1|
|5     |design_1_xup_or2_0_0  |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |design_1_xup_and2_0 |     1|
|2     |design_1_xup_and2_1 |     1|
|3     |design_1_xup_inv_0  |     1|
|4     |design_1_xup_inv_1  |     1|
|5     |design_1_xup_or2_0  |     1|
|6     |IBUF                |     8|
|7     |OBUF                |     8|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1435.480 ; gain = 556.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1435.480 ; gain = 546.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1435.480 ; gain = 556.109
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1442.867 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1446.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 66293d4b
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1446.520 ; gain = 960.352
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1446.520 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hamza/Documents/UMN-EE-coursework/Spring 2024/EE 2301/labs/lab1/tutorial/tutorial.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 21 20:30:19 2024...
