m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/17.1
vregister
Z0 !s110 1664099359
!i10b 1
!s100 @fFjYJD<GZofomGBJWh^B2
I@FOINPMzIDeoQlCA]jEz=2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/VLSI LAB/Router_Project_1/Register
w1664097992
8D:/VLSI LAB/Router_Project_1/Register/register.v
FD:/VLSI LAB/Router_Project_1/Register/register.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1664099359.000000
!s107 D:/VLSI LAB/Router_Project_1/Register/register.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/VLSI LAB/Router_Project_1/Register/register.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vregister_tb
R0
!i10b 1
!s100 OZ=[;7OJaMC=hbb=^A0_i0
IdiokTj835T=^PKkkVH[cl3
R1
R2
w1664094766
8D:/VLSI LAB/Router_Project_1/Register/register_tb.v
FD:/VLSI LAB/Router_Project_1/Register/register_tb.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/VLSI LAB/Router_Project_1/Register/register_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/VLSI LAB/Router_Project_1/Register/register_tb.v|
!i113 1
R5
R6
