$date
	Sun Dec 22 11:18:43 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module myModule_tb $end
$var wire 1 ! out $end
$var reg 1 " clock $end
$scope module notGate $end
$var wire 1 " A $end
$var wire 1 ! B $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
1!
$end
#2
0!
1"
#4
1!
0"
#6
0!
1"
#8
1!
0"
#10
0!
1"
#12
1!
0"
#14
0!
1"
#16
1!
0"
#18
0!
1"
#20
1!
0"
#22
0!
1"
#24
1!
0"
#26
0!
1"
#28
1!
0"
#30
0!
1"
#32
1!
0"
#34
0!
1"
#36
1!
0"
#38
0!
1"
#40
1!
0"
#42
0!
1"
#44
1!
0"
#46
0!
1"
#48
1!
0"
#50
0!
1"
#52
1!
0"
#54
0!
1"
#56
1!
0"
#58
0!
1"
#60
1!
0"
#62
0!
1"
#64
1!
0"
#66
0!
1"
#68
1!
0"
#70
0!
1"
#72
1!
0"
#74
0!
1"
#76
1!
0"
#78
0!
1"
#80
1!
0"
#82
0!
1"
#84
1!
0"
#86
0!
1"
#88
1!
0"
#90
0!
1"
#92
1!
0"
#94
0!
1"
#96
1!
0"
#98
0!
1"
#100
1!
0"
