
Try_card.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000352c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08003638  08003638  00013638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080036a4  080036a4  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080036a4  080036a4  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080036a4  080036a4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080036a4  080036a4  000136a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080036a8  080036a8  000136a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080036ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000013c  20000070  0800371c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001ac  0800371c  000201ac  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ca4e  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e5d  00000000  00000000  0002cae7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d18  00000000  00000000  0002e948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c30  00000000  00000000  0002f660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000174fb  00000000  00000000  00030290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d26b  00000000  00000000  0004778b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008aa8c  00000000  00000000  000549f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000df482  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b10  00000000  00000000  000df4d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08003620 	.word	0x08003620

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08003620 	.word	0x08003620

0800014c <HAL_TIM_PeriodElapsedCallback>:
	uint16_t cnt = 0;




	void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b086      	sub	sp, #24
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
		uint8_t data_send[8];
			uint8_t size =0;
 8000154:	2300      	movs	r3, #0
 8000156:	75fb      	strb	r3, [r7, #23]


		if(htim->Instance == htim2.Instance)
 8000158:	687b      	ldr	r3, [r7, #4]
 800015a:	681a      	ldr	r2, [r3, #0]
 800015c:	4b34      	ldr	r3, [pc, #208]	; (8000230 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 800015e:	681b      	ldr	r3, [r3, #0]
 8000160:	429a      	cmp	r2, r3
 8000162:	d161      	bne.n	8000228 <HAL_TIM_PeriodElapsedCallback+0xdc>
		{
			cnt++;
 8000164:	4b33      	ldr	r3, [pc, #204]	; (8000234 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000166:	881b      	ldrh	r3, [r3, #0]
 8000168:	3301      	adds	r3, #1
 800016a:	b29a      	uxth	r2, r3
 800016c:	4b31      	ldr	r3, [pc, #196]	; (8000234 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800016e:	801a      	strh	r2, [r3, #0]
			if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == 0 && flag == 0 )
 8000170:	2104      	movs	r1, #4
 8000172:	4831      	ldr	r0, [pc, #196]	; (8000238 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8000174:	f001 fa50 	bl	8001618 <HAL_GPIO_ReadPin>
 8000178:	4603      	mov	r3, r0
 800017a:	2b00      	cmp	r3, #0
 800017c:	d10d      	bne.n	800019a <HAL_TIM_PeriodElapsedCallback+0x4e>
 800017e:	4b2f      	ldr	r3, [pc, #188]	; (800023c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8000180:	781b      	ldrb	r3, [r3, #0]
 8000182:	2b00      	cmp	r3, #0
 8000184:	d109      	bne.n	800019a <HAL_TIM_PeriodElapsedCallback+0x4e>
			{
					c_count++;
 8000186:	4b2e      	ldr	r3, [pc, #184]	; (8000240 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000188:	881b      	ldrh	r3, [r3, #0]
 800018a:	3301      	adds	r3, #1
 800018c:	b29a      	uxth	r2, r3
 800018e:	4b2c      	ldr	r3, [pc, #176]	; (8000240 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000190:	801a      	strh	r2, [r3, #0]
					flag = 1;
 8000192:	4b2a      	ldr	r3, [pc, #168]	; (800023c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8000194:	2201      	movs	r2, #1
 8000196:	701a      	strb	r2, [r3, #0]
 8000198:	e009      	b.n	80001ae <HAL_TIM_PeriodElapsedCallback+0x62>
			}
			else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)  == 1)
 800019a:	2104      	movs	r1, #4
 800019c:	4826      	ldr	r0, [pc, #152]	; (8000238 <HAL_TIM_PeriodElapsedCallback+0xec>)
 800019e:	f001 fa3b 	bl	8001618 <HAL_GPIO_ReadPin>
 80001a2:	4603      	mov	r3, r0
 80001a4:	2b01      	cmp	r3, #1
 80001a6:	d102      	bne.n	80001ae <HAL_TIM_PeriodElapsedCallback+0x62>
			{
				flag = 0;
 80001a8:	4b24      	ldr	r3, [pc, #144]	; (800023c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80001aa:	2200      	movs	r2, #0
 80001ac:	701a      	strb	r2, [r3, #0]
			}
			if(cnt%10==0)
 80001ae:	4b21      	ldr	r3, [pc, #132]	; (8000234 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80001b0:	881a      	ldrh	r2, [r3, #0]
 80001b2:	4b24      	ldr	r3, [pc, #144]	; (8000244 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 80001b4:	fba3 1302 	umull	r1, r3, r3, r2
 80001b8:	08d9      	lsrs	r1, r3, #3
 80001ba:	460b      	mov	r3, r1
 80001bc:	009b      	lsls	r3, r3, #2
 80001be:	440b      	add	r3, r1
 80001c0:	005b      	lsls	r3, r3, #1
 80001c2:	1ad3      	subs	r3, r2, r3
 80001c4:	b29b      	uxth	r3, r3
 80001c6:	2b00      	cmp	r3, #0
 80001c8:	d110      	bne.n	80001ec <HAL_TIM_PeriodElapsedCallback+0xa0>
			{
				  if (HAL_CAN_AddTxMessage(&hcan, &tx_header_card_back, data_send, &mail_data_card_back) != HAL_OK){
 80001ca:	f107 020c 	add.w	r2, r7, #12
 80001ce:	4b1e      	ldr	r3, [pc, #120]	; (8000248 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 80001d0:	491e      	ldr	r1, [pc, #120]	; (800024c <HAL_TIM_PeriodElapsedCallback+0x100>)
 80001d2:	481f      	ldr	r0, [pc, #124]	; (8000250 <HAL_TIM_PeriodElapsedCallback+0x104>)
 80001d4:	f000 fdf6 	bl	8000dc4 <HAL_CAN_AddTxMessage>
							//ERROR
					  }
				 while(HAL_CAN_IsTxMessagePending(&hcan, mail_data_card_back));
 80001d8:	bf00      	nop
 80001da:	4b1b      	ldr	r3, [pc, #108]	; (8000248 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 80001dc:	681b      	ldr	r3, [r3, #0]
 80001de:	4619      	mov	r1, r3
 80001e0:	481b      	ldr	r0, [pc, #108]	; (8000250 <HAL_TIM_PeriodElapsedCallback+0x104>)
 80001e2:	f000 fec9 	bl	8000f78 <HAL_CAN_IsTxMessagePending>
 80001e6:	4603      	mov	r3, r0
 80001e8:	2b00      	cmp	r3, #0
 80001ea:	d1f6      	bne.n	80001da <HAL_TIM_PeriodElapsedCallback+0x8e>
			}
			if(cnt == 1000)
 80001ec:	4b11      	ldr	r3, [pc, #68]	; (8000234 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 80001ee:	881b      	ldrh	r3, [r3, #0]
 80001f0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80001f4:	d118      	bne.n	8000228 <HAL_TIM_PeriodElapsedCallback+0xdc>
			{
				size = sprintf(data_send, "imp/sek: %d  \n\r", c_count);
 80001f6:	4b12      	ldr	r3, [pc, #72]	; (8000240 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80001f8:	881b      	ldrh	r3, [r3, #0]
 80001fa:	461a      	mov	r2, r3
 80001fc:	f107 030c 	add.w	r3, r7, #12
 8000200:	4914      	ldr	r1, [pc, #80]	; (8000254 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8000202:	4618      	mov	r0, r3
 8000204:	f002 fdd2 	bl	8002dac <siprintf>
 8000208:	4603      	mov	r3, r0
 800020a:	75fb      	strb	r3, [r7, #23]

				cnt = 0;
 800020c:	4b09      	ldr	r3, [pc, #36]	; (8000234 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 800020e:	2200      	movs	r2, #0
 8000210:	801a      	strh	r2, [r3, #0]
				c_count = 0;
 8000212:	4b0b      	ldr	r3, [pc, #44]	; (8000240 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000214:	2200      	movs	r2, #0
 8000216:	801a      	strh	r2, [r3, #0]
				HAL_UART_Transmit_IT(&huart3, data_send, size);
 8000218:	7dfb      	ldrb	r3, [r7, #23]
 800021a:	b29a      	uxth	r2, r3
 800021c:	f107 030c 	add.w	r3, r7, #12
 8000220:	4619      	mov	r1, r3
 8000222:	480d      	ldr	r0, [pc, #52]	; (8000258 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000224:	f002 fa89 	bl	800273a <HAL_UART_Transmit_IT>

			}
		}

	}
 8000228:	bf00      	nop
 800022a:	3718      	adds	r7, #24
 800022c:	46bd      	mov	sp, r7
 800022e:	bd80      	pop	{r7, pc}
 8000230:	2000014c 	.word	0x2000014c
 8000234:	20000094 	.word	0x20000094
 8000238:	40010c00 	.word	0x40010c00
 800023c:	20000091 	.word	0x20000091
 8000240:	20000092 	.word	0x20000092
 8000244:	cccccccd 	.word	0xcccccccd
 8000248:	2000008c 	.word	0x2000008c
 800024c:	20000134 	.word	0x20000134
 8000250:	2000010c 	.word	0x2000010c
 8000254:	08003638 	.word	0x08003638
 8000258:	200000cc 	.word	0x200000cc

0800025c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b086      	sub	sp, #24
 8000260:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000262:	f000 fb45 	bl	80008f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000266:	f000 f827 	bl	80002b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800026a:	f000 f90d 	bl	8000488 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800026e:	f000 f8e1 	bl	8000434 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8000272:	f000 f893 	bl	800039c <MX_TIM2_Init>
  MX_CAN_Init();
 8000276:	f000 f85b 	bl	8000330 <MX_CAN_Init>
  /* USER CODE BEGIN 2 */
  My_CAN_init();
 800027a:	f000 f95d 	bl	8000538 <My_CAN_init>

  CAN_TxHeaderTypeDef tx_header_card_back;
  	tx_header_card_back.StdId  = CARD_B_CAN_ID;
 800027e:	230a      	movs	r3, #10
 8000280:	603b      	str	r3, [r7, #0]
    tx_header_card_back.RTR = CAN_RTR_DATA;
 8000282:	2300      	movs	r3, #0
 8000284:	60fb      	str	r3, [r7, #12]
    tx_header_card_back.IDE = CAN_ID_STD;
 8000286:	2300      	movs	r3, #0
 8000288:	60bb      	str	r3, [r7, #8]
    tx_header_card_back.DLC = CARD_B_CAN_DLC;
 800028a:	2302      	movs	r3, #2
 800028c:	613b      	str	r3, [r7, #16]
    tx_header_card_back.TransmitGlobalTime = DISABLE;
 800028e:	2300      	movs	r3, #0
 8000290:	753b      	strb	r3, [r7, #20]

  HAL_TIM_Base_Start_IT(&htim2);
 8000292:	4806      	ldr	r0, [pc, #24]	; (80002ac <main+0x50>)
 8000294:	f001 fe5a 	bl	8001f4c <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  q = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4);
 8000298:	2110      	movs	r1, #16
 800029a:	4805      	ldr	r0, [pc, #20]	; (80002b0 <main+0x54>)
 800029c:	f001 f9bc 	bl	8001618 <HAL_GPIO_ReadPin>
 80002a0:	4603      	mov	r3, r0
 80002a2:	461a      	mov	r2, r3
 80002a4:	4b03      	ldr	r3, [pc, #12]	; (80002b4 <main+0x58>)
 80002a6:	701a      	strb	r2, [r3, #0]
 80002a8:	e7f6      	b.n	8000298 <main+0x3c>
 80002aa:	bf00      	nop
 80002ac:	2000014c 	.word	0x2000014c
 80002b0:	40010c00 	.word	0x40010c00
 80002b4:	20000090 	.word	0x20000090

080002b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b090      	sub	sp, #64	; 0x40
 80002bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002be:	f107 0318 	add.w	r3, r7, #24
 80002c2:	2228      	movs	r2, #40	; 0x28
 80002c4:	2100      	movs	r1, #0
 80002c6:	4618      	mov	r0, r3
 80002c8:	f002 fd68 	bl	8002d9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002cc:	1d3b      	adds	r3, r7, #4
 80002ce:	2200      	movs	r2, #0
 80002d0:	601a      	str	r2, [r3, #0]
 80002d2:	605a      	str	r2, [r3, #4]
 80002d4:	609a      	str	r2, [r3, #8]
 80002d6:	60da      	str	r2, [r3, #12]
 80002d8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002da:	2302      	movs	r3, #2
 80002dc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002de:	2301      	movs	r3, #1
 80002e0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002e2:	2310      	movs	r3, #16
 80002e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002e6:	2300      	movs	r3, #0
 80002e8:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ea:	f107 0318 	add.w	r3, r7, #24
 80002ee:	4618      	mov	r0, r3
 80002f0:	f001 f9c2 	bl	8001678 <HAL_RCC_OscConfig>
 80002f4:	4603      	mov	r3, r0
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d001      	beq.n	80002fe <SystemClock_Config+0x46>
  {
    Error_Handler();
 80002fa:	f000 f95d 	bl	80005b8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002fe:	230f      	movs	r3, #15
 8000300:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000302:	2300      	movs	r3, #0
 8000304:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000306:	2300      	movs	r3, #0
 8000308:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800030a:	2300      	movs	r3, #0
 800030c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800030e:	2300      	movs	r3, #0
 8000310:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000312:	1d3b      	adds	r3, r7, #4
 8000314:	2100      	movs	r1, #0
 8000316:	4618      	mov	r0, r3
 8000318:	f001 fc2e 	bl	8001b78 <HAL_RCC_ClockConfig>
 800031c:	4603      	mov	r3, r0
 800031e:	2b00      	cmp	r3, #0
 8000320:	d001      	beq.n	8000326 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000322:	f000 f949 	bl	80005b8 <Error_Handler>
  }
}
 8000326:	bf00      	nop
 8000328:	3740      	adds	r7, #64	; 0x40
 800032a:	46bd      	mov	sp, r7
 800032c:	bd80      	pop	{r7, pc}
	...

08000330 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000334:	4b17      	ldr	r3, [pc, #92]	; (8000394 <MX_CAN_Init+0x64>)
 8000336:	4a18      	ldr	r2, [pc, #96]	; (8000398 <MX_CAN_Init+0x68>)
 8000338:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 2;
 800033a:	4b16      	ldr	r3, [pc, #88]	; (8000394 <MX_CAN_Init+0x64>)
 800033c:	2202      	movs	r2, #2
 800033e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000340:	4b14      	ldr	r3, [pc, #80]	; (8000394 <MX_CAN_Init+0x64>)
 8000342:	2200      	movs	r2, #0
 8000344:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000346:	4b13      	ldr	r3, [pc, #76]	; (8000394 <MX_CAN_Init+0x64>)
 8000348:	2200      	movs	r2, #0
 800034a:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 800034c:	4b11      	ldr	r3, [pc, #68]	; (8000394 <MX_CAN_Init+0x64>)
 800034e:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8000352:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000354:	4b0f      	ldr	r3, [pc, #60]	; (8000394 <MX_CAN_Init+0x64>)
 8000356:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800035a:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800035c:	4b0d      	ldr	r3, [pc, #52]	; (8000394 <MX_CAN_Init+0x64>)
 800035e:	2200      	movs	r2, #0
 8000360:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000362:	4b0c      	ldr	r3, [pc, #48]	; (8000394 <MX_CAN_Init+0x64>)
 8000364:	2200      	movs	r2, #0
 8000366:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000368:	4b0a      	ldr	r3, [pc, #40]	; (8000394 <MX_CAN_Init+0x64>)
 800036a:	2200      	movs	r2, #0
 800036c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800036e:	4b09      	ldr	r3, [pc, #36]	; (8000394 <MX_CAN_Init+0x64>)
 8000370:	2200      	movs	r2, #0
 8000372:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000374:	4b07      	ldr	r3, [pc, #28]	; (8000394 <MX_CAN_Init+0x64>)
 8000376:	2200      	movs	r2, #0
 8000378:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800037a:	4b06      	ldr	r3, [pc, #24]	; (8000394 <MX_CAN_Init+0x64>)
 800037c:	2200      	movs	r2, #0
 800037e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000380:	4804      	ldr	r0, [pc, #16]	; (8000394 <MX_CAN_Init+0x64>)
 8000382:	f000 fb17 	bl	80009b4 <HAL_CAN_Init>
 8000386:	4603      	mov	r3, r0
 8000388:	2b00      	cmp	r3, #0
 800038a:	d001      	beq.n	8000390 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 800038c:	f000 f914 	bl	80005b8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000390:	bf00      	nop
 8000392:	bd80      	pop	{r7, pc}
 8000394:	2000010c 	.word	0x2000010c
 8000398:	40006400 	.word	0x40006400

0800039c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b086      	sub	sp, #24
 80003a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80003a2:	f107 0308 	add.w	r3, r7, #8
 80003a6:	2200      	movs	r2, #0
 80003a8:	601a      	str	r2, [r3, #0]
 80003aa:	605a      	str	r2, [r3, #4]
 80003ac:	609a      	str	r2, [r3, #8]
 80003ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003b0:	463b      	mov	r3, r7
 80003b2:	2200      	movs	r2, #0
 80003b4:	601a      	str	r2, [r3, #0]
 80003b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80003b8:	4b1d      	ldr	r3, [pc, #116]	; (8000430 <MX_TIM2_Init+0x94>)
 80003ba:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003be:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8;
 80003c0:	4b1b      	ldr	r3, [pc, #108]	; (8000430 <MX_TIM2_Init+0x94>)
 80003c2:	2208      	movs	r2, #8
 80003c4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003c6:	4b1a      	ldr	r3, [pc, #104]	; (8000430 <MX_TIM2_Init+0x94>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 80003cc:	4b18      	ldr	r3, [pc, #96]	; (8000430 <MX_TIM2_Init+0x94>)
 80003ce:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80003d2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80003d4:	4b16      	ldr	r3, [pc, #88]	; (8000430 <MX_TIM2_Init+0x94>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80003da:	4b15      	ldr	r3, [pc, #84]	; (8000430 <MX_TIM2_Init+0x94>)
 80003dc:	2200      	movs	r2, #0
 80003de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80003e0:	4813      	ldr	r0, [pc, #76]	; (8000430 <MX_TIM2_Init+0x94>)
 80003e2:	f001 fd63 	bl	8001eac <HAL_TIM_Base_Init>
 80003e6:	4603      	mov	r3, r0
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d001      	beq.n	80003f0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80003ec:	f000 f8e4 	bl	80005b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80003f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80003f4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80003f6:	f107 0308 	add.w	r3, r7, #8
 80003fa:	4619      	mov	r1, r3
 80003fc:	480c      	ldr	r0, [pc, #48]	; (8000430 <MX_TIM2_Init+0x94>)
 80003fe:	f001 feff 	bl	8002200 <HAL_TIM_ConfigClockSource>
 8000402:	4603      	mov	r3, r0
 8000404:	2b00      	cmp	r3, #0
 8000406:	d001      	beq.n	800040c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000408:	f000 f8d6 	bl	80005b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800040c:	2300      	movs	r3, #0
 800040e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000410:	2300      	movs	r3, #0
 8000412:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000414:	463b      	mov	r3, r7
 8000416:	4619      	mov	r1, r3
 8000418:	4805      	ldr	r0, [pc, #20]	; (8000430 <MX_TIM2_Init+0x94>)
 800041a:	f002 f8d1 	bl	80025c0 <HAL_TIMEx_MasterConfigSynchronization>
 800041e:	4603      	mov	r3, r0
 8000420:	2b00      	cmp	r3, #0
 8000422:	d001      	beq.n	8000428 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000424:	f000 f8c8 	bl	80005b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000428:	bf00      	nop
 800042a:	3718      	adds	r7, #24
 800042c:	46bd      	mov	sp, r7
 800042e:	bd80      	pop	{r7, pc}
 8000430:	2000014c 	.word	0x2000014c

08000434 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000438:	4b11      	ldr	r3, [pc, #68]	; (8000480 <MX_USART3_UART_Init+0x4c>)
 800043a:	4a12      	ldr	r2, [pc, #72]	; (8000484 <MX_USART3_UART_Init+0x50>)
 800043c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800043e:	4b10      	ldr	r3, [pc, #64]	; (8000480 <MX_USART3_UART_Init+0x4c>)
 8000440:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000444:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000446:	4b0e      	ldr	r3, [pc, #56]	; (8000480 <MX_USART3_UART_Init+0x4c>)
 8000448:	2200      	movs	r2, #0
 800044a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800044c:	4b0c      	ldr	r3, [pc, #48]	; (8000480 <MX_USART3_UART_Init+0x4c>)
 800044e:	2200      	movs	r2, #0
 8000450:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000452:	4b0b      	ldr	r3, [pc, #44]	; (8000480 <MX_USART3_UART_Init+0x4c>)
 8000454:	2200      	movs	r2, #0
 8000456:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000458:	4b09      	ldr	r3, [pc, #36]	; (8000480 <MX_USART3_UART_Init+0x4c>)
 800045a:	220c      	movs	r2, #12
 800045c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800045e:	4b08      	ldr	r3, [pc, #32]	; (8000480 <MX_USART3_UART_Init+0x4c>)
 8000460:	2200      	movs	r2, #0
 8000462:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000464:	4b06      	ldr	r3, [pc, #24]	; (8000480 <MX_USART3_UART_Init+0x4c>)
 8000466:	2200      	movs	r2, #0
 8000468:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800046a:	4805      	ldr	r0, [pc, #20]	; (8000480 <MX_USART3_UART_Init+0x4c>)
 800046c:	f002 f918 	bl	80026a0 <HAL_UART_Init>
 8000470:	4603      	mov	r3, r0
 8000472:	2b00      	cmp	r3, #0
 8000474:	d001      	beq.n	800047a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000476:	f000 f89f 	bl	80005b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800047a:	bf00      	nop
 800047c:	bd80      	pop	{r7, pc}
 800047e:	bf00      	nop
 8000480:	200000cc 	.word	0x200000cc
 8000484:	40004800 	.word	0x40004800

08000488 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	b086      	sub	sp, #24
 800048c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800048e:	f107 0308 	add.w	r3, r7, #8
 8000492:	2200      	movs	r2, #0
 8000494:	601a      	str	r2, [r3, #0]
 8000496:	605a      	str	r2, [r3, #4]
 8000498:	609a      	str	r2, [r3, #8]
 800049a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800049c:	4b23      	ldr	r3, [pc, #140]	; (800052c <MX_GPIO_Init+0xa4>)
 800049e:	699b      	ldr	r3, [r3, #24]
 80004a0:	4a22      	ldr	r2, [pc, #136]	; (800052c <MX_GPIO_Init+0xa4>)
 80004a2:	f043 0304 	orr.w	r3, r3, #4
 80004a6:	6193      	str	r3, [r2, #24]
 80004a8:	4b20      	ldr	r3, [pc, #128]	; (800052c <MX_GPIO_Init+0xa4>)
 80004aa:	699b      	ldr	r3, [r3, #24]
 80004ac:	f003 0304 	and.w	r3, r3, #4
 80004b0:	607b      	str	r3, [r7, #4]
 80004b2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004b4:	4b1d      	ldr	r3, [pc, #116]	; (800052c <MX_GPIO_Init+0xa4>)
 80004b6:	699b      	ldr	r3, [r3, #24]
 80004b8:	4a1c      	ldr	r2, [pc, #112]	; (800052c <MX_GPIO_Init+0xa4>)
 80004ba:	f043 0308 	orr.w	r3, r3, #8
 80004be:	6193      	str	r3, [r2, #24]
 80004c0:	4b1a      	ldr	r3, [pc, #104]	; (800052c <MX_GPIO_Init+0xa4>)
 80004c2:	699b      	ldr	r3, [r3, #24]
 80004c4:	f003 0308 	and.w	r3, r3, #8
 80004c8:	603b      	str	r3, [r7, #0]
 80004ca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80004cc:	2200      	movs	r2, #0
 80004ce:	2120      	movs	r1, #32
 80004d0:	4817      	ldr	r0, [pc, #92]	; (8000530 <MX_GPIO_Init+0xa8>)
 80004d2:	f001 f8b8 	bl	8001646 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80004d6:	2320      	movs	r3, #32
 80004d8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004da:	2301      	movs	r3, #1
 80004dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80004de:	2302      	movs	r3, #2
 80004e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004e2:	2302      	movs	r3, #2
 80004e4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004e6:	f107 0308 	add.w	r3, r7, #8
 80004ea:	4619      	mov	r1, r3
 80004ec:	4810      	ldr	r0, [pc, #64]	; (8000530 <MX_GPIO_Init+0xa8>)
 80004ee:	f000 ff0f 	bl	8001310 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 80004f2:	2311      	movs	r3, #17
 80004f4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004f6:	2300      	movs	r3, #0
 80004f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004fa:	2300      	movs	r3, #0
 80004fc:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004fe:	f107 0308 	add.w	r3, r7, #8
 8000502:	4619      	mov	r1, r3
 8000504:	480b      	ldr	r0, [pc, #44]	; (8000534 <MX_GPIO_Init+0xac>)
 8000506:	f000 ff03 	bl	8001310 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800050a:	2304      	movs	r3, #4
 800050c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800050e:	2300      	movs	r3, #0
 8000510:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000512:	2302      	movs	r3, #2
 8000514:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000516:	f107 0308 	add.w	r3, r7, #8
 800051a:	4619      	mov	r1, r3
 800051c:	4805      	ldr	r0, [pc, #20]	; (8000534 <MX_GPIO_Init+0xac>)
 800051e:	f000 fef7 	bl	8001310 <HAL_GPIO_Init>

}
 8000522:	bf00      	nop
 8000524:	3718      	adds	r7, #24
 8000526:	46bd      	mov	sp, r7
 8000528:	bd80      	pop	{r7, pc}
 800052a:	bf00      	nop
 800052c:	40021000 	.word	0x40021000
 8000530:	40010800 	.word	0x40010800
 8000534:	40010c00 	.word	0x40010c00

08000538 <My_CAN_init>:

/* USER CODE BEGIN 4 */
void My_CAN_init(void){
 8000538:	b580      	push	{r7, lr}
 800053a:	af00      	add	r7, sp, #0
	sFilterConfig.FilterBank = 0;
 800053c:	4b1c      	ldr	r3, [pc, #112]	; (80005b0 <My_CAN_init+0x78>)
 800053e:	2200      	movs	r2, #0
 8000540:	615a      	str	r2, [r3, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000542:	4b1b      	ldr	r3, [pc, #108]	; (80005b0 <My_CAN_init+0x78>)
 8000544:	2200      	movs	r2, #0
 8000546:	619a      	str	r2, [r3, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000548:	4b19      	ldr	r3, [pc, #100]	; (80005b0 <My_CAN_init+0x78>)
 800054a:	2201      	movs	r2, #1
 800054c:	61da      	str	r2, [r3, #28]
	sFilterConfig.FilterIdHigh = 0x0000;
 800054e:	4b18      	ldr	r3, [pc, #96]	; (80005b0 <My_CAN_init+0x78>)
 8000550:	2200      	movs	r2, #0
 8000552:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 8000554:	4b16      	ldr	r3, [pc, #88]	; (80005b0 <My_CAN_init+0x78>)
 8000556:	2200      	movs	r2, #0
 8000558:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 800055a:	4b15      	ldr	r3, [pc, #84]	; (80005b0 <My_CAN_init+0x78>)
 800055c:	2200      	movs	r2, #0
 800055e:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8000560:	4b13      	ldr	r3, [pc, #76]	; (80005b0 <My_CAN_init+0x78>)
 8000562:	2200      	movs	r2, #0
 8000564:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000566:	4b12      	ldr	r3, [pc, #72]	; (80005b0 <My_CAN_init+0x78>)
 8000568:	2200      	movs	r2, #0
 800056a:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterActivation = ENABLE;
 800056c:	4b10      	ldr	r3, [pc, #64]	; (80005b0 <My_CAN_init+0x78>)
 800056e:	2201      	movs	r2, #1
 8000570:	621a      	str	r2, [r3, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 8000572:	4b0f      	ldr	r3, [pc, #60]	; (80005b0 <My_CAN_init+0x78>)
 8000574:	220e      	movs	r2, #14
 8000576:	625a      	str	r2, [r3, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 8000578:	490d      	ldr	r1, [pc, #52]	; (80005b0 <My_CAN_init+0x78>)
 800057a:	480e      	ldr	r0, [pc, #56]	; (80005b4 <My_CAN_init+0x7c>)
 800057c:	f000 fb15 	bl	8000baa <HAL_CAN_ConfigFilter>
 8000580:	4603      	mov	r3, r0
 8000582:	2b00      	cmp	r3, #0
 8000584:	d001      	beq.n	800058a <My_CAN_init+0x52>
	{
		Error_Handler();
 8000586:	f000 f817 	bl	80005b8 <Error_Handler>
	}

	if (HAL_CAN_Start(&hcan) != HAL_OK)
 800058a:	480a      	ldr	r0, [pc, #40]	; (80005b4 <My_CAN_init+0x7c>)
 800058c:	f000 fbd6 	bl	8000d3c <HAL_CAN_Start>
 8000590:	4603      	mov	r3, r0
 8000592:	2b00      	cmp	r3, #0
 8000594:	d001      	beq.n	800059a <My_CAN_init+0x62>
	{
		Error_Handler();
 8000596:	f000 f80f 	bl	80005b8 <Error_Handler>
	}

	if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK)
 800059a:	2103      	movs	r1, #3
 800059c:	4805      	ldr	r0, [pc, #20]	; (80005b4 <My_CAN_init+0x7c>)
 800059e:	f000 fd0e 	bl	8000fbe <HAL_CAN_ActivateNotification>
 80005a2:	4603      	mov	r3, r0
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d001      	beq.n	80005ac <My_CAN_init+0x74>
	{
		Error_Handler();
 80005a8:	f000 f806 	bl	80005b8 <Error_Handler>
	}
}
 80005ac:	bf00      	nop
 80005ae:	bd80      	pop	{r7, pc}
 80005b0:	200000a4 	.word	0x200000a4
 80005b4:	2000010c 	.word	0x2000010c

080005b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80005bc:	bf00      	nop
 80005be:	46bd      	mov	sp, r7
 80005c0:	bc80      	pop	{r7}
 80005c2:	4770      	bx	lr

080005c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	b085      	sub	sp, #20
 80005c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005ca:	4b15      	ldr	r3, [pc, #84]	; (8000620 <HAL_MspInit+0x5c>)
 80005cc:	699b      	ldr	r3, [r3, #24]
 80005ce:	4a14      	ldr	r2, [pc, #80]	; (8000620 <HAL_MspInit+0x5c>)
 80005d0:	f043 0301 	orr.w	r3, r3, #1
 80005d4:	6193      	str	r3, [r2, #24]
 80005d6:	4b12      	ldr	r3, [pc, #72]	; (8000620 <HAL_MspInit+0x5c>)
 80005d8:	699b      	ldr	r3, [r3, #24]
 80005da:	f003 0301 	and.w	r3, r3, #1
 80005de:	60bb      	str	r3, [r7, #8]
 80005e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005e2:	4b0f      	ldr	r3, [pc, #60]	; (8000620 <HAL_MspInit+0x5c>)
 80005e4:	69db      	ldr	r3, [r3, #28]
 80005e6:	4a0e      	ldr	r2, [pc, #56]	; (8000620 <HAL_MspInit+0x5c>)
 80005e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005ec:	61d3      	str	r3, [r2, #28]
 80005ee:	4b0c      	ldr	r3, [pc, #48]	; (8000620 <HAL_MspInit+0x5c>)
 80005f0:	69db      	ldr	r3, [r3, #28]
 80005f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005f6:	607b      	str	r3, [r7, #4]
 80005f8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80005fa:	4b0a      	ldr	r3, [pc, #40]	; (8000624 <HAL_MspInit+0x60>)
 80005fc:	685b      	ldr	r3, [r3, #4]
 80005fe:	60fb      	str	r3, [r7, #12]
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000606:	60fb      	str	r3, [r7, #12]
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800060e:	60fb      	str	r3, [r7, #12]
 8000610:	4a04      	ldr	r2, [pc, #16]	; (8000624 <HAL_MspInit+0x60>)
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000616:	bf00      	nop
 8000618:	3714      	adds	r7, #20
 800061a:	46bd      	mov	sp, r7
 800061c:	bc80      	pop	{r7}
 800061e:	4770      	bx	lr
 8000620:	40021000 	.word	0x40021000
 8000624:	40010000 	.word	0x40010000

08000628 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b088      	sub	sp, #32
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000630:	f107 0310 	add.w	r3, r7, #16
 8000634:	2200      	movs	r2, #0
 8000636:	601a      	str	r2, [r3, #0]
 8000638:	605a      	str	r2, [r3, #4]
 800063a:	609a      	str	r2, [r3, #8]
 800063c:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	4a1c      	ldr	r2, [pc, #112]	; (80006b4 <HAL_CAN_MspInit+0x8c>)
 8000644:	4293      	cmp	r3, r2
 8000646:	d131      	bne.n	80006ac <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000648:	4b1b      	ldr	r3, [pc, #108]	; (80006b8 <HAL_CAN_MspInit+0x90>)
 800064a:	69db      	ldr	r3, [r3, #28]
 800064c:	4a1a      	ldr	r2, [pc, #104]	; (80006b8 <HAL_CAN_MspInit+0x90>)
 800064e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000652:	61d3      	str	r3, [r2, #28]
 8000654:	4b18      	ldr	r3, [pc, #96]	; (80006b8 <HAL_CAN_MspInit+0x90>)
 8000656:	69db      	ldr	r3, [r3, #28]
 8000658:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800065c:	60fb      	str	r3, [r7, #12]
 800065e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000660:	4b15      	ldr	r3, [pc, #84]	; (80006b8 <HAL_CAN_MspInit+0x90>)
 8000662:	699b      	ldr	r3, [r3, #24]
 8000664:	4a14      	ldr	r2, [pc, #80]	; (80006b8 <HAL_CAN_MspInit+0x90>)
 8000666:	f043 0304 	orr.w	r3, r3, #4
 800066a:	6193      	str	r3, [r2, #24]
 800066c:	4b12      	ldr	r3, [pc, #72]	; (80006b8 <HAL_CAN_MspInit+0x90>)
 800066e:	699b      	ldr	r3, [r3, #24]
 8000670:	f003 0304 	and.w	r3, r3, #4
 8000674:	60bb      	str	r3, [r7, #8]
 8000676:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000678:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800067c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800067e:	2300      	movs	r3, #0
 8000680:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000682:	2300      	movs	r3, #0
 8000684:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000686:	f107 0310 	add.w	r3, r7, #16
 800068a:	4619      	mov	r1, r3
 800068c:	480b      	ldr	r0, [pc, #44]	; (80006bc <HAL_CAN_MspInit+0x94>)
 800068e:	f000 fe3f 	bl	8001310 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000692:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000696:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000698:	2302      	movs	r3, #2
 800069a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800069c:	2303      	movs	r3, #3
 800069e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006a0:	f107 0310 	add.w	r3, r7, #16
 80006a4:	4619      	mov	r1, r3
 80006a6:	4805      	ldr	r0, [pc, #20]	; (80006bc <HAL_CAN_MspInit+0x94>)
 80006a8:	f000 fe32 	bl	8001310 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80006ac:	bf00      	nop
 80006ae:	3720      	adds	r7, #32
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	40006400 	.word	0x40006400
 80006b8:	40021000 	.word	0x40021000
 80006bc:	40010800 	.word	0x40010800

080006c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b084      	sub	sp, #16
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80006d0:	d113      	bne.n	80006fa <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80006d2:	4b0c      	ldr	r3, [pc, #48]	; (8000704 <HAL_TIM_Base_MspInit+0x44>)
 80006d4:	69db      	ldr	r3, [r3, #28]
 80006d6:	4a0b      	ldr	r2, [pc, #44]	; (8000704 <HAL_TIM_Base_MspInit+0x44>)
 80006d8:	f043 0301 	orr.w	r3, r3, #1
 80006dc:	61d3      	str	r3, [r2, #28]
 80006de:	4b09      	ldr	r3, [pc, #36]	; (8000704 <HAL_TIM_Base_MspInit+0x44>)
 80006e0:	69db      	ldr	r3, [r3, #28]
 80006e2:	f003 0301 	and.w	r3, r3, #1
 80006e6:	60fb      	str	r3, [r7, #12]
 80006e8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80006ea:	2200      	movs	r2, #0
 80006ec:	2100      	movs	r1, #0
 80006ee:	201c      	movs	r0, #28
 80006f0:	f000 fd61 	bl	80011b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80006f4:	201c      	movs	r0, #28
 80006f6:	f000 fd7a 	bl	80011ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80006fa:	bf00      	nop
 80006fc:	3710      	adds	r7, #16
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	40021000 	.word	0x40021000

08000708 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b088      	sub	sp, #32
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000710:	f107 0310 	add.w	r3, r7, #16
 8000714:	2200      	movs	r2, #0
 8000716:	601a      	str	r2, [r3, #0]
 8000718:	605a      	str	r2, [r3, #4]
 800071a:	609a      	str	r2, [r3, #8]
 800071c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	4a20      	ldr	r2, [pc, #128]	; (80007a4 <HAL_UART_MspInit+0x9c>)
 8000724:	4293      	cmp	r3, r2
 8000726:	d139      	bne.n	800079c <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000728:	4b1f      	ldr	r3, [pc, #124]	; (80007a8 <HAL_UART_MspInit+0xa0>)
 800072a:	69db      	ldr	r3, [r3, #28]
 800072c:	4a1e      	ldr	r2, [pc, #120]	; (80007a8 <HAL_UART_MspInit+0xa0>)
 800072e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000732:	61d3      	str	r3, [r2, #28]
 8000734:	4b1c      	ldr	r3, [pc, #112]	; (80007a8 <HAL_UART_MspInit+0xa0>)
 8000736:	69db      	ldr	r3, [r3, #28]
 8000738:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800073c:	60fb      	str	r3, [r7, #12]
 800073e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000740:	4b19      	ldr	r3, [pc, #100]	; (80007a8 <HAL_UART_MspInit+0xa0>)
 8000742:	699b      	ldr	r3, [r3, #24]
 8000744:	4a18      	ldr	r2, [pc, #96]	; (80007a8 <HAL_UART_MspInit+0xa0>)
 8000746:	f043 0308 	orr.w	r3, r3, #8
 800074a:	6193      	str	r3, [r2, #24]
 800074c:	4b16      	ldr	r3, [pc, #88]	; (80007a8 <HAL_UART_MspInit+0xa0>)
 800074e:	699b      	ldr	r3, [r3, #24]
 8000750:	f003 0308 	and.w	r3, r3, #8
 8000754:	60bb      	str	r3, [r7, #8]
 8000756:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000758:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800075c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800075e:	2302      	movs	r3, #2
 8000760:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000762:	2303      	movs	r3, #3
 8000764:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000766:	f107 0310 	add.w	r3, r7, #16
 800076a:	4619      	mov	r1, r3
 800076c:	480f      	ldr	r0, [pc, #60]	; (80007ac <HAL_UART_MspInit+0xa4>)
 800076e:	f000 fdcf 	bl	8001310 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000772:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000776:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000778:	2300      	movs	r3, #0
 800077a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077c:	2300      	movs	r3, #0
 800077e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000780:	f107 0310 	add.w	r3, r7, #16
 8000784:	4619      	mov	r1, r3
 8000786:	4809      	ldr	r0, [pc, #36]	; (80007ac <HAL_UART_MspInit+0xa4>)
 8000788:	f000 fdc2 	bl	8001310 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800078c:	2200      	movs	r2, #0
 800078e:	2100      	movs	r1, #0
 8000790:	2027      	movs	r0, #39	; 0x27
 8000792:	f000 fd10 	bl	80011b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000796:	2027      	movs	r0, #39	; 0x27
 8000798:	f000 fd29 	bl	80011ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800079c:	bf00      	nop
 800079e:	3720      	adds	r7, #32
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	40004800 	.word	0x40004800
 80007a8:	40021000 	.word	0x40021000
 80007ac:	40010c00 	.word	0x40010c00

080007b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bc80      	pop	{r7}
 80007ba:	4770      	bx	lr

080007bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007c0:	e7fe      	b.n	80007c0 <HardFault_Handler+0x4>

080007c2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007c2:	b480      	push	{r7}
 80007c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007c6:	e7fe      	b.n	80007c6 <MemManage_Handler+0x4>

080007c8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007cc:	e7fe      	b.n	80007cc <BusFault_Handler+0x4>

080007ce <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007ce:	b480      	push	{r7}
 80007d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007d2:	e7fe      	b.n	80007d2 <UsageFault_Handler+0x4>

080007d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007d8:	bf00      	nop
 80007da:	46bd      	mov	sp, r7
 80007dc:	bc80      	pop	{r7}
 80007de:	4770      	bx	lr

080007e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007e4:	bf00      	nop
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bc80      	pop	{r7}
 80007ea:	4770      	bx	lr

080007ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007f0:	bf00      	nop
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bc80      	pop	{r7}
 80007f6:	4770      	bx	lr

080007f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007fc:	f000 f8be 	bl	800097c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000800:	bf00      	nop
 8000802:	bd80      	pop	{r7, pc}

08000804 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000808:	4802      	ldr	r0, [pc, #8]	; (8000814 <TIM2_IRQHandler+0x10>)
 800080a:	f001 fbf1 	bl	8001ff0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800080e:	bf00      	nop
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	2000014c 	.word	0x2000014c

08000818 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800081c:	4802      	ldr	r0, [pc, #8]	; (8000828 <USART3_IRQHandler+0x10>)
 800081e:	f001 ffd1 	bl	80027c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000822:	bf00      	nop
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	200000cc 	.word	0x200000cc

0800082c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b086      	sub	sp, #24
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000834:	4a14      	ldr	r2, [pc, #80]	; (8000888 <_sbrk+0x5c>)
 8000836:	4b15      	ldr	r3, [pc, #84]	; (800088c <_sbrk+0x60>)
 8000838:	1ad3      	subs	r3, r2, r3
 800083a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800083c:	697b      	ldr	r3, [r7, #20]
 800083e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000840:	4b13      	ldr	r3, [pc, #76]	; (8000890 <_sbrk+0x64>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	2b00      	cmp	r3, #0
 8000846:	d102      	bne.n	800084e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000848:	4b11      	ldr	r3, [pc, #68]	; (8000890 <_sbrk+0x64>)
 800084a:	4a12      	ldr	r2, [pc, #72]	; (8000894 <_sbrk+0x68>)
 800084c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800084e:	4b10      	ldr	r3, [pc, #64]	; (8000890 <_sbrk+0x64>)
 8000850:	681a      	ldr	r2, [r3, #0]
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	4413      	add	r3, r2
 8000856:	693a      	ldr	r2, [r7, #16]
 8000858:	429a      	cmp	r2, r3
 800085a:	d207      	bcs.n	800086c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800085c:	f002 fa74 	bl	8002d48 <__errno>
 8000860:	4603      	mov	r3, r0
 8000862:	220c      	movs	r2, #12
 8000864:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000866:	f04f 33ff 	mov.w	r3, #4294967295
 800086a:	e009      	b.n	8000880 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800086c:	4b08      	ldr	r3, [pc, #32]	; (8000890 <_sbrk+0x64>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000872:	4b07      	ldr	r3, [pc, #28]	; (8000890 <_sbrk+0x64>)
 8000874:	681a      	ldr	r2, [r3, #0]
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	4413      	add	r3, r2
 800087a:	4a05      	ldr	r2, [pc, #20]	; (8000890 <_sbrk+0x64>)
 800087c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800087e:	68fb      	ldr	r3, [r7, #12]
}
 8000880:	4618      	mov	r0, r3
 8000882:	3718      	adds	r7, #24
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	20005000 	.word	0x20005000
 800088c:	00000400 	.word	0x00000400
 8000890:	20000098 	.word	0x20000098
 8000894:	200001b0 	.word	0x200001b0

08000898 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800089c:	bf00      	nop
 800089e:	46bd      	mov	sp, r7
 80008a0:	bc80      	pop	{r7}
 80008a2:	4770      	bx	lr

080008a4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80008a4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80008a6:	e003      	b.n	80008b0 <LoopCopyDataInit>

080008a8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80008a8:	4b0b      	ldr	r3, [pc, #44]	; (80008d8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80008aa:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80008ac:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80008ae:	3104      	adds	r1, #4

080008b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80008b0:	480a      	ldr	r0, [pc, #40]	; (80008dc <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80008b2:	4b0b      	ldr	r3, [pc, #44]	; (80008e0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80008b4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80008b6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80008b8:	d3f6      	bcc.n	80008a8 <CopyDataInit>
  ldr r2, =_sbss
 80008ba:	4a0a      	ldr	r2, [pc, #40]	; (80008e4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80008bc:	e002      	b.n	80008c4 <LoopFillZerobss>

080008be <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80008be:	2300      	movs	r3, #0
  str r3, [r2], #4
 80008c0:	f842 3b04 	str.w	r3, [r2], #4

080008c4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80008c4:	4b08      	ldr	r3, [pc, #32]	; (80008e8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80008c6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80008c8:	d3f9      	bcc.n	80008be <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80008ca:	f7ff ffe5 	bl	8000898 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80008ce:	f002 fa41 	bl	8002d54 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008d2:	f7ff fcc3 	bl	800025c <main>
  bx lr
 80008d6:	4770      	bx	lr
  ldr r3, =_sidata
 80008d8:	080036ac 	.word	0x080036ac
  ldr r0, =_sdata
 80008dc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80008e0:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 80008e4:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 80008e8:	200001ac 	.word	0x200001ac

080008ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80008ec:	e7fe      	b.n	80008ec <ADC1_2_IRQHandler>
	...

080008f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008f4:	4b08      	ldr	r3, [pc, #32]	; (8000918 <HAL_Init+0x28>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4a07      	ldr	r2, [pc, #28]	; (8000918 <HAL_Init+0x28>)
 80008fa:	f043 0310 	orr.w	r3, r3, #16
 80008fe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000900:	2003      	movs	r0, #3
 8000902:	f000 fc4d 	bl	80011a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000906:	2000      	movs	r0, #0
 8000908:	f000 f808 	bl	800091c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800090c:	f7ff fe5a 	bl	80005c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000910:	2300      	movs	r3, #0
}
 8000912:	4618      	mov	r0, r3
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	40022000 	.word	0x40022000

0800091c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000924:	4b12      	ldr	r3, [pc, #72]	; (8000970 <HAL_InitTick+0x54>)
 8000926:	681a      	ldr	r2, [r3, #0]
 8000928:	4b12      	ldr	r3, [pc, #72]	; (8000974 <HAL_InitTick+0x58>)
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	4619      	mov	r1, r3
 800092e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000932:	fbb3 f3f1 	udiv	r3, r3, r1
 8000936:	fbb2 f3f3 	udiv	r3, r2, r3
 800093a:	4618      	mov	r0, r3
 800093c:	f000 fc65 	bl	800120a <HAL_SYSTICK_Config>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d001      	beq.n	800094a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000946:	2301      	movs	r3, #1
 8000948:	e00e      	b.n	8000968 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	2b0f      	cmp	r3, #15
 800094e:	d80a      	bhi.n	8000966 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000950:	2200      	movs	r2, #0
 8000952:	6879      	ldr	r1, [r7, #4]
 8000954:	f04f 30ff 	mov.w	r0, #4294967295
 8000958:	f000 fc2d 	bl	80011b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800095c:	4a06      	ldr	r2, [pc, #24]	; (8000978 <HAL_InitTick+0x5c>)
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000962:	2300      	movs	r3, #0
 8000964:	e000      	b.n	8000968 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000966:	2301      	movs	r3, #1
}
 8000968:	4618      	mov	r0, r3
 800096a:	3708      	adds	r7, #8
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	20000000 	.word	0x20000000
 8000974:	20000008 	.word	0x20000008
 8000978:	20000004 	.word	0x20000004

0800097c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000980:	4b05      	ldr	r3, [pc, #20]	; (8000998 <HAL_IncTick+0x1c>)
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	461a      	mov	r2, r3
 8000986:	4b05      	ldr	r3, [pc, #20]	; (800099c <HAL_IncTick+0x20>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	4413      	add	r3, r2
 800098c:	4a03      	ldr	r2, [pc, #12]	; (800099c <HAL_IncTick+0x20>)
 800098e:	6013      	str	r3, [r2, #0]
}
 8000990:	bf00      	nop
 8000992:	46bd      	mov	sp, r7
 8000994:	bc80      	pop	{r7}
 8000996:	4770      	bx	lr
 8000998:	20000008 	.word	0x20000008
 800099c:	20000198 	.word	0x20000198

080009a0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
  return uwTick;
 80009a4:	4b02      	ldr	r3, [pc, #8]	; (80009b0 <HAL_GetTick+0x10>)
 80009a6:	681b      	ldr	r3, [r3, #0]
}
 80009a8:	4618      	mov	r0, r3
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bc80      	pop	{r7}
 80009ae:	4770      	bx	lr
 80009b0:	20000198 	.word	0x20000198

080009b4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b084      	sub	sp, #16
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d101      	bne.n	80009c6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80009c2:	2301      	movs	r3, #1
 80009c4:	e0ed      	b.n	8000ba2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80009cc:	b2db      	uxtb	r3, r3
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d102      	bne.n	80009d8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80009d2:	6878      	ldr	r0, [r7, #4]
 80009d4:	f7ff fe28 	bl	8000628 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	681a      	ldr	r2, [r3, #0]
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	f022 0202 	bic.w	r2, r2, #2
 80009e6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80009e8:	f7ff ffda 	bl	80009a0 <HAL_GetTick>
 80009ec:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80009ee:	e012      	b.n	8000a16 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80009f0:	f7ff ffd6 	bl	80009a0 <HAL_GetTick>
 80009f4:	4602      	mov	r2, r0
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	1ad3      	subs	r3, r2, r3
 80009fa:	2b0a      	cmp	r3, #10
 80009fc:	d90b      	bls.n	8000a16 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a02:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	2205      	movs	r2, #5
 8000a0e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000a12:	2301      	movs	r3, #1
 8000a14:	e0c5      	b.n	8000ba2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	685b      	ldr	r3, [r3, #4]
 8000a1c:	f003 0302 	and.w	r3, r3, #2
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d1e5      	bne.n	80009f0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	681a      	ldr	r2, [r3, #0]
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	f042 0201 	orr.w	r2, r2, #1
 8000a32:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000a34:	f7ff ffb4 	bl	80009a0 <HAL_GetTick>
 8000a38:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000a3a:	e012      	b.n	8000a62 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000a3c:	f7ff ffb0 	bl	80009a0 <HAL_GetTick>
 8000a40:	4602      	mov	r2, r0
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	1ad3      	subs	r3, r2, r3
 8000a46:	2b0a      	cmp	r3, #10
 8000a48:	d90b      	bls.n	8000a62 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a4e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	2205      	movs	r2, #5
 8000a5a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000a5e:	2301      	movs	r3, #1
 8000a60:	e09f      	b.n	8000ba2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	685b      	ldr	r3, [r3, #4]
 8000a68:	f003 0301 	and.w	r3, r3, #1
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d0e5      	beq.n	8000a3c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	7e1b      	ldrb	r3, [r3, #24]
 8000a74:	2b01      	cmp	r3, #1
 8000a76:	d108      	bne.n	8000a8a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	681a      	ldr	r2, [r3, #0]
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	e007      	b.n	8000a9a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	681a      	ldr	r2, [r3, #0]
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000a98:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	7e5b      	ldrb	r3, [r3, #25]
 8000a9e:	2b01      	cmp	r3, #1
 8000aa0:	d108      	bne.n	8000ab4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	681a      	ldr	r2, [r3, #0]
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000ab0:	601a      	str	r2, [r3, #0]
 8000ab2:	e007      	b.n	8000ac4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	681a      	ldr	r2, [r3, #0]
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000ac2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	7e9b      	ldrb	r3, [r3, #26]
 8000ac8:	2b01      	cmp	r3, #1
 8000aca:	d108      	bne.n	8000ade <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	681a      	ldr	r2, [r3, #0]
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	f042 0220 	orr.w	r2, r2, #32
 8000ada:	601a      	str	r2, [r3, #0]
 8000adc:	e007      	b.n	8000aee <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	681a      	ldr	r2, [r3, #0]
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	f022 0220 	bic.w	r2, r2, #32
 8000aec:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	7edb      	ldrb	r3, [r3, #27]
 8000af2:	2b01      	cmp	r3, #1
 8000af4:	d108      	bne.n	8000b08 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	681a      	ldr	r2, [r3, #0]
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	f022 0210 	bic.w	r2, r2, #16
 8000b04:	601a      	str	r2, [r3, #0]
 8000b06:	e007      	b.n	8000b18 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	681a      	ldr	r2, [r3, #0]
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	f042 0210 	orr.w	r2, r2, #16
 8000b16:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	7f1b      	ldrb	r3, [r3, #28]
 8000b1c:	2b01      	cmp	r3, #1
 8000b1e:	d108      	bne.n	8000b32 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	681a      	ldr	r2, [r3, #0]
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	f042 0208 	orr.w	r2, r2, #8
 8000b2e:	601a      	str	r2, [r3, #0]
 8000b30:	e007      	b.n	8000b42 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	681a      	ldr	r2, [r3, #0]
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	f022 0208 	bic.w	r2, r2, #8
 8000b40:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	7f5b      	ldrb	r3, [r3, #29]
 8000b46:	2b01      	cmp	r3, #1
 8000b48:	d108      	bne.n	8000b5c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	681a      	ldr	r2, [r3, #0]
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	f042 0204 	orr.w	r2, r2, #4
 8000b58:	601a      	str	r2, [r3, #0]
 8000b5a:	e007      	b.n	8000b6c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	681a      	ldr	r2, [r3, #0]
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	f022 0204 	bic.w	r2, r2, #4
 8000b6a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	689a      	ldr	r2, [r3, #8]
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	68db      	ldr	r3, [r3, #12]
 8000b74:	431a      	orrs	r2, r3
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	691b      	ldr	r3, [r3, #16]
 8000b7a:	431a      	orrs	r2, r3
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	695b      	ldr	r3, [r3, #20]
 8000b80:	ea42 0103 	orr.w	r1, r2, r3
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	685b      	ldr	r3, [r3, #4]
 8000b88:	1e5a      	subs	r2, r3, #1
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	430a      	orrs	r2, r1
 8000b90:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	2200      	movs	r2, #0
 8000b96:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000ba0:	2300      	movs	r3, #0
}
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	3710      	adds	r7, #16
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}

08000baa <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8000baa:	b480      	push	{r7}
 8000bac:	b087      	sub	sp, #28
 8000bae:	af00      	add	r7, sp, #0
 8000bb0:	6078      	str	r0, [r7, #4]
 8000bb2:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000bc0:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000bc2:	7cfb      	ldrb	r3, [r7, #19]
 8000bc4:	2b01      	cmp	r3, #1
 8000bc6:	d003      	beq.n	8000bd0 <HAL_CAN_ConfigFilter+0x26>
 8000bc8:	7cfb      	ldrb	r3, [r7, #19]
 8000bca:	2b02      	cmp	r3, #2
 8000bcc:	f040 80aa 	bne.w	8000d24 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000bd6:	f043 0201 	orr.w	r2, r3, #1
 8000bda:	697b      	ldr	r3, [r7, #20]
 8000bdc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	695b      	ldr	r3, [r3, #20]
 8000be4:	f003 031f 	and.w	r3, r3, #31
 8000be8:	2201      	movs	r2, #1
 8000bea:	fa02 f303 	lsl.w	r3, r2, r3
 8000bee:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	43db      	mvns	r3, r3
 8000bfa:	401a      	ands	r2, r3
 8000bfc:	697b      	ldr	r3, [r7, #20]
 8000bfe:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000c02:	683b      	ldr	r3, [r7, #0]
 8000c04:	69db      	ldr	r3, [r3, #28]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d123      	bne.n	8000c52 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000c0a:	697b      	ldr	r3, [r7, #20]
 8000c0c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	43db      	mvns	r3, r3
 8000c14:	401a      	ands	r2, r3
 8000c16:	697b      	ldr	r3, [r7, #20]
 8000c18:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	68db      	ldr	r3, [r3, #12]
 8000c20:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000c28:	683a      	ldr	r2, [r7, #0]
 8000c2a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000c2c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000c2e:	697b      	ldr	r3, [r7, #20]
 8000c30:	3248      	adds	r2, #72	; 0x48
 8000c32:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	689b      	ldr	r3, [r3, #8]
 8000c3a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000c46:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000c48:	6979      	ldr	r1, [r7, #20]
 8000c4a:	3348      	adds	r3, #72	; 0x48
 8000c4c:	00db      	lsls	r3, r3, #3
 8000c4e:	440b      	add	r3, r1
 8000c50:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	69db      	ldr	r3, [r3, #28]
 8000c56:	2b01      	cmp	r3, #1
 8000c58:	d122      	bne.n	8000ca0 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000c5a:	697b      	ldr	r3, [r7, #20]
 8000c5c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	431a      	orrs	r2, r3
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000c76:	683a      	ldr	r2, [r7, #0]
 8000c78:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000c7a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000c7c:	697b      	ldr	r3, [r7, #20]
 8000c7e:	3248      	adds	r2, #72	; 0x48
 8000c80:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	689b      	ldr	r3, [r3, #8]
 8000c88:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	68db      	ldr	r3, [r3, #12]
 8000c8e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000c94:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000c96:	6979      	ldr	r1, [r7, #20]
 8000c98:	3348      	adds	r3, #72	; 0x48
 8000c9a:	00db      	lsls	r3, r3, #3
 8000c9c:	440b      	add	r3, r1
 8000c9e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	699b      	ldr	r3, [r3, #24]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d109      	bne.n	8000cbc <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	43db      	mvns	r3, r3
 8000cb2:	401a      	ands	r2, r3
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8000cba:	e007      	b.n	8000ccc <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000cbc:	697b      	ldr	r3, [r7, #20]
 8000cbe:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	431a      	orrs	r2, r3
 8000cc6:	697b      	ldr	r3, [r7, #20]
 8000cc8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	691b      	ldr	r3, [r3, #16]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d109      	bne.n	8000ce8 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	43db      	mvns	r3, r3
 8000cde:	401a      	ands	r2, r3
 8000ce0:	697b      	ldr	r3, [r7, #20]
 8000ce2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8000ce6:	e007      	b.n	8000cf8 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000ce8:	697b      	ldr	r3, [r7, #20]
 8000cea:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	431a      	orrs	r2, r3
 8000cf2:	697b      	ldr	r3, [r7, #20]
 8000cf4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	6a1b      	ldr	r3, [r3, #32]
 8000cfc:	2b01      	cmp	r3, #1
 8000cfe:	d107      	bne.n	8000d10 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	431a      	orrs	r2, r3
 8000d0a:	697b      	ldr	r3, [r7, #20]
 8000d0c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000d10:	697b      	ldr	r3, [r7, #20]
 8000d12:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000d16:	f023 0201 	bic.w	r2, r3, #1
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8000d20:	2300      	movs	r3, #0
 8000d22:	e006      	b.n	8000d32 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d28:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000d30:	2301      	movs	r3, #1
  }
}
 8000d32:	4618      	mov	r0, r3
 8000d34:	371c      	adds	r7, #28
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bc80      	pop	{r7}
 8000d3a:	4770      	bx	lr

08000d3c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b084      	sub	sp, #16
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d4a:	b2db      	uxtb	r3, r3
 8000d4c:	2b01      	cmp	r3, #1
 8000d4e:	d12e      	bne.n	8000dae <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	2202      	movs	r2, #2
 8000d54:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	681a      	ldr	r2, [r3, #0]
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	f022 0201 	bic.w	r2, r2, #1
 8000d66:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000d68:	f7ff fe1a 	bl	80009a0 <HAL_GetTick>
 8000d6c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000d6e:	e012      	b.n	8000d96 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000d70:	f7ff fe16 	bl	80009a0 <HAL_GetTick>
 8000d74:	4602      	mov	r2, r0
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	1ad3      	subs	r3, r2, r3
 8000d7a:	2b0a      	cmp	r3, #10
 8000d7c:	d90b      	bls.n	8000d96 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d82:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	2205      	movs	r2, #5
 8000d8e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000d92:	2301      	movs	r3, #1
 8000d94:	e012      	b.n	8000dbc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	f003 0301 	and.w	r3, r3, #1
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d1e5      	bne.n	8000d70 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	2200      	movs	r2, #0
 8000da8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8000daa:	2300      	movs	r3, #0
 8000dac:	e006      	b.n	8000dbc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000db2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000dba:	2301      	movs	r3, #1
  }
}
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	3710      	adds	r7, #16
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}

08000dc4 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b089      	sub	sp, #36	; 0x24
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	60f8      	str	r0, [r7, #12]
 8000dcc:	60b9      	str	r1, [r7, #8]
 8000dce:	607a      	str	r2, [r7, #4]
 8000dd0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000dd8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	689b      	ldr	r3, [r3, #8]
 8000de0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000de2:	7ffb      	ldrb	r3, [r7, #31]
 8000de4:	2b01      	cmp	r3, #1
 8000de6:	d003      	beq.n	8000df0 <HAL_CAN_AddTxMessage+0x2c>
 8000de8:	7ffb      	ldrb	r3, [r7, #31]
 8000dea:	2b02      	cmp	r3, #2
 8000dec:	f040 80b8 	bne.w	8000f60 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000df0:	69bb      	ldr	r3, [r7, #24]
 8000df2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d10a      	bne.n	8000e10 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000dfa:	69bb      	ldr	r3, [r7, #24]
 8000dfc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d105      	bne.n	8000e10 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000e04:	69bb      	ldr	r3, [r7, #24]
 8000e06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	f000 80a0 	beq.w	8000f50 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000e10:	69bb      	ldr	r3, [r7, #24]
 8000e12:	0e1b      	lsrs	r3, r3, #24
 8000e14:	f003 0303 	and.w	r3, r3, #3
 8000e18:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	2b02      	cmp	r3, #2
 8000e1e:	d907      	bls.n	8000e30 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e24:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	e09e      	b.n	8000f6e <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000e30:	2201      	movs	r2, #1
 8000e32:	697b      	ldr	r3, [r7, #20]
 8000e34:	409a      	lsls	r2, r3
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000e3a:	68bb      	ldr	r3, [r7, #8]
 8000e3c:	689b      	ldr	r3, [r3, #8]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d10d      	bne.n	8000e5e <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000e42:	68bb      	ldr	r3, [r7, #8]
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8000e48:	68bb      	ldr	r3, [r7, #8]
 8000e4a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000e4c:	68f9      	ldr	r1, [r7, #12]
 8000e4e:	6809      	ldr	r1, [r1, #0]
 8000e50:	431a      	orrs	r2, r3
 8000e52:	697b      	ldr	r3, [r7, #20]
 8000e54:	3318      	adds	r3, #24
 8000e56:	011b      	lsls	r3, r3, #4
 8000e58:	440b      	add	r3, r1
 8000e5a:	601a      	str	r2, [r3, #0]
 8000e5c:	e00f      	b.n	8000e7e <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e5e:	68bb      	ldr	r3, [r7, #8]
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8000e64:	68bb      	ldr	r3, [r7, #8]
 8000e66:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e68:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8000e6a:	68bb      	ldr	r3, [r7, #8]
 8000e6c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e6e:	68f9      	ldr	r1, [r7, #12]
 8000e70:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8000e72:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	3318      	adds	r3, #24
 8000e78:	011b      	lsls	r3, r3, #4
 8000e7a:	440b      	add	r3, r1
 8000e7c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	6819      	ldr	r1, [r3, #0]
 8000e82:	68bb      	ldr	r3, [r7, #8]
 8000e84:	691a      	ldr	r2, [r3, #16]
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	3318      	adds	r3, #24
 8000e8a:	011b      	lsls	r3, r3, #4
 8000e8c:	440b      	add	r3, r1
 8000e8e:	3304      	adds	r3, #4
 8000e90:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000e92:	68bb      	ldr	r3, [r7, #8]
 8000e94:	7d1b      	ldrb	r3, [r3, #20]
 8000e96:	2b01      	cmp	r3, #1
 8000e98:	d111      	bne.n	8000ebe <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	3318      	adds	r3, #24
 8000ea2:	011b      	lsls	r3, r3, #4
 8000ea4:	4413      	add	r3, r2
 8000ea6:	3304      	adds	r3, #4
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	68fa      	ldr	r2, [r7, #12]
 8000eac:	6811      	ldr	r1, [r2, #0]
 8000eae:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000eb2:	697b      	ldr	r3, [r7, #20]
 8000eb4:	3318      	adds	r3, #24
 8000eb6:	011b      	lsls	r3, r3, #4
 8000eb8:	440b      	add	r3, r1
 8000eba:	3304      	adds	r3, #4
 8000ebc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	3307      	adds	r3, #7
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	061a      	lsls	r2, r3, #24
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	3306      	adds	r3, #6
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	041b      	lsls	r3, r3, #16
 8000ece:	431a      	orrs	r2, r3
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	3305      	adds	r3, #5
 8000ed4:	781b      	ldrb	r3, [r3, #0]
 8000ed6:	021b      	lsls	r3, r3, #8
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	687a      	ldr	r2, [r7, #4]
 8000edc:	3204      	adds	r2, #4
 8000ede:	7812      	ldrb	r2, [r2, #0]
 8000ee0:	4610      	mov	r0, r2
 8000ee2:	68fa      	ldr	r2, [r7, #12]
 8000ee4:	6811      	ldr	r1, [r2, #0]
 8000ee6:	ea43 0200 	orr.w	r2, r3, r0
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	011b      	lsls	r3, r3, #4
 8000eee:	440b      	add	r3, r1
 8000ef0:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8000ef4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	3303      	adds	r3, #3
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	061a      	lsls	r2, r3, #24
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	3302      	adds	r3, #2
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	041b      	lsls	r3, r3, #16
 8000f06:	431a      	orrs	r2, r3
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	3301      	adds	r3, #1
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	021b      	lsls	r3, r3, #8
 8000f10:	4313      	orrs	r3, r2
 8000f12:	687a      	ldr	r2, [r7, #4]
 8000f14:	7812      	ldrb	r2, [r2, #0]
 8000f16:	4610      	mov	r0, r2
 8000f18:	68fa      	ldr	r2, [r7, #12]
 8000f1a:	6811      	ldr	r1, [r2, #0]
 8000f1c:	ea43 0200 	orr.w	r2, r3, r0
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	011b      	lsls	r3, r3, #4
 8000f24:	440b      	add	r3, r1
 8000f26:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8000f2a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	3318      	adds	r3, #24
 8000f34:	011b      	lsls	r3, r3, #4
 8000f36:	4413      	add	r3, r2
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	68fa      	ldr	r2, [r7, #12]
 8000f3c:	6811      	ldr	r1, [r2, #0]
 8000f3e:	f043 0201 	orr.w	r2, r3, #1
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	3318      	adds	r3, #24
 8000f46:	011b      	lsls	r3, r3, #4
 8000f48:	440b      	add	r3, r1
 8000f4a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	e00e      	b.n	8000f6e <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f54:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	e006      	b.n	8000f6e <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f64:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000f6c:	2301      	movs	r3, #1
  }
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3724      	adds	r7, #36	; 0x24
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bc80      	pop	{r7}
 8000f76:	4770      	bx	lr

08000f78 <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b085      	sub	sp, #20
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 8000f82:	2300      	movs	r3, #0
 8000f84:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f8c:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8000f8e:	7afb      	ldrb	r3, [r7, #11]
 8000f90:	2b01      	cmp	r3, #1
 8000f92:	d002      	beq.n	8000f9a <HAL_CAN_IsTxMessagePending+0x22>
 8000f94:	7afb      	ldrb	r3, [r7, #11]
 8000f96:	2b02      	cmp	r3, #2
 8000f98:	d10b      	bne.n	8000fb2 <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	689a      	ldr	r2, [r3, #8]
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	069b      	lsls	r3, r3, #26
 8000fa4:	401a      	ands	r2, r3
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	069b      	lsls	r3, r3, #26
 8000faa:	429a      	cmp	r2, r3
 8000fac:	d001      	beq.n	8000fb2 <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 8000fae:	2301      	movs	r3, #1
 8000fb0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 8000fb2:	68fb      	ldr	r3, [r7, #12]
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	3714      	adds	r7, #20
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bc80      	pop	{r7}
 8000fbc:	4770      	bx	lr

08000fbe <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8000fbe:	b480      	push	{r7}
 8000fc0:	b085      	sub	sp, #20
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	6078      	str	r0, [r7, #4]
 8000fc6:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000fce:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8000fd0:	7bfb      	ldrb	r3, [r7, #15]
 8000fd2:	2b01      	cmp	r3, #1
 8000fd4:	d002      	beq.n	8000fdc <HAL_CAN_ActivateNotification+0x1e>
 8000fd6:	7bfb      	ldrb	r3, [r7, #15]
 8000fd8:	2b02      	cmp	r3, #2
 8000fda:	d109      	bne.n	8000ff0 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	6959      	ldr	r1, [r3, #20]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	683a      	ldr	r2, [r7, #0]
 8000fe8:	430a      	orrs	r2, r1
 8000fea:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8000fec:	2300      	movs	r3, #0
 8000fee:	e006      	b.n	8000ffe <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ff4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000ffc:	2301      	movs	r3, #1
  }
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3714      	adds	r7, #20
 8001002:	46bd      	mov	sp, r7
 8001004:	bc80      	pop	{r7}
 8001006:	4770      	bx	lr

08001008 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001008:	b480      	push	{r7}
 800100a:	b085      	sub	sp, #20
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	f003 0307 	and.w	r3, r3, #7
 8001016:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001018:	4b0c      	ldr	r3, [pc, #48]	; (800104c <__NVIC_SetPriorityGrouping+0x44>)
 800101a:	68db      	ldr	r3, [r3, #12]
 800101c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800101e:	68ba      	ldr	r2, [r7, #8]
 8001020:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001024:	4013      	ands	r3, r2
 8001026:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001030:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001034:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001038:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800103a:	4a04      	ldr	r2, [pc, #16]	; (800104c <__NVIC_SetPriorityGrouping+0x44>)
 800103c:	68bb      	ldr	r3, [r7, #8]
 800103e:	60d3      	str	r3, [r2, #12]
}
 8001040:	bf00      	nop
 8001042:	3714      	adds	r7, #20
 8001044:	46bd      	mov	sp, r7
 8001046:	bc80      	pop	{r7}
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	e000ed00 	.word	0xe000ed00

08001050 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001054:	4b04      	ldr	r3, [pc, #16]	; (8001068 <__NVIC_GetPriorityGrouping+0x18>)
 8001056:	68db      	ldr	r3, [r3, #12]
 8001058:	0a1b      	lsrs	r3, r3, #8
 800105a:	f003 0307 	and.w	r3, r3, #7
}
 800105e:	4618      	mov	r0, r3
 8001060:	46bd      	mov	sp, r7
 8001062:	bc80      	pop	{r7}
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	e000ed00 	.word	0xe000ed00

0800106c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	4603      	mov	r3, r0
 8001074:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001076:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800107a:	2b00      	cmp	r3, #0
 800107c:	db0b      	blt.n	8001096 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800107e:	79fb      	ldrb	r3, [r7, #7]
 8001080:	f003 021f 	and.w	r2, r3, #31
 8001084:	4906      	ldr	r1, [pc, #24]	; (80010a0 <__NVIC_EnableIRQ+0x34>)
 8001086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800108a:	095b      	lsrs	r3, r3, #5
 800108c:	2001      	movs	r0, #1
 800108e:	fa00 f202 	lsl.w	r2, r0, r2
 8001092:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001096:	bf00      	nop
 8001098:	370c      	adds	r7, #12
 800109a:	46bd      	mov	sp, r7
 800109c:	bc80      	pop	{r7}
 800109e:	4770      	bx	lr
 80010a0:	e000e100 	.word	0xe000e100

080010a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	4603      	mov	r3, r0
 80010ac:	6039      	str	r1, [r7, #0]
 80010ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	db0a      	blt.n	80010ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	b2da      	uxtb	r2, r3
 80010bc:	490c      	ldr	r1, [pc, #48]	; (80010f0 <__NVIC_SetPriority+0x4c>)
 80010be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010c2:	0112      	lsls	r2, r2, #4
 80010c4:	b2d2      	uxtb	r2, r2
 80010c6:	440b      	add	r3, r1
 80010c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010cc:	e00a      	b.n	80010e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	b2da      	uxtb	r2, r3
 80010d2:	4908      	ldr	r1, [pc, #32]	; (80010f4 <__NVIC_SetPriority+0x50>)
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	f003 030f 	and.w	r3, r3, #15
 80010da:	3b04      	subs	r3, #4
 80010dc:	0112      	lsls	r2, r2, #4
 80010de:	b2d2      	uxtb	r2, r2
 80010e0:	440b      	add	r3, r1
 80010e2:	761a      	strb	r2, [r3, #24]
}
 80010e4:	bf00      	nop
 80010e6:	370c      	adds	r7, #12
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bc80      	pop	{r7}
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop
 80010f0:	e000e100 	.word	0xe000e100
 80010f4:	e000ed00 	.word	0xe000ed00

080010f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b089      	sub	sp, #36	; 0x24
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	60f8      	str	r0, [r7, #12]
 8001100:	60b9      	str	r1, [r7, #8]
 8001102:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	f003 0307 	and.w	r3, r3, #7
 800110a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800110c:	69fb      	ldr	r3, [r7, #28]
 800110e:	f1c3 0307 	rsb	r3, r3, #7
 8001112:	2b04      	cmp	r3, #4
 8001114:	bf28      	it	cs
 8001116:	2304      	movcs	r3, #4
 8001118:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	3304      	adds	r3, #4
 800111e:	2b06      	cmp	r3, #6
 8001120:	d902      	bls.n	8001128 <NVIC_EncodePriority+0x30>
 8001122:	69fb      	ldr	r3, [r7, #28]
 8001124:	3b03      	subs	r3, #3
 8001126:	e000      	b.n	800112a <NVIC_EncodePriority+0x32>
 8001128:	2300      	movs	r3, #0
 800112a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800112c:	f04f 32ff 	mov.w	r2, #4294967295
 8001130:	69bb      	ldr	r3, [r7, #24]
 8001132:	fa02 f303 	lsl.w	r3, r2, r3
 8001136:	43da      	mvns	r2, r3
 8001138:	68bb      	ldr	r3, [r7, #8]
 800113a:	401a      	ands	r2, r3
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001140:	f04f 31ff 	mov.w	r1, #4294967295
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	fa01 f303 	lsl.w	r3, r1, r3
 800114a:	43d9      	mvns	r1, r3
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001150:	4313      	orrs	r3, r2
         );
}
 8001152:	4618      	mov	r0, r3
 8001154:	3724      	adds	r7, #36	; 0x24
 8001156:	46bd      	mov	sp, r7
 8001158:	bc80      	pop	{r7}
 800115a:	4770      	bx	lr

0800115c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	3b01      	subs	r3, #1
 8001168:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800116c:	d301      	bcc.n	8001172 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800116e:	2301      	movs	r3, #1
 8001170:	e00f      	b.n	8001192 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001172:	4a0a      	ldr	r2, [pc, #40]	; (800119c <SysTick_Config+0x40>)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	3b01      	subs	r3, #1
 8001178:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800117a:	210f      	movs	r1, #15
 800117c:	f04f 30ff 	mov.w	r0, #4294967295
 8001180:	f7ff ff90 	bl	80010a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001184:	4b05      	ldr	r3, [pc, #20]	; (800119c <SysTick_Config+0x40>)
 8001186:	2200      	movs	r2, #0
 8001188:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800118a:	4b04      	ldr	r3, [pc, #16]	; (800119c <SysTick_Config+0x40>)
 800118c:	2207      	movs	r2, #7
 800118e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001190:	2300      	movs	r3, #0
}
 8001192:	4618      	mov	r0, r3
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	e000e010 	.word	0xe000e010

080011a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011a8:	6878      	ldr	r0, [r7, #4]
 80011aa:	f7ff ff2d 	bl	8001008 <__NVIC_SetPriorityGrouping>
}
 80011ae:	bf00      	nop
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011b6:	b580      	push	{r7, lr}
 80011b8:	b086      	sub	sp, #24
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	4603      	mov	r3, r0
 80011be:	60b9      	str	r1, [r7, #8]
 80011c0:	607a      	str	r2, [r7, #4]
 80011c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011c4:	2300      	movs	r3, #0
 80011c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011c8:	f7ff ff42 	bl	8001050 <__NVIC_GetPriorityGrouping>
 80011cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011ce:	687a      	ldr	r2, [r7, #4]
 80011d0:	68b9      	ldr	r1, [r7, #8]
 80011d2:	6978      	ldr	r0, [r7, #20]
 80011d4:	f7ff ff90 	bl	80010f8 <NVIC_EncodePriority>
 80011d8:	4602      	mov	r2, r0
 80011da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011de:	4611      	mov	r1, r2
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7ff ff5f 	bl	80010a4 <__NVIC_SetPriority>
}
 80011e6:	bf00      	nop
 80011e8:	3718      	adds	r7, #24
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}

080011ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011ee:	b580      	push	{r7, lr}
 80011f0:	b082      	sub	sp, #8
 80011f2:	af00      	add	r7, sp, #0
 80011f4:	4603      	mov	r3, r0
 80011f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff ff35 	bl	800106c <__NVIC_EnableIRQ>
}
 8001202:	bf00      	nop
 8001204:	3708      	adds	r7, #8
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}

0800120a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800120a:	b580      	push	{r7, lr}
 800120c:	b082      	sub	sp, #8
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f7ff ffa2 	bl	800115c <SysTick_Config>
 8001218:	4603      	mov	r3, r0
}
 800121a:	4618      	mov	r0, r3
 800121c:	3708      	adds	r7, #8
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
	...

08001224 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800122c:	2300      	movs	r3, #0
 800122e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001236:	2b02      	cmp	r3, #2
 8001238:	d005      	beq.n	8001246 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	2204      	movs	r2, #4
 800123e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001240:	2301      	movs	r3, #1
 8001242:	73fb      	strb	r3, [r7, #15]
 8001244:	e051      	b.n	80012ea <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	681a      	ldr	r2, [r3, #0]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f022 020e 	bic.w	r2, r2, #14
 8001254:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	681a      	ldr	r2, [r3, #0]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f022 0201 	bic.w	r2, r2, #1
 8001264:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a22      	ldr	r2, [pc, #136]	; (80012f4 <HAL_DMA_Abort_IT+0xd0>)
 800126c:	4293      	cmp	r3, r2
 800126e:	d029      	beq.n	80012c4 <HAL_DMA_Abort_IT+0xa0>
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a20      	ldr	r2, [pc, #128]	; (80012f8 <HAL_DMA_Abort_IT+0xd4>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d022      	beq.n	80012c0 <HAL_DMA_Abort_IT+0x9c>
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4a1f      	ldr	r2, [pc, #124]	; (80012fc <HAL_DMA_Abort_IT+0xd8>)
 8001280:	4293      	cmp	r3, r2
 8001282:	d01a      	beq.n	80012ba <HAL_DMA_Abort_IT+0x96>
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a1d      	ldr	r2, [pc, #116]	; (8001300 <HAL_DMA_Abort_IT+0xdc>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d012      	beq.n	80012b4 <HAL_DMA_Abort_IT+0x90>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4a1c      	ldr	r2, [pc, #112]	; (8001304 <HAL_DMA_Abort_IT+0xe0>)
 8001294:	4293      	cmp	r3, r2
 8001296:	d00a      	beq.n	80012ae <HAL_DMA_Abort_IT+0x8a>
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a1a      	ldr	r2, [pc, #104]	; (8001308 <HAL_DMA_Abort_IT+0xe4>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d102      	bne.n	80012a8 <HAL_DMA_Abort_IT+0x84>
 80012a2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80012a6:	e00e      	b.n	80012c6 <HAL_DMA_Abort_IT+0xa2>
 80012a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80012ac:	e00b      	b.n	80012c6 <HAL_DMA_Abort_IT+0xa2>
 80012ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012b2:	e008      	b.n	80012c6 <HAL_DMA_Abort_IT+0xa2>
 80012b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012b8:	e005      	b.n	80012c6 <HAL_DMA_Abort_IT+0xa2>
 80012ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012be:	e002      	b.n	80012c6 <HAL_DMA_Abort_IT+0xa2>
 80012c0:	2310      	movs	r3, #16
 80012c2:	e000      	b.n	80012c6 <HAL_DMA_Abort_IT+0xa2>
 80012c4:	2301      	movs	r3, #1
 80012c6:	4a11      	ldr	r2, [pc, #68]	; (800130c <HAL_DMA_Abort_IT+0xe8>)
 80012c8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	2201      	movs	r2, #1
 80012ce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	2200      	movs	r2, #0
 80012d6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d003      	beq.n	80012ea <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012e6:	6878      	ldr	r0, [r7, #4]
 80012e8:	4798      	blx	r3
    } 
  }
  return status;
 80012ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	3710      	adds	r7, #16
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	40020008 	.word	0x40020008
 80012f8:	4002001c 	.word	0x4002001c
 80012fc:	40020030 	.word	0x40020030
 8001300:	40020044 	.word	0x40020044
 8001304:	40020058 	.word	0x40020058
 8001308:	4002006c 	.word	0x4002006c
 800130c:	40020000 	.word	0x40020000

08001310 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001310:	b480      	push	{r7}
 8001312:	b08b      	sub	sp, #44	; 0x2c
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
 8001318:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800131a:	2300      	movs	r3, #0
 800131c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800131e:	2300      	movs	r3, #0
 8001320:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001322:	e169      	b.n	80015f8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001324:	2201      	movs	r2, #1
 8001326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001328:	fa02 f303 	lsl.w	r3, r2, r3
 800132c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	69fa      	ldr	r2, [r7, #28]
 8001334:	4013      	ands	r3, r2
 8001336:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001338:	69ba      	ldr	r2, [r7, #24]
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	429a      	cmp	r2, r3
 800133e:	f040 8158 	bne.w	80015f2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	4a9a      	ldr	r2, [pc, #616]	; (80015b0 <HAL_GPIO_Init+0x2a0>)
 8001348:	4293      	cmp	r3, r2
 800134a:	d05e      	beq.n	800140a <HAL_GPIO_Init+0xfa>
 800134c:	4a98      	ldr	r2, [pc, #608]	; (80015b0 <HAL_GPIO_Init+0x2a0>)
 800134e:	4293      	cmp	r3, r2
 8001350:	d875      	bhi.n	800143e <HAL_GPIO_Init+0x12e>
 8001352:	4a98      	ldr	r2, [pc, #608]	; (80015b4 <HAL_GPIO_Init+0x2a4>)
 8001354:	4293      	cmp	r3, r2
 8001356:	d058      	beq.n	800140a <HAL_GPIO_Init+0xfa>
 8001358:	4a96      	ldr	r2, [pc, #600]	; (80015b4 <HAL_GPIO_Init+0x2a4>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d86f      	bhi.n	800143e <HAL_GPIO_Init+0x12e>
 800135e:	4a96      	ldr	r2, [pc, #600]	; (80015b8 <HAL_GPIO_Init+0x2a8>)
 8001360:	4293      	cmp	r3, r2
 8001362:	d052      	beq.n	800140a <HAL_GPIO_Init+0xfa>
 8001364:	4a94      	ldr	r2, [pc, #592]	; (80015b8 <HAL_GPIO_Init+0x2a8>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d869      	bhi.n	800143e <HAL_GPIO_Init+0x12e>
 800136a:	4a94      	ldr	r2, [pc, #592]	; (80015bc <HAL_GPIO_Init+0x2ac>)
 800136c:	4293      	cmp	r3, r2
 800136e:	d04c      	beq.n	800140a <HAL_GPIO_Init+0xfa>
 8001370:	4a92      	ldr	r2, [pc, #584]	; (80015bc <HAL_GPIO_Init+0x2ac>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d863      	bhi.n	800143e <HAL_GPIO_Init+0x12e>
 8001376:	4a92      	ldr	r2, [pc, #584]	; (80015c0 <HAL_GPIO_Init+0x2b0>)
 8001378:	4293      	cmp	r3, r2
 800137a:	d046      	beq.n	800140a <HAL_GPIO_Init+0xfa>
 800137c:	4a90      	ldr	r2, [pc, #576]	; (80015c0 <HAL_GPIO_Init+0x2b0>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d85d      	bhi.n	800143e <HAL_GPIO_Init+0x12e>
 8001382:	2b12      	cmp	r3, #18
 8001384:	d82a      	bhi.n	80013dc <HAL_GPIO_Init+0xcc>
 8001386:	2b12      	cmp	r3, #18
 8001388:	d859      	bhi.n	800143e <HAL_GPIO_Init+0x12e>
 800138a:	a201      	add	r2, pc, #4	; (adr r2, 8001390 <HAL_GPIO_Init+0x80>)
 800138c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001390:	0800140b 	.word	0x0800140b
 8001394:	080013e5 	.word	0x080013e5
 8001398:	080013f7 	.word	0x080013f7
 800139c:	08001439 	.word	0x08001439
 80013a0:	0800143f 	.word	0x0800143f
 80013a4:	0800143f 	.word	0x0800143f
 80013a8:	0800143f 	.word	0x0800143f
 80013ac:	0800143f 	.word	0x0800143f
 80013b0:	0800143f 	.word	0x0800143f
 80013b4:	0800143f 	.word	0x0800143f
 80013b8:	0800143f 	.word	0x0800143f
 80013bc:	0800143f 	.word	0x0800143f
 80013c0:	0800143f 	.word	0x0800143f
 80013c4:	0800143f 	.word	0x0800143f
 80013c8:	0800143f 	.word	0x0800143f
 80013cc:	0800143f 	.word	0x0800143f
 80013d0:	0800143f 	.word	0x0800143f
 80013d4:	080013ed 	.word	0x080013ed
 80013d8:	08001401 	.word	0x08001401
 80013dc:	4a79      	ldr	r2, [pc, #484]	; (80015c4 <HAL_GPIO_Init+0x2b4>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d013      	beq.n	800140a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80013e2:	e02c      	b.n	800143e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	68db      	ldr	r3, [r3, #12]
 80013e8:	623b      	str	r3, [r7, #32]
          break;
 80013ea:	e029      	b.n	8001440 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	68db      	ldr	r3, [r3, #12]
 80013f0:	3304      	adds	r3, #4
 80013f2:	623b      	str	r3, [r7, #32]
          break;
 80013f4:	e024      	b.n	8001440 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	68db      	ldr	r3, [r3, #12]
 80013fa:	3308      	adds	r3, #8
 80013fc:	623b      	str	r3, [r7, #32]
          break;
 80013fe:	e01f      	b.n	8001440 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	68db      	ldr	r3, [r3, #12]
 8001404:	330c      	adds	r3, #12
 8001406:	623b      	str	r3, [r7, #32]
          break;
 8001408:	e01a      	b.n	8001440 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	689b      	ldr	r3, [r3, #8]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d102      	bne.n	8001418 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001412:	2304      	movs	r3, #4
 8001414:	623b      	str	r3, [r7, #32]
          break;
 8001416:	e013      	b.n	8001440 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	689b      	ldr	r3, [r3, #8]
 800141c:	2b01      	cmp	r3, #1
 800141e:	d105      	bne.n	800142c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001420:	2308      	movs	r3, #8
 8001422:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	69fa      	ldr	r2, [r7, #28]
 8001428:	611a      	str	r2, [r3, #16]
          break;
 800142a:	e009      	b.n	8001440 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800142c:	2308      	movs	r3, #8
 800142e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	69fa      	ldr	r2, [r7, #28]
 8001434:	615a      	str	r2, [r3, #20]
          break;
 8001436:	e003      	b.n	8001440 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001438:	2300      	movs	r3, #0
 800143a:	623b      	str	r3, [r7, #32]
          break;
 800143c:	e000      	b.n	8001440 <HAL_GPIO_Init+0x130>
          break;
 800143e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001440:	69bb      	ldr	r3, [r7, #24]
 8001442:	2bff      	cmp	r3, #255	; 0xff
 8001444:	d801      	bhi.n	800144a <HAL_GPIO_Init+0x13a>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	e001      	b.n	800144e <HAL_GPIO_Init+0x13e>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	3304      	adds	r3, #4
 800144e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001450:	69bb      	ldr	r3, [r7, #24]
 8001452:	2bff      	cmp	r3, #255	; 0xff
 8001454:	d802      	bhi.n	800145c <HAL_GPIO_Init+0x14c>
 8001456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	e002      	b.n	8001462 <HAL_GPIO_Init+0x152>
 800145c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800145e:	3b08      	subs	r3, #8
 8001460:	009b      	lsls	r3, r3, #2
 8001462:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	681a      	ldr	r2, [r3, #0]
 8001468:	210f      	movs	r1, #15
 800146a:	693b      	ldr	r3, [r7, #16]
 800146c:	fa01 f303 	lsl.w	r3, r1, r3
 8001470:	43db      	mvns	r3, r3
 8001472:	401a      	ands	r2, r3
 8001474:	6a39      	ldr	r1, [r7, #32]
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	fa01 f303 	lsl.w	r3, r1, r3
 800147c:	431a      	orrs	r2, r3
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800148a:	2b00      	cmp	r3, #0
 800148c:	f000 80b1 	beq.w	80015f2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001490:	4b4d      	ldr	r3, [pc, #308]	; (80015c8 <HAL_GPIO_Init+0x2b8>)
 8001492:	699b      	ldr	r3, [r3, #24]
 8001494:	4a4c      	ldr	r2, [pc, #304]	; (80015c8 <HAL_GPIO_Init+0x2b8>)
 8001496:	f043 0301 	orr.w	r3, r3, #1
 800149a:	6193      	str	r3, [r2, #24]
 800149c:	4b4a      	ldr	r3, [pc, #296]	; (80015c8 <HAL_GPIO_Init+0x2b8>)
 800149e:	699b      	ldr	r3, [r3, #24]
 80014a0:	f003 0301 	and.w	r3, r3, #1
 80014a4:	60bb      	str	r3, [r7, #8]
 80014a6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80014a8:	4a48      	ldr	r2, [pc, #288]	; (80015cc <HAL_GPIO_Init+0x2bc>)
 80014aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ac:	089b      	lsrs	r3, r3, #2
 80014ae:	3302      	adds	r3, #2
 80014b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014b4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80014b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014b8:	f003 0303 	and.w	r3, r3, #3
 80014bc:	009b      	lsls	r3, r3, #2
 80014be:	220f      	movs	r2, #15
 80014c0:	fa02 f303 	lsl.w	r3, r2, r3
 80014c4:	43db      	mvns	r3, r3
 80014c6:	68fa      	ldr	r2, [r7, #12]
 80014c8:	4013      	ands	r3, r2
 80014ca:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	4a40      	ldr	r2, [pc, #256]	; (80015d0 <HAL_GPIO_Init+0x2c0>)
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d013      	beq.n	80014fc <HAL_GPIO_Init+0x1ec>
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	4a3f      	ldr	r2, [pc, #252]	; (80015d4 <HAL_GPIO_Init+0x2c4>)
 80014d8:	4293      	cmp	r3, r2
 80014da:	d00d      	beq.n	80014f8 <HAL_GPIO_Init+0x1e8>
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	4a3e      	ldr	r2, [pc, #248]	; (80015d8 <HAL_GPIO_Init+0x2c8>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d007      	beq.n	80014f4 <HAL_GPIO_Init+0x1e4>
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	4a3d      	ldr	r2, [pc, #244]	; (80015dc <HAL_GPIO_Init+0x2cc>)
 80014e8:	4293      	cmp	r3, r2
 80014ea:	d101      	bne.n	80014f0 <HAL_GPIO_Init+0x1e0>
 80014ec:	2303      	movs	r3, #3
 80014ee:	e006      	b.n	80014fe <HAL_GPIO_Init+0x1ee>
 80014f0:	2304      	movs	r3, #4
 80014f2:	e004      	b.n	80014fe <HAL_GPIO_Init+0x1ee>
 80014f4:	2302      	movs	r3, #2
 80014f6:	e002      	b.n	80014fe <HAL_GPIO_Init+0x1ee>
 80014f8:	2301      	movs	r3, #1
 80014fa:	e000      	b.n	80014fe <HAL_GPIO_Init+0x1ee>
 80014fc:	2300      	movs	r3, #0
 80014fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001500:	f002 0203 	and.w	r2, r2, #3
 8001504:	0092      	lsls	r2, r2, #2
 8001506:	4093      	lsls	r3, r2
 8001508:	68fa      	ldr	r2, [r7, #12]
 800150a:	4313      	orrs	r3, r2
 800150c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800150e:	492f      	ldr	r1, [pc, #188]	; (80015cc <HAL_GPIO_Init+0x2bc>)
 8001510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001512:	089b      	lsrs	r3, r3, #2
 8001514:	3302      	adds	r3, #2
 8001516:	68fa      	ldr	r2, [r7, #12]
 8001518:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001524:	2b00      	cmp	r3, #0
 8001526:	d006      	beq.n	8001536 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001528:	4b2d      	ldr	r3, [pc, #180]	; (80015e0 <HAL_GPIO_Init+0x2d0>)
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	492c      	ldr	r1, [pc, #176]	; (80015e0 <HAL_GPIO_Init+0x2d0>)
 800152e:	69bb      	ldr	r3, [r7, #24]
 8001530:	4313      	orrs	r3, r2
 8001532:	600b      	str	r3, [r1, #0]
 8001534:	e006      	b.n	8001544 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001536:	4b2a      	ldr	r3, [pc, #168]	; (80015e0 <HAL_GPIO_Init+0x2d0>)
 8001538:	681a      	ldr	r2, [r3, #0]
 800153a:	69bb      	ldr	r3, [r7, #24]
 800153c:	43db      	mvns	r3, r3
 800153e:	4928      	ldr	r1, [pc, #160]	; (80015e0 <HAL_GPIO_Init+0x2d0>)
 8001540:	4013      	ands	r3, r2
 8001542:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800154c:	2b00      	cmp	r3, #0
 800154e:	d006      	beq.n	800155e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001550:	4b23      	ldr	r3, [pc, #140]	; (80015e0 <HAL_GPIO_Init+0x2d0>)
 8001552:	685a      	ldr	r2, [r3, #4]
 8001554:	4922      	ldr	r1, [pc, #136]	; (80015e0 <HAL_GPIO_Init+0x2d0>)
 8001556:	69bb      	ldr	r3, [r7, #24]
 8001558:	4313      	orrs	r3, r2
 800155a:	604b      	str	r3, [r1, #4]
 800155c:	e006      	b.n	800156c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800155e:	4b20      	ldr	r3, [pc, #128]	; (80015e0 <HAL_GPIO_Init+0x2d0>)
 8001560:	685a      	ldr	r2, [r3, #4]
 8001562:	69bb      	ldr	r3, [r7, #24]
 8001564:	43db      	mvns	r3, r3
 8001566:	491e      	ldr	r1, [pc, #120]	; (80015e0 <HAL_GPIO_Init+0x2d0>)
 8001568:	4013      	ands	r3, r2
 800156a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001574:	2b00      	cmp	r3, #0
 8001576:	d006      	beq.n	8001586 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001578:	4b19      	ldr	r3, [pc, #100]	; (80015e0 <HAL_GPIO_Init+0x2d0>)
 800157a:	689a      	ldr	r2, [r3, #8]
 800157c:	4918      	ldr	r1, [pc, #96]	; (80015e0 <HAL_GPIO_Init+0x2d0>)
 800157e:	69bb      	ldr	r3, [r7, #24]
 8001580:	4313      	orrs	r3, r2
 8001582:	608b      	str	r3, [r1, #8]
 8001584:	e006      	b.n	8001594 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001586:	4b16      	ldr	r3, [pc, #88]	; (80015e0 <HAL_GPIO_Init+0x2d0>)
 8001588:	689a      	ldr	r2, [r3, #8]
 800158a:	69bb      	ldr	r3, [r7, #24]
 800158c:	43db      	mvns	r3, r3
 800158e:	4914      	ldr	r1, [pc, #80]	; (80015e0 <HAL_GPIO_Init+0x2d0>)
 8001590:	4013      	ands	r3, r2
 8001592:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800159c:	2b00      	cmp	r3, #0
 800159e:	d021      	beq.n	80015e4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80015a0:	4b0f      	ldr	r3, [pc, #60]	; (80015e0 <HAL_GPIO_Init+0x2d0>)
 80015a2:	68da      	ldr	r2, [r3, #12]
 80015a4:	490e      	ldr	r1, [pc, #56]	; (80015e0 <HAL_GPIO_Init+0x2d0>)
 80015a6:	69bb      	ldr	r3, [r7, #24]
 80015a8:	4313      	orrs	r3, r2
 80015aa:	60cb      	str	r3, [r1, #12]
 80015ac:	e021      	b.n	80015f2 <HAL_GPIO_Init+0x2e2>
 80015ae:	bf00      	nop
 80015b0:	10320000 	.word	0x10320000
 80015b4:	10310000 	.word	0x10310000
 80015b8:	10220000 	.word	0x10220000
 80015bc:	10210000 	.word	0x10210000
 80015c0:	10120000 	.word	0x10120000
 80015c4:	10110000 	.word	0x10110000
 80015c8:	40021000 	.word	0x40021000
 80015cc:	40010000 	.word	0x40010000
 80015d0:	40010800 	.word	0x40010800
 80015d4:	40010c00 	.word	0x40010c00
 80015d8:	40011000 	.word	0x40011000
 80015dc:	40011400 	.word	0x40011400
 80015e0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80015e4:	4b0b      	ldr	r3, [pc, #44]	; (8001614 <HAL_GPIO_Init+0x304>)
 80015e6:	68da      	ldr	r2, [r3, #12]
 80015e8:	69bb      	ldr	r3, [r7, #24]
 80015ea:	43db      	mvns	r3, r3
 80015ec:	4909      	ldr	r1, [pc, #36]	; (8001614 <HAL_GPIO_Init+0x304>)
 80015ee:	4013      	ands	r3, r2
 80015f0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80015f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015f4:	3301      	adds	r3, #1
 80015f6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015fe:	fa22 f303 	lsr.w	r3, r2, r3
 8001602:	2b00      	cmp	r3, #0
 8001604:	f47f ae8e 	bne.w	8001324 <HAL_GPIO_Init+0x14>
  }
}
 8001608:	bf00      	nop
 800160a:	bf00      	nop
 800160c:	372c      	adds	r7, #44	; 0x2c
 800160e:	46bd      	mov	sp, r7
 8001610:	bc80      	pop	{r7}
 8001612:	4770      	bx	lr
 8001614:	40010400 	.word	0x40010400

08001618 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001618:	b480      	push	{r7}
 800161a:	b085      	sub	sp, #20
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
 8001620:	460b      	mov	r3, r1
 8001622:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	689a      	ldr	r2, [r3, #8]
 8001628:	887b      	ldrh	r3, [r7, #2]
 800162a:	4013      	ands	r3, r2
 800162c:	2b00      	cmp	r3, #0
 800162e:	d002      	beq.n	8001636 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001630:	2301      	movs	r3, #1
 8001632:	73fb      	strb	r3, [r7, #15]
 8001634:	e001      	b.n	800163a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001636:	2300      	movs	r3, #0
 8001638:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800163a:	7bfb      	ldrb	r3, [r7, #15]
}
 800163c:	4618      	mov	r0, r3
 800163e:	3714      	adds	r7, #20
 8001640:	46bd      	mov	sp, r7
 8001642:	bc80      	pop	{r7}
 8001644:	4770      	bx	lr

08001646 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001646:	b480      	push	{r7}
 8001648:	b083      	sub	sp, #12
 800164a:	af00      	add	r7, sp, #0
 800164c:	6078      	str	r0, [r7, #4]
 800164e:	460b      	mov	r3, r1
 8001650:	807b      	strh	r3, [r7, #2]
 8001652:	4613      	mov	r3, r2
 8001654:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001656:	787b      	ldrb	r3, [r7, #1]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d003      	beq.n	8001664 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800165c:	887a      	ldrh	r2, [r7, #2]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001662:	e003      	b.n	800166c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001664:	887b      	ldrh	r3, [r7, #2]
 8001666:	041a      	lsls	r2, r3, #16
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	611a      	str	r2, [r3, #16]
}
 800166c:	bf00      	nop
 800166e:	370c      	adds	r7, #12
 8001670:	46bd      	mov	sp, r7
 8001672:	bc80      	pop	{r7}
 8001674:	4770      	bx	lr
	...

08001678 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b086      	sub	sp, #24
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d101      	bne.n	800168a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001686:	2301      	movs	r3, #1
 8001688:	e26c      	b.n	8001b64 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f003 0301 	and.w	r3, r3, #1
 8001692:	2b00      	cmp	r3, #0
 8001694:	f000 8087 	beq.w	80017a6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001698:	4b92      	ldr	r3, [pc, #584]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	f003 030c 	and.w	r3, r3, #12
 80016a0:	2b04      	cmp	r3, #4
 80016a2:	d00c      	beq.n	80016be <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80016a4:	4b8f      	ldr	r3, [pc, #572]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	f003 030c 	and.w	r3, r3, #12
 80016ac:	2b08      	cmp	r3, #8
 80016ae:	d112      	bne.n	80016d6 <HAL_RCC_OscConfig+0x5e>
 80016b0:	4b8c      	ldr	r3, [pc, #560]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016bc:	d10b      	bne.n	80016d6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016be:	4b89      	ldr	r3, [pc, #548]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d06c      	beq.n	80017a4 <HAL_RCC_OscConfig+0x12c>
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d168      	bne.n	80017a4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80016d2:	2301      	movs	r3, #1
 80016d4:	e246      	b.n	8001b64 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016de:	d106      	bne.n	80016ee <HAL_RCC_OscConfig+0x76>
 80016e0:	4b80      	ldr	r3, [pc, #512]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a7f      	ldr	r2, [pc, #508]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 80016e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016ea:	6013      	str	r3, [r2, #0]
 80016ec:	e02e      	b.n	800174c <HAL_RCC_OscConfig+0xd4>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d10c      	bne.n	8001710 <HAL_RCC_OscConfig+0x98>
 80016f6:	4b7b      	ldr	r3, [pc, #492]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4a7a      	ldr	r2, [pc, #488]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 80016fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001700:	6013      	str	r3, [r2, #0]
 8001702:	4b78      	ldr	r3, [pc, #480]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4a77      	ldr	r2, [pc, #476]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 8001708:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800170c:	6013      	str	r3, [r2, #0]
 800170e:	e01d      	b.n	800174c <HAL_RCC_OscConfig+0xd4>
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001718:	d10c      	bne.n	8001734 <HAL_RCC_OscConfig+0xbc>
 800171a:	4b72      	ldr	r3, [pc, #456]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a71      	ldr	r2, [pc, #452]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 8001720:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001724:	6013      	str	r3, [r2, #0]
 8001726:	4b6f      	ldr	r3, [pc, #444]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a6e      	ldr	r2, [pc, #440]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 800172c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001730:	6013      	str	r3, [r2, #0]
 8001732:	e00b      	b.n	800174c <HAL_RCC_OscConfig+0xd4>
 8001734:	4b6b      	ldr	r3, [pc, #428]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a6a      	ldr	r2, [pc, #424]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 800173a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800173e:	6013      	str	r3, [r2, #0]
 8001740:	4b68      	ldr	r3, [pc, #416]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a67      	ldr	r2, [pc, #412]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 8001746:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800174a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d013      	beq.n	800177c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001754:	f7ff f924 	bl	80009a0 <HAL_GetTick>
 8001758:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800175a:	e008      	b.n	800176e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800175c:	f7ff f920 	bl	80009a0 <HAL_GetTick>
 8001760:	4602      	mov	r2, r0
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	1ad3      	subs	r3, r2, r3
 8001766:	2b64      	cmp	r3, #100	; 0x64
 8001768:	d901      	bls.n	800176e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800176a:	2303      	movs	r3, #3
 800176c:	e1fa      	b.n	8001b64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800176e:	4b5d      	ldr	r3, [pc, #372]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001776:	2b00      	cmp	r3, #0
 8001778:	d0f0      	beq.n	800175c <HAL_RCC_OscConfig+0xe4>
 800177a:	e014      	b.n	80017a6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800177c:	f7ff f910 	bl	80009a0 <HAL_GetTick>
 8001780:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001782:	e008      	b.n	8001796 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001784:	f7ff f90c 	bl	80009a0 <HAL_GetTick>
 8001788:	4602      	mov	r2, r0
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	2b64      	cmp	r3, #100	; 0x64
 8001790:	d901      	bls.n	8001796 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001792:	2303      	movs	r3, #3
 8001794:	e1e6      	b.n	8001b64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001796:	4b53      	ldr	r3, [pc, #332]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d1f0      	bne.n	8001784 <HAL_RCC_OscConfig+0x10c>
 80017a2:	e000      	b.n	80017a6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f003 0302 	and.w	r3, r3, #2
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d063      	beq.n	800187a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80017b2:	4b4c      	ldr	r3, [pc, #304]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	f003 030c 	and.w	r3, r3, #12
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d00b      	beq.n	80017d6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80017be:	4b49      	ldr	r3, [pc, #292]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f003 030c 	and.w	r3, r3, #12
 80017c6:	2b08      	cmp	r3, #8
 80017c8:	d11c      	bne.n	8001804 <HAL_RCC_OscConfig+0x18c>
 80017ca:	4b46      	ldr	r3, [pc, #280]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d116      	bne.n	8001804 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017d6:	4b43      	ldr	r3, [pc, #268]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f003 0302 	and.w	r3, r3, #2
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d005      	beq.n	80017ee <HAL_RCC_OscConfig+0x176>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	691b      	ldr	r3, [r3, #16]
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	d001      	beq.n	80017ee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	e1ba      	b.n	8001b64 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017ee:	4b3d      	ldr	r3, [pc, #244]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	695b      	ldr	r3, [r3, #20]
 80017fa:	00db      	lsls	r3, r3, #3
 80017fc:	4939      	ldr	r1, [pc, #228]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 80017fe:	4313      	orrs	r3, r2
 8001800:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001802:	e03a      	b.n	800187a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	691b      	ldr	r3, [r3, #16]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d020      	beq.n	800184e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800180c:	4b36      	ldr	r3, [pc, #216]	; (80018e8 <HAL_RCC_OscConfig+0x270>)
 800180e:	2201      	movs	r2, #1
 8001810:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001812:	f7ff f8c5 	bl	80009a0 <HAL_GetTick>
 8001816:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001818:	e008      	b.n	800182c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800181a:	f7ff f8c1 	bl	80009a0 <HAL_GetTick>
 800181e:	4602      	mov	r2, r0
 8001820:	693b      	ldr	r3, [r7, #16]
 8001822:	1ad3      	subs	r3, r2, r3
 8001824:	2b02      	cmp	r3, #2
 8001826:	d901      	bls.n	800182c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001828:	2303      	movs	r3, #3
 800182a:	e19b      	b.n	8001b64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800182c:	4b2d      	ldr	r3, [pc, #180]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f003 0302 	and.w	r3, r3, #2
 8001834:	2b00      	cmp	r3, #0
 8001836:	d0f0      	beq.n	800181a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001838:	4b2a      	ldr	r3, [pc, #168]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	695b      	ldr	r3, [r3, #20]
 8001844:	00db      	lsls	r3, r3, #3
 8001846:	4927      	ldr	r1, [pc, #156]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 8001848:	4313      	orrs	r3, r2
 800184a:	600b      	str	r3, [r1, #0]
 800184c:	e015      	b.n	800187a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800184e:	4b26      	ldr	r3, [pc, #152]	; (80018e8 <HAL_RCC_OscConfig+0x270>)
 8001850:	2200      	movs	r2, #0
 8001852:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001854:	f7ff f8a4 	bl	80009a0 <HAL_GetTick>
 8001858:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800185a:	e008      	b.n	800186e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800185c:	f7ff f8a0 	bl	80009a0 <HAL_GetTick>
 8001860:	4602      	mov	r2, r0
 8001862:	693b      	ldr	r3, [r7, #16]
 8001864:	1ad3      	subs	r3, r2, r3
 8001866:	2b02      	cmp	r3, #2
 8001868:	d901      	bls.n	800186e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800186a:	2303      	movs	r3, #3
 800186c:	e17a      	b.n	8001b64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800186e:	4b1d      	ldr	r3, [pc, #116]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	2b00      	cmp	r3, #0
 8001878:	d1f0      	bne.n	800185c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f003 0308 	and.w	r3, r3, #8
 8001882:	2b00      	cmp	r3, #0
 8001884:	d03a      	beq.n	80018fc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	699b      	ldr	r3, [r3, #24]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d019      	beq.n	80018c2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800188e:	4b17      	ldr	r3, [pc, #92]	; (80018ec <HAL_RCC_OscConfig+0x274>)
 8001890:	2201      	movs	r2, #1
 8001892:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001894:	f7ff f884 	bl	80009a0 <HAL_GetTick>
 8001898:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800189a:	e008      	b.n	80018ae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800189c:	f7ff f880 	bl	80009a0 <HAL_GetTick>
 80018a0:	4602      	mov	r2, r0
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	2b02      	cmp	r3, #2
 80018a8:	d901      	bls.n	80018ae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80018aa:	2303      	movs	r3, #3
 80018ac:	e15a      	b.n	8001b64 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018ae:	4b0d      	ldr	r3, [pc, #52]	; (80018e4 <HAL_RCC_OscConfig+0x26c>)
 80018b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b2:	f003 0302 	and.w	r3, r3, #2
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d0f0      	beq.n	800189c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80018ba:	2001      	movs	r0, #1
 80018bc:	f000 fad8 	bl	8001e70 <RCC_Delay>
 80018c0:	e01c      	b.n	80018fc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018c2:	4b0a      	ldr	r3, [pc, #40]	; (80018ec <HAL_RCC_OscConfig+0x274>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018c8:	f7ff f86a 	bl	80009a0 <HAL_GetTick>
 80018cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018ce:	e00f      	b.n	80018f0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018d0:	f7ff f866 	bl	80009a0 <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	2b02      	cmp	r3, #2
 80018dc:	d908      	bls.n	80018f0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e140      	b.n	8001b64 <HAL_RCC_OscConfig+0x4ec>
 80018e2:	bf00      	nop
 80018e4:	40021000 	.word	0x40021000
 80018e8:	42420000 	.word	0x42420000
 80018ec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018f0:	4b9e      	ldr	r3, [pc, #632]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 80018f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018f4:	f003 0302 	and.w	r3, r3, #2
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d1e9      	bne.n	80018d0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f003 0304 	and.w	r3, r3, #4
 8001904:	2b00      	cmp	r3, #0
 8001906:	f000 80a6 	beq.w	8001a56 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800190a:	2300      	movs	r3, #0
 800190c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800190e:	4b97      	ldr	r3, [pc, #604]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 8001910:	69db      	ldr	r3, [r3, #28]
 8001912:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001916:	2b00      	cmp	r3, #0
 8001918:	d10d      	bne.n	8001936 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800191a:	4b94      	ldr	r3, [pc, #592]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 800191c:	69db      	ldr	r3, [r3, #28]
 800191e:	4a93      	ldr	r2, [pc, #588]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 8001920:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001924:	61d3      	str	r3, [r2, #28]
 8001926:	4b91      	ldr	r3, [pc, #580]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 8001928:	69db      	ldr	r3, [r3, #28]
 800192a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800192e:	60bb      	str	r3, [r7, #8]
 8001930:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001932:	2301      	movs	r3, #1
 8001934:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001936:	4b8e      	ldr	r3, [pc, #568]	; (8001b70 <HAL_RCC_OscConfig+0x4f8>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800193e:	2b00      	cmp	r3, #0
 8001940:	d118      	bne.n	8001974 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001942:	4b8b      	ldr	r3, [pc, #556]	; (8001b70 <HAL_RCC_OscConfig+0x4f8>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4a8a      	ldr	r2, [pc, #552]	; (8001b70 <HAL_RCC_OscConfig+0x4f8>)
 8001948:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800194c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800194e:	f7ff f827 	bl	80009a0 <HAL_GetTick>
 8001952:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001954:	e008      	b.n	8001968 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001956:	f7ff f823 	bl	80009a0 <HAL_GetTick>
 800195a:	4602      	mov	r2, r0
 800195c:	693b      	ldr	r3, [r7, #16]
 800195e:	1ad3      	subs	r3, r2, r3
 8001960:	2b64      	cmp	r3, #100	; 0x64
 8001962:	d901      	bls.n	8001968 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001964:	2303      	movs	r3, #3
 8001966:	e0fd      	b.n	8001b64 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001968:	4b81      	ldr	r3, [pc, #516]	; (8001b70 <HAL_RCC_OscConfig+0x4f8>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001970:	2b00      	cmp	r3, #0
 8001972:	d0f0      	beq.n	8001956 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	68db      	ldr	r3, [r3, #12]
 8001978:	2b01      	cmp	r3, #1
 800197a:	d106      	bne.n	800198a <HAL_RCC_OscConfig+0x312>
 800197c:	4b7b      	ldr	r3, [pc, #492]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 800197e:	6a1b      	ldr	r3, [r3, #32]
 8001980:	4a7a      	ldr	r2, [pc, #488]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 8001982:	f043 0301 	orr.w	r3, r3, #1
 8001986:	6213      	str	r3, [r2, #32]
 8001988:	e02d      	b.n	80019e6 <HAL_RCC_OscConfig+0x36e>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	68db      	ldr	r3, [r3, #12]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d10c      	bne.n	80019ac <HAL_RCC_OscConfig+0x334>
 8001992:	4b76      	ldr	r3, [pc, #472]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 8001994:	6a1b      	ldr	r3, [r3, #32]
 8001996:	4a75      	ldr	r2, [pc, #468]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 8001998:	f023 0301 	bic.w	r3, r3, #1
 800199c:	6213      	str	r3, [r2, #32]
 800199e:	4b73      	ldr	r3, [pc, #460]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 80019a0:	6a1b      	ldr	r3, [r3, #32]
 80019a2:	4a72      	ldr	r2, [pc, #456]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 80019a4:	f023 0304 	bic.w	r3, r3, #4
 80019a8:	6213      	str	r3, [r2, #32]
 80019aa:	e01c      	b.n	80019e6 <HAL_RCC_OscConfig+0x36e>
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	2b05      	cmp	r3, #5
 80019b2:	d10c      	bne.n	80019ce <HAL_RCC_OscConfig+0x356>
 80019b4:	4b6d      	ldr	r3, [pc, #436]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 80019b6:	6a1b      	ldr	r3, [r3, #32]
 80019b8:	4a6c      	ldr	r2, [pc, #432]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 80019ba:	f043 0304 	orr.w	r3, r3, #4
 80019be:	6213      	str	r3, [r2, #32]
 80019c0:	4b6a      	ldr	r3, [pc, #424]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 80019c2:	6a1b      	ldr	r3, [r3, #32]
 80019c4:	4a69      	ldr	r2, [pc, #420]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 80019c6:	f043 0301 	orr.w	r3, r3, #1
 80019ca:	6213      	str	r3, [r2, #32]
 80019cc:	e00b      	b.n	80019e6 <HAL_RCC_OscConfig+0x36e>
 80019ce:	4b67      	ldr	r3, [pc, #412]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 80019d0:	6a1b      	ldr	r3, [r3, #32]
 80019d2:	4a66      	ldr	r2, [pc, #408]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 80019d4:	f023 0301 	bic.w	r3, r3, #1
 80019d8:	6213      	str	r3, [r2, #32]
 80019da:	4b64      	ldr	r3, [pc, #400]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 80019dc:	6a1b      	ldr	r3, [r3, #32]
 80019de:	4a63      	ldr	r2, [pc, #396]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 80019e0:	f023 0304 	bic.w	r3, r3, #4
 80019e4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	68db      	ldr	r3, [r3, #12]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d015      	beq.n	8001a1a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019ee:	f7fe ffd7 	bl	80009a0 <HAL_GetTick>
 80019f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019f4:	e00a      	b.n	8001a0c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019f6:	f7fe ffd3 	bl	80009a0 <HAL_GetTick>
 80019fa:	4602      	mov	r2, r0
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	1ad3      	subs	r3, r2, r3
 8001a00:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d901      	bls.n	8001a0c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	e0ab      	b.n	8001b64 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a0c:	4b57      	ldr	r3, [pc, #348]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 8001a0e:	6a1b      	ldr	r3, [r3, #32]
 8001a10:	f003 0302 	and.w	r3, r3, #2
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d0ee      	beq.n	80019f6 <HAL_RCC_OscConfig+0x37e>
 8001a18:	e014      	b.n	8001a44 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a1a:	f7fe ffc1 	bl	80009a0 <HAL_GetTick>
 8001a1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a20:	e00a      	b.n	8001a38 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a22:	f7fe ffbd 	bl	80009a0 <HAL_GetTick>
 8001a26:	4602      	mov	r2, r0
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	1ad3      	subs	r3, r2, r3
 8001a2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d901      	bls.n	8001a38 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001a34:	2303      	movs	r3, #3
 8001a36:	e095      	b.n	8001b64 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a38:	4b4c      	ldr	r3, [pc, #304]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 8001a3a:	6a1b      	ldr	r3, [r3, #32]
 8001a3c:	f003 0302 	and.w	r3, r3, #2
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d1ee      	bne.n	8001a22 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001a44:	7dfb      	ldrb	r3, [r7, #23]
 8001a46:	2b01      	cmp	r3, #1
 8001a48:	d105      	bne.n	8001a56 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a4a:	4b48      	ldr	r3, [pc, #288]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 8001a4c:	69db      	ldr	r3, [r3, #28]
 8001a4e:	4a47      	ldr	r2, [pc, #284]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 8001a50:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a54:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	69db      	ldr	r3, [r3, #28]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	f000 8081 	beq.w	8001b62 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a60:	4b42      	ldr	r3, [pc, #264]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	f003 030c 	and.w	r3, r3, #12
 8001a68:	2b08      	cmp	r3, #8
 8001a6a:	d061      	beq.n	8001b30 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	69db      	ldr	r3, [r3, #28]
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	d146      	bne.n	8001b02 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a74:	4b3f      	ldr	r3, [pc, #252]	; (8001b74 <HAL_RCC_OscConfig+0x4fc>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a7a:	f7fe ff91 	bl	80009a0 <HAL_GetTick>
 8001a7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a80:	e008      	b.n	8001a94 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a82:	f7fe ff8d 	bl	80009a0 <HAL_GetTick>
 8001a86:	4602      	mov	r2, r0
 8001a88:	693b      	ldr	r3, [r7, #16]
 8001a8a:	1ad3      	subs	r3, r2, r3
 8001a8c:	2b02      	cmp	r3, #2
 8001a8e:	d901      	bls.n	8001a94 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001a90:	2303      	movs	r3, #3
 8001a92:	e067      	b.n	8001b64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a94:	4b35      	ldr	r3, [pc, #212]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d1f0      	bne.n	8001a82 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6a1b      	ldr	r3, [r3, #32]
 8001aa4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001aa8:	d108      	bne.n	8001abc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001aaa:	4b30      	ldr	r3, [pc, #192]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	689b      	ldr	r3, [r3, #8]
 8001ab6:	492d      	ldr	r1, [pc, #180]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001abc:	4b2b      	ldr	r3, [pc, #172]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6a19      	ldr	r1, [r3, #32]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001acc:	430b      	orrs	r3, r1
 8001ace:	4927      	ldr	r1, [pc, #156]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ad4:	4b27      	ldr	r3, [pc, #156]	; (8001b74 <HAL_RCC_OscConfig+0x4fc>)
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ada:	f7fe ff61 	bl	80009a0 <HAL_GetTick>
 8001ade:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ae0:	e008      	b.n	8001af4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ae2:	f7fe ff5d 	bl	80009a0 <HAL_GetTick>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d901      	bls.n	8001af4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001af0:	2303      	movs	r3, #3
 8001af2:	e037      	b.n	8001b64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001af4:	4b1d      	ldr	r3, [pc, #116]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d0f0      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x46a>
 8001b00:	e02f      	b.n	8001b62 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b02:	4b1c      	ldr	r3, [pc, #112]	; (8001b74 <HAL_RCC_OscConfig+0x4fc>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b08:	f7fe ff4a 	bl	80009a0 <HAL_GetTick>
 8001b0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b0e:	e008      	b.n	8001b22 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b10:	f7fe ff46 	bl	80009a0 <HAL_GetTick>
 8001b14:	4602      	mov	r2, r0
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	2b02      	cmp	r3, #2
 8001b1c:	d901      	bls.n	8001b22 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001b1e:	2303      	movs	r3, #3
 8001b20:	e020      	b.n	8001b64 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b22:	4b12      	ldr	r3, [pc, #72]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d1f0      	bne.n	8001b10 <HAL_RCC_OscConfig+0x498>
 8001b2e:	e018      	b.n	8001b62 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	69db      	ldr	r3, [r3, #28]
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d101      	bne.n	8001b3c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e013      	b.n	8001b64 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b3c:	4b0b      	ldr	r3, [pc, #44]	; (8001b6c <HAL_RCC_OscConfig+0x4f4>)
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6a1b      	ldr	r3, [r3, #32]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d106      	bne.n	8001b5e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b5a:	429a      	cmp	r2, r3
 8001b5c:	d001      	beq.n	8001b62 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e000      	b.n	8001b64 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001b62:	2300      	movs	r3, #0
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3718      	adds	r7, #24
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	40021000 	.word	0x40021000
 8001b70:	40007000 	.word	0x40007000
 8001b74:	42420060 	.word	0x42420060

08001b78 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
 8001b80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d101      	bne.n	8001b8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	e0d0      	b.n	8001d2e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b8c:	4b6a      	ldr	r3, [pc, #424]	; (8001d38 <HAL_RCC_ClockConfig+0x1c0>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f003 0307 	and.w	r3, r3, #7
 8001b94:	683a      	ldr	r2, [r7, #0]
 8001b96:	429a      	cmp	r2, r3
 8001b98:	d910      	bls.n	8001bbc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b9a:	4b67      	ldr	r3, [pc, #412]	; (8001d38 <HAL_RCC_ClockConfig+0x1c0>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f023 0207 	bic.w	r2, r3, #7
 8001ba2:	4965      	ldr	r1, [pc, #404]	; (8001d38 <HAL_RCC_ClockConfig+0x1c0>)
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001baa:	4b63      	ldr	r3, [pc, #396]	; (8001d38 <HAL_RCC_ClockConfig+0x1c0>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f003 0307 	and.w	r3, r3, #7
 8001bb2:	683a      	ldr	r2, [r7, #0]
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d001      	beq.n	8001bbc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	e0b8      	b.n	8001d2e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f003 0302 	and.w	r3, r3, #2
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d020      	beq.n	8001c0a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f003 0304 	and.w	r3, r3, #4
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d005      	beq.n	8001be0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001bd4:	4b59      	ldr	r3, [pc, #356]	; (8001d3c <HAL_RCC_ClockConfig+0x1c4>)
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	4a58      	ldr	r2, [pc, #352]	; (8001d3c <HAL_RCC_ClockConfig+0x1c4>)
 8001bda:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001bde:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f003 0308 	and.w	r3, r3, #8
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d005      	beq.n	8001bf8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001bec:	4b53      	ldr	r3, [pc, #332]	; (8001d3c <HAL_RCC_ClockConfig+0x1c4>)
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	4a52      	ldr	r2, [pc, #328]	; (8001d3c <HAL_RCC_ClockConfig+0x1c4>)
 8001bf2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001bf6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bf8:	4b50      	ldr	r3, [pc, #320]	; (8001d3c <HAL_RCC_ClockConfig+0x1c4>)
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	494d      	ldr	r1, [pc, #308]	; (8001d3c <HAL_RCC_ClockConfig+0x1c4>)
 8001c06:	4313      	orrs	r3, r2
 8001c08:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 0301 	and.w	r3, r3, #1
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d040      	beq.n	8001c98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d107      	bne.n	8001c2e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c1e:	4b47      	ldr	r3, [pc, #284]	; (8001d3c <HAL_RCC_ClockConfig+0x1c4>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d115      	bne.n	8001c56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e07f      	b.n	8001d2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	2b02      	cmp	r3, #2
 8001c34:	d107      	bne.n	8001c46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c36:	4b41      	ldr	r3, [pc, #260]	; (8001d3c <HAL_RCC_ClockConfig+0x1c4>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d109      	bne.n	8001c56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e073      	b.n	8001d2e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c46:	4b3d      	ldr	r3, [pc, #244]	; (8001d3c <HAL_RCC_ClockConfig+0x1c4>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f003 0302 	and.w	r3, r3, #2
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d101      	bne.n	8001c56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
 8001c54:	e06b      	b.n	8001d2e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c56:	4b39      	ldr	r3, [pc, #228]	; (8001d3c <HAL_RCC_ClockConfig+0x1c4>)
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	f023 0203 	bic.w	r2, r3, #3
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	4936      	ldr	r1, [pc, #216]	; (8001d3c <HAL_RCC_ClockConfig+0x1c4>)
 8001c64:	4313      	orrs	r3, r2
 8001c66:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c68:	f7fe fe9a 	bl	80009a0 <HAL_GetTick>
 8001c6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c6e:	e00a      	b.n	8001c86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c70:	f7fe fe96 	bl	80009a0 <HAL_GetTick>
 8001c74:	4602      	mov	r2, r0
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	1ad3      	subs	r3, r2, r3
 8001c7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d901      	bls.n	8001c86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c82:	2303      	movs	r3, #3
 8001c84:	e053      	b.n	8001d2e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c86:	4b2d      	ldr	r3, [pc, #180]	; (8001d3c <HAL_RCC_ClockConfig+0x1c4>)
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	f003 020c 	and.w	r2, r3, #12
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	429a      	cmp	r2, r3
 8001c96:	d1eb      	bne.n	8001c70 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c98:	4b27      	ldr	r3, [pc, #156]	; (8001d38 <HAL_RCC_ClockConfig+0x1c0>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f003 0307 	and.w	r3, r3, #7
 8001ca0:	683a      	ldr	r2, [r7, #0]
 8001ca2:	429a      	cmp	r2, r3
 8001ca4:	d210      	bcs.n	8001cc8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ca6:	4b24      	ldr	r3, [pc, #144]	; (8001d38 <HAL_RCC_ClockConfig+0x1c0>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f023 0207 	bic.w	r2, r3, #7
 8001cae:	4922      	ldr	r1, [pc, #136]	; (8001d38 <HAL_RCC_ClockConfig+0x1c0>)
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cb6:	4b20      	ldr	r3, [pc, #128]	; (8001d38 <HAL_RCC_ClockConfig+0x1c0>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f003 0307 	and.w	r3, r3, #7
 8001cbe:	683a      	ldr	r2, [r7, #0]
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d001      	beq.n	8001cc8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e032      	b.n	8001d2e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 0304 	and.w	r3, r3, #4
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d008      	beq.n	8001ce6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cd4:	4b19      	ldr	r3, [pc, #100]	; (8001d3c <HAL_RCC_ClockConfig+0x1c4>)
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	4916      	ldr	r1, [pc, #88]	; (8001d3c <HAL_RCC_ClockConfig+0x1c4>)
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 0308 	and.w	r3, r3, #8
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d009      	beq.n	8001d06 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001cf2:	4b12      	ldr	r3, [pc, #72]	; (8001d3c <HAL_RCC_ClockConfig+0x1c4>)
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	691b      	ldr	r3, [r3, #16]
 8001cfe:	00db      	lsls	r3, r3, #3
 8001d00:	490e      	ldr	r1, [pc, #56]	; (8001d3c <HAL_RCC_ClockConfig+0x1c4>)
 8001d02:	4313      	orrs	r3, r2
 8001d04:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d06:	f000 f821 	bl	8001d4c <HAL_RCC_GetSysClockFreq>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	4b0b      	ldr	r3, [pc, #44]	; (8001d3c <HAL_RCC_ClockConfig+0x1c4>)
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	091b      	lsrs	r3, r3, #4
 8001d12:	f003 030f 	and.w	r3, r3, #15
 8001d16:	490a      	ldr	r1, [pc, #40]	; (8001d40 <HAL_RCC_ClockConfig+0x1c8>)
 8001d18:	5ccb      	ldrb	r3, [r1, r3]
 8001d1a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d1e:	4a09      	ldr	r2, [pc, #36]	; (8001d44 <HAL_RCC_ClockConfig+0x1cc>)
 8001d20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001d22:	4b09      	ldr	r3, [pc, #36]	; (8001d48 <HAL_RCC_ClockConfig+0x1d0>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7fe fdf8 	bl	800091c <HAL_InitTick>

  return HAL_OK;
 8001d2c:	2300      	movs	r3, #0
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3710      	adds	r7, #16
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	40022000 	.word	0x40022000
 8001d3c:	40021000 	.word	0x40021000
 8001d40:	08003658 	.word	0x08003658
 8001d44:	20000000 	.word	0x20000000
 8001d48:	20000004 	.word	0x20000004

08001d4c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d4c:	b490      	push	{r4, r7}
 8001d4e:	b08a      	sub	sp, #40	; 0x28
 8001d50:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001d52:	4b2a      	ldr	r3, [pc, #168]	; (8001dfc <HAL_RCC_GetSysClockFreq+0xb0>)
 8001d54:	1d3c      	adds	r4, r7, #4
 8001d56:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d58:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001d5c:	f240 2301 	movw	r3, #513	; 0x201
 8001d60:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d62:	2300      	movs	r3, #0
 8001d64:	61fb      	str	r3, [r7, #28]
 8001d66:	2300      	movs	r3, #0
 8001d68:	61bb      	str	r3, [r7, #24]
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	627b      	str	r3, [r7, #36]	; 0x24
 8001d6e:	2300      	movs	r3, #0
 8001d70:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001d72:	2300      	movs	r3, #0
 8001d74:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001d76:	4b22      	ldr	r3, [pc, #136]	; (8001e00 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d7c:	69fb      	ldr	r3, [r7, #28]
 8001d7e:	f003 030c 	and.w	r3, r3, #12
 8001d82:	2b04      	cmp	r3, #4
 8001d84:	d002      	beq.n	8001d8c <HAL_RCC_GetSysClockFreq+0x40>
 8001d86:	2b08      	cmp	r3, #8
 8001d88:	d003      	beq.n	8001d92 <HAL_RCC_GetSysClockFreq+0x46>
 8001d8a:	e02d      	b.n	8001de8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d8c:	4b1d      	ldr	r3, [pc, #116]	; (8001e04 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d8e:	623b      	str	r3, [r7, #32]
      break;
 8001d90:	e02d      	b.n	8001dee <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001d92:	69fb      	ldr	r3, [r7, #28]
 8001d94:	0c9b      	lsrs	r3, r3, #18
 8001d96:	f003 030f 	and.w	r3, r3, #15
 8001d9a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001d9e:	4413      	add	r3, r2
 8001da0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001da4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001da6:	69fb      	ldr	r3, [r7, #28]
 8001da8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d013      	beq.n	8001dd8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001db0:	4b13      	ldr	r3, [pc, #76]	; (8001e00 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	0c5b      	lsrs	r3, r3, #17
 8001db6:	f003 0301 	and.w	r3, r3, #1
 8001dba:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001dbe:	4413      	add	r3, r2
 8001dc0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001dc4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	4a0e      	ldr	r2, [pc, #56]	; (8001e04 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001dca:	fb02 f203 	mul.w	r2, r2, r3
 8001dce:	69bb      	ldr	r3, [r7, #24]
 8001dd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dd4:	627b      	str	r3, [r7, #36]	; 0x24
 8001dd6:	e004      	b.n	8001de2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	4a0b      	ldr	r2, [pc, #44]	; (8001e08 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001ddc:	fb02 f303 	mul.w	r3, r2, r3
 8001de0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de4:	623b      	str	r3, [r7, #32]
      break;
 8001de6:	e002      	b.n	8001dee <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001de8:	4b06      	ldr	r3, [pc, #24]	; (8001e04 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001dea:	623b      	str	r3, [r7, #32]
      break;
 8001dec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001dee:	6a3b      	ldr	r3, [r7, #32]
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	3728      	adds	r7, #40	; 0x28
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bc90      	pop	{r4, r7}
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	08003648 	.word	0x08003648
 8001e00:	40021000 	.word	0x40021000
 8001e04:	007a1200 	.word	0x007a1200
 8001e08:	003d0900 	.word	0x003d0900

08001e0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e10:	4b02      	ldr	r3, [pc, #8]	; (8001e1c <HAL_RCC_GetHCLKFreq+0x10>)
 8001e12:	681b      	ldr	r3, [r3, #0]
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bc80      	pop	{r7}
 8001e1a:	4770      	bx	lr
 8001e1c:	20000000 	.word	0x20000000

08001e20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e24:	f7ff fff2 	bl	8001e0c <HAL_RCC_GetHCLKFreq>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	4b05      	ldr	r3, [pc, #20]	; (8001e40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	0a1b      	lsrs	r3, r3, #8
 8001e30:	f003 0307 	and.w	r3, r3, #7
 8001e34:	4903      	ldr	r1, [pc, #12]	; (8001e44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e36:	5ccb      	ldrb	r3, [r1, r3]
 8001e38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	40021000 	.word	0x40021000
 8001e44:	08003668 	.word	0x08003668

08001e48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e4c:	f7ff ffde 	bl	8001e0c <HAL_RCC_GetHCLKFreq>
 8001e50:	4602      	mov	r2, r0
 8001e52:	4b05      	ldr	r3, [pc, #20]	; (8001e68 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	0adb      	lsrs	r3, r3, #11
 8001e58:	f003 0307 	and.w	r3, r3, #7
 8001e5c:	4903      	ldr	r1, [pc, #12]	; (8001e6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e5e:	5ccb      	ldrb	r3, [r1, r3]
 8001e60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	40021000 	.word	0x40021000
 8001e6c:	08003668 	.word	0x08003668

08001e70 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b085      	sub	sp, #20
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001e78:	4b0a      	ldr	r3, [pc, #40]	; (8001ea4 <RCC_Delay+0x34>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a0a      	ldr	r2, [pc, #40]	; (8001ea8 <RCC_Delay+0x38>)
 8001e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e82:	0a5b      	lsrs	r3, r3, #9
 8001e84:	687a      	ldr	r2, [r7, #4]
 8001e86:	fb02 f303 	mul.w	r3, r2, r3
 8001e8a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001e8c:	bf00      	nop
  }
  while (Delay --);
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	1e5a      	subs	r2, r3, #1
 8001e92:	60fa      	str	r2, [r7, #12]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d1f9      	bne.n	8001e8c <RCC_Delay+0x1c>
}
 8001e98:	bf00      	nop
 8001e9a:	bf00      	nop
 8001e9c:	3714      	adds	r7, #20
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bc80      	pop	{r7}
 8001ea2:	4770      	bx	lr
 8001ea4:	20000000 	.word	0x20000000
 8001ea8:	10624dd3 	.word	0x10624dd3

08001eac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d101      	bne.n	8001ebe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	e041      	b.n	8001f42 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d106      	bne.n	8001ed8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f7fe fbf4 	bl	80006c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2202      	movs	r2, #2
 8001edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681a      	ldr	r2, [r3, #0]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	3304      	adds	r3, #4
 8001ee8:	4619      	mov	r1, r3
 8001eea:	4610      	mov	r0, r2
 8001eec:	f000 fa70 	bl	80023d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2201      	movs	r2, #1
 8001efc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2201      	movs	r2, #1
 8001f04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2201      	movs	r2, #1
 8001f14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2201      	movs	r2, #1
 8001f24:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2201      	movs	r2, #1
 8001f34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f40:	2300      	movs	r3, #0
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3708      	adds	r7, #8
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
	...

08001f4c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b085      	sub	sp, #20
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d001      	beq.n	8001f64 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f60:	2301      	movs	r3, #1
 8001f62:	e03a      	b.n	8001fda <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2202      	movs	r2, #2
 8001f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	68da      	ldr	r2, [r3, #12]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f042 0201 	orr.w	r2, r2, #1
 8001f7a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a18      	ldr	r2, [pc, #96]	; (8001fe4 <HAL_TIM_Base_Start_IT+0x98>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d00e      	beq.n	8001fa4 <HAL_TIM_Base_Start_IT+0x58>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f8e:	d009      	beq.n	8001fa4 <HAL_TIM_Base_Start_IT+0x58>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a14      	ldr	r2, [pc, #80]	; (8001fe8 <HAL_TIM_Base_Start_IT+0x9c>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d004      	beq.n	8001fa4 <HAL_TIM_Base_Start_IT+0x58>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a13      	ldr	r2, [pc, #76]	; (8001fec <HAL_TIM_Base_Start_IT+0xa0>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d111      	bne.n	8001fc8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	f003 0307 	and.w	r3, r3, #7
 8001fae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	2b06      	cmp	r3, #6
 8001fb4:	d010      	beq.n	8001fd8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f042 0201 	orr.w	r2, r2, #1
 8001fc4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fc6:	e007      	b.n	8001fd8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f042 0201 	orr.w	r2, r2, #1
 8001fd6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001fd8:	2300      	movs	r3, #0
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3714      	adds	r7, #20
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bc80      	pop	{r7}
 8001fe2:	4770      	bx	lr
 8001fe4:	40012c00 	.word	0x40012c00
 8001fe8:	40000400 	.word	0x40000400
 8001fec:	40000800 	.word	0x40000800

08001ff0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	691b      	ldr	r3, [r3, #16]
 8001ffe:	f003 0302 	and.w	r3, r3, #2
 8002002:	2b02      	cmp	r3, #2
 8002004:	d122      	bne.n	800204c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	f003 0302 	and.w	r3, r3, #2
 8002010:	2b02      	cmp	r3, #2
 8002012:	d11b      	bne.n	800204c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f06f 0202 	mvn.w	r2, #2
 800201c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2201      	movs	r2, #1
 8002022:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	699b      	ldr	r3, [r3, #24]
 800202a:	f003 0303 	and.w	r3, r3, #3
 800202e:	2b00      	cmp	r3, #0
 8002030:	d003      	beq.n	800203a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f000 f9b1 	bl	800239a <HAL_TIM_IC_CaptureCallback>
 8002038:	e005      	b.n	8002046 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800203a:	6878      	ldr	r0, [r7, #4]
 800203c:	f000 f9a4 	bl	8002388 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002040:	6878      	ldr	r0, [r7, #4]
 8002042:	f000 f9b3 	bl	80023ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2200      	movs	r2, #0
 800204a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	691b      	ldr	r3, [r3, #16]
 8002052:	f003 0304 	and.w	r3, r3, #4
 8002056:	2b04      	cmp	r3, #4
 8002058:	d122      	bne.n	80020a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	68db      	ldr	r3, [r3, #12]
 8002060:	f003 0304 	and.w	r3, r3, #4
 8002064:	2b04      	cmp	r3, #4
 8002066:	d11b      	bne.n	80020a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f06f 0204 	mvn.w	r2, #4
 8002070:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2202      	movs	r2, #2
 8002076:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	699b      	ldr	r3, [r3, #24]
 800207e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002082:	2b00      	cmp	r3, #0
 8002084:	d003      	beq.n	800208e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f000 f987 	bl	800239a <HAL_TIM_IC_CaptureCallback>
 800208c:	e005      	b.n	800209a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f000 f97a 	bl	8002388 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f000 f989 	bl	80023ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2200      	movs	r2, #0
 800209e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	691b      	ldr	r3, [r3, #16]
 80020a6:	f003 0308 	and.w	r3, r3, #8
 80020aa:	2b08      	cmp	r3, #8
 80020ac:	d122      	bne.n	80020f4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	f003 0308 	and.w	r3, r3, #8
 80020b8:	2b08      	cmp	r3, #8
 80020ba:	d11b      	bne.n	80020f4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f06f 0208 	mvn.w	r2, #8
 80020c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2204      	movs	r2, #4
 80020ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	69db      	ldr	r3, [r3, #28]
 80020d2:	f003 0303 	and.w	r3, r3, #3
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d003      	beq.n	80020e2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f000 f95d 	bl	800239a <HAL_TIM_IC_CaptureCallback>
 80020e0:	e005      	b.n	80020ee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f000 f950 	bl	8002388 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f000 f95f 	bl	80023ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2200      	movs	r2, #0
 80020f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	691b      	ldr	r3, [r3, #16]
 80020fa:	f003 0310 	and.w	r3, r3, #16
 80020fe:	2b10      	cmp	r3, #16
 8002100:	d122      	bne.n	8002148 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	f003 0310 	and.w	r3, r3, #16
 800210c:	2b10      	cmp	r3, #16
 800210e:	d11b      	bne.n	8002148 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f06f 0210 	mvn.w	r2, #16
 8002118:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2208      	movs	r2, #8
 800211e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	69db      	ldr	r3, [r3, #28]
 8002126:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800212a:	2b00      	cmp	r3, #0
 800212c:	d003      	beq.n	8002136 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f000 f933 	bl	800239a <HAL_TIM_IC_CaptureCallback>
 8002134:	e005      	b.n	8002142 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002136:	6878      	ldr	r0, [r7, #4]
 8002138:	f000 f926 	bl	8002388 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	f000 f935 	bl	80023ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2200      	movs	r2, #0
 8002146:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	691b      	ldr	r3, [r3, #16]
 800214e:	f003 0301 	and.w	r3, r3, #1
 8002152:	2b01      	cmp	r3, #1
 8002154:	d10e      	bne.n	8002174 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	68db      	ldr	r3, [r3, #12]
 800215c:	f003 0301 	and.w	r3, r3, #1
 8002160:	2b01      	cmp	r3, #1
 8002162:	d107      	bne.n	8002174 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f06f 0201 	mvn.w	r2, #1
 800216c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800216e:	6878      	ldr	r0, [r7, #4]
 8002170:	f7fd ffec 	bl	800014c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	691b      	ldr	r3, [r3, #16]
 800217a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800217e:	2b80      	cmp	r3, #128	; 0x80
 8002180:	d10e      	bne.n	80021a0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800218c:	2b80      	cmp	r3, #128	; 0x80
 800218e:	d107      	bne.n	80021a0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002198:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f000 fa77 	bl	800268e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	691b      	ldr	r3, [r3, #16]
 80021a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021aa:	2b40      	cmp	r3, #64	; 0x40
 80021ac:	d10e      	bne.n	80021cc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	68db      	ldr	r3, [r3, #12]
 80021b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021b8:	2b40      	cmp	r3, #64	; 0x40
 80021ba:	d107      	bne.n	80021cc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80021c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f000 f8f9 	bl	80023be <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	691b      	ldr	r3, [r3, #16]
 80021d2:	f003 0320 	and.w	r3, r3, #32
 80021d6:	2b20      	cmp	r3, #32
 80021d8:	d10e      	bne.n	80021f8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	68db      	ldr	r3, [r3, #12]
 80021e0:	f003 0320 	and.w	r3, r3, #32
 80021e4:	2b20      	cmp	r3, #32
 80021e6:	d107      	bne.n	80021f8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f06f 0220 	mvn.w	r2, #32
 80021f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f000 fa42 	bl	800267c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80021f8:	bf00      	nop
 80021fa:	3708      	adds	r7, #8
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}

08002200 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b084      	sub	sp, #16
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
 8002208:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002210:	2b01      	cmp	r3, #1
 8002212:	d101      	bne.n	8002218 <HAL_TIM_ConfigClockSource+0x18>
 8002214:	2302      	movs	r3, #2
 8002216:	e0b3      	b.n	8002380 <HAL_TIM_ConfigClockSource+0x180>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2201      	movs	r2, #1
 800221c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2202      	movs	r2, #2
 8002224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002236:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800223e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	68fa      	ldr	r2, [r7, #12]
 8002246:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002250:	d03e      	beq.n	80022d0 <HAL_TIM_ConfigClockSource+0xd0>
 8002252:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002256:	f200 8087 	bhi.w	8002368 <HAL_TIM_ConfigClockSource+0x168>
 800225a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800225e:	f000 8085 	beq.w	800236c <HAL_TIM_ConfigClockSource+0x16c>
 8002262:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002266:	d87f      	bhi.n	8002368 <HAL_TIM_ConfigClockSource+0x168>
 8002268:	2b70      	cmp	r3, #112	; 0x70
 800226a:	d01a      	beq.n	80022a2 <HAL_TIM_ConfigClockSource+0xa2>
 800226c:	2b70      	cmp	r3, #112	; 0x70
 800226e:	d87b      	bhi.n	8002368 <HAL_TIM_ConfigClockSource+0x168>
 8002270:	2b60      	cmp	r3, #96	; 0x60
 8002272:	d050      	beq.n	8002316 <HAL_TIM_ConfigClockSource+0x116>
 8002274:	2b60      	cmp	r3, #96	; 0x60
 8002276:	d877      	bhi.n	8002368 <HAL_TIM_ConfigClockSource+0x168>
 8002278:	2b50      	cmp	r3, #80	; 0x50
 800227a:	d03c      	beq.n	80022f6 <HAL_TIM_ConfigClockSource+0xf6>
 800227c:	2b50      	cmp	r3, #80	; 0x50
 800227e:	d873      	bhi.n	8002368 <HAL_TIM_ConfigClockSource+0x168>
 8002280:	2b40      	cmp	r3, #64	; 0x40
 8002282:	d058      	beq.n	8002336 <HAL_TIM_ConfigClockSource+0x136>
 8002284:	2b40      	cmp	r3, #64	; 0x40
 8002286:	d86f      	bhi.n	8002368 <HAL_TIM_ConfigClockSource+0x168>
 8002288:	2b30      	cmp	r3, #48	; 0x30
 800228a:	d064      	beq.n	8002356 <HAL_TIM_ConfigClockSource+0x156>
 800228c:	2b30      	cmp	r3, #48	; 0x30
 800228e:	d86b      	bhi.n	8002368 <HAL_TIM_ConfigClockSource+0x168>
 8002290:	2b20      	cmp	r3, #32
 8002292:	d060      	beq.n	8002356 <HAL_TIM_ConfigClockSource+0x156>
 8002294:	2b20      	cmp	r3, #32
 8002296:	d867      	bhi.n	8002368 <HAL_TIM_ConfigClockSource+0x168>
 8002298:	2b00      	cmp	r3, #0
 800229a:	d05c      	beq.n	8002356 <HAL_TIM_ConfigClockSource+0x156>
 800229c:	2b10      	cmp	r3, #16
 800229e:	d05a      	beq.n	8002356 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80022a0:	e062      	b.n	8002368 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6818      	ldr	r0, [r3, #0]
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	6899      	ldr	r1, [r3, #8]
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	685a      	ldr	r2, [r3, #4]
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	68db      	ldr	r3, [r3, #12]
 80022b2:	f000 f966 	bl	8002582 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80022c4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	68fa      	ldr	r2, [r7, #12]
 80022cc:	609a      	str	r2, [r3, #8]
      break;
 80022ce:	e04e      	b.n	800236e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6818      	ldr	r0, [r3, #0]
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	6899      	ldr	r1, [r3, #8]
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	685a      	ldr	r2, [r3, #4]
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	f000 f94f 	bl	8002582 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	689a      	ldr	r2, [r3, #8]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80022f2:	609a      	str	r2, [r3, #8]
      break;
 80022f4:	e03b      	b.n	800236e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6818      	ldr	r0, [r3, #0]
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	6859      	ldr	r1, [r3, #4]
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	68db      	ldr	r3, [r3, #12]
 8002302:	461a      	mov	r2, r3
 8002304:	f000 f8c6 	bl	8002494 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	2150      	movs	r1, #80	; 0x50
 800230e:	4618      	mov	r0, r3
 8002310:	f000 f91d 	bl	800254e <TIM_ITRx_SetConfig>
      break;
 8002314:	e02b      	b.n	800236e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6818      	ldr	r0, [r3, #0]
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	6859      	ldr	r1, [r3, #4]
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	68db      	ldr	r3, [r3, #12]
 8002322:	461a      	mov	r2, r3
 8002324:	f000 f8e4 	bl	80024f0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2160      	movs	r1, #96	; 0x60
 800232e:	4618      	mov	r0, r3
 8002330:	f000 f90d 	bl	800254e <TIM_ITRx_SetConfig>
      break;
 8002334:	e01b      	b.n	800236e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6818      	ldr	r0, [r3, #0]
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	6859      	ldr	r1, [r3, #4]
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	68db      	ldr	r3, [r3, #12]
 8002342:	461a      	mov	r2, r3
 8002344:	f000 f8a6 	bl	8002494 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	2140      	movs	r1, #64	; 0x40
 800234e:	4618      	mov	r0, r3
 8002350:	f000 f8fd 	bl	800254e <TIM_ITRx_SetConfig>
      break;
 8002354:	e00b      	b.n	800236e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4619      	mov	r1, r3
 8002360:	4610      	mov	r0, r2
 8002362:	f000 f8f4 	bl	800254e <TIM_ITRx_SetConfig>
        break;
 8002366:	e002      	b.n	800236e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002368:	bf00      	nop
 800236a:	e000      	b.n	800236e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800236c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2201      	movs	r2, #1
 8002372:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2200      	movs	r2, #0
 800237a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800237e:	2300      	movs	r3, #0
}
 8002380:	4618      	mov	r0, r3
 8002382:	3710      	adds	r7, #16
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}

08002388 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002390:	bf00      	nop
 8002392:	370c      	adds	r7, #12
 8002394:	46bd      	mov	sp, r7
 8002396:	bc80      	pop	{r7}
 8002398:	4770      	bx	lr

0800239a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800239a:	b480      	push	{r7}
 800239c:	b083      	sub	sp, #12
 800239e:	af00      	add	r7, sp, #0
 80023a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80023a2:	bf00      	nop
 80023a4:	370c      	adds	r7, #12
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bc80      	pop	{r7}
 80023aa:	4770      	bx	lr

080023ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80023b4:	bf00      	nop
 80023b6:	370c      	adds	r7, #12
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bc80      	pop	{r7}
 80023bc:	4770      	bx	lr

080023be <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80023be:	b480      	push	{r7}
 80023c0:	b083      	sub	sp, #12
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80023c6:	bf00      	nop
 80023c8:	370c      	adds	r7, #12
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bc80      	pop	{r7}
 80023ce:	4770      	bx	lr

080023d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b085      	sub	sp, #20
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
 80023d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	4a29      	ldr	r2, [pc, #164]	; (8002488 <TIM_Base_SetConfig+0xb8>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d00b      	beq.n	8002400 <TIM_Base_SetConfig+0x30>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023ee:	d007      	beq.n	8002400 <TIM_Base_SetConfig+0x30>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	4a26      	ldr	r2, [pc, #152]	; (800248c <TIM_Base_SetConfig+0xbc>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d003      	beq.n	8002400 <TIM_Base_SetConfig+0x30>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	4a25      	ldr	r2, [pc, #148]	; (8002490 <TIM_Base_SetConfig+0xc0>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d108      	bne.n	8002412 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002406:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	68fa      	ldr	r2, [r7, #12]
 800240e:	4313      	orrs	r3, r2
 8002410:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a1c      	ldr	r2, [pc, #112]	; (8002488 <TIM_Base_SetConfig+0xb8>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d00b      	beq.n	8002432 <TIM_Base_SetConfig+0x62>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002420:	d007      	beq.n	8002432 <TIM_Base_SetConfig+0x62>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4a19      	ldr	r2, [pc, #100]	; (800248c <TIM_Base_SetConfig+0xbc>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d003      	beq.n	8002432 <TIM_Base_SetConfig+0x62>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a18      	ldr	r2, [pc, #96]	; (8002490 <TIM_Base_SetConfig+0xc0>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d108      	bne.n	8002444 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002438:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	68db      	ldr	r3, [r3, #12]
 800243e:	68fa      	ldr	r2, [r7, #12]
 8002440:	4313      	orrs	r3, r2
 8002442:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	695b      	ldr	r3, [r3, #20]
 800244e:	4313      	orrs	r3, r2
 8002450:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	68fa      	ldr	r2, [r7, #12]
 8002456:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	689a      	ldr	r2, [r3, #8]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	681a      	ldr	r2, [r3, #0]
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	4a07      	ldr	r2, [pc, #28]	; (8002488 <TIM_Base_SetConfig+0xb8>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d103      	bne.n	8002478 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	691a      	ldr	r2, [r3, #16]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2201      	movs	r2, #1
 800247c:	615a      	str	r2, [r3, #20]
}
 800247e:	bf00      	nop
 8002480:	3714      	adds	r7, #20
 8002482:	46bd      	mov	sp, r7
 8002484:	bc80      	pop	{r7}
 8002486:	4770      	bx	lr
 8002488:	40012c00 	.word	0x40012c00
 800248c:	40000400 	.word	0x40000400
 8002490:	40000800 	.word	0x40000800

08002494 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002494:	b480      	push	{r7}
 8002496:	b087      	sub	sp, #28
 8002498:	af00      	add	r7, sp, #0
 800249a:	60f8      	str	r0, [r7, #12]
 800249c:	60b9      	str	r1, [r7, #8]
 800249e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	6a1b      	ldr	r3, [r3, #32]
 80024a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	6a1b      	ldr	r3, [r3, #32]
 80024aa:	f023 0201 	bic.w	r2, r3, #1
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	699b      	ldr	r3, [r3, #24]
 80024b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80024be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	011b      	lsls	r3, r3, #4
 80024c4:	693a      	ldr	r2, [r7, #16]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	f023 030a 	bic.w	r3, r3, #10
 80024d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80024d2:	697a      	ldr	r2, [r7, #20]
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	4313      	orrs	r3, r2
 80024d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	693a      	ldr	r2, [r7, #16]
 80024de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	697a      	ldr	r2, [r7, #20]
 80024e4:	621a      	str	r2, [r3, #32]
}
 80024e6:	bf00      	nop
 80024e8:	371c      	adds	r7, #28
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bc80      	pop	{r7}
 80024ee:	4770      	bx	lr

080024f0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b087      	sub	sp, #28
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	60f8      	str	r0, [r7, #12]
 80024f8:	60b9      	str	r1, [r7, #8]
 80024fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	6a1b      	ldr	r3, [r3, #32]
 8002500:	f023 0210 	bic.w	r2, r3, #16
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	699b      	ldr	r3, [r3, #24]
 800250c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	6a1b      	ldr	r3, [r3, #32]
 8002512:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800251a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	031b      	lsls	r3, r3, #12
 8002520:	697a      	ldr	r2, [r7, #20]
 8002522:	4313      	orrs	r3, r2
 8002524:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800252c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	011b      	lsls	r3, r3, #4
 8002532:	693a      	ldr	r2, [r7, #16]
 8002534:	4313      	orrs	r3, r2
 8002536:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	697a      	ldr	r2, [r7, #20]
 800253c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	693a      	ldr	r2, [r7, #16]
 8002542:	621a      	str	r2, [r3, #32]
}
 8002544:	bf00      	nop
 8002546:	371c      	adds	r7, #28
 8002548:	46bd      	mov	sp, r7
 800254a:	bc80      	pop	{r7}
 800254c:	4770      	bx	lr

0800254e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800254e:	b480      	push	{r7}
 8002550:	b085      	sub	sp, #20
 8002552:	af00      	add	r7, sp, #0
 8002554:	6078      	str	r0, [r7, #4]
 8002556:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002564:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002566:	683a      	ldr	r2, [r7, #0]
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	4313      	orrs	r3, r2
 800256c:	f043 0307 	orr.w	r3, r3, #7
 8002570:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	68fa      	ldr	r2, [r7, #12]
 8002576:	609a      	str	r2, [r3, #8]
}
 8002578:	bf00      	nop
 800257a:	3714      	adds	r7, #20
 800257c:	46bd      	mov	sp, r7
 800257e:	bc80      	pop	{r7}
 8002580:	4770      	bx	lr

08002582 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002582:	b480      	push	{r7}
 8002584:	b087      	sub	sp, #28
 8002586:	af00      	add	r7, sp, #0
 8002588:	60f8      	str	r0, [r7, #12]
 800258a:	60b9      	str	r1, [r7, #8]
 800258c:	607a      	str	r2, [r7, #4]
 800258e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800259c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	021a      	lsls	r2, r3, #8
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	431a      	orrs	r2, r3
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	4313      	orrs	r3, r2
 80025aa:	697a      	ldr	r2, [r7, #20]
 80025ac:	4313      	orrs	r3, r2
 80025ae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	697a      	ldr	r2, [r7, #20]
 80025b4:	609a      	str	r2, [r3, #8]
}
 80025b6:	bf00      	nop
 80025b8:	371c      	adds	r7, #28
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bc80      	pop	{r7}
 80025be:	4770      	bx	lr

080025c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b085      	sub	sp, #20
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025d0:	2b01      	cmp	r3, #1
 80025d2:	d101      	bne.n	80025d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80025d4:	2302      	movs	r3, #2
 80025d6:	e046      	b.n	8002666 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2201      	movs	r2, #1
 80025dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2202      	movs	r2, #2
 80025e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	68fa      	ldr	r2, [r7, #12]
 8002606:	4313      	orrs	r3, r2
 8002608:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	68fa      	ldr	r2, [r7, #12]
 8002610:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a16      	ldr	r2, [pc, #88]	; (8002670 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d00e      	beq.n	800263a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002624:	d009      	beq.n	800263a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a12      	ldr	r2, [pc, #72]	; (8002674 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d004      	beq.n	800263a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a10      	ldr	r2, [pc, #64]	; (8002678 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d10c      	bne.n	8002654 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002640:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	68ba      	ldr	r2, [r7, #8]
 8002648:	4313      	orrs	r3, r2
 800264a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	68ba      	ldr	r2, [r7, #8]
 8002652:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2201      	movs	r2, #1
 8002658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2200      	movs	r2, #0
 8002660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002664:	2300      	movs	r3, #0
}
 8002666:	4618      	mov	r0, r3
 8002668:	3714      	adds	r7, #20
 800266a:	46bd      	mov	sp, r7
 800266c:	bc80      	pop	{r7}
 800266e:	4770      	bx	lr
 8002670:	40012c00 	.word	0x40012c00
 8002674:	40000400 	.word	0x40000400
 8002678:	40000800 	.word	0x40000800

0800267c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002684:	bf00      	nop
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	bc80      	pop	{r7}
 800268c:	4770      	bx	lr

0800268e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800268e:	b480      	push	{r7}
 8002690:	b083      	sub	sp, #12
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002696:	bf00      	nop
 8002698:	370c      	adds	r7, #12
 800269a:	46bd      	mov	sp, r7
 800269c:	bc80      	pop	{r7}
 800269e:	4770      	bx	lr

080026a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d101      	bne.n	80026b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e03f      	b.n	8002732 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d106      	bne.n	80026cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2200      	movs	r2, #0
 80026c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f7fe f81e 	bl	8000708 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2224      	movs	r2, #36	; 0x24
 80026d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	68da      	ldr	r2, [r3, #12]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80026e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	f000 faa1 	bl	8002c2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	691a      	ldr	r2, [r3, #16]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80026f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	695a      	ldr	r2, [r3, #20]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002708:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	68da      	ldr	r2, [r3, #12]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002718:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2220      	movs	r2, #32
 8002724:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2220      	movs	r2, #32
 800272c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	3708      	adds	r7, #8
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}

0800273a <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800273a:	b480      	push	{r7}
 800273c:	b085      	sub	sp, #20
 800273e:	af00      	add	r7, sp, #0
 8002740:	60f8      	str	r0, [r7, #12]
 8002742:	60b9      	str	r1, [r7, #8]
 8002744:	4613      	mov	r3, r2
 8002746:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800274e:	b2db      	uxtb	r3, r3
 8002750:	2b20      	cmp	r3, #32
 8002752:	d130      	bne.n	80027b6 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d002      	beq.n	8002760 <HAL_UART_Transmit_IT+0x26>
 800275a:	88fb      	ldrh	r3, [r7, #6]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d101      	bne.n	8002764 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	e029      	b.n	80027b8 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800276a:	2b01      	cmp	r3, #1
 800276c:	d101      	bne.n	8002772 <HAL_UART_Transmit_IT+0x38>
 800276e:	2302      	movs	r3, #2
 8002770:	e022      	b.n	80027b8 <HAL_UART_Transmit_IT+0x7e>
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2201      	movs	r2, #1
 8002776:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	68ba      	ldr	r2, [r7, #8]
 800277e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	88fa      	ldrh	r2, [r7, #6]
 8002784:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	88fa      	ldrh	r2, [r7, #6]
 800278a:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2200      	movs	r2, #0
 8002790:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2221      	movs	r2, #33	; 0x21
 8002796:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	2200      	movs	r2, #0
 800279e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	68da      	ldr	r2, [r3, #12]
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80027b0:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80027b2:	2300      	movs	r3, #0
 80027b4:	e000      	b.n	80027b8 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80027b6:	2302      	movs	r3, #2
  }
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3714      	adds	r7, #20
 80027bc:	46bd      	mov	sp, r7
 80027be:	bc80      	pop	{r7}
 80027c0:	4770      	bx	lr
	...

080027c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b088      	sub	sp, #32
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	695b      	ldr	r3, [r3, #20]
 80027e2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80027e4:	2300      	movs	r3, #0
 80027e6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80027e8:	2300      	movs	r3, #0
 80027ea:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80027ec:	69fb      	ldr	r3, [r7, #28]
 80027ee:	f003 030f 	and.w	r3, r3, #15
 80027f2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d10d      	bne.n	8002816 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	f003 0320 	and.w	r3, r3, #32
 8002800:	2b00      	cmp	r3, #0
 8002802:	d008      	beq.n	8002816 <HAL_UART_IRQHandler+0x52>
 8002804:	69bb      	ldr	r3, [r7, #24]
 8002806:	f003 0320 	and.w	r3, r3, #32
 800280a:	2b00      	cmp	r3, #0
 800280c:	d003      	beq.n	8002816 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f000 f98b 	bl	8002b2a <UART_Receive_IT>
      return;
 8002814:	e0d0      	b.n	80029b8 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	2b00      	cmp	r3, #0
 800281a:	f000 80b0 	beq.w	800297e <HAL_UART_IRQHandler+0x1ba>
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	f003 0301 	and.w	r3, r3, #1
 8002824:	2b00      	cmp	r3, #0
 8002826:	d105      	bne.n	8002834 <HAL_UART_IRQHandler+0x70>
 8002828:	69bb      	ldr	r3, [r7, #24]
 800282a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800282e:	2b00      	cmp	r3, #0
 8002830:	f000 80a5 	beq.w	800297e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002834:	69fb      	ldr	r3, [r7, #28]
 8002836:	f003 0301 	and.w	r3, r3, #1
 800283a:	2b00      	cmp	r3, #0
 800283c:	d00a      	beq.n	8002854 <HAL_UART_IRQHandler+0x90>
 800283e:	69bb      	ldr	r3, [r7, #24]
 8002840:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002844:	2b00      	cmp	r3, #0
 8002846:	d005      	beq.n	8002854 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800284c:	f043 0201 	orr.w	r2, r3, #1
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	f003 0304 	and.w	r3, r3, #4
 800285a:	2b00      	cmp	r3, #0
 800285c:	d00a      	beq.n	8002874 <HAL_UART_IRQHandler+0xb0>
 800285e:	697b      	ldr	r3, [r7, #20]
 8002860:	f003 0301 	and.w	r3, r3, #1
 8002864:	2b00      	cmp	r3, #0
 8002866:	d005      	beq.n	8002874 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800286c:	f043 0202 	orr.w	r2, r3, #2
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	f003 0302 	and.w	r3, r3, #2
 800287a:	2b00      	cmp	r3, #0
 800287c:	d00a      	beq.n	8002894 <HAL_UART_IRQHandler+0xd0>
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	f003 0301 	and.w	r3, r3, #1
 8002884:	2b00      	cmp	r3, #0
 8002886:	d005      	beq.n	8002894 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800288c:	f043 0204 	orr.w	r2, r3, #4
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	f003 0308 	and.w	r3, r3, #8
 800289a:	2b00      	cmp	r3, #0
 800289c:	d00f      	beq.n	80028be <HAL_UART_IRQHandler+0xfa>
 800289e:	69bb      	ldr	r3, [r7, #24]
 80028a0:	f003 0320 	and.w	r3, r3, #32
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d104      	bne.n	80028b2 <HAL_UART_IRQHandler+0xee>
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d005      	beq.n	80028be <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028b6:	f043 0208 	orr.w	r2, r3, #8
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d077      	beq.n	80029b6 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	f003 0320 	and.w	r3, r3, #32
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d007      	beq.n	80028e0 <HAL_UART_IRQHandler+0x11c>
 80028d0:	69bb      	ldr	r3, [r7, #24]
 80028d2:	f003 0320 	and.w	r3, r3, #32
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d002      	beq.n	80028e0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f000 f925 	bl	8002b2a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	695b      	ldr	r3, [r3, #20]
 80028e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	bf14      	ite	ne
 80028ee:	2301      	movne	r3, #1
 80028f0:	2300      	moveq	r3, #0
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028fa:	f003 0308 	and.w	r3, r3, #8
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d102      	bne.n	8002908 <HAL_UART_IRQHandler+0x144>
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d031      	beq.n	800296c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	f000 f876 	bl	80029fa <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	695b      	ldr	r3, [r3, #20]
 8002914:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002918:	2b00      	cmp	r3, #0
 800291a:	d023      	beq.n	8002964 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	695a      	ldr	r2, [r3, #20]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800292a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002930:	2b00      	cmp	r3, #0
 8002932:	d013      	beq.n	800295c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002938:	4a21      	ldr	r2, [pc, #132]	; (80029c0 <HAL_UART_IRQHandler+0x1fc>)
 800293a:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002940:	4618      	mov	r0, r3
 8002942:	f7fe fc6f 	bl	8001224 <HAL_DMA_Abort_IT>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d016      	beq.n	800297a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002950:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002952:	687a      	ldr	r2, [r7, #4]
 8002954:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002956:	4610      	mov	r0, r2
 8002958:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800295a:	e00e      	b.n	800297a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f000 f843 	bl	80029e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002962:	e00a      	b.n	800297a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002964:	6878      	ldr	r0, [r7, #4]
 8002966:	f000 f83f 	bl	80029e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800296a:	e006      	b.n	800297a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800296c:	6878      	ldr	r0, [r7, #4]
 800296e:	f000 f83b 	bl	80029e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2200      	movs	r2, #0
 8002976:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8002978:	e01d      	b.n	80029b6 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800297a:	bf00      	nop
    return;
 800297c:	e01b      	b.n	80029b6 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002984:	2b00      	cmp	r3, #0
 8002986:	d008      	beq.n	800299a <HAL_UART_IRQHandler+0x1d6>
 8002988:	69bb      	ldr	r3, [r7, #24]
 800298a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800298e:	2b00      	cmp	r3, #0
 8002990:	d003      	beq.n	800299a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f000 f862 	bl	8002a5c <UART_Transmit_IT>
    return;
 8002998:	e00e      	b.n	80029b8 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800299a:	69fb      	ldr	r3, [r7, #28]
 800299c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d009      	beq.n	80029b8 <HAL_UART_IRQHandler+0x1f4>
 80029a4:	69bb      	ldr	r3, [r7, #24]
 80029a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d004      	beq.n	80029b8 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f000 f8a3 	bl	8002afa <UART_EndTransmit_IT>
    return;
 80029b4:	e000      	b.n	80029b8 <HAL_UART_IRQHandler+0x1f4>
    return;
 80029b6:	bf00      	nop
  }
}
 80029b8:	3720      	adds	r7, #32
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	08002a35 	.word	0x08002a35

080029c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b083      	sub	sp, #12
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80029cc:	bf00      	nop
 80029ce:	370c      	adds	r7, #12
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bc80      	pop	{r7}
 80029d4:	4770      	bx	lr

080029d6 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80029d6:	b480      	push	{r7}
 80029d8:	b083      	sub	sp, #12
 80029da:	af00      	add	r7, sp, #0
 80029dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80029de:	bf00      	nop
 80029e0:	370c      	adds	r7, #12
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bc80      	pop	{r7}
 80029e6:	4770      	bx	lr

080029e8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80029f0:	bf00      	nop
 80029f2:	370c      	adds	r7, #12
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bc80      	pop	{r7}
 80029f8:	4770      	bx	lr

080029fa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80029fa:	b480      	push	{r7}
 80029fc:	b083      	sub	sp, #12
 80029fe:	af00      	add	r7, sp, #0
 8002a00:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	68da      	ldr	r2, [r3, #12]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002a10:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	695a      	ldr	r2, [r3, #20]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f022 0201 	bic.w	r2, r2, #1
 8002a20:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2220      	movs	r2, #32
 8002a26:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002a2a:	bf00      	nop
 8002a2c:	370c      	adds	r7, #12
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bc80      	pop	{r7}
 8002a32:	4770      	bx	lr

08002a34 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b084      	sub	sp, #16
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a40:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	2200      	movs	r2, #0
 8002a46:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002a4e:	68f8      	ldr	r0, [r7, #12]
 8002a50:	f7ff ffca 	bl	80029e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002a54:	bf00      	nop
 8002a56:	3710      	adds	r7, #16
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b085      	sub	sp, #20
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	2b21      	cmp	r3, #33	; 0x21
 8002a6e:	d13e      	bne.n	8002aee <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a78:	d114      	bne.n	8002aa4 <UART_Transmit_IT+0x48>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	691b      	ldr	r3, [r3, #16]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d110      	bne.n	8002aa4 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6a1b      	ldr	r3, [r3, #32]
 8002a86:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	881b      	ldrh	r3, [r3, #0]
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a96:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6a1b      	ldr	r3, [r3, #32]
 8002a9c:	1c9a      	adds	r2, r3, #2
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	621a      	str	r2, [r3, #32]
 8002aa2:	e008      	b.n	8002ab6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6a1b      	ldr	r3, [r3, #32]
 8002aa8:	1c59      	adds	r1, r3, #1
 8002aaa:	687a      	ldr	r2, [r7, #4]
 8002aac:	6211      	str	r1, [r2, #32]
 8002aae:	781a      	ldrb	r2, [r3, #0]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002aba:	b29b      	uxth	r3, r3
 8002abc:	3b01      	subs	r3, #1
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	687a      	ldr	r2, [r7, #4]
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d10f      	bne.n	8002aea <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	68da      	ldr	r2, [r3, #12]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ad8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	68da      	ldr	r2, [r3, #12]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ae8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002aea:	2300      	movs	r3, #0
 8002aec:	e000      	b.n	8002af0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002aee:	2302      	movs	r3, #2
  }
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3714      	adds	r7, #20
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bc80      	pop	{r7}
 8002af8:	4770      	bx	lr

08002afa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002afa:	b580      	push	{r7, lr}
 8002afc:	b082      	sub	sp, #8
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	68da      	ldr	r2, [r3, #12]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b10:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2220      	movs	r2, #32
 8002b16:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	f7ff ff52 	bl	80029c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3708      	adds	r7, #8
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}

08002b2a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002b2a:	b580      	push	{r7, lr}
 8002b2c:	b084      	sub	sp, #16
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	2b22      	cmp	r3, #34	; 0x22
 8002b3c:	d170      	bne.n	8002c20 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b46:	d117      	bne.n	8002b78 <UART_Receive_IT+0x4e>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	691b      	ldr	r3, [r3, #16]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d113      	bne.n	8002b78 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8002b50:	2300      	movs	r3, #0
 8002b52:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b58:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b66:	b29a      	uxth	r2, r3
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b70:	1c9a      	adds	r2, r3, #2
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	629a      	str	r2, [r3, #40]	; 0x28
 8002b76:	e026      	b.n	8002bc6 <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b7c:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b8a:	d007      	beq.n	8002b9c <UART_Receive_IT+0x72>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d10a      	bne.n	8002baa <UART_Receive_IT+0x80>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	691b      	ldr	r3, [r3, #16]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d106      	bne.n	8002baa <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	b2da      	uxtb	r2, r3
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	701a      	strb	r2, [r3, #0]
 8002ba8:	e008      	b.n	8002bbc <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002bb6:	b2da      	uxtb	r2, r3
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bc0:	1c5a      	adds	r2, r3, #1
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002bca:	b29b      	uxth	r3, r3
 8002bcc:	3b01      	subs	r3, #1
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	687a      	ldr	r2, [r7, #4]
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d120      	bne.n	8002c1c <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	68da      	ldr	r2, [r3, #12]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f022 0220 	bic.w	r2, r2, #32
 8002be8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	68da      	ldr	r2, [r3, #12]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002bf8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	695a      	ldr	r2, [r3, #20]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f022 0201 	bic.w	r2, r2, #1
 8002c08:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2220      	movs	r2, #32
 8002c0e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	f7ff fedf 	bl	80029d6 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	e002      	b.n	8002c22 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	e000      	b.n	8002c22 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 8002c20:	2302      	movs	r3, #2
  }
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3710      	adds	r7, #16
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
	...

08002c2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b084      	sub	sp, #16
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	691b      	ldr	r3, [r3, #16]
 8002c3a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	68da      	ldr	r2, [r3, #12]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	430a      	orrs	r2, r1
 8002c48:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	689a      	ldr	r2, [r3, #8]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	691b      	ldr	r3, [r3, #16]
 8002c52:	431a      	orrs	r2, r3
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	695b      	ldr	r3, [r3, #20]
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	68db      	ldr	r3, [r3, #12]
 8002c62:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002c66:	f023 030c 	bic.w	r3, r3, #12
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	6812      	ldr	r2, [r2, #0]
 8002c6e:	68b9      	ldr	r1, [r7, #8]
 8002c70:	430b      	orrs	r3, r1
 8002c72:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	695b      	ldr	r3, [r3, #20]
 8002c7a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	699a      	ldr	r2, [r3, #24]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	430a      	orrs	r2, r1
 8002c88:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a2c      	ldr	r2, [pc, #176]	; (8002d40 <UART_SetConfig+0x114>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d103      	bne.n	8002c9c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002c94:	f7ff f8d8 	bl	8001e48 <HAL_RCC_GetPCLK2Freq>
 8002c98:	60f8      	str	r0, [r7, #12]
 8002c9a:	e002      	b.n	8002ca2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002c9c:	f7ff f8c0 	bl	8001e20 <HAL_RCC_GetPCLK1Freq>
 8002ca0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ca2:	68fa      	ldr	r2, [r7, #12]
 8002ca4:	4613      	mov	r3, r2
 8002ca6:	009b      	lsls	r3, r3, #2
 8002ca8:	4413      	add	r3, r2
 8002caa:	009a      	lsls	r2, r3, #2
 8002cac:	441a      	add	r2, r3
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cb8:	4a22      	ldr	r2, [pc, #136]	; (8002d44 <UART_SetConfig+0x118>)
 8002cba:	fba2 2303 	umull	r2, r3, r2, r3
 8002cbe:	095b      	lsrs	r3, r3, #5
 8002cc0:	0119      	lsls	r1, r3, #4
 8002cc2:	68fa      	ldr	r2, [r7, #12]
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	009b      	lsls	r3, r3, #2
 8002cc8:	4413      	add	r3, r2
 8002cca:	009a      	lsls	r2, r3, #2
 8002ccc:	441a      	add	r2, r3
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	fbb2 f2f3 	udiv	r2, r2, r3
 8002cd8:	4b1a      	ldr	r3, [pc, #104]	; (8002d44 <UART_SetConfig+0x118>)
 8002cda:	fba3 0302 	umull	r0, r3, r3, r2
 8002cde:	095b      	lsrs	r3, r3, #5
 8002ce0:	2064      	movs	r0, #100	; 0x64
 8002ce2:	fb00 f303 	mul.w	r3, r0, r3
 8002ce6:	1ad3      	subs	r3, r2, r3
 8002ce8:	011b      	lsls	r3, r3, #4
 8002cea:	3332      	adds	r3, #50	; 0x32
 8002cec:	4a15      	ldr	r2, [pc, #84]	; (8002d44 <UART_SetConfig+0x118>)
 8002cee:	fba2 2303 	umull	r2, r3, r2, r3
 8002cf2:	095b      	lsrs	r3, r3, #5
 8002cf4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002cf8:	4419      	add	r1, r3
 8002cfa:	68fa      	ldr	r2, [r7, #12]
 8002cfc:	4613      	mov	r3, r2
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	4413      	add	r3, r2
 8002d02:	009a      	lsls	r2, r3, #2
 8002d04:	441a      	add	r2, r3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d10:	4b0c      	ldr	r3, [pc, #48]	; (8002d44 <UART_SetConfig+0x118>)
 8002d12:	fba3 0302 	umull	r0, r3, r3, r2
 8002d16:	095b      	lsrs	r3, r3, #5
 8002d18:	2064      	movs	r0, #100	; 0x64
 8002d1a:	fb00 f303 	mul.w	r3, r0, r3
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	011b      	lsls	r3, r3, #4
 8002d22:	3332      	adds	r3, #50	; 0x32
 8002d24:	4a07      	ldr	r2, [pc, #28]	; (8002d44 <UART_SetConfig+0x118>)
 8002d26:	fba2 2303 	umull	r2, r3, r2, r3
 8002d2a:	095b      	lsrs	r3, r3, #5
 8002d2c:	f003 020f 	and.w	r2, r3, #15
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	440a      	add	r2, r1
 8002d36:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002d38:	bf00      	nop
 8002d3a:	3710      	adds	r7, #16
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	40013800 	.word	0x40013800
 8002d44:	51eb851f 	.word	0x51eb851f

08002d48 <__errno>:
 8002d48:	4b01      	ldr	r3, [pc, #4]	; (8002d50 <__errno+0x8>)
 8002d4a:	6818      	ldr	r0, [r3, #0]
 8002d4c:	4770      	bx	lr
 8002d4e:	bf00      	nop
 8002d50:	2000000c 	.word	0x2000000c

08002d54 <__libc_init_array>:
 8002d54:	b570      	push	{r4, r5, r6, lr}
 8002d56:	2600      	movs	r6, #0
 8002d58:	4d0c      	ldr	r5, [pc, #48]	; (8002d8c <__libc_init_array+0x38>)
 8002d5a:	4c0d      	ldr	r4, [pc, #52]	; (8002d90 <__libc_init_array+0x3c>)
 8002d5c:	1b64      	subs	r4, r4, r5
 8002d5e:	10a4      	asrs	r4, r4, #2
 8002d60:	42a6      	cmp	r6, r4
 8002d62:	d109      	bne.n	8002d78 <__libc_init_array+0x24>
 8002d64:	f000 fc5c 	bl	8003620 <_init>
 8002d68:	2600      	movs	r6, #0
 8002d6a:	4d0a      	ldr	r5, [pc, #40]	; (8002d94 <__libc_init_array+0x40>)
 8002d6c:	4c0a      	ldr	r4, [pc, #40]	; (8002d98 <__libc_init_array+0x44>)
 8002d6e:	1b64      	subs	r4, r4, r5
 8002d70:	10a4      	asrs	r4, r4, #2
 8002d72:	42a6      	cmp	r6, r4
 8002d74:	d105      	bne.n	8002d82 <__libc_init_array+0x2e>
 8002d76:	bd70      	pop	{r4, r5, r6, pc}
 8002d78:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d7c:	4798      	blx	r3
 8002d7e:	3601      	adds	r6, #1
 8002d80:	e7ee      	b.n	8002d60 <__libc_init_array+0xc>
 8002d82:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d86:	4798      	blx	r3
 8002d88:	3601      	adds	r6, #1
 8002d8a:	e7f2      	b.n	8002d72 <__libc_init_array+0x1e>
 8002d8c:	080036a4 	.word	0x080036a4
 8002d90:	080036a4 	.word	0x080036a4
 8002d94:	080036a4 	.word	0x080036a4
 8002d98:	080036a8 	.word	0x080036a8

08002d9c <memset>:
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	4402      	add	r2, r0
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d100      	bne.n	8002da6 <memset+0xa>
 8002da4:	4770      	bx	lr
 8002da6:	f803 1b01 	strb.w	r1, [r3], #1
 8002daa:	e7f9      	b.n	8002da0 <memset+0x4>

08002dac <siprintf>:
 8002dac:	b40e      	push	{r1, r2, r3}
 8002dae:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002db2:	b500      	push	{lr}
 8002db4:	b09c      	sub	sp, #112	; 0x70
 8002db6:	ab1d      	add	r3, sp, #116	; 0x74
 8002db8:	9002      	str	r0, [sp, #8]
 8002dba:	9006      	str	r0, [sp, #24]
 8002dbc:	9107      	str	r1, [sp, #28]
 8002dbe:	9104      	str	r1, [sp, #16]
 8002dc0:	4808      	ldr	r0, [pc, #32]	; (8002de4 <siprintf+0x38>)
 8002dc2:	4909      	ldr	r1, [pc, #36]	; (8002de8 <siprintf+0x3c>)
 8002dc4:	f853 2b04 	ldr.w	r2, [r3], #4
 8002dc8:	9105      	str	r1, [sp, #20]
 8002dca:	6800      	ldr	r0, [r0, #0]
 8002dcc:	a902      	add	r1, sp, #8
 8002dce:	9301      	str	r3, [sp, #4]
 8002dd0:	f000 f868 	bl	8002ea4 <_svfiprintf_r>
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	9b02      	ldr	r3, [sp, #8]
 8002dd8:	701a      	strb	r2, [r3, #0]
 8002dda:	b01c      	add	sp, #112	; 0x70
 8002ddc:	f85d eb04 	ldr.w	lr, [sp], #4
 8002de0:	b003      	add	sp, #12
 8002de2:	4770      	bx	lr
 8002de4:	2000000c 	.word	0x2000000c
 8002de8:	ffff0208 	.word	0xffff0208

08002dec <__ssputs_r>:
 8002dec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002df0:	688e      	ldr	r6, [r1, #8]
 8002df2:	4682      	mov	sl, r0
 8002df4:	429e      	cmp	r6, r3
 8002df6:	460c      	mov	r4, r1
 8002df8:	4690      	mov	r8, r2
 8002dfa:	461f      	mov	r7, r3
 8002dfc:	d838      	bhi.n	8002e70 <__ssputs_r+0x84>
 8002dfe:	898a      	ldrh	r2, [r1, #12]
 8002e00:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002e04:	d032      	beq.n	8002e6c <__ssputs_r+0x80>
 8002e06:	6825      	ldr	r5, [r4, #0]
 8002e08:	6909      	ldr	r1, [r1, #16]
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	eba5 0901 	sub.w	r9, r5, r1
 8002e10:	6965      	ldr	r5, [r4, #20]
 8002e12:	444b      	add	r3, r9
 8002e14:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002e18:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002e1c:	106d      	asrs	r5, r5, #1
 8002e1e:	429d      	cmp	r5, r3
 8002e20:	bf38      	it	cc
 8002e22:	461d      	movcc	r5, r3
 8002e24:	0553      	lsls	r3, r2, #21
 8002e26:	d531      	bpl.n	8002e8c <__ssputs_r+0xa0>
 8002e28:	4629      	mov	r1, r5
 8002e2a:	f000 fb53 	bl	80034d4 <_malloc_r>
 8002e2e:	4606      	mov	r6, r0
 8002e30:	b950      	cbnz	r0, 8002e48 <__ssputs_r+0x5c>
 8002e32:	230c      	movs	r3, #12
 8002e34:	f04f 30ff 	mov.w	r0, #4294967295
 8002e38:	f8ca 3000 	str.w	r3, [sl]
 8002e3c:	89a3      	ldrh	r3, [r4, #12]
 8002e3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e42:	81a3      	strh	r3, [r4, #12]
 8002e44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e48:	464a      	mov	r2, r9
 8002e4a:	6921      	ldr	r1, [r4, #16]
 8002e4c:	f000 face 	bl	80033ec <memcpy>
 8002e50:	89a3      	ldrh	r3, [r4, #12]
 8002e52:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002e56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e5a:	81a3      	strh	r3, [r4, #12]
 8002e5c:	6126      	str	r6, [r4, #16]
 8002e5e:	444e      	add	r6, r9
 8002e60:	6026      	str	r6, [r4, #0]
 8002e62:	463e      	mov	r6, r7
 8002e64:	6165      	str	r5, [r4, #20]
 8002e66:	eba5 0509 	sub.w	r5, r5, r9
 8002e6a:	60a5      	str	r5, [r4, #8]
 8002e6c:	42be      	cmp	r6, r7
 8002e6e:	d900      	bls.n	8002e72 <__ssputs_r+0x86>
 8002e70:	463e      	mov	r6, r7
 8002e72:	4632      	mov	r2, r6
 8002e74:	4641      	mov	r1, r8
 8002e76:	6820      	ldr	r0, [r4, #0]
 8002e78:	f000 fac6 	bl	8003408 <memmove>
 8002e7c:	68a3      	ldr	r3, [r4, #8]
 8002e7e:	6822      	ldr	r2, [r4, #0]
 8002e80:	1b9b      	subs	r3, r3, r6
 8002e82:	4432      	add	r2, r6
 8002e84:	2000      	movs	r0, #0
 8002e86:	60a3      	str	r3, [r4, #8]
 8002e88:	6022      	str	r2, [r4, #0]
 8002e8a:	e7db      	b.n	8002e44 <__ssputs_r+0x58>
 8002e8c:	462a      	mov	r2, r5
 8002e8e:	f000 fb7b 	bl	8003588 <_realloc_r>
 8002e92:	4606      	mov	r6, r0
 8002e94:	2800      	cmp	r0, #0
 8002e96:	d1e1      	bne.n	8002e5c <__ssputs_r+0x70>
 8002e98:	4650      	mov	r0, sl
 8002e9a:	6921      	ldr	r1, [r4, #16]
 8002e9c:	f000 face 	bl	800343c <_free_r>
 8002ea0:	e7c7      	b.n	8002e32 <__ssputs_r+0x46>
	...

08002ea4 <_svfiprintf_r>:
 8002ea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ea8:	4698      	mov	r8, r3
 8002eaa:	898b      	ldrh	r3, [r1, #12]
 8002eac:	4607      	mov	r7, r0
 8002eae:	061b      	lsls	r3, r3, #24
 8002eb0:	460d      	mov	r5, r1
 8002eb2:	4614      	mov	r4, r2
 8002eb4:	b09d      	sub	sp, #116	; 0x74
 8002eb6:	d50e      	bpl.n	8002ed6 <_svfiprintf_r+0x32>
 8002eb8:	690b      	ldr	r3, [r1, #16]
 8002eba:	b963      	cbnz	r3, 8002ed6 <_svfiprintf_r+0x32>
 8002ebc:	2140      	movs	r1, #64	; 0x40
 8002ebe:	f000 fb09 	bl	80034d4 <_malloc_r>
 8002ec2:	6028      	str	r0, [r5, #0]
 8002ec4:	6128      	str	r0, [r5, #16]
 8002ec6:	b920      	cbnz	r0, 8002ed2 <_svfiprintf_r+0x2e>
 8002ec8:	230c      	movs	r3, #12
 8002eca:	603b      	str	r3, [r7, #0]
 8002ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ed0:	e0d1      	b.n	8003076 <_svfiprintf_r+0x1d2>
 8002ed2:	2340      	movs	r3, #64	; 0x40
 8002ed4:	616b      	str	r3, [r5, #20]
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	9309      	str	r3, [sp, #36]	; 0x24
 8002eda:	2320      	movs	r3, #32
 8002edc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002ee0:	2330      	movs	r3, #48	; 0x30
 8002ee2:	f04f 0901 	mov.w	r9, #1
 8002ee6:	f8cd 800c 	str.w	r8, [sp, #12]
 8002eea:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003090 <_svfiprintf_r+0x1ec>
 8002eee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002ef2:	4623      	mov	r3, r4
 8002ef4:	469a      	mov	sl, r3
 8002ef6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002efa:	b10a      	cbz	r2, 8002f00 <_svfiprintf_r+0x5c>
 8002efc:	2a25      	cmp	r2, #37	; 0x25
 8002efe:	d1f9      	bne.n	8002ef4 <_svfiprintf_r+0x50>
 8002f00:	ebba 0b04 	subs.w	fp, sl, r4
 8002f04:	d00b      	beq.n	8002f1e <_svfiprintf_r+0x7a>
 8002f06:	465b      	mov	r3, fp
 8002f08:	4622      	mov	r2, r4
 8002f0a:	4629      	mov	r1, r5
 8002f0c:	4638      	mov	r0, r7
 8002f0e:	f7ff ff6d 	bl	8002dec <__ssputs_r>
 8002f12:	3001      	adds	r0, #1
 8002f14:	f000 80aa 	beq.w	800306c <_svfiprintf_r+0x1c8>
 8002f18:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002f1a:	445a      	add	r2, fp
 8002f1c:	9209      	str	r2, [sp, #36]	; 0x24
 8002f1e:	f89a 3000 	ldrb.w	r3, [sl]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	f000 80a2 	beq.w	800306c <_svfiprintf_r+0x1c8>
 8002f28:	2300      	movs	r3, #0
 8002f2a:	f04f 32ff 	mov.w	r2, #4294967295
 8002f2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002f32:	f10a 0a01 	add.w	sl, sl, #1
 8002f36:	9304      	str	r3, [sp, #16]
 8002f38:	9307      	str	r3, [sp, #28]
 8002f3a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002f3e:	931a      	str	r3, [sp, #104]	; 0x68
 8002f40:	4654      	mov	r4, sl
 8002f42:	2205      	movs	r2, #5
 8002f44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f48:	4851      	ldr	r0, [pc, #324]	; (8003090 <_svfiprintf_r+0x1ec>)
 8002f4a:	f000 fa41 	bl	80033d0 <memchr>
 8002f4e:	9a04      	ldr	r2, [sp, #16]
 8002f50:	b9d8      	cbnz	r0, 8002f8a <_svfiprintf_r+0xe6>
 8002f52:	06d0      	lsls	r0, r2, #27
 8002f54:	bf44      	itt	mi
 8002f56:	2320      	movmi	r3, #32
 8002f58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002f5c:	0711      	lsls	r1, r2, #28
 8002f5e:	bf44      	itt	mi
 8002f60:	232b      	movmi	r3, #43	; 0x2b
 8002f62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002f66:	f89a 3000 	ldrb.w	r3, [sl]
 8002f6a:	2b2a      	cmp	r3, #42	; 0x2a
 8002f6c:	d015      	beq.n	8002f9a <_svfiprintf_r+0xf6>
 8002f6e:	4654      	mov	r4, sl
 8002f70:	2000      	movs	r0, #0
 8002f72:	f04f 0c0a 	mov.w	ip, #10
 8002f76:	9a07      	ldr	r2, [sp, #28]
 8002f78:	4621      	mov	r1, r4
 8002f7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002f7e:	3b30      	subs	r3, #48	; 0x30
 8002f80:	2b09      	cmp	r3, #9
 8002f82:	d94e      	bls.n	8003022 <_svfiprintf_r+0x17e>
 8002f84:	b1b0      	cbz	r0, 8002fb4 <_svfiprintf_r+0x110>
 8002f86:	9207      	str	r2, [sp, #28]
 8002f88:	e014      	b.n	8002fb4 <_svfiprintf_r+0x110>
 8002f8a:	eba0 0308 	sub.w	r3, r0, r8
 8002f8e:	fa09 f303 	lsl.w	r3, r9, r3
 8002f92:	4313      	orrs	r3, r2
 8002f94:	46a2      	mov	sl, r4
 8002f96:	9304      	str	r3, [sp, #16]
 8002f98:	e7d2      	b.n	8002f40 <_svfiprintf_r+0x9c>
 8002f9a:	9b03      	ldr	r3, [sp, #12]
 8002f9c:	1d19      	adds	r1, r3, #4
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	9103      	str	r1, [sp, #12]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	bfbb      	ittet	lt
 8002fa6:	425b      	neglt	r3, r3
 8002fa8:	f042 0202 	orrlt.w	r2, r2, #2
 8002fac:	9307      	strge	r3, [sp, #28]
 8002fae:	9307      	strlt	r3, [sp, #28]
 8002fb0:	bfb8      	it	lt
 8002fb2:	9204      	strlt	r2, [sp, #16]
 8002fb4:	7823      	ldrb	r3, [r4, #0]
 8002fb6:	2b2e      	cmp	r3, #46	; 0x2e
 8002fb8:	d10c      	bne.n	8002fd4 <_svfiprintf_r+0x130>
 8002fba:	7863      	ldrb	r3, [r4, #1]
 8002fbc:	2b2a      	cmp	r3, #42	; 0x2a
 8002fbe:	d135      	bne.n	800302c <_svfiprintf_r+0x188>
 8002fc0:	9b03      	ldr	r3, [sp, #12]
 8002fc2:	3402      	adds	r4, #2
 8002fc4:	1d1a      	adds	r2, r3, #4
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	9203      	str	r2, [sp, #12]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	bfb8      	it	lt
 8002fce:	f04f 33ff 	movlt.w	r3, #4294967295
 8002fd2:	9305      	str	r3, [sp, #20]
 8002fd4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80030a0 <_svfiprintf_r+0x1fc>
 8002fd8:	2203      	movs	r2, #3
 8002fda:	4650      	mov	r0, sl
 8002fdc:	7821      	ldrb	r1, [r4, #0]
 8002fde:	f000 f9f7 	bl	80033d0 <memchr>
 8002fe2:	b140      	cbz	r0, 8002ff6 <_svfiprintf_r+0x152>
 8002fe4:	2340      	movs	r3, #64	; 0x40
 8002fe6:	eba0 000a 	sub.w	r0, r0, sl
 8002fea:	fa03 f000 	lsl.w	r0, r3, r0
 8002fee:	9b04      	ldr	r3, [sp, #16]
 8002ff0:	3401      	adds	r4, #1
 8002ff2:	4303      	orrs	r3, r0
 8002ff4:	9304      	str	r3, [sp, #16]
 8002ff6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ffa:	2206      	movs	r2, #6
 8002ffc:	4825      	ldr	r0, [pc, #148]	; (8003094 <_svfiprintf_r+0x1f0>)
 8002ffe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003002:	f000 f9e5 	bl	80033d0 <memchr>
 8003006:	2800      	cmp	r0, #0
 8003008:	d038      	beq.n	800307c <_svfiprintf_r+0x1d8>
 800300a:	4b23      	ldr	r3, [pc, #140]	; (8003098 <_svfiprintf_r+0x1f4>)
 800300c:	bb1b      	cbnz	r3, 8003056 <_svfiprintf_r+0x1b2>
 800300e:	9b03      	ldr	r3, [sp, #12]
 8003010:	3307      	adds	r3, #7
 8003012:	f023 0307 	bic.w	r3, r3, #7
 8003016:	3308      	adds	r3, #8
 8003018:	9303      	str	r3, [sp, #12]
 800301a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800301c:	4433      	add	r3, r6
 800301e:	9309      	str	r3, [sp, #36]	; 0x24
 8003020:	e767      	b.n	8002ef2 <_svfiprintf_r+0x4e>
 8003022:	460c      	mov	r4, r1
 8003024:	2001      	movs	r0, #1
 8003026:	fb0c 3202 	mla	r2, ip, r2, r3
 800302a:	e7a5      	b.n	8002f78 <_svfiprintf_r+0xd4>
 800302c:	2300      	movs	r3, #0
 800302e:	f04f 0c0a 	mov.w	ip, #10
 8003032:	4619      	mov	r1, r3
 8003034:	3401      	adds	r4, #1
 8003036:	9305      	str	r3, [sp, #20]
 8003038:	4620      	mov	r0, r4
 800303a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800303e:	3a30      	subs	r2, #48	; 0x30
 8003040:	2a09      	cmp	r2, #9
 8003042:	d903      	bls.n	800304c <_svfiprintf_r+0x1a8>
 8003044:	2b00      	cmp	r3, #0
 8003046:	d0c5      	beq.n	8002fd4 <_svfiprintf_r+0x130>
 8003048:	9105      	str	r1, [sp, #20]
 800304a:	e7c3      	b.n	8002fd4 <_svfiprintf_r+0x130>
 800304c:	4604      	mov	r4, r0
 800304e:	2301      	movs	r3, #1
 8003050:	fb0c 2101 	mla	r1, ip, r1, r2
 8003054:	e7f0      	b.n	8003038 <_svfiprintf_r+0x194>
 8003056:	ab03      	add	r3, sp, #12
 8003058:	9300      	str	r3, [sp, #0]
 800305a:	462a      	mov	r2, r5
 800305c:	4638      	mov	r0, r7
 800305e:	4b0f      	ldr	r3, [pc, #60]	; (800309c <_svfiprintf_r+0x1f8>)
 8003060:	a904      	add	r1, sp, #16
 8003062:	f3af 8000 	nop.w
 8003066:	1c42      	adds	r2, r0, #1
 8003068:	4606      	mov	r6, r0
 800306a:	d1d6      	bne.n	800301a <_svfiprintf_r+0x176>
 800306c:	89ab      	ldrh	r3, [r5, #12]
 800306e:	065b      	lsls	r3, r3, #25
 8003070:	f53f af2c 	bmi.w	8002ecc <_svfiprintf_r+0x28>
 8003074:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003076:	b01d      	add	sp, #116	; 0x74
 8003078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800307c:	ab03      	add	r3, sp, #12
 800307e:	9300      	str	r3, [sp, #0]
 8003080:	462a      	mov	r2, r5
 8003082:	4638      	mov	r0, r7
 8003084:	4b05      	ldr	r3, [pc, #20]	; (800309c <_svfiprintf_r+0x1f8>)
 8003086:	a904      	add	r1, sp, #16
 8003088:	f000 f87c 	bl	8003184 <_printf_i>
 800308c:	e7eb      	b.n	8003066 <_svfiprintf_r+0x1c2>
 800308e:	bf00      	nop
 8003090:	08003670 	.word	0x08003670
 8003094:	0800367a 	.word	0x0800367a
 8003098:	00000000 	.word	0x00000000
 800309c:	08002ded 	.word	0x08002ded
 80030a0:	08003676 	.word	0x08003676

080030a4 <_printf_common>:
 80030a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80030a8:	4616      	mov	r6, r2
 80030aa:	4699      	mov	r9, r3
 80030ac:	688a      	ldr	r2, [r1, #8]
 80030ae:	690b      	ldr	r3, [r1, #16]
 80030b0:	4607      	mov	r7, r0
 80030b2:	4293      	cmp	r3, r2
 80030b4:	bfb8      	it	lt
 80030b6:	4613      	movlt	r3, r2
 80030b8:	6033      	str	r3, [r6, #0]
 80030ba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80030be:	460c      	mov	r4, r1
 80030c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80030c4:	b10a      	cbz	r2, 80030ca <_printf_common+0x26>
 80030c6:	3301      	adds	r3, #1
 80030c8:	6033      	str	r3, [r6, #0]
 80030ca:	6823      	ldr	r3, [r4, #0]
 80030cc:	0699      	lsls	r1, r3, #26
 80030ce:	bf42      	ittt	mi
 80030d0:	6833      	ldrmi	r3, [r6, #0]
 80030d2:	3302      	addmi	r3, #2
 80030d4:	6033      	strmi	r3, [r6, #0]
 80030d6:	6825      	ldr	r5, [r4, #0]
 80030d8:	f015 0506 	ands.w	r5, r5, #6
 80030dc:	d106      	bne.n	80030ec <_printf_common+0x48>
 80030de:	f104 0a19 	add.w	sl, r4, #25
 80030e2:	68e3      	ldr	r3, [r4, #12]
 80030e4:	6832      	ldr	r2, [r6, #0]
 80030e6:	1a9b      	subs	r3, r3, r2
 80030e8:	42ab      	cmp	r3, r5
 80030ea:	dc28      	bgt.n	800313e <_printf_common+0x9a>
 80030ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80030f0:	1e13      	subs	r3, r2, #0
 80030f2:	6822      	ldr	r2, [r4, #0]
 80030f4:	bf18      	it	ne
 80030f6:	2301      	movne	r3, #1
 80030f8:	0692      	lsls	r2, r2, #26
 80030fa:	d42d      	bmi.n	8003158 <_printf_common+0xb4>
 80030fc:	4649      	mov	r1, r9
 80030fe:	4638      	mov	r0, r7
 8003100:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003104:	47c0      	blx	r8
 8003106:	3001      	adds	r0, #1
 8003108:	d020      	beq.n	800314c <_printf_common+0xa8>
 800310a:	6823      	ldr	r3, [r4, #0]
 800310c:	68e5      	ldr	r5, [r4, #12]
 800310e:	f003 0306 	and.w	r3, r3, #6
 8003112:	2b04      	cmp	r3, #4
 8003114:	bf18      	it	ne
 8003116:	2500      	movne	r5, #0
 8003118:	6832      	ldr	r2, [r6, #0]
 800311a:	f04f 0600 	mov.w	r6, #0
 800311e:	68a3      	ldr	r3, [r4, #8]
 8003120:	bf08      	it	eq
 8003122:	1aad      	subeq	r5, r5, r2
 8003124:	6922      	ldr	r2, [r4, #16]
 8003126:	bf08      	it	eq
 8003128:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800312c:	4293      	cmp	r3, r2
 800312e:	bfc4      	itt	gt
 8003130:	1a9b      	subgt	r3, r3, r2
 8003132:	18ed      	addgt	r5, r5, r3
 8003134:	341a      	adds	r4, #26
 8003136:	42b5      	cmp	r5, r6
 8003138:	d11a      	bne.n	8003170 <_printf_common+0xcc>
 800313a:	2000      	movs	r0, #0
 800313c:	e008      	b.n	8003150 <_printf_common+0xac>
 800313e:	2301      	movs	r3, #1
 8003140:	4652      	mov	r2, sl
 8003142:	4649      	mov	r1, r9
 8003144:	4638      	mov	r0, r7
 8003146:	47c0      	blx	r8
 8003148:	3001      	adds	r0, #1
 800314a:	d103      	bne.n	8003154 <_printf_common+0xb0>
 800314c:	f04f 30ff 	mov.w	r0, #4294967295
 8003150:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003154:	3501      	adds	r5, #1
 8003156:	e7c4      	b.n	80030e2 <_printf_common+0x3e>
 8003158:	2030      	movs	r0, #48	; 0x30
 800315a:	18e1      	adds	r1, r4, r3
 800315c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003160:	1c5a      	adds	r2, r3, #1
 8003162:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003166:	4422      	add	r2, r4
 8003168:	3302      	adds	r3, #2
 800316a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800316e:	e7c5      	b.n	80030fc <_printf_common+0x58>
 8003170:	2301      	movs	r3, #1
 8003172:	4622      	mov	r2, r4
 8003174:	4649      	mov	r1, r9
 8003176:	4638      	mov	r0, r7
 8003178:	47c0      	blx	r8
 800317a:	3001      	adds	r0, #1
 800317c:	d0e6      	beq.n	800314c <_printf_common+0xa8>
 800317e:	3601      	adds	r6, #1
 8003180:	e7d9      	b.n	8003136 <_printf_common+0x92>
	...

08003184 <_printf_i>:
 8003184:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003188:	460c      	mov	r4, r1
 800318a:	7e27      	ldrb	r7, [r4, #24]
 800318c:	4691      	mov	r9, r2
 800318e:	2f78      	cmp	r7, #120	; 0x78
 8003190:	4680      	mov	r8, r0
 8003192:	469a      	mov	sl, r3
 8003194:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003196:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800319a:	d807      	bhi.n	80031ac <_printf_i+0x28>
 800319c:	2f62      	cmp	r7, #98	; 0x62
 800319e:	d80a      	bhi.n	80031b6 <_printf_i+0x32>
 80031a0:	2f00      	cmp	r7, #0
 80031a2:	f000 80d9 	beq.w	8003358 <_printf_i+0x1d4>
 80031a6:	2f58      	cmp	r7, #88	; 0x58
 80031a8:	f000 80a4 	beq.w	80032f4 <_printf_i+0x170>
 80031ac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80031b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80031b4:	e03a      	b.n	800322c <_printf_i+0xa8>
 80031b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80031ba:	2b15      	cmp	r3, #21
 80031bc:	d8f6      	bhi.n	80031ac <_printf_i+0x28>
 80031be:	a001      	add	r0, pc, #4	; (adr r0, 80031c4 <_printf_i+0x40>)
 80031c0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80031c4:	0800321d 	.word	0x0800321d
 80031c8:	08003231 	.word	0x08003231
 80031cc:	080031ad 	.word	0x080031ad
 80031d0:	080031ad 	.word	0x080031ad
 80031d4:	080031ad 	.word	0x080031ad
 80031d8:	080031ad 	.word	0x080031ad
 80031dc:	08003231 	.word	0x08003231
 80031e0:	080031ad 	.word	0x080031ad
 80031e4:	080031ad 	.word	0x080031ad
 80031e8:	080031ad 	.word	0x080031ad
 80031ec:	080031ad 	.word	0x080031ad
 80031f0:	0800333f 	.word	0x0800333f
 80031f4:	08003261 	.word	0x08003261
 80031f8:	08003321 	.word	0x08003321
 80031fc:	080031ad 	.word	0x080031ad
 8003200:	080031ad 	.word	0x080031ad
 8003204:	08003361 	.word	0x08003361
 8003208:	080031ad 	.word	0x080031ad
 800320c:	08003261 	.word	0x08003261
 8003210:	080031ad 	.word	0x080031ad
 8003214:	080031ad 	.word	0x080031ad
 8003218:	08003329 	.word	0x08003329
 800321c:	680b      	ldr	r3, [r1, #0]
 800321e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003222:	1d1a      	adds	r2, r3, #4
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	600a      	str	r2, [r1, #0]
 8003228:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800322c:	2301      	movs	r3, #1
 800322e:	e0a4      	b.n	800337a <_printf_i+0x1f6>
 8003230:	6825      	ldr	r5, [r4, #0]
 8003232:	6808      	ldr	r0, [r1, #0]
 8003234:	062e      	lsls	r6, r5, #24
 8003236:	f100 0304 	add.w	r3, r0, #4
 800323a:	d50a      	bpl.n	8003252 <_printf_i+0xce>
 800323c:	6805      	ldr	r5, [r0, #0]
 800323e:	600b      	str	r3, [r1, #0]
 8003240:	2d00      	cmp	r5, #0
 8003242:	da03      	bge.n	800324c <_printf_i+0xc8>
 8003244:	232d      	movs	r3, #45	; 0x2d
 8003246:	426d      	negs	r5, r5
 8003248:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800324c:	230a      	movs	r3, #10
 800324e:	485e      	ldr	r0, [pc, #376]	; (80033c8 <_printf_i+0x244>)
 8003250:	e019      	b.n	8003286 <_printf_i+0x102>
 8003252:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003256:	6805      	ldr	r5, [r0, #0]
 8003258:	600b      	str	r3, [r1, #0]
 800325a:	bf18      	it	ne
 800325c:	b22d      	sxthne	r5, r5
 800325e:	e7ef      	b.n	8003240 <_printf_i+0xbc>
 8003260:	680b      	ldr	r3, [r1, #0]
 8003262:	6825      	ldr	r5, [r4, #0]
 8003264:	1d18      	adds	r0, r3, #4
 8003266:	6008      	str	r0, [r1, #0]
 8003268:	0628      	lsls	r0, r5, #24
 800326a:	d501      	bpl.n	8003270 <_printf_i+0xec>
 800326c:	681d      	ldr	r5, [r3, #0]
 800326e:	e002      	b.n	8003276 <_printf_i+0xf2>
 8003270:	0669      	lsls	r1, r5, #25
 8003272:	d5fb      	bpl.n	800326c <_printf_i+0xe8>
 8003274:	881d      	ldrh	r5, [r3, #0]
 8003276:	2f6f      	cmp	r7, #111	; 0x6f
 8003278:	bf0c      	ite	eq
 800327a:	2308      	moveq	r3, #8
 800327c:	230a      	movne	r3, #10
 800327e:	4852      	ldr	r0, [pc, #328]	; (80033c8 <_printf_i+0x244>)
 8003280:	2100      	movs	r1, #0
 8003282:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003286:	6866      	ldr	r6, [r4, #4]
 8003288:	2e00      	cmp	r6, #0
 800328a:	bfa8      	it	ge
 800328c:	6821      	ldrge	r1, [r4, #0]
 800328e:	60a6      	str	r6, [r4, #8]
 8003290:	bfa4      	itt	ge
 8003292:	f021 0104 	bicge.w	r1, r1, #4
 8003296:	6021      	strge	r1, [r4, #0]
 8003298:	b90d      	cbnz	r5, 800329e <_printf_i+0x11a>
 800329a:	2e00      	cmp	r6, #0
 800329c:	d04d      	beq.n	800333a <_printf_i+0x1b6>
 800329e:	4616      	mov	r6, r2
 80032a0:	fbb5 f1f3 	udiv	r1, r5, r3
 80032a4:	fb03 5711 	mls	r7, r3, r1, r5
 80032a8:	5dc7      	ldrb	r7, [r0, r7]
 80032aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80032ae:	462f      	mov	r7, r5
 80032b0:	42bb      	cmp	r3, r7
 80032b2:	460d      	mov	r5, r1
 80032b4:	d9f4      	bls.n	80032a0 <_printf_i+0x11c>
 80032b6:	2b08      	cmp	r3, #8
 80032b8:	d10b      	bne.n	80032d2 <_printf_i+0x14e>
 80032ba:	6823      	ldr	r3, [r4, #0]
 80032bc:	07df      	lsls	r7, r3, #31
 80032be:	d508      	bpl.n	80032d2 <_printf_i+0x14e>
 80032c0:	6923      	ldr	r3, [r4, #16]
 80032c2:	6861      	ldr	r1, [r4, #4]
 80032c4:	4299      	cmp	r1, r3
 80032c6:	bfde      	ittt	le
 80032c8:	2330      	movle	r3, #48	; 0x30
 80032ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 80032ce:	f106 36ff 	addle.w	r6, r6, #4294967295
 80032d2:	1b92      	subs	r2, r2, r6
 80032d4:	6122      	str	r2, [r4, #16]
 80032d6:	464b      	mov	r3, r9
 80032d8:	4621      	mov	r1, r4
 80032da:	4640      	mov	r0, r8
 80032dc:	f8cd a000 	str.w	sl, [sp]
 80032e0:	aa03      	add	r2, sp, #12
 80032e2:	f7ff fedf 	bl	80030a4 <_printf_common>
 80032e6:	3001      	adds	r0, #1
 80032e8:	d14c      	bne.n	8003384 <_printf_i+0x200>
 80032ea:	f04f 30ff 	mov.w	r0, #4294967295
 80032ee:	b004      	add	sp, #16
 80032f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032f4:	4834      	ldr	r0, [pc, #208]	; (80033c8 <_printf_i+0x244>)
 80032f6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80032fa:	680e      	ldr	r6, [r1, #0]
 80032fc:	6823      	ldr	r3, [r4, #0]
 80032fe:	f856 5b04 	ldr.w	r5, [r6], #4
 8003302:	061f      	lsls	r7, r3, #24
 8003304:	600e      	str	r6, [r1, #0]
 8003306:	d514      	bpl.n	8003332 <_printf_i+0x1ae>
 8003308:	07d9      	lsls	r1, r3, #31
 800330a:	bf44      	itt	mi
 800330c:	f043 0320 	orrmi.w	r3, r3, #32
 8003310:	6023      	strmi	r3, [r4, #0]
 8003312:	b91d      	cbnz	r5, 800331c <_printf_i+0x198>
 8003314:	6823      	ldr	r3, [r4, #0]
 8003316:	f023 0320 	bic.w	r3, r3, #32
 800331a:	6023      	str	r3, [r4, #0]
 800331c:	2310      	movs	r3, #16
 800331e:	e7af      	b.n	8003280 <_printf_i+0xfc>
 8003320:	6823      	ldr	r3, [r4, #0]
 8003322:	f043 0320 	orr.w	r3, r3, #32
 8003326:	6023      	str	r3, [r4, #0]
 8003328:	2378      	movs	r3, #120	; 0x78
 800332a:	4828      	ldr	r0, [pc, #160]	; (80033cc <_printf_i+0x248>)
 800332c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003330:	e7e3      	b.n	80032fa <_printf_i+0x176>
 8003332:	065e      	lsls	r6, r3, #25
 8003334:	bf48      	it	mi
 8003336:	b2ad      	uxthmi	r5, r5
 8003338:	e7e6      	b.n	8003308 <_printf_i+0x184>
 800333a:	4616      	mov	r6, r2
 800333c:	e7bb      	b.n	80032b6 <_printf_i+0x132>
 800333e:	680b      	ldr	r3, [r1, #0]
 8003340:	6826      	ldr	r6, [r4, #0]
 8003342:	1d1d      	adds	r5, r3, #4
 8003344:	6960      	ldr	r0, [r4, #20]
 8003346:	600d      	str	r5, [r1, #0]
 8003348:	0635      	lsls	r5, r6, #24
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	d501      	bpl.n	8003352 <_printf_i+0x1ce>
 800334e:	6018      	str	r0, [r3, #0]
 8003350:	e002      	b.n	8003358 <_printf_i+0x1d4>
 8003352:	0671      	lsls	r1, r6, #25
 8003354:	d5fb      	bpl.n	800334e <_printf_i+0x1ca>
 8003356:	8018      	strh	r0, [r3, #0]
 8003358:	2300      	movs	r3, #0
 800335a:	4616      	mov	r6, r2
 800335c:	6123      	str	r3, [r4, #16]
 800335e:	e7ba      	b.n	80032d6 <_printf_i+0x152>
 8003360:	680b      	ldr	r3, [r1, #0]
 8003362:	1d1a      	adds	r2, r3, #4
 8003364:	600a      	str	r2, [r1, #0]
 8003366:	681e      	ldr	r6, [r3, #0]
 8003368:	2100      	movs	r1, #0
 800336a:	4630      	mov	r0, r6
 800336c:	6862      	ldr	r2, [r4, #4]
 800336e:	f000 f82f 	bl	80033d0 <memchr>
 8003372:	b108      	cbz	r0, 8003378 <_printf_i+0x1f4>
 8003374:	1b80      	subs	r0, r0, r6
 8003376:	6060      	str	r0, [r4, #4]
 8003378:	6863      	ldr	r3, [r4, #4]
 800337a:	6123      	str	r3, [r4, #16]
 800337c:	2300      	movs	r3, #0
 800337e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003382:	e7a8      	b.n	80032d6 <_printf_i+0x152>
 8003384:	4632      	mov	r2, r6
 8003386:	4649      	mov	r1, r9
 8003388:	4640      	mov	r0, r8
 800338a:	6923      	ldr	r3, [r4, #16]
 800338c:	47d0      	blx	sl
 800338e:	3001      	adds	r0, #1
 8003390:	d0ab      	beq.n	80032ea <_printf_i+0x166>
 8003392:	6823      	ldr	r3, [r4, #0]
 8003394:	079b      	lsls	r3, r3, #30
 8003396:	d413      	bmi.n	80033c0 <_printf_i+0x23c>
 8003398:	68e0      	ldr	r0, [r4, #12]
 800339a:	9b03      	ldr	r3, [sp, #12]
 800339c:	4298      	cmp	r0, r3
 800339e:	bfb8      	it	lt
 80033a0:	4618      	movlt	r0, r3
 80033a2:	e7a4      	b.n	80032ee <_printf_i+0x16a>
 80033a4:	2301      	movs	r3, #1
 80033a6:	4632      	mov	r2, r6
 80033a8:	4649      	mov	r1, r9
 80033aa:	4640      	mov	r0, r8
 80033ac:	47d0      	blx	sl
 80033ae:	3001      	adds	r0, #1
 80033b0:	d09b      	beq.n	80032ea <_printf_i+0x166>
 80033b2:	3501      	adds	r5, #1
 80033b4:	68e3      	ldr	r3, [r4, #12]
 80033b6:	9903      	ldr	r1, [sp, #12]
 80033b8:	1a5b      	subs	r3, r3, r1
 80033ba:	42ab      	cmp	r3, r5
 80033bc:	dcf2      	bgt.n	80033a4 <_printf_i+0x220>
 80033be:	e7eb      	b.n	8003398 <_printf_i+0x214>
 80033c0:	2500      	movs	r5, #0
 80033c2:	f104 0619 	add.w	r6, r4, #25
 80033c6:	e7f5      	b.n	80033b4 <_printf_i+0x230>
 80033c8:	08003681 	.word	0x08003681
 80033cc:	08003692 	.word	0x08003692

080033d0 <memchr>:
 80033d0:	4603      	mov	r3, r0
 80033d2:	b510      	push	{r4, lr}
 80033d4:	b2c9      	uxtb	r1, r1
 80033d6:	4402      	add	r2, r0
 80033d8:	4293      	cmp	r3, r2
 80033da:	4618      	mov	r0, r3
 80033dc:	d101      	bne.n	80033e2 <memchr+0x12>
 80033de:	2000      	movs	r0, #0
 80033e0:	e003      	b.n	80033ea <memchr+0x1a>
 80033e2:	7804      	ldrb	r4, [r0, #0]
 80033e4:	3301      	adds	r3, #1
 80033e6:	428c      	cmp	r4, r1
 80033e8:	d1f6      	bne.n	80033d8 <memchr+0x8>
 80033ea:	bd10      	pop	{r4, pc}

080033ec <memcpy>:
 80033ec:	440a      	add	r2, r1
 80033ee:	4291      	cmp	r1, r2
 80033f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80033f4:	d100      	bne.n	80033f8 <memcpy+0xc>
 80033f6:	4770      	bx	lr
 80033f8:	b510      	push	{r4, lr}
 80033fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80033fe:	4291      	cmp	r1, r2
 8003400:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003404:	d1f9      	bne.n	80033fa <memcpy+0xe>
 8003406:	bd10      	pop	{r4, pc}

08003408 <memmove>:
 8003408:	4288      	cmp	r0, r1
 800340a:	b510      	push	{r4, lr}
 800340c:	eb01 0402 	add.w	r4, r1, r2
 8003410:	d902      	bls.n	8003418 <memmove+0x10>
 8003412:	4284      	cmp	r4, r0
 8003414:	4623      	mov	r3, r4
 8003416:	d807      	bhi.n	8003428 <memmove+0x20>
 8003418:	1e43      	subs	r3, r0, #1
 800341a:	42a1      	cmp	r1, r4
 800341c:	d008      	beq.n	8003430 <memmove+0x28>
 800341e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003422:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003426:	e7f8      	b.n	800341a <memmove+0x12>
 8003428:	4601      	mov	r1, r0
 800342a:	4402      	add	r2, r0
 800342c:	428a      	cmp	r2, r1
 800342e:	d100      	bne.n	8003432 <memmove+0x2a>
 8003430:	bd10      	pop	{r4, pc}
 8003432:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003436:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800343a:	e7f7      	b.n	800342c <memmove+0x24>

0800343c <_free_r>:
 800343c:	b538      	push	{r3, r4, r5, lr}
 800343e:	4605      	mov	r5, r0
 8003440:	2900      	cmp	r1, #0
 8003442:	d043      	beq.n	80034cc <_free_r+0x90>
 8003444:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003448:	1f0c      	subs	r4, r1, #4
 800344a:	2b00      	cmp	r3, #0
 800344c:	bfb8      	it	lt
 800344e:	18e4      	addlt	r4, r4, r3
 8003450:	f000 f8d0 	bl	80035f4 <__malloc_lock>
 8003454:	4a1e      	ldr	r2, [pc, #120]	; (80034d0 <_free_r+0x94>)
 8003456:	6813      	ldr	r3, [r2, #0]
 8003458:	4610      	mov	r0, r2
 800345a:	b933      	cbnz	r3, 800346a <_free_r+0x2e>
 800345c:	6063      	str	r3, [r4, #4]
 800345e:	6014      	str	r4, [r2, #0]
 8003460:	4628      	mov	r0, r5
 8003462:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003466:	f000 b8cb 	b.w	8003600 <__malloc_unlock>
 800346a:	42a3      	cmp	r3, r4
 800346c:	d90a      	bls.n	8003484 <_free_r+0x48>
 800346e:	6821      	ldr	r1, [r4, #0]
 8003470:	1862      	adds	r2, r4, r1
 8003472:	4293      	cmp	r3, r2
 8003474:	bf01      	itttt	eq
 8003476:	681a      	ldreq	r2, [r3, #0]
 8003478:	685b      	ldreq	r3, [r3, #4]
 800347a:	1852      	addeq	r2, r2, r1
 800347c:	6022      	streq	r2, [r4, #0]
 800347e:	6063      	str	r3, [r4, #4]
 8003480:	6004      	str	r4, [r0, #0]
 8003482:	e7ed      	b.n	8003460 <_free_r+0x24>
 8003484:	461a      	mov	r2, r3
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	b10b      	cbz	r3, 800348e <_free_r+0x52>
 800348a:	42a3      	cmp	r3, r4
 800348c:	d9fa      	bls.n	8003484 <_free_r+0x48>
 800348e:	6811      	ldr	r1, [r2, #0]
 8003490:	1850      	adds	r0, r2, r1
 8003492:	42a0      	cmp	r0, r4
 8003494:	d10b      	bne.n	80034ae <_free_r+0x72>
 8003496:	6820      	ldr	r0, [r4, #0]
 8003498:	4401      	add	r1, r0
 800349a:	1850      	adds	r0, r2, r1
 800349c:	4283      	cmp	r3, r0
 800349e:	6011      	str	r1, [r2, #0]
 80034a0:	d1de      	bne.n	8003460 <_free_r+0x24>
 80034a2:	6818      	ldr	r0, [r3, #0]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	4401      	add	r1, r0
 80034a8:	6011      	str	r1, [r2, #0]
 80034aa:	6053      	str	r3, [r2, #4]
 80034ac:	e7d8      	b.n	8003460 <_free_r+0x24>
 80034ae:	d902      	bls.n	80034b6 <_free_r+0x7a>
 80034b0:	230c      	movs	r3, #12
 80034b2:	602b      	str	r3, [r5, #0]
 80034b4:	e7d4      	b.n	8003460 <_free_r+0x24>
 80034b6:	6820      	ldr	r0, [r4, #0]
 80034b8:	1821      	adds	r1, r4, r0
 80034ba:	428b      	cmp	r3, r1
 80034bc:	bf01      	itttt	eq
 80034be:	6819      	ldreq	r1, [r3, #0]
 80034c0:	685b      	ldreq	r3, [r3, #4]
 80034c2:	1809      	addeq	r1, r1, r0
 80034c4:	6021      	streq	r1, [r4, #0]
 80034c6:	6063      	str	r3, [r4, #4]
 80034c8:	6054      	str	r4, [r2, #4]
 80034ca:	e7c9      	b.n	8003460 <_free_r+0x24>
 80034cc:	bd38      	pop	{r3, r4, r5, pc}
 80034ce:	bf00      	nop
 80034d0:	2000009c 	.word	0x2000009c

080034d4 <_malloc_r>:
 80034d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034d6:	1ccd      	adds	r5, r1, #3
 80034d8:	f025 0503 	bic.w	r5, r5, #3
 80034dc:	3508      	adds	r5, #8
 80034de:	2d0c      	cmp	r5, #12
 80034e0:	bf38      	it	cc
 80034e2:	250c      	movcc	r5, #12
 80034e4:	2d00      	cmp	r5, #0
 80034e6:	4606      	mov	r6, r0
 80034e8:	db01      	blt.n	80034ee <_malloc_r+0x1a>
 80034ea:	42a9      	cmp	r1, r5
 80034ec:	d903      	bls.n	80034f6 <_malloc_r+0x22>
 80034ee:	230c      	movs	r3, #12
 80034f0:	6033      	str	r3, [r6, #0]
 80034f2:	2000      	movs	r0, #0
 80034f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034f6:	f000 f87d 	bl	80035f4 <__malloc_lock>
 80034fa:	4921      	ldr	r1, [pc, #132]	; (8003580 <_malloc_r+0xac>)
 80034fc:	680a      	ldr	r2, [r1, #0]
 80034fe:	4614      	mov	r4, r2
 8003500:	b99c      	cbnz	r4, 800352a <_malloc_r+0x56>
 8003502:	4f20      	ldr	r7, [pc, #128]	; (8003584 <_malloc_r+0xb0>)
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	b923      	cbnz	r3, 8003512 <_malloc_r+0x3e>
 8003508:	4621      	mov	r1, r4
 800350a:	4630      	mov	r0, r6
 800350c:	f000 f862 	bl	80035d4 <_sbrk_r>
 8003510:	6038      	str	r0, [r7, #0]
 8003512:	4629      	mov	r1, r5
 8003514:	4630      	mov	r0, r6
 8003516:	f000 f85d 	bl	80035d4 <_sbrk_r>
 800351a:	1c43      	adds	r3, r0, #1
 800351c:	d123      	bne.n	8003566 <_malloc_r+0x92>
 800351e:	230c      	movs	r3, #12
 8003520:	4630      	mov	r0, r6
 8003522:	6033      	str	r3, [r6, #0]
 8003524:	f000 f86c 	bl	8003600 <__malloc_unlock>
 8003528:	e7e3      	b.n	80034f2 <_malloc_r+0x1e>
 800352a:	6823      	ldr	r3, [r4, #0]
 800352c:	1b5b      	subs	r3, r3, r5
 800352e:	d417      	bmi.n	8003560 <_malloc_r+0x8c>
 8003530:	2b0b      	cmp	r3, #11
 8003532:	d903      	bls.n	800353c <_malloc_r+0x68>
 8003534:	6023      	str	r3, [r4, #0]
 8003536:	441c      	add	r4, r3
 8003538:	6025      	str	r5, [r4, #0]
 800353a:	e004      	b.n	8003546 <_malloc_r+0x72>
 800353c:	6863      	ldr	r3, [r4, #4]
 800353e:	42a2      	cmp	r2, r4
 8003540:	bf0c      	ite	eq
 8003542:	600b      	streq	r3, [r1, #0]
 8003544:	6053      	strne	r3, [r2, #4]
 8003546:	4630      	mov	r0, r6
 8003548:	f000 f85a 	bl	8003600 <__malloc_unlock>
 800354c:	f104 000b 	add.w	r0, r4, #11
 8003550:	1d23      	adds	r3, r4, #4
 8003552:	f020 0007 	bic.w	r0, r0, #7
 8003556:	1ac2      	subs	r2, r0, r3
 8003558:	d0cc      	beq.n	80034f4 <_malloc_r+0x20>
 800355a:	1a1b      	subs	r3, r3, r0
 800355c:	50a3      	str	r3, [r4, r2]
 800355e:	e7c9      	b.n	80034f4 <_malloc_r+0x20>
 8003560:	4622      	mov	r2, r4
 8003562:	6864      	ldr	r4, [r4, #4]
 8003564:	e7cc      	b.n	8003500 <_malloc_r+0x2c>
 8003566:	1cc4      	adds	r4, r0, #3
 8003568:	f024 0403 	bic.w	r4, r4, #3
 800356c:	42a0      	cmp	r0, r4
 800356e:	d0e3      	beq.n	8003538 <_malloc_r+0x64>
 8003570:	1a21      	subs	r1, r4, r0
 8003572:	4630      	mov	r0, r6
 8003574:	f000 f82e 	bl	80035d4 <_sbrk_r>
 8003578:	3001      	adds	r0, #1
 800357a:	d1dd      	bne.n	8003538 <_malloc_r+0x64>
 800357c:	e7cf      	b.n	800351e <_malloc_r+0x4a>
 800357e:	bf00      	nop
 8003580:	2000009c 	.word	0x2000009c
 8003584:	200000a0 	.word	0x200000a0

08003588 <_realloc_r>:
 8003588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800358a:	4607      	mov	r7, r0
 800358c:	4614      	mov	r4, r2
 800358e:	460e      	mov	r6, r1
 8003590:	b921      	cbnz	r1, 800359c <_realloc_r+0x14>
 8003592:	4611      	mov	r1, r2
 8003594:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003598:	f7ff bf9c 	b.w	80034d4 <_malloc_r>
 800359c:	b922      	cbnz	r2, 80035a8 <_realloc_r+0x20>
 800359e:	f7ff ff4d 	bl	800343c <_free_r>
 80035a2:	4625      	mov	r5, r4
 80035a4:	4628      	mov	r0, r5
 80035a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80035a8:	f000 f830 	bl	800360c <_malloc_usable_size_r>
 80035ac:	42a0      	cmp	r0, r4
 80035ae:	d20f      	bcs.n	80035d0 <_realloc_r+0x48>
 80035b0:	4621      	mov	r1, r4
 80035b2:	4638      	mov	r0, r7
 80035b4:	f7ff ff8e 	bl	80034d4 <_malloc_r>
 80035b8:	4605      	mov	r5, r0
 80035ba:	2800      	cmp	r0, #0
 80035bc:	d0f2      	beq.n	80035a4 <_realloc_r+0x1c>
 80035be:	4631      	mov	r1, r6
 80035c0:	4622      	mov	r2, r4
 80035c2:	f7ff ff13 	bl	80033ec <memcpy>
 80035c6:	4631      	mov	r1, r6
 80035c8:	4638      	mov	r0, r7
 80035ca:	f7ff ff37 	bl	800343c <_free_r>
 80035ce:	e7e9      	b.n	80035a4 <_realloc_r+0x1c>
 80035d0:	4635      	mov	r5, r6
 80035d2:	e7e7      	b.n	80035a4 <_realloc_r+0x1c>

080035d4 <_sbrk_r>:
 80035d4:	b538      	push	{r3, r4, r5, lr}
 80035d6:	2300      	movs	r3, #0
 80035d8:	4d05      	ldr	r5, [pc, #20]	; (80035f0 <_sbrk_r+0x1c>)
 80035da:	4604      	mov	r4, r0
 80035dc:	4608      	mov	r0, r1
 80035de:	602b      	str	r3, [r5, #0]
 80035e0:	f7fd f924 	bl	800082c <_sbrk>
 80035e4:	1c43      	adds	r3, r0, #1
 80035e6:	d102      	bne.n	80035ee <_sbrk_r+0x1a>
 80035e8:	682b      	ldr	r3, [r5, #0]
 80035ea:	b103      	cbz	r3, 80035ee <_sbrk_r+0x1a>
 80035ec:	6023      	str	r3, [r4, #0]
 80035ee:	bd38      	pop	{r3, r4, r5, pc}
 80035f0:	2000019c 	.word	0x2000019c

080035f4 <__malloc_lock>:
 80035f4:	4801      	ldr	r0, [pc, #4]	; (80035fc <__malloc_lock+0x8>)
 80035f6:	f000 b811 	b.w	800361c <__retarget_lock_acquire_recursive>
 80035fa:	bf00      	nop
 80035fc:	200001a4 	.word	0x200001a4

08003600 <__malloc_unlock>:
 8003600:	4801      	ldr	r0, [pc, #4]	; (8003608 <__malloc_unlock+0x8>)
 8003602:	f000 b80c 	b.w	800361e <__retarget_lock_release_recursive>
 8003606:	bf00      	nop
 8003608:	200001a4 	.word	0x200001a4

0800360c <_malloc_usable_size_r>:
 800360c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003610:	1f18      	subs	r0, r3, #4
 8003612:	2b00      	cmp	r3, #0
 8003614:	bfbc      	itt	lt
 8003616:	580b      	ldrlt	r3, [r1, r0]
 8003618:	18c0      	addlt	r0, r0, r3
 800361a:	4770      	bx	lr

0800361c <__retarget_lock_acquire_recursive>:
 800361c:	4770      	bx	lr

0800361e <__retarget_lock_release_recursive>:
 800361e:	4770      	bx	lr

08003620 <_init>:
 8003620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003622:	bf00      	nop
 8003624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003626:	bc08      	pop	{r3}
 8003628:	469e      	mov	lr, r3
 800362a:	4770      	bx	lr

0800362c <_fini>:
 800362c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800362e:	bf00      	nop
 8003630:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003632:	bc08      	pop	{r3}
 8003634:	469e      	mov	lr, r3
 8003636:	4770      	bx	lr
