	component nios is
		port (
			arbiter_conduit_writeresponsevalid_n : out std_logic;                                       -- writeresponsevalid_n
			arbiter_conduit_beginbursttransfer   : in  std_logic                    := 'X';             -- beginbursttransfer
			buttons_connection_export            : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			clk_clk                              : in  std_logic                    := 'X';             -- clk
			data_export                          : out std_logic_vector(7 downto 0);                    -- export
			en_export                            : out std_logic;                                       -- export
			leds_connection_export               : out std_logic_vector(4 downto 0);                    -- export
			rs_export                            : out std_logic;                                       -- export
			rw_export                            : out std_logic;                                       -- export
			uart_rxd                             : in  std_logic                    := 'X';             -- rxd
			uart_txd                             : out std_logic                                        -- txd
		);
	end component nios;

