//
// Written by Synplify Pro 
// Product Version "N-2018.03M-SP1-1"
// Program "Synplify Pro", Mapper "mapact, Build 2461R"
// Fri Jan 31 00:18:46 2020
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std.vhd "
// file 1 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 2 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std1164.vhd "
// file 3 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std_textio.vhd "
// file 4 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\numeric.vhd "
// file 5 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\umr_capim.vhd "
// file 6 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\arith.vhd "
// file 7 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\unsigned.vhd "
// file 8 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\hyperents.vhd "
// file 9 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\support.vhd "
// file 10 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\iram512x9_rtl.vhd "
// file 11 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\test\misc.vhd "
// file 12 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ram128x8_smartfusion2.vhd "
// file 13 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\generic\smartfusion2.vhd "
// file 14 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ram256x16_rtl.vhd "
// file 15 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ram256x8_rtl.vhd "
// file 16 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\components.vhd "
// file 17 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd "
// file 18 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd "
// file 19 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\components.vhd "
// file 20 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\actel\directcore\coretimer\2.0.103\rtl\vhdl\core\coretimer_pkg.vhd "
// file 21 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.vhd "
// file 22 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\timer.vhd "
// file 23 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\actel\sgcore\osc\2.0.101\osc_comps.vhd "
// file 24 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\i2c_core.vhd "
// file 25 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\acmtable.vhd "
// file 26 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructnvm_bb.vhd "
// file 27 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructram.vhd "
// file 28 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\test\textio.vhd "
// file 29 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\debugblk.vhd "
// file 30 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd "
// file 31 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ramblocks.vhd "
// file 32 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd "
// file 33 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0.vhd "
// file 34 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd "
// file 35 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreapb3_c0\coreapb3_c0.vhd "
// file 36 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\actel\directcore\coretimer\2.0.103\rtl\vhdl\core\coretimer.vhd "
// file 37 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coretimer_c0\coretimer_c0.vhd "
// file 38 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\fccc_c0\fccc_c0.vhd "
// file 39 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\led_controller.vhd "
// file 40 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.vhd "
// file 41 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\osc_c0\osc_c0.vhd "
// file 42 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\i2c_instruction_ram.vhd "
// file 43 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\i2c_core_apb3.vhd "
// file 44 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\i2c_liteon_op_sens_test_sd\i2c_liteon_op_sens_test_sd.vhd "
// file 45 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\nlconst.dat "
// file 46 "\c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\designer\i2c_liteon_op_sens_test_sd\synthesis.fdc "

`timescale 100 ps/100 ps
module COREABC_C0_COREABC_C0_0_RAM128X8 (
  COREABC_C0_0_APB3master_PWDATA_0,
  RAMWDATA,
  RAMADDR,
  RADDR_0,
  RD_r0c0,
  WEN_r0c0,
  COREABC_C0_0_PRESETN,
  FCCC_C0_0_GL0
)
;
input COREABC_C0_0_APB3master_PWDATA_0 ;
input [6:0] RAMWDATA ;
input [6:0] RAMADDR ;
input RADDR_0 ;
output [7:0] RD_r0c0 ;
input WEN_r0c0 ;
input COREABC_C0_0_PRESETN ;
input FCCC_C0_0_GL0 ;
wire COREABC_C0_0_APB3master_PWDATA_0 ;
wire RADDR_0 ;
wire WEN_r0c0 ;
wire COREABC_C0_0_PRESETN ;
wire FCCC_C0_0_GL0 ;
wire [17:8] DOUT_RAM_0;
wire [17:0] U_RAM64x18_B_DOUT;
wire U_RAM64x18_BUSY ;
wire VCC ;
wire GND ;
// @12:103
  RAM64x18 U_RAM64x18 (
	.A_DOUT({DOUT_RAM_0[17:8], RD_r0c0[7:0]}),
	.B_DOUT(U_RAM64x18_B_DOUT[17:0]),
	.BUSY(U_RAM64x18_BUSY),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(COREABC_C0_0_PRESETN),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({RAMADDR[6:1], RADDR_0, GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({RAMADDR[6:0], GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, COREABC_C0_0_APB3master_PWDATA_0, RAMWDATA[6:0]}),
	.C_WEN(WEN_r0c0),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_RAM128X8 */

module COREABC_C0_COREABC_C0_0_RAM128X8_0 (
  COREABC_C0_0_APB3master_PWDATA,
  RAMADDR,
  RADDR_0,
  RD_r0c1,
  RD_r1c1,
  RAMRDATA_0,
  RAMRDATA_0_0,
  WEN_r0c0,
  COREABC_C0_0_PRESETN,
  FCCC_C0_0_GL0,
  N_60,
  g1_1,
  g1_1_0,
  g1_1_1,
  ADDR7_q
)
;
input [15:8] COREABC_C0_0_APB3master_PWDATA ;
input [6:0] RAMADDR ;
input RADDR_0 ;
output [7:0] RD_r0c1 ;
input [5:0] RD_r1c1 ;
output [12:11] RAMRDATA_0 ;
output [12:11] RAMRDATA_0_0 ;
input WEN_r0c0 ;
input COREABC_C0_0_PRESETN ;
input FCCC_C0_0_GL0 ;
output N_60 ;
output g1_1 ;
output g1_1_0 ;
output g1_1_1 ;
input ADDR7_q ;
wire RADDR_0 ;
wire WEN_r0c0 ;
wire COREABC_C0_0_PRESETN ;
wire FCCC_C0_0_GL0 ;
wire N_60 ;
wire g1_1 ;
wire g1_1_0 ;
wire g1_1_1 ;
wire ADDR7_q ;
wire [17:8] DOUT_RAM_0;
wire [17:0] U_RAM64x18_B_DOUT_0;
wire U_RAM64x18_BUSY_0 ;
wire VCC ;
wire GND ;
// @31:378
  CFG3 U_RAM64x18_RNINLEC_2 (
	.A(RD_r0c1[3]),
	.B(ADDR7_q),
	.C(RD_r1c1[3]),
	.Y(RAMRDATA_0_0[11])
);
defparam U_RAM64x18_RNINLEC_2.INIT=8'hE2;
// @31:378
  CFG3 U_RAM64x18_RNINLEC_3 (
	.A(RD_r0c1[3]),
	.B(ADDR7_q),
	.C(RD_r1c1[3]),
	.Y(RAMRDATA_0[11])
);
defparam U_RAM64x18_RNINLEC_3.INIT=8'hE2;
// @31:378
  CFG3 U_RAM64x18_RNINLEC_4 (
	.A(RD_r0c1[4]),
	.B(ADDR7_q),
	.C(RD_r1c1[4]),
	.Y(RAMRDATA_0_0[12])
);
defparam U_RAM64x18_RNINLEC_4.INIT=8'hE2;
// @31:378
  CFG3 U_RAM64x18_RNINLEC_5 (
	.A(RD_r0c1[4]),
	.B(ADDR7_q),
	.C(RD_r1c1[4]),
	.Y(RAMRDATA_0[12])
);
defparam U_RAM64x18_RNINLEC_5.INIT=8'hE2;
// @32:653
  CFG3 U_RAM64x18_RNINLEC (
	.A(RD_r0c1[1]),
	.B(ADDR7_q),
	.C(RD_r1c1[1]),
	.Y(g1_1_1)
);
defparam U_RAM64x18_RNINLEC.INIT=8'hE2;
// @32:653
  CFG3 U_RAM64x18_RNINLEC_0 (
	.A(RD_r0c1[2]),
	.B(ADDR7_q),
	.C(RD_r1c1[2]),
	.Y(g1_1_0)
);
defparam U_RAM64x18_RNINLEC_0.INIT=8'hE2;
// @32:653
  CFG3 U_RAM64x18_RNINLEC_1 (
	.A(RD_r0c1[5]),
	.B(ADDR7_q),
	.C(RD_r1c1[5]),
	.Y(g1_1)
);
defparam U_RAM64x18_RNINLEC_1.INIT=8'hE2;
  CFG3 U_RAM64x18_RNINLEC_6 (
	.A(RD_r0c1[0]),
	.B(ADDR7_q),
	.C(RD_r1c1[0]),
	.Y(N_60)
);
defparam U_RAM64x18_RNINLEC_6.INIT=8'hE2;
// @12:103
  RAM64x18 U_RAM64x18 (
	.A_DOUT({DOUT_RAM_0[17:8], RD_r0c1[7:0]}),
	.B_DOUT(U_RAM64x18_B_DOUT_0[17:0]),
	.BUSY(U_RAM64x18_BUSY_0),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(COREABC_C0_0_PRESETN),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({RAMADDR[6:1], RADDR_0, GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({RAMADDR[6:0], GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, COREABC_C0_0_APB3master_PWDATA[15:8]}),
	.C_WEN(WEN_r0c0),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_RAM128X8_0 */

module COREABC_C0_COREABC_C0_0_RAM128X8_1 (
  COREABC_C0_0_APB3master_PWDATA_0,
  RAMWDATA,
  RAMADDR,
  RADDR_0,
  RD_r1c0,
  WEN_r1c0,
  COREABC_C0_0_PRESETN,
  FCCC_C0_0_GL0
)
;
input COREABC_C0_0_APB3master_PWDATA_0 ;
input [6:0] RAMWDATA ;
input [6:0] RAMADDR ;
input RADDR_0 ;
output [7:0] RD_r1c0 ;
input WEN_r1c0 ;
input COREABC_C0_0_PRESETN ;
input FCCC_C0_0_GL0 ;
wire COREABC_C0_0_APB3master_PWDATA_0 ;
wire RADDR_0 ;
wire WEN_r1c0 ;
wire COREABC_C0_0_PRESETN ;
wire FCCC_C0_0_GL0 ;
wire [17:8] DOUT_RAM_0;
wire [17:0] U_RAM64x18_B_DOUT_1;
wire U_RAM64x18_BUSY_1 ;
wire VCC ;
wire GND ;
// @12:103
  RAM64x18 U_RAM64x18 (
	.A_DOUT({DOUT_RAM_0[17:8], RD_r1c0[7:0]}),
	.B_DOUT(U_RAM64x18_B_DOUT_1[17:0]),
	.BUSY(U_RAM64x18_BUSY_1),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(COREABC_C0_0_PRESETN),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({RAMADDR[6:1], RADDR_0, GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({RAMADDR[6:0], GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, COREABC_C0_0_APB3master_PWDATA_0, RAMWDATA[6:0]}),
	.C_WEN(WEN_r1c0),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_RAM128X8_1 */

module COREABC_C0_COREABC_C0_0_RAM128X8_2 (
  COREABC_C0_0_APB3master_PWDATA,
  RAMADDR,
  RADDR_0,
  RD_r1c1,
  WEN_r1c0,
  COREABC_C0_0_PRESETN,
  FCCC_C0_0_GL0
)
;
input [15:8] COREABC_C0_0_APB3master_PWDATA ;
input [6:0] RAMADDR ;
input RADDR_0 ;
output [7:0] RD_r1c1 ;
input WEN_r1c0 ;
input COREABC_C0_0_PRESETN ;
input FCCC_C0_0_GL0 ;
wire RADDR_0 ;
wire WEN_r1c0 ;
wire COREABC_C0_0_PRESETN ;
wire FCCC_C0_0_GL0 ;
wire [17:8] DOUT_RAM_0;
wire [17:0] U_RAM64x18_B_DOUT_2;
wire U_RAM64x18_BUSY_2 ;
wire VCC ;
wire GND ;
// @12:103
  RAM64x18 U_RAM64x18 (
	.A_DOUT({DOUT_RAM_0[17:8], RD_r1c1[7:0]}),
	.B_DOUT(U_RAM64x18_B_DOUT_2[17:0]),
	.BUSY(U_RAM64x18_BUSY_2),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(COREABC_C0_0_PRESETN),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({RAMADDR[6:1], RADDR_0, GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({RAMADDR[6:0], GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, COREABC_C0_0_APB3master_PWDATA[15:8]}),
	.C_WEN(WEN_r1c0),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_RAM128X8_2 */

module COREABC_C0_COREABC_C0_0_RAMBLOCKS (
  RAMRDATA_0_0,
  RAMRDATA_0,
  RD_r1c1,
  RD_r0c1,
  COREABC_C0_0_APB3master_PWDATA,
  RAMADDR,
  RAMWDATA,
  RAMRDATA_0_d0,
  RAMRDATA_1,
  RAMRDATA_2,
  RAMRDATA_4,
  RAMRDATA_5,
  RAMRDATA_6,
  RAMRDATA_15,
  RAMRDATA_14,
  RAMRDATA_8,
  RAMRDATA_7,
  RAMRDATA_3,
  RD_r1c0,
  RD_r0c0,
  COREABC_C0_0_APB3master_PADDR_0,
  STKPTR_0,
  g1_1_1,
  g1_1_0,
  g1_1,
  N_60,
  COREABC_C0_0_PRESETN,
  RAMADDR_1_sqmuxa,
  STBRAM,
  FCCC_C0_0_GL0,
  ADDR7_q_1z
)
;
output [12:11] RAMRDATA_0_0 ;
output [12:11] RAMRDATA_0 ;
output [7:0] RD_r1c1 ;
output [7:0] RD_r0c1 ;
input [15:7] COREABC_C0_0_APB3master_PWDATA ;
input [7:0] RAMADDR ;
input [6:0] RAMWDATA ;
output RAMRDATA_0_d0 ;
output RAMRDATA_1 ;
output RAMRDATA_2 ;
output RAMRDATA_4 ;
output RAMRDATA_5 ;
output RAMRDATA_6 ;
output RAMRDATA_15 ;
output RAMRDATA_14 ;
output RAMRDATA_8 ;
output RAMRDATA_7 ;
output RAMRDATA_3 ;
output [7:0] RD_r1c0 ;
output [7:0] RD_r0c0 ;
input COREABC_C0_0_APB3master_PADDR_0 ;
input STKPTR_0 ;
output g1_1_1 ;
output g1_1_0 ;
output g1_1 ;
output N_60 ;
input COREABC_C0_0_PRESETN ;
input RAMADDR_1_sqmuxa ;
input STBRAM ;
input FCCC_C0_0_GL0 ;
output ADDR7_q_1z ;
wire RAMRDATA_0_d0 ;
wire RAMRDATA_1 ;
wire RAMRDATA_2 ;
wire RAMRDATA_4 ;
wire RAMRDATA_5 ;
wire RAMRDATA_6 ;
wire RAMRDATA_15 ;
wire RAMRDATA_14 ;
wire RAMRDATA_8 ;
wire RAMRDATA_7 ;
wire RAMRDATA_3 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire STKPTR_0 ;
wire g1_1_1 ;
wire g1_1_0 ;
wire g1_1 ;
wire N_60 ;
wire COREABC_C0_0_PRESETN ;
wire RAMADDR_1_sqmuxa ;
wire STBRAM ;
wire FCCC_C0_0_GL0 ;
wire ADDR7_q_1z ;
wire [0:0] RADDR;
wire VCC ;
wire GND ;
wire WEN_r0c0_Z ;
wire WEN_r1c0_Z ;
// @31:370
  SLE ADDR7_q (
	.Q(ADDR7_q_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RAMADDR[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:350
  CFG4 \RADDR[0]  (
	.A(STBRAM),
	.B(STKPTR_0),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.D(RAMADDR_1_sqmuxa),
	.Y(RADDR[0])
);
defparam \RADDR[0] .INIT=16'h5A99;
// @31:378
  CFG3 \RD[0]  (
	.A(RD_r0c0[0]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[0]),
	.Y(RAMRDATA_0_d0)
);
defparam \RD[0] .INIT=8'hE2;
// @31:378
  CFG3 \RD[1]  (
	.A(RD_r0c0[1]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[1]),
	.Y(RAMRDATA_1)
);
defparam \RD[1] .INIT=8'hE2;
// @31:378
  CFG3 \RD[2]  (
	.A(RD_r0c0[2]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[2]),
	.Y(RAMRDATA_2)
);
defparam \RD[2] .INIT=8'hE2;
// @31:378
  CFG3 \RD[4]  (
	.A(RD_r0c0[4]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[4]),
	.Y(RAMRDATA_4)
);
defparam \RD[4] .INIT=8'hE2;
// @31:378
  CFG3 \RD[5]  (
	.A(RD_r0c0[5]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[5]),
	.Y(RAMRDATA_5)
);
defparam \RD[5] .INIT=8'hE2;
// @31:378
  CFG3 \RD[6]  (
	.A(RD_r0c0[6]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[6]),
	.Y(RAMRDATA_6)
);
defparam \RD[6] .INIT=8'hE2;
// @31:378
  CFG3 \RD[15]  (
	.A(RD_r0c1[7]),
	.B(ADDR7_q_1z),
	.C(RD_r1c1[7]),
	.Y(RAMRDATA_15)
);
defparam \RD[15] .INIT=8'hE2;
// @31:378
  CFG3 \RD[14]  (
	.A(RD_r0c1[6]),
	.B(ADDR7_q_1z),
	.C(RD_r1c1[6]),
	.Y(RAMRDATA_14)
);
defparam \RD[14] .INIT=8'hE2;
// @31:378
  CFG3 \RD[8]  (
	.A(RD_r0c1[0]),
	.B(ADDR7_q_1z),
	.C(RD_r1c1[0]),
	.Y(RAMRDATA_8)
);
defparam \RD[8] .INIT=8'hE2;
// @31:378
  CFG3 \RD[7]  (
	.A(RD_r0c0[7]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[7]),
	.Y(RAMRDATA_7)
);
defparam \RD[7] .INIT=8'hE2;
// @31:378
  CFG3 \RD[3]  (
	.A(RD_r0c0[3]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[3]),
	.Y(RAMRDATA_3)
);
defparam \RD[3] .INIT=8'hE2;
// @31:355
  CFG2 WEN_r0c0 (
	.A(RAMADDR[7]),
	.B(STBRAM),
	.Y(WEN_r0c0_Z)
);
defparam WEN_r0c0.INIT=4'h4;
// @31:355
  CFG2 WEN_r1c0 (
	.A(RAMADDR[7]),
	.B(STBRAM),
	.Y(WEN_r1c0_Z)
);
defparam WEN_r1c0.INIT=4'h8;
// @31:385
  COREABC_C0_COREABC_C0_0_RAM128X8 \UG4.UR16.ram_r0c0  (
	.COREABC_C0_0_APB3master_PWDATA_0(COREABC_C0_0_APB3master_PWDATA[7]),
	.RAMWDATA(RAMWDATA[6:0]),
	.RAMADDR(RAMADDR[6:0]),
	.RADDR_0(RADDR[0]),
	.RD_r0c0(RD_r0c0[7:0]),
	.WEN_r0c0(WEN_r0c0_Z),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @31:396
  COREABC_C0_COREABC_C0_0_RAM128X8_0 \UG4.UR16.ram_r0c1  (
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[15:8]),
	.RAMADDR(RAMADDR[6:0]),
	.RADDR_0(RADDR[0]),
	.RD_r0c1(RD_r0c1[7:0]),
	.RD_r1c1(RD_r1c1[5:0]),
	.RAMRDATA_0(RAMRDATA_0[12:11]),
	.RAMRDATA_0_0(RAMRDATA_0_0[12:11]),
	.WEN_r0c0(WEN_r0c0_Z),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.N_60(N_60),
	.g1_1(g1_1),
	.g1_1_0(g1_1_0),
	.g1_1_1(g1_1_1),
	.ADDR7_q(ADDR7_q_1z)
);
// @31:407
  COREABC_C0_COREABC_C0_0_RAM128X8_1 \UG4.UR16.ram_r1c0  (
	.COREABC_C0_0_APB3master_PWDATA_0(COREABC_C0_0_APB3master_PWDATA[7]),
	.RAMWDATA(RAMWDATA[6:0]),
	.RAMADDR(RAMADDR[6:0]),
	.RADDR_0(RADDR[0]),
	.RD_r1c0(RD_r1c0[7:0]),
	.WEN_r1c0(WEN_r1c0_Z),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
// @31:418
  COREABC_C0_COREABC_C0_0_RAM128X8_2 \UG4.UR16.ram_r1c1  (
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[15:8]),
	.RAMADDR(RAMADDR[6:0]),
	.RADDR_0(RADDR[0]),
	.RD_r1c1(RD_r1c1[7:0]),
	.WEN_r1c0(WEN_r1c0_Z),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_RAMBLOCKS */

module COREABC_C0_COREABC_C0_0_INSTRUCTIONS (
  CoreAPB3_C0_0_APBmslave1_PRDATA_0,
  CoreAPB3_C0_0_APBmslave1_PRDATA_1,
  CoreAPB3_C0_0_APBmslave1_PRDATA_4,
  SMADDR,
  COREABC_C0_0_APB3master_PADDR,
  INSTR_SCMD,
  INSTR_CMD,
  INSTR_DATA,
  STBFLAG_1_m,
  STBFLAG_5_d1,
  un1_instr_cmd,
  N_11_i,
  ALUOUT_6_sqmuxa,
  N_19,
  N_19_0,
  N_19_1,
  N_73,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  m8_1,
  N_4_0,
  ACCUM_N_3_mux_0_i,
  N_5,
  FCCC_C0_0_GL0
)
;
input CoreAPB3_C0_0_APBmslave1_PRDATA_0 ;
input CoreAPB3_C0_0_APBmslave1_PRDATA_1 ;
input CoreAPB3_C0_0_APBmslave1_PRDATA_4 ;
input [6:0] SMADDR ;
output [9:0] COREABC_C0_0_APB3master_PADDR ;
output [2:0] INSTR_SCMD ;
output [2:0] INSTR_CMD ;
output [8:0] INSTR_DATA ;
output STBFLAG_1_m ;
input STBFLAG_5_d1 ;
output un1_instr_cmd ;
output N_11_i ;
output ALUOUT_6_sqmuxa ;
output N_19 ;
output N_19_0 ;
output N_19_1 ;
output N_73 ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
output m8_1 ;
input N_4_0 ;
input ACCUM_N_3_mux_0_i ;
input N_5 ;
input FCCC_C0_0_GL0 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_0 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_1 ;
wire CoreAPB3_C0_0_APBmslave1_PRDATA_4 ;
wire STBFLAG_1_m ;
wire STBFLAG_5_d1 ;
wire un1_instr_cmd ;
wire N_11_i ;
wire ALUOUT_6_sqmuxa ;
wire N_19 ;
wire N_19_0 ;
wire N_19_1 ;
wire N_73 ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire m8_1 ;
wire N_4_0 ;
wire ACCUM_N_3_mux_0_i ;
wire N_5 ;
wire FCCC_C0_0_GL0 ;
wire [33:0] INS_0_0;
wire [31:4] INS_0_0_a2;
wire [17:17] INS_0_i_a2_0;
wire [17:1] INS_0_i_o2;
wire [27:0] INS_0_0_a2_5;
wire [27:0] INS_0_0_o2;
wire [17:10] INS_0_i_a2_5;
wire [11:11] INS_0_i_5;
wire [10:10] INS_0_i_8;
wire [10:7] INS_0_i_o2_0;
wire [27:14] INS_0_0_a2_8;
wire [16:1] INS_0_i_a2_1;
wire [26:13] INS_0_0_a2_12;
wire [17:10] INS_0_i_a2_6;
wire [17:10] INS_0_i_6;
wire [16:16] INS_0_i_a2_4;
wire [27:0] INS_0_0_a2_6;
wire [28:0] INS_0_0_2;
wire [27:14] INS_0_0_6;
wire [30:14] INS_0_0_a2_0;
wire [27:27] INS_0_0_1_0;
wire [27:27] INS_0_0_a2_2_0;
wire [27:27] INS_0_0_a2_3_0;
wire [10:10] INS_0_i_a2_9;
wire [33:0] INS_0_0_1;
wire [33:0] INS_0_0_0;
wire [26:12] INS_0_0_a2_7;
wire [30:4] INS_0_0_o2_0;
wire [13:13] INS_0_0_4_1;
wire [26:13] INS_0_0_4;
wire [16:1] INS_0_i_a2_3;
wire [28:28] INS_0_0_5_1;
wire [28:28] INS_0_0_5;
wire [26:13] INS_0_0_a2_13;
wire [30:30] INS_0_0_o2_2_0;
wire [30:4] INS_0_0_a2_3;
wire [30:4] INS_0_0_a2_1;
wire [10:10] INS_0_i_o2_2;
wire [10:10] INS_0_i_a2_10;
wire [27:27] INS_0_0_m2;
wire [27:12] INS_0_0_a2_0_0;
wire [30:12] INS_0_0_a2_5_0;
wire [17:17] INS_0_i_a2_3_0;
wire [16:10] INS_0_i_a2_2;
wire [26:13] INS_0_0_a2_10;
wire [17:1] INS_0_i_a2;
wire [30:12] INS_0_0_a2_2;
wire [30:30] INS_0_0_a2_4;
wire [28:4] INS_0_0_3;
wire [16:10] INS_0_i_3;
wire [10:10] INS_0_i_2;
wire [17:3] INS_0_i_1;
wire [17:11] INS_0_i_0;
wire [16:16] INS_0_i_4;
wire [3:3] INS_0_dreg_RNO_0;
wire [6:6] INS_0_0_0_RNO;
wire [26:26] INS_0_0_9;
wire [26:26] INS_0_0_7;
wire [26:26] INS_0_0_10;
wire [26:26] INS_0_0_8;
wire [10:10] INS_0_i_7;
wire VCC ;
wire GND ;
wire N_963_i ;
wire N_965_i ;
wire N_943_i ;
wire N_946_i ;
wire N_951_i ;
wire N_955_i ;
wire N_957_i ;
wire N_965_i_1 ;
wire m9_0_1 ;
wire N_1194_1 ;
wire N_1274 ;
wire N_1273 ;
wire N_1272 ;
wire N_1271 ;
wire N_1270 ;
wire N_1269 ;
wire N_1268 ;
wire N_1267 ;
wire N_1266 ;
wire N_1265 ;
wire N_1264 ;
wire N_1263 ;
wire N_1262 ;
wire N_1261 ;
wire N_1260 ;
wire N_1259 ;
wire N_1258 ;
wire N_1257 ;
wire N_1256 ;
wire N_1255 ;
wire N_1254 ;
wire N_1253 ;
wire N_1252 ;
wire N_1251 ;
wire N_1250 ;
wire N_1249 ;
wire N_1248 ;
// @30:94
  SLE \INS_0_dreg[29]  (
	.Q(INSTR_DATA[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[30]  (
	.Q(INSTR_DATA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[31]  (
	.Q(INSTR_DATA[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0_a2[31]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[32]  (
	.Q(INSTR_DATA[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[32]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[33]  (
	.Q(INSTR_DATA[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[33]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[34]  (
	.Q(INSTR_DATA[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_i_a2_0[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[14]  (
	.Q(COREABC_C0_0_APB3master_PADDR[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[15]  (
	.Q(COREABC_C0_0_APB3master_PADDR[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_i_o2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[16]  (
	.Q(COREABC_C0_0_APB3master_PADDR[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_963_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[17]  (
	.Q(COREABC_C0_0_APB3master_PADDR[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_965_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[26]  (
	.Q(INSTR_DATA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[26]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[27]  (
	.Q(INSTR_DATA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[27]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[28]  (
	.Q(INSTR_DATA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[28]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[0]  (
	.Q(INSTR_CMD[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[1]  (
	.Q(INSTR_CMD[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_943_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[2]  (
	.Q(INSTR_CMD[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[3]  (
	.Q(INSTR_SCMD[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_946_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[4]  (
	.Q(INSTR_SCMD[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[5]  (
	.Q(INSTR_SCMD[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0_a2[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[6]  (
	.Q(COREABC_C0_0_APB3master_PADDR[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[7]  (
	.Q(COREABC_C0_0_APB3master_PADDR[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_951_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[10]  (
	.Q(COREABC_C0_0_APB3master_PADDR[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_955_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[11]  (
	.Q(COREABC_C0_0_APB3master_PADDR[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_957_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[12]  (
	.Q(COREABC_C0_0_APB3master_PADDR[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  SLE \INS_0_dreg[13]  (
	.Q(COREABC_C0_0_APB3master_PADDR[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:94
  CFG4 \INS_0_0[2]  (
	.A(INS_0_0_a2_5[0]),
	.B(INS_0_0_o2[2]),
	.C(INS_0_i_o2[1]),
	.D(INS_0_i_a2_5[16]),
	.Y(INS_0_0[2])
);
defparam \INS_0_0[2] .INIT=16'hF3F2;
// @30:94
  CFG3 \INS_0_dreg_RNO[11]  (
	.A(INS_0_0_a2_5[0]),
	.B(INS_0_i_a2_5[16]),
	.C(INS_0_i_5[11]),
	.Y(N_957_i)
);
defparam \INS_0_dreg_RNO[11] .INIT=8'h01;
// @30:94
  CFG4 \INS_0_i_8[10]  (
	.A(INS_0_0_a2_5[0]),
	.B(SMADDR[1]),
	.C(INS_0_i_a2_5[17]),
	.D(INS_0_i_a2_5[16]),
	.Y(INS_0_i_8[10])
);
defparam \INS_0_i_8[10] .INIT=16'hFFEA;
// @30:94
  CFG3 \INS_0_i_a2_1[1]  (
	.A(INS_0_i_o2_0[10]),
	.B(INS_0_0_a2_8[14]),
	.C(INS_0_0_o2[4]),
	.Y(INS_0_i_a2_1[1])
);
defparam \INS_0_i_a2_1[1] .INIT=8'h04;
// @30:94
  CFG4 \INS_0_0_a2_5[0]  (
	.A(SMADDR[2]),
	.B(SMADDR[3]),
	.C(SMADDR[5]),
	.D(SMADDR[4]),
	.Y(INS_0_0_a2_5[0])
);
defparam \INS_0_0_a2_5[0] .INIT=16'h1000;
// @30:94
  CFG3 \INS_0_0_a2_5[4]  (
	.A(SMADDR[5]),
	.B(SMADDR[4]),
	.C(SMADDR[6]),
	.Y(INS_0_0_a2_5[4])
);
defparam \INS_0_0_a2_5[4] .INIT=8'h04;
// @30:94
  CFG3 \INS_0_0_a2_12[26]  (
	.A(SMADDR[6]),
	.B(SMADDR[1]),
	.C(SMADDR[0]),
	.Y(INS_0_0_a2_12[26])
);
defparam \INS_0_0_a2_12[26] .INIT=8'h08;
// @30:94
  CFG3 \INS_0_0_a2_8[14]  (
	.A(SMADDR[3]),
	.B(SMADDR[5]),
	.C(SMADDR[2]),
	.Y(INS_0_0_a2_8[14])
);
defparam \INS_0_0_a2_8[14] .INIT=8'h04;
  CFG4 \INS_0_dreg_RNI82F32[4]  (
	.A(N_5),
	.B(INSTR_SCMD[1]),
	.C(ACCUM_N_3_mux_0_i),
	.D(N_4_0),
	.Y(m8_1)
);
defparam \INS_0_dreg_RNI82F32[4] .INIT=16'h5457;
// @32:672
  CFG3 \INS_0_dreg_RNI9S0J[0]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA_0),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(N_73),
	.Y(N_19_1)
);
defparam \INS_0_dreg_RNI9S0J[0] .INIT=8'h80;
// @32:672
  CFG3 \INS_0_dreg_RNIH8SK[0]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA_1),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(N_73),
	.Y(N_19_0)
);
defparam \INS_0_dreg_RNIH8SK[0] .INIT=8'h80;
// @32:672
  CFG3 \INS_0_dreg_RNIKBSK[0]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA_4),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(N_73),
	.Y(N_19)
);
defparam \INS_0_dreg_RNIKBSK[0] .INIT=8'h80;
// @30:94
  CFG4 \INS_0_dreg_RNO[17]  (
	.A(INS_0_i_a2_6[17]),
	.B(INS_0_i_6[17]),
	.C(INS_0_i_o2[10]),
	.D(N_965_i_1),
	.Y(N_965_i)
);
defparam \INS_0_dreg_RNO[17] .INIT=16'h0100;
// @30:94
  CFG4 \INS_0_dreg_RNO_0[17]  (
	.A(SMADDR[1]),
	.B(SMADDR[0]),
	.C(INS_0_i_a2_4[16]),
	.D(INS_0_0_a2_6[0]),
	.Y(N_965_i_1)
);
defparam \INS_0_dreg_RNO_0[17] .INIT=16'h153F;
// @30:94
  CFG4 \INS_0_0[27]  (
	.A(INS_0_0_2[27]),
	.B(INS_0_0_6[27]),
	.C(INS_0_0_a2_0[27]),
	.D(INS_0_0_1_0[27]),
	.Y(INS_0_0[27])
);
defparam \INS_0_0[27] .INIT=16'hFEFF;
// @30:94
  CFG4 \INS_0_0_1_0[27]  (
	.A(INS_0_0_a2_2_0[27]),
	.B(INS_0_0_a2_3_0[27]),
	.C(INS_0_i_o2[11]),
	.D(INS_0_i_a2_9[10]),
	.Y(INS_0_0_1_0[27])
);
defparam \INS_0_0_1_0[27] .INIT=16'h51F3;
// @30:94
  CFG4 \INS_0_0[33]  (
	.A(INS_0_0_1[33]),
	.B(INS_0_0_a2_12[26]),
	.C(INS_0_0_a2[31]),
	.D(INS_0_0_0[33]),
	.Y(INS_0_0[33])
);
defparam \INS_0_0[33] .INIT=16'hFFF4;
// @30:94
  CFG4 \INS_0_0_1[33]  (
	.A(SMADDR[5]),
	.B(SMADDR[4]),
	.C(INS_0_0_a2_7[12]),
	.D(INS_0_0_o2_0[30]),
	.Y(INS_0_0_1[33])
);
defparam \INS_0_0_1[33] .INIT=16'h3F2A;
// @30:94
  CFG4 \INS_0_0_4[13]  (
	.A(INS_0_0_4_1[13]),
	.B(INS_0_0_a2_6[13]),
	.C(INS_0_i_o2[17]),
	.D(INS_0_0_o2_0[30]),
	.Y(INS_0_0_4[13])
);
defparam \INS_0_0_4[13] .INIT=16'hDDDF;
// @30:94
  CFG4 \INS_0_0_4_1[13]  (
	.A(INS_0_0_o2[13]),
	.B(SMADDR[0]),
	.C(INS_0_0_a2_5[13]),
	.D(INS_0_i_a2_3[1]),
	.Y(INS_0_0_4_1[13])
);
defparam \INS_0_0_4_1[13] .INIT=16'h0D0F;
// @30:94
  CFG4 \INS_0_0_5[28]  (
	.A(INS_0_i_o2[11]),
	.B(INS_0_0_5_1[28]),
	.C(SMADDR[2]),
	.D(INS_0_0_o2[4]),
	.Y(INS_0_0_5[28])
);
defparam \INS_0_0_5[28] .INIT=16'h3373;
// @30:94
  CFG4 \INS_0_0_5_1[28]  (
	.A(INS_0_0_a2_13[26]),
	.B(INS_0_0_2[28]),
	.C(INS_0_0_o2_0[12]),
	.D(INS_0_0_o2[12]),
	.Y(INS_0_0_5_1[28])
);
defparam \INS_0_0_5_1[28] .INIT=16'h3111;
  CFG2 \INS_0_dreg_RNIDTQF[1]  (
	.A(m9_0_1),
	.B(INSTR_CMD[1]),
	.Y(ALUOUT_6_sqmuxa)
);
defparam \INS_0_dreg_RNIDTQF[1] .INIT=4'h2;
// @30:94
  CFG4 \INS_0_0_a2_3[30]  (
	.A(INS_0_0_o2[2]),
	.B(SMADDR[6]),
	.C(INS_0_0_o2_2_0[30]),
	.D(INS_0_0_o2[27]),
	.Y(INS_0_0_a2_3[30])
);
defparam \INS_0_0_a2_3[30] .INIT=16'hC4C0;
// @30:94
  CFG4 \INS_0_0_a2_7[26]  (
	.A(SMADDR[6]),
	.B(SMADDR[4]),
	.C(INS_0_0_o2[2]),
	.D(INS_0_0_o2_0[30]),
	.Y(INS_0_0_a2_7[26])
);
defparam \INS_0_0_a2_7[26] .INIT=16'h0004;
// @30:94
  CFG3 \INS_0_0_a2_1[30]  (
	.A(INS_0_i_a2_9[10]),
	.B(INS_0_0_a2_7[12]),
	.C(INS_0_0_o2[2]),
	.Y(INS_0_0_a2_1[30])
);
defparam \INS_0_0_a2_1[30] .INIT=8'h08;
// @30:94
  CFG2 \INS_0_0_o2_0[26]  (
	.A(SMADDR[0]),
	.B(SMADDR[4]),
	.Y(INS_0_0_o2_0[26])
);
defparam \INS_0_0_o2_0[26] .INIT=4'hE;
// @30:94
  CFG2 \INS_0_i_o2_2[10]  (
	.A(SMADDR[3]),
	.B(SMADDR[1]),
	.Y(INS_0_i_o2_2[10])
);
defparam \INS_0_i_o2_2[10] .INIT=4'h7;
// @30:94
  CFG2 \INS_0_i_o2[17]  (
	.A(SMADDR[4]),
	.B(SMADDR[5]),
	.Y(INS_0_i_o2[17])
);
defparam \INS_0_i_o2[17] .INIT=4'hD;
// @30:94
  CFG2 \INS_0_0_o2_0[4]  (
	.A(SMADDR[3]),
	.B(SMADDR[1]),
	.Y(INS_0_0_o2_0[4])
);
defparam \INS_0_0_o2_0[4] .INIT=4'hE;
// @30:94
  CFG2 \INS_0_0_o2[4]  (
	.A(SMADDR[0]),
	.B(SMADDR[1]),
	.Y(INS_0_0_o2[4])
);
defparam \INS_0_0_o2[4] .INIT=4'hD;
// @30:94
  CFG2 \INS_0_i_o2[11]  (
	.A(SMADDR[5]),
	.B(SMADDR[6]),
	.Y(INS_0_i_o2[11])
);
defparam \INS_0_i_o2[11] .INIT=4'hE;
// @30:94
  CFG2 \INS_0_0_o2[2]  (
	.A(SMADDR[0]),
	.B(SMADDR[1]),
	.Y(INS_0_0_o2[2])
);
defparam \INS_0_0_o2[2] .INIT=4'hB;
// @30:94
  CFG2 \INS_0_0_o2_0[30]  (
	.A(SMADDR[3]),
	.B(SMADDR[2]),
	.Y(INS_0_0_o2_0[30])
);
defparam \INS_0_0_o2_0[30] .INIT=4'hE;
// @30:94
  CFG2 \INS_0_0_o2_0[12]  (
	.A(SMADDR[0]),
	.B(SMADDR[1]),
	.Y(INS_0_0_o2_0[12])
);
defparam \INS_0_0_o2_0[12] .INIT=4'h7;
// @30:94
  CFG2 \INS_0_i_o2_0[10]  (
	.A(SMADDR[4]),
	.B(SMADDR[6]),
	.Y(INS_0_i_o2_0[10])
);
defparam \INS_0_i_o2_0[10] .INIT=4'hE;
// @30:94
  CFG2 \INS_0_0_o2[12]  (
	.A(SMADDR[0]),
	.B(SMADDR[1]),
	.Y(INS_0_0_o2[12])
);
defparam \INS_0_0_o2[12] .INIT=4'hE;
// @30:94
  CFG2 \INS_0_i_a2_3[1]  (
	.A(SMADDR[5]),
	.B(SMADDR[6]),
	.Y(INS_0_i_a2_3[1])
);
defparam \INS_0_i_a2_3[1] .INIT=4'h8;
// @30:94
  CFG2 \INS_0_i_a2_10[10]  (
	.A(SMADDR[4]),
	.B(SMADDR[5]),
	.Y(INS_0_i_a2_10[10])
);
defparam \INS_0_i_a2_10[10] .INIT=4'h8;
// @30:94
  CFG2 \INS_0_0_a2_7[12]  (
	.A(SMADDR[3]),
	.B(SMADDR[2]),
	.Y(INS_0_0_a2_7[12])
);
defparam \INS_0_0_a2_7[12] .INIT=4'h8;
// @30:94
  CFG2 \INS_0_0_a2_6[12]  (
	.A(SMADDR[3]),
	.B(SMADDR[2]),
	.Y(INS_0_0_a2_6[12])
);
defparam \INS_0_0_a2_6[12] .INIT=4'h2;
// @30:94
  CFG2 \INS_0_i_a2_6[11]  (
	.A(SMADDR[2]),
	.B(SMADDR[5]),
	.Y(INS_0_i_a2_6[11])
);
defparam \INS_0_i_a2_6[11] .INIT=4'h8;
  CFG2 \INS_0_dreg_RNI19T7[0]  (
	.A(INSTR_CMD[1]),
	.B(INSTR_CMD[0]),
	.Y(N_11_i)
);
defparam \INS_0_dreg_RNI19T7[0] .INIT=4'h8;
  CFG2 \INS_0_dreg_RNI19T7_0[0]  (
	.A(INSTR_CMD[1]),
	.B(INSTR_CMD[0]),
	.Y(N_73)
);
defparam \INS_0_dreg_RNI19T7_0[0] .INIT=4'h2;
// @30:94
  CFG3 \INS_0_0_m2[27]  (
	.A(SMADDR[6]),
	.B(SMADDR[4]),
	.C(SMADDR[3]),
	.Y(INS_0_0_m2[27])
);
defparam \INS_0_0_m2[27] .INIT=8'hCA;
  CFG3 \INS_0_dreg_RNIC8SB[5]  (
	.A(INSTR_SCMD[1]),
	.B(INSTR_SCMD[2]),
	.C(INSTR_SCMD[0]),
	.Y(m9_0_1)
);
defparam \INS_0_dreg_RNIC8SB[5] .INIT=8'h08;
// @30:94
  CFG4 \INS_0_0_a2_2_0[27]  (
	.A(SMADDR[0]),
	.B(SMADDR[3]),
	.C(SMADDR[1]),
	.D(SMADDR[2]),
	.Y(INS_0_0_a2_2_0[27])
);
defparam \INS_0_0_a2_2_0[27] .INIT=16'h4500;
// @30:94
  CFG4 \INS_0_0_a2_0_0[12]  (
	.A(SMADDR[0]),
	.B(SMADDR[3]),
	.C(SMADDR[1]),
	.D(SMADDR[2]),
	.Y(INS_0_0_a2_0_0[12])
);
defparam \INS_0_0_a2_0_0[12] .INIT=16'h3010;
// @30:94
  CFG3 \INS_0_0_a2_0_1[27]  (
	.A(SMADDR[2]),
	.B(INS_0_i_o2[11]),
	.C(SMADDR[4]),
	.Y(INS_0_0_a2_0_0[27])
);
defparam \INS_0_0_a2_0_1[27] .INIT=8'h12;
// @30:94
  CFG4 \INS_0_0_a2_0_0[29]  (
	.A(SMADDR[6]),
	.B(SMADDR[5]),
	.C(SMADDR[4]),
	.D(SMADDR[1]),
	.Y(INS_0_0_a2_0[29])
);
defparam \INS_0_0_a2_0_0[29] .INIT=16'h0302;
// @30:94
  CFG3 \INS_0_0_a2_5_0[30]  (
	.A(SMADDR[4]),
	.B(SMADDR[2]),
	.C(SMADDR[0]),
	.Y(INS_0_0_a2_5_0[30])
);
defparam \INS_0_0_a2_5_0[30] .INIT=8'h08;
// @30:94
  CFG2 \INS_0_0_a2_5_0[12]  (
	.A(INS_0_0_a2_6[12]),
	.B(INS_0_i_o2_0[10]),
	.Y(INS_0_0_a2_5_0[12])
);
defparam \INS_0_0_a2_5_0[12] .INIT=4'h2;
// @30:94
  CFG3 \INS_0_i_a2_3_0[17]  (
	.A(SMADDR[5]),
	.B(SMADDR[4]),
	.C(SMADDR[3]),
	.Y(INS_0_i_a2_3_0[17])
);
defparam \INS_0_i_a2_3_0[17] .INIT=8'h20;
// @30:94
  CFG4 \INS_0_0_a2_3_0[27]  (
	.A(SMADDR[0]),
	.B(SMADDR[3]),
	.C(SMADDR[1]),
	.D(SMADDR[2]),
	.Y(INS_0_0_a2_3_0[27])
);
defparam \INS_0_0_a2_3_0[27] .INIT=16'h0408;
// @30:94
  CFG3 \INS_0_i_a2_3[16]  (
	.A(SMADDR[2]),
	.B(INS_0_0_o2[2]),
	.C(SMADDR[4]),
	.Y(INS_0_i_a2_3[16])
);
defparam \INS_0_i_a2_3[16] .INIT=8'h02;
// @30:94
  CFG3 \INS_0_i_a2_2[16]  (
	.A(SMADDR[1]),
	.B(INS_0_i_a2_6[11]),
	.C(SMADDR[6]),
	.Y(INS_0_i_a2_2[16])
);
defparam \INS_0_i_a2_2[16] .INIT=8'h80;
// @30:94
  CFG3 \INS_0_i_a2_5[10]  (
	.A(SMADDR[0]),
	.B(SMADDR[3]),
	.C(INS_0_i_a2_10[10]),
	.Y(INS_0_i_a2_5[10])
);
defparam \INS_0_i_a2_5[10] .INIT=8'h10;
// @30:94
  CFG2 \INS_0_0_a2_2_1[33]  (
	.A(INS_0_0_a2_6[12]),
	.B(INS_0_0_o2[2]),
	.Y(N_1194_1)
);
defparam \INS_0_0_a2_2_1[33] .INIT=4'h2;
// @30:94
  CFG2 \INS_0_0_o2[14]  (
	.A(INS_0_0_o2_0[12]),
	.B(SMADDR[2]),
	.Y(INS_0_0_o2[14])
);
defparam \INS_0_0_o2[14] .INIT=4'hB;
// @30:94
  CFG2 \INS_0_i_o2[7]  (
	.A(INS_0_i_o2_0[10]),
	.B(SMADDR[5]),
	.Y(INS_0_i_o2[7])
);
defparam \INS_0_i_o2[7] .INIT=4'hB;
// @30:94
  CFG2 \INS_0_0_o2[26]  (
	.A(INS_0_0_o2_0[30]),
	.B(INS_0_0_a2_7[12]),
	.Y(INS_0_0_o2[26])
);
defparam \INS_0_0_o2[26] .INIT=4'hD;
// @30:94
  CFG2 \INS_0_0_a2_12[13]  (
	.A(INS_0_0_o2[4]),
	.B(SMADDR[3]),
	.Y(INS_0_0_a2_12[13])
);
defparam \INS_0_0_a2_12[13] .INIT=4'h1;
// @30:94
  CFG2 \INS_0_i_a2_5[16]  (
	.A(INS_0_i_a2_3[1]),
	.B(SMADDR[3]),
	.Y(INS_0_i_a2_5[16])
);
defparam \INS_0_i_a2_5[16] .INIT=4'h8;
// @30:94
  CFG3 \INS_0_0_a2_8[27]  (
	.A(SMADDR[2]),
	.B(SMADDR[3]),
	.C(INS_0_0_o2[2]),
	.Y(INS_0_0_a2_8[27])
);
defparam \INS_0_0_a2_8[27] .INIT=8'h02;
// @30:94
  CFG3 \INS_0_0_a2_10[13]  (
	.A(SMADDR[6]),
	.B(SMADDR[5]),
	.C(SMADDR[4]),
	.Y(INS_0_0_a2_10[13])
);
defparam \INS_0_0_a2_10[13] .INIT=8'h02;
// @30:94
  CFG2 \INS_0_0_a2_13[26]  (
	.A(INS_0_i_a2_6[11]),
	.B(SMADDR[4]),
	.Y(INS_0_0_a2_13[26])
);
defparam \INS_0_0_a2_13[26] .INIT=4'h8;
// @30:94
  CFG2 \INS_0_0_a2_6[0]  (
	.A(INS_0_i_o2_0[10]),
	.B(INS_0_i_a2_6[11]),
	.Y(INS_0_0_a2_6[0])
);
defparam \INS_0_0_a2_6[0] .INIT=4'h4;
// @30:94
  CFG2 \INS_0_0_a2_3[6]  (
	.A(INS_0_i_a2_6[11]),
	.B(SMADDR[4]),
	.Y(INS_0_0_a2_3[6])
);
defparam \INS_0_0_a2_3[6] .INIT=4'h2;
// @30:94
  CFG2 \INS_0_i_a2_9[10]  (
	.A(INS_0_i_o2_0[10]),
	.B(SMADDR[5]),
	.Y(INS_0_i_a2_9[10])
);
defparam \INS_0_i_a2_9[10] .INIT=4'h1;
// @30:94
  CFG3 \INS_0_i_a2_1[16]  (
	.A(SMADDR[0]),
	.B(INS_0_i_o2_0[10]),
	.C(SMADDR[2]),
	.Y(INS_0_i_a2_1[16])
);
defparam \INS_0_i_a2_1[16] .INIT=8'h02;
// @30:94
  CFG2 \INS_0_i_a2[16]  (
	.A(INS_0_i_o2[11]),
	.B(SMADDR[0]),
	.Y(INS_0_i_a2[16])
);
defparam \INS_0_i_a2[16] .INIT=4'h2;
// @30:94
  CFG2 \INS_0_i_a2[1]  (
	.A(INS_0_i_o2_2[10]),
	.B(INS_0_i_a2_3[1]),
	.Y(INS_0_i_a2[1])
);
defparam \INS_0_i_a2[1] .INIT=4'h4;
  CFG3 \INS_0_dreg_RNI3VRB[0]  (
	.A(INSTR_CMD[1]),
	.B(INSTR_CMD[0]),
	.C(INSTR_CMD[2]),
	.Y(un1_instr_cmd)
);
defparam \INS_0_dreg_RNI3VRB[0] .INIT=8'h08;
// @30:94
  CFG3 \INS_0_0_a2_3[26]  (
	.A(SMADDR[2]),
	.B(INS_0_0_a2_12[26]),
	.C(SMADDR[4]),
	.Y(INS_0_0_a2_3[26])
);
defparam \INS_0_0_a2_3[26] .INIT=8'h04;
// @30:94
  CFG3 \INS_0_0_a2_2[30]  (
	.A(INS_0_0_o2[4]),
	.B(INS_0_0_a2_6[12]),
	.C(INS_0_i_a2_9[10]),
	.Y(INS_0_0_a2_2[30])
);
defparam \INS_0_0_a2_2[30] .INIT=8'h40;
// @30:94
  CFG3 \INS_0_0_a2_4[30]  (
	.A(INS_0_0_o2[12]),
	.B(SMADDR[5]),
	.C(INS_0_0_o2_0[30]),
	.Y(INS_0_0_a2_4[30])
);
defparam \INS_0_0_a2_4[30] .INIT=8'h01;
// @30:94
  CFG3 \INS_0_0_a2_0[30]  (
	.A(INS_0_i_a2_10[10]),
	.B(INS_0_0_o2_0[30]),
	.C(INS_0_0_o2[12]),
	.Y(INS_0_0_a2_0[30])
);
defparam \INS_0_0_a2_0[30] .INIT=8'h08;
// @30:94
  CFG4 \INS_0_0_a2[29]  (
	.A(SMADDR[0]),
	.B(SMADDR[2]),
	.C(INS_0_0_a2_0[29]),
	.D(SMADDR[3]),
	.Y(INS_0_0_a2[29])
);
defparam \INS_0_0_a2[29] .INIT=16'h0040;
// @30:94
  CFG3 \INS_0_0_a2_1[28]  (
	.A(INS_0_0_a2_10[13]),
	.B(INS_0_0_o2_0[30]),
	.C(INS_0_0_o2[12]),
	.Y(INS_0_0_a2_1[28])
);
defparam \INS_0_0_a2_1[28] .INIT=8'h20;
// @30:94
  CFG3 \INS_0_0_a2_6[27]  (
	.A(INS_0_0_o2[26]),
	.B(INS_0_i_a2_10[10]),
	.C(INS_0_0_o2[12]),
	.Y(INS_0_0_a2_6[27])
);
defparam \INS_0_0_a2_6[27] .INIT=8'h04;
// @30:94
  CFG4 \INS_0_0_a2_5[27]  (
	.A(SMADDR[0]),
	.B(INS_0_0_o2[26]),
	.C(SMADDR[6]),
	.D(SMADDR[4]),
	.Y(INS_0_0_a2_5[27])
);
defparam \INS_0_0_a2_5[27] .INIT=16'h4000;
// @30:94
  CFG4 \INS_0_0_a2_1[27]  (
	.A(INS_0_i_o2_0[10]),
	.B(SMADDR[5]),
	.C(INS_0_0_o2[12]),
	.D(INS_0_0_o2_0[30]),
	.Y(INS_0_0_a2_1[27])
);
defparam \INS_0_0_a2_1[27] .INIT=16'h0006;
// @30:94
  CFG3 \INS_0_0_a2_5[26]  (
	.A(INS_0_0_o2[2]),
	.B(SMADDR[2]),
	.C(INS_0_i_o2[17]),
	.Y(INS_0_0_a2_5[26])
);
defparam \INS_0_0_a2_5[26] .INIT=8'h04;
// @30:94
  CFG4 \INS_0_0_a2[26]  (
	.A(SMADDR[1]),
	.B(INS_0_0_o2_0[26]),
	.C(INS_0_i_o2[11]),
	.D(INS_0_0_a2_6[12]),
	.Y(INS_0_0_a2[26])
);
defparam \INS_0_0_a2[26] .INIT=16'h0400;
// @30:94
  CFG3 \INS_0_i_a2_0[17]  (
	.A(INS_0_0_o2_0[12]),
	.B(SMADDR[6]),
	.C(INS_0_i_a2_6[11]),
	.Y(INS_0_i_a2_0[17])
);
defparam \INS_0_i_a2_0[17] .INIT=8'h40;
// @30:94
  CFG4 \INS_0_i_a2[17]  (
	.A(SMADDR[6]),
	.B(SMADDR[3]),
	.C(INS_0_i_o2[17]),
	.D(INS_0_0_o2[12]),
	.Y(INS_0_i_a2[17])
);
defparam \INS_0_i_a2[17] .INIT=16'h0010;
// @30:94
  CFG4 \INS_0_0_a2_6[14]  (
	.A(SMADDR[5]),
	.B(SMADDR[4]),
	.C(INS_0_0_a2_6[12]),
	.D(INS_0_0_o2_0[12]),
	.Y(INS_0_0_a2_6[14])
);
defparam \INS_0_0_a2_6[14] .INIT=16'h0020;
// @30:94
  CFG4 \INS_0_0_a2_2[12]  (
	.A(INS_0_0_a2_7[12]),
	.B(INS_0_0_o2[12]),
	.C(SMADDR[6]),
	.D(INS_0_i_a2_10[10]),
	.Y(INS_0_0_a2_2[12])
);
defparam \INS_0_0_a2_2[12] .INIT=16'h8880;
// @30:94
  CFG3 \INS_0_i_a2_3[11]  (
	.A(INS_0_0_o2[12]),
	.B(SMADDR[2]),
	.C(INS_0_i_o2[11]),
	.Y(INS_0_i_a2_3[11])
);
defparam \INS_0_i_a2_3[11] .INIT=8'h10;
// @30:94
  CFG3 \INS_0_i_a2_6[10]  (
	.A(INS_0_0_o2_0[30]),
	.B(SMADDR[0]),
	.C(INS_0_i_o2[11]),
	.Y(INS_0_i_a2_6[10])
);
defparam \INS_0_i_a2_6[10] .INIT=8'h04;
// @30:94
  CFG4 \INS_0_i_a2[10]  (
	.A(SMADDR[0]),
	.B(SMADDR[2]),
	.C(INS_0_i_a2_9[10]),
	.D(INS_0_i_o2_2[10]),
	.Y(INS_0_i_a2[10])
);
defparam \INS_0_i_a2[10] .INIT=16'h4000;
// @30:94
  CFG4 \INS_0_0_a2[4]  (
	.A(SMADDR[2]),
	.B(SMADDR[0]),
	.C(INS_0_0_o2_0[4]),
	.D(INS_0_i_o2[7]),
	.Y(INS_0_0_a2[4])
);
defparam \INS_0_0_a2[4] .INIT=16'h0010;
// @30:94
  CFG3 \INS_0_i_a2_1[3]  (
	.A(SMADDR[0]),
	.B(SMADDR[3]),
	.C(INS_0_0_a2_6[0]),
	.Y(INS_0_i_a2_1[3])
);
defparam \INS_0_i_a2_1[3] .INIT=8'h10;
// @30:94
  CFG4 \INS_0_0_a2_6[26]  (
	.A(SMADDR[0]),
	.B(SMADDR[2]),
	.C(INS_0_0_a2_10[13]),
	.D(SMADDR[3]),
	.Y(INS_0_0_a2_6[26])
);
defparam \INS_0_0_a2_6[26] .INIT=16'h0040;
// @30:94
  CFG3 \INS_0_i_o2_0[7]  (
	.A(SMADDR[1]),
	.B(INS_0_0_o2_0[4]),
	.C(INS_0_0_a2_6[12]),
	.Y(INS_0_i_o2_0[7])
);
defparam \INS_0_i_o2_0[7] .INIT=8'hB3;
// @30:94
  CFG3 \INS_0_0_o2[13]  (
	.A(SMADDR[1]),
	.B(SMADDR[2]),
	.C(SMADDR[3]),
	.Y(INS_0_0_o2[13])
);
defparam \INS_0_0_o2[13] .INIT=8'h58;
// @30:94
  CFG4 \INS_0_0_o2[27]  (
	.A(SMADDR[4]),
	.B(SMADDR[5]),
	.C(INS_0_0_a2_6[12]),
	.D(INS_0_0_a2_8[14]),
	.Y(INS_0_0_o2[27])
);
defparam \INS_0_0_o2[27] .INIT=16'hFF10;
// @30:94
  CFG2 \INS_0_0_a2_13[13]  (
	.A(INS_0_0_a2_8[14]),
	.B(INS_0_i_o2_0[10]),
	.Y(INS_0_0_a2_13[13])
);
defparam \INS_0_0_a2_13[13] .INIT=4'h2;
// @30:94
  CFG2 \INS_0_i_a2_6[17]  (
	.A(INS_0_0_a2_3[6]),
	.B(SMADDR[3]),
	.Y(INS_0_i_a2_6[17])
);
defparam \INS_0_i_a2_6[17] .INIT=4'h8;
// @30:94
  CFG2 \INS_0_i_a2_4[16]  (
	.A(INS_0_0_a2_8[14]),
	.B(SMADDR[6]),
	.Y(INS_0_i_a2_4[16])
);
defparam \INS_0_i_a2_4[16] .INIT=4'h2;
// @30:94
  CFG2 \INS_0_i_a2_5[17]  (
	.A(INS_0_i_a2_9[10]),
	.B(INS_0_0_o2_0[30]),
	.Y(INS_0_i_a2_5[17])
);
defparam \INS_0_i_a2_5[17] .INIT=4'h2;
// @30:94
  CFG3 \INS_0_0_a2[31]  (
	.A(SMADDR[3]),
	.B(INS_0_0_o2[12]),
	.C(INS_0_0_a2_13[26]),
	.Y(INS_0_0_a2[31])
);
defparam \INS_0_0_a2[31] .INIT=8'h10;
// @30:94
  CFG4 \INS_0_0_a2[28]  (
	.A(SMADDR[3]),
	.B(SMADDR[2]),
	.C(INS_0_0_o2[2]),
	.D(INS_0_0_a2_5[4]),
	.Y(INS_0_0_a2[28])
);
defparam \INS_0_0_a2[28] .INIT=16'h4B00;
// @30:94
  CFG4 \INS_0_0_a2_10[26]  (
	.A(SMADDR[4]),
	.B(SMADDR[5]),
	.C(INS_0_0_a2_6[12]),
	.D(INS_0_0_o2[2]),
	.Y(INS_0_0_a2_10[26])
);
defparam \INS_0_0_a2_10[26] .INIT=16'h0010;
// @30:94
  CFG4 \INS_0_0_a2_0[14]  (
	.A(SMADDR[2]),
	.B(INS_0_0_o2[12]),
	.C(SMADDR[6]),
	.D(SMADDR[4]),
	.Y(INS_0_0_a2_0[14])
);
defparam \INS_0_0_a2_0[14] .INIT=16'h8000;
// @30:94
  CFG4 \INS_0_0_a2_7[13]  (
	.A(SMADDR[5]),
	.B(SMADDR[4]),
	.C(INS_0_0_a2_7[12]),
	.D(INS_0_0_o2_0[12]),
	.Y(INS_0_0_a2_7[13])
);
defparam \INS_0_0_a2_7[13] .INIT=16'h0010;
// @30:94
  CFG2 \INS_0_0_a2_6[13]  (
	.A(INS_0_0_a2_12[13]),
	.B(INS_0_0_a2_3[6]),
	.Y(INS_0_0_a2_6[13])
);
defparam \INS_0_0_a2_6[13] .INIT=4'h8;
// @30:94
  CFG4 \INS_0_0_a2_5[13]  (
	.A(SMADDR[3]),
	.B(INS_0_0_o2[12]),
	.C(SMADDR[6]),
	.D(SMADDR[4]),
	.Y(INS_0_0_a2_5[13])
);
defparam \INS_0_0_a2_5[13] .INIT=16'h1000;
// @30:94
  CFG3 \INS_0_0_a2_1[12]  (
	.A(INS_0_0_o2_0[12]),
	.B(SMADDR[2]),
	.C(INS_0_0_a2_5[4]),
	.Y(INS_0_0_a2_1[12])
);
defparam \INS_0_0_a2_1[12] .INIT=8'h90;
// @30:94
  CFG4 \INS_0_i_a2_2[11]  (
	.A(SMADDR[6]),
	.B(SMADDR[2]),
	.C(INS_0_i_a2_10[10]),
	.D(INS_0_0_o2[12]),
	.Y(INS_0_i_a2_2[11])
);
defparam \INS_0_i_a2_2[11] .INIT=16'hC800;
// @30:94
  CFG4 \INS_0_i_a2[11]  (
	.A(SMADDR[0]),
	.B(INS_0_i_o2[7]),
	.C(SMADDR[1]),
	.D(SMADDR[2]),
	.Y(INS_0_i_a2[11])
);
defparam \INS_0_i_a2[11] .INIT=16'h1013;
// @30:94
  CFG3 \INS_0_i_a2_1[10]  (
	.A(INS_0_0_o2[2]),
	.B(SMADDR[6]),
	.C(INS_0_i_a2_10[10]),
	.Y(INS_0_i_a2_1[10])
);
defparam \INS_0_i_a2_1[10] .INIT=8'h54;
// @30:94
  CFG4 \INS_0_0_a2_3[4]  (
	.A(SMADDR[1]),
	.B(INS_0_0_a2_6[12]),
	.C(SMADDR[5]),
	.D(SMADDR[4]),
	.Y(INS_0_0_a2_3[4])
);
defparam \INS_0_0_a2_3[4] .INIT=16'h0080;
// @30:94
  CFG3 \INS_0_0_a2_1[4]  (
	.A(INS_0_0_a2_7[12]),
	.B(INS_0_0_o2_0[12]),
	.C(INS_0_0_a2_5[4]),
	.Y(INS_0_0_a2_1[4])
);
defparam \INS_0_0_a2_1[4] .INIT=8'h20;
// @30:94
  CFG3 \INS_0_0_a2_0[27]  (
	.A(INS_0_i_a2_6[11]),
	.B(INS_0_0_o2[4]),
	.C(INS_0_0_m2[27]),
	.Y(INS_0_0_a2_0[27])
);
defparam \INS_0_0_a2_0[27] .INIT=8'h20;
// @32:907
  CFG4 \INS_0_dreg_RNI7ME41[5]  (
	.A(INSTR_SCMD[0]),
	.B(INSTR_SCMD[2]),
	.C(STBFLAG_5_d1),
	.D(INSTR_SCMD[1]),
	.Y(STBFLAG_1_m)
);
defparam \INS_0_dreg_RNI7ME41[5] .INIT=16'h6080;
// @30:94
  CFG4 \INS_0_0_4[26]  (
	.A(SMADDR[3]),
	.B(INS_0_0_o2_0[12]),
	.C(INS_0_0_a2_3[26]),
	.D(INS_0_i_a2_9[10]),
	.Y(INS_0_0_4[26])
);
defparam \INS_0_0_4[26] .INIT=16'hF1F0;
// @30:94
  CFG4 \INS_0_0_3[26]  (
	.A(INS_0_i_o2[11]),
	.B(INS_0_0_o2[12]),
	.C(INS_0_0_a2_10[26]),
	.D(INS_0_0_o2[26]),
	.Y(INS_0_0_3[26])
);
defparam \INS_0_0_3[26] .INIT=16'hF1F0;
// @30:94
  CFG4 \INS_0_0_2[26]  (
	.A(SMADDR[1]),
	.B(INS_0_i_a2_10[10]),
	.C(INS_0_0_a2_13[26]),
	.D(INS_0_0_a2_12[13]),
	.Y(INS_0_0_2[26])
);
defparam \INS_0_0_2[26] .INIT=16'hDC50;
// @30:94
  CFG4 \INS_0_i_3[10]  (
	.A(INS_0_i_o2[11]),
	.B(INS_0_0_a2_7[12]),
	.C(INS_0_i_a2[10]),
	.D(INS_0_0_o2_0[12]),
	.Y(INS_0_i_3[10])
);
defparam \INS_0_i_3[10] .INIT=16'hF0F4;
// @30:94
  CFG3 \INS_0_i_2[10]  (
	.A(INS_0_0_o2_0[4]),
	.B(INS_0_i_a2_1[10]),
	.C(INS_0_0_a2_3[6]),
	.Y(INS_0_i_2[10])
);
defparam \INS_0_i_2[10] .INIT=8'hEC;
// @30:94
  CFG4 \INS_0_i_1[10]  (
	.A(INS_0_i_o2_0[10]),
	.B(INS_0_0_o2[4]),
	.C(INS_0_i_a2_5[10]),
	.D(INS_0_i_a2_6[10]),
	.Y(INS_0_i_1[10])
);
defparam \INS_0_i_1[10] .INIT=16'hFFF2;
// @30:94
  CFG4 \INS_0_0_0[0]  (
	.A(SMADDR[3]),
	.B(INS_0_0_o2_0[12]),
	.C(INS_0_0_o2[12]),
	.D(INS_0_0_a2_6[0]),
	.Y(INS_0_0_0[0])
);
defparam \INS_0_0_0[0] .INIT=16'h3700;
// @30:94
  CFG4 \INS_0_0_2[14]  (
	.A(INS_0_0_a2_0[14]),
	.B(INS_0_i_o2[7]),
	.C(INS_0_0_a2_6[12]),
	.D(INS_0_0_o2[12]),
	.Y(INS_0_0_2[14])
);
defparam \INS_0_0_2[14] .INIT=16'hAABA;
// @30:94
  CFG4 \INS_0_0_1[14]  (
	.A(INS_0_i_o2[17]),
	.B(INS_0_0_o2[14]),
	.C(SMADDR[3]),
	.D(INS_0_i_a2_3[1]),
	.Y(INS_0_0_1[14])
);
defparam \INS_0_0_1[14] .INIT=16'h1D11;
// @30:94
  CFG3 \INS_0_0_0[14]  (
	.A(SMADDR[3]),
	.B(INS_0_i_o2[17]),
	.C(INS_0_0_a2_6[14]),
	.Y(INS_0_0_0[14])
);
defparam \INS_0_0_0[14] .INIT=8'hF2;
// @30:94
  CFG4 \INS_0_i_1[17]  (
	.A(INS_0_0_o2[4]),
	.B(SMADDR[2]),
	.C(INS_0_i_o2[7]),
	.D(INS_0_i_a2[17]),
	.Y(INS_0_i_1[17])
);
defparam \INS_0_i_1[17] .INIT=16'hFF01;
// @30:94
  CFG3 \INS_0_i_0[17]  (
	.A(INS_0_i_a2_3_0[17]),
	.B(INS_0_0_o2[2]),
	.C(INS_0_i_a2_0[17]),
	.Y(INS_0_i_0[17])
);
defparam \INS_0_i_0[17] .INIT=8'hF2;
// @30:94
  CFG4 \INS_0_i_1[11]  (
	.A(SMADDR[3]),
	.B(INS_0_i_o2[11]),
	.C(INS_0_0_o2_0[12]),
	.D(INS_0_i_a2_2[11]),
	.Y(INS_0_i_1[11])
);
defparam \INS_0_i_1[11] .INIT=16'hFF02;
// @30:94
  CFG4 \INS_0_i_0[11]  (
	.A(SMADDR[3]),
	.B(SMADDR[1]),
	.C(INS_0_i_a2_3[11]),
	.D(INS_0_i_a2_6[11]),
	.Y(INS_0_i_0[11])
);
defparam \INS_0_i_0[11] .INIT=16'hF4F0;
// @30:94
  CFG3 \INS_0_0_1[4]  (
	.A(SMADDR[0]),
	.B(INS_0_0_o2_0[4]),
	.C(INS_0_0_a2_6[0]),
	.Y(INS_0_0_1[4])
);
defparam \INS_0_0_1[4] .INIT=8'hB0;
// @30:94
  CFG4 \INS_0_0_3[13]  (
	.A(SMADDR[3]),
	.B(SMADDR[2]),
	.C(INS_0_0_o2[12]),
	.D(INS_0_0_a2_10[13]),
	.Y(INS_0_0_3[13])
);
defparam \INS_0_0_3[13] .INIT=16'hEA00;
// @30:94
  CFG4 \INS_0_0_2[13]  (
	.A(INS_0_0_o2_0[12]),
	.B(INS_0_0_a2_7[13]),
	.C(SMADDR[3]),
	.D(INS_0_0_a2_5[4]),
	.Y(INS_0_0_2[13])
);
defparam \INS_0_0_2[13] .INIT=16'hCECC;
// @30:94
  CFG4 \INS_0_0_3[28]  (
	.A(SMADDR[1]),
	.B(INS_0_0_a2_5[4]),
	.C(INS_0_0_a2_6[12]),
	.D(INS_0_0_a2_12[13]),
	.Y(INS_0_0_3[28])
);
defparam \INS_0_0_3[28] .INIT=16'hCC80;
// @30:94
  CFG4 \INS_0_0_2[28]  (
	.A(INS_0_0_a2[28]),
	.B(INS_0_i_a2_9[10]),
	.C(SMADDR[0]),
	.D(INS_0_0_a2_7[12]),
	.Y(INS_0_0_2[28])
);
defparam \INS_0_0_2[28] .INIT=16'hEAAA;
// @30:94
  CFG4 \INS_0_0_0[28]  (
	.A(INS_0_i_o2[11]),
	.B(INS_0_0_a2_6[12]),
	.C(SMADDR[0]),
	.D(INS_0_i_a2_10[10]),
	.Y(INS_0_0_0[28])
);
defparam \INS_0_0_0[28] .INIT=16'hC404;
// @30:94
  CFG4 \INS_0_0_2[27]  (
	.A(SMADDR[3]),
	.B(INS_0_0_o2_0[12]),
	.C(INS_0_0_a2_0_0[27]),
	.D(INS_0_0_a2_5[27]),
	.Y(INS_0_0_2[27])
);
defparam \INS_0_0_2[27] .INIT=16'hFF10;
// @30:94
  CFG3 \INS_0_0_1[27]  (
	.A(INS_0_i_o2[17]),
	.B(INS_0_0_a2_1[27]),
	.C(INS_0_0_a2_8[27]),
	.Y(INS_0_0_1[27])
);
defparam \INS_0_0_1[27] .INIT=8'hDC;
// @30:94
  CFG4 \INS_0_0_2[12]  (
	.A(SMADDR[3]),
	.B(INS_0_0_o2_0[12]),
	.C(INS_0_0_a2_1[12]),
	.D(INS_0_i_a2_9[10]),
	.Y(INS_0_0_2[12])
);
defparam \INS_0_0_2[12] .INIT=16'hF8F0;
// @30:94
  CFG3 \INS_0_0_1[12]  (
	.A(INS_0_i_o2[7]),
	.B(INS_0_0_a2_0_0[12]),
	.C(INS_0_0_a2_2[12]),
	.Y(INS_0_0_1[12])
);
defparam \INS_0_0_1[12] .INIT=8'hF4;
// @30:94
  CFG4 \INS_0_0_0[12]  (
	.A(INS_0_i_a2_3[1]),
	.B(INS_0_0_o2_0[12]),
	.C(INS_0_0_o2[12]),
	.D(INS_0_0_a2_5_0[12]),
	.Y(INS_0_0_0[12])
);
defparam \INS_0_0_0[12] .INIT=16'h3B0A;
// @30:94
  CFG4 \INS_0_0_0[33]  (
	.A(SMADDR[4]),
	.B(SMADDR[5]),
	.C(INS_0_0_a2_8[27]),
	.D(N_1194_1),
	.Y(INS_0_0_0[33])
);
defparam \INS_0_0_0[33] .INIT=16'h9810;
// @30:94
  CFG4 \INS_0_i_4[16]  (
	.A(INS_0_i_a2_1[16]),
	.B(INS_0_i_a2_2[16]),
	.C(INS_0_i_a2_5[16]),
	.D(INS_0_i_a2_3[16]),
	.Y(INS_0_i_4[16])
);
defparam \INS_0_i_4[16] .INIT=16'hFFFE;
// @30:94
  CFG4 \INS_0_i_3[16]  (
	.A(INS_0_0_o2_0[26]),
	.B(SMADDR[3]),
	.C(INS_0_i_o2[7]),
	.D(INS_0_i_a2[16]),
	.Y(INS_0_i_3[16])
);
defparam \INS_0_i_3[16] .INIT=16'hFF1F;
// @30:94
  CFG4 \INS_0_0_o2_2_0[30]  (
	.A(INS_0_0_a2_5_0[30]),
	.B(INS_0_i_o2_2[10]),
	.C(INS_0_0_o2_0[4]),
	.D(INS_0_0_a2_4[30]),
	.Y(INS_0_0_o2_2_0[30])
);
defparam \INS_0_0_o2_2_0[30] .INIT=16'hFF80;
// @30:94
  CFG3 \INS_0_0_0[29]  (
	.A(INS_0_0_o2[12]),
	.B(INS_0_0_a2_13[26]),
	.C(INS_0_0_a2[29]),
	.Y(INS_0_0_0[29])
);
defparam \INS_0_0_0[29] .INIT=8'hF4;
// @30:94
  CFG4 \INS_0_i_a2_1[11]  (
	.A(SMADDR[2]),
	.B(SMADDR[3]),
	.C(INS_0_0_o2[12]),
	.D(INS_0_i_a2_9[10]),
	.Y(INS_0_i_a2_1[11])
);
defparam \INS_0_i_a2_1[11] .INIT=16'h5400;
// @30:94
  CFG3 \INS_0_i_a2_2[10]  (
	.A(SMADDR[1]),
	.B(INS_0_0_o2[26]),
	.C(INS_0_i_a2_9[10]),
	.Y(INS_0_i_a2_2[10])
);
defparam \INS_0_i_a2_2[10] .INIT=8'h10;
// @30:94
  CFG3 \INS_0_0_a2[6]  (
	.A(INS_0_i_o2[7]),
	.B(SMADDR[0]),
	.C(INS_0_i_o2_0[7]),
	.Y(INS_0_0_a2[6])
);
defparam \INS_0_0_a2[6] .INIT=8'h10;
  CFG4 \INS_0_dreg_RNO_0[3]  (
	.A(INS_0_0_o2_0[4]),
	.B(INS_0_i_o2[7]),
	.C(SMADDR[0]),
	.D(INS_0_i_o2_2[10]),
	.Y(INS_0_dreg_RNO_0[3])
);
defparam \INS_0_dreg_RNO_0[3] .INIT=16'h2000;
  CFG4 \INS_0_0_0_RNO[6]  (
	.A(SMADDR[0]),
	.B(INS_0_i_o2_2[10]),
	.C(INS_0_0_o2_0[4]),
	.D(INS_0_0_a2_3[6]),
	.Y(INS_0_0_0_RNO[6])
);
defparam \INS_0_0_0_RNO[6] .INIT=16'h8000;
// @30:94
  CFG3 \INS_0_0_o2[0]  (
	.A(INS_0_0_a2_1[4]),
	.B(N_1194_1),
	.C(INS_0_i_o2[7]),
	.Y(INS_0_0_o2[0])
);
defparam \INS_0_0_o2[0] .INIT=8'hAE;
// @30:94
  CFG2 \INS_0_i_o2[10]  (
	.A(INS_0_i_a2_5[16]),
	.B(INS_0_0_a2_5[0]),
	.Y(INS_0_i_o2[10])
);
defparam \INS_0_i_o2[10] .INIT=4'hE;
// @30:94
  CFG2 \INS_0_0_a2_2[13]  (
	.A(INS_0_0_a2_13[13]),
	.B(INS_0_0_o2[12]),
	.Y(INS_0_0_a2_2[13])
);
defparam \INS_0_0_a2_2[13] .INIT=4'h2;
// @30:94
  CFG4 \INS_0_0_a2[12]  (
	.A(SMADDR[6]),
	.B(SMADDR[3]),
	.C(INS_0_0_o2_0[30]),
	.D(INS_0_0_o2[12]),
	.Y(INS_0_0_a2[12])
);
defparam \INS_0_0_a2[12] .INIT=16'h0A2A;
// @30:94
  CFG2 \INS_0_0_a2[5]  (
	.A(INS_0_0_o2[12]),
	.B(INS_0_0_a2_5[0]),
	.Y(INS_0_0_a2[5])
);
defparam \INS_0_0_a2[5] .INIT=4'h4;
// @30:94
  CFG4 \INS_0_0_0[30]  (
	.A(INS_0_0_o2[13]),
	.B(SMADDR[0]),
	.C(INS_0_0_a2_0[30]),
	.D(INS_0_i_a2_3[1]),
	.Y(INS_0_0_0[30])
);
defparam \INS_0_0_0[30] .INIT=16'hF8F0;
// @30:94
  CFG4 \INS_0_0_9[26]  (
	.A(INS_0_0_o2[2]),
	.B(SMADDR[1]),
	.C(INS_0_i_a2_6[17]),
	.D(INS_0_0_a2_13[13]),
	.Y(INS_0_0_9[26])
);
defparam \INS_0_0_9[26] .INIT=16'h7350;
// @30:94
  CFG4 \INS_0_0_7[26]  (
	.A(INS_0_0_o2[26]),
	.B(INS_0_0_3[26]),
	.C(SMADDR[1]),
	.D(INS_0_0_a2_5[4]),
	.Y(INS_0_0_7[26])
);
defparam \INS_0_0_7[26] .INIT=16'hECCC;
// @30:94
  CFG4 \INS_0_0_2[0]  (
	.A(INS_0_0_o2_0[12]),
	.B(INS_0_0_a2_5[0]),
	.C(INS_0_0_o2[0]),
	.D(INS_0_0_o2[12]),
	.Y(INS_0_0_2[0])
);
defparam \INS_0_0_2[0] .INIT=16'hF4FC;
// @30:94
  CFG3 \INS_0_0_1[0]  (
	.A(SMADDR[0]),
	.B(INS_0_0_0[0]),
	.C(INS_0_i_a2_6[17]),
	.Y(INS_0_0_1[0])
);
defparam \INS_0_0_1[0] .INIT=8'hEC;
// @30:94
  CFG3 \INS_0_0_3[14]  (
	.A(INS_0_0_a2_8[14]),
	.B(INS_0_0_o2[4]),
	.C(INS_0_0_0[14]),
	.Y(INS_0_0_3[14])
);
defparam \INS_0_0_3[14] .INIT=8'hF2;
// @30:94
  CFG4 \INS_0_i_1[3]  (
	.A(SMADDR[1]),
	.B(INS_0_0_o2_0[12]),
	.C(INS_0_i_a2_4[16]),
	.D(INS_0_i_a2_6[17]),
	.Y(INS_0_i_1[3])
);
defparam \INS_0_i_1[3] .INIT=16'h7530;
// @30:94
  CFG4 \INS_0_i_3[11]  (
	.A(INS_0_0_o2_0[12]),
	.B(INS_0_0_a2_5[4]),
	.C(INS_0_i_a2_1[11]),
	.D(INS_0_0_o2[12]),
	.Y(INS_0_i_3[11])
);
defparam \INS_0_i_3[11] .INIT=16'hF4FC;
// @30:94
  CFG3 \INS_0_0_3[4]  (
	.A(INS_0_0_a2_5[0]),
	.B(INS_0_0_1[4]),
	.C(INS_0_0_o2[4]),
	.Y(INS_0_0_3[4])
);
defparam \INS_0_0_3[4] .INIT=8'hEC;
// @30:94
  CFG3 \INS_0_0_2[4]  (
	.A(INS_0_0_a2_3[4]),
	.B(INS_0_0_a2_1[4]),
	.C(INS_0_0_a2[4]),
	.Y(INS_0_0_2[4])
);
defparam \INS_0_0_2[4] .INIT=8'hFE;
// @30:94
  CFG3 \INS_0_0_0[6]  (
	.A(INS_0_0_0_RNO[6]),
	.B(INS_0_0_o2[12]),
	.C(INS_0_i_a2_5[16]),
	.Y(INS_0_0_0[6])
);
defparam \INS_0_0_0[6] .INIT=8'hBA;
// @30:94
  CFG3 \INS_0_0_1[29]  (
	.A(INS_0_i_a2_5[16]),
	.B(INS_0_0_0[29]),
	.C(INS_0_0_o2[12]),
	.Y(INS_0_0_1[29])
);
defparam \INS_0_0_1[29] .INIT=8'hCE;
// @30:94
  CFG4 \INS_0_dreg_RNO[7]  (
	.A(SMADDR[2]),
	.B(SMADDR[0]),
	.C(INS_0_i_o2_0[7]),
	.D(INS_0_i_o2[7]),
	.Y(N_951_i)
);
defparam \INS_0_dreg_RNO[7] .INIT=16'h0006;
// @30:94
  CFG4 \INS_0_i_o2[1]  (
	.A(INS_0_0_o2[12]),
	.B(SMADDR[3]),
	.C(INS_0_i_a2_9[10]),
	.D(INS_0_i_a2_1[1]),
	.Y(INS_0_i_o2[1])
);
defparam \INS_0_i_o2[1] .INIT=16'hFF10;
// @30:94
  CFG4 \INS_0_0_10[26]  (
	.A(INS_0_0_a2[26]),
	.B(INS_0_0_a2_7[26]),
	.C(INS_0_0_2[26]),
	.D(INS_0_0_7[26]),
	.Y(INS_0_0_10[26])
);
defparam \INS_0_0_10[26] .INIT=16'hFFFE;
// @30:94
  CFG4 \INS_0_0_8[26]  (
	.A(INS_0_i_a2_5[16]),
	.B(INS_0_0_4[26]),
	.C(INS_0_0_a2_6[26]),
	.D(INS_0_0_a2_5[26]),
	.Y(INS_0_0_8[26])
);
defparam \INS_0_0_8[26] .INIT=16'hFFFE;
// @30:94
  CFG4 \INS_0_i_7[10]  (
	.A(INS_0_0_o2[12]),
	.B(INS_0_i_a2_4[16]),
	.C(INS_0_i_2[10]),
	.D(INS_0_i_a2_2[10]),
	.Y(INS_0_i_7[10])
);
defparam \INS_0_i_7[10] .INIT=16'hFFF4;
// @30:94
  CFG4 \INS_0_i_6[10]  (
	.A(INS_0_i_1[10]),
	.B(INS_0_i_3[10]),
	.C(SMADDR[0]),
	.D(INS_0_0_a2_5[4]),
	.Y(INS_0_i_6[10])
);
defparam \INS_0_i_6[10] .INIT=16'hFEEE;
// @30:94
  CFG4 \INS_0_0_6[14]  (
	.A(INS_0_0_1[14]),
	.B(INS_0_0_2[14]),
	.C(SMADDR[0]),
	.D(INS_0_0_a2_5[0]),
	.Y(INS_0_0_6[14])
);
defparam \INS_0_0_6[14] .INIT=16'hFEEE;
// @30:94
  CFG4 \INS_0_i_6[17]  (
	.A(INS_0_i_0[17]),
	.B(INS_0_0_a2_1[4]),
	.C(INS_0_i_a2_5[17]),
	.D(INS_0_i_1[17]),
	.Y(INS_0_i_6[17])
);
defparam \INS_0_i_6[17] .INIT=16'hFFFE;
// @30:94
  CFG4 \INS_0_0_6[27]  (
	.A(INS_0_0_o2[27]),
	.B(INS_0_0_a2_12[26]),
	.C(INS_0_0_a2_6[27]),
	.D(INS_0_0_1[27]),
	.Y(INS_0_0_6[27])
);
defparam \INS_0_0_6[27] .INIT=16'hFFF8;
// @30:94
  CFG4 \INS_0_0[29]  (
	.A(INS_0_0_o2[26]),
	.B(INS_0_0_1[29]),
	.C(SMADDR[4]),
	.D(INS_0_0_a2_12[26]),
	.Y(INS_0_0[29])
);
defparam \INS_0_0[29] .INIT=16'hECCC;
// @30:94
  CFG4 \INS_0_0[12]  (
	.A(INS_0_0_1[12]),
	.B(INS_0_0_2[12]),
	.C(INS_0_0_a2[12]),
	.D(INS_0_0_0[12]),
	.Y(INS_0_0[12])
);
defparam \INS_0_0[12] .INIT=16'hFFFE;
// @30:94
  CFG4 \INS_0_0[6]  (
	.A(INS_0_0_a2[6]),
	.B(INS_0_0_0[6]),
	.C(SMADDR[1]),
	.D(INS_0_0_a2_5[0]),
	.Y(INS_0_0[6])
);
defparam \INS_0_0[6] .INIT=16'hEFEE;
// @30:94
  CFG4 \INS_0_i_5[11]  (
	.A(INS_0_i_1[11]),
	.B(INS_0_i_0[11]),
	.C(INS_0_i_3[11]),
	.D(INS_0_i_a2[11]),
	.Y(INS_0_i_5[11])
);
defparam \INS_0_i_5[11] .INIT=16'hFFFE;
// @30:94
  CFG4 \INS_0_0[28]  (
	.A(INS_0_0_3[28]),
	.B(INS_0_0_5[28]),
	.C(INS_0_0_0[28]),
	.D(INS_0_0_a2_1[28]),
	.Y(INS_0_0[28])
);
defparam \INS_0_0[28] .INIT=16'hFFFE;
// @30:94
  CFG4 \INS_0_0[14]  (
	.A(SMADDR[0]),
	.B(INS_0_0_3[14]),
	.C(INS_0_0_6[14]),
	.D(INS_0_i_a2_5[17]),
	.Y(INS_0_0[14])
);
defparam \INS_0_0[14] .INIT=16'hFDFC;
// @30:94
  CFG4 \INS_0_0[4]  (
	.A(SMADDR[1]),
	.B(INS_0_0_3[4]),
	.C(INS_0_0_2[4]),
	.D(INS_0_i_a2_5[17]),
	.Y(INS_0_0[4])
);
defparam \INS_0_0[4] .INIT=16'hFEFC;
// @30:94
  CFG4 \INS_0_0[0]  (
	.A(INS_0_0_1[0]),
	.B(INS_0_0_2[0]),
	.C(SMADDR[1]),
	.D(INS_0_i_a2_5[17]),
	.Y(INS_0_0[0])
);
defparam \INS_0_0[0] .INIT=16'hFEEE;
// @30:94
  CFG4 \INS_0_dreg_RNO[1]  (
	.A(INS_0_0_o2_0[12]),
	.B(INS_0_i_a2[1]),
	.C(INS_0_i_o2[1]),
	.D(INS_0_i_a2_5[17]),
	.Y(N_943_i)
);
defparam \INS_0_dreg_RNO[1] .INIT=16'h0203;
// @30:94
  CFG4 \INS_0_dreg_RNO[16]  (
	.A(INS_0_i_a2_4[16]),
	.B(INS_0_0_a2_1[4]),
	.C(INS_0_i_4[16]),
	.D(INS_0_i_3[16]),
	.Y(N_963_i)
);
defparam \INS_0_dreg_RNO[16] .INIT=16'h0001;
// @30:94
  CFG4 \INS_0_0[30]  (
	.A(INS_0_0_a2_3[30]),
	.B(INS_0_0_a2_2[30]),
	.C(INS_0_0_0[30]),
	.D(INS_0_0_a2_1[30]),
	.Y(INS_0_0[30])
);
defparam \INS_0_0[30] .INIT=16'hFFFE;
// @30:94
  CFG3 \INS_0_0[26]  (
	.A(INS_0_0_8[26]),
	.B(INS_0_0_9[26]),
	.C(INS_0_0_10[26]),
	.Y(INS_0_0[26])
);
defparam \INS_0_0[26] .INIT=8'hFE;
// @30:94
  CFG4 \INS_0_0[13]  (
	.A(INS_0_0_3[13]),
	.B(INS_0_0_a2_2[13]),
	.C(INS_0_0_2[13]),
	.D(INS_0_0_4[13]),
	.Y(INS_0_0[13])
);
defparam \INS_0_0[13] .INIT=16'hFFFE;
// @30:94
  CFG4 \INS_0_dreg_RNO[3]  (
	.A(INS_0_i_a2_1[3]),
	.B(INS_0_dreg_RNO_0[3]),
	.C(INS_0_0_o2[0]),
	.D(INS_0_i_1[3]),
	.Y(N_946_i)
);
defparam \INS_0_dreg_RNO[3] .INIT=16'h0001;
// @30:94
  CFG4 \INS_0_0[32]  (
	.A(INS_0_0_a2_3[30]),
	.B(INS_0_0_a2_2[30]),
	.C(INS_0_0_a2_1[30]),
	.D(INS_0_0_a2_6[27]),
	.Y(INS_0_0[32])
);
defparam \INS_0_0[32] .INIT=16'hFFFE;
// @30:94
  CFG3 \INS_0_dreg_RNO[10]  (
	.A(INS_0_i_6[10]),
	.B(INS_0_i_8[10]),
	.C(INS_0_i_7[10]),
	.Y(N_955_i)
);
defparam \INS_0_dreg_RNO[10] .INIT=8'h01;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_INSTRUCTIONS */

module COREABC_C0_COREABC_C0_0_COREABC (
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  COREABC_C0_0_APB3master_PADDR,
  PRDATA_m2_0,
  CTRL_reg_0,
  CH0_0_reg_0,
  seq_state_cur_ns,
  COREABC_C0_0_APB3master_PWDATA,
  i2c_status_out_0,
  seq_state_cur_d_0,
  INSTR_SCMD,
  seq_state_cur,
  iPRDATA_RNI7I3B_0,
  i2c_reg_ctrl_0,
  ram_instr_out,
  CtrlReg_0,
  N_93,
  N_99,
  N_100,
  N_94,
  N_95,
  N_97,
  PRDATA_sn_N_5_mux,
  N_98,
  N_88,
  N_206,
  N_207,
  r_N_5_mux,
  N_71,
  N_215,
  N_38_0,
  sequence_cnte,
  RSTSYNC2_RNIKULP1_1z,
  i2c_seq_finished,
  CoreAPB3_C0_0_APBmslave0_PSELx,
  i2c_int,
  seq_write_0_sqmuxa,
  un1_pwrite_m_1z,
  i2c_mem_done,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  seq_last_instr,
  N_115,
  RawTimInt,
  AND4_0_Y,
  COREABC_C0_0_APB3master_PSELx,
  COREABC_C0_0_APB3master_PENABLE,
  FCCC_C0_0_GL0,
  COREABC_C0_0_PRESETN
)
;
input [15:8] CoreAPB3_C0_0_APBmslave1_PRDATA ;
output [9:0] COREABC_C0_0_APB3master_PADDR ;
input PRDATA_m2_0 ;
input CTRL_reg_0 ;
input CH0_0_reg_0 ;
output [1:0] seq_state_cur_ns ;
output [15:0] COREABC_C0_0_APB3master_PWDATA ;
input i2c_status_out_0 ;
output seq_state_cur_d_0 ;
output [1:0] INSTR_SCMD ;
input [1:0] seq_state_cur ;
input iPRDATA_RNI7I3B_0 ;
input i2c_reg_ctrl_0 ;
input [2:0] ram_instr_out ;
input CtrlReg_0 ;
input N_93 ;
input N_99 ;
input N_100 ;
input N_94 ;
input N_95 ;
input N_97 ;
input PRDATA_sn_N_5_mux ;
input N_98 ;
input N_88 ;
input N_206 ;
input N_207 ;
output r_N_5_mux ;
input N_71 ;
input N_215 ;
output N_38_0 ;
output sequence_cnte ;
output RSTSYNC2_RNIKULP1_1z ;
input i2c_seq_finished ;
input CoreAPB3_C0_0_APBmslave0_PSELx ;
input i2c_int ;
output seq_write_0_sqmuxa ;
output un1_pwrite_m_1z ;
input i2c_mem_done ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
input seq_last_instr ;
input N_115 ;
input RawTimInt ;
input AND4_0_Y ;
output COREABC_C0_0_APB3master_PSELx ;
output COREABC_C0_0_APB3master_PENABLE ;
input FCCC_C0_0_GL0 ;
output COREABC_C0_0_PRESETN ;
wire PRDATA_m2_0 ;
wire CTRL_reg_0 ;
wire CH0_0_reg_0 ;
wire i2c_status_out_0 ;
wire seq_state_cur_d_0 ;
wire iPRDATA_RNI7I3B_0 ;
wire i2c_reg_ctrl_0 ;
wire CtrlReg_0 ;
wire N_93 ;
wire N_99 ;
wire N_100 ;
wire N_94 ;
wire N_95 ;
wire N_97 ;
wire PRDATA_sn_N_5_mux ;
wire N_98 ;
wire N_88 ;
wire N_206 ;
wire N_207 ;
wire r_N_5_mux ;
wire N_71 ;
wire N_215 ;
wire N_38_0 ;
wire sequence_cnte ;
wire RSTSYNC2_RNIKULP1_1z ;
wire i2c_seq_finished ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire i2c_int ;
wire seq_write_0_sqmuxa ;
wire un1_pwrite_m_1z ;
wire i2c_mem_done ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire seq_last_instr ;
wire N_115 ;
wire RawTimInt ;
wire AND4_0_Y ;
wire COREABC_C0_0_APB3master_PSELx ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_PRESETN ;
wire [1:0] ICYCLE;
wire [1:0] ICYCLE_i;
wire [3:0] STKPTR;
wire [3:0] STKPTR_11;
wire [15:0] ACCUMULATOR;
wire [15:0] ACCUM_NEXT;
wire [0:0] ICYCLE_ns;
wire [1:1] ICYCLE_RNO;
wire [6:0] SMADDR_Z;
wire [6:0] SMADDR_s;
wire [0:0] SMADDR_RNISRVJ_S;
wire [0:0] SMADDR_RNISRVJ_Y;
wire [1:1] SMADDR_RNISITU_S;
wire [1:1] SMADDR_RNISITU_Y;
wire [2:2] SMADDR_RNITAR91_S;
wire [2:2] SMADDR_RNITAR91_Y;
wire [3:3] SMADDR_RNIV3PK1_S;
wire [3:3] SMADDR_RNIV3PK1_Y;
wire [4:4] SMADDR_RNI2UMV1_S;
wire [4:4] SMADDR_RNI2UMV1_Y;
wire [6:6] RAMWDATA_RNO_FCO;
wire [6:6] RAMWDATA_RNO_S;
wire [6:6] RAMWDATA_RNO_Y;
wire [5:5] SMADDR_RNI6PKA2_S;
wire [5:5] SMADDR_RNI6PKA2_Y;
wire [1:1] ICYCLE_RNIMPSR_S;
wire [1:1] ICYCLE_RNIMPSR_Y;
wire [5:0] SMADDR_cry;
wire [0:0] SMADDR_13_RNIV4765_Y;
wire [6:0] SMADDR_13;
wire [1:1] SMADDR_13_RNI1HF28_Y;
wire [2:2] SMADDR_13_RNI5VNUA_Y;
wire [3:3] SMADDR_13_RNIBF0RD_Y;
wire [4:4] SMADDR_13_RNIJ19NG_Y;
wire [6:6] SMADDR_RNO_FCO;
wire [6:6] SMADDR_RNO_Y;
wire [5:5] SMADDR_13_RNITLHJJ_Y;
wire [7:0] RD_r0c0;
wire [7:0] RD_r1c0;
wire [7:0] RD_r0c1;
wire [7:0] RD_r1c1;
wire [8:0] INSTR_DATA;
wire [2:2] INSTR_SCMD_Z;
wire [15:1] un1_ACCUMULATOR0;
wire [8:8] ACCUM_NEXT_m1_1_0_co1;
wire [8:8] ACCUM_NEXT_m1_1_0_wmux_0_S;
wire [15:0] ACCUM_NEXT_m1;
wire [1:0] msel_1;
wire [8:8] ALUOUT_4_xx;
wire [8:8] ALUOUT_4_yy;
wire [8:8] ACCUM_NEXT_m1_1_0_y0;
wire [8:8] ACCUM_NEXT_m1_1_0_co0;
wire [8:8] ACCUM_NEXT_m1_1_0_wmux_S;
wire [8:8] ALUOUT_3_xx;
wire [8:8] ALUOUT_3_yy;
wire [0:0] ACCUM_NEXT_m4;
wire [2:0] INSTR_CMD;
wire [12:11] RAMRDATA_0_0;
wire [11:11] ACCUM_NEXT_m0_0_0;
wire [11:11] ACCUM_NEXT_m2_0_0;
wire [11:11] ACCUM_NEXT_1_0;
wire [12:11] RAMRDATA_0;
wire [11:11] ACCUM_NEXT_m5_0;
wire [12:12] ACCUM_NEXT_d_1_0;
wire [12:12] ACCUM_NEXT_m5_0_0;
wire [12:12] ACCUM_NEXT_m0_0;
wire [8:8] ALUOUT_2_yy_RNIHS7O;
wire [14:14] ACCUM_NEXT_d_1;
wire [15:14] ACCUM_NEXT_d;
wire [14:0] ACCUM_NEXT_m0;
wire [8:8] ACCUM_NEXT_1;
wire [8:0] ACCUM_NEXT_m2;
wire [15:0] ACCUM_NEXT_m5;
wire [3:3] STKPTR_11_1;
wire [7:0] ACCUM_IN;
wire [7:0] ACCUM_NEXT_m3_1_0;
wire [14:0] ACCUM_NEXT_m3;
wire [8:0] ACCUM_NEXT_m0_1;
wire [14:14] ACCUM_NEXT_m3_1;
wire [15:0] RAMRDATA;
wire [15:15] ACCUM_NEXT_d_d_1;
wire [15:15] ACCUM_NEXT_d_d_Z_Z;
wire [15:15] ACCUM_NEXT_m5_1_0;
wire [15:15] ACCUM_NEXT_m5_1;
wire [8:8] ALUOUT_2_xx;
wire [8:8] ALUOUT_2_yy;
wire [6:0] RAMWDATA;
wire [7:0] RAMADDR;
wire [3:3] ACCUM_NEXT_0_RNO_1;
wire [3:3] ACCUM_NEXT_0_RNO_0;
wire [3:3] ACCUM_NEXT_0_RNO;
wire [7:0] ACCUM_NEXT_m6;
wire RSTSYNC2_Z ;
wire GND ;
wire VCC ;
wire un1_stbaccum_Z ;
wire ISR_ACCUM_NEG_Z ;
wire N_84_i ;
wire DOJMP_Z ;
wire DOJMP_RNO_0_Z ;
wire ISR_Z ;
wire ISR_RNO_Z ;
wire DOISR_Z ;
wire un1_ICYCLE_4_i ;
wire STD_ACCUM_ZERO_Z ;
wire un1_std_accum_zero_Z ;
wire un1_isr_0_a2_Z ;
wire ISR_ACCUM_ZERO_Z ;
wire un1_std_accum_zero_rep1_Z ;
wire STD_ACCUM_NEG_Z ;
wire ICYCLE_1_sqmuxa ;
wire PSELI_5 ;
wire STBACCUM_Z ;
wire STBACCUM_4 ;
wire STBFLAG_Z ;
wire STBFLAG_5 ;
wire STBRAM_Z ;
wire STBRAM_7 ;
wire RSTSYNC1_Z ;
wire un1_SMADDR_cry_0_cy ;
wire DOISR_RNIT529_S ;
wire DOISR_RNIT529_Y ;
wire un1_SMADDR_cry_0 ;
wire un1_SMADDR_cry_1 ;
wire un1_SMADDR_cry_2 ;
wire un1_SMADDR_cry_3 ;
wire un1_SMADDR_cry_4 ;
wire un1_SMADDR_cry_5 ;
wire SMADDR_lcry_cy ;
wire N_113_mux ;
wire SMADDR ;
wire DOJMP_RNIVQU92_S ;
wire DOJMP_RNIVQU92_Y ;
wire un1_ACCUMULATOR_m_0_cry_0_Z ;
wire un1_ACCUMULATOR_m_0_cry_0_S ;
wire un1_ACCUMULATOR_m_0_cry_0_Y ;
wire ADDR7_q ;
wire un1_ACCUMULATOR_m_0_cry_1_Z ;
wire un1_ACCUMULATOR_m_0_cry_1_S ;
wire un1_ACCUMULATOR_m_0_cry_1_Y ;
wire un1_ACCUMULATOR_m_0_cry_2_Z ;
wire un1_ACCUMULATOR_m_0_cry_2_S ;
wire un1_ACCUMULATOR_m_0_cry_2_Y ;
wire un1_ACCUMULATOR_m_0_cry_3_Z ;
wire un1_ACCUMULATOR_m_0_cry_3_S ;
wire un1_ACCUMULATOR_m_0_cry_3_Y ;
wire un1_ACCUMULATOR_m_0_cry_4_Z ;
wire un1_ACCUMULATOR_m_0_cry_4_S ;
wire un1_ACCUMULATOR_m_0_cry_4_Y ;
wire un1_ACCUMULATOR_m_0_cry_5_Z ;
wire un1_ACCUMULATOR_m_0_cry_5_S ;
wire un1_ACCUMULATOR_m_0_cry_5_Y ;
wire un1_ACCUMULATOR_m_0_cry_6_Z ;
wire un1_ACCUMULATOR_m_0_cry_6_S ;
wire un1_ACCUMULATOR_m_0_cry_6_Y ;
wire un1_ACCUMULATOR_m_0_cry_7_Z ;
wire un1_ACCUMULATOR_m_0_cry_7_S ;
wire un1_ACCUMULATOR_m_0_cry_7_Y ;
wire un1_ACCUMULATOR_m_0_cry_8_Z ;
wire un1_ACCUMULATOR_m_0_cry_8_S ;
wire un1_ACCUMULATOR_m_0_cry_8_Y ;
wire un1_ACCUMULATOR_m_0_cry_9_Z ;
wire un1_ACCUMULATOR_m_0_cry_9_S ;
wire un1_ACCUMULATOR_m_0_cry_9_Y ;
wire un1_ACCUMULATOR_m_0_cry_10_Z ;
wire un1_ACCUMULATOR_m_0_cry_10_S ;
wire un1_ACCUMULATOR_m_0_cry_10_Y ;
wire un1_ACCUMULATOR_m_0_cry_11_Z ;
wire un1_ACCUMULATOR_m_0_cry_11_S ;
wire un1_ACCUMULATOR_m_0_cry_11_Y ;
wire un1_ACCUMULATOR_m_0_s_13_FCO ;
wire un1_ACCUMULATOR_m_0_s_13_S ;
wire un1_ACCUMULATOR_m_0_s_13_Y ;
wire un1_ACCUMULATOR_m_0_cry_12_Z ;
wire un1_ACCUMULATOR_m_0_cry_12_S ;
wire un1_ACCUMULATOR_m_0_cry_12_Y ;
wire un1_ACCUMULATOR_0_cry_0_Z ;
wire un1_ACCUMULATOR_0_cry_0_S ;
wire un1_ACCUMULATOR_0_cry_0_Y ;
wire un1_ACCUMULATOR_0_cry_1 ;
wire un1_ACCUMULATOR_0_cry_1_0_Y ;
wire un1_ACCUMULATOR_0_cry_2 ;
wire un1_ACCUMULATOR_0_cry_2_0_Y ;
wire un1_ACCUMULATOR_0_cry_3 ;
wire un1_ACCUMULATOR_0_cry_3_0_Y ;
wire un1_ACCUMULATOR_0_cry_4 ;
wire un1_ACCUMULATOR_0_cry_4_0_Y ;
wire un1_ACCUMULATOR_0_cry_5 ;
wire un1_ACCUMULATOR_0_cry_5_0_Y ;
wire un1_ACCUMULATOR_0_cry_6 ;
wire un1_ACCUMULATOR_0_cry_6_0_Y ;
wire un1_ACCUMULATOR_0_cry_7 ;
wire un1_ACCUMULATOR_0_cry_7_0_Y ;
wire un1_ACCUMULATOR_0_cry_8 ;
wire un1_ACCUMULATOR_0_cry_8_0_Y ;
wire un1_ACCUMULATOR_0_cry_9 ;
wire un1_ACCUMULATOR_0_cry_9_0_Y ;
wire un1_ACCUMULATOR_0_cry_10 ;
wire un1_ACCUMULATOR_0_cry_10_0_Y ;
wire un1_ACCUMULATOR_0_cry_11 ;
wire un1_ACCUMULATOR_0_cry_11_0_Y ;
wire un1_ACCUMULATOR_0_cry_12 ;
wire un1_ACCUMULATOR_0_cry_12_0_Y ;
wire un1_ACCUMULATOR_0_cry_13 ;
wire un1_ACCUMULATOR_0_cry_13_0_Y ;
wire un1_ACCUMULATOR_0_s_15_FCO ;
wire un1_ACCUMULATOR_0_s_15_Y ;
wire un1_ACCUMULATOR_0_cry_14 ;
wire un1_ACCUMULATOR_0_cry_14_0_Y ;
wire un3_readram_Z ;
wire ALUOUT_6_sqmuxa ;
wire N_36_0 ;
wire N_398 ;
wire N_52 ;
wire ACCUM_N_3_mux_0_i ;
wire m8_1 ;
wire N_9_0 ;
wire N_18 ;
wire N_19 ;
wire g0_i_m2_0_2 ;
wire g0_i_m2_0_1_2 ;
wire N_73 ;
wire ACCUM_NEXT_m5s4_Z ;
wire g0_i_m2_0_a7_4_3 ;
wire N_11_0 ;
wire N_19_0 ;
wire N_20 ;
wire g0_i_m2_0_2_0 ;
wire g0_i_m2_1 ;
wire N_11_1 ;
wire N_18_0 ;
wire N_19_1 ;
wire N_20_0 ;
wire g0_i_m2_0_2_1 ;
wire g0_i_m2_1_1 ;
wire N_11_2 ;
wire N_18_1 ;
wire un3_readram_fast_1_Z ;
wire un3_readram_fast_Z ;
wire un1_std_accum_zero_3 ;
wire un1_std_accum_zero_1_Z ;
wire un1_std_accum_zero_10_Z ;
wire un1_std_accum_zero_1_0_Z ;
wire N_11_i ;
wire un3_readram_rep2_Z ;
wire un3_readram_rep1_Z ;
wire g0_10_1 ;
wire un1_accum_next8_a0_Z ;
wire N_4 ;
wire g1_1_2 ;
wire N_4_0 ;
wire g1_0_0 ;
wire g0_i_m2_5_1 ;
wire N_729_0_0 ;
wire g0_i_m2_0_a2_4_0_1 ;
wire g1_3_1 ;
wire g0_i_m2_0_a7_0_1_1 ;
wire g0_i_m2_0_a7_1_3_1 ;
wire g0_i_m2_0_a7_4_1_0 ;
wire N_26_2 ;
wire g0_i_m2_0_a7_1_2_1 ;
wire g1_1_1 ;
wire g0_i_m2_0_a7_2_1_1 ;
wire N_8_2 ;
wire N_25_2 ;
wire ACCUM_NEXT_sm3 ;
wire g0_i_m2_0_a2_4_0_0 ;
wire g1_3_0 ;
wire g0_i_m2_0_a7_0_1_0 ;
wire g0_i_m2_0_a7_1_3_0 ;
wire g0_i_m2_0_a7_4_1 ;
wire N_26_1 ;
wire g0_i_m2_0_a7_1_2_0 ;
wire g1_1_0 ;
wire g0_i_m2_0_a7_2_1_0 ;
wire N_8_1 ;
wire N_25_1 ;
wire g0_i_m2_0_a7_4_0 ;
wire g0_i_m2_0_a2_4_0 ;
wire g1_3 ;
wire g0_i_m2_0_a7_0_1 ;
wire g0_i_m2_0_a7_1_3 ;
wire N_26 ;
wire g0_i_m2_0_a7_1_2 ;
wire g1_1 ;
wire g0_i_m2_0_a7_2_1 ;
wire N_8_0 ;
wire N_25_0 ;
wire N_13_0 ;
wire N_16 ;
wire N_60 ;
wire N_5 ;
wire N_4_0_0 ;
wire N_17 ;
wire un1_std_accum_zero_10_1_Z ;
wire ACCUM_NEXT_m1_2_N_2L1_2_Z ;
wire ACCUM_NEXT_m1_2_N_2L1_Z ;
wire STKPTR_2_sqmuxa_Z ;
wire un1_DOISR_0_sqmuxa_1_Z ;
wire N_44 ;
wire m59_1_1_Z ;
wire N_102 ;
wire N_57_i ;
wire ACCUM_NEXT_d_d_Z ;
wire m48_1_2_Z ;
wire N_49 ;
wire N_115_mux ;
wire m55_1_1_Z ;
wire N_35_0 ;
wire m99_0 ;
wire flagvalue_3 ;
wire N_26_0 ;
wire CO1 ;
wire ACCUM_NEG_Z ;
wire USE_ACC_1_Z ;
wire STKPTR_0_sqmuxa_1_Z ;
wire i5_mux ;
wire STKPTR_1_sqmuxa_1 ;
wire N_195 ;
wire ACCUM_NEXT_m5s4_1 ;
wire un3_pready_m_i ;
wire i6_mux_0 ;
wire N_123_mux ;
wire N_121_mux ;
wire N_61 ;
wire un5_flagvalue ;
wire un1_instr_cmd ;
wire N_138_i ;
wire N_134_mux ;
wire SMADDR_3_sqmuxa ;
wire N_198 ;
wire N_143_mux ;
wire N_190 ;
wire N_146 ;
wire STBFLAG_5_d1 ;
wire un1_initdone_i ;
wire N_117_mux_i ;
wire i4_mux ;
wire STBRAM_4_sqmuxa_Z ;
wire un4_instr_cmd ;
wire N_15_mux ;
wire RAMADDR_1_sqmuxa_Z ;
wire STBFLAG_1_m ;
wire STKPTR_1_sqmuxa_Z ;
wire N_223 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_133 ;
wire N_132 ;
wire N_131 ;
wire N_130 ;
wire N_129 ;
wire N_128 ;
wire N_127 ;
wire N_126 ;
  CLKINT RSTSYNC2_RNI49BF (
	.Y(COREABC_C0_0_PRESETN),
	.A(RSTSYNC2_Z)
);
  CFG1 DOJMP_RNO (
	.A(ICYCLE[1]),
	.Y(ICYCLE_i[1])
);
defparam DOJMP_RNO.INIT=2'h1;
  CFG1 \ICYCLE_RNIT3Q1[0]  (
	.A(ICYCLE[0]),
	.Y(ICYCLE_i[0])
);
defparam \ICYCLE_RNIT3Q1[0] .INIT=2'h1;
// @32:869
  SLE \STKPTR[0]  (
	.Q(STKPTR[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(STKPTR_11[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \STKPTR[1]  (
	.Q(STKPTR[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(STKPTR_11[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \STKPTR[2]  (
	.Q(STKPTR[2]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(STKPTR_11[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \STKPTR[3]  (
	.Q(STKPTR[3]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(STKPTR_11[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[13]  (
	.Q(ACCUMULATOR[13]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[13]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[14]  (
	.Q(ACCUMULATOR[14]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[14]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[15]  (
	.Q(ACCUMULATOR[15]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[15]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[0]  (
	.Q(ACCUMULATOR[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[0]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[1]  (
	.Q(ACCUMULATOR[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[1]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[2]  (
	.Q(ACCUMULATOR[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[2]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[3]  (
	.Q(ACCUMULATOR[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[3]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[4]  (
	.Q(ACCUMULATOR[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[4]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[5]  (
	.Q(ACCUMULATOR[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[5]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[6]  (
	.Q(ACCUMULATOR[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[6]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[7]  (
	.Q(ACCUMULATOR[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[7]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[8]  (
	.Q(ACCUMULATOR[8]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[8]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[9]  (
	.Q(ACCUMULATOR[9]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[9]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[10]  (
	.Q(ACCUMULATOR[10]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[10]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[11]  (
	.Q(ACCUMULATOR[11]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[11]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[12]  (
	.Q(ACCUMULATOR[12]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[12]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE ISR_ACCUM_NEG (
	.Q(ISR_ACCUM_NEG_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[15]),
	.EN(N_84_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE DOJMP (
	.Q(DOJMP_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_i[1]),
	.EN(DOJMP_RNO_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE ISR (
	.Q(ISR_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_i[0]),
	.EN(ISR_RNO_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE DOISR (
	.Q(DOISR_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_i[0]),
	.EN(un1_ICYCLE_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE STD_ACCUM_ZERO (
	.Q(STD_ACCUM_ZERO_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_std_accum_zero_Z),
	.EN(un1_isr_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE ISR_ACCUM_ZERO (
	.Q(ISR_ACCUM_ZERO_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_std_accum_zero_rep1_Z),
	.EN(N_84_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE STD_ACCUM_NEG (
	.Q(STD_ACCUM_NEG_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[15]),
	.EN(un1_isr_0_a2_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \ICYCLE[0]  (
	.Q(ICYCLE[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \ICYCLE[1]  (
	.Q(ICYCLE[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_RNO[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE PENABLEI (
	.Q(COREABC_C0_0_APB3master_PENABLE),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_1_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE PSELI (
	.Q(COREABC_C0_0_APB3master_PSELx),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PSELI_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE STBACCUM (
	.Q(STBACCUM_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(STBACCUM_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE STBFLAG (
	.Q(STBFLAG_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(STBFLAG_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE STBRAM (
	.Q(STBRAM_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(STBRAM_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:293
  SLE RSTSYNC1 (
	.Q(RSTSYNC1_Z),
	.ADn(VCC),
	.ALn(AND4_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:293
  SLE RSTSYNC2 (
	.Q(RSTSYNC2_Z),
	.ADn(VCC),
	.ALn(AND4_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(RSTSYNC1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \SMADDR[0]  (
	.Q(SMADDR_Z[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[0]),
	.EN(ICYCLE[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \SMADDR[1]  (
	.Q(SMADDR_Z[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[1]),
	.EN(ICYCLE[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \SMADDR[2]  (
	.Q(SMADDR_Z[2]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[2]),
	.EN(ICYCLE[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \SMADDR[3]  (
	.Q(SMADDR_Z[3]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[3]),
	.EN(ICYCLE[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \SMADDR[4]  (
	.Q(SMADDR_Z[4]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[4]),
	.EN(ICYCLE[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \SMADDR[5]  (
	.Q(SMADDR_Z[5]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[5]),
	.EN(ICYCLE[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \SMADDR[6]  (
	.Q(SMADDR_Z[6]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[6]),
	.EN(ICYCLE[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:907
  ARI1 DOISR_RNIT529 (
	.FCO(un1_SMADDR_cry_0_cy),
	.S(DOISR_RNIT529_S),
	.Y(DOISR_RNIT529_Y),
	.B(DOISR_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam DOISR_RNIT529.INIT=20'h45500;
// @32:907
  ARI1 \SMADDR_RNISRVJ[0]  (
	.FCO(un1_SMADDR_cry_0),
	.S(SMADDR_RNISRVJ_S[0]),
	.Y(SMADDR_RNISRVJ_Y[0]),
	.B(SMADDR_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_SMADDR_cry_0_cy)
);
defparam \SMADDR_RNISRVJ[0] .INIT=20'h4AA00;
// @32:907
  ARI1 \SMADDR_RNISITU[1]  (
	.FCO(un1_SMADDR_cry_1),
	.S(SMADDR_RNISITU_S[1]),
	.Y(SMADDR_RNISITU_Y[1]),
	.B(SMADDR_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_SMADDR_cry_0)
);
defparam \SMADDR_RNISITU[1] .INIT=20'h4AA00;
// @32:907
  ARI1 \SMADDR_RNITAR91[2]  (
	.FCO(un1_SMADDR_cry_2),
	.S(SMADDR_RNITAR91_S[2]),
	.Y(SMADDR_RNITAR91_Y[2]),
	.B(SMADDR_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_SMADDR_cry_1)
);
defparam \SMADDR_RNITAR91[2] .INIT=20'h4AA00;
// @32:907
  ARI1 \SMADDR_RNIV3PK1[3]  (
	.FCO(un1_SMADDR_cry_3),
	.S(SMADDR_RNIV3PK1_S[3]),
	.Y(SMADDR_RNIV3PK1_Y[3]),
	.B(SMADDR_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_SMADDR_cry_2)
);
defparam \SMADDR_RNIV3PK1[3] .INIT=20'h4AA00;
// @32:907
  ARI1 \SMADDR_RNI2UMV1[4]  (
	.FCO(un1_SMADDR_cry_4),
	.S(SMADDR_RNI2UMV1_S[4]),
	.Y(SMADDR_RNI2UMV1_Y[4]),
	.B(SMADDR_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_SMADDR_cry_3)
);
defparam \SMADDR_RNI2UMV1[4] .INIT=20'h4AA00;
// @32:907
  ARI1 \RAMWDATA_RNO[6]  (
	.FCO(RAMWDATA_RNO_FCO[6]),
	.S(RAMWDATA_RNO_S[6]),
	.Y(RAMWDATA_RNO_Y[6]),
	.B(SMADDR_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_SMADDR_cry_5)
);
defparam \RAMWDATA_RNO[6] .INIT=20'h4AA00;
// @32:907
  ARI1 \SMADDR_RNI6PKA2[5]  (
	.FCO(un1_SMADDR_cry_5),
	.S(SMADDR_RNI6PKA2_S[5]),
	.Y(SMADDR_RNI6PKA2_Y[5]),
	.B(SMADDR_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_SMADDR_cry_4)
);
defparam \SMADDR_RNI6PKA2[5] .INIT=20'h4AA00;
  ARI1 \ICYCLE_RNIMPSR[1]  (
	.FCO(SMADDR_lcry_cy),
	.S(ICYCLE_RNIMPSR_S[1]),
	.Y(ICYCLE_RNIMPSR_Y[1]),
	.B(ICYCLE[1]),
	.C(INSTR_SCMD[1]),
	.D(N_113_mux),
	.A(VCC),
	.FCI(VCC)
);
defparam \ICYCLE_RNIMPSR[1] .INIT=20'h42A00;
  ARI1 DOJMP_RNIVQU92 (
	.FCO(SMADDR),
	.S(DOJMP_RNIVQU92_S),
	.Y(DOJMP_RNIVQU92_Y),
	.B(DOISR_Z),
	.C(DOJMP_Z),
	.D(ICYCLE_RNIMPSR_Y[1]),
	.A(VCC),
	.FCI(SMADDR_lcry_cy)
);
defparam DOJMP_RNIVQU92.INIT=20'h41F00;
  ARI1 \SMADDR_13_RNIV4765[0]  (
	.FCO(SMADDR_cry[0]),
	.S(SMADDR_s[0]),
	.Y(SMADDR_13_RNIV4765_Y[0]),
	.B(SMADDR_Z[0]),
	.C(SMADDR_13[0]),
	.D(DOJMP_RNIVQU92_Y),
	.A(VCC),
	.FCI(SMADDR)
);
defparam \SMADDR_13_RNIV4765[0] .INIT=20'h4AC00;
  ARI1 \SMADDR_13_RNI1HF28[1]  (
	.FCO(SMADDR_cry[1]),
	.S(SMADDR_s[1]),
	.Y(SMADDR_13_RNI1HF28_Y[1]),
	.B(SMADDR_Z[1]),
	.C(SMADDR_13[1]),
	.D(DOJMP_RNIVQU92_Y),
	.A(VCC),
	.FCI(SMADDR_cry[0])
);
defparam \SMADDR_13_RNI1HF28[1] .INIT=20'h4AC00;
  ARI1 \SMADDR_13_RNI5VNUA[2]  (
	.FCO(SMADDR_cry[2]),
	.S(SMADDR_s[2]),
	.Y(SMADDR_13_RNI5VNUA_Y[2]),
	.B(SMADDR_Z[2]),
	.C(SMADDR_13[2]),
	.D(DOJMP_RNIVQU92_Y),
	.A(VCC),
	.FCI(SMADDR_cry[1])
);
defparam \SMADDR_13_RNI5VNUA[2] .INIT=20'h4AC00;
  ARI1 \SMADDR_13_RNIBF0RD[3]  (
	.FCO(SMADDR_cry[3]),
	.S(SMADDR_s[3]),
	.Y(SMADDR_13_RNIBF0RD_Y[3]),
	.B(SMADDR_Z[3]),
	.C(SMADDR_13[3]),
	.D(DOJMP_RNIVQU92_Y),
	.A(VCC),
	.FCI(SMADDR_cry[2])
);
defparam \SMADDR_13_RNIBF0RD[3] .INIT=20'h4AC00;
  ARI1 \SMADDR_13_RNIJ19NG[4]  (
	.FCO(SMADDR_cry[4]),
	.S(SMADDR_s[4]),
	.Y(SMADDR_13_RNIJ19NG_Y[4]),
	.B(SMADDR_Z[4]),
	.C(SMADDR_13[4]),
	.D(DOJMP_RNIVQU92_Y),
	.A(VCC),
	.FCI(SMADDR_cry[3])
);
defparam \SMADDR_13_RNIJ19NG[4] .INIT=20'h4AC00;
  ARI1 \SMADDR_RNO[6]  (
	.FCO(SMADDR_RNO_FCO[6]),
	.S(SMADDR_s[6]),
	.Y(SMADDR_RNO_Y[6]),
	.B(SMADDR_Z[6]),
	.C(SMADDR_13[6]),
	.D(DOJMP_RNIVQU92_Y),
	.A(VCC),
	.FCI(SMADDR_cry[5])
);
defparam \SMADDR_RNO[6] .INIT=20'h4AC00;
  ARI1 \SMADDR_13_RNITLHJJ[5]  (
	.FCO(SMADDR_cry[5]),
	.S(SMADDR_s[5]),
	.Y(SMADDR_13_RNITLHJJ_Y[5]),
	.B(SMADDR_Z[5]),
	.C(SMADDR_13[5]),
	.D(DOJMP_RNIVQU92_Y),
	.A(VCC),
	.FCI(SMADDR_cry[4])
);
defparam \SMADDR_13_RNITLHJJ[5] .INIT=20'h4AC00;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_0 (
	.FCO(un1_ACCUMULATOR_m_0_cry_0_Z),
	.S(un1_ACCUMULATOR_m_0_cry_0_S),
	.Y(un1_ACCUMULATOR_m_0_cry_0_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[0]),
	.D(RD_r1c0[0]),
	.A(ACCUMULATOR[0]),
	.FCI(GND)
);
defparam un1_ACCUMULATOR_m_0_cry_0.INIT=20'h51BE4;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_1 (
	.FCO(un1_ACCUMULATOR_m_0_cry_1_Z),
	.S(un1_ACCUMULATOR_m_0_cry_1_S),
	.Y(un1_ACCUMULATOR_m_0_cry_1_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[1]),
	.D(RD_r1c0[1]),
	.A(ACCUMULATOR[1]),
	.FCI(un1_ACCUMULATOR_m_0_cry_0_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_1.INIT=20'h51BE4;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_2 (
	.FCO(un1_ACCUMULATOR_m_0_cry_2_Z),
	.S(un1_ACCUMULATOR_m_0_cry_2_S),
	.Y(un1_ACCUMULATOR_m_0_cry_2_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[2]),
	.D(RD_r1c0[2]),
	.A(ACCUMULATOR[2]),
	.FCI(un1_ACCUMULATOR_m_0_cry_1_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_2.INIT=20'h51BE4;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_3 (
	.FCO(un1_ACCUMULATOR_m_0_cry_3_Z),
	.S(un1_ACCUMULATOR_m_0_cry_3_S),
	.Y(un1_ACCUMULATOR_m_0_cry_3_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[3]),
	.D(RD_r1c0[3]),
	.A(ACCUMULATOR[3]),
	.FCI(un1_ACCUMULATOR_m_0_cry_2_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_3.INIT=20'h51BE4;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_4 (
	.FCO(un1_ACCUMULATOR_m_0_cry_4_Z),
	.S(un1_ACCUMULATOR_m_0_cry_4_S),
	.Y(un1_ACCUMULATOR_m_0_cry_4_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[4]),
	.D(RD_r1c0[4]),
	.A(ACCUMULATOR[4]),
	.FCI(un1_ACCUMULATOR_m_0_cry_3_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_4.INIT=20'h51BE4;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_5 (
	.FCO(un1_ACCUMULATOR_m_0_cry_5_Z),
	.S(un1_ACCUMULATOR_m_0_cry_5_S),
	.Y(un1_ACCUMULATOR_m_0_cry_5_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[5]),
	.D(RD_r1c0[5]),
	.A(ACCUMULATOR[5]),
	.FCI(un1_ACCUMULATOR_m_0_cry_4_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_5.INIT=20'h51BE4;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_6 (
	.FCO(un1_ACCUMULATOR_m_0_cry_6_Z),
	.S(un1_ACCUMULATOR_m_0_cry_6_S),
	.Y(un1_ACCUMULATOR_m_0_cry_6_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[6]),
	.D(RD_r1c0[6]),
	.A(ACCUMULATOR[6]),
	.FCI(un1_ACCUMULATOR_m_0_cry_5_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_6.INIT=20'h51BE4;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_7 (
	.FCO(un1_ACCUMULATOR_m_0_cry_7_Z),
	.S(un1_ACCUMULATOR_m_0_cry_7_S),
	.Y(un1_ACCUMULATOR_m_0_cry_7_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[7]),
	.D(RD_r1c0[7]),
	.A(ACCUMULATOR[7]),
	.FCI(un1_ACCUMULATOR_m_0_cry_6_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_7.INIT=20'h51BE4;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_8 (
	.FCO(un1_ACCUMULATOR_m_0_cry_8_Z),
	.S(un1_ACCUMULATOR_m_0_cry_8_S),
	.Y(un1_ACCUMULATOR_m_0_cry_8_Y),
	.B(ADDR7_q),
	.C(RD_r0c1[0]),
	.D(RD_r1c1[0]),
	.A(ACCUMULATOR[8]),
	.FCI(un1_ACCUMULATOR_m_0_cry_7_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_8.INIT=20'h51BE4;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_9 (
	.FCO(un1_ACCUMULATOR_m_0_cry_9_Z),
	.S(un1_ACCUMULATOR_m_0_cry_9_S),
	.Y(un1_ACCUMULATOR_m_0_cry_9_Y),
	.B(ADDR7_q),
	.C(RD_r0c1[1]),
	.D(RD_r1c1[1]),
	.A(ACCUMULATOR[9]),
	.FCI(un1_ACCUMULATOR_m_0_cry_8_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_9.INIT=20'h51BE4;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_10 (
	.FCO(un1_ACCUMULATOR_m_0_cry_10_Z),
	.S(un1_ACCUMULATOR_m_0_cry_10_S),
	.Y(un1_ACCUMULATOR_m_0_cry_10_Y),
	.B(ADDR7_q),
	.C(RD_r0c1[2]),
	.D(RD_r1c1[2]),
	.A(ACCUMULATOR[10]),
	.FCI(un1_ACCUMULATOR_m_0_cry_9_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_10.INIT=20'h51BE4;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_11 (
	.FCO(un1_ACCUMULATOR_m_0_cry_11_Z),
	.S(un1_ACCUMULATOR_m_0_cry_11_S),
	.Y(un1_ACCUMULATOR_m_0_cry_11_Y),
	.B(ADDR7_q),
	.C(RD_r0c1[3]),
	.D(RD_r1c1[3]),
	.A(ACCUMULATOR[11]),
	.FCI(un1_ACCUMULATOR_m_0_cry_10_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_11.INIT=20'h51BE4;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_s_13 (
	.FCO(un1_ACCUMULATOR_m_0_s_13_FCO),
	.S(un1_ACCUMULATOR_m_0_s_13_S),
	.Y(un1_ACCUMULATOR_m_0_s_13_Y),
	.B(ACCUMULATOR[13]),
	.C(ADDR7_q),
	.D(RD_r0c1[5]),
	.A(RD_r1c1[5]),
	.FCI(un1_ACCUMULATOR_m_0_cry_12_Z)
);
defparam un1_ACCUMULATOR_m_0_s_13.INIT=20'h4569A;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_12 (
	.FCO(un1_ACCUMULATOR_m_0_cry_12_Z),
	.S(un1_ACCUMULATOR_m_0_cry_12_S),
	.Y(un1_ACCUMULATOR_m_0_cry_12_Y),
	.B(ADDR7_q),
	.C(RD_r0c1[4]),
	.D(RD_r1c1[4]),
	.A(ACCUMULATOR[12]),
	.FCI(un1_ACCUMULATOR_m_0_cry_11_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_12.INIT=20'h51BE4;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_0 (
	.FCO(un1_ACCUMULATOR_0_cry_0_Z),
	.S(un1_ACCUMULATOR_0_cry_0_S),
	.Y(un1_ACCUMULATOR_0_cry_0_Y),
	.B(INSTR_DATA[0]),
	.C(INSTR_SCMD_Z[2]),
	.D(GND),
	.A(ACCUMULATOR[0]),
	.FCI(GND)
);
defparam un1_ACCUMULATOR_0_cry_0.INIT=20'h544BB;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_1_0 (
	.FCO(un1_ACCUMULATOR_0_cry_1),
	.S(un1_ACCUMULATOR0[1]),
	.Y(un1_ACCUMULATOR_0_cry_1_0_Y),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_DATA[1]),
	.D(GND),
	.A(ACCUMULATOR[1]),
	.FCI(un1_ACCUMULATOR_0_cry_0_Z)
);
defparam un1_ACCUMULATOR_0_cry_1_0.INIT=20'h57788;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_2_0 (
	.FCO(un1_ACCUMULATOR_0_cry_2),
	.S(un1_ACCUMULATOR0[2]),
	.Y(un1_ACCUMULATOR_0_cry_2_0_Y),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_DATA[2]),
	.D(GND),
	.A(ACCUMULATOR[2]),
	.FCI(un1_ACCUMULATOR_0_cry_1)
);
defparam un1_ACCUMULATOR_0_cry_2_0.INIT=20'h57788;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_3_0 (
	.FCO(un1_ACCUMULATOR_0_cry_3),
	.S(un1_ACCUMULATOR0[3]),
	.Y(un1_ACCUMULATOR_0_cry_3_0_Y),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_DATA[3]),
	.D(GND),
	.A(ACCUMULATOR[3]),
	.FCI(un1_ACCUMULATOR_0_cry_2)
);
defparam un1_ACCUMULATOR_0_cry_3_0.INIT=20'h57788;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_4_0 (
	.FCO(un1_ACCUMULATOR_0_cry_4),
	.S(un1_ACCUMULATOR0[4]),
	.Y(un1_ACCUMULATOR_0_cry_4_0_Y),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_DATA[4]),
	.D(GND),
	.A(ACCUMULATOR[4]),
	.FCI(un1_ACCUMULATOR_0_cry_3)
);
defparam un1_ACCUMULATOR_0_cry_4_0.INIT=20'h57788;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_5_0 (
	.FCO(un1_ACCUMULATOR_0_cry_5),
	.S(un1_ACCUMULATOR0[5]),
	.Y(un1_ACCUMULATOR_0_cry_5_0_Y),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_DATA[5]),
	.D(GND),
	.A(ACCUMULATOR[5]),
	.FCI(un1_ACCUMULATOR_0_cry_4)
);
defparam un1_ACCUMULATOR_0_cry_5_0.INIT=20'h57788;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_6_0 (
	.FCO(un1_ACCUMULATOR_0_cry_6),
	.S(un1_ACCUMULATOR0[6]),
	.Y(un1_ACCUMULATOR_0_cry_6_0_Y),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_DATA[6]),
	.D(GND),
	.A(ACCUMULATOR[6]),
	.FCI(un1_ACCUMULATOR_0_cry_5)
);
defparam un1_ACCUMULATOR_0_cry_6_0.INIT=20'h57788;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_7_0 (
	.FCO(un1_ACCUMULATOR_0_cry_7),
	.S(un1_ACCUMULATOR0[7]),
	.Y(un1_ACCUMULATOR_0_cry_7_0_Y),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_DATA[7]),
	.D(GND),
	.A(ACCUMULATOR[7]),
	.FCI(un1_ACCUMULATOR_0_cry_6)
);
defparam un1_ACCUMULATOR_0_cry_7_0.INIT=20'h57788;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_8_0 (
	.FCO(un1_ACCUMULATOR_0_cry_8),
	.S(un1_ACCUMULATOR0[8]),
	.Y(un1_ACCUMULATOR_0_cry_8_0_Y),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_DATA[8]),
	.D(GND),
	.A(ACCUMULATOR[8]),
	.FCI(un1_ACCUMULATOR_0_cry_7)
);
defparam un1_ACCUMULATOR_0_cry_8_0.INIT=20'h57788;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_9_0 (
	.FCO(un1_ACCUMULATOR_0_cry_9),
	.S(un1_ACCUMULATOR0[9]),
	.Y(un1_ACCUMULATOR_0_cry_9_0_Y),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_DATA[8]),
	.D(GND),
	.A(ACCUMULATOR[9]),
	.FCI(un1_ACCUMULATOR_0_cry_8)
);
defparam un1_ACCUMULATOR_0_cry_9_0.INIT=20'h57788;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_10_0 (
	.FCO(un1_ACCUMULATOR_0_cry_10),
	.S(un1_ACCUMULATOR0[10]),
	.Y(un1_ACCUMULATOR_0_cry_10_0_Y),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_DATA[8]),
	.D(GND),
	.A(ACCUMULATOR[10]),
	.FCI(un1_ACCUMULATOR_0_cry_9)
);
defparam un1_ACCUMULATOR_0_cry_10_0.INIT=20'h57788;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_11_0 (
	.FCO(un1_ACCUMULATOR_0_cry_11),
	.S(un1_ACCUMULATOR0[11]),
	.Y(un1_ACCUMULATOR_0_cry_11_0_Y),
	.B(ACCUMULATOR[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ACCUMULATOR_0_cry_10)
);
defparam un1_ACCUMULATOR_0_cry_11_0.INIT=20'h4AA00;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_12_0 (
	.FCO(un1_ACCUMULATOR_0_cry_12),
	.S(un1_ACCUMULATOR0[12]),
	.Y(un1_ACCUMULATOR_0_cry_12_0_Y),
	.B(ACCUMULATOR[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ACCUMULATOR_0_cry_11)
);
defparam un1_ACCUMULATOR_0_cry_12_0.INIT=20'h4AA00;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_13_0 (
	.FCO(un1_ACCUMULATOR_0_cry_13),
	.S(un1_ACCUMULATOR0[13]),
	.Y(un1_ACCUMULATOR_0_cry_13_0_Y),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_DATA[8]),
	.D(GND),
	.A(ACCUMULATOR[13]),
	.FCI(un1_ACCUMULATOR_0_cry_12)
);
defparam un1_ACCUMULATOR_0_cry_13_0.INIT=20'h57788;
// @32:672
  ARI1 un1_ACCUMULATOR_0_s_15 (
	.FCO(un1_ACCUMULATOR_0_s_15_FCO),
	.S(un1_ACCUMULATOR0[15]),
	.Y(un1_ACCUMULATOR_0_s_15_Y),
	.B(ACCUMULATOR[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ACCUMULATOR_0_cry_14)
);
defparam un1_ACCUMULATOR_0_s_15.INIT=20'h4AA00;
// @32:672
  ARI1 un1_ACCUMULATOR_0_cry_14_0 (
	.FCO(un1_ACCUMULATOR_0_cry_14),
	.S(un1_ACCUMULATOR0[14]),
	.Y(un1_ACCUMULATOR_0_cry_14_0_Y),
	.B(ACCUMULATOR[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ACCUMULATOR_0_cry_13)
);
defparam un1_ACCUMULATOR_0_cry_14_0.INIT=20'h4AA00;
// @32:672
  ARI1 \ACCUM_NEXT_m1_1_0_wmux_0[8]  (
	.FCO(ACCUM_NEXT_m1_1_0_co1[8]),
	.S(ACCUM_NEXT_m1_1_0_wmux_0_S[8]),
	.Y(ACCUM_NEXT_m1[8]),
	.B(msel_1[0]),
	.C(ALUOUT_4_xx[8]),
	.D(ALUOUT_4_yy[8]),
	.A(ACCUM_NEXT_m1_1_0_y0[8]),
	.FCI(ACCUM_NEXT_m1_1_0_co0[8])
);
defparam \ACCUM_NEXT_m1_1_0_wmux_0[8] .INIT=20'h0F588;
// @32:672
  ARI1 \ACCUM_NEXT_m1_1_0_wmux[8]  (
	.FCO(ACCUM_NEXT_m1_1_0_co0[8]),
	.S(ACCUM_NEXT_m1_1_0_wmux_S[8]),
	.Y(ACCUM_NEXT_m1_1_0_y0[8]),
	.B(msel_1[0]),
	.C(ALUOUT_3_xx[8]),
	.D(ALUOUT_3_yy[8]),
	.A(un3_readram_Z),
	.FCI(VCC)
);
defparam \ACCUM_NEXT_m1_1_0_wmux[8] .INIT=20'h0FA44;
// @32:672
  CFG4 \ACCUM_NEXT_m4[0]  (
	.A(CtrlReg_0),
	.B(RawTimInt),
	.C(ACCUMULATOR[1]),
	.D(ALUOUT_6_sqmuxa),
	.Y(ACCUM_NEXT_m4[0])
);
defparam \ACCUM_NEXT_m4[0] .INIT=16'hF088;
  CFG3 m35 (
	.A(ram_instr_out[0]),
	.B(ram_instr_out[1]),
	.C(ram_instr_out[2]),
	.Y(N_36_0)
);
defparam m35.INIT=8'h3E;
  CFG4 m65 (
	.A(seq_state_cur[0]),
	.B(N_115),
	.C(seq_last_instr),
	.D(i2c_reg_ctrl_0),
	.Y(N_398)
);
defparam m65.INIT=16'h4055;
// @32:855
  CFG4 \STKPTR_RNIM7O[3]  (
	.A(STKPTR[3]),
	.B(STKPTR[2]),
	.C(STKPTR[1]),
	.D(STKPTR[0]),
	.Y(N_52)
);
defparam \STKPTR_RNIM7O[3] .INIT=16'h6AAA;
  CFG4 \msel_1_RNIRLF33[0]  (
	.A(ACCUMULATOR[8]),
	.B(msel_1[0]),
	.C(ACCUM_N_3_mux_0_i),
	.D(m8_1),
	.Y(N_9_0)
);
defparam \msel_1_RNIRLF33[0] .INIT=16'h7FA0;
// @32:672
  CFG4 \ACCUMULATOR_RNI8EV39[13]  (
	.A(N_18),
	.B(N_19),
	.C(g0_i_m2_0_2),
	.D(g0_i_m2_0_1_2),
	.Y(ACCUM_NEXT[13])
);
defparam \ACCUMULATOR_RNI8EV39[13] .INIT=16'hFFFE;
// @32:672
  CFG4 ACCUM_NEXT_m5s4_RNIU9L73 (
	.A(N_73),
	.B(ACCUM_NEXT_m5s4_Z),
	.C(g0_i_m2_0_a7_4_3),
	.D(N_11_0),
	.Y(g0_i_m2_0_1_2)
);
defparam ACCUM_NEXT_m5s4_RNIU9L73.INIT=16'h7430;
// @32:672
  CFG4 un3_readram_RNICPMG9 (
	.A(N_19_0),
	.B(N_20),
	.C(g0_i_m2_0_2_0),
	.D(g0_i_m2_1),
	.Y(ACCUM_NEXT[10])
);
defparam un3_readram_RNICPMG9.INIT=16'hFEFF;
// @32:672
  CFG4 ACCUM_NEXT_m5s4_RNI1CJ54 (
	.A(N_73),
	.B(ACCUM_NEXT_m5s4_Z),
	.C(N_11_1),
	.D(N_18_0),
	.Y(g0_i_m2_1)
);
defparam ACCUM_NEXT_m5s4_RNI1CJ54.INIT=16'h00BF;
// @32:672
  CFG4 un3_readram_RNIIHNR9 (
	.A(N_19_1),
	.B(N_20_0),
	.C(g0_i_m2_0_2_1),
	.D(g0_i_m2_1_1),
	.Y(ACCUM_NEXT[9])
);
defparam un3_readram_RNIIHNR9.INIT=16'hFEFF;
// @32:672
  CFG4 ACCUM_NEXT_m5s4_RNI0K6H4 (
	.A(N_73),
	.B(ACCUM_NEXT_m5s4_Z),
	.C(N_11_2),
	.D(N_18_1),
	.Y(g0_i_m2_1_1)
);
defparam ACCUM_NEXT_m5s4_RNI0K6H4.INIT=16'h00BF;
// @32:846
  CFG4 un3_readram_fast (
	.A(INSTR_CMD[1]),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_SCMD[1]),
	.D(un3_readram_fast_1_Z),
	.Y(un3_readram_fast_Z)
);
defparam un3_readram_fast.INIT=16'h2A00;
// @32:846
  CFG2 un3_readram_fast_1 (
	.A(INSTR_CMD[2]),
	.B(INSTR_CMD[0]),
	.Y(un3_readram_fast_1_Z)
);
defparam un3_readram_fast_1.INIT=4'h4;
// @32:704
  CFG4 un1_std_accum_zero_rep1 (
	.A(un1_std_accum_zero_3),
	.B(un1_std_accum_zero_1_Z),
	.C(un1_std_accum_zero_10_Z),
	.D(un1_std_accum_zero_1_0_Z),
	.Y(un1_std_accum_zero_rep1_Z)
);
defparam un1_std_accum_zero_rep1.INIT=16'h8000;
// @32:846
  CFG4 un3_readram_rep2 (
	.A(INSTR_CMD[2]),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_SCMD[1]),
	.D(N_11_i),
	.Y(un3_readram_rep2_Z)
);
defparam un3_readram_rep2.INIT=16'h1500;
// @32:846
  CFG4 un3_readram_rep1 (
	.A(INSTR_CMD[2]),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_SCMD[1]),
	.D(N_11_i),
	.Y(un3_readram_rep1_Z)
);
defparam un3_readram_rep1.INIT=16'h1500;
// @32:672
  CFG4 \ACCUMULATOR_RNILDAT[10]  (
	.A(ACCUMULATOR[10]),
	.B(INSTR_SCMD[1]),
	.C(RAMRDATA_0_0[11]),
	.D(un3_readram_rep2_Z),
	.Y(ACCUM_NEXT_m0_0_0[11])
);
defparam \ACCUMULATOR_RNILDAT[10] .INIT=16'hF022;
// @32:672
  CFG4 \ACCUMULATOR_RNINJ611[11]  (
	.A(RAMRDATA_0_0[11]),
	.B(ACCUMULATOR[11]),
	.C(msel_1[0]),
	.D(un3_readram_rep2_Z),
	.Y(g0_10_1)
);
defparam \ACCUMULATOR_RNINJ611[11] .INIT=16'h6ECC;
// @32:672
  CFG3 \ACCUMULATOR_RNIE3NJ2[10]  (
	.A(ACCUM_NEXT_m0_0_0[11]),
	.B(ACCUM_N_3_mux_0_i),
	.C(g0_10_1),
	.Y(ACCUM_NEXT_m2_0_0[11])
);
defparam \ACCUMULATOR_RNIE3NJ2[10] .INIT=8'hE2;
// @32:672
  CFG4 ACCUM_NEXT_m5s4_RNIQ8E65 (
	.A(ACCUM_NEXT_m5s4_Z),
	.B(N_73),
	.C(ACCUM_NEXT_1_0[11]),
	.D(ACCUM_NEXT_m2_0_0[11]),
	.Y(ACCUM_NEXT[11])
);
defparam ACCUM_NEXT_m5s4_RNIQ8E65.INIT=16'h1F0E;
// @32:672
  CFG2 un1_ACCUMULATOR_0_cry_11_0_RNIP0B4 (
	.A(un1_accum_next8_a0_Z),
	.B(un1_ACCUMULATOR0[11]),
	.Y(N_4)
);
defparam un1_ACCUMULATOR_0_cry_11_0_RNIP0B4.INIT=4'h8;
// @32:672
  CFG3 \ACCUMULATOR_RNIHMBP[11]  (
	.A(ACCUMULATOR[11]),
	.B(RAMRDATA_0[11]),
	.C(un3_readram_rep1_Z),
	.Y(g1_1_2)
);
defparam \ACCUMULATOR_RNIHMBP[11] .INIT=8'h80;
// @32:672
  CFG4 \ACCUMULATOR_RNIETSF1[12]  (
	.A(ACCUMULATOR[12]),
	.B(ALUOUT_6_sqmuxa),
	.C(N_4),
	.D(g1_1_2),
	.Y(ACCUM_NEXT_m5_0[11])
);
defparam \ACCUMULATOR_RNIETSF1[12] .INIT=16'hBBB8;
// @32:672
  CFG4 \ACCUMULATOR_RNI07P42[12]  (
	.A(N_73),
	.B(ACCUM_NEXT_m5_0[11]),
	.C(CoreAPB3_C0_0_APBmslave1_PRDATA[11]),
	.D(CoreAPB3_C0_0_APBmslave1_PSELx),
	.Y(ACCUM_NEXT_1_0[11])
);
defparam \ACCUMULATOR_RNI07P42[12] .INIT=16'h1BBB;
// @32:672
  CFG2 un1_ACCUMULATOR_0_cry_12_0_RNIQ2C4 (
	.A(un1_accum_next8_a0_Z),
	.B(un1_ACCUMULATOR0[12]),
	.Y(N_4_0)
);
defparam un1_ACCUMULATOR_0_cry_12_0_RNIQ2C4.INIT=4'h8;
// @32:672
  CFG3 \ACCUMULATOR_RNIJNBP[12]  (
	.A(ACCUMULATOR[12]),
	.B(RAMRDATA_0_0[12]),
	.C(un3_readram_rep2_Z),
	.Y(g1_0_0)
);
defparam \ACCUMULATOR_RNIJNBP[12] .INIT=8'h80;
// @32:672
  CFG4 \ACCUMULATOR_RNIOK611[12]  (
	.A(RAMRDATA_0_0[12]),
	.B(ACCUMULATOR[12]),
	.C(msel_1[0]),
	.D(un3_readram_rep2_Z),
	.Y(g0_i_m2_5_1)
);
defparam \ACCUMULATOR_RNIOK611[12] .INIT=16'h6ECC;
// @32:672
  CFG4 \ACCUMULATOR_RNI3PGG3[12]  (
	.A(N_73),
	.B(ACCUM_N_3_mux_0_i),
	.C(g0_i_m2_5_1),
	.D(ACCUM_NEXT_d_1_0[12]),
	.Y(N_729_0_0)
);
defparam \ACCUMULATOR_RNI3PGG3[12] .INIT=16'h40FB;
// @32:672
  CFG4 \ACCUMULATOR_RNII1UF1[13]  (
	.A(ACCUMULATOR[13]),
	.B(ALUOUT_6_sqmuxa),
	.C(N_4_0),
	.D(g1_0_0),
	.Y(ACCUM_NEXT_m5_0_0[12])
);
defparam \ACCUMULATOR_RNII1UF1[13] .INIT=16'hBBB8;
// @32:672
  CFG4 ACCUM_NEXT_m5s4_RNI1PCE5 (
	.A(ACCUM_NEXT_m5_0_0[12]),
	.B(N_729_0_0),
	.C(N_73),
	.D(ACCUM_NEXT_m5s4_Z),
	.Y(ACCUM_NEXT[12])
);
defparam ACCUM_NEXT_m5s4_RNI1PCE5.INIT=16'hCACC;
// @32:672
  CFG4 \ACCUMULATOR_RNILEAT[11]  (
	.A(ACCUMULATOR[11]),
	.B(INSTR_SCMD[1]),
	.C(RAMRDATA_0[12]),
	.D(un3_readram_rep1_Z),
	.Y(ACCUM_NEXT_m0_0[12])
);
defparam \ACCUMULATOR_RNILEAT[11] .INIT=16'hF022;
// @32:672
  CFG4 \ACCUMULATOR_RNI8P6I1[11]  (
	.A(N_73),
	.B(ACCUM_NEXT_m0_0[12]),
	.C(CoreAPB3_C0_0_APBmslave1_PRDATA[12]),
	.D(CoreAPB3_C0_0_APBmslave1_PSELx),
	.Y(ACCUM_NEXT_d_1_0[12])
);
defparam \ACCUMULATOR_RNI8P6I1[11] .INIT=16'h1BBB;
  CFG2 \ACCUMULATOR_RNIB5E3[9]  (
	.A(un1_accum_next8_a0_Z),
	.B(ACCUMULATOR[9]),
	.Y(g0_i_m2_0_a2_4_0_1)
);
defparam \ACCUMULATOR_RNIB5E3[9] .INIT=4'h4;
// @32:672
  CFG2 \ACCUMULATOR_RNI246I[10]  (
	.A(ALUOUT_6_sqmuxa),
	.B(ACCUMULATOR[10]),
	.Y(g1_3_1)
);
defparam \ACCUMULATOR_RNI246I[10] .INIT=4'h8;
  CFG4 \ACCUMULATOR_RNIRL361[9]  (
	.A(ACCUMULATOR[9]),
	.B(N_73),
	.C(ACCUM_N_3_mux_0_i),
	.D(ACCUM_NEXT_m5s4_Z),
	.Y(g0_i_m2_0_a7_0_1_1)
);
defparam \ACCUMULATOR_RNIRL361[9] .INIT=16'h0020;
  CFG3 \ACCUMULATOR_RNIJF4S[9]  (
	.A(ACCUM_N_3_mux_0_i),
	.B(ACCUMULATOR[9]),
	.C(INSTR_SCMD[1]),
	.Y(g0_i_m2_0_a7_1_3_1)
);
defparam \ACCUMULATOR_RNIJF4S[9] .INIT=8'h72;
  CFG3 \ACCUMULATOR_RNIHLRE[8]  (
	.A(ACCUMULATOR[8]),
	.B(INSTR_SCMD[1]),
	.C(N_73),
	.Y(g0_i_m2_0_a7_4_1_0)
);
defparam \ACCUMULATOR_RNIHLRE[8] .INIT=8'h02;
// @32:672
  CFG4 un1_ACCUMULATOR_0_cry_9_0_RNICC5Q (
	.A(un1_accum_next8_a0_Z),
	.B(un1_ACCUMULATOR0[9]),
	.C(un3_readram_Z),
	.D(un1_ACCUMULATOR_m_0_cry_9_S),
	.Y(N_26_2)
);
defparam un1_ACCUMULATOR_0_cry_9_0_RNICC5Q.INIT=16'hA808;
  CFG4 un3_readram_RNIGEPH (
	.A(INSTR_DATA[8]),
	.B(N_73),
	.C(un3_readram_Z),
	.D(ACCUM_NEXT_m5s4_Z),
	.Y(g0_i_m2_0_a7_1_2_1)
);
defparam un3_readram_RNIGEPH.INIT=16'h0002;
  CFG3 un3_readram_rep2_RNITNTU (
	.A(un3_readram_rep2_Z),
	.B(N_73),
	.C(g1_1_1),
	.Y(g0_i_m2_0_a7_2_1_1)
);
defparam un3_readram_rep2_RNITNTU.INIT=8'h20;
// @32:672
  CFG4 \msel_1_RNI035O[0]  (
	.A(g1_1_1),
	.B(INSTR_DATA[8]),
	.C(msel_1[0]),
	.D(un3_readram_Z),
	.Y(N_8_2)
);
defparam \msel_1_RNI035O[0] .INIT=16'h5F3F;
// @32:672
  CFG4 un3_readram_RNI6BOJ (
	.A(INSTR_DATA[8]),
	.B(g1_1_1),
	.C(g0_i_m2_0_a2_4_0_1),
	.D(un3_readram_Z),
	.Y(N_25_2)
);
defparam un3_readram_RNI6BOJ.INIT=16'hC0A0;
// @32:672
  CFG4 un3_readram_RNIBA9B1 (
	.A(ACCUM_N_3_mux_0_i),
	.B(ACCUM_NEXT_m5s4_Z),
	.C(g0_i_m2_0_a7_4_1_0),
	.D(un3_readram_Z),
	.Y(N_20_0)
);
defparam un3_readram_RNIBA9B1.INIT=16'h0010;
// @32:672
  CFG4 \ACCUMULATOR_RNIN44T1[9]  (
	.A(ACCUMULATOR[9]),
	.B(g0_i_m2_0_a7_2_1_1),
	.C(ACCUM_N_3_mux_0_i),
	.D(ACCUM_NEXT_m5s4_Z),
	.Y(N_18_1)
);
defparam \ACCUMULATOR_RNIN44T1[9] .INIT=16'h004C;
  CFG4 un3_readram_RNIUM6C3 (
	.A(N_8_2),
	.B(g0_i_m2_0_a7_1_3_1),
	.C(g0_i_m2_0_a7_1_2_1),
	.D(g0_i_m2_0_a7_0_1_1),
	.Y(g0_i_m2_0_2_1)
);
defparam un3_readram_RNIUM6C3.INIT=16'hEAC0;
// @32:672
  CFG4 ACCUM_NEXT_m5s2_RNITG462 (
	.A(N_26_2),
	.B(g1_3_1),
	.C(ACCUM_NEXT_sm3),
	.D(N_25_2),
	.Y(N_11_2)
);
defparam ACCUM_NEXT_m5s2_RNITG462.INIT=16'hCFCA;
  CFG2 \ACCUMULATOR_RNIJMP2[10]  (
	.A(un1_accum_next8_a0_Z),
	.B(ACCUMULATOR[10]),
	.Y(g0_i_m2_0_a2_4_0_0)
);
defparam \ACCUMULATOR_RNIJMP2[10] .INIT=4'h4;
// @32:672
  CFG2 \ACCUMULATOR_RNI356I[11]  (
	.A(ALUOUT_6_sqmuxa),
	.B(ACCUMULATOR[11]),
	.Y(g1_3_0)
);
defparam \ACCUMULATOR_RNI356I[11] .INIT=4'h8;
  CFG4 \ACCUMULATOR_RNI37F51[10]  (
	.A(ACCUMULATOR[10]),
	.B(N_73),
	.C(ACCUM_N_3_mux_0_i),
	.D(ACCUM_NEXT_m5s4_Z),
	.Y(g0_i_m2_0_a7_0_1_0)
);
defparam \ACCUMULATOR_RNI37F51[10] .INIT=16'h0020;
  CFG3 \ACCUMULATOR_RNIR0GR[10]  (
	.A(ACCUM_N_3_mux_0_i),
	.B(ACCUMULATOR[10]),
	.C(INSTR_SCMD[1]),
	.Y(g0_i_m2_0_a7_1_3_0)
);
defparam \ACCUMULATOR_RNIR0GR[10] .INIT=8'h72;
  CFG3 \ACCUMULATOR_RNIIMRE[9]  (
	.A(ACCUMULATOR[9]),
	.B(INSTR_SCMD[1]),
	.C(N_73),
	.Y(g0_i_m2_0_a7_4_1)
);
defparam \ACCUMULATOR_RNIIMRE[9] .INIT=8'h02;
// @32:672
  CFG4 un1_ACCUMULATOR_0_cry_10_0_RNIS0RF (
	.A(un1_accum_next8_a0_Z),
	.B(un1_ACCUMULATOR0[10]),
	.C(un3_readram_Z),
	.D(un1_ACCUMULATOR_m_0_cry_10_S),
	.Y(N_26_1)
);
defparam un1_ACCUMULATOR_0_cry_10_0_RNIS0RF.INIT=16'hA808;
  CFG4 un3_readram_RNIGEPH_1 (
	.A(INSTR_DATA[8]),
	.B(N_73),
	.C(un3_readram_Z),
	.D(ACCUM_NEXT_m5s4_Z),
	.Y(g0_i_m2_0_a7_1_2_0)
);
defparam un3_readram_RNIGEPH_1.INIT=16'h0002;
  CFG3 un3_readram_rep2_RNITNTU_0 (
	.A(un3_readram_rep2_Z),
	.B(N_73),
	.C(g1_1_0),
	.Y(g0_i_m2_0_a7_2_1_0)
);
defparam un3_readram_rep2_RNITNTU_0.INIT=8'h20;
// @32:672
  CFG4 \msel_1_RNI035O_1[0]  (
	.A(g1_1_0),
	.B(INSTR_DATA[8]),
	.C(msel_1[0]),
	.D(un3_readram_Z),
	.Y(N_8_1)
);
defparam \msel_1_RNI035O_1[0] .INIT=16'h5F3F;
// @32:672
  CFG4 un3_readram_RNIES3J (
	.A(INSTR_DATA[8]),
	.B(g1_1_0),
	.C(g0_i_m2_0_a2_4_0_0),
	.D(un3_readram_Z),
	.Y(N_25_1)
);
defparam un3_readram_RNIES3J.INIT=16'hC0A0;
// @32:672
  CFG4 un3_readram_RNICB9B1 (
	.A(ACCUM_N_3_mux_0_i),
	.B(ACCUM_NEXT_m5s4_Z),
	.C(g0_i_m2_0_a7_4_1),
	.D(un3_readram_Z),
	.Y(N_20)
);
defparam un3_readram_RNICB9B1.INIT=16'h0010;
// @32:672
  CFG4 \ACCUMULATOR_RNIVLFS1[10]  (
	.A(ACCUMULATOR[10]),
	.B(g0_i_m2_0_a7_2_1_0),
	.C(ACCUM_N_3_mux_0_i),
	.D(ACCUM_NEXT_m5s4_Z),
	.Y(N_18_0)
);
defparam \ACCUMULATOR_RNIVLFS1[10] .INIT=16'h004C;
  CFG4 un3_readram_RNIEPTA3 (
	.A(N_8_1),
	.B(g0_i_m2_0_a7_1_3_0),
	.C(g0_i_m2_0_a7_1_2_0),
	.D(g0_i_m2_0_a7_0_1_0),
	.Y(g0_i_m2_0_2_0)
);
defparam un3_readram_RNIEPTA3.INIT=16'hEAC0;
// @32:672
  CFG4 ACCUM_NEXT_m5s2_RNIMN5R1 (
	.A(N_26_1),
	.B(g1_3_0),
	.C(ACCUM_NEXT_sm3),
	.D(N_25_1),
	.Y(N_11_1)
);
defparam ACCUM_NEXT_m5s2_RNIMN5R1.INIT=16'hCFCA;
  CFG2 \ACCUMULATOR_RNIR0A6[12]  (
	.A(INSTR_SCMD[1]),
	.B(ACCUMULATOR[12]),
	.Y(g0_i_m2_0_a7_4_0)
);
defparam \ACCUMULATOR_RNIR0A6[12] .INIT=4'h4;
  CFG2 \ACCUMULATOR_RNIMPP2[13]  (
	.A(un1_accum_next8_a0_Z),
	.B(ACCUMULATOR[13]),
	.Y(g0_i_m2_0_a2_4_0)
);
defparam \ACCUMULATOR_RNIMPP2[13] .INIT=4'h4;
// @32:672
  CFG2 \ACCUMULATOR_RNI686I[14]  (
	.A(ALUOUT_6_sqmuxa),
	.B(ACCUMULATOR[14]),
	.Y(g1_3)
);
defparam \ACCUMULATOR_RNI686I[14] .INIT=4'h8;
  CFG4 \ACCUMULATOR_RNI6AF51[13]  (
	.A(ACCUMULATOR[13]),
	.B(N_73),
	.C(ACCUM_N_3_mux_0_i),
	.D(ACCUM_NEXT_m5s4_Z),
	.Y(g0_i_m2_0_a7_0_1)
);
defparam \ACCUMULATOR_RNI6AF51[13] .INIT=16'h0020;
  CFG3 \ACCUMULATOR_RNIU3GR[13]  (
	.A(ACCUM_N_3_mux_0_i),
	.B(ACCUMULATOR[13]),
	.C(INSTR_SCMD[1]),
	.Y(g0_i_m2_0_a7_1_3)
);
defparam \ACCUMULATOR_RNIU3GR[13] .INIT=8'h72;
// @32:672
  CFG4 un1_ACCUMULATOR_0_cry_13_0_RNI75O9 (
	.A(un1_accum_next8_a0_Z),
	.B(un1_ACCUMULATOR0[13]),
	.C(un3_readram_Z),
	.D(un1_ACCUMULATOR_m_0_s_13_S),
	.Y(N_26)
);
defparam un1_ACCUMULATOR_0_cry_13_0_RNI75O9.INIT=16'hA808;
  CFG4 un3_readram_RNIGEPH_0 (
	.A(INSTR_DATA[8]),
	.B(N_73),
	.C(un3_readram_Z),
	.D(ACCUM_NEXT_m5s4_Z),
	.Y(g0_i_m2_0_a7_1_2)
);
defparam un3_readram_RNIGEPH_0.INIT=16'h0002;
  CFG3 un3_readram_rep2_RNITNTU_1 (
	.A(un3_readram_rep2_Z),
	.B(N_73),
	.C(g1_1),
	.Y(g0_i_m2_0_a7_2_1)
);
defparam un3_readram_rep2_RNITNTU_1.INIT=8'h20;
  CFG4 un3_readram_RNIB9K41 (
	.A(N_73),
	.B(g0_i_m2_0_a7_4_0),
	.C(ACCUM_N_3_mux_0_i),
	.D(un3_readram_Z),
	.Y(g0_i_m2_0_a7_4_3)
);
defparam un3_readram_RNIB9K41.INIT=16'h0004;
// @32:672
  CFG4 \msel_1_RNI035O_0[0]  (
	.A(g1_1),
	.B(INSTR_DATA[8]),
	.C(msel_1[0]),
	.D(un3_readram_Z),
	.Y(N_8_0)
);
defparam \msel_1_RNI035O_0[0] .INIT=16'h5F3F;
// @32:672
  CFG4 un3_readram_RNIHV3J (
	.A(INSTR_DATA[8]),
	.B(g1_1),
	.C(g0_i_m2_0_a2_4_0),
	.D(un3_readram_Z),
	.Y(N_25_0)
);
defparam un3_readram_RNIHV3J.INIT=16'hC0A0;
// @32:672
  CFG4 \ACCUMULATOR_RNI2PFS1[13]  (
	.A(ACCUMULATOR[13]),
	.B(g0_i_m2_0_a7_2_1),
	.C(ACCUM_N_3_mux_0_i),
	.D(ACCUM_NEXT_m5s4_Z),
	.Y(N_18)
);
defparam \ACCUMULATOR_RNI2PFS1[13] .INIT=16'h004C;
  CFG4 un3_readram_RNIKVTA3 (
	.A(N_8_0),
	.B(g0_i_m2_0_a7_1_3),
	.C(g0_i_m2_0_a7_1_2),
	.D(g0_i_m2_0_a7_0_1),
	.Y(g0_i_m2_0_2)
);
defparam un3_readram_RNIKVTA3.INIT=16'hEAC0;
// @32:672
  CFG4 ACCUM_NEXT_m5s2_RNI723L1 (
	.A(N_26),
	.B(g1_3),
	.C(ACCUM_NEXT_sm3),
	.D(N_25_0),
	.Y(N_11_0)
);
defparam ACCUM_NEXT_m5s2_RNI723L1.INIT=16'hCFCA;
  CFG4 un1_ACCUMULATOR_0_cry_8_0_RNIE95H1 (
	.A(un1_ACCUMULATOR0[8]),
	.B(un1_accum_next8_a0_Z),
	.C(un1_ACCUMULATOR_m_0_cry_8_S),
	.D(ALUOUT_2_yy_RNIHS7O[8]),
	.Y(N_13_0)
);
defparam un1_ACCUMULATOR_0_cry_8_0_RNIE95H1.INIT=16'h0C77;
  CFG4 \ACCUMULATOR_RNIHH0A2[9]  (
	.A(ACCUMULATOR[9]),
	.B(ALUOUT_6_sqmuxa),
	.C(ACCUM_NEXT_sm3),
	.D(N_13_0),
	.Y(N_16)
);
defparam \ACCUMULATOR_RNIHH0A2[9] .INIT=16'h7F70;
  CFG3 un3_readram_rep2_RNIJ1LP (
	.A(un3_readram_rep2_Z),
	.B(INSTR_DATA[8]),
	.C(N_60),
	.Y(N_5)
);
defparam un3_readram_rep2_RNIJ1LP.INIT=8'h1B;
  CFG3 \ACCUMULATOR_RNIF6LG[7]  (
	.A(un3_readram_Z),
	.B(ACCUMULATOR[7]),
	.C(N_60),
	.Y(N_4_0_0)
);
defparam \ACCUMULATOR_RNIF6LG[7] .INIT=8'h1B;
  CFG3 ACCUM_NEXT_m5s4_RNINSGJ5 (
	.A(N_16),
	.B(ACCUM_NEXT_m5s4_Z),
	.C(N_9_0),
	.Y(N_17)
);
defparam ACCUM_NEXT_m5s4_RNINSGJ5.INIT=8'h8B;
  CFG4 \ACCUM_NEXT_RNI0E9I6[15]  (
	.A(iPRDATA_RNI7I3B_0),
	.B(N_73),
	.C(ACCUM_NEXT[15]),
	.D(N_17),
	.Y(un1_std_accum_zero_3)
);
defparam \ACCUM_NEXT_RNI0E9I6[15] .INIT=16'h0704;
// @32:704
  CFG4 un1_std_accum_zero_10 (
	.A(ACCUM_NEXT[1]),
	.B(ACCUM_NEXT[5]),
	.C(un1_std_accum_zero_10_1_Z),
	.D(ACCUM_NEXT[13]),
	.Y(un1_std_accum_zero_10_Z)
);
defparam un1_std_accum_zero_10.INIT=16'h0010;
// @32:704
  CFG3 un1_std_accum_zero_10_1 (
	.A(ACCUM_NEXT[11]),
	.B(ACCUM_NEXT[12]),
	.C(ACCUM_NEXT[14]),
	.Y(un1_std_accum_zero_10_1_Z)
);
defparam un1_std_accum_zero_10_1.INIT=8'h01;
// @32:672
  CFG3 ACCUM_NEXT_m1_2_N_2L1_2 (
	.A(RD_r0c1[7]),
	.B(ADDR7_q),
	.C(RD_r1c1[7]),
	.Y(ACCUM_NEXT_m1_2_N_2L1_2_Z)
);
defparam ACCUM_NEXT_m1_2_N_2L1_2.INIT=8'h1D;
// @32:672
  CFG4 \ACCUM_NEXT_m1_2[15]  (
	.A(ACCUM_NEXT_m1_2_N_2L1_2_Z),
	.B(ACCUMULATOR[15]),
	.C(msel_1[0]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m1[15])
);
defparam \ACCUM_NEXT_m1_2[15] .INIT=16'h9DCC;
// @32:672
  CFG3 ACCUM_NEXT_m1_2_N_2L1 (
	.A(RD_r0c1[6]),
	.B(ADDR7_q),
	.C(RD_r1c1[6]),
	.Y(ACCUM_NEXT_m1_2_N_2L1_Z)
);
defparam ACCUM_NEXT_m1_2_N_2L1.INIT=8'h1D;
// @32:672
  CFG4 \ACCUM_NEXT_m1_2[14]  (
	.A(ACCUM_NEXT_m1_2_N_2L1_Z),
	.B(ACCUMULATOR[14]),
	.C(msel_1[0]),
	.D(un3_readram_rep2_Z),
	.Y(ACCUM_NEXT_m1[14])
);
defparam \ACCUM_NEXT_m1_2[14] .INIT=16'h9DCC;
// @32:704
  CFG4 un1_std_accum_zero (
	.A(un1_std_accum_zero_3),
	.B(un1_std_accum_zero_1_Z),
	.C(un1_std_accum_zero_10_Z),
	.D(un1_std_accum_zero_1_0_Z),
	.Y(un1_std_accum_zero_Z)
);
defparam un1_std_accum_zero.INIT=16'h8000;
// @32:704
  CFG4 un1_std_accum_zero_1_0 (
	.A(ACCUM_NEXT[6]),
	.B(ACCUM_NEXT[3]),
	.C(ACCUM_NEXT[10]),
	.D(ACCUM_NEXT[9]),
	.Y(un1_std_accum_zero_1_0_Z)
);
defparam un1_std_accum_zero_1_0.INIT=16'h0001;
// @32:672
  CFG4 \ACCUM_NEXT_d[14]  (
	.A(N_73),
	.B(ACCUM_N_3_mux_0_i),
	.C(ACCUM_NEXT_m1[14]),
	.D(ACCUM_NEXT_d_1[14]),
	.Y(ACCUM_NEXT_d[14])
);
defparam \ACCUM_NEXT_d[14] .INIT=16'h40FB;
// @32:672
  CFG4 \ACCUM_NEXT_d_1[14]  (
	.A(N_73),
	.B(ACCUM_NEXT_m0[14]),
	.C(CoreAPB3_C0_0_APBmslave1_PRDATA[14]),
	.D(CoreAPB3_C0_0_APBmslave1_PSELx),
	.Y(ACCUM_NEXT_d_1[14])
);
defparam \ACCUM_NEXT_d_1[14] .INIT=16'h1BBB;
// @32:672
  CFG4 \ACCUM_NEXT[8]  (
	.A(ACCUM_NEXT_m5s4_Z),
	.B(N_73),
	.C(ACCUM_NEXT_1[8]),
	.D(ACCUM_NEXT_m2[8]),
	.Y(ACCUM_NEXT[8])
);
defparam \ACCUM_NEXT[8] .INIT=16'h1F0E;
// @32:672
  CFG4 \ACCUM_NEXT_1[8]  (
	.A(N_73),
	.B(ACCUM_NEXT_m5[8]),
	.C(CoreAPB3_C0_0_APBmslave1_PRDATA[8]),
	.D(CoreAPB3_C0_0_APBmslave1_PSELx),
	.Y(ACCUM_NEXT_1[8])
);
defparam \ACCUM_NEXT_1[8] .INIT=16'h1BBB;
// @32:704
  CFG4 un1_std_accum_zero_1 (
	.A(ACCUM_NEXT[7]),
	.B(ACCUM_NEXT[0]),
	.C(ACCUM_NEXT[4]),
	.D(ACCUM_NEXT[2]),
	.Y(un1_std_accum_zero_1_Z)
);
defparam un1_std_accum_zero_1.INIT=16'h0001;
// @32:907
  CFG4 \STKPTR_11[3]  (
	.A(N_52),
	.B(STKPTR[3]),
	.C(STKPTR_11_1[3]),
	.D(STKPTR_2_sqmuxa_Z),
	.Y(STKPTR_11[3])
);
defparam \STKPTR_11[3] .INIT=16'hAA3C;
// @32:907
  CFG4 \STKPTR_11_1[3]  (
	.A(STKPTR[0]),
	.B(un1_DOISR_0_sqmuxa_1_Z),
	.C(STKPTR[2]),
	.D(STKPTR[1]),
	.Y(STKPTR_11_1[3])
);
defparam \STKPTR_11_1[3] .INIT=16'h0004;
// @32:672
  CFG4 \ACCUM_NEXT_m5_RNO[7]  (
	.A(ACCUM_IN[7]),
	.B(ACCUM_NEXT_m3_1_0[7]),
	.C(ACCUMULATOR[7]),
	.D(un1_ACCUMULATOR0[7]),
	.Y(ACCUM_NEXT_m3[7])
);
defparam \ACCUM_NEXT_m5_RNO[7] .INIT=16'hB320;
// @32:672
  CFG3 \ACCUM_NEXT_m5_RNO_0[7]  (
	.A(un1_ACCUMULATOR0[7]),
	.B(un1_accum_next8_a0_Z),
	.C(un3_readram_rep1_Z),
	.Y(ACCUM_NEXT_m3_1_0[7])
);
defparam \ACCUM_NEXT_m5_RNO_0[7] .INIT=8'h26;
// @32:672
  CFG4 \ACCUM_NEXT_m5_RNO[0]  (
	.A(ACCUM_IN[0]),
	.B(ACCUM_NEXT_m3_1_0[0]),
	.C(ACCUMULATOR[0]),
	.D(un1_ACCUMULATOR_0_cry_0_Y),
	.Y(ACCUM_NEXT_m3[0])
);
defparam \ACCUM_NEXT_m5_RNO[0] .INIT=16'hB320;
// @32:672
  CFG3 \ACCUM_NEXT_m5_RNO_0[0]  (
	.A(un1_ACCUMULATOR_0_cry_0_Y),
	.B(un1_accum_next8_a0_Z),
	.C(un3_readram_rep1_Z),
	.Y(ACCUM_NEXT_m3_1_0[0])
);
defparam \ACCUM_NEXT_m5_RNO_0[0] .INIT=8'h26;
// @32:672
  CFG4 \ACCUM_NEXT_m5_RNO[1]  (
	.A(ACCUM_IN[1]),
	.B(ACCUM_NEXT_m3_1_0[1]),
	.C(ACCUMULATOR[1]),
	.D(un1_ACCUMULATOR0[1]),
	.Y(ACCUM_NEXT_m3[1])
);
defparam \ACCUM_NEXT_m5_RNO[1] .INIT=16'hB320;
// @32:672
  CFG3 \ACCUM_NEXT_m5_RNO_0[1]  (
	.A(un1_ACCUMULATOR0[1]),
	.B(un1_accum_next8_a0_Z),
	.C(un3_readram_rep1_Z),
	.Y(ACCUM_NEXT_m3_1_0[1])
);
defparam \ACCUM_NEXT_m5_RNO_0[1] .INIT=8'h26;
// @32:672
  CFG4 \ACCUM_NEXT_m5_RNO[6]  (
	.A(ACCUM_IN[6]),
	.B(ACCUM_NEXT_m3_1_0[6]),
	.C(ACCUMULATOR[6]),
	.D(un1_ACCUMULATOR0[6]),
	.Y(ACCUM_NEXT_m3[6])
);
defparam \ACCUM_NEXT_m5_RNO[6] .INIT=16'hB320;
// @32:672
  CFG3 \ACCUM_NEXT_m5_RNO_0[6]  (
	.A(un1_ACCUMULATOR0[6]),
	.B(un1_accum_next8_a0_Z),
	.C(un3_readram_rep1_Z),
	.Y(ACCUM_NEXT_m3_1_0[6])
);
defparam \ACCUM_NEXT_m5_RNO_0[6] .INIT=8'h26;
// @32:672
  CFG4 \ACCUM_NEXT_m5_RNO[5]  (
	.A(ACCUM_IN[5]),
	.B(ACCUM_NEXT_m3_1_0[5]),
	.C(ACCUMULATOR[5]),
	.D(un1_ACCUMULATOR0[5]),
	.Y(ACCUM_NEXT_m3[5])
);
defparam \ACCUM_NEXT_m5_RNO[5] .INIT=16'hB320;
// @32:672
  CFG3 \ACCUM_NEXT_m5_RNO_0[5]  (
	.A(un1_ACCUMULATOR0[5]),
	.B(un1_accum_next8_a0_Z),
	.C(un3_readram_rep1_Z),
	.Y(ACCUM_NEXT_m3_1_0[5])
);
defparam \ACCUM_NEXT_m5_RNO_0[5] .INIT=8'h26;
// @32:672
  CFG4 \ACCUM_NEXT_m5_RNO[3]  (
	.A(un1_ACCUMULATOR0[3]),
	.B(ACCUMULATOR[3]),
	.C(ACCUM_NEXT_m3_1_0[3]),
	.D(N_44),
	.Y(ACCUM_NEXT_m3[3])
);
defparam \ACCUM_NEXT_m5_RNO[3] .INIT=16'h8E0A;
// @32:672
  CFG3 \ACCUM_NEXT_m5_RNO_0[3]  (
	.A(un1_ACCUMULATOR0[3]),
	.B(un1_accum_next8_a0_Z),
	.C(un3_readram_rep1_Z),
	.Y(ACCUM_NEXT_m3_1_0[3])
);
defparam \ACCUM_NEXT_m5_RNO_0[3] .INIT=8'h26;
// @32:672
  CFG4 \ACCUM_NEXT_m5_RNO[4]  (
	.A(ACCUM_IN[4]),
	.B(ACCUM_NEXT_m3_1_0[4]),
	.C(ACCUMULATOR[4]),
	.D(un1_ACCUMULATOR0[4]),
	.Y(ACCUM_NEXT_m3[4])
);
defparam \ACCUM_NEXT_m5_RNO[4] .INIT=16'hB320;
// @32:672
  CFG3 \ACCUM_NEXT_m5_RNO_0[4]  (
	.A(un1_ACCUMULATOR0[4]),
	.B(un1_accum_next8_a0_Z),
	.C(un3_readram_rep1_Z),
	.Y(ACCUM_NEXT_m3_1_0[4])
);
defparam \ACCUM_NEXT_m5_RNO_0[4] .INIT=8'h26;
// @32:672
  CFG4 \ACCUM_NEXT_m5_RNO[2]  (
	.A(ACCUM_IN[2]),
	.B(ACCUM_NEXT_m3_1_0[2]),
	.C(ACCUMULATOR[2]),
	.D(un1_ACCUMULATOR0[2]),
	.Y(ACCUM_NEXT_m3[2])
);
defparam \ACCUM_NEXT_m5_RNO[2] .INIT=16'hB320;
// @32:672
  CFG3 \ACCUM_NEXT_m5_RNO_0[2]  (
	.A(un1_ACCUMULATOR0[2]),
	.B(un1_accum_next8_a0_Z),
	.C(un3_readram_rep1_Z),
	.Y(ACCUM_NEXT_m3_1_0[2])
);
defparam \ACCUM_NEXT_m5_RNO_0[2] .INIT=8'h26;
  CFG4 m59 (
	.A(m59_1_1_Z),
	.B(N_102),
	.C(seq_state_cur[1]),
	.D(seq_state_cur[0]),
	.Y(seq_state_cur_ns[0])
);
defparam m59.INIT=16'hAAC0;
  CFG4 m59_1_1 (
	.A(N_115),
	.B(N_57_i),
	.C(i2c_mem_done),
	.D(seq_state_cur[1]),
	.Y(m59_1_1_Z)
);
defparam m59_1_1.INIT=16'h3F55;
// @32:672
  CFG3 \ACCUM_NEXT_m0[0]  (
	.A(msel_1[1]),
	.B(ACCUM_IN[0]),
	.C(ACCUM_NEXT_m0_1[0]),
	.Y(ACCUM_NEXT_m0[0])
);
defparam \ACCUM_NEXT_m0[0] .INIT=8'h8D;
// @32:672
  CFG4 \ACCUM_NEXT_m0_1[0]  (
	.A(INSTR_DATA[1]),
	.B(INSTR_DATA[0]),
	.C(ACCUMULATOR[15]),
	.D(ACCUMULATOR[0]),
	.Y(ACCUM_NEXT_m0_1[0])
);
defparam \ACCUM_NEXT_m0_1[0] .INIT=16'h193B;
// @32:672
  CFG4 \ACCUM_NEXT_m5_RNO[14]  (
	.A(ACCUM_NEXT_m3_1[14]),
	.B(un3_readram_rep2_Z),
	.C(un1_ACCUMULATOR0[14]),
	.D(un1_accum_next8_a0_Z),
	.Y(ACCUM_NEXT_m3[14])
);
defparam \ACCUM_NEXT_m5_RNO[14] .INIT=16'hF444;
// @32:672
  CFG2 \ACCUM_NEXT_m5_RNO_0[14]  (
	.A(RAMRDATA[14]),
	.B(ACCUMULATOR[14]),
	.Y(ACCUM_NEXT_m3_1[14])
);
defparam \ACCUM_NEXT_m5_RNO_0[14] .INIT=4'h7;
// @32:672
  CFG4 \ACCUM_NEXT_d_d[15]  (
	.A(un3_readram_Z),
	.B(ACCUM_NEXT_d_d_Z),
	.C(RAMRDATA[15]),
	.D(ACCUM_NEXT_d_d_1[15]),
	.Y(ACCUM_NEXT_d_d_Z_Z[15])
);
defparam \ACCUM_NEXT_d_d[15] .INIT=16'hECFF;
// @32:672
  CFG3 \ACCUM_NEXT_d_d_1[15]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[15]),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(N_73),
	.Y(ACCUM_NEXT_d_d_1[15])
);
defparam \ACCUM_NEXT_d_d_1[15] .INIT=8'h7F;
  CFG4 m48 (
	.A(seq_state_cur[0]),
	.B(N_36_0),
	.C(m48_1_2_Z),
	.D(N_115),
	.Y(N_49)
);
defparam m48.INIT=16'hE4AF;
  CFG3 m48_1_2 (
	.A(seq_state_cur[0]),
	.B(N_115_mux),
	.C(i2c_mem_done),
	.Y(m48_1_2_Z)
);
defparam m48_1_2.INIT=8'h1B;
// @32:672
  CFG3 \ACCUM_NEXT_m0[8]  (
	.A(ACCUM_NEXT_m0_1[8]),
	.B(RAMRDATA[8]),
	.C(un3_readram_Z),
	.Y(ACCUM_NEXT_m0[8])
);
defparam \ACCUM_NEXT_m0[8] .INIT=8'hC5;
// @32:672
  CFG3 \ACCUM_NEXT_m0_1[8]  (
	.A(ACCUMULATOR[7]),
	.B(INSTR_DATA[8]),
	.C(INSTR_SCMD[1]),
	.Y(ACCUM_NEXT_m0_1[8])
);
defparam \ACCUM_NEXT_m0_1[8] .INIT=8'h35;
// @32:672
  CFG4 \ACCUM_NEXT_m5[15]  (
	.A(ACCUMULATOR[15]),
	.B(RAMRDATA[15]),
	.C(ACCUM_NEXT_m5_1_0[15]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m5[15])
);
defparam \ACCUM_NEXT_m5[15] .INIT=16'h8F0F;
// @32:672
  CFG4 \ACCUM_NEXT_m5_1_0[15]  (
	.A(un1_ACCUMULATOR0[15]),
	.B(ACCUM_NEXT_m5_1[15]),
	.C(ALUOUT_6_sqmuxa),
	.D(un1_accum_next8_a0_Z),
	.Y(ACCUM_NEXT_m5_1_0[15])
);
defparam \ACCUM_NEXT_m5_1_0[15] .INIT=16'h45CF;
// @32:672
  CFG4 \ACCUM_NEXT_m5_1[15]  (
	.A(INSTR_DATA[1]),
	.B(INSTR_DATA[0]),
	.C(ACCUMULATOR[15]),
	.D(ACCUMULATOR[0]),
	.Y(ACCUM_NEXT_m5_1[15])
);
defparam \ACCUM_NEXT_m5_1[15] .INIT=16'h139B;
  CFG4 m55 (
	.A(N_115_mux),
	.B(seq_last_instr),
	.C(m55_1_1_Z),
	.D(N_115),
	.Y(N_102)
);
defparam m55.INIT=16'h30B8;
  CFG4 m55_1_1 (
	.A(N_35_0),
	.B(N_115),
	.C(ram_instr_out[1]),
	.D(ram_instr_out[2]),
	.Y(m55_1_1_Z)
);
defparam m55_1_1.INIT=16'h0B3B;
// @32:672
  CFG4 \ACCUM_NEXT_m5_RNO[8]  (
	.A(un1_ACCUMULATOR0[8]),
	.B(un1_accum_next8_a0_Z),
	.C(un1_ACCUMULATOR_m_0_cry_8_S),
	.D(ALUOUT_2_yy_RNIHS7O[8]),
	.Y(ACCUM_NEXT_m3[8])
);
defparam \ACCUM_NEXT_m5_RNO[8] .INIT=16'hF388;
// @32:672
  CFG4 \ALUOUT_2_yy_RNIHS7O[8]  (
	.A(ALUOUT_2_xx[8]),
	.B(un1_accum_next8_a0_Z),
	.C(ALUOUT_2_yy[8]),
	.D(un3_readram_rep2_Z),
	.Y(ALUOUT_2_yy_RNIHS7O[8])
);
defparam \ALUOUT_2_yy_RNIHS7O[8] .INIT=16'hFC22;
// @32:672
  CFG3 \ACCUM_NEXT_m5[14]  (
	.A(ACCUM_NEXT_m3[14]),
	.B(ACCUMULATOR[15]),
	.C(ALUOUT_6_sqmuxa),
	.Y(ACCUM_NEXT_m5[14])
);
defparam \ACCUM_NEXT_m5[14] .INIT=8'hCA;
// @32:672
  CFG3 un3_readram_fast_RNI226L (
	.A(INSTR_SCMD[0]),
	.B(un3_readram_fast_Z),
	.C(INSTR_SCMD_Z[2]),
	.Y(ACCUM_N_3_mux_0_i)
);
defparam un3_readram_fast_RNI226L.INIT=8'h13;
  CFG2 DOISR_RNIVR0D (
	.A(INSTR_CMD[2]),
	.B(DOISR_Z),
	.Y(m99_0)
);
defparam DOISR_RNIVR0D.INIT=4'h2;
// @32:647
  CFG2 \ALUOUT_2_xx[8]  (
	.A(INSTR_DATA[8]),
	.B(ACCUMULATOR[8]),
	.Y(ALUOUT_2_xx[8])
);
defparam \ALUOUT_2_xx[8] .INIT=4'h8;
// @32:650
  CFG2 \ALUOUT_3_xx[8]  (
	.A(INSTR_DATA[8]),
	.B(ACCUMULATOR[8]),
	.Y(ALUOUT_3_xx[8])
);
defparam \ALUOUT_3_xx[8] .INIT=4'hE;
// @32:653
  CFG2 \ALUOUT_4_xx[8]  (
	.A(INSTR_DATA[8]),
	.B(ACCUMULATOR[8]),
	.Y(ALUOUT_4_xx[8])
);
defparam \ALUOUT_4_xx[8] .INIT=4'h6;
// @32:703
  CFG2 un1_isr_0_a2 (
	.A(ISR_Z),
	.B(STBFLAG_Z),
	.Y(un1_isr_0_a2_Z)
);
defparam un1_isr_0_a2.INIT=4'h4;
// @32:1094
  CFG2 un1_pwrite_m (
	.A(INSTR_SCMD[1]),
	.B(INSTR_SCMD[0]),
	.Y(un1_pwrite_m_1z)
);
defparam un1_pwrite_m.INIT=4'h8;
  CFG2 \ICYCLE_RNO[1]  (
	.A(ICYCLE[1]),
	.B(ICYCLE[0]),
	.Y(ICYCLE_RNO[1])
);
defparam \ICYCLE_RNO[1] .INIT=4'h6;
  CFG2 \loop2.flagvalue_3_RNI25LJ  (
	.A(flagvalue_3),
	.B(INSTR_SCMD[0]),
	.Y(N_26_0)
);
defparam \loop2.flagvalue_3_RNI25LJ .INIT=4'h6;
  CFG2 m34 (
	.A(ram_instr_out[2]),
	.B(ram_instr_out[0]),
	.Y(N_35_0)
);
defparam m34.INIT=4'h1;
  CFG2 m63 (
	.A(seq_state_cur[0]),
	.B(seq_state_cur[1]),
	.Y(seq_state_cur_d_0)
);
defparam m63.INIT=4'h1;
  CFG2 m56 (
	.A(N_115),
	.B(seq_last_instr),
	.Y(N_57_i)
);
defparam m56.INIT=4'h8;
// @32:855
  CFG2 \STKPTR_RNIP1C[1]  (
	.A(STKPTR[0]),
	.B(STKPTR[1]),
	.Y(CO1)
);
defparam \STKPTR_RNIP1C[1] .INIT=4'h8;
// @32:721
  CFG3 ACCUM_NEG (
	.A(STD_ACCUM_NEG_Z),
	.B(ISR_ACCUM_NEG_Z),
	.C(ISR_Z),
	.Y(ACCUM_NEG_Z)
);
defparam ACCUM_NEG.INIT=8'hCA;
// @32:752
  CFG3 USE_ACC_1 (
	.A(INSTR_SCMD[0]),
	.B(INSTR_CMD[0]),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(USE_ACC_1_Z)
);
defparam USE_ACC_1.INIT=8'hD1;
// @32:980
  CFG3 STKPTR_0_sqmuxa_1 (
	.A(INSTR_CMD[1]),
	.B(INSTR_CMD[0]),
	.C(INSTR_CMD[2]),
	.Y(STKPTR_0_sqmuxa_1_Z)
);
defparam STKPTR_0_sqmuxa_1.INIT=8'h40;
// @32:907
  CFG4 \STBRAM_7.m3  (
	.A(INSTR_SCMD[0]),
	.B(INSTR_SCMD[1]),
	.C(INSTR_CMD[1]),
	.D(INSTR_SCMD_Z[2]),
	.Y(i5_mux)
);
defparam \STBRAM_7.m3 .INIT=16'h1040;
// @32:921
  CFG3 STKPTR_2_sqmuxa_1 (
	.A(DOISR_Z),
	.B(ICYCLE[0]),
	.C(ICYCLE[1]),
	.Y(STKPTR_1_sqmuxa_1)
);
defparam STKPTR_2_sqmuxa_1.INIT=8'h04;
  CFG4 DOISR_RNIQ4LG (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.C(DOISR_Z),
	.D(INSTR_CMD[2]),
	.Y(N_195)
);
defparam DOISR_RNIQ4LG.INIT=16'h0002;
  CFG3 m40 (
	.A(seq_state_cur[1]),
	.B(seq_state_cur[0]),
	.C(N_115),
	.Y(seq_write_0_sqmuxa)
);
defparam m40.INIT=8'h80;
  CFG3 m45 (
	.A(ram_instr_out[0]),
	.B(ram_instr_out[2]),
	.C(ram_instr_out[1]),
	.Y(N_115_mux)
);
defparam m45.INIT=8'h08;
  CFG3 DOJMP_RNIKS3M (
	.A(DOISR_Z),
	.B(INSTR_CMD[1]),
	.C(DOJMP_Z),
	.Y(N_113_mux)
);
defparam DOJMP_RNIKS3M.INIT=8'h10;
// @32:672
  CFG4 ACCUM_NEXT_m5s4_2 (
	.A(INSTR_SCMD[0]),
	.B(INSTR_SCMD[1]),
	.C(INSTR_CMD[1]),
	.D(INSTR_SCMD_Z[2]),
	.Y(ACCUM_NEXT_m5s4_1)
);
defparam ACCUM_NEXT_m5s4_2.INIT=16'h0103;
// @32:672
  CFG3 un1_accum_next8_a0 (
	.A(INSTR_CMD[1]),
	.B(INSTR_SCMD[0]),
	.C(INSTR_SCMD[1]),
	.Y(un1_accum_next8_a0_Z)
);
defparam un1_accum_next8_a0.INIT=8'h01;
  CFG3 PENABLEI_RNO (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.C(un3_pready_m_i),
	.Y(ICYCLE_1_sqmuxa)
);
defparam PENABLEI_RNO.INIT=8'h04;
  CFG2 \loop2.flagvalue_3_RNI3EIR  (
	.A(N_26_0),
	.B(N_73),
	.Y(i6_mux_0)
);
defparam \loop2.flagvalue_3_RNI3EIR .INIT=4'h4;
  CFG3 DOISR_RNI05UK (
	.A(DOISR_Z),
	.B(INSTR_CMD[2]),
	.C(N_73),
	.Y(N_123_mux)
);
defparam DOISR_RNI05UK.INIT=8'h10;
  CFG4 m43 (
	.A(seq_state_cur[0]),
	.B(N_115),
	.C(seq_last_instr),
	.D(i2c_reg_ctrl_0),
	.Y(N_121_mux)
);
defparam m43.INIT=16'h0400;
  CFG4 m60 (
	.A(i2c_status_out_0),
	.B(seq_last_instr),
	.C(i2c_int),
	.D(N_115),
	.Y(N_61)
);
defparam m60.INIT=16'h1300;
// @32:686
  CFG2 STBFLAG_RNI9LRH (
	.A(ISR_Z),
	.B(STBFLAG_Z),
	.Y(N_84_i)
);
defparam STBFLAG_RNI9LRH.INIT=4'h8;
// @32:787
  CFG2 \PWDATA_M[11]  (
	.A(USE_ACC_1_Z),
	.B(ACCUMULATOR[11]),
	.Y(COREABC_C0_0_APB3master_PWDATA[11])
);
defparam \PWDATA_M[11] .INIT=4'h8;
// @32:787
  CFG2 \PWDATA_M[14]  (
	.A(USE_ACC_1_Z),
	.B(ACCUMULATOR[14]),
	.Y(COREABC_C0_0_APB3master_PWDATA[14])
);
defparam \PWDATA_M[14] .INIT=4'h8;
// @32:787
  CFG2 \PWDATA_M[15]  (
	.A(USE_ACC_1_Z),
	.B(ACCUMULATOR[15]),
	.Y(COREABC_C0_0_APB3master_PWDATA[15])
);
defparam \PWDATA_M[15] .INIT=4'h8;
// @32:787
  CFG2 \PWDATA_M[12]  (
	.A(USE_ACC_1_Z),
	.B(ACCUMULATOR[12]),
	.Y(COREABC_C0_0_APB3master_PWDATA[12])
);
defparam \PWDATA_M[12] .INIT=4'h8;
// @32:647
  CFG4 \ALUOUT_2_yy[8]  (
	.A(ADDR7_q),
	.B(ACCUMULATOR[8]),
	.C(RD_r0c1[0]),
	.D(RD_r1c1[0]),
	.Y(ALUOUT_2_yy[8])
);
defparam \ALUOUT_2_yy[8] .INIT=16'hC840;
// @32:650
  CFG4 \ALUOUT_3_yy[8]  (
	.A(ADDR7_q),
	.B(ACCUMULATOR[8]),
	.C(RD_r0c1[0]),
	.D(RD_r1c1[0]),
	.Y(ALUOUT_3_yy[8])
);
defparam \ALUOUT_3_yy[8] .INIT=16'hFEDC;
// @32:653
  CFG4 \ALUOUT_4_yy[8]  (
	.A(ADDR7_q),
	.B(ACCUMULATOR[8]),
	.C(RD_r0c1[0]),
	.D(RD_r1c1[0]),
	.Y(ALUOUT_4_yy[8])
);
defparam \ALUOUT_4_yy[8] .INIT=16'h369C;
// @32:738
  CFG4 \loop1.un5_flagvalue  (
	.A(STD_ACCUM_ZERO_Z),
	.B(ISR_ACCUM_ZERO_Z),
	.C(ISR_Z),
	.D(INSTR_DATA[1]),
	.Y(un5_flagvalue)
);
defparam \loop1.un5_flagvalue .INIT=16'hCA00;
// @32:907
  CFG3 STBACCUM_4_e1_i_a3 (
	.A(DOISR_Z),
	.B(ICYCLE[1]),
	.C(un1_instr_cmd),
	.Y(N_138_i)
);
defparam STBACCUM_4_e1_i_a3.INIT=8'h10;
  CFG4 STKPTR_2_sqmuxa_RNO (
	.A(INSTR_SCMD[0]),
	.B(INSTR_SCMD_Z[2]),
	.C(N_11_i),
	.D(INSTR_SCMD[1]),
	.Y(N_134_mux)
);
defparam STKPTR_2_sqmuxa_RNO.INIT=16'h0080;
  CFG4 \ICYCLE_RNIJTMT[1]  (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.C(INSTR_SCMD[1]),
	.D(N_113_mux),
	.Y(SMADDR_3_sqmuxa)
);
defparam \ICYCLE_RNIJTMT[1] .INIT=16'h0800;
  CFG3 DOJMP_RNO_1 (
	.A(ICYCLE[1]),
	.B(m99_0),
	.C(N_26_0),
	.Y(N_198)
);
defparam DOJMP_RNO_1.INIT=8'h04;
  CFG4 ISR_RNO_0 (
	.A(ICYCLE[1]),
	.B(INSTR_SCMD[1]),
	.C(m99_0),
	.D(i6_mux_0),
	.Y(N_143_mux)
);
defparam ISR_RNO_0.INIT=16'h4000;
  CFG4 un3_pready_m_RNO (
	.A(COREABC_C0_0_APB3master_PENABLE),
	.B(i2c_mem_done),
	.C(CoreAPB3_C0_0_APBmslave0_PSELx),
	.D(COREABC_C0_0_APB3master_PADDR[7]),
	.Y(N_190)
);
defparam un3_pready_m_RNO.INIT=16'h20A0;
// @32:700
  CFG4 un1_stbaccum (
	.A(STBACCUM_Z),
	.B(COREABC_C0_0_APB3master_PENABLE),
	.C(INSTR_SCMD[0]),
	.D(INSTR_SCMD[1]),
	.Y(un1_stbaccum_Z)
);
defparam un1_stbaccum.INIT=16'hEAAA;
// @32:907
  CFG2 un1_STBRAM_0_sqmuxa_0_a2 (
	.A(N_195),
	.B(INSTR_CMD[1]),
	.Y(N_146)
);
defparam un1_STBRAM_0_sqmuxa_0_a2.INIT=4'h2;
  CFG2 DOISR_RNIRDIO (
	.A(N_11_i),
	.B(N_195),
	.Y(STBFLAG_5_d1)
);
defparam DOISR_RNIRDIO.INIT=4'h8;
// @32:909
  CFG4 un1_initdone (
	.A(i2c_int),
	.B(i2c_reg_ctrl_0),
	.C(i2c_seq_finished),
	.D(ISR_Z),
	.Y(un1_initdone_i)
);
defparam un1_initdone.INIT=16'h00F2;
// @32:846
  CFG4 un3_readram (
	.A(INSTR_CMD[2]),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_SCMD[1]),
	.D(N_11_i),
	.Y(un3_readram_Z)
);
defparam un3_readram.INIT=16'h1500;
// @32:787
  CFG3 \PWDATA_M[2]  (
	.A(ACCUMULATOR[2]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[2]),
	.Y(COREABC_C0_0_APB3master_PWDATA[2])
);
defparam \PWDATA_M[2] .INIT=8'hB8;
// @32:787
  CFG3 \PWDATA_M[1]  (
	.A(ACCUMULATOR[1]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[1]),
	.Y(COREABC_C0_0_APB3master_PWDATA[1])
);
defparam \PWDATA_M[1] .INIT=8'hB8;
// @32:787
  CFG3 \PWDATA_M[5]  (
	.A(ACCUMULATOR[5]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[5]),
	.Y(COREABC_C0_0_APB3master_PWDATA[5])
);
defparam \PWDATA_M[5] .INIT=8'hB8;
// @32:787
  CFG3 \PWDATA_M[6]  (
	.A(ACCUMULATOR[6]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[6]),
	.Y(COREABC_C0_0_APB3master_PWDATA[6])
);
defparam \PWDATA_M[6] .INIT=8'hB8;
// @32:787
  CFG3 \PWDATA_M[0]  (
	.A(ACCUMULATOR[0]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[0]),
	.Y(COREABC_C0_0_APB3master_PWDATA[0])
);
defparam \PWDATA_M[0] .INIT=8'hB8;
// @32:787
  CFG3 \PWDATA_M[13]  (
	.A(ACCUMULATOR[13]),
	.B(INSTR_DATA[8]),
	.C(USE_ACC_1_Z),
	.Y(COREABC_C0_0_APB3master_PWDATA[13])
);
defparam \PWDATA_M[13] .INIT=8'hAC;
// @32:787
  CFG3 \PWDATA_M[10]  (
	.A(ACCUMULATOR[10]),
	.B(INSTR_DATA[8]),
	.C(USE_ACC_1_Z),
	.Y(COREABC_C0_0_APB3master_PWDATA[10])
);
defparam \PWDATA_M[10] .INIT=8'hAC;
// @32:787
  CFG3 \PWDATA_M[9]  (
	.A(ACCUMULATOR[9]),
	.B(INSTR_DATA[8]),
	.C(USE_ACC_1_Z),
	.Y(COREABC_C0_0_APB3master_PWDATA[9])
);
defparam \PWDATA_M[9] .INIT=8'hAC;
// @32:787
  CFG3 \PWDATA_M[8]  (
	.A(ACCUMULATOR[8]),
	.B(INSTR_DATA[8]),
	.C(USE_ACC_1_Z),
	.Y(COREABC_C0_0_APB3master_PWDATA[8])
);
defparam \PWDATA_M[8] .INIT=8'hAC;
// @32:787
  CFG3 \PWDATA_M[7]  (
	.A(ACCUMULATOR[7]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[7]),
	.Y(COREABC_C0_0_APB3master_PWDATA[7])
);
defparam \PWDATA_M[7] .INIT=8'hB8;
// @32:787
  CFG3 \PWDATA_M[4]  (
	.A(ACCUMULATOR[4]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[4]),
	.Y(COREABC_C0_0_APB3master_PWDATA[4])
);
defparam \PWDATA_M[4] .INIT=8'hB8;
// @32:787
  CFG3 \PWDATA_M[3]  (
	.A(ACCUMULATOR[3]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[3]),
	.Y(COREABC_C0_0_APB3master_PWDATA[3])
);
defparam \PWDATA_M[3] .INIT=8'hB8;
// @32:907
  CFG3 DOISR_RNIOEMC (
	.A(DOISR_Z),
	.B(ICYCLE[0]),
	.C(ICYCLE[1]),
	.Y(N_117_mux_i)
);
defparam DOISR_RNIOEMC.INIT=8'h7F;
  CFG3 RSTSYNC2_RNIKULP1 (
	.A(COREABC_C0_0_PRESETN),
	.B(N_398),
	.C(seq_state_cur[1]),
	.Y(RSTSYNC2_RNIKULP1_1z)
);
defparam RSTSYNC2_RNIKULP1.INIT=8'h08;
// @32:907
  CFG4 \STBRAM_7.m8  (
	.A(INSTR_CMD[1]),
	.B(INSTR_CMD[2]),
	.C(N_26_0),
	.D(i5_mux),
	.Y(i4_mux)
);
defparam \STBRAM_7.m8 .INIT=16'h3704;
// @32:869
  CFG3 DOISR_RNO (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.C(un1_initdone_i),
	.Y(un1_ICYCLE_4_i)
);
defparam DOISR_RNO.INIT=8'h98;
// @32:968
  CFG4 STBRAM_4_sqmuxa (
	.A(INSTR_SCMD[0]),
	.B(INSTR_SCMD_Z[2]),
	.C(un1_instr_cmd),
	.D(INSTR_SCMD[1]),
	.Y(STBRAM_4_sqmuxa_Z)
);
defparam STBRAM_4_sqmuxa.INIT=16'h0040;
// @32:907
  CFG4 \SMADDR_13[1]  (
	.A(RAMRDATA[1]),
	.B(SMADDR_3_sqmuxa),
	.C(COREABC_C0_0_APB3master_PADDR[1]),
	.D(N_117_mux_i),
	.Y(SMADDR_13[1])
);
defparam \SMADDR_13[1] .INIT=16'hE200;
// @32:907
  CFG4 \SMADDR_13[2]  (
	.A(RAMRDATA[2]),
	.B(SMADDR_3_sqmuxa),
	.C(COREABC_C0_0_APB3master_PADDR[2]),
	.D(N_117_mux_i),
	.Y(SMADDR_13[2])
);
defparam \SMADDR_13[2] .INIT=16'hE200;
// @32:907
  CFG4 \SMADDR_13[4]  (
	.A(RAMRDATA[4]),
	.B(SMADDR_3_sqmuxa),
	.C(COREABC_C0_0_APB3master_PADDR[4]),
	.D(N_117_mux_i),
	.Y(SMADDR_13[4])
);
defparam \SMADDR_13[4] .INIT=16'hE200;
// @32:907
  CFG4 \SMADDR_13[5]  (
	.A(RAMRDATA[5]),
	.B(SMADDR_3_sqmuxa),
	.C(COREABC_C0_0_APB3master_PADDR[5]),
	.D(N_117_mux_i),
	.Y(SMADDR_13[5])
);
defparam \SMADDR_13[5] .INIT=16'hE200;
// @32:907
  CFG4 \SMADDR_13[6]  (
	.A(RAMRDATA[6]),
	.B(SMADDR_3_sqmuxa),
	.C(COREABC_C0_0_APB3master_PADDR[6]),
	.D(N_117_mux_i),
	.Y(SMADDR_13[6])
);
defparam \SMADDR_13[6] .INIT=16'hE200;
// @32:907
  CFG4 \SMADDR_13[0]  (
	.A(RAMRDATA[0]),
	.B(SMADDR_3_sqmuxa),
	.C(COREABC_C0_0_APB3master_PADDR[0]),
	.D(N_117_mux_i),
	.Y(SMADDR_13[0])
);
defparam \SMADDR_13[0] .INIT=16'hE2FF;
// @32:323
  CFG3 \URAM.un4_instr_cmd  (
	.A(un1_instr_cmd),
	.B(DOISR_Z),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(un4_instr_cmd)
);
defparam \URAM.un4_instr_cmd .INIT=8'h32;
// @32:907
  CFG4 \SMADDR_13[3]  (
	.A(RAMRDATA[3]),
	.B(SMADDR_3_sqmuxa),
	.C(COREABC_C0_0_APB3master_PADDR[3]),
	.D(N_117_mux_i),
	.Y(SMADDR_13[3])
);
defparam \SMADDR_13[3] .INIT=16'hE200;
// @32:636
  CFG3 \msel_1[1]  (
	.A(INSTR_CMD[2]),
	.B(INSTR_SCMD[1]),
	.C(N_11_i),
	.Y(msel_1[1])
);
defparam \msel_1[1] .INIT=8'hDC;
// @32:636
  CFG2 \msel_1[0]  (
	.A(un3_readram_fast_Z),
	.B(INSTR_SCMD[0]),
	.Y(msel_1[0])
);
defparam \msel_1[0] .INIT=4'hE;
// @32:738
  CFG4 \loop2.flagvalue_3  (
	.A(ACCUM_NEG_Z),
	.B(un5_flagvalue),
	.C(INSTR_DATA[2]),
	.D(INSTR_DATA[0]),
	.Y(flagvalue_3)
);
defparam \loop2.flagvalue_3 .INIT=16'hFFEC;
// @32:907
  CFG3 \STBRAM_7.m10  (
	.A(DOISR_Z),
	.B(i4_mux),
	.C(INSTR_CMD[0]),
	.Y(N_15_mux)
);
defparam \STBRAM_7.m10 .INIT=8'h40;
  CFG4 \ICYCLE_RNO[0]  (
	.A(ICYCLE[1]),
	.B(ICYCLE[0]),
	.C(un3_pready_m_i),
	.D(N_123_mux),
	.Y(ICYCLE_ns[0])
);
defparam \ICYCLE_RNO[0] .INIT=16'h3175;
  CFG4 PSELI_RNO (
	.A(ICYCLE[1]),
	.B(ICYCLE[0]),
	.C(un3_pready_m_i),
	.D(N_123_mux),
	.Y(PSELI_5)
);
defparam PSELI_RNO.INIT=16'h4602;
  CFG4 ISR_RNO (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.C(un1_initdone_i),
	.D(N_143_mux),
	.Y(ISR_RNO_Z)
);
defparam ISR_RNO.INIT=16'hBA10;
  CFG4 m62 (
	.A(i2c_reg_ctrl_0),
	.B(seq_state_cur[1]),
	.C(N_61),
	.D(seq_state_cur[0]),
	.Y(sequence_cnte)
);
defparam m62.INIT=16'h3011;
// @32:604
  CFG3 \ACCUM_IN[1]  (
	.A(RAMRDATA[1]),
	.B(INSTR_DATA[1]),
	.C(un3_readram_fast_Z),
	.Y(ACCUM_IN[1])
);
defparam \ACCUM_IN[1] .INIT=8'hAC;
// @32:604
  CFG3 \ACCUM_IN[5]  (
	.A(RAMRDATA[5]),
	.B(INSTR_DATA[5]),
	.C(un3_readram_fast_Z),
	.Y(ACCUM_IN[5])
);
defparam \ACCUM_IN[5] .INIT=8'hAC;
// @32:604
  CFG3 \ACCUM_IN[6]  (
	.A(RAMRDATA[6]),
	.B(INSTR_DATA[6]),
	.C(un3_readram_fast_Z),
	.Y(ACCUM_IN[6])
);
defparam \ACCUM_IN[6] .INIT=8'hAC;
// @32:650
  CFG3 \ALUOUT_3_0_m3[3]  (
	.A(RAMRDATA[3]),
	.B(INSTR_DATA[3]),
	.C(un3_readram_fast_Z),
	.Y(N_44)
);
defparam \ALUOUT_3_0_m3[3] .INIT=8'hAC;
// @32:604
  CFG3 \ACCUM_IN[7]  (
	.A(INSTR_DATA[7]),
	.B(RAMRDATA[7]),
	.C(un3_readram_fast_Z),
	.Y(ACCUM_IN[7])
);
defparam \ACCUM_IN[7] .INIT=8'hCA;
// @32:604
  CFG3 \ACCUM_IN[4]  (
	.A(RAMRDATA[4]),
	.B(INSTR_DATA[4]),
	.C(un3_readram_fast_Z),
	.Y(ACCUM_IN[4])
);
defparam \ACCUM_IN[4] .INIT=8'hAC;
// @32:604
  CFG3 \ACCUM_IN[2]  (
	.A(RAMRDATA[2]),
	.B(INSTR_DATA[2]),
	.C(un3_readram_fast_Z),
	.Y(ACCUM_IN[2])
);
defparam \ACCUM_IN[2] .INIT=8'hAC;
// @32:604
  CFG3 \ACCUM_IN[0]  (
	.A(RAMRDATA[0]),
	.B(INSTR_DATA[0]),
	.C(un3_readram_fast_Z),
	.Y(ACCUM_IN[0])
);
defparam \ACCUM_IN[0] .INIT=8'hAC;
// @32:672
  CFG4 ACCUM_NEXT_d_d (
	.A(INSTR_SCMD[1]),
	.B(ACCUMULATOR[14]),
	.C(un3_readram_rep1_Z),
	.D(N_73),
	.Y(ACCUM_NEXT_d_d_Z)
);
defparam ACCUM_NEXT_d_d.INIT=16'h0004;
// @32:672
  CFG3 ACCUM_NEXT_m5s2 (
	.A(un3_readram_fast_Z),
	.B(ALUOUT_6_sqmuxa),
	.C(INSTR_CMD[1]),
	.Y(ACCUM_NEXT_sm3)
);
defparam ACCUM_NEXT_m5s2.INIT=8'hDC;
// @32:327
  CFG3 RAMADDR_1_sqmuxa (
	.A(INSTR_SCMD_Z[2]),
	.B(un1_instr_cmd),
	.C(un4_instr_cmd),
	.Y(RAMADDR_1_sqmuxa_Z)
);
defparam RAMADDR_1_sqmuxa.INIT=8'h70;
// @32:907
  CFG3 STBFLAG_5_iv (
	.A(N_138_i),
	.B(STBFLAG_1_m),
	.C(N_146),
	.Y(STBFLAG_5)
);
defparam STBFLAG_5_iv.INIT=8'hDC;
  CFG3 m37 (
	.A(seq_state_cur[0]),
	.B(N_36_0),
	.C(seq_state_cur[1]),
	.Y(N_38_0)
);
defparam m37.INIT=8'h45;
// @32:672
  CFG4 \ACCUM_NEXT_m0[14]  (
	.A(ACCUMULATOR[13]),
	.B(INSTR_SCMD[1]),
	.C(RAMRDATA[14]),
	.D(un3_readram_rep1_Z),
	.Y(ACCUM_NEXT_m0[14])
);
defparam \ACCUM_NEXT_m0[14] .INIT=16'hF022;
// @32:323
  CFG3 \RAMWDATA[0]  (
	.A(COREABC_C0_0_APB3master_PWDATA[0]),
	.B(SMADDR_RNISRVJ_S[0]),
	.C(un4_instr_cmd),
	.Y(RAMWDATA[0])
);
defparam \RAMWDATA[0] .INIT=8'hAC;
// @32:323
  CFG3 \RAMWDATA[1]  (
	.A(COREABC_C0_0_APB3master_PWDATA[1]),
	.B(SMADDR_RNISITU_S[1]),
	.C(un4_instr_cmd),
	.Y(RAMWDATA[1])
);
defparam \RAMWDATA[1] .INIT=8'hAC;
// @32:323
  CFG3 \RAMWDATA[2]  (
	.A(COREABC_C0_0_APB3master_PWDATA[2]),
	.B(SMADDR_RNITAR91_S[2]),
	.C(un4_instr_cmd),
	.Y(RAMWDATA[2])
);
defparam \RAMWDATA[2] .INIT=8'hAC;
// @32:323
  CFG3 \RAMWDATA[3]  (
	.A(COREABC_C0_0_APB3master_PWDATA[3]),
	.B(SMADDR_RNIV3PK1_S[3]),
	.C(un4_instr_cmd),
	.Y(RAMWDATA[3])
);
defparam \RAMWDATA[3] .INIT=8'hAC;
// @32:323
  CFG3 \RAMWDATA[4]  (
	.A(COREABC_C0_0_APB3master_PWDATA[4]),
	.B(SMADDR_RNI2UMV1_S[4]),
	.C(un4_instr_cmd),
	.Y(RAMWDATA[4])
);
defparam \RAMWDATA[4] .INIT=8'hAC;
// @32:323
  CFG3 \RAMWDATA[5]  (
	.A(COREABC_C0_0_APB3master_PWDATA[5]),
	.B(SMADDR_RNI6PKA2_S[5]),
	.C(un4_instr_cmd),
	.Y(RAMWDATA[5])
);
defparam \RAMWDATA[5] .INIT=8'hAC;
// @32:323
  CFG3 \RAMWDATA[6]  (
	.A(COREABC_C0_0_APB3master_PWDATA[6]),
	.B(RAMWDATA_RNO_S[6]),
	.C(un4_instr_cmd),
	.Y(RAMWDATA[6])
);
defparam \RAMWDATA[6] .INIT=8'hAC;
// @32:921
  CFG4 STKPTR_2_sqmuxa (
	.A(INSTR_CMD[2]),
	.B(STKPTR_1_sqmuxa_1),
	.C(N_134_mux),
	.D(i6_mux_0),
	.Y(STKPTR_2_sqmuxa_Z)
);
defparam STKPTR_2_sqmuxa.INIT=16'hC840;
  CFG4 DOJMP_RNO_0 (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.C(N_11_i),
	.D(N_198),
	.Y(DOJMP_RNO_0_Z)
);
defparam DOJMP_RNO_0.INIT=16'h0A88;
// @32:1007
  CFG4 un3_pready_m (
	.A(COREABC_C0_0_APB3master_PADDR[7]),
	.B(N_190),
	.C(COREABC_C0_0_APB3master_PSELx),
	.D(COREABC_C0_0_APB3master_PENABLE),
	.Y(un3_pready_m_i)
);
defparam un3_pready_m.INIT=16'h7F4F;
// @17:94
  CFG4 un1_pwrite_m_RNIFJJ71 (
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.B(un1_pwrite_m_1z),
	.C(N_215),
	.D(N_71),
	.Y(r_N_5_mux)
);
defparam un1_pwrite_m_RNIFJJ71.INIT=16'h00BF;
// @32:672
  CFG4 \ACCUM_NEXT_m0[7]  (
	.A(INSTR_SCMD[1]),
	.B(ACCUMULATOR[6]),
	.C(ACCUM_IN[7]),
	.D(un3_readram_rep2_Z),
	.Y(ACCUM_NEXT_m0[7])
);
defparam \ACCUM_NEXT_m0[7] .INIT=16'hF0E4;
// @32:672
  CFG4 \ACCUM_NEXT_m0[6]  (
	.A(INSTR_SCMD[1]),
	.B(ACCUMULATOR[5]),
	.C(ACCUM_IN[6]),
	.D(un3_readram_rep2_Z),
	.Y(ACCUM_NEXT_m0[6])
);
defparam \ACCUM_NEXT_m0[6] .INIT=16'hF0E4;
// @32:672
  CFG4 \ACCUM_NEXT_m0[5]  (
	.A(INSTR_SCMD[1]),
	.B(ACCUMULATOR[4]),
	.C(ACCUM_IN[5]),
	.D(un3_readram_rep1_Z),
	.Y(ACCUM_NEXT_m0[5])
);
defparam \ACCUM_NEXT_m0[5] .INIT=16'hF0E4;
// @32:672
  CFG4 \ACCUM_NEXT_m0[4]  (
	.A(INSTR_SCMD[1]),
	.B(ACCUMULATOR[3]),
	.C(ACCUM_IN[4]),
	.D(un3_readram_rep1_Z),
	.Y(ACCUM_NEXT_m0[4])
);
defparam \ACCUM_NEXT_m0[4] .INIT=16'hF0E4;
// @32:672
  CFG4 \ACCUM_NEXT_m0[3]  (
	.A(ACCUMULATOR[2]),
	.B(INSTR_SCMD[1]),
	.C(un3_readram_rep1_Z),
	.D(N_44),
	.Y(ACCUM_NEXT_m0[3])
);
defparam \ACCUM_NEXT_m0[3] .INIT=16'hFE02;
// @32:672
  CFG4 \ACCUM_NEXT_m0[2]  (
	.A(INSTR_SCMD[1]),
	.B(ACCUMULATOR[1]),
	.C(ACCUM_IN[2]),
	.D(un3_readram_rep1_Z),
	.Y(ACCUM_NEXT_m0[2])
);
defparam \ACCUM_NEXT_m0[2] .INIT=16'hF0E4;
// @32:672
  CFG4 \ACCUM_NEXT_m0[1]  (
	.A(INSTR_SCMD[1]),
	.B(ACCUMULATOR[0]),
	.C(ACCUM_IN[1]),
	.D(un3_readram_rep1_Z),
	.Y(ACCUM_NEXT_m0[1])
);
defparam \ACCUM_NEXT_m0[1] .INIT=16'hF0E4;
// @32:672
  CFG4 ACCUM_NEXT_m5s4 (
	.A(INSTR_CMD[1]),
	.B(ACCUM_NEXT_m5s4_1),
	.C(un3_readram_fast_Z),
	.D(ALUOUT_6_sqmuxa),
	.Y(ACCUM_NEXT_m5s4_Z)
);
defparam ACCUM_NEXT_m5s4.INIT=16'hFFCE;
// @32:323
  CFG2 \RAMADDR[4]  (
	.A(RAMADDR_1_sqmuxa_Z),
	.B(COREABC_C0_0_APB3master_PADDR[4]),
	.Y(RAMADDR[4])
);
defparam \RAMADDR[4] .INIT=4'hD;
// @32:323
  CFG2 \RAMADDR[5]  (
	.A(RAMADDR_1_sqmuxa_Z),
	.B(COREABC_C0_0_APB3master_PADDR[5]),
	.Y(RAMADDR[5])
);
defparam \RAMADDR[5] .INIT=4'hD;
// @32:323
  CFG2 \RAMADDR[6]  (
	.A(RAMADDR_1_sqmuxa_Z),
	.B(COREABC_C0_0_APB3master_PADDR[6]),
	.Y(RAMADDR[6])
);
defparam \RAMADDR[6] .INIT=4'hD;
// @32:323
  CFG2 \RAMADDR[7]  (
	.A(RAMADDR_1_sqmuxa_Z),
	.B(COREABC_C0_0_APB3master_PADDR[7]),
	.Y(RAMADDR[7])
);
defparam \RAMADDR[7] .INIT=4'hD;
// @32:921
  CFG4 STKPTR_1_sqmuxa (
	.A(STBRAM_4_sqmuxa_Z),
	.B(N_26_0),
	.C(STKPTR_0_sqmuxa_1_Z),
	.D(STKPTR_1_sqmuxa_1),
	.Y(STKPTR_1_sqmuxa_Z)
);
defparam STKPTR_1_sqmuxa.INIT=16'hBA00;
// @32:907
  CFG4 STBACCUM_4_iv (
	.A(INSTR_CMD[0]),
	.B(N_146),
	.C(N_138_i),
	.D(STBFLAG_1_m),
	.Y(STBACCUM_4)
);
defparam STBACCUM_4_iv.INIT=16'hFF04;
  CFG3 m49 (
	.A(N_49),
	.B(seq_state_cur[1]),
	.C(N_121_mux),
	.Y(seq_state_cur_ns[1])
);
defparam m49.INIT=8'hB8;
// @32:672
  CFG4 \ACCUM_NEXT_0_RNO_1[3]  (
	.A(CH0_0_reg_0),
	.B(CTRL_reg_0),
	.C(N_207),
	.D(N_206),
	.Y(ACCUM_NEXT_0_RNO_1[3])
);
defparam \ACCUM_NEXT_0_RNO_1[3] .INIT=16'h553F;
// @32:672
  CFG4 \ACCUM_NEXT_m5[8]  (
	.A(ACCUM_NEXT_sm3),
	.B(ACCUM_NEXT_m3[8]),
	.C(ACCUMULATOR[9]),
	.D(ALUOUT_6_sqmuxa),
	.Y(ACCUM_NEXT_m5[8])
);
defparam \ACCUM_NEXT_m5[8] .INIT=16'hE444;
// @32:323
  CFG3 \RAMADDR[0]  (
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.B(RAMADDR_1_sqmuxa_Z),
	.C(STKPTR[0]),
	.Y(RAMADDR[0])
);
defparam \RAMADDR[0] .INIT=8'h8B;
// @32:323
  CFG3 \RAMADDR[3]  (
	.A(RAMADDR_1_sqmuxa_Z),
	.B(COREABC_C0_0_APB3master_PADDR[3]),
	.C(N_52),
	.Y(RAMADDR[3])
);
defparam \RAMADDR[3] .INIT=8'hD8;
// @32:323
  CFG4 \RAMADDR[2]  (
	.A(STKPTR[2]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(CO1),
	.D(RAMADDR_1_sqmuxa_Z),
	.Y(RAMADDR[2])
);
defparam \RAMADDR[2] .INIT=16'hCC5A;
// @32:323
  CFG4 \RAMADDR[1]  (
	.A(COREABC_C0_0_APB3master_PADDR[1]),
	.B(RAMADDR_1_sqmuxa_Z),
	.C(STKPTR[1]),
	.D(STKPTR[0]),
	.Y(RAMADDR[1])
);
defparam \RAMADDR[1] .INIT=16'h8BB8;
// @32:672
  CFG4 \ACCUM_NEXT_m1[7]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[7]),
	.C(ACCUM_IN[7]),
	.D(un3_readram_rep2_Z),
	.Y(ACCUM_NEXT_m1[7])
);
defparam \ACCUM_NEXT_m1[7] .INIT=16'h3C7C;
// @32:672
  CFG4 \ACCUM_NEXT_m1[6]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[6]),
	.C(ACCUM_IN[6]),
	.D(un3_readram_rep2_Z),
	.Y(ACCUM_NEXT_m1[6])
);
defparam \ACCUM_NEXT_m1[6] .INIT=16'h3C7C;
// @32:672
  CFG4 \ACCUM_NEXT_m1[5]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[5]),
	.C(ACCUM_IN[5]),
	.D(un3_readram_rep2_Z),
	.Y(ACCUM_NEXT_m1[5])
);
defparam \ACCUM_NEXT_m1[5] .INIT=16'h3C7C;
// @32:672
  CFG4 \ACCUM_NEXT_m1[4]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[4]),
	.C(ACCUM_IN[4]),
	.D(un3_readram_rep2_Z),
	.Y(ACCUM_NEXT_m1[4])
);
defparam \ACCUM_NEXT_m1[4] .INIT=16'h3C7C;
// @32:672
  CFG4 \ACCUM_NEXT_m1[3]  (
	.A(ACCUMULATOR[3]),
	.B(INSTR_SCMD[0]),
	.C(un3_readram_rep2_Z),
	.D(N_44),
	.Y(ACCUM_NEXT_m1[3])
);
defparam \ACCUM_NEXT_m1[3] .INIT=16'h57AA;
// @32:672
  CFG4 \ACCUM_NEXT_m1[2]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[2]),
	.C(ACCUM_IN[2]),
	.D(un3_readram_rep2_Z),
	.Y(ACCUM_NEXT_m1[2])
);
defparam \ACCUM_NEXT_m1[2] .INIT=16'h3C7C;
// @32:672
  CFG4 \ACCUM_NEXT_m1[1]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[1]),
	.C(ACCUM_IN[1]),
	.D(un3_readram_rep2_Z),
	.Y(ACCUM_NEXT_m1[1])
);
defparam \ACCUM_NEXT_m1[1] .INIT=16'h3C7C;
// @32:672
  CFG4 \ACCUM_NEXT_m1[0]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[0]),
	.C(ACCUM_IN[0]),
	.D(un3_readram_rep2_Z),
	.Y(ACCUM_NEXT_m1[0])
);
defparam \ACCUM_NEXT_m1[0] .INIT=16'h3C7C;
// @32:907
  CFG4 un1_DOISR_0_sqmuxa_1 (
	.A(ICYCLE[1]),
	.B(ICYCLE[0]),
	.C(STKPTR_1_sqmuxa_Z),
	.D(un1_initdone_i),
	.Y(un1_DOISR_0_sqmuxa_1_Z)
);
defparam un1_DOISR_0_sqmuxa_1.INIT=16'hF1F0;
// @32:907
  CFG4 \STBRAM_7.m12  (
	.A(ICYCLE[1]),
	.B(ICYCLE[0]),
	.C(N_15_mux),
	.D(un1_initdone_i),
	.Y(STBRAM_7)
);
defparam \STBRAM_7.m12 .INIT=16'h5140;
// @32:672
  CFG4 \ACCUM_NEXT_d[15]  (
	.A(ACCUM_NEXT_m1[15]),
	.B(ACCUM_NEXT_d_d_Z_Z[15]),
	.C(N_73),
	.D(ACCUM_N_3_mux_0_i),
	.Y(ACCUM_NEXT_d[15])
);
defparam \ACCUM_NEXT_d[15] .INIT=16'hCACC;
// @32:672
  CFG3 \ACCUM_NEXT_m2[8]  (
	.A(ACCUM_NEXT_m1[8]),
	.B(ACCUM_NEXT_m0[8]),
	.C(ACCUM_N_3_mux_0_i),
	.Y(ACCUM_NEXT_m2[8])
);
defparam \ACCUM_NEXT_m2[8] .INIT=8'hAC;
// @32:672
  CFG3 \ACCUM_NEXT_0_RNO_0[3]  (
	.A(PRDATA_m2_0),
	.B(ACCUM_NEXT_0_RNO_1[3]),
	.C(N_71),
	.Y(ACCUM_NEXT_0_RNO_0[3])
);
defparam \ACCUM_NEXT_0_RNO_0[3] .INIT=8'h5C;
// @32:672
  CFG3 \ACCUM_NEXT_m2[7]  (
	.A(ACCUM_NEXT_m1[7]),
	.B(ACCUM_N_3_mux_0_i),
	.C(ACCUM_NEXT_m0[7]),
	.Y(ACCUM_NEXT_m2[7])
);
defparam \ACCUM_NEXT_m2[7] .INIT=8'hB8;
// @32:672
  CFG3 \ACCUM_NEXT_m2[6]  (
	.A(ACCUM_NEXT_m1[6]),
	.B(ACCUM_N_3_mux_0_i),
	.C(ACCUM_NEXT_m0[6]),
	.Y(ACCUM_NEXT_m2[6])
);
defparam \ACCUM_NEXT_m2[6] .INIT=8'hB8;
// @32:672
  CFG3 \ACCUM_NEXT_m2[5]  (
	.A(ACCUM_NEXT_m1[5]),
	.B(ACCUM_N_3_mux_0_i),
	.C(ACCUM_NEXT_m0[5]),
	.Y(ACCUM_NEXT_m2[5])
);
defparam \ACCUM_NEXT_m2[5] .INIT=8'hB8;
// @32:672
  CFG3 \ACCUM_NEXT_m2[4]  (
	.A(ACCUM_NEXT_m1[4]),
	.B(ACCUM_N_3_mux_0_i),
	.C(ACCUM_NEXT_m0[4]),
	.Y(ACCUM_NEXT_m2[4])
);
defparam \ACCUM_NEXT_m2[4] .INIT=8'hB8;
// @32:672
  CFG3 \ACCUM_NEXT_m2[3]  (
	.A(ACCUM_NEXT_m1[3]),
	.B(ACCUM_N_3_mux_0_i),
	.C(ACCUM_NEXT_m0[3]),
	.Y(ACCUM_NEXT_m2[3])
);
defparam \ACCUM_NEXT_m2[3] .INIT=8'hB8;
// @32:672
  CFG3 \ACCUM_NEXT_m2[2]  (
	.A(ACCUM_NEXT_m1[2]),
	.B(ACCUM_N_3_mux_0_i),
	.C(ACCUM_NEXT_m0[2]),
	.Y(ACCUM_NEXT_m2[2])
);
defparam \ACCUM_NEXT_m2[2] .INIT=8'hB8;
// @32:672
  CFG3 \ACCUM_NEXT_m2[1]  (
	.A(ACCUM_NEXT_m1[1]),
	.B(ACCUM_N_3_mux_0_i),
	.C(ACCUM_NEXT_m0[1]),
	.Y(ACCUM_NEXT_m2[1])
);
defparam \ACCUM_NEXT_m2[1] .INIT=8'hB8;
// @32:672
  CFG3 \ACCUM_NEXT_m2[0]  (
	.A(ACCUM_NEXT_m1[0]),
	.B(ACCUM_NEXT_m0[0]),
	.C(ACCUM_N_3_mux_0_i),
	.Y(ACCUM_NEXT_m2[0])
);
defparam \ACCUM_NEXT_m2[0] .INIT=8'hAC;
// @32:672
  CFG4 \ACCUM_NEXT_m5[7]  (
	.A(ACCUM_NEXT_sm3),
	.B(ACCUM_NEXT_m3[7]),
	.C(ACCUMULATOR[8]),
	.D(ALUOUT_6_sqmuxa),
	.Y(ACCUM_NEXT_m5[7])
);
defparam \ACCUM_NEXT_m5[7] .INIT=16'hE444;
// @32:672
  CFG4 \ACCUM_NEXT_m5[6]  (
	.A(ACCUM_NEXT_sm3),
	.B(ACCUM_NEXT_m3[6]),
	.C(ACCUMULATOR[7]),
	.D(ALUOUT_6_sqmuxa),
	.Y(ACCUM_NEXT_m5[6])
);
defparam \ACCUM_NEXT_m5[6] .INIT=16'hE444;
// @32:672
  CFG4 \ACCUM_NEXT_m5[5]  (
	.A(ACCUM_NEXT_sm3),
	.B(ACCUM_NEXT_m3[5]),
	.C(ACCUMULATOR[6]),
	.D(ALUOUT_6_sqmuxa),
	.Y(ACCUM_NEXT_m5[5])
);
defparam \ACCUM_NEXT_m5[5] .INIT=16'hE444;
// @32:672
  CFG4 \ACCUM_NEXT_m5[4]  (
	.A(ACCUM_NEXT_sm3),
	.B(ACCUM_NEXT_m3[4]),
	.C(ACCUMULATOR[5]),
	.D(ALUOUT_6_sqmuxa),
	.Y(ACCUM_NEXT_m5[4])
);
defparam \ACCUM_NEXT_m5[4] .INIT=16'hE444;
// @32:672
  CFG4 \ACCUM_NEXT_m5[3]  (
	.A(ACCUM_NEXT_sm3),
	.B(ACCUM_NEXT_m3[3]),
	.C(ACCUMULATOR[4]),
	.D(ALUOUT_6_sqmuxa),
	.Y(ACCUM_NEXT_m5[3])
);
defparam \ACCUM_NEXT_m5[3] .INIT=16'hE444;
// @32:672
  CFG4 \ACCUM_NEXT_m5[2]  (
	.A(ACCUM_NEXT_sm3),
	.B(ACCUM_NEXT_m3[2]),
	.C(ACCUMULATOR[3]),
	.D(ALUOUT_6_sqmuxa),
	.Y(ACCUM_NEXT_m5[2])
);
defparam \ACCUM_NEXT_m5[2] .INIT=16'hE444;
// @32:672
  CFG4 \ACCUM_NEXT_m5[1]  (
	.A(ACCUM_NEXT_sm3),
	.B(ACCUM_NEXT_m3[1]),
	.C(ACCUMULATOR[2]),
	.D(ALUOUT_6_sqmuxa),
	.Y(ACCUM_NEXT_m5[1])
);
defparam \ACCUM_NEXT_m5[1] .INIT=16'hE444;
// @32:672
  CFG3 \ACCUM_NEXT_m5[0]  (
	.A(ACCUM_NEXT_sm3),
	.B(ACCUM_NEXT_m3[0]),
	.C(ACCUM_NEXT_m4[0]),
	.Y(ACCUM_NEXT_m5[0])
);
defparam \ACCUM_NEXT_m5[0] .INIT=8'hE4;
// @32:907
  CFG3 \STKPTR_11[0]  (
	.A(STKPTR_2_sqmuxa_Z),
	.B(STKPTR[0]),
	.C(un1_DOISR_0_sqmuxa_1_Z),
	.Y(STKPTR_11[0])
);
defparam \STKPTR_11[0] .INIT=8'h36;
// @32:854
  CFG4 \un1_STKPTR_1.SUM[2]  (
	.A(STKPTR[0]),
	.B(un1_DOISR_0_sqmuxa_1_Z),
	.C(STKPTR[2]),
	.D(STKPTR[1]),
	.Y(N_223)
);
defparam \un1_STKPTR_1.SUM[2] .INIT=16'hF0B4;
// @32:672
  CFG3 \ACCUM_NEXT_0_RNO[3]  (
	.A(COREABC_C0_0_APB3master_PADDR[9]),
	.B(N_88),
	.C(ACCUM_NEXT_0_RNO_0[3]),
	.Y(ACCUM_NEXT_0_RNO[3])
);
defparam \ACCUM_NEXT_0_RNO[3] .INIT=8'hB1;
// @32:672
  CFG4 \ACCUM_NEXT[14]  (
	.A(ACCUM_NEXT_m5[14]),
	.B(N_73),
	.C(ACCUM_NEXT_d[14]),
	.D(ACCUM_NEXT_m5s4_Z),
	.Y(ACCUM_NEXT[14])
);
defparam \ACCUM_NEXT[14] .INIT=16'hE2F0;
// @32:672
  CFG4 \ACCUM_NEXT[15]  (
	.A(ACCUM_NEXT_m5[15]),
	.B(N_73),
	.C(ACCUM_NEXT_d[15]),
	.D(ACCUM_NEXT_m5s4_Z),
	.Y(ACCUM_NEXT[15])
);
defparam \ACCUM_NEXT[15] .INIT=16'hE2F0;
// @32:672
  CFG3 \ACCUM_NEXT_m6[7]  (
	.A(ACCUM_NEXT_m5[7]),
	.B(ACCUM_NEXT_m5s4_Z),
	.C(ACCUM_NEXT_m2[7]),
	.Y(ACCUM_NEXT_m6[7])
);
defparam \ACCUM_NEXT_m6[7] .INIT=8'hB8;
// @32:672
  CFG3 \ACCUM_NEXT_m6[6]  (
	.A(ACCUM_NEXT_m5[6]),
	.B(ACCUM_NEXT_m5s4_Z),
	.C(ACCUM_NEXT_m2[6]),
	.Y(ACCUM_NEXT_m6[6])
);
defparam \ACCUM_NEXT_m6[6] .INIT=8'hB8;
// @32:672
  CFG3 \ACCUM_NEXT_m6[5]  (
	.A(ACCUM_NEXT_m5[5]),
	.B(ACCUM_NEXT_m5s4_Z),
	.C(ACCUM_NEXT_m2[5]),
	.Y(ACCUM_NEXT_m6[5])
);
defparam \ACCUM_NEXT_m6[5] .INIT=8'hB8;
// @32:672
  CFG3 \ACCUM_NEXT_m6[4]  (
	.A(ACCUM_NEXT_m5[4]),
	.B(ACCUM_NEXT_m5s4_Z),
	.C(ACCUM_NEXT_m2[4]),
	.Y(ACCUM_NEXT_m6[4])
);
defparam \ACCUM_NEXT_m6[4] .INIT=8'hB8;
// @32:672
  CFG3 \ACCUM_NEXT_m6[3]  (
	.A(ACCUM_NEXT_m5[3]),
	.B(ACCUM_NEXT_m5s4_Z),
	.C(ACCUM_NEXT_m2[3]),
	.Y(ACCUM_NEXT_m6[3])
);
defparam \ACCUM_NEXT_m6[3] .INIT=8'hB8;
// @32:672
  CFG3 \ACCUM_NEXT_m6[2]  (
	.A(ACCUM_NEXT_m5[2]),
	.B(ACCUM_NEXT_m5s4_Z),
	.C(ACCUM_NEXT_m2[2]),
	.Y(ACCUM_NEXT_m6[2])
);
defparam \ACCUM_NEXT_m6[2] .INIT=8'hB8;
// @32:672
  CFG3 \ACCUM_NEXT_m6[1]  (
	.A(ACCUM_NEXT_m5[1]),
	.B(ACCUM_NEXT_m5s4_Z),
	.C(ACCUM_NEXT_m2[1]),
	.Y(ACCUM_NEXT_m6[1])
);
defparam \ACCUM_NEXT_m6[1] .INIT=8'hB8;
// @32:672
  CFG3 \ACCUM_NEXT_m6[0]  (
	.A(ACCUM_NEXT_m5[0]),
	.B(ACCUM_NEXT_m5s4_Z),
	.C(ACCUM_NEXT_m2[0]),
	.Y(ACCUM_NEXT_m6[0])
);
defparam \ACCUM_NEXT_m6[0] .INIT=8'hB8;
// @32:907
  CFG4 \STKPTR_11[1]  (
	.A(STKPTR[1]),
	.B(STKPTR[0]),
	.C(un1_DOISR_0_sqmuxa_1_Z),
	.D(STKPTR_2_sqmuxa_Z),
	.Y(STKPTR_11[1])
);
defparam \STKPTR_11[1] .INIT=16'h669A;
// @32:907
  CFG4 \STKPTR_11[2]  (
	.A(STKPTR[2]),
	.B(CO1),
	.C(STKPTR_2_sqmuxa_Z),
	.D(N_223),
	.Y(STKPTR_11[2])
);
defparam \STKPTR_11[2] .INIT=16'h6F60;
// @32:672
  CFG4 \ACCUM_NEXT[5]  (
	.A(ACCUM_NEXT_m6[5]),
	.B(N_98),
	.C(PRDATA_sn_N_5_mux),
	.D(N_73),
	.Y(ACCUM_NEXT[5])
);
defparam \ACCUM_NEXT[5] .INIT=16'hC0AA;
// @32:672
  CFG4 \ACCUM_NEXT[4]  (
	.A(ACCUM_NEXT_m6[4]),
	.B(N_97),
	.C(PRDATA_sn_N_5_mux),
	.D(N_73),
	.Y(ACCUM_NEXT[4])
);
defparam \ACCUM_NEXT[4] .INIT=16'hC0AA;
// @32:672
  CFG4 \ACCUM_NEXT[2]  (
	.A(ACCUM_NEXT_m6[2]),
	.B(N_95),
	.C(PRDATA_sn_N_5_mux),
	.D(N_73),
	.Y(ACCUM_NEXT[2])
);
defparam \ACCUM_NEXT[2] .INIT=16'hC0AA;
// @32:672
  CFG4 \ACCUM_NEXT[1]  (
	.A(ACCUM_NEXT_m6[1]),
	.B(N_94),
	.C(PRDATA_sn_N_5_mux),
	.D(N_73),
	.Y(ACCUM_NEXT[1])
);
defparam \ACCUM_NEXT[1] .INIT=16'hC0AA;
// @32:672
  CFG4 \ACCUM_NEXT_0[3]  (
	.A(ACCUM_NEXT_0_RNO[3]),
	.B(ACCUM_NEXT_m6[3]),
	.C(PRDATA_sn_N_5_mux),
	.D(N_73),
	.Y(ACCUM_NEXT[3])
);
defparam \ACCUM_NEXT_0[3] .INIT=16'h50CC;
// @32:672
  CFG4 \ACCUM_NEXT[7]  (
	.A(ACCUM_NEXT_m6[7]),
	.B(N_100),
	.C(PRDATA_sn_N_5_mux),
	.D(N_73),
	.Y(ACCUM_NEXT[7])
);
defparam \ACCUM_NEXT[7] .INIT=16'hC0AA;
// @32:672
  CFG4 \ACCUM_NEXT[6]  (
	.A(N_99),
	.B(ACCUM_NEXT_m6[6]),
	.C(PRDATA_sn_N_5_mux),
	.D(N_73),
	.Y(ACCUM_NEXT[6])
);
defparam \ACCUM_NEXT[6] .INIT=16'hA0CC;
// @32:672
  CFG4 \ACCUM_NEXT[0]  (
	.A(ACCUM_NEXT_m6[0]),
	.B(N_93),
	.C(PRDATA_sn_N_5_mux),
	.D(N_73),
	.Y(ACCUM_NEXT[0])
);
defparam \ACCUM_NEXT[0] .INIT=16'hC0AA;
// @32:352
  COREABC_C0_COREABC_C0_0_RAMBLOCKS \URAM.UR  (
	.RAMRDATA_0_0(RAMRDATA_0_0[12:11]),
	.RAMRDATA_0(RAMRDATA_0[12:11]),
	.RD_r1c1(RD_r1c1[7:0]),
	.RD_r0c1(RD_r0c1[7:0]),
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[15:7]),
	.RAMADDR(RAMADDR[7:0]),
	.RAMWDATA(RAMWDATA[6:0]),
	.RAMRDATA_0_d0(RAMRDATA[0]),
	.RAMRDATA_1(RAMRDATA[1]),
	.RAMRDATA_2(RAMRDATA[2]),
	.RAMRDATA_4(RAMRDATA[4]),
	.RAMRDATA_5(RAMRDATA[5]),
	.RAMRDATA_6(RAMRDATA[6]),
	.RAMRDATA_15(RAMRDATA[15]),
	.RAMRDATA_14(RAMRDATA[14]),
	.RAMRDATA_8(RAMRDATA[8]),
	.RAMRDATA_7(RAMRDATA[7]),
	.RAMRDATA_3(RAMRDATA[3]),
	.RD_r1c0(RD_r1c0[7:0]),
	.RD_r0c0(RD_r0c0[7:0]),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR[0]),
	.STKPTR_0(STKPTR[0]),
	.g1_1_1(g1_1_1),
	.g1_1_0(g1_1_0),
	.g1_1(g1_1),
	.N_60(N_60),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN),
	.RAMADDR_1_sqmuxa(RAMADDR_1_sqmuxa_Z),
	.STBRAM(STBRAM_Z),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.ADDR7_q_1z(ADDR7_q)
);
// @32:406
  COREABC_C0_COREABC_C0_0_INSTRUCTIONS \UROM.UROM  (
	.CoreAPB3_C0_0_APBmslave1_PRDATA_0(CoreAPB3_C0_0_APBmslave1_PRDATA[9]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_1(CoreAPB3_C0_0_APBmslave1_PRDATA[10]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA_4(CoreAPB3_C0_0_APBmslave1_PRDATA[13]),
	.SMADDR(SMADDR_Z[6:0]),
	.COREABC_C0_0_APB3master_PADDR(COREABC_C0_0_APB3master_PADDR[9:0]),
	.INSTR_SCMD({INSTR_SCMD_Z[2], INSTR_SCMD[1:0]}),
	.INSTR_CMD(INSTR_CMD[2:0]),
	.INSTR_DATA(INSTR_DATA[8:0]),
	.STBFLAG_1_m(STBFLAG_1_m),
	.STBFLAG_5_d1(STBFLAG_5_d1),
	.un1_instr_cmd(un1_instr_cmd),
	.N_11_i(N_11_i),
	.ALUOUT_6_sqmuxa(ALUOUT_6_sqmuxa),
	.N_19(N_19),
	.N_19_0(N_19_0),
	.N_19_1(N_19_1),
	.N_73(N_73),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.m8_1(m8_1),
	.N_4_0(N_4_0_0),
	.ACCUM_N_3_mux_0_i(ACCUM_N_3_mux_0_i),
	.N_5(N_5),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_COREABC */

module COREABC_C0 (
  CtrlReg_0,
  ram_instr_out,
  i2c_reg_ctrl_0,
  iPRDATA_RNI7I3B_0,
  seq_state_cur,
  INSTR_SCMD,
  seq_state_cur_d_0,
  i2c_status_out_0,
  COREABC_C0_0_APB3master_PWDATA,
  seq_state_cur_ns,
  CH0_0_reg_0,
  CTRL_reg_0,
  PRDATA_m2_0,
  COREABC_C0_0_APB3master_PADDR,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  COREABC_C0_0_PRESETN,
  FCCC_C0_0_GL0,
  COREABC_C0_0_APB3master_PENABLE,
  COREABC_C0_0_APB3master_PSELx,
  AND4_0_Y,
  RawTimInt,
  N_115,
  seq_last_instr,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  i2c_mem_done,
  un1_pwrite_m,
  seq_write_0_sqmuxa,
  i2c_int,
  CoreAPB3_C0_0_APBmslave0_PSELx,
  i2c_seq_finished,
  RSTSYNC2_RNIKULP1,
  sequence_cnte,
  N_38_0,
  N_215,
  N_71,
  r_N_5_mux,
  N_207,
  N_206,
  N_88,
  N_98,
  PRDATA_sn_N_5_mux,
  N_97,
  N_95,
  N_94,
  N_100,
  N_99,
  N_93
)
;
input CtrlReg_0 ;
input [2:0] ram_instr_out ;
input i2c_reg_ctrl_0 ;
input iPRDATA_RNI7I3B_0 ;
input [1:0] seq_state_cur ;
output [1:0] INSTR_SCMD ;
output seq_state_cur_d_0 ;
input i2c_status_out_0 ;
output [15:0] COREABC_C0_0_APB3master_PWDATA ;
output [1:0] seq_state_cur_ns ;
input CH0_0_reg_0 ;
input CTRL_reg_0 ;
input PRDATA_m2_0 ;
output [9:0] COREABC_C0_0_APB3master_PADDR ;
input [15:8] CoreAPB3_C0_0_APBmslave1_PRDATA ;
output COREABC_C0_0_PRESETN ;
input FCCC_C0_0_GL0 ;
output COREABC_C0_0_APB3master_PENABLE ;
output COREABC_C0_0_APB3master_PSELx ;
input AND4_0_Y ;
input RawTimInt ;
input N_115 ;
input seq_last_instr ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
input i2c_mem_done ;
output un1_pwrite_m ;
output seq_write_0_sqmuxa ;
input i2c_int ;
input CoreAPB3_C0_0_APBmslave0_PSELx ;
input i2c_seq_finished ;
output RSTSYNC2_RNIKULP1 ;
output sequence_cnte ;
output N_38_0 ;
input N_215 ;
input N_71 ;
output r_N_5_mux ;
input N_207 ;
input N_206 ;
input N_88 ;
input N_98 ;
input PRDATA_sn_N_5_mux ;
input N_97 ;
input N_95 ;
input N_94 ;
input N_100 ;
input N_99 ;
input N_93 ;
wire CtrlReg_0 ;
wire i2c_reg_ctrl_0 ;
wire iPRDATA_RNI7I3B_0 ;
wire seq_state_cur_d_0 ;
wire i2c_status_out_0 ;
wire CH0_0_reg_0 ;
wire CTRL_reg_0 ;
wire PRDATA_m2_0 ;
wire COREABC_C0_0_PRESETN ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire COREABC_C0_0_APB3master_PSELx ;
wire AND4_0_Y ;
wire RawTimInt ;
wire N_115 ;
wire seq_last_instr ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire i2c_mem_done ;
wire un1_pwrite_m ;
wire seq_write_0_sqmuxa ;
wire i2c_int ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire i2c_seq_finished ;
wire RSTSYNC2_RNIKULP1 ;
wire sequence_cnte ;
wire N_38_0 ;
wire N_215 ;
wire N_71 ;
wire r_N_5_mux ;
wire N_207 ;
wire N_206 ;
wire N_88 ;
wire N_98 ;
wire PRDATA_sn_N_5_mux ;
wire N_97 ;
wire N_95 ;
wire N_94 ;
wire N_100 ;
wire N_99 ;
wire N_93 ;
wire GND ;
wire VCC ;
// @33:185
  COREABC_C0_COREABC_C0_0_COREABC COREABC_C0_0 (
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[15:8]),
	.COREABC_C0_0_APB3master_PADDR(COREABC_C0_0_APB3master_PADDR[9:0]),
	.PRDATA_m2_0(PRDATA_m2_0),
	.CTRL_reg_0(CTRL_reg_0),
	.CH0_0_reg_0(CH0_0_reg_0),
	.seq_state_cur_ns(seq_state_cur_ns[1:0]),
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[15:0]),
	.i2c_status_out_0(i2c_status_out_0),
	.seq_state_cur_d_0(seq_state_cur_d_0),
	.INSTR_SCMD(INSTR_SCMD[1:0]),
	.seq_state_cur(seq_state_cur[1:0]),
	.iPRDATA_RNI7I3B_0(iPRDATA_RNI7I3B_0),
	.i2c_reg_ctrl_0(i2c_reg_ctrl_0),
	.ram_instr_out(ram_instr_out[2:0]),
	.CtrlReg_0(CtrlReg_0),
	.N_93(N_93),
	.N_99(N_99),
	.N_100(N_100),
	.N_94(N_94),
	.N_95(N_95),
	.N_97(N_97),
	.PRDATA_sn_N_5_mux(PRDATA_sn_N_5_mux),
	.N_98(N_98),
	.N_88(N_88),
	.N_206(N_206),
	.N_207(N_207),
	.r_N_5_mux(r_N_5_mux),
	.N_71(N_71),
	.N_215(N_215),
	.N_38_0(N_38_0),
	.sequence_cnte(sequence_cnte),
	.RSTSYNC2_RNIKULP1_1z(RSTSYNC2_RNIKULP1),
	.i2c_seq_finished(i2c_seq_finished),
	.CoreAPB3_C0_0_APBmslave0_PSELx(CoreAPB3_C0_0_APBmslave0_PSELx),
	.i2c_int(i2c_int),
	.seq_write_0_sqmuxa(seq_write_0_sqmuxa),
	.un1_pwrite_m_1z(un1_pwrite_m),
	.i2c_mem_done(i2c_mem_done),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.seq_last_instr(seq_last_instr),
	.N_115(N_115),
	.RawTimInt(RawTimInt),
	.AND4_0_Y(AND4_0_Y),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0 */

module COREAPB3_MUXPTOB3 (
  CTRL_reg_5,
  CTRL_reg_2,
  CTRL_reg_4,
  CTRL_reg_1,
  CTRL_reg_7,
  CTRL_reg_0,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  PRDATA_m3,
  COREABC_C0_0_APB3master_PADDR,
  PRDATA_m4_0,
  r_N_5_mux,
  PRDATA_sn_N_5_mux,
  COREABC_C0_0_APB3master_PSELx,
  N_88,
  N_99,
  N_93,
  N_100,
  N_95,
  N_94,
  N_97,
  N_98,
  N_25,
  N_207
)
;
input CTRL_reg_5 ;
input CTRL_reg_2 ;
input CTRL_reg_4 ;
input CTRL_reg_1 ;
input CTRL_reg_7 ;
input CTRL_reg_0 ;
input [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input [7:0] PRDATA_m3 ;
input [9:8] COREABC_C0_0_APB3master_PADDR ;
input PRDATA_m4_0 ;
input r_N_5_mux ;
output PRDATA_sn_N_5_mux ;
input COREABC_C0_0_APB3master_PSELx ;
output N_88 ;
output N_99 ;
output N_93 ;
output N_100 ;
output N_95 ;
output N_94 ;
output N_97 ;
output N_98 ;
input N_25 ;
input N_207 ;
wire CTRL_reg_5 ;
wire CTRL_reg_2 ;
wire CTRL_reg_4 ;
wire CTRL_reg_1 ;
wire CTRL_reg_7 ;
wire CTRL_reg_0 ;
wire PRDATA_m4_0 ;
wire r_N_5_mux ;
wire PRDATA_sn_N_5_mux ;
wire COREABC_C0_0_APB3master_PSELx ;
wire N_88 ;
wire N_99 ;
wire N_93 ;
wire N_100 ;
wire N_95 ;
wire N_94 ;
wire N_97 ;
wire N_98 ;
wire N_25 ;
wire N_207 ;
wire [6:6] PRDATA_2_d_1;
wire [6:1] PRDATA_2_d;
wire [5:1] PRDATA_2_d_1_0;
wire [7:0] PRDATA_2_d_0;
wire N_85 ;
wire N_92 ;
wire GND ;
wire VCC ;
// @17:94
  CFG3 \PRDATA_2_d[6]  (
	.A(COREABC_C0_0_APB3master_PADDR[9]),
	.B(PRDATA_2_d_1[6]),
	.C(PRDATA_m4_0),
	.Y(PRDATA_2_d[6])
);
defparam \PRDATA_2_d[6] .INIT=8'hF1;
// @17:94
  CFG3 \PRDATA_2_d_1[6]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[6]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[6]),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(PRDATA_2_d_1[6])
);
defparam \PRDATA_2_d_1[6] .INIT=8'h53;
// @17:94
  CFG4 \PRDATA_2_d[5]  (
	.A(COREABC_C0_0_APB3master_PADDR[9]),
	.B(CTRL_reg_5),
	.C(N_207),
	.D(PRDATA_2_d_1_0[5]),
	.Y(PRDATA_2_d[5])
);
defparam \PRDATA_2_d[5] .INIT=16'hC0D5;
// @17:94
  CFG3 \PRDATA_2_d_1_0[5]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[5]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[5]),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(PRDATA_2_d_1_0[5])
);
defparam \PRDATA_2_d_1_0[5] .INIT=8'h53;
// @17:94
  CFG4 \PRDATA_2_d[2]  (
	.A(COREABC_C0_0_APB3master_PADDR[9]),
	.B(CTRL_reg_2),
	.C(N_207),
	.D(PRDATA_2_d_1_0[2]),
	.Y(PRDATA_2_d[2])
);
defparam \PRDATA_2_d[2] .INIT=16'hC0D5;
// @17:94
  CFG3 \PRDATA_2_d_1_0[2]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[2]),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(PRDATA_2_d_1_0[2])
);
defparam \PRDATA_2_d_1_0[2] .INIT=8'h53;
// @17:94
  CFG4 \PRDATA_2_d[4]  (
	.A(COREABC_C0_0_APB3master_PADDR[9]),
	.B(CTRL_reg_4),
	.C(N_207),
	.D(PRDATA_2_d_1_0[4]),
	.Y(PRDATA_2_d[4])
);
defparam \PRDATA_2_d[4] .INIT=16'hC0D5;
// @17:94
  CFG3 \PRDATA_2_d_1_0[4]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[4]),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(PRDATA_2_d_1_0[4])
);
defparam \PRDATA_2_d_1_0[4] .INIT=8'h53;
// @17:94
  CFG4 \PRDATA_2_d[1]  (
	.A(COREABC_C0_0_APB3master_PADDR[9]),
	.B(CTRL_reg_1),
	.C(N_207),
	.D(PRDATA_2_d_1_0[1]),
	.Y(PRDATA_2_d[1])
);
defparam \PRDATA_2_d[1] .INIT=16'hC0D5;
// @17:94
  CFG3 \PRDATA_2_d_1_0[1]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[1]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[1]),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(PRDATA_2_d_1_0[1])
);
defparam \PRDATA_2_d_1_0[1] .INIT=8'h53;
// @17:94
  CFG3 \PRDATA_2[5]  (
	.A(N_25),
	.B(PRDATA_2_d[5]),
	.C(PRDATA_m3[5]),
	.Y(N_98)
);
defparam \PRDATA_2[5] .INIT=8'hE4;
// @17:94
  CFG3 \PRDATA_2[4]  (
	.A(N_25),
	.B(PRDATA_2_d[4]),
	.C(PRDATA_m3[4]),
	.Y(N_97)
);
defparam \PRDATA_2[4] .INIT=8'hE4;
// @17:94
  CFG3 \PRDATA_2[1]  (
	.A(N_25),
	.B(PRDATA_2_d[1]),
	.C(PRDATA_m3[1]),
	.Y(N_94)
);
defparam \PRDATA_2[1] .INIT=8'hE4;
// @17:94
  CFG3 \PRDATA_2[2]  (
	.A(N_25),
	.B(PRDATA_2_d[2]),
	.C(PRDATA_m3[2]),
	.Y(N_95)
);
defparam \PRDATA_2[2] .INIT=8'hE4;
// @17:94
  CFG3 \PRDATA_2[7]  (
	.A(PRDATA_m3[7]),
	.B(N_25),
	.C(PRDATA_2_d_0[7]),
	.Y(N_100)
);
defparam \PRDATA_2[7] .INIT=8'hB8;
// @17:94
  CFG3 \PRDATA_2[0]  (
	.A(PRDATA_m3[0]),
	.B(N_25),
	.C(PRDATA_2_d_0[0]),
	.Y(N_93)
);
defparam \PRDATA_2[0] .INIT=8'hB8;
// @17:94
  CFG3 \PRDATA_2[6]  (
	.A(N_25),
	.B(PRDATA_2_d[6]),
	.C(PRDATA_m3[6]),
	.Y(N_99)
);
defparam \PRDATA_2[6] .INIT=8'hE4;
// @17:94
  CFG3 \PRDATA_1[0]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[0]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[0]),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(N_85)
);
defparam \PRDATA_1[0] .INIT=8'hAC;
// @17:94
  CFG3 \PRDATA_1[7]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[7]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[7]),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(N_92)
);
defparam \PRDATA_1[7] .INIT=8'hAC;
// @17:94
  CFG3 \PRDATA_1[3]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[3]),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(N_88)
);
defparam \PRDATA_1[3] .INIT=8'hAC;
// @17:103
  CFG3 PRDATA_sn_m3 (
	.A(COREABC_C0_0_APB3master_PSELx),
	.B(COREABC_C0_0_APB3master_PADDR[9]),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(PRDATA_sn_N_5_mux)
);
defparam PRDATA_sn_m3.INIT=8'h2A;
// @17:94
  CFG4 \PRDATA_2_d_0[7]  (
	.A(COREABC_C0_0_APB3master_PADDR[9]),
	.B(CTRL_reg_7),
	.C(r_N_5_mux),
	.D(N_92),
	.Y(PRDATA_2_d_0[7])
);
defparam \PRDATA_2_d_0[7] .INIT=16'h5D08;
// @17:94
  CFG4 \PRDATA_2_d_0[0]  (
	.A(COREABC_C0_0_APB3master_PADDR[9]),
	.B(CTRL_reg_0),
	.C(r_N_5_mux),
	.D(N_85),
	.Y(PRDATA_2_d_0[0])
);
defparam \PRDATA_2_d_0[0] .INIT=16'h5D08;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPB3_MUXPTOB3 */

module CoreAPB3 (
  PRDATA_m4_0,
  PRDATA_m3,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  CTRL_reg_5,
  CTRL_reg_2,
  CTRL_reg_4,
  CTRL_reg_1,
  CTRL_reg_7,
  CTRL_reg_0,
  COREABC_C0_0_APB3master_PADDR,
  N_207,
  N_25,
  N_98,
  N_97,
  N_94,
  N_95,
  N_100,
  N_93,
  N_99,
  N_88,
  PRDATA_sn_N_5_mux,
  r_N_5_mux,
  CoreAPB3_C0_0_APBmslave2_PSELx,
  CoreAPB3_C0_0_APBmslave0_PSELx,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  COREABC_C0_0_APB3master_PSELx
)
;
input PRDATA_m4_0 ;
input [7:0] PRDATA_m3 ;
input [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input CTRL_reg_5 ;
input CTRL_reg_2 ;
input CTRL_reg_4 ;
input CTRL_reg_1 ;
input CTRL_reg_7 ;
input CTRL_reg_0 ;
input [9:8] COREABC_C0_0_APB3master_PADDR ;
input N_207 ;
input N_25 ;
output N_98 ;
output N_97 ;
output N_94 ;
output N_95 ;
output N_100 ;
output N_93 ;
output N_99 ;
output N_88 ;
output PRDATA_sn_N_5_mux ;
input r_N_5_mux ;
output CoreAPB3_C0_0_APBmslave2_PSELx ;
output CoreAPB3_C0_0_APBmslave0_PSELx ;
output CoreAPB3_C0_0_APBmslave1_PSELx ;
input COREABC_C0_0_APB3master_PSELx ;
wire PRDATA_m4_0 ;
wire CTRL_reg_5 ;
wire CTRL_reg_2 ;
wire CTRL_reg_4 ;
wire CTRL_reg_1 ;
wire CTRL_reg_7 ;
wire CTRL_reg_0 ;
wire N_207 ;
wire N_25 ;
wire N_98 ;
wire N_97 ;
wire N_94 ;
wire N_95 ;
wire N_100 ;
wire N_93 ;
wire N_99 ;
wire N_88 ;
wire PRDATA_sn_N_5_mux ;
wire r_N_5_mux ;
wire CoreAPB3_C0_0_APBmslave2_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire COREABC_C0_0_APB3master_PSELx ;
wire N_1806 ;
wire GND ;
wire VCC ;
// @34:647
  CFG3 \iPSELS_raw_0_a3[1]  (
	.A(COREABC_C0_0_APB3master_PSELx),
	.B(COREABC_C0_0_APB3master_PADDR[9]),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(CoreAPB3_C0_0_APBmslave1_PSELx)
);
defparam \iPSELS_raw_0_a3[1] .INIT=8'h20;
// @34:647
  CFG3 \iPSELS_raw_0_a2[0]  (
	.A(COREABC_C0_0_APB3master_PSELx),
	.B(COREABC_C0_0_APB3master_PADDR[9]),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(CoreAPB3_C0_0_APBmslave0_PSELx)
);
defparam \iPSELS_raw_0_a2[0] .INIT=8'h02;
// @34:647
  CFG3 \iPSELS_raw_0_a2[2]  (
	.A(COREABC_C0_0_APB3master_PSELx),
	.B(COREABC_C0_0_APB3master_PADDR[9]),
	.C(COREABC_C0_0_APB3master_PADDR[8]),
	.Y(CoreAPB3_C0_0_APBmslave2_PSELx)
);
defparam \iPSELS_raw_0_a2[2] .INIT=8'h08;
// @34:1308
  COREAPB3_MUXPTOB3 u_mux_p_to_b3 (
	.CTRL_reg_5(CTRL_reg_5),
	.CTRL_reg_2(CTRL_reg_2),
	.CTRL_reg_4(CTRL_reg_4),
	.CTRL_reg_1(CTRL_reg_1),
	.CTRL_reg_7(CTRL_reg_7),
	.CTRL_reg_0(CTRL_reg_0),
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[7:0]),
	.PRDATA_m3({PRDATA_m3[7:4], N_1806, PRDATA_m3[2:0]}),
	.COREABC_C0_0_APB3master_PADDR(COREABC_C0_0_APB3master_PADDR[9:8]),
	.PRDATA_m4_0(PRDATA_m4_0),
	.r_N_5_mux(r_N_5_mux),
	.PRDATA_sn_N_5_mux(PRDATA_sn_N_5_mux),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.N_88(N_88),
	.N_99(N_99),
	.N_93(N_93),
	.N_100(N_100),
	.N_95(N_95),
	.N_94(N_94),
	.N_97(N_97),
	.N_98(N_98),
	.N_25(N_25),
	.N_207(N_207)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3 */

module CoreAPB3_C0 (
  COREABC_C0_0_APB3master_PADDR,
  CTRL_reg_5,
  CTRL_reg_2,
  CTRL_reg_4,
  CTRL_reg_1,
  CTRL_reg_7,
  CTRL_reg_0,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  PRDATA_m3,
  PRDATA_m4_0,
  COREABC_C0_0_APB3master_PSELx,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  CoreAPB3_C0_0_APBmslave0_PSELx,
  CoreAPB3_C0_0_APBmslave2_PSELx,
  r_N_5_mux,
  PRDATA_sn_N_5_mux,
  N_88,
  N_99,
  N_93,
  N_100,
  N_95,
  N_94,
  N_97,
  N_98,
  N_25,
  N_207
)
;
input [9:8] COREABC_C0_0_APB3master_PADDR ;
input CTRL_reg_5 ;
input CTRL_reg_2 ;
input CTRL_reg_4 ;
input CTRL_reg_1 ;
input CTRL_reg_7 ;
input CTRL_reg_0 ;
input [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input [7:0] PRDATA_m3 ;
input PRDATA_m4_0 ;
input COREABC_C0_0_APB3master_PSELx ;
output CoreAPB3_C0_0_APBmslave1_PSELx ;
output CoreAPB3_C0_0_APBmslave0_PSELx ;
output CoreAPB3_C0_0_APBmslave2_PSELx ;
input r_N_5_mux ;
output PRDATA_sn_N_5_mux ;
output N_88 ;
output N_99 ;
output N_93 ;
output N_100 ;
output N_95 ;
output N_94 ;
output N_97 ;
output N_98 ;
input N_25 ;
input N_207 ;
wire CTRL_reg_5 ;
wire CTRL_reg_2 ;
wire CTRL_reg_4 ;
wire CTRL_reg_1 ;
wire CTRL_reg_7 ;
wire CTRL_reg_0 ;
wire PRDATA_m4_0 ;
wire COREABC_C0_0_APB3master_PSELx ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire CoreAPB3_C0_0_APBmslave2_PSELx ;
wire r_N_5_mux ;
wire PRDATA_sn_N_5_mux ;
wire N_88 ;
wire N_99 ;
wire N_93 ;
wire N_100 ;
wire N_95 ;
wire N_94 ;
wire N_97 ;
wire N_98 ;
wire N_25 ;
wire N_207 ;
wire N_1807 ;
wire GND ;
wire VCC ;
// @35:152
  CoreAPB3 CoreAPB3_C0_0 (
	.PRDATA_m4_0(PRDATA_m4_0),
	.PRDATA_m3({PRDATA_m3[7:4], N_1807, PRDATA_m3[2:0]}),
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:0]),
	.CTRL_reg_5(CTRL_reg_5),
	.CTRL_reg_2(CTRL_reg_2),
	.CTRL_reg_4(CTRL_reg_4),
	.CTRL_reg_1(CTRL_reg_1),
	.CTRL_reg_7(CTRL_reg_7),
	.CTRL_reg_0(CTRL_reg_0),
	.COREABC_C0_0_APB3master_PADDR(COREABC_C0_0_APB3master_PADDR[9:8]),
	.N_207(N_207),
	.N_25(N_25),
	.N_98(N_98),
	.N_97(N_97),
	.N_94(N_94),
	.N_95(N_95),
	.N_100(N_100),
	.N_93(N_93),
	.N_99(N_99),
	.N_88(N_88),
	.PRDATA_sn_N_5_mux(PRDATA_sn_N_5_mux),
	.r_N_5_mux(r_N_5_mux),
	.CoreAPB3_C0_0_APBmslave2_PSELx(CoreAPB3_C0_0_APBmslave2_PSELx),
	.CoreAPB3_C0_0_APBmslave0_PSELx(CoreAPB3_C0_0_APBmslave0_PSELx),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_C0 */

module CoreTimer (
  COREABC_C0_0_APB3master_PADDR_2,
  COREABC_C0_0_APB3master_PADDR_1,
  COREABC_C0_0_APB3master_PADDR_0,
  COREABC_C0_0_APB3master_PADDR_6,
  COREABC_C0_0_APB3master_PADDR_7,
  iPRDATA_RNI7I3B_0,
  COREABC_C0_0_APB3master_PWDATA,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  CtrlReg_0,
  COREABC_C0_0_APB3master_PSELx,
  COREABC_C0_0_APB3master_PENABLE,
  un1_pwrite_m,
  CoreTimer_C0_0_TIMINT,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  RawTimInt_1z,
  FCCC_C0_0_GL0,
  COREABC_C0_0_PRESETN
)
;
input COREABC_C0_0_APB3master_PADDR_2 ;
input COREABC_C0_0_APB3master_PADDR_1 ;
input COREABC_C0_0_APB3master_PADDR_0 ;
input COREABC_C0_0_APB3master_PADDR_6 ;
input COREABC_C0_0_APB3master_PADDR_7 ;
output iPRDATA_RNI7I3B_0 ;
input [15:0] COREABC_C0_0_APB3master_PWDATA ;
output [15:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
output CtrlReg_0 ;
input COREABC_C0_0_APB3master_PSELx ;
input COREABC_C0_0_APB3master_PENABLE ;
input un1_pwrite_m ;
output CoreTimer_C0_0_TIMINT ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
output RawTimInt_1z ;
input FCCC_C0_0_GL0 ;
input COREABC_C0_0_PRESETN ;
wire COREABC_C0_0_APB3master_PADDR_2 ;
wire COREABC_C0_0_APB3master_PADDR_1 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire COREABC_C0_0_APB3master_PADDR_6 ;
wire COREABC_C0_0_APB3master_PADDR_7 ;
wire iPRDATA_RNI7I3B_0 ;
wire CtrlReg_0 ;
wire COREABC_C0_0_APB3master_PSELx ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire un1_pwrite_m ;
wire CoreTimer_C0_0_TIMINT ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire RawTimInt_1z ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_PRESETN ;
wire [15:0] PrdataNext;
wire [3:0] TimerPre;
wire [2:0] CtrlReg;
wire [15:0] Load;
wire [9:0] PreScale;
wire [9:0] PreScale_lm;
wire [15:0] Count;
wire [15:0] Count_s;
wire [14:0] Count_cry;
wire [0:0] Load_RNIHCPH1_Y;
wire [1:1] Load_RNIA9JK2_Y;
wire [2:2] Load_RNI58DN3_Y;
wire [3:3] Load_RNI297Q4_Y;
wire [4:4] Load_RNI1C1T5_Y;
wire [5:5] Load_RNI2HRV6_Y;
wire [6:6] Load_RNI5OL28_Y;
wire [7:7] Load_RNIA1G59_Y;
wire [8:8] Load_RNIHCA8A_Y;
wire [9:9] Load_RNIQP4BB_Y;
wire [10:10] Load_RNIJU68C_Y;
wire [11:11] Load_RNIE595D_Y;
wire [12:12] Load_RNIBEB2E_Y;
wire [13:13] Load_RNIAPDVE_Y;
wire [15:15] Count_RNO_FCO;
wire [15:15] Count_RNO_Y;
wire [14:14] Load_RNIB6GSF_Y;
wire [8:1] PreScale_cry;
wire [9:1] PreScale_s;
wire [8:1] PreScale_cry_Y;
wire [9:9] PreScale_s_FCO;
wire [9:9] PreScale_s_Y;
wire [0:0] PrdataNext_iv_0_tz_1;
wire [0:0] PrdataNext_iv_0_tz;
wire [2:1] Load_m;
wire [0:0] PrdataNext_iv_1;
wire [3:1] PrdataNext_0_iv_0;
wire [0:0] PrdataNext_iv_0_0;
wire VCC ;
wire GND ;
wire un5_prescaleen_Z ;
wire un6_ctrlen_Z ;
wire un5_loaden_Z ;
wire CountPulse_Z ;
wire NextCountPulse ;
wire LoadEnReg_Z ;
wire CountIsZeroReg_Z ;
wire countiszero_Z ;
wire IntClr_Z ;
wire un5_intclren_Z ;
wire un3_nxtrawtimint_Z ;
wire Counte ;
wire Count_cry_cy ;
wire LoadEnReg_RNIQHVE_S ;
wire LoadEnReg_RNIQHVE_Y ;
wire PreScale_s_835_FCO ;
wire PreScale_s_835_S ;
wire PreScale_s_835_Y ;
wire un9_loadenreg ;
wire nextcountpulse54 ;
wire un1_TimerPre_1 ;
wire NextCountPulse_0_sqmuxa_6_0 ;
wire un3_prdatanexten_0_a3_1_Z ;
wire N_363 ;
wire NextCountPulse_0_sqmuxa_5_i_3 ;
wire NextCountPulse_0_sqmuxa_4_i_4 ;
wire NextCountPulse_0_sqmuxa_i_2 ;
wire NextCountPulse_0_sqmuxa_2_Z ;
wire NextCountPulse_0_sqmuxa_5_Z ;
wire NextCountPulse_0_sqmuxa_4_Z ;
wire NextCountPulse_0_sqmuxa_6_Z ;
wire NextCountPulse_iv_4_Z ;
wire countiszero_11_Z ;
wire countiszero_10_Z ;
wire countiszero_9_Z ;
wire countiszero_8_Z ;
wire NextCountPulse_0_sqmuxa_2_1_Z ;
wire NextCountPulse_0_sqmuxa_3_i_4 ;
wire NextCountPulse_0_sqmuxa_Z ;
wire NextCountPulse_0_sqmuxa_1_Z ;
wire NextCountPulse_0_sqmuxa_8_Z ;
wire NextCountPulse_0_sqmuxa_3_Z ;
wire NextCountPulse_iv_5_Z ;
wire NextCountPulse_0_sqmuxa_7_i_3_0 ;
wire un3_prdatanexten_i ;
wire DataOut_1_sqmuxa_Z ;
wire un3_ctrlen_Z ;
wire DataOut_0_sqmuxa_Z ;
wire DataOut_3_sqmuxa_Z ;
wire DataOut_2_sqmuxa_Z ;
wire un34_prescale_slv_m ;
wire NextCountPulse_0_sqmuxa_7_Z ;
wire Count_0_sqmuxa_Z ;
// @36:457
  SLE \iPRDATA[8]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[8]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[9]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[9]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[10]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[10]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[11]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[11]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[12]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[12]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[13]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[13]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[14]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[14]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[15]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[15]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:181
  SLE \TimerPre[0]  (
	.Q(TimerPre[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un5_prescaleen_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:181
  SLE \TimerPre[1]  (
	.Q(TimerPre[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un5_prescaleen_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:181
  SLE \TimerPre[2]  (
	.Q(TimerPre[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un5_prescaleen_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:181
  SLE \TimerPre[3]  (
	.Q(TimerPre[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un5_prescaleen_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:147
  SLE \CtrlReg[0]  (
	.Q(CtrlReg[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un6_ctrlen_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:147
  SLE \CtrlReg[1]  (
	.Q(CtrlReg_0),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un6_ctrlen_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:147
  SLE \CtrlReg[2]  (
	.Q(CtrlReg[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un6_ctrlen_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[0]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[1]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[2]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[3]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[4]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[5]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[6]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:457
  SLE \iPRDATA[7]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PrdataNext[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[1]  (
	.Q(Load[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[2]  (
	.Q(Load[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[3]  (
	.Q(Load[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[4]  (
	.Q(Load[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[5]  (
	.Q(Load[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[6]  (
	.Q(Load[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[7]  (
	.Q(Load[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[7]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[8]  (
	.Q(Load[8]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[8]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[9]  (
	.Q(Load[9]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[9]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[10]  (
	.Q(Load[10]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[10]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[11]  (
	.Q(Load[11]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[11]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[12]  (
	.Q(Load[12]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[12]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[13]  (
	.Q(Load[13]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[13]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[14]  (
	.Q(Load[14]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[14]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[15]  (
	.Q(Load[15]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[15]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:217
  SLE \Load[0]  (
	.Q(Load[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un5_loaden_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:293
  SLE CountPulse (
	.Q(CountPulse_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(NextCountPulse),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:203
  SLE LoadEnReg (
	.Q(LoadEnReg_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(un5_loaden_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:340
  SLE CountIsZeroReg (
	.Q(CountIsZeroReg_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(countiszero_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:396
  SLE IntClr (
	.Q(IntClr_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(un5_intclren_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:367
  SLE RawTimInt (
	.Q(RawTimInt_1z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(un3_nxtrawtimint_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:233
  SLE \PreScale[0]  (
	.Q(PreScale[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PreScale_lm[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:233
  SLE \PreScale[1]  (
	.Q(PreScale[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PreScale_lm[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:233
  SLE \PreScale[2]  (
	.Q(PreScale[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PreScale_lm[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:233
  SLE \PreScale[3]  (
	.Q(PreScale[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PreScale_lm[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:233
  SLE \PreScale[4]  (
	.Q(PreScale[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PreScale_lm[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:233
  SLE \PreScale[5]  (
	.Q(PreScale[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PreScale_lm[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:233
  SLE \PreScale[6]  (
	.Q(PreScale[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PreScale_lm[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:233
  SLE \PreScale[7]  (
	.Q(PreScale[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PreScale_lm[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:233
  SLE \PreScale[8]  (
	.Q(PreScale[8]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PreScale_lm[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:233
  SLE \PreScale[9]  (
	.Q(PreScale[9]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PreScale_lm[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[0]  (
	.Q(Count[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[0]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[1]  (
	.Q(Count[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[1]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[2]  (
	.Q(Count[2]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[2]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[3]  (
	.Q(Count[3]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[3]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[4]  (
	.Q(Count[4]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[4]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[5]  (
	.Q(Count[5]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[5]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[6]  (
	.Q(Count[6]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[6]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[7]  (
	.Q(Count[7]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[7]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[8]  (
	.Q(Count[8]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[8]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[9]  (
	.Q(Count[9]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[9]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[10]  (
	.Q(Count[10]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[10]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[11]  (
	.Q(Count[11]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[11]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[12]  (
	.Q(Count[12]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[12]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[13]  (
	.Q(Count[13]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[13]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[14]  (
	.Q(Count[14]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[14]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @36:309
  SLE \Count[15]  (
	.Q(Count[15]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Count_s[15]),
	.EN(Counte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:84
  ARI1 LoadEnReg_RNIQHVE (
	.FCO(Count_cry_cy),
	.S(LoadEnReg_RNIQHVE_S),
	.Y(LoadEnReg_RNIQHVE_Y),
	.B(LoadEnReg_Z),
	.C(countiszero_Z),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam LoadEnReg_RNIQHVE.INIT=20'h4EE00;
// @37:84
  ARI1 \Load_RNIHCPH1[0]  (
	.FCO(Count_cry[0]),
	.S(Count_s[0]),
	.Y(Load_RNIHCPH1_Y[0]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[0]),
	.D(Load[0]),
	.A(VCC),
	.FCI(Count_cry_cy)
);
defparam \Load_RNIHCPH1[0] .INIT=20'h61B00;
// @37:84
  ARI1 \Load_RNIA9JK2[1]  (
	.FCO(Count_cry[1]),
	.S(Count_s[1]),
	.Y(Load_RNIA9JK2_Y[1]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[1]),
	.D(Load[1]),
	.A(VCC),
	.FCI(Count_cry[0])
);
defparam \Load_RNIA9JK2[1] .INIT=20'h61B00;
// @37:84
  ARI1 \Load_RNI58DN3[2]  (
	.FCO(Count_cry[2]),
	.S(Count_s[2]),
	.Y(Load_RNI58DN3_Y[2]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[2]),
	.D(Load[2]),
	.A(VCC),
	.FCI(Count_cry[1])
);
defparam \Load_RNI58DN3[2] .INIT=20'h61B00;
// @37:84
  ARI1 \Load_RNI297Q4[3]  (
	.FCO(Count_cry[3]),
	.S(Count_s[3]),
	.Y(Load_RNI297Q4_Y[3]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[3]),
	.D(Load[3]),
	.A(VCC),
	.FCI(Count_cry[2])
);
defparam \Load_RNI297Q4[3] .INIT=20'h61B00;
// @37:84
  ARI1 \Load_RNI1C1T5[4]  (
	.FCO(Count_cry[4]),
	.S(Count_s[4]),
	.Y(Load_RNI1C1T5_Y[4]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[4]),
	.D(Load[4]),
	.A(VCC),
	.FCI(Count_cry[3])
);
defparam \Load_RNI1C1T5[4] .INIT=20'h61B00;
// @37:84
  ARI1 \Load_RNI2HRV6[5]  (
	.FCO(Count_cry[5]),
	.S(Count_s[5]),
	.Y(Load_RNI2HRV6_Y[5]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[5]),
	.D(Load[5]),
	.A(VCC),
	.FCI(Count_cry[4])
);
defparam \Load_RNI2HRV6[5] .INIT=20'h61B00;
// @37:84
  ARI1 \Load_RNI5OL28[6]  (
	.FCO(Count_cry[6]),
	.S(Count_s[6]),
	.Y(Load_RNI5OL28_Y[6]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[6]),
	.D(Load[6]),
	.A(VCC),
	.FCI(Count_cry[5])
);
defparam \Load_RNI5OL28[6] .INIT=20'h61B00;
// @37:84
  ARI1 \Load_RNIA1G59[7]  (
	.FCO(Count_cry[7]),
	.S(Count_s[7]),
	.Y(Load_RNIA1G59_Y[7]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[7]),
	.D(Load[7]),
	.A(VCC),
	.FCI(Count_cry[6])
);
defparam \Load_RNIA1G59[7] .INIT=20'h61B00;
// @37:84
  ARI1 \Load_RNIHCA8A[8]  (
	.FCO(Count_cry[8]),
	.S(Count_s[8]),
	.Y(Load_RNIHCA8A_Y[8]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[8]),
	.D(Load[8]),
	.A(VCC),
	.FCI(Count_cry[7])
);
defparam \Load_RNIHCA8A[8] .INIT=20'h61B00;
// @37:84
  ARI1 \Load_RNIQP4BB[9]  (
	.FCO(Count_cry[9]),
	.S(Count_s[9]),
	.Y(Load_RNIQP4BB_Y[9]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[9]),
	.D(Load[9]),
	.A(VCC),
	.FCI(Count_cry[8])
);
defparam \Load_RNIQP4BB[9] .INIT=20'h61B00;
// @37:84
  ARI1 \Load_RNIJU68C[10]  (
	.FCO(Count_cry[10]),
	.S(Count_s[10]),
	.Y(Load_RNIJU68C_Y[10]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[10]),
	.D(Load[10]),
	.A(VCC),
	.FCI(Count_cry[9])
);
defparam \Load_RNIJU68C[10] .INIT=20'h61B00;
// @37:84
  ARI1 \Load_RNIE595D[11]  (
	.FCO(Count_cry[11]),
	.S(Count_s[11]),
	.Y(Load_RNIE595D_Y[11]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[11]),
	.D(Load[11]),
	.A(VCC),
	.FCI(Count_cry[10])
);
defparam \Load_RNIE595D[11] .INIT=20'h61B00;
// @37:84
  ARI1 \Load_RNIBEB2E[12]  (
	.FCO(Count_cry[12]),
	.S(Count_s[12]),
	.Y(Load_RNIBEB2E_Y[12]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[12]),
	.D(Load[12]),
	.A(VCC),
	.FCI(Count_cry[11])
);
defparam \Load_RNIBEB2E[12] .INIT=20'h61B00;
// @37:84
  ARI1 \Load_RNIAPDVE[13]  (
	.FCO(Count_cry[13]),
	.S(Count_s[13]),
	.Y(Load_RNIAPDVE_Y[13]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[13]),
	.D(Load[13]),
	.A(VCC),
	.FCI(Count_cry[12])
);
defparam \Load_RNIAPDVE[13] .INIT=20'h61B00;
// @37:84
  ARI1 \Count_RNO[15]  (
	.FCO(Count_RNO_FCO[15]),
	.S(Count_s[15]),
	.Y(Count_RNO_Y[15]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[15]),
	.D(Load[15]),
	.A(VCC),
	.FCI(Count_cry[14])
);
defparam \Count_RNO[15] .INIT=20'h41B00;
// @37:84
  ARI1 \Load_RNIB6GSF[14]  (
	.FCO(Count_cry[14]),
	.S(Count_s[14]),
	.Y(Load_RNIB6GSF_Y[14]),
	.B(LoadEnReg_RNIQHVE_Y),
	.C(Count[14]),
	.D(Load[14]),
	.A(VCC),
	.FCI(Count_cry[13])
);
defparam \Load_RNIB6GSF[14] .INIT=20'h61B00;
// @36:233
  ARI1 PreScale_s_835 (
	.FCO(PreScale_s_835_FCO),
	.S(PreScale_s_835_S),
	.Y(PreScale_s_835_Y),
	.B(PreScale[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam PreScale_s_835.INIT=20'h4AA00;
// @36:233
  ARI1 \PreScale_cry[1]  (
	.FCO(PreScale_cry[1]),
	.S(PreScale_s[1]),
	.Y(PreScale_cry_Y[1]),
	.B(PreScale[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_s_835_FCO)
);
defparam \PreScale_cry[1] .INIT=20'h4AA00;
// @36:233
  ARI1 \PreScale_cry[2]  (
	.FCO(PreScale_cry[2]),
	.S(PreScale_s[2]),
	.Y(PreScale_cry_Y[2]),
	.B(PreScale[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry[1])
);
defparam \PreScale_cry[2] .INIT=20'h4AA00;
// @36:233
  ARI1 \PreScale_cry[3]  (
	.FCO(PreScale_cry[3]),
	.S(PreScale_s[3]),
	.Y(PreScale_cry_Y[3]),
	.B(PreScale[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry[2])
);
defparam \PreScale_cry[3] .INIT=20'h4AA00;
// @36:233
  ARI1 \PreScale_cry[4]  (
	.FCO(PreScale_cry[4]),
	.S(PreScale_s[4]),
	.Y(PreScale_cry_Y[4]),
	.B(PreScale[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry[3])
);
defparam \PreScale_cry[4] .INIT=20'h4AA00;
// @36:233
  ARI1 \PreScale_cry[5]  (
	.FCO(PreScale_cry[5]),
	.S(PreScale_s[5]),
	.Y(PreScale_cry_Y[5]),
	.B(PreScale[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry[4])
);
defparam \PreScale_cry[5] .INIT=20'h4AA00;
// @36:233
  ARI1 \PreScale_cry[6]  (
	.FCO(PreScale_cry[6]),
	.S(PreScale_s[6]),
	.Y(PreScale_cry_Y[6]),
	.B(PreScale[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry[5])
);
defparam \PreScale_cry[6] .INIT=20'h4AA00;
// @36:233
  ARI1 \PreScale_cry[7]  (
	.FCO(PreScale_cry[7]),
	.S(PreScale_s[7]),
	.Y(PreScale_cry_Y[7]),
	.B(PreScale[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry[6])
);
defparam \PreScale_cry[7] .INIT=20'h4AA00;
// @36:233
  ARI1 \PreScale_s[9]  (
	.FCO(PreScale_s_FCO[9]),
	.S(PreScale_s[9]),
	.Y(PreScale_s_Y[9]),
	.B(PreScale[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry[8])
);
defparam \PreScale_s[9] .INIT=20'h4AA00;
// @36:233
  ARI1 \PreScale_cry[8]  (
	.FCO(PreScale_cry[8]),
	.S(PreScale_s[8]),
	.Y(PreScale_cry_Y[8]),
	.B(PreScale[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(PreScale_cry[7])
);
defparam \PreScale_cry[8] .INIT=20'h4AA00;
// @36:233
  CFG2 \PreScale_lm_0[0]  (
	.A(un9_loadenreg),
	.B(PreScale[0]),
	.Y(PreScale_lm[0])
);
defparam \PreScale_lm_0[0] .INIT=4'h1;
// @36:282
  CFG4 \p_NextCountPulseComb.nextcountpulse54  (
	.A(TimerPre[1]),
	.B(TimerPre[2]),
	.C(TimerPre[0]),
	.D(TimerPre[3]),
	.Y(nextcountpulse54)
);
defparam \p_NextCountPulseComb.nextcountpulse54 .INIT=16'h1000;
// @36:282
  CFG3 \p_NextCountPulseComb.un1_TimerPre_1  (
	.A(TimerPre[1]),
	.B(TimerPre[2]),
	.C(TimerPre[3]),
	.Y(un1_TimerPre_1)
);
defparam \p_NextCountPulseComb.un1_TimerPre_1 .INIT=8'h1F;
  CFG2 \iPRDATA_RNI7I3B[8]  (
	.A(CoreAPB3_C0_0_APBmslave1_PSELx),
	.B(CoreAPB3_C0_0_APBmslave1_PRDATA[8]),
	.Y(iPRDATA_RNI7I3B_0)
);
defparam \iPRDATA_RNI7I3B[8] .INIT=4'h8;
// @36:452
  CFG4 \PrdataNext_iv_0_tz[0]  (
	.A(COREABC_C0_0_APB3master_PADDR_2),
	.B(COREABC_C0_0_APB3master_PADDR_1),
	.C(CoreTimer_C0_0_TIMINT),
	.D(PrdataNext_iv_0_tz_1[0]),
	.Y(PrdataNext_iv_0_tz[0])
);
defparam \PrdataNext_iv_0_tz[0] .INIT=16'h8022;
// @36:452
  CFG3 \PrdataNext_iv_0_tz_1[0]  (
	.A(RawTimInt_1z),
	.B(COREABC_C0_0_APB3master_PADDR_1),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.Y(PrdataNext_iv_0_tz_1[0])
);
defparam \PrdataNext_iv_0_tz_1[0] .INIT=8'h1F;
// @36:273
  CFG2 NextCountPulse_0_sqmuxa_6_0_0 (
	.A(TimerPre[0]),
	.B(PreScale[6]),
	.Y(NextCountPulse_0_sqmuxa_6_0)
);
defparam NextCountPulse_0_sqmuxa_6_0_0.INIT=4'h4;
// @36:449
  CFG2 un3_prdatanexten_0_a3_1 (
	.A(COREABC_C0_0_APB3master_PADDR_6),
	.B(COREABC_C0_0_APB3master_PADDR_7),
	.Y(un3_prdatanexten_0_a3_1_Z)
);
defparam un3_prdatanexten_0_a3_1.INIT=4'h2;
// @36:254
  CFG2 un1_nextcountpulse54 (
	.A(nextcountpulse54),
	.B(un1_TimerPre_1),
	.Y(N_363)
);
defparam un1_nextcountpulse54.INIT=4'hB;
// @36:270
  CFG2 NextCountPulse_0_sqmuxa_5_3 (
	.A(PreScale[4]),
	.B(PreScale[5]),
	.Y(NextCountPulse_0_sqmuxa_5_i_3)
);
defparam NextCountPulse_0_sqmuxa_5_3.INIT=4'h8;
// @36:267
  CFG2 NextCountPulse_0_sqmuxa_4_4 (
	.A(TimerPre[3]),
	.B(TimerPre[1]),
	.Y(NextCountPulse_0_sqmuxa_4_i_4)
);
defparam NextCountPulse_0_sqmuxa_4_4.INIT=4'h1;
// @36:258
  CFG2 NextCountPulse_0_sqmuxa_1_2 (
	.A(TimerPre[2]),
	.B(TimerPre[1]),
	.Y(NextCountPulse_0_sqmuxa_i_2)
);
defparam NextCountPulse_0_sqmuxa_1_2.INIT=4'h1;
// @36:379
  CFG2 un1_itimint (
	.A(RawTimInt_1z),
	.B(CtrlReg_0),
	.Y(CoreTimer_C0_0_TIMINT)
);
defparam un1_itimint.INIT=4'h8;
// @36:254
  CFG4 NextCountPulse_iv_4 (
	.A(NextCountPulse_0_sqmuxa_2_Z),
	.B(NextCountPulse_0_sqmuxa_5_Z),
	.C(NextCountPulse_0_sqmuxa_4_Z),
	.D(NextCountPulse_0_sqmuxa_6_Z),
	.Y(NextCountPulse_iv_4_Z)
);
defparam NextCountPulse_iv_4.INIT=16'hFFFE;
// @36:336
  CFG4 countiszero_11 (
	.A(Count[7]),
	.B(Count[6]),
	.C(Count[5]),
	.D(Count[4]),
	.Y(countiszero_11_Z)
);
defparam countiszero_11.INIT=16'h0001;
// @36:336
  CFG4 countiszero_10 (
	.A(Count[3]),
	.B(Count[2]),
	.C(Count[1]),
	.D(Count[0]),
	.Y(countiszero_10_Z)
);
defparam countiszero_10.INIT=16'h0001;
// @36:336
  CFG4 countiszero_9 (
	.A(Count[11]),
	.B(Count[10]),
	.C(Count[9]),
	.D(Count[8]),
	.Y(countiszero_9_Z)
);
defparam countiszero_9.INIT=16'h0001;
// @36:336
  CFG4 countiszero_8 (
	.A(Count[15]),
	.B(Count[14]),
	.C(Count[13]),
	.D(Count[12]),
	.Y(countiszero_8_Z)
);
defparam countiszero_8.INIT=16'h0001;
// @36:261
  CFG4 NextCountPulse_0_sqmuxa_2_1 (
	.A(PreScale[0]),
	.B(TimerPre[0]),
	.C(PreScale[2]),
	.D(PreScale[1]),
	.Y(NextCountPulse_0_sqmuxa_2_1_Z)
);
defparam NextCountPulse_0_sqmuxa_2_1.INIT=16'h2000;
// @36:264
  CFG4 NextCountPulse_0_sqmuxa_3_4 (
	.A(PreScale[3]),
	.B(PreScale[2]),
	.C(PreScale[1]),
	.D(PreScale[0]),
	.Y(NextCountPulse_0_sqmuxa_3_i_4)
);
defparam NextCountPulse_0_sqmuxa_3_4.INIT=16'h8000;
// @36:254
  CFG4 NextCountPulse_iv_5 (
	.A(NextCountPulse_0_sqmuxa_Z),
	.B(NextCountPulse_0_sqmuxa_1_Z),
	.C(NextCountPulse_0_sqmuxa_8_Z),
	.D(NextCountPulse_0_sqmuxa_3_Z),
	.Y(NextCountPulse_iv_5_Z)
);
defparam NextCountPulse_iv_5.INIT=16'hFFFE;
// @36:267
  CFG4 NextCountPulse_0_sqmuxa_4 (
	.A(TimerPre[0]),
	.B(PreScale[4]),
	.C(NextCountPulse_0_sqmuxa_3_i_4),
	.D(NextCountPulse_0_sqmuxa_4_i_4),
	.Y(NextCountPulse_0_sqmuxa_4_Z)
);
defparam NextCountPulse_0_sqmuxa_4.INIT=16'h4000;
// @36:270
  CFG3 NextCountPulse_0_sqmuxa_5 (
	.A(NextCountPulse_0_sqmuxa_5_i_3),
	.B(NextCountPulse_0_sqmuxa_4_i_4),
	.C(NextCountPulse_0_sqmuxa_3_i_4),
	.Y(NextCountPulse_0_sqmuxa_5_Z)
);
defparam NextCountPulse_0_sqmuxa_5.INIT=8'h80;
// @36:276
  CFG4 NextCountPulse_0_sqmuxa_7_3_0 (
	.A(PreScale[7]),
	.B(PreScale[6]),
	.C(NextCountPulse_0_sqmuxa_5_i_3),
	.D(NextCountPulse_0_sqmuxa_3_i_4),
	.Y(NextCountPulse_0_sqmuxa_7_i_3_0)
);
defparam NextCountPulse_0_sqmuxa_7_3_0.INIT=16'h8000;
// @36:449
  CFG4 DataOut_1_sqmuxa (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(un3_prdatanexten_i),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(COREABC_C0_0_APB3master_PADDR_1),
	.Y(DataOut_1_sqmuxa_Z)
);
defparam DataOut_1_sqmuxa.INIT=16'h0008;
// @36:255
  CFG4 NextCountPulse_0_sqmuxa (
	.A(TimerPre[3]),
	.B(NextCountPulse_0_sqmuxa_i_2),
	.C(PreScale[0]),
	.D(TimerPre[0]),
	.Y(NextCountPulse_0_sqmuxa_Z)
);
defparam NextCountPulse_0_sqmuxa.INIT=16'h0040;
// @36:258
  CFG4 NextCountPulse_0_sqmuxa_1 (
	.A(TimerPre[3]),
	.B(NextCountPulse_0_sqmuxa_i_2),
	.C(PreScale[1]),
	.D(PreScale[0]),
	.Y(NextCountPulse_0_sqmuxa_1_Z)
);
defparam NextCountPulse_0_sqmuxa_1.INIT=16'h4000;
// @36:261
  CFG3 NextCountPulse_0_sqmuxa_2 (
	.A(TimerPre[3]),
	.B(NextCountPulse_0_sqmuxa_2_1_Z),
	.C(TimerPre[2]),
	.Y(NextCountPulse_0_sqmuxa_2_Z)
);
defparam NextCountPulse_0_sqmuxa_2.INIT=8'h04;
// @36:140
  CFG3 un3_ctrlen (
	.A(un1_pwrite_m),
	.B(CoreAPB3_C0_0_APBmslave1_PSELx),
	.C(COREABC_C0_0_APB3master_PENABLE),
	.Y(un3_ctrlen_Z)
);
defparam un3_ctrlen.INIT=8'h04;
// @36:449
  CFG4 un3_prdatanexten_0_a3 (
	.A(un3_prdatanexten_0_a3_1_Z),
	.B(un1_pwrite_m),
	.C(COREABC_C0_0_APB3master_PSELx),
	.D(COREABC_C0_0_APB3master_PENABLE),
	.Y(un3_prdatanexten_i)
);
defparam un3_prdatanexten_0_a3.INIT=16'h0080;
// @36:264
  CFG3 NextCountPulse_0_sqmuxa_3 (
	.A(TimerPre[3]),
	.B(NextCountPulse_0_sqmuxa_3_i_4),
	.C(TimerPre[2]),
	.Y(NextCountPulse_0_sqmuxa_3_Z)
);
defparam NextCountPulse_0_sqmuxa_3.INIT=8'h04;
// @36:449
  CFG4 DataOut_0_sqmuxa (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(un3_prdatanexten_i),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(COREABC_C0_0_APB3master_PADDR_1),
	.Y(DataOut_0_sqmuxa_Z)
);
defparam DataOut_0_sqmuxa.INIT=16'h0004;
// @36:449
  CFG4 DataOut_3_sqmuxa (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(un3_prdatanexten_i),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(COREABC_C0_0_APB3master_PADDR_1),
	.Y(DataOut_3_sqmuxa_Z)
);
defparam DataOut_3_sqmuxa.INIT=16'h0800;
// @36:449
  CFG4 DataOut_2_sqmuxa (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(un3_prdatanexten_i),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(COREABC_C0_0_APB3master_PADDR_1),
	.Y(DataOut_2_sqmuxa_Z)
);
defparam DataOut_2_sqmuxa.INIT=16'h0400;
// @36:273
  CFG4 NextCountPulse_0_sqmuxa_6 (
	.A(TimerPre[3]),
	.B(NextCountPulse_0_sqmuxa_6_0),
	.C(NextCountPulse_0_sqmuxa_5_i_3),
	.D(NextCountPulse_0_sqmuxa_3_i_4),
	.Y(NextCountPulse_0_sqmuxa_6_Z)
);
defparam NextCountPulse_0_sqmuxa_6.INIT=16'h4000;
// @36:279
  CFG4 NextCountPulse_0_sqmuxa_8 (
	.A(TimerPre[0]),
	.B(PreScale[8]),
	.C(NextCountPulse_0_sqmuxa_7_i_3_0),
	.D(NextCountPulse_0_sqmuxa_i_2),
	.Y(NextCountPulse_0_sqmuxa_8_Z)
);
defparam NextCountPulse_0_sqmuxa_8.INIT=16'h4000;
// @36:254
  CFG4 NextCountPulse_iv_RNO (
	.A(N_363),
	.B(NextCountPulse_0_sqmuxa_7_i_3_0),
	.C(PreScale[9]),
	.D(PreScale[8]),
	.Y(un34_prescale_slv_m)
);
defparam NextCountPulse_iv_RNO.INIT=16'h8000;
// @36:390
  CFG4 un5_intclren (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(un3_ctrlen_Z),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(COREABC_C0_0_APB3master_PADDR_1),
	.Y(un5_intclren_Z)
);
defparam un5_intclren.INIT=16'h0040;
// @36:336
  CFG4 countiszero (
	.A(countiszero_11_Z),
	.B(countiszero_10_Z),
	.C(countiszero_9_Z),
	.D(countiszero_8_Z),
	.Y(countiszero_Z)
);
defparam countiszero.INIT=16'h8000;
// @36:276
  CFG2 NextCountPulse_0_sqmuxa_7 (
	.A(NextCountPulse_0_sqmuxa_7_i_3_0),
	.B(TimerPre[3]),
	.Y(NextCountPulse_0_sqmuxa_7_Z)
);
defparam NextCountPulse_0_sqmuxa_7.INIT=4'h2;
// @36:140
  CFG4 un6_ctrlen (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(un3_ctrlen_Z),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(COREABC_C0_0_APB3master_PADDR_1),
	.Y(un6_ctrlen_Z)
);
defparam un6_ctrlen.INIT=16'h0400;
// @36:174
  CFG4 un5_prescaleen (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(un3_ctrlen_Z),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(COREABC_C0_0_APB3master_PADDR_1),
	.Y(un5_prescaleen_Z)
);
defparam un5_prescaleen.INIT=16'h0800;
// @36:196
  CFG4 un5_loaden (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(un3_ctrlen_Z),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(COREABC_C0_0_APB3master_PADDR_1),
	.Y(un5_loaden_Z)
);
defparam un5_loaden.INIT=16'h0004;
// @36:452
  CFG2 \PrdataNext_0_iv_RNO[2]  (
	.A(DataOut_0_sqmuxa_Z),
	.B(Load[2]),
	.Y(Load_m[2])
);
defparam \PrdataNext_0_iv_RNO[2] .INIT=4'h8;
// @36:452
  CFG2 \PrdataNext_0_iv_RNO[1]  (
	.A(DataOut_0_sqmuxa_Z),
	.B(Load[1]),
	.Y(Load_m[1])
);
defparam \PrdataNext_0_iv_RNO[1] .INIT=4'h8;
// @36:452
  CFG4 \PrdataNext_iv_1[0]  (
	.A(DataOut_3_sqmuxa_Z),
	.B(DataOut_1_sqmuxa_Z),
	.C(Count[0]),
	.D(TimerPre[0]),
	.Y(PrdataNext_iv_1[0])
);
defparam \PrdataNext_iv_1[0] .INIT=16'hEAC0;
// @36:452
  CFG4 \PrdataNext_0_iv_0[1]  (
	.A(DataOut_2_sqmuxa_Z),
	.B(DataOut_3_sqmuxa_Z),
	.C(CtrlReg_0),
	.D(TimerPre[1]),
	.Y(PrdataNext_0_iv_0[1])
);
defparam \PrdataNext_0_iv_0[1] .INIT=16'hECA0;
// @36:452
  CFG4 \PrdataNext_0_iv_0[2]  (
	.A(DataOut_2_sqmuxa_Z),
	.B(DataOut_3_sqmuxa_Z),
	.C(CtrlReg[2]),
	.D(TimerPre[2]),
	.Y(PrdataNext_0_iv_0[2])
);
defparam \PrdataNext_0_iv_0[2] .INIT=16'hECA0;
// @36:452
  CFG4 \PrdataNext_0_iv_0[3]  (
	.A(TimerPre[3]),
	.B(Load[3]),
	.C(DataOut_0_sqmuxa_Z),
	.D(DataOut_3_sqmuxa_Z),
	.Y(PrdataNext_0_iv_0[3])
);
defparam \PrdataNext_0_iv_0[3] .INIT=16'hEAC0;
// @36:452
  CFG4 \PrdataNext_0_iv[5]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load[5]),
	.D(Count[5]),
	.Y(PrdataNext[5])
);
defparam \PrdataNext_0_iv[5] .INIT=16'hEAC0;
// @36:452
  CFG4 \PrdataNext_0_iv[7]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load[7]),
	.D(Count[7]),
	.Y(PrdataNext[7])
);
defparam \PrdataNext_0_iv[7] .INIT=16'hEAC0;
// @36:452
  CFG4 \PrdataNext_0_iv[9]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load[9]),
	.D(Count[9]),
	.Y(PrdataNext[9])
);
defparam \PrdataNext_0_iv[9] .INIT=16'hEAC0;
// @36:452
  CFG4 \PrdataNext_0_iv[11]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load[11]),
	.D(Count[11]),
	.Y(PrdataNext[11])
);
defparam \PrdataNext_0_iv[11] .INIT=16'hEAC0;
// @36:452
  CFG4 \PrdataNext_0_iv[13]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load[13]),
	.D(Count[13]),
	.Y(PrdataNext[13])
);
defparam \PrdataNext_0_iv[13] .INIT=16'hEAC0;
// @36:452
  CFG4 \PrdataNext_0_iv[15]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load[15]),
	.D(Count[15]),
	.Y(PrdataNext[15])
);
defparam \PrdataNext_0_iv[15] .INIT=16'hEAC0;
// @36:336
  CFG2 Count_0_sqmuxa (
	.A(countiszero_Z),
	.B(CtrlReg[2]),
	.Y(Count_0_sqmuxa_Z)
);
defparam Count_0_sqmuxa.INIT=4'h8;
// @36:452
  CFG4 \PrdataNext_0_iv[14]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load[14]),
	.D(Count[14]),
	.Y(PrdataNext[14])
);
defparam \PrdataNext_0_iv[14] .INIT=16'hEAC0;
// @36:452
  CFG4 \PrdataNext_0_iv[12]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load[12]),
	.D(Count[12]),
	.Y(PrdataNext[12])
);
defparam \PrdataNext_0_iv[12] .INIT=16'hEAC0;
// @36:452
  CFG4 \PrdataNext_0_iv[10]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load[10]),
	.D(Count[10]),
	.Y(PrdataNext[10])
);
defparam \PrdataNext_0_iv[10] .INIT=16'hEAC0;
// @36:452
  CFG4 \PrdataNext_0_iv[8]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load[8]),
	.D(Count[8]),
	.Y(PrdataNext[8])
);
defparam \PrdataNext_0_iv[8] .INIT=16'hEAC0;
// @36:452
  CFG4 \PrdataNext_0_iv[6]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load[6]),
	.D(Count[6]),
	.Y(PrdataNext[6])
);
defparam \PrdataNext_0_iv[6] .INIT=16'hEAC0;
// @36:452
  CFG4 \PrdataNext_0_iv[4]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(DataOut_0_sqmuxa_Z),
	.C(Load[4]),
	.D(Count[4]),
	.Y(PrdataNext[4])
);
defparam \PrdataNext_0_iv[4] .INIT=16'hEAC0;
// @36:452
  CFG4 \PrdataNext_iv_0_0[0]  (
	.A(PrdataNext_iv_0_tz[0]),
	.B(CtrlReg[0]),
	.C(DataOut_2_sqmuxa_Z),
	.D(un3_prdatanexten_i),
	.Y(PrdataNext_iv_0_0[0])
);
defparam \PrdataNext_iv_0_0[0] .INIT=16'hEAC0;
// @36:254
  CFG4 NextCountPulse_iv (
	.A(NextCountPulse_iv_4_Z),
	.B(NextCountPulse_0_sqmuxa_7_Z),
	.C(un34_prescale_slv_m),
	.D(NextCountPulse_iv_5_Z),
	.Y(NextCountPulse)
);
defparam NextCountPulse_iv.INIT=16'hFFFE;
// @36:452
  CFG3 \PrdataNext_0_iv[3]  (
	.A(Count[3]),
	.B(DataOut_1_sqmuxa_Z),
	.C(PrdataNext_0_iv_0[3]),
	.Y(PrdataNext[3])
);
defparam \PrdataNext_0_iv[3] .INIT=8'hF8;
// @36:452
  CFG4 \PrdataNext_0_iv[1]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(Count[1]),
	.C(Load_m[1]),
	.D(PrdataNext_0_iv_0[1]),
	.Y(PrdataNext[1])
);
defparam \PrdataNext_0_iv[1] .INIT=16'hFFF8;
// @36:452
  CFG4 \PrdataNext_0_iv[2]  (
	.A(DataOut_1_sqmuxa_Z),
	.B(Count[2]),
	.C(Load_m[2]),
	.D(PrdataNext_0_iv_0[2]),
	.Y(PrdataNext[2])
);
defparam \PrdataNext_0_iv[2] .INIT=16'hFFF8;
// @36:360
  CFG4 un3_nxtrawtimint (
	.A(CountIsZeroReg_Z),
	.B(IntClr_Z),
	.C(countiszero_Z),
	.D(RawTimInt_1z),
	.Y(un3_nxtrawtimint_Z)
);
defparam un3_nxtrawtimint.INIT=16'h3310;
// @36:452
  CFG4 \PrdataNext_iv[0]  (
	.A(DataOut_0_sqmuxa_Z),
	.B(Load[0]),
	.C(PrdataNext_iv_1[0]),
	.D(PrdataNext_iv_0_0[0]),
	.Y(PrdataNext[0])
);
defparam \PrdataNext_iv[0] .INIT=16'hFFF8;
// @36:240
  CFG4 \p_PrescalerSeq.un9_loadenreg  (
	.A(COREABC_C0_0_APB3master_PWDATA[2]),
	.B(un6_ctrlen_Z),
	.C(LoadEnReg_Z),
	.D(Count_0_sqmuxa_Z),
	.Y(un9_loadenreg)
);
defparam \p_PrescalerSeq.un9_loadenreg .INIT=16'hF4F0;
// @36:233
  CFG2 \PreScale_lm_0[9]  (
	.A(un9_loadenreg),
	.B(PreScale_s[9]),
	.Y(PreScale_lm[9])
);
defparam \PreScale_lm_0[9] .INIT=4'h4;
// @36:233
  CFG2 \PreScale_lm_0[8]  (
	.A(un9_loadenreg),
	.B(PreScale_s[8]),
	.Y(PreScale_lm[8])
);
defparam \PreScale_lm_0[8] .INIT=4'h4;
// @36:233
  CFG2 \PreScale_lm_0[7]  (
	.A(un9_loadenreg),
	.B(PreScale_s[7]),
	.Y(PreScale_lm[7])
);
defparam \PreScale_lm_0[7] .INIT=4'h4;
// @36:233
  CFG2 \PreScale_lm_0[6]  (
	.A(un9_loadenreg),
	.B(PreScale_s[6]),
	.Y(PreScale_lm[6])
);
defparam \PreScale_lm_0[6] .INIT=4'h4;
// @36:233
  CFG2 \PreScale_lm_0[5]  (
	.A(un9_loadenreg),
	.B(PreScale_s[5]),
	.Y(PreScale_lm[5])
);
defparam \PreScale_lm_0[5] .INIT=4'h4;
// @36:233
  CFG2 \PreScale_lm_0[4]  (
	.A(un9_loadenreg),
	.B(PreScale_s[4]),
	.Y(PreScale_lm[4])
);
defparam \PreScale_lm_0[4] .INIT=4'h4;
// @36:233
  CFG2 \PreScale_lm_0[3]  (
	.A(un9_loadenreg),
	.B(PreScale_s[3]),
	.Y(PreScale_lm[3])
);
defparam \PreScale_lm_0[3] .INIT=4'h4;
// @36:233
  CFG2 \PreScale_lm_0[2]  (
	.A(un9_loadenreg),
	.B(PreScale_s[2]),
	.Y(PreScale_lm[2])
);
defparam \PreScale_lm_0[2] .INIT=4'h4;
// @36:233
  CFG2 \PreScale_lm_0[1]  (
	.A(un9_loadenreg),
	.B(PreScale_s[1]),
	.Y(PreScale_lm[1])
);
defparam \PreScale_lm_0[1] .INIT=4'h4;
// @37:84
  CFG4 CountPulse_RNIU3AG1 (
	.A(CountPulse_Z),
	.B(CtrlReg[0]),
	.C(Count_0_sqmuxa_Z),
	.D(un9_loadenreg),
	.Y(Counte)
);
defparam CountPulse_RNIU3AG1.INIT=16'hFF08;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreTimer */

module CoreTimer_C0 (
  CtrlReg_0,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  COREABC_C0_0_APB3master_PWDATA,
  iPRDATA_RNI7I3B_0,
  COREABC_C0_0_APB3master_PADDR_2,
  COREABC_C0_0_APB3master_PADDR_1,
  COREABC_C0_0_APB3master_PADDR_0,
  COREABC_C0_0_APB3master_PADDR_6,
  COREABC_C0_0_APB3master_PADDR_7,
  COREABC_C0_0_PRESETN,
  FCCC_C0_0_GL0,
  RawTimInt,
  CoreAPB3_C0_0_APBmslave1_PSELx,
  CoreTimer_C0_0_TIMINT,
  un1_pwrite_m,
  COREABC_C0_0_APB3master_PENABLE,
  COREABC_C0_0_APB3master_PSELx
)
;
output CtrlReg_0 ;
output [15:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input [15:0] COREABC_C0_0_APB3master_PWDATA ;
output iPRDATA_RNI7I3B_0 ;
input COREABC_C0_0_APB3master_PADDR_2 ;
input COREABC_C0_0_APB3master_PADDR_1 ;
input COREABC_C0_0_APB3master_PADDR_0 ;
input COREABC_C0_0_APB3master_PADDR_6 ;
input COREABC_C0_0_APB3master_PADDR_7 ;
input COREABC_C0_0_PRESETN ;
input FCCC_C0_0_GL0 ;
output RawTimInt ;
input CoreAPB3_C0_0_APBmslave1_PSELx ;
output CoreTimer_C0_0_TIMINT ;
input un1_pwrite_m ;
input COREABC_C0_0_APB3master_PENABLE ;
input COREABC_C0_0_APB3master_PSELx ;
wire CtrlReg_0 ;
wire iPRDATA_RNI7I3B_0 ;
wire COREABC_C0_0_APB3master_PADDR_2 ;
wire COREABC_C0_0_APB3master_PADDR_1 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire COREABC_C0_0_APB3master_PADDR_6 ;
wire COREABC_C0_0_APB3master_PADDR_7 ;
wire COREABC_C0_0_PRESETN ;
wire FCCC_C0_0_GL0 ;
wire RawTimInt ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire CoreTimer_C0_0_TIMINT ;
wire un1_pwrite_m ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire COREABC_C0_0_APB3master_PSELx ;
wire GND ;
wire VCC ;
// @37:84
  CoreTimer CoreTimer_C0_0 (
	.COREABC_C0_0_APB3master_PADDR_2(COREABC_C0_0_APB3master_PADDR_2),
	.COREABC_C0_0_APB3master_PADDR_1(COREABC_C0_0_APB3master_PADDR_1),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR_0),
	.COREABC_C0_0_APB3master_PADDR_6(COREABC_C0_0_APB3master_PADDR_6),
	.COREABC_C0_0_APB3master_PADDR_7(COREABC_C0_0_APB3master_PADDR_7),
	.iPRDATA_RNI7I3B_0(iPRDATA_RNI7I3B_0),
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[15:0]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[15:0]),
	.CtrlReg_0(CtrlReg_0),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.un1_pwrite_m(un1_pwrite_m),
	.CoreTimer_C0_0_TIMINT(CoreTimer_C0_0_TIMINT),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.RawTimInt_1z(RawTimInt),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreTimer_C0 */

module FCCC_C0_FCCC_C0_0_FCCC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FCCC_C0_0_LOCK,
  FCCC_C0_0_GL1,
  FCCC_C0_0_GL0
)
;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FCCC_C0_0_LOCK ;
output FCCC_C0_0_GL1 ;
output FCCC_C0_0_GL0 ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_LOCK ;
wire FCCC_C0_0_GL1 ;
wire FCCC_C0_0_GL0 ;
wire [7:0] PRDATA;
wire GL0_net ;
wire GL1_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL2 ;
wire GL3 ;
// @21:107
  CLKINT GL0_INST (
	.Y(FCCC_C0_0_GL0),
	.A(GL0_net)
);
// @21:98
  CLKINT GL1_INST (
	.Y(FCCC_C0_0_GL1),
	.A(GL1_net)
);
//@38:83
//@38:83
// @21:110
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(FCCC_C0_0_LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1_net),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FB8000044D74000F18C6308C271839DEC0404072000301;
defparam CCC_INST.VCOFREQUENCY=800.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0_FCCC_C0_0_FCCC */

module FCCC_C0 (
  FCCC_C0_0_GL0,
  FCCC_C0_0_GL1,
  FCCC_C0_0_LOCK,
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output FCCC_C0_0_GL0 ;
output FCCC_C0_0_GL1 ;
output FCCC_C0_0_LOCK ;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_GL0 ;
wire FCCC_C0_0_GL1 ;
wire FCCC_C0_0_LOCK ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @38:83
  FCCC_C0_FCCC_C0_0_FCCC FCCC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0 */

module I2C_Core (
  i2c_reg_datI,
  ram_data_out,
  i2c_reg_clk,
  i2c_status_out_0,
  i2c_data_out,
  i2c_instruct_sig,
  N_115,
  seq_selected,
  i2c_int,
  Board_J11_c,
  Board_J10_c,
  FCCC_C0_0_GL0,
  COREABC_C0_0_PRESETN,
  i2c_initiate_sig,
  SDAO_sig_i,
  SCLO_sig_i
)
;
input [7:0] i2c_reg_datI ;
input [7:0] ram_data_out ;
input [15:1] i2c_reg_clk ;
output i2c_status_out_0 ;
output [7:0] i2c_data_out ;
input [2:0] i2c_instruct_sig ;
output N_115 ;
input seq_selected ;
output i2c_int ;
input Board_J11_c ;
input Board_J10_c ;
input FCCC_C0_0_GL0 ;
input COREABC_C0_0_PRESETN ;
input i2c_initiate_sig ;
output SDAO_sig_i ;
output SCLO_sig_i ;
wire i2c_status_out_0 ;
wire N_115 ;
wire seq_selected ;
wire i2c_int ;
wire Board_J11_c ;
wire Board_J10_c ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_PRESETN ;
wire i2c_initiate_sig ;
wire SDAO_sig_i ;
wire SCLO_sig_i ;
wire [15:0] i2c_clk_cnt;
wire [0:0] i2c_clk_cnt_lm_0_fast;
wire [2:0] i2c_instr_reg_2_RNO;
wire [2:0] SDA_filt;
wire [1:0] SCLI_sig_history;
wire [1:0] SDAI_sig_history;
wire [2:0] bit_counter;
wire [1:1] bit_counter_7;
wire [2:0] SCL_filt;
wire [2:0] i2c_instr_reg;
wire [0:0] i2c_read_reg;
wire [0:0] i2c_read_reg_5;
wire [16:0] i2c_state_cur;
wire [1:1] status_sig_ns;
wire [13:0] i2c_state_cur_ns;
wire [15:1] i2c_clk_cnt_s;
wire [14:1] un20_i2c_bus_ready_cnt_a_4;
wire [13:1] un14_i2c_clk_cnt_a_4;
wire [7:0] un20_i2c_bus_ready_cnt_0_data_tmp;
wire [7:0] un14_i2c_clk_cnt_0_data_tmp;
wire [14:1] i2c_clk_cnt_cry;
wire [14:1] i2c_clk_cnt_cry_Y;
wire [15:15] i2c_clk_cnt_s_FCO;
wire [15:15] i2c_clk_cnt_s_Y;
wire [9:9] i2c_state_cur_ns_i_i_a2_0_0;
wire [13:13] i2c_state_cur_ns_0_1;
wire [0:0] status_sig_ns_i_a4_1_0;
wire [1:1] status_sig_ns_0_a4_0_1;
wire [0:0] status_sig_ns_i_a3_2;
wire [1:1] status_sig_ns_0_0;
wire [0:0] i2c_state_cur_ns_0_0;
wire [0:0] status_sig_ns_i_0;
wire [1:1] bit_counter_7_0_0;
wire SCLO_sig_Z ;
wire SDAO_sig_Z ;
wire state_handshake_Z ;
wire state_handshake_i_0 ;
wire i2c_bus_ready_Z ;
wire i2c_bus_ready_i ;
wire initiate_last_Z ;
wire GND ;
wire VCC ;
wire N_52_i ;
wire N_119 ;
wire N_118 ;
wire N_188_i ;
wire N_191_i ;
wire un1_i2c_instr_reg_0_sqmuxa_i_a2_RNIU9RT_Z ;
wire N_33_i ;
wire i2c_bus_busy_sig_Z ;
wire N_74_i ;
wire i2c_clk_pulse_Z ;
wire un1_status_sig_2_Z ;
wire un1_i2c_bus_ready_cnt_i ;
wire i2c_bus_ready_0_sqmuxa_Z ;
wire i2c_bus_ready_1_sqmuxa_1_i_Z ;
wire SDAO_sig_6_iv_i ;
wire N_183_i ;
wire did_ack_Z ;
wire did_ack_4 ;
wire un1_i2c_state_cur_7_0_a3_Z ;
wire un1_state_handshake_0_sqmuxa_0_0_Z ;
wire i2c_bus_ready_cnt_Z ;
wire N_72 ;
wire N_485_i ;
wire N_149_i ;
wire N_116_i ;
wire N_155_i ;
wire N_65 ;
wire N_147_i ;
wire SCL_mismatch_Z ;
wire SCL_mismatch_1 ;
wire i2c_clk_cnte ;
wire un1_i2c_clk_cnt_1_sqmuxa_Z ;
wire un20_i2c_bus_ready_cnt_a_4_cry_0 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_0_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_0_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_1 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_1_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_2 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_2_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_3 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_3_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_4 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_4_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_5 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_5_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_6 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_6_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_7 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_7_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_8 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_8_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_9 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_9_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_10 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_10_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_11 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_11_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_12 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_12_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_13 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_13_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_14 ;
wire un20_i2c_bus_ready_cnt_a_4_cry_14_Y ;
wire un14_i2c_clk_cnt_a_4_cry_0 ;
wire un14_i2c_clk_cnt_a_4_cry_0_S ;
wire un14_i2c_clk_cnt_a_4_cry_0_Y ;
wire un14_i2c_clk_cnt_a_4_cry_1 ;
wire un14_i2c_clk_cnt_a_4_cry_1_Y ;
wire un14_i2c_clk_cnt_a_4_cry_2 ;
wire un14_i2c_clk_cnt_a_4_cry_2_Y ;
wire un14_i2c_clk_cnt_a_4_cry_3 ;
wire un14_i2c_clk_cnt_a_4_cry_3_Y ;
wire un14_i2c_clk_cnt_a_4_cry_4 ;
wire un14_i2c_clk_cnt_a_4_cry_4_Y ;
wire un14_i2c_clk_cnt_a_4_cry_5 ;
wire un14_i2c_clk_cnt_a_4_cry_5_Y ;
wire un14_i2c_clk_cnt_a_4_cry_6 ;
wire un14_i2c_clk_cnt_a_4_cry_6_Y ;
wire un14_i2c_clk_cnt_a_4_cry_7 ;
wire un14_i2c_clk_cnt_a_4_cry_7_Y ;
wire un14_i2c_clk_cnt_a_4_cry_8 ;
wire un14_i2c_clk_cnt_a_4_cry_8_Y ;
wire un14_i2c_clk_cnt_a_4_cry_9 ;
wire un14_i2c_clk_cnt_a_4_cry_9_Y ;
wire un14_i2c_clk_cnt_a_4_cry_10 ;
wire un14_i2c_clk_cnt_a_4_cry_10_Y ;
wire un14_i2c_clk_cnt_a_4_cry_11 ;
wire un14_i2c_clk_cnt_a_4_cry_11_Y ;
wire un14_i2c_clk_cnt_a_4_cry_12 ;
wire un14_i2c_clk_cnt_a_4_cry_12_Y ;
wire un14_i2c_clk_cnt_a_4_cry_13 ;
wire un14_i2c_clk_cnt_a_4_cry_13_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_1_RNIGNHQ_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_1_RNIGNHQ_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_2_RNIQUMK1_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_2_RNIQUMK1_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_4_RNICASE2_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_4_RNICASE2_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_6_RNI6Q193_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_6_RNI6Q193_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_8_RNI8E734_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_8_RNI8E734_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_10_RNIE3E25_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_10_RNIE3E25_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_12_RNISSK16_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_12_RNISSK16_Y ;
wire un20_i2c_bus_ready_cnt_a_4_cry_14_RNIHQR07_S ;
wire un20_i2c_bus_ready_cnt_a_4_cry_14_RNIHQR07_Y ;
wire un14_i2c_clk_cnt_a_4_cry_1_RNIGEK41_S ;
wire un14_i2c_clk_cnt_a_4_cry_1_RNIGEK41_Y ;
wire un14_i2c_clk_cnt_a_4_cry_2_RNIO1VI2_S ;
wire un14_i2c_clk_cnt_a_4_cry_2_RNIO1VI2_Y ;
wire un14_i2c_clk_cnt_a_4_cry_4_RNI8P914_S ;
wire un14_i2c_clk_cnt_a_4_cry_4_RNI8P914_Y ;
wire un14_i2c_clk_cnt_a_4_cry_6_RNI0LKF5_S ;
wire un14_i2c_clk_cnt_a_4_cry_6_RNI0LKF5_Y ;
wire un14_i2c_clk_cnt_a_4_cry_8_RNI0LVT6_S ;
wire un14_i2c_clk_cnt_a_4_cry_8_RNI0LVT6_Y ;
wire un14_i2c_clk_cnt_a_4_cry_10_RNI4KNM7_S ;
wire un14_i2c_clk_cnt_a_4_cry_10_RNI4KNM7_Y ;
wire un14_i2c_clk_cnt_a_4_cry_12_RNIGNFF8_S ;
wire un14_i2c_clk_cnt_a_4_cry_12_RNIGNFF8_Y ;
wire un14_i2c_clk_cnt_a_4_cry_13_RNIN8669_S ;
wire un14_i2c_clk_cnt_a_4_cry_13_RNIN8669_Y ;
wire i2c_clk_cnt_s_834_FCO ;
wire i2c_clk_cnt_s_834_S ;
wire i2c_clk_cnt_s_834_Y ;
wire un15_bit_to_sda_7_i_m2_1_0_co1_3 ;
wire un15_bit_to_sda_7_i_m2_1_0_wmux_8_S ;
wire N_136 ;
wire un15_bit_to_sda_7_i_m2_1_0_y3 ;
wire un15_bit_to_sda_7_i_m2_1_0_y1 ;
wire un15_bit_to_sda_7_i_m2_1_0_y0_3 ;
wire un15_bit_to_sda_7_i_m2_1_0_co0_3 ;
wire un15_bit_to_sda_7_i_m2_1_0_wmux_7_S ;
wire un15_bit_to_sda_7_i_m2_1_0_y5 ;
wire un15_bit_to_sda_7_i_m2_1_0_y7 ;
wire un15_bit_to_sda_7_i_m2_1_0_co1_2 ;
wire un15_bit_to_sda_7_i_m2_1_0_wmux_6_S ;
wire un15_bit_to_sda_7_i_m2_1_0_y0_2 ;
wire un15_bit_to_sda_7_i_m2_1_0_co0_2 ;
wire un15_bit_to_sda_7_i_m2_1_0_wmux_5_S ;
wire un15_bit_to_sda_7_i_m2_1_0_co1_1 ;
wire un15_bit_to_sda_7_i_m2_1_0_wmux_4_S ;
wire un15_bit_to_sda_7_i_m2_1_0_y0_1 ;
wire un15_bit_to_sda_7_i_m2_1_0_co0_1 ;
wire un15_bit_to_sda_7_i_m2_1_0_wmux_3_S ;
wire un15_bit_to_sda_7_i_m2_1_0_co1_0 ;
wire un15_bit_to_sda_7_i_m2_1_0_wmux_2_S ;
wire un15_bit_to_sda_7_i_m2_1_0_y0_0 ;
wire un15_bit_to_sda_7_i_m2_1_0_co0_0 ;
wire un15_bit_to_sda_7_i_m2_1_0_wmux_1_S ;
wire un15_bit_to_sda_7_i_m2_1_0_co1 ;
wire un15_bit_to_sda_7_i_m2_1_0_wmux_0_S ;
wire un15_bit_to_sda_7_i_m2_1_0_y0 ;
wire un15_bit_to_sda_7_i_m2_1_0_co0 ;
wire un15_bit_to_sda_7_i_m2_1_0_wmux_S ;
wire N_209 ;
wire N_205 ;
wire N_230 ;
wire N_178 ;
wire N_124 ;
wire N_171_i ;
wire N_144 ;
wire N_151 ;
wire N_120 ;
wire un1_i2c_bus_ready_1_sqmuxa_1_1_Z ;
wire un1_i2c_bus_ready_1_sqmuxa_1_Z ;
wire un40_i2c_state_cur ;
wire un2_bit_to_sda_i ;
wire N_242_i ;
wire un15_bit_to_sda_i_m_0 ;
wire un1_scl_mismatch_tz_Z ;
wire N_303_i ;
wire N_179_1 ;
wire N_175 ;
wire N_195 ;
wire N_117 ;
wire un1_i2c_state_cur_11_0_a3_0_0_a2_2_Z ;
wire N_143 ;
wire N_68_i ;
wire N_258_i ;
wire N_497 ;
wire N_493 ;
wire N_165 ;
wire N_174 ;
wire N_204_li ;
wire N_177_1 ;
wire N_490 ;
wire N_249 ;
wire N_203_i ;
wire N_228 ;
wire N_148 ;
wire N_309 ;
wire N_308 ;
wire N_307 ;
wire N_306 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
  CFG1 SCLO_sig_RNIPUP8 (
	.A(SCLO_sig_Z),
	.Y(SCLO_sig_i)
);
defparam SCLO_sig_RNIPUP8.INIT=2'h1;
  CFG1 SDAO_sig_RNIFDPB (
	.A(SDAO_sig_Z),
	.Y(SDAO_sig_i)
);
defparam SDAO_sig_RNIFDPB.INIT=2'h1;
  CFG1 state_handshake_RNO (
	.A(state_handshake_Z),
	.Y(state_handshake_i_0)
);
defparam state_handshake_RNO.INIT=2'h1;
  CFG1 i2c_bus_ready_cnt_RNO (
	.A(i2c_bus_ready_Z),
	.Y(i2c_bus_ready_i)
);
defparam i2c_bus_ready_cnt_RNO.INIT=2'h1;
// @24:242
  CFG1 \i2c_clk_cnt_lm_0_fast[0]  (
	.A(i2c_clk_cnt[0]),
	.Y(i2c_clk_cnt_lm_0_fast[0])
);
defparam \i2c_clk_cnt_lm_0_fast[0] .INIT=2'h1;
// @42:184
  CFG3 \i2c_instr_reg_2_RNO[2]  (
	.A(initiate_last_Z),
	.B(i2c_initiate_sig),
	.C(i2c_instruct_sig[2]),
	.Y(i2c_instr_reg_2_RNO[2])
);
defparam \i2c_instr_reg_2_RNO[2] .INIT=8'h40;
// @42:184
  CFG3 \i2c_instr_reg_2_RNO[1]  (
	.A(initiate_last_Z),
	.B(i2c_initiate_sig),
	.C(i2c_instruct_sig[1]),
	.Y(i2c_instr_reg_2_RNO[1])
);
defparam \i2c_instr_reg_2_RNO[1] .INIT=8'h40;
// @42:184
  CFG3 \i2c_instr_reg_2_RNO[0]  (
	.A(initiate_last_Z),
	.B(i2c_initiate_sig),
	.C(i2c_instruct_sig[0]),
	.Y(i2c_instr_reg_2_RNO[0])
);
defparam \i2c_instr_reg_2_RNO[0] .INIT=8'h40;
// @24:136
  SLE \SDA_filt[1]  (
	.Q(SDA_filt[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SDA_filt[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:136
  SLE \SDA_filt[2]  (
	.Q(SDA_filt[2]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SDA_filt[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_read_reg[5]  (
	.Q(i2c_data_out[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_data_out[3]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_read_reg[6]  (
	.Q(i2c_data_out[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_data_out[4]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_read_reg[7]  (
	.Q(i2c_data_out[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_data_out[5]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_read_reg[8]  (
	.Q(i2c_data_out[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_data_out[6]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:136
  SLE \SCLI_sig_history[0]  (
	.Q(SCLI_sig_history[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_119),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:136
  SLE \SCLI_sig_history[1]  (
	.Q(SCLI_sig_history[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SCLI_sig_history[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:136
  SLE \SDAI_sig_history[0]  (
	.Q(SDAI_sig_history[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_118),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:136
  SLE \SDAI_sig_history[1]  (
	.Q(SDAI_sig_history[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SDAI_sig_history[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \bit_counter[0]  (
	.Q(bit_counter[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_188_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \bit_counter[1]  (
	.Q(bit_counter[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(bit_counter_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \bit_counter[2]  (
	.Q(bit_counter[2]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_191_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:136
  SLE \SCL_filt[0]  (
	.Q(SCL_filt[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Board_J10_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:136
  SLE \SCL_filt[1]  (
	.Q(SCL_filt[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SCL_filt[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:136
  SLE \SCL_filt[2]  (
	.Q(SCL_filt[2]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SCL_filt[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:136
  SLE \SDA_filt[0]  (
	.Q(SDA_filt[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Board_J11_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:184
  SLE \i2c_instr_reg_2[0]  (
	.Q(i2c_instr_reg[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_instr_reg_2_RNO[0]),
	.EN(un1_i2c_instr_reg_0_sqmuxa_i_a2_RNIU9RT_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:184
  SLE \i2c_instr_reg_2[1]  (
	.Q(i2c_instr_reg[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_instr_reg_2_RNO[1]),
	.EN(un1_i2c_instr_reg_0_sqmuxa_i_a2_RNIU9RT_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:184
  SLE \i2c_instr_reg_2[2]  (
	.Q(i2c_instr_reg[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_instr_reg_2_RNO[2]),
	.EN(un1_i2c_instr_reg_0_sqmuxa_i_a2_RNIU9RT_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_read_reg[0]  (
	.Q(i2c_read_reg[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_read_reg_5[0]),
	.EN(N_33_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_read_reg[1]  (
	.Q(i2c_data_out[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_read_reg[0]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_read_reg[2]  (
	.Q(i2c_data_out[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_data_out[0]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_read_reg[3]  (
	.Q(i2c_data_out[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_data_out[1]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_read_reg[4]  (
	.Q(i2c_data_out[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_data_out[2]),
	.EN(N_52_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:179
  SLE i2c_bus_busy_sig (
	.Q(i2c_bus_busy_sig_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SDAI_sig_history[1]),
	.EN(N_74_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:242
  SLE i2c_clk_pulse (
	.Q(i2c_clk_pulse_Z),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_status_sig_2_Z),
	.EN(un1_i2c_bus_ready_cnt_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:242
  SLE i2c_bus_ready (
	.Q(i2c_bus_ready_Z),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_bus_ready_0_sqmuxa_Z),
	.EN(i2c_bus_ready_1_sqmuxa_1_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE SDAO_sig (
	.Q(SDAO_sig_Z),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SDAO_sig_6_iv_i),
	.EN(N_183_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE did_ack (
	.Q(did_ack_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(did_ack_4),
	.EN(i2c_state_cur[16]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE SCLO_sig (
	.Q(SCLO_sig_Z),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_i2c_state_cur_7_0_a3_Z),
	.EN(N_183_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE state_handshake (
	.Q(state_handshake_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(state_handshake_i_0),
	.EN(un1_state_handshake_0_sqmuxa_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:179
  SLE i2c_bus_ready_cnt (
	.Q(i2c_bus_ready_cnt_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_bus_ready_i),
	.EN(N_72),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \status_sig[0]  (
	.Q(i2c_status_out_0),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_485_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \status_sig[1]  (
	.Q(i2c_int),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(status_sig_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[14]  (
	.Q(i2c_state_cur[14]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_149_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[13]  (
	.Q(i2c_state_cur[13]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_state_cur[14]),
	.EN(N_116_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[12]  (
	.Q(i2c_state_cur[12]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_state_cur[13]),
	.EN(N_116_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[11]  (
	.Q(i2c_state_cur[11]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_155_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[10]  (
	.Q(i2c_state_cur[10]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_state_cur[11]),
	.EN(N_116_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[9]  (
	.Q(i2c_state_cur[9]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_state_cur[10]),
	.EN(N_116_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[8]  (
	.Q(i2c_state_cur[8]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_state_cur[9]),
	.EN(N_116_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[7]  (
	.Q(i2c_state_cur[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_65),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[6]  (
	.Q(i2c_state_cur[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_state_cur[7]),
	.EN(N_116_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[5]  (
	.Q(i2c_state_cur[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_state_cur[6]),
	.EN(N_116_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[4]  (
	.Q(i2c_state_cur[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_state_cur[5]),
	.EN(N_116_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[3]  (
	.Q(i2c_state_cur[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_state_cur_ns[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[2]  (
	.Q(i2c_state_cur[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_state_cur[3]),
	.EN(N_116_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[1]  (
	.Q(i2c_state_cur[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_state_cur[2]),
	.EN(N_116_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[0]  (
	.Q(i2c_state_cur[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_state_cur[1]),
	.EN(N_116_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[16]  (
	.Q(i2c_state_cur[16]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_state_cur_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE \i2c_state_cur[15]  (
	.Q(i2c_state_cur[15]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_147_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:287
  SLE initiate_last (
	.Q(initiate_last_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_initiate_sig),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE SCL_mismatch (
	.Q(SCL_mismatch_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(SCL_mismatch_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:242
  SLE \i2c_clk_cnt[0]  (
	.Q(i2c_clk_cnt[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_lm_0_fast[0]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[1]  (
	.Q(i2c_clk_cnt[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[1]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[2]  (
	.Q(i2c_clk_cnt[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[2]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[3]  (
	.Q(i2c_clk_cnt[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[3]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[4]  (
	.Q(i2c_clk_cnt[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[4]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[5]  (
	.Q(i2c_clk_cnt[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[5]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[6]  (
	.Q(i2c_clk_cnt[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[6]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[7]  (
	.Q(i2c_clk_cnt[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[7]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[8]  (
	.Q(i2c_clk_cnt[8]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[8]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[9]  (
	.Q(i2c_clk_cnt[9]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[9]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[10]  (
	.Q(i2c_clk_cnt[10]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[10]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[11]  (
	.Q(i2c_clk_cnt[11]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[11]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[12]  (
	.Q(i2c_clk_cnt[12]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[12]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[13]  (
	.Q(i2c_clk_cnt[13]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[13]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[14]  (
	.Q(i2c_clk_cnt[14]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[14]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:242
  SLE \i2c_clk_cnt[15]  (
	.Q(i2c_clk_cnt[15]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_clk_cnt_s[15]),
	.EN(i2c_clk_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_0  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_0),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_0_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_0_Y),
	.B(i2c_reg_clk[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_0 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_1  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_1),
	.S(un20_i2c_bus_ready_cnt_a_4[1]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_1_Y),
	.B(i2c_reg_clk[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_0)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_1 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_2  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_2),
	.S(un20_i2c_bus_ready_cnt_a_4[2]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_2_Y),
	.B(i2c_reg_clk[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_1)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_2 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_3  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_3),
	.S(un20_i2c_bus_ready_cnt_a_4[3]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_3_Y),
	.B(i2c_reg_clk[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_2)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_3 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_4  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_4),
	.S(un20_i2c_bus_ready_cnt_a_4[4]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_4_Y),
	.B(i2c_reg_clk[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_3)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_4 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_5  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_5),
	.S(un20_i2c_bus_ready_cnt_a_4[5]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_5_Y),
	.B(i2c_reg_clk[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_4)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_5 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_6  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_6),
	.S(un20_i2c_bus_ready_cnt_a_4[6]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_6_Y),
	.B(i2c_reg_clk[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_5)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_6 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_7  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_7),
	.S(un20_i2c_bus_ready_cnt_a_4[7]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_7_Y),
	.B(i2c_reg_clk[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_6)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_7 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_8  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_8),
	.S(un20_i2c_bus_ready_cnt_a_4[8]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_8_Y),
	.B(i2c_reg_clk[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_7)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_8 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_9  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_9),
	.S(un20_i2c_bus_ready_cnt_a_4[9]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_9_Y),
	.B(i2c_reg_clk[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_8)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_9 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_10  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_10),
	.S(un20_i2c_bus_ready_cnt_a_4[10]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_10_Y),
	.B(i2c_reg_clk[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_9)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_10 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_11  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_11),
	.S(un20_i2c_bus_ready_cnt_a_4[11]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_11_Y),
	.B(i2c_reg_clk[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_10)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_11 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_12  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_12),
	.S(un20_i2c_bus_ready_cnt_a_4[12]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_12_Y),
	.B(i2c_reg_clk[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_11)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_12 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_13  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_13),
	.S(un20_i2c_bus_ready_cnt_a_4[13]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_13_Y),
	.B(i2c_reg_clk[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_12)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_13 .INIT=20'h65500;
// @24:258
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_14  (
	.FCO(un20_i2c_bus_ready_cnt_a_4_cry_14),
	.S(un20_i2c_bus_ready_cnt_a_4[14]),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_14_Y),
	.B(i2c_reg_clk[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un20_i2c_bus_ready_cnt_a_4_cry_13)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_14 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_0  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_0),
	.S(un14_i2c_clk_cnt_a_4_cry_0_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_0_Y),
	.B(i2c_reg_clk[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_0 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_1  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_1),
	.S(un14_i2c_clk_cnt_a_4[1]),
	.Y(un14_i2c_clk_cnt_a_4_cry_1_Y),
	.B(i2c_reg_clk[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_0)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_1 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_2  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_2),
	.S(un14_i2c_clk_cnt_a_4[2]),
	.Y(un14_i2c_clk_cnt_a_4_cry_2_Y),
	.B(i2c_reg_clk[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_1)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_2 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_3  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_3),
	.S(un14_i2c_clk_cnt_a_4[3]),
	.Y(un14_i2c_clk_cnt_a_4_cry_3_Y),
	.B(i2c_reg_clk[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_2)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_3 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_4  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_4),
	.S(un14_i2c_clk_cnt_a_4[4]),
	.Y(un14_i2c_clk_cnt_a_4_cry_4_Y),
	.B(i2c_reg_clk[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_3)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_4 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_5  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_5),
	.S(un14_i2c_clk_cnt_a_4[5]),
	.Y(un14_i2c_clk_cnt_a_4_cry_5_Y),
	.B(i2c_reg_clk[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_4)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_5 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_6  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_6),
	.S(un14_i2c_clk_cnt_a_4[6]),
	.Y(un14_i2c_clk_cnt_a_4_cry_6_Y),
	.B(i2c_reg_clk[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_5)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_6 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_7  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_7),
	.S(un14_i2c_clk_cnt_a_4[7]),
	.Y(un14_i2c_clk_cnt_a_4_cry_7_Y),
	.B(i2c_reg_clk[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_6)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_7 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_8  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_8),
	.S(un14_i2c_clk_cnt_a_4[8]),
	.Y(un14_i2c_clk_cnt_a_4_cry_8_Y),
	.B(i2c_reg_clk[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_7)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_8 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_9  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_9),
	.S(un14_i2c_clk_cnt_a_4[9]),
	.Y(un14_i2c_clk_cnt_a_4_cry_9_Y),
	.B(i2c_reg_clk[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_8)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_9 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_10  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_10),
	.S(un14_i2c_clk_cnt_a_4[10]),
	.Y(un14_i2c_clk_cnt_a_4_cry_10_Y),
	.B(i2c_reg_clk[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_9)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_10 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_11  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_11),
	.S(un14_i2c_clk_cnt_a_4[11]),
	.Y(un14_i2c_clk_cnt_a_4_cry_11_Y),
	.B(i2c_reg_clk[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_10)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_11 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_12  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_12),
	.S(un14_i2c_clk_cnt_a_4[12]),
	.Y(un14_i2c_clk_cnt_a_4_cry_12_Y),
	.B(i2c_reg_clk[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_11)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_12 .INIT=20'h65500;
// @24:266
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_13  (
	.FCO(un14_i2c_clk_cnt_a_4_cry_13),
	.S(un14_i2c_clk_cnt_a_4[13]),
	.Y(un14_i2c_clk_cnt_a_4_cry_13_Y),
	.B(i2c_reg_clk[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_a_4_cry_12)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_13 .INIT=20'h65500;
// @42:184
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_1_RNIGNHQ  (
	.FCO(un20_i2c_bus_ready_cnt_0_data_tmp[0]),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_1_RNIGNHQ_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_1_RNIGNHQ_Y),
	.B(i2c_clk_cnt[0]),
	.C(i2c_clk_cnt[1]),
	.D(un20_i2c_bus_ready_cnt_a_4[1]),
	.A(i2c_reg_clk[1]),
	.FCI(GND)
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_1_RNIGNHQ .INIT=20'h64182;
// @42:184
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_2_RNIQUMK1  (
	.FCO(un20_i2c_bus_ready_cnt_0_data_tmp[1]),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_2_RNIQUMK1_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_2_RNIQUMK1_Y),
	.B(i2c_clk_cnt[2]),
	.C(i2c_clk_cnt[3]),
	.D(un20_i2c_bus_ready_cnt_a_4[2]),
	.A(un20_i2c_bus_ready_cnt_a_4[3]),
	.FCI(un20_i2c_bus_ready_cnt_0_data_tmp[0])
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_2_RNIQUMK1 .INIT=20'h68421;
// @42:184
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_4_RNICASE2  (
	.FCO(un20_i2c_bus_ready_cnt_0_data_tmp[2]),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_4_RNICASE2_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_4_RNICASE2_Y),
	.B(i2c_clk_cnt[4]),
	.C(i2c_clk_cnt[5]),
	.D(un20_i2c_bus_ready_cnt_a_4[4]),
	.A(un20_i2c_bus_ready_cnt_a_4[5]),
	.FCI(un20_i2c_bus_ready_cnt_0_data_tmp[1])
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_4_RNICASE2 .INIT=20'h68421;
// @42:184
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_6_RNI6Q193  (
	.FCO(un20_i2c_bus_ready_cnt_0_data_tmp[3]),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_6_RNI6Q193_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_6_RNI6Q193_Y),
	.B(i2c_clk_cnt[6]),
	.C(i2c_clk_cnt[7]),
	.D(un20_i2c_bus_ready_cnt_a_4[6]),
	.A(un20_i2c_bus_ready_cnt_a_4[7]),
	.FCI(un20_i2c_bus_ready_cnt_0_data_tmp[2])
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_6_RNI6Q193 .INIT=20'h68421;
// @42:184
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_8_RNI8E734  (
	.FCO(un20_i2c_bus_ready_cnt_0_data_tmp[4]),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_8_RNI8E734_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_8_RNI8E734_Y),
	.B(i2c_clk_cnt[8]),
	.C(i2c_clk_cnt[9]),
	.D(un20_i2c_bus_ready_cnt_a_4[8]),
	.A(un20_i2c_bus_ready_cnt_a_4[9]),
	.FCI(un20_i2c_bus_ready_cnt_0_data_tmp[3])
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_8_RNI8E734 .INIT=20'h68421;
// @42:184
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_10_RNIE3E25  (
	.FCO(un20_i2c_bus_ready_cnt_0_data_tmp[5]),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_10_RNIE3E25_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_10_RNIE3E25_Y),
	.B(i2c_clk_cnt[10]),
	.C(i2c_clk_cnt[11]),
	.D(un20_i2c_bus_ready_cnt_a_4[10]),
	.A(un20_i2c_bus_ready_cnt_a_4[11]),
	.FCI(un20_i2c_bus_ready_cnt_0_data_tmp[4])
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_10_RNIE3E25 .INIT=20'h68421;
// @42:184
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_12_RNISSK16  (
	.FCO(un20_i2c_bus_ready_cnt_0_data_tmp[6]),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_12_RNISSK16_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_12_RNISSK16_Y),
	.B(i2c_clk_cnt[12]),
	.C(i2c_clk_cnt[13]),
	.D(un20_i2c_bus_ready_cnt_a_4[12]),
	.A(un20_i2c_bus_ready_cnt_a_4[13]),
	.FCI(un20_i2c_bus_ready_cnt_0_data_tmp[5])
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_12_RNISSK16 .INIT=20'h68421;
// @42:184
  ARI1 \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_14_RNIHQR07  (
	.FCO(un20_i2c_bus_ready_cnt_0_data_tmp[7]),
	.S(un20_i2c_bus_ready_cnt_a_4_cry_14_RNIHQR07_S),
	.Y(un20_i2c_bus_ready_cnt_a_4_cry_14_RNIHQR07_Y),
	.B(i2c_clk_cnt[14]),
	.C(i2c_clk_cnt[15]),
	.D(un20_i2c_bus_ready_cnt_a_4[14]),
	.A(un20_i2c_bus_ready_cnt_a_4_cry_14),
	.FCI(un20_i2c_bus_ready_cnt_0_data_tmp[6])
);
defparam \p_i2c_clock_gen.un20_i2c_bus_ready_cnt_a_4_cry_14_RNIHQR07 .INIT=20'h62184;
// @42:184
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_1_RNIGEK41  (
	.FCO(un14_i2c_clk_cnt_0_data_tmp[0]),
	.S(un14_i2c_clk_cnt_a_4_cry_1_RNIGEK41_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_1_RNIGEK41_Y),
	.B(i2c_clk_cnt[0]),
	.C(i2c_clk_cnt[1]),
	.D(un14_i2c_clk_cnt_a_4[1]),
	.A(i2c_reg_clk[2]),
	.FCI(GND)
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_1_RNIGEK41 .INIT=20'h64182;
// @42:184
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_2_RNIO1VI2  (
	.FCO(un14_i2c_clk_cnt_0_data_tmp[1]),
	.S(un14_i2c_clk_cnt_a_4_cry_2_RNIO1VI2_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_2_RNIO1VI2_Y),
	.B(i2c_clk_cnt[2]),
	.C(i2c_clk_cnt[3]),
	.D(un14_i2c_clk_cnt_a_4[2]),
	.A(un14_i2c_clk_cnt_a_4[3]),
	.FCI(un14_i2c_clk_cnt_0_data_tmp[0])
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_2_RNIO1VI2 .INIT=20'h68421;
// @42:184
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_4_RNI8P914  (
	.FCO(un14_i2c_clk_cnt_0_data_tmp[2]),
	.S(un14_i2c_clk_cnt_a_4_cry_4_RNI8P914_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_4_RNI8P914_Y),
	.B(i2c_clk_cnt[4]),
	.C(i2c_clk_cnt[5]),
	.D(un14_i2c_clk_cnt_a_4[4]),
	.A(un14_i2c_clk_cnt_a_4[5]),
	.FCI(un14_i2c_clk_cnt_0_data_tmp[1])
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_4_RNI8P914 .INIT=20'h68421;
// @42:184
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_6_RNI0LKF5  (
	.FCO(un14_i2c_clk_cnt_0_data_tmp[3]),
	.S(un14_i2c_clk_cnt_a_4_cry_6_RNI0LKF5_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_6_RNI0LKF5_Y),
	.B(i2c_clk_cnt[6]),
	.C(i2c_clk_cnt[7]),
	.D(un14_i2c_clk_cnt_a_4[6]),
	.A(un14_i2c_clk_cnt_a_4[7]),
	.FCI(un14_i2c_clk_cnt_0_data_tmp[2])
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_6_RNI0LKF5 .INIT=20'h68421;
// @42:184
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_8_RNI0LVT6  (
	.FCO(un14_i2c_clk_cnt_0_data_tmp[4]),
	.S(un14_i2c_clk_cnt_a_4_cry_8_RNI0LVT6_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_8_RNI0LVT6_Y),
	.B(i2c_clk_cnt[8]),
	.C(i2c_clk_cnt[9]),
	.D(un14_i2c_clk_cnt_a_4[8]),
	.A(un14_i2c_clk_cnt_a_4[9]),
	.FCI(un14_i2c_clk_cnt_0_data_tmp[3])
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_8_RNI0LVT6 .INIT=20'h68421;
// @42:184
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_10_RNI4KNM7  (
	.FCO(un14_i2c_clk_cnt_0_data_tmp[5]),
	.S(un14_i2c_clk_cnt_a_4_cry_10_RNI4KNM7_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_10_RNI4KNM7_Y),
	.B(i2c_clk_cnt[10]),
	.C(i2c_clk_cnt[11]),
	.D(un14_i2c_clk_cnt_a_4[10]),
	.A(un14_i2c_clk_cnt_a_4[11]),
	.FCI(un14_i2c_clk_cnt_0_data_tmp[4])
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_10_RNI4KNM7 .INIT=20'h68421;
// @42:184
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_12_RNIGNFF8  (
	.FCO(un14_i2c_clk_cnt_0_data_tmp[6]),
	.S(un14_i2c_clk_cnt_a_4_cry_12_RNIGNFF8_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_12_RNIGNFF8_Y),
	.B(i2c_clk_cnt[12]),
	.C(i2c_clk_cnt[13]),
	.D(un14_i2c_clk_cnt_a_4[12]),
	.A(un14_i2c_clk_cnt_a_4[13]),
	.FCI(un14_i2c_clk_cnt_0_data_tmp[5])
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_12_RNIGNFF8 .INIT=20'h68421;
// @42:184
  ARI1 \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_13_RNIN8669  (
	.FCO(un14_i2c_clk_cnt_0_data_tmp[7]),
	.S(un14_i2c_clk_cnt_a_4_cry_13_RNIN8669_S),
	.Y(un14_i2c_clk_cnt_a_4_cry_13_RNIN8669_Y),
	.B(i2c_clk_cnt[14]),
	.C(i2c_clk_cnt[15]),
	.D(un14_i2c_clk_cnt_a_4_cry_13),
	.A(VCC),
	.FCI(un14_i2c_clk_cnt_0_data_tmp[6])
);
defparam \p_i2c_clock_gen.un14_i2c_clk_cnt_a_4_cry_13_RNIN8669 .INIT=20'h61800;
// @24:242
  ARI1 i2c_clk_cnt_s_834 (
	.FCO(i2c_clk_cnt_s_834_FCO),
	.S(i2c_clk_cnt_s_834_S),
	.Y(i2c_clk_cnt_s_834_Y),
	.B(i2c_clk_cnt[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam i2c_clk_cnt_s_834.INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[1]  (
	.FCO(i2c_clk_cnt_cry[1]),
	.S(i2c_clk_cnt_s[1]),
	.Y(i2c_clk_cnt_cry_Y[1]),
	.B(i2c_clk_cnt[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_s_834_FCO)
);
defparam \i2c_clk_cnt_cry[1] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[2]  (
	.FCO(i2c_clk_cnt_cry[2]),
	.S(i2c_clk_cnt_s[2]),
	.Y(i2c_clk_cnt_cry_Y[2]),
	.B(i2c_clk_cnt[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[1])
);
defparam \i2c_clk_cnt_cry[2] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[3]  (
	.FCO(i2c_clk_cnt_cry[3]),
	.S(i2c_clk_cnt_s[3]),
	.Y(i2c_clk_cnt_cry_Y[3]),
	.B(i2c_clk_cnt[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[2])
);
defparam \i2c_clk_cnt_cry[3] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[4]  (
	.FCO(i2c_clk_cnt_cry[4]),
	.S(i2c_clk_cnt_s[4]),
	.Y(i2c_clk_cnt_cry_Y[4]),
	.B(i2c_clk_cnt[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[3])
);
defparam \i2c_clk_cnt_cry[4] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[5]  (
	.FCO(i2c_clk_cnt_cry[5]),
	.S(i2c_clk_cnt_s[5]),
	.Y(i2c_clk_cnt_cry_Y[5]),
	.B(i2c_clk_cnt[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[4])
);
defparam \i2c_clk_cnt_cry[5] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[6]  (
	.FCO(i2c_clk_cnt_cry[6]),
	.S(i2c_clk_cnt_s[6]),
	.Y(i2c_clk_cnt_cry_Y[6]),
	.B(i2c_clk_cnt[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[5])
);
defparam \i2c_clk_cnt_cry[6] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[7]  (
	.FCO(i2c_clk_cnt_cry[7]),
	.S(i2c_clk_cnt_s[7]),
	.Y(i2c_clk_cnt_cry_Y[7]),
	.B(i2c_clk_cnt[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[6])
);
defparam \i2c_clk_cnt_cry[7] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[8]  (
	.FCO(i2c_clk_cnt_cry[8]),
	.S(i2c_clk_cnt_s[8]),
	.Y(i2c_clk_cnt_cry_Y[8]),
	.B(i2c_clk_cnt[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[7])
);
defparam \i2c_clk_cnt_cry[8] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[9]  (
	.FCO(i2c_clk_cnt_cry[9]),
	.S(i2c_clk_cnt_s[9]),
	.Y(i2c_clk_cnt_cry_Y[9]),
	.B(i2c_clk_cnt[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[8])
);
defparam \i2c_clk_cnt_cry[9] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[10]  (
	.FCO(i2c_clk_cnt_cry[10]),
	.S(i2c_clk_cnt_s[10]),
	.Y(i2c_clk_cnt_cry_Y[10]),
	.B(i2c_clk_cnt[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[9])
);
defparam \i2c_clk_cnt_cry[10] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[11]  (
	.FCO(i2c_clk_cnt_cry[11]),
	.S(i2c_clk_cnt_s[11]),
	.Y(i2c_clk_cnt_cry_Y[11]),
	.B(i2c_clk_cnt[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[10])
);
defparam \i2c_clk_cnt_cry[11] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[12]  (
	.FCO(i2c_clk_cnt_cry[12]),
	.S(i2c_clk_cnt_s[12]),
	.Y(i2c_clk_cnt_cry_Y[12]),
	.B(i2c_clk_cnt[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[11])
);
defparam \i2c_clk_cnt_cry[12] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[13]  (
	.FCO(i2c_clk_cnt_cry[13]),
	.S(i2c_clk_cnt_s[13]),
	.Y(i2c_clk_cnt_cry_Y[13]),
	.B(i2c_clk_cnt[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[12])
);
defparam \i2c_clk_cnt_cry[13] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_s[15]  (
	.FCO(i2c_clk_cnt_s_FCO[15]),
	.S(i2c_clk_cnt_s[15]),
	.Y(i2c_clk_cnt_s_Y[15]),
	.B(i2c_clk_cnt[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[14])
);
defparam \i2c_clk_cnt_s[15] .INIT=20'h4AA00;
// @24:242
  ARI1 \i2c_clk_cnt_cry[14]  (
	.FCO(i2c_clk_cnt_cry[14]),
	.S(i2c_clk_cnt_s[14]),
	.Y(i2c_clk_cnt_cry_Y[14]),
	.B(i2c_clk_cnt[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[13])
);
defparam \i2c_clk_cnt_cry[14] .INIT=20'h4AA00;
// @24:455
  ARI1 un15_bit_to_sda_7_i_m2_1_0_wmux_8 (
	.FCO(un15_bit_to_sda_7_i_m2_1_0_co1_3),
	.S(un15_bit_to_sda_7_i_m2_1_0_wmux_8_S),
	.Y(N_136),
	.B(un15_bit_to_sda_7_i_m2_1_0_y3),
	.C(un15_bit_to_sda_7_i_m2_1_0_y1),
	.D(bit_counter[2]),
	.A(un15_bit_to_sda_7_i_m2_1_0_y0_3),
	.FCI(un15_bit_to_sda_7_i_m2_1_0_co0_3)
);
defparam un15_bit_to_sda_7_i_m2_1_0_wmux_8.INIT=20'h0FA0C;
// @24:455
  ARI1 un15_bit_to_sda_7_i_m2_1_0_wmux_7 (
	.FCO(un15_bit_to_sda_7_i_m2_1_0_co0_3),
	.S(un15_bit_to_sda_7_i_m2_1_0_wmux_7_S),
	.Y(un15_bit_to_sda_7_i_m2_1_0_y0_3),
	.B(un15_bit_to_sda_7_i_m2_1_0_y5),
	.C(seq_selected),
	.D(bit_counter[2]),
	.A(un15_bit_to_sda_7_i_m2_1_0_y7),
	.FCI(un15_bit_to_sda_7_i_m2_1_0_co1_2)
);
defparam un15_bit_to_sda_7_i_m2_1_0_wmux_7.INIT=20'h0EC2C;
// @24:455
  ARI1 un15_bit_to_sda_7_i_m2_1_0_wmux_6 (
	.FCO(un15_bit_to_sda_7_i_m2_1_0_co1_2),
	.S(un15_bit_to_sda_7_i_m2_1_0_wmux_6_S),
	.Y(un15_bit_to_sda_7_i_m2_1_0_y7),
	.B(bit_counter[0]),
	.C(ram_data_out[5]),
	.D(ram_data_out[7]),
	.A(un15_bit_to_sda_7_i_m2_1_0_y0_2),
	.FCI(un15_bit_to_sda_7_i_m2_1_0_co0_2)
);
defparam un15_bit_to_sda_7_i_m2_1_0_wmux_6.INIT=20'h0F588;
// @24:455
  ARI1 un15_bit_to_sda_7_i_m2_1_0_wmux_5 (
	.FCO(un15_bit_to_sda_7_i_m2_1_0_co0_2),
	.S(un15_bit_to_sda_7_i_m2_1_0_wmux_5_S),
	.Y(un15_bit_to_sda_7_i_m2_1_0_y0_2),
	.B(bit_counter[0]),
	.C(ram_data_out[4]),
	.D(ram_data_out[6]),
	.A(bit_counter[1]),
	.FCI(un15_bit_to_sda_7_i_m2_1_0_co1_1)
);
defparam un15_bit_to_sda_7_i_m2_1_0_wmux_5.INIT=20'h0FA44;
// @24:455
  ARI1 un15_bit_to_sda_7_i_m2_1_0_wmux_4 (
	.FCO(un15_bit_to_sda_7_i_m2_1_0_co1_1),
	.S(un15_bit_to_sda_7_i_m2_1_0_wmux_4_S),
	.Y(un15_bit_to_sda_7_i_m2_1_0_y5),
	.B(bit_counter[0]),
	.C(i2c_reg_datI[5]),
	.D(i2c_reg_datI[7]),
	.A(un15_bit_to_sda_7_i_m2_1_0_y0_1),
	.FCI(un15_bit_to_sda_7_i_m2_1_0_co0_1)
);
defparam un15_bit_to_sda_7_i_m2_1_0_wmux_4.INIT=20'h0F588;
// @24:455
  ARI1 un15_bit_to_sda_7_i_m2_1_0_wmux_3 (
	.FCO(un15_bit_to_sda_7_i_m2_1_0_co0_1),
	.S(un15_bit_to_sda_7_i_m2_1_0_wmux_3_S),
	.Y(un15_bit_to_sda_7_i_m2_1_0_y0_1),
	.B(bit_counter[0]),
	.C(i2c_reg_datI[4]),
	.D(i2c_reg_datI[6]),
	.A(bit_counter[1]),
	.FCI(un15_bit_to_sda_7_i_m2_1_0_co1_0)
);
defparam un15_bit_to_sda_7_i_m2_1_0_wmux_3.INIT=20'h0FA44;
// @24:455
  ARI1 un15_bit_to_sda_7_i_m2_1_0_wmux_2 (
	.FCO(un15_bit_to_sda_7_i_m2_1_0_co1_0),
	.S(un15_bit_to_sda_7_i_m2_1_0_wmux_2_S),
	.Y(un15_bit_to_sda_7_i_m2_1_0_y3),
	.B(bit_counter[0]),
	.C(ram_data_out[1]),
	.D(ram_data_out[3]),
	.A(un15_bit_to_sda_7_i_m2_1_0_y0_0),
	.FCI(un15_bit_to_sda_7_i_m2_1_0_co0_0)
);
defparam un15_bit_to_sda_7_i_m2_1_0_wmux_2.INIT=20'h0F588;
// @24:455
  ARI1 un15_bit_to_sda_7_i_m2_1_0_wmux_1 (
	.FCO(un15_bit_to_sda_7_i_m2_1_0_co0_0),
	.S(un15_bit_to_sda_7_i_m2_1_0_wmux_1_S),
	.Y(un15_bit_to_sda_7_i_m2_1_0_y0_0),
	.B(bit_counter[0]),
	.C(ram_data_out[0]),
	.D(ram_data_out[2]),
	.A(bit_counter[1]),
	.FCI(un15_bit_to_sda_7_i_m2_1_0_co1)
);
defparam un15_bit_to_sda_7_i_m2_1_0_wmux_1.INIT=20'h0FA44;
// @24:455
  ARI1 un15_bit_to_sda_7_i_m2_1_0_wmux_0 (
	.FCO(un15_bit_to_sda_7_i_m2_1_0_co1),
	.S(un15_bit_to_sda_7_i_m2_1_0_wmux_0_S),
	.Y(un15_bit_to_sda_7_i_m2_1_0_y1),
	.B(bit_counter[0]),
	.C(i2c_reg_datI[1]),
	.D(i2c_reg_datI[3]),
	.A(un15_bit_to_sda_7_i_m2_1_0_y0),
	.FCI(un15_bit_to_sda_7_i_m2_1_0_co0)
);
defparam un15_bit_to_sda_7_i_m2_1_0_wmux_0.INIT=20'h0F588;
// @24:455
  ARI1 un15_bit_to_sda_7_i_m2_1_0_wmux (
	.FCO(un15_bit_to_sda_7_i_m2_1_0_co0),
	.S(un15_bit_to_sda_7_i_m2_1_0_wmux_S),
	.Y(un15_bit_to_sda_7_i_m2_1_0_y0),
	.B(bit_counter[0]),
	.C(i2c_reg_datI[0]),
	.D(i2c_reg_datI[2]),
	.A(bit_counter[1]),
	.FCI(VCC)
);
defparam un15_bit_to_sda_7_i_m2_1_0_wmux.INIT=20'h0FA44;
// @24:287
  CFG3 \i2c_state_cur_ns_i_i_a2_0_0[9]  (
	.A(i2c_instruct_sig[2]),
	.B(N_115),
	.C(i2c_instruct_sig[0]),
	.Y(i2c_state_cur_ns_i_i_a2_0_0[9])
);
defparam \i2c_state_cur_ns_i_i_a2_0_0[9] .INIT=8'h40;
// @24:287
  CFG4 \i2c_state_cur_ns_i_m2[1]  (
	.A(i2c_state_cur[15]),
	.B(initiate_last_Z),
	.C(i2c_state_cur[16]),
	.D(i2c_initiate_sig),
	.Y(N_209)
);
defparam \i2c_state_cur_ns_i_m2[1] .INIT=16'h3A0A;
// @24:300
  CFG4 \p_i2c_data_state_machine.bit_counter_7_o2_0_0[1]  (
	.A(initiate_last_Z),
	.B(i2c_state_cur[16]),
	.C(i2c_initiate_sig),
	.D(N_115),
	.Y(N_205)
);
defparam \p_i2c_data_state_machine.bit_counter_7_o2_0_0[1] .INIT=16'hBFFF;
// @24:287
  CFG4 \i2c_state_cur_ns_i_o2_0_i_a2[5]  (
	.A(initiate_last_Z),
	.B(i2c_state_cur[16]),
	.C(i2c_initiate_sig),
	.D(i2c_instruct_sig[1]),
	.Y(N_230)
);
defparam \i2c_state_cur_ns_i_o2_0_i_a2[5] .INIT=16'h4000;
// @24:287
  CFG3 un1_i2c_instr_reg_0_sqmuxa_i_a2 (
	.A(i2c_initiate_sig),
	.B(initiate_last_Z),
	.C(i2c_int),
	.Y(N_178)
);
defparam un1_i2c_instr_reg_0_sqmuxa_i_a2.INIT=8'hD0;
// @24:251
  CFG3 un1_state_handshake_0_sqmuxa_0_0 (
	.A(state_handshake_Z),
	.B(i2c_state_cur[16]),
	.C(i2c_clk_pulse_Z),
	.Y(un1_state_handshake_0_sqmuxa_0_0_Z)
);
defparam un1_state_handshake_0_sqmuxa_0_0.INIT=8'h1A;
// @24:365
  CFG3 \p_i2c_data_state_machine.un13_i2c_clk_pulse_0_a2_0_a3_0_o2  (
	.A(i2c_clk_pulse_Z),
	.B(state_handshake_Z),
	.C(i2c_state_cur[16]),
	.Y(N_124)
);
defparam \p_i2c_data_state_machine.un13_i2c_clk_pulse_0_a2_0_a3_0_o2 .INIT=8'hFD;
// @24:179
  CFG4 i2c_bus_busy_sig_RNO (
	.A(SCLI_sig_history[1]),
	.B(SDAI_sig_history[1]),
	.C(SCLI_sig_history[0]),
	.D(SDAI_sig_history[0]),
	.Y(N_74_i)
);
defparam i2c_bus_busy_sig_RNO.INIT=16'h2080;
// @24:287
  CFG4 did_ack_RNIC1JR (
	.A(did_ack_Z),
	.B(bit_counter[2]),
	.C(bit_counter[1]),
	.D(bit_counter[0]),
	.Y(N_171_i)
);
defparam did_ack_RNIC1JR.INIT=16'hFFFD;
// @24:287
  CFG3 \i2c_state_cur_ns_0_o2[0]  (
	.A(i2c_instr_reg[1]),
	.B(i2c_instr_reg[2]),
	.C(N_171_i),
	.Y(N_144)
);
defparam \i2c_state_cur_ns_0_o2[0] .INIT=8'hBF;
// @24:251
  CFG4 un1_i2c_clk_cnt_1_sqmuxa (
	.A(N_151),
	.B(N_120),
	.C(un20_i2c_bus_ready_cnt_0_data_tmp[7]),
	.D(un14_i2c_clk_cnt_0_data_tmp[7]),
	.Y(un1_i2c_clk_cnt_1_sqmuxa_Z)
);
defparam un1_i2c_clk_cnt_1_sqmuxa.INIT=16'hC840;
// @24:251
  CFG4 un1_i2c_bus_ready_1_sqmuxa_1 (
	.A(N_151),
	.B(un1_i2c_bus_ready_1_sqmuxa_1_1_Z),
	.C(un20_i2c_bus_ready_cnt_0_data_tmp[7]),
	.D(un14_i2c_clk_cnt_0_data_tmp[7]),
	.Y(un1_i2c_bus_ready_1_sqmuxa_1_Z)
);
defparam un1_i2c_bus_ready_1_sqmuxa_1.INIT=16'h9810;
// @24:251
  CFG3 un1_i2c_bus_ready_1_sqmuxa_1_1 (
	.A(N_120),
	.B(SCL_mismatch_Z),
	.C(N_151),
	.Y(un1_i2c_bus_ready_1_sqmuxa_1_1_Z)
);
defparam un1_i2c_bus_ready_1_sqmuxa_1_1.INIT=8'h25;
// @24:287
  CFG4 \i2c_state_cur_ns_0[13]  (
	.A(i2c_state_cur[16]),
	.B(i2c_state_cur[3]),
	.C(i2c_state_cur_ns_0_1[13]),
	.D(N_116_i),
	.Y(i2c_state_cur_ns[13])
);
defparam \i2c_state_cur_ns_0[13] .INIT=16'h0ACE;
// @24:287
  CFG4 \i2c_state_cur_ns_0_1[13]  (
	.A(N_115),
	.B(N_144),
	.C(un40_i2c_state_cur),
	.D(i2c_instruct_sig[2]),
	.Y(i2c_state_cur_ns_0_1[13])
);
defparam \i2c_state_cur_ns_0_1[13] .INIT=16'h4EEE;
// @24:300
  CFG2 \p_i2c_data_state_machine.SDAO_sig_6_iv_i_RNO_0  (
	.A(un2_bit_to_sda_i),
	.B(N_242_i),
	.Y(un15_bit_to_sda_i_m_0)
);
defparam \p_i2c_data_state_machine.SDAO_sig_6_iv_i_RNO_0 .INIT=4'h2;
// @24:287
  CFG2 \status_sig_ns_i_a4_1_0[0]  (
	.A(state_handshake_Z),
	.B(i2c_clk_pulse_Z),
	.Y(status_sig_ns_i_a4_1_0[0])
);
defparam \status_sig_ns_i_a4_1_0[0] .INIT=4'h4;
// @24:266
  CFG2 un1_scl_mismatch_tz (
	.A(state_handshake_Z),
	.B(SCL_mismatch_Z),
	.Y(un1_scl_mismatch_tz_Z)
);
defparam un1_scl_mismatch_tz.INIT=4'hD;
// @24:365
  CFG2 \p_i2c_data_state_machine.un10_i2c_clk_pulse_0_a2_i_o2  (
	.A(state_handshake_Z),
	.B(i2c_clk_pulse_Z),
	.Y(N_116_i)
);
defparam \p_i2c_data_state_machine.un10_i2c_clk_pulse_0_a2_i_o2 .INIT=4'h4;
// @24:368
  CFG2 un1_i2c_state_cur_1_i_a2 (
	.A(i2c_state_cur[7]),
	.B(i2c_state_cur[6]),
	.Y(N_303_i)
);
defparam un1_i2c_state_cur_1_i_a2.INIT=4'h1;
// @24:256
  CFG2 \p_i2c_clock_gen.un11_i2c_bus_ready_cnt_i_o2  (
	.A(i2c_bus_ready_Z),
	.B(i2c_bus_ready_cnt_Z),
	.Y(N_151)
);
defparam \p_i2c_clock_gen.un11_i2c_bus_ready_cnt_i_o2 .INIT=4'hB;
// @24:287
  CFG2 status_sig_s0_0_a2_0_o2 (
	.A(i2c_int),
	.B(i2c_status_out_0),
	.Y(N_120)
);
defparam status_sig_s0_0_a2_0_o2.INIT=4'hE;
// @24:198
  CFG2 i2c_bus_ready_cnt_0_sqmuxa_i_a2_1 (
	.A(SCLI_sig_history[0]),
	.B(SCLI_sig_history[1]),
	.Y(N_179_1)
);
defparam i2c_bus_ready_cnt_0_sqmuxa_i_a2_1.INIT=4'h8;
// @24:251
  CFG2 un1_status_sig24_1_i_0_a2 (
	.A(i2c_bus_ready_Z),
	.B(i2c_state_cur[15]),
	.Y(N_175)
);
defparam un1_status_sig24_1_i_0_a2.INIT=4'h4;
// @24:300
  CFG2 \p_i2c_data_state_machine.i2c_read_reg_5_0_a2[0]  (
	.A(i2c_state_cur[3]),
	.B(SDAI_sig_history[0]),
	.Y(i2c_read_reg_5[0])
);
defparam \p_i2c_data_state_machine.i2c_read_reg_5_0_a2[0] .INIT=4'h4;
// @24:229
  CFG2 un1_SCLI_sig_history (
	.A(SCLI_sig_history[0]),
	.B(SCLO_sig_Z),
	.Y(SCL_mismatch_1)
);
defparam un1_SCLI_sig_history.INIT=4'h6;
// @24:300
  CFG2 \p_i2c_data_state_machine.bit_counter_7_i_o2[2]  (
	.A(bit_counter[0]),
	.B(bit_counter[1]),
	.Y(N_195)
);
defparam \p_i2c_data_state_machine.bit_counter_7_i_o2[2] .INIT=4'hE;
// @24:287
  CFG2 \i2c_state_cur_ns_i_o2_0_0_o2[9]  (
	.A(i2c_int),
	.B(i2c_status_out_0),
	.Y(N_115)
);
defparam \i2c_state_cur_ns_i_o2_0_0_o2[9] .INIT=4'hB;
// @24:287
  CFG2 \status_sig_ns_i_a3_0_2_i_o2[0]  (
	.A(i2c_instr_reg[1]),
	.B(i2c_instr_reg[2]),
	.Y(N_117)
);
defparam \status_sig_ns_i_a3_0_2_i_o2[0] .INIT=4'hB;
// @24:287
  CFG3 \status_sig_ns_0_a4_0_1[1]  (
	.A(i2c_instr_reg[1]),
	.B(i2c_state_cur[16]),
	.C(i2c_instr_reg[2]),
	.Y(status_sig_ns_0_a4_0_1[1])
);
defparam \status_sig_ns_0_a4_0_1[1] .INIT=8'h40;
// @24:368
  CFG4 un1_i2c_state_cur_11_0_a3_0_0_a2_2 (
	.A(i2c_state_cur[2]),
	.B(i2c_state_cur[15]),
	.C(i2c_state_cur[3]),
	.D(i2c_state_cur[16]),
	.Y(un1_i2c_state_cur_11_0_a3_0_0_a2_2_Z)
);
defparam un1_i2c_state_cur_11_0_a3_0_0_a2_2.INIT=16'h0001;
// @24:287
  CFG3 \status_sig_ns_i_a3_2[0]  (
	.A(i2c_clk_pulse_Z),
	.B(state_handshake_Z),
	.C(i2c_instr_reg[2]),
	.Y(status_sig_ns_i_a3_2[0])
);
defparam \status_sig_ns_i_a3_2[0] .INIT=8'h02;
// @24:368
  CFG3 un1_i2c_state_cur_7_0_a3_1_0_o2 (
	.A(i2c_state_cur[12]),
	.B(i2c_state_cur[4]),
	.C(i2c_state_cur[0]),
	.Y(N_143)
);
defparam un1_i2c_state_cur_7_0_a3_1_0_o2.INIT=8'hFE;
// @24:455
  CFG3 un2_bit_to_sda_0_a2 (
	.A(did_ack_Z),
	.B(N_117),
	.C(i2c_instr_reg[0]),
	.Y(un2_bit_to_sda_i)
);
defparam un2_bit_to_sda_0_a2.INIT=8'h01;
// @24:368
  CFG4 un1_i2c_state_cur_6_i_a3_0_a2 (
	.A(i2c_state_cur[0]),
	.B(i2c_state_cur[1]),
	.C(i2c_state_cur[3]),
	.D(i2c_state_cur[2]),
	.Y(N_242_i)
);
defparam un1_i2c_state_cur_6_i_a3_0_a2.INIT=16'h0001;
// @24:251
  CFG2 un1_status_sig_2 (
	.A(un14_i2c_clk_cnt_0_data_tmp[7]),
	.B(N_120),
	.Y(un1_status_sig_2_Z)
);
defparam un1_status_sig_2.INIT=4'h7;
// @24:300
  CFG2 \p_i2c_data_state_machine.SDAO_sig_6_iv_i_RNO  (
	.A(i2c_bus_ready_Z),
	.B(i2c_state_cur[15]),
	.Y(N_68_i)
);
defparam \p_i2c_data_state_machine.SDAO_sig_6_iv_i_RNO .INIT=4'h8;
// @24:368
  CFG4 un1_i2c_state_cur_7_0_a3 (
	.A(i2c_state_cur[3]),
	.B(N_143),
	.C(i2c_state_cur[11]),
	.D(i2c_state_cur[7]),
	.Y(un1_i2c_state_cur_7_0_a3_Z)
);
defparam un1_i2c_state_cur_7_0_a3.INIT=16'h0001;
// @24:368
  CFG4 un1_i2c_state_cur_11_0_a3_0_0_a2 (
	.A(N_303_i),
	.B(un1_i2c_state_cur_11_0_a3_0_0_a2_2_Z),
	.C(i2c_state_cur[1]),
	.D(i2c_state_cur[0]),
	.Y(N_258_i)
);
defparam un1_i2c_state_cur_11_0_a3_0_0_a2.INIT=16'h0008;
// @24:287
  CFG4 \status_sig_ns_i_a3_0[0]  (
	.A(N_117),
	.B(N_171_i),
	.C(i2c_read_reg[0]),
	.D(i2c_instr_reg[0]),
	.Y(N_497)
);
defparam \status_sig_ns_i_a3_0[0] .INIT=16'h1101;
// @24:287
  CFG4 \status_sig_ns_i_a4_1[0]  (
	.A(i2c_state_cur[4]),
	.B(i2c_state_cur[12]),
	.C(status_sig_ns_i_a4_1_0[0]),
	.D(i2c_state_cur[16]),
	.Y(N_493)
);
defparam \status_sig_ns_i_a4_1[0] .INIT=16'h00E0;
// @24:163
  CFG3 \p_i2c_line_filters.SCLI_sig_history_5_f0_i_o2[0]  (
	.A(SCL_filt[2]),
	.B(SCL_filt[1]),
	.C(SCLI_sig_history[0]),
	.Y(N_119)
);
defparam \p_i2c_line_filters.SCLI_sig_history_5_f0_i_o2[0] .INIT=8'hE8;
// @24:154
  CFG3 \p_i2c_line_filters.SDAI_sig_history_6_f0_i_o2[0]  (
	.A(SDA_filt[2]),
	.B(SDA_filt[1]),
	.C(SDAI_sig_history[0]),
	.Y(N_118)
);
defparam \p_i2c_line_filters.SDAI_sig_history_6_f0_i_o2[0] .INIT=8'hE8;
// @24:287
  CFG3 \i2c_state_cur_ns_0_a2_0[0]  (
	.A(i2c_state_cur[16]),
	.B(N_115),
	.C(N_144),
	.Y(N_165)
);
defparam \i2c_state_cur_ns_0_a2_0[0] .INIT=8'h20;
// @24:258
  CFG3 i2c_bus_ready_0_sqmuxa (
	.A(N_151),
	.B(N_120),
	.C(un20_i2c_bus_ready_cnt_0_data_tmp[7]),
	.Y(i2c_bus_ready_0_sqmuxa_Z)
);
defparam i2c_bus_ready_0_sqmuxa.INIT=8'h04;
// @24:198
  CFG4 i2c_bus_ready_cnt_0_sqmuxa_i_0 (
	.A(SDAI_sig_history[0]),
	.B(SDAI_sig_history[1]),
	.C(N_179_1),
	.D(i2c_bus_ready_Z),
	.Y(N_72)
);
defparam i2c_bus_ready_cnt_0_sqmuxa_i_0.INIT=16'hFF20;
// @24:301
  CFG4 \p_i2c_data_state_machine.did_ack_4_0_0_a2_1  (
	.A(bit_counter[2]),
	.B(N_195),
	.C(N_117),
	.D(N_115),
	.Y(N_174)
);
defparam \p_i2c_data_state_machine.did_ack_4_0_0_a2_1 .INIT=16'h0001;
// @24:300
  CFG3 \status_sig_ns_i_a3_0_2_i_o2_RNI78A7[0]  (
	.A(N_115),
	.B(i2c_state_cur[16]),
	.C(N_117),
	.Y(N_204_li)
);
defparam \status_sig_ns_i_a3_0_2_i_o2_RNI78A7[0] .INIT=8'h04;
// @24:287
  CFG2 \i2c_state_cur_RNIHHAF[3]  (
	.A(N_116_i),
	.B(i2c_state_cur[3]),
	.Y(N_52_i)
);
defparam \i2c_state_cur_RNIHHAF[3] .INIT=4'h8;
// @24:287
  CFG3 \i2c_read_reg_RNO[0]  (
	.A(i2c_state_cur[2]),
	.B(i2c_state_cur[3]),
	.C(N_116_i),
	.Y(N_33_i)
);
defparam \i2c_read_reg_RNO[0] .INIT=8'hE0;
// @24:287
  CFG2 \i2c_state_cur_ns_i_i_a2_0_1[9]  (
	.A(i2c_instruct_sig[2]),
	.B(i2c_instruct_sig[0]),
	.Y(N_177_1)
);
defparam \i2c_state_cur_ns_i_i_a2_0_1[9] .INIT=4'h4;
// @24:329
  CFG2 \p_i2c_data_state_machine.un40_i2c_state_cur  (
	.A(i2c_initiate_sig),
	.B(initiate_last_Z),
	.Y(un40_i2c_state_cur)
);
defparam \p_i2c_data_state_machine.un40_i2c_state_cur .INIT=4'h2;
// @24:287
  CFG4 \status_sig_ns_i_o4_1[0]  (
	.A(status_sig_ns_i_a3_2[0]),
	.B(N_497),
	.C(i2c_instr_reg[0]),
	.D(i2c_instr_reg[1]),
	.Y(N_490)
);
defparam \status_sig_ns_i_o4_1[0] .INIT=16'hCECC;
// @24:287
  CFG4 \i2c_state_cur_RNO[14]  (
	.A(i2c_state_cur[15]),
	.B(i2c_state_cur[14]),
	.C(N_116_i),
	.D(N_175),
	.Y(N_149_i)
);
defparam \i2c_state_cur_RNO[14] .INIT=16'h00AC;
// @24:287
  CFG4 un1_status_sig24_1_i_0_a2_RNI1TOF (
	.A(N_120),
	.B(N_116_i),
	.C(i2c_state_cur[16]),
	.D(N_175),
	.Y(N_183_i)
);
defparam un1_status_sig24_1_i_0_a2_RNI1TOF.INIT=16'h005C;
// @24:287
  CFG4 \status_sig_ns_0_0[1]  (
	.A(N_171_i),
	.B(N_115),
	.C(status_sig_ns_0_a4_0_1[1]),
	.D(N_493),
	.Y(status_sig_ns_0_0[1])
);
defparam \status_sig_ns_0_0[1] .INIT=16'hFF10;
// @24:287
  CFG4 \i2c_state_cur_ns_0_0[0]  (
	.A(i2c_state_cur[8]),
	.B(N_143),
	.C(N_116_i),
	.D(N_165),
	.Y(i2c_state_cur_ns_0_0[0])
);
defparam \i2c_state_cur_ns_0_0[0] .INIT=16'hFFE0;
// @24:242
  CFG2 i2c_bus_ready_1_sqmuxa_1_i (
	.A(i2c_bus_ready_0_sqmuxa_Z),
	.B(i2c_bus_busy_sig_Z),
	.Y(i2c_bus_ready_1_sqmuxa_1_i_Z)
);
defparam i2c_bus_ready_1_sqmuxa_1_i.INIT=4'hE;
// @24:242
  CFG4 i2c_clk_pulse_RNO (
	.A(N_151),
	.B(un1_scl_mismatch_tz_Z),
	.C(un14_i2c_clk_cnt_0_data_tmp[7]),
	.D(N_120),
	.Y(un1_i2c_bus_ready_cnt_i)
);
defparam i2c_clk_pulse_RNO.INIT=16'h2AFF;
// @24:301
  CFG4 \p_i2c_data_state_machine.did_ack_4_0_0_0  (
	.A(N_115),
	.B(did_ack_Z),
	.C(un40_i2c_state_cur),
	.D(N_174),
	.Y(did_ack_4)
);
defparam \p_i2c_data_state_machine.did_ack_4_0_0_0 .INIT=16'hFF4C;
// @24:287
  CFG4 \i2c_state_cur_ns_i_a3[1]  (
	.A(i2c_state_cur[16]),
	.B(N_115),
	.C(i2c_instruct_sig[1]),
	.D(N_177_1),
	.Y(N_249)
);
defparam \i2c_state_cur_ns_i_a3[1] .INIT=16'hA2AA;
// @24:334
  CFG4 status_sig_1_sqmuxa_i_o3_0 (
	.A(un40_i2c_state_cur),
	.B(i2c_instruct_sig[1]),
	.C(i2c_instruct_sig[0]),
	.D(i2c_instruct_sig[2]),
	.Y(N_203_i)
);
defparam status_sig_1_sqmuxa_i_o3_0.INIT=16'h5557;
// @24:287
  CFG4 \p_i2c_data_state_machine.SDAO_sig_6_iv_i  (
	.A(N_68_i),
	.B(N_258_i),
	.C(un15_bit_to_sda_i_m_0),
	.D(N_136),
	.Y(SDAO_sig_6_iv_i)
);
defparam \p_i2c_data_state_machine.SDAO_sig_6_iv_i .INIT=16'h1101;
// @24:287
  CFG4 \status_sig_ns_i_0[0]  (
	.A(N_115),
	.B(N_490),
	.C(i2c_state_cur[16]),
	.D(N_493),
	.Y(status_sig_ns_i_0[0])
);
defparam \status_sig_ns_i_0[0] .INIT=16'hFF40;
// @24:300
  CFG4 \p_i2c_data_state_machine.bit_counter_7_0_0[1]  (
	.A(bit_counter[2]),
	.B(bit_counter[1]),
	.C(bit_counter[0]),
	.D(N_204_li),
	.Y(bit_counter_7_0_0[1])
);
defparam \p_i2c_data_state_machine.bit_counter_7_0_0[1] .INIT=16'hC2CC;
// @24:287
  CFG4 \i2c_state_cur_ns_0[0]  (
	.A(N_115),
	.B(i2c_state_cur[16]),
	.C(N_203_i),
	.D(i2c_state_cur_ns_0_0[0]),
	.Y(i2c_state_cur_ns[0])
);
defparam \i2c_state_cur_ns_0[0] .INIT=16'hFF80;
// @24:287
  CFG4 \status_sig_ns_0[1]  (
	.A(i2c_int),
	.B(i2c_state_cur[16]),
	.C(status_sig_ns_0_0[1]),
	.D(N_203_i),
	.Y(status_sig_ns[1])
);
defparam \status_sig_ns_0[1] .INIT=16'hFAF2;
// @42:184
  CFG2 un1_i2c_bus_ready_1_sqmuxa_1_RNIKQ89 (
	.A(un1_i2c_clk_cnt_1_sqmuxa_Z),
	.B(un1_i2c_bus_ready_1_sqmuxa_1_Z),
	.Y(i2c_clk_cnte)
);
defparam un1_i2c_bus_ready_1_sqmuxa_1_RNIKQ89.INIT=4'hD;
// @24:287
  CFG4 \i2c_state_cur_ns_i_o2[5]  (
	.A(i2c_instruct_sig[0]),
	.B(N_115),
	.C(N_230),
	.D(i2c_instruct_sig[2]),
	.Y(N_228)
);
defparam \i2c_state_cur_ns_i_o2[5] .INIT=16'hFFBF;
// @24:300
  CFG4 \p_i2c_data_state_machine.bit_counter_7_i_0_o2[0]  (
	.A(N_115),
	.B(un40_i2c_state_cur),
	.C(i2c_state_cur[16]),
	.D(N_117),
	.Y(N_148)
);
defparam \p_i2c_data_state_machine.bit_counter_7_i_0_o2[0] .INIT=16'h7F2F;
// @42:184
  CFG4 un1_i2c_instr_reg_0_sqmuxa_i_a2_RNIU9RT (
	.A(COREABC_C0_0_PRESETN),
	.B(i2c_state_cur[16]),
	.C(N_115),
	.D(N_178),
	.Y(un1_i2c_instr_reg_0_sqmuxa_i_a2_RNIU9RT_Z)
);
defparam un1_i2c_instr_reg_0_sqmuxa_i_a2_RNIU9RT.INIT=16'h0080;
// @24:300
  CFG2 \p_i2c_data_state_machine.bit_counter_7[1]  (
	.A(bit_counter_7_0_0[1]),
	.B(N_205),
	.Y(bit_counter_7[1])
);
defparam \p_i2c_data_state_machine.bit_counter_7[1] .INIT=4'hB;
// @24:287
  CFG4 \i2c_state_cur_ns_i_i[9]  (
	.A(i2c_state_cur[7]),
	.B(N_124),
	.C(i2c_state_cur_ns_i_i_a2_0_0[9]),
	.D(N_230),
	.Y(N_65)
);
defparam \i2c_state_cur_ns_i_i[9] .INIT=16'hF888;
// @24:287
  CFG4 \i2c_state_cur_RNO[15]  (
	.A(i2c_bus_ready_Z),
	.B(N_124),
	.C(N_209),
	.D(N_249),
	.Y(N_147_i)
);
defparam \i2c_state_cur_RNO[15] .INIT=16'h00D0;
// @24:287
  CFG4 \status_sig_RNO[0]  (
	.A(i2c_status_out_0),
	.B(i2c_state_cur[16]),
	.C(status_sig_ns_i_0[0]),
	.D(N_203_i),
	.Y(N_485_i)
);
defparam \status_sig_RNO[0] .INIT=16'h0A0E;
// @24:287
  CFG4 \bit_counter_RNO[2]  (
	.A(N_205),
	.B(N_204_li),
	.C(bit_counter[2]),
	.D(N_195),
	.Y(N_191_i)
);
defparam \bit_counter_RNO[2] .INIT=16'hF531;
// @24:287
  CFG3 \i2c_state_cur_RNO[11]  (
	.A(N_124),
	.B(N_228),
	.C(i2c_state_cur[11]),
	.Y(N_155_i)
);
defparam \i2c_state_cur_RNO[11] .INIT=8'hA2;
// @24:287
  CFG4 \bit_counter_RNO[0]  (
	.A(bit_counter[0]),
	.B(N_174),
	.C(N_204_li),
	.D(N_148),
	.Y(N_188_i)
);
defparam \bit_counter_RNO[0] .INIT=16'h0213;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* I2C_Core */

module I2C_Instruction_RAM (
  i2c_status_out_0,
  i2c_reg_clk,
  i2c_reg_datI,
  COREABC_C0_0_APB3master_PADDR_7,
  COREABC_C0_0_APB3master_PADDR_1,
  COREABC_C0_0_APB3master_PADDR_2,
  COREABC_C0_0_APB3master_PADDR_4,
  COREABC_C0_0_APB3master_PADDR_3,
  COREABC_C0_0_APB3master_PADDR_0,
  COREABC_C0_0_APB3master_PWDATA,
  i2c_data_out,
  i2c_reg_ctrl,
  ram_instr_out,
  ram_data_out,
  seq_state_cur_ns,
  seq_state_cur,
  seq_state_cur_d_0,
  i2c_seq_count,
  SCLO_sig_i,
  SDAO_sig_i,
  Board_J10_c,
  Board_J11_c,
  i2c_int,
  un2_i2c_adr_to_mem,
  N_115,
  i2c_mem_instr_sel,
  un3_psel,
  COREABC_C0_0_APB3master_PENABLE,
  seq_write_0_sqmuxa,
  i2c_mem_done,
  RSTSYNC2_RNIKULP1,
  i2c_seq_finished,
  N_38_0,
  seq_last_instr_1z,
  sequence_cnte,
  FCCC_C0_0_GL0,
  COREABC_C0_0_PRESETN
)
;
output i2c_status_out_0 ;
input [15:1] i2c_reg_clk ;
input [7:0] i2c_reg_datI ;
input COREABC_C0_0_APB3master_PADDR_7 ;
input COREABC_C0_0_APB3master_PADDR_1 ;
input COREABC_C0_0_APB3master_PADDR_2 ;
input COREABC_C0_0_APB3master_PADDR_4 ;
input COREABC_C0_0_APB3master_PADDR_3 ;
input COREABC_C0_0_APB3master_PADDR_0 ;
input [7:0] COREABC_C0_0_APB3master_PWDATA ;
output [7:0] i2c_data_out ;
input [4:0] i2c_reg_ctrl ;
output [7:0] ram_instr_out ;
output [7:0] ram_data_out ;
input [1:0] seq_state_cur_ns ;
output [1:0] seq_state_cur ;
input seq_state_cur_d_0 ;
output [4:0] i2c_seq_count ;
output SCLO_sig_i ;
output SDAO_sig_i ;
input Board_J10_c ;
input Board_J11_c ;
output i2c_int ;
input un2_i2c_adr_to_mem ;
output N_115 ;
input i2c_mem_instr_sel ;
input un3_psel ;
input COREABC_C0_0_APB3master_PENABLE ;
input seq_write_0_sqmuxa ;
output i2c_mem_done ;
input RSTSYNC2_RNIKULP1 ;
output i2c_seq_finished ;
input N_38_0 ;
output seq_last_instr_1z ;
input sequence_cnte ;
input FCCC_C0_0_GL0 ;
input COREABC_C0_0_PRESETN ;
wire i2c_status_out_0 ;
wire COREABC_C0_0_APB3master_PADDR_7 ;
wire COREABC_C0_0_APB3master_PADDR_1 ;
wire COREABC_C0_0_APB3master_PADDR_2 ;
wire COREABC_C0_0_APB3master_PADDR_4 ;
wire COREABC_C0_0_APB3master_PADDR_3 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire seq_state_cur_d_0 ;
wire SCLO_sig_i ;
wire SDAO_sig_i ;
wire Board_J10_c ;
wire Board_J11_c ;
wire i2c_int ;
wire un2_i2c_adr_to_mem ;
wire N_115 ;
wire i2c_mem_instr_sel ;
wire un3_psel ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire seq_write_0_sqmuxa ;
wire i2c_mem_done ;
wire RSTSYNC2_RNIKULP1 ;
wire i2c_seq_finished ;
wire N_38_0 ;
wire seq_last_instr_1z ;
wire sequence_cnte ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_PRESETN ;
wire [0:0] mem_delay_cnt;
wire [1:0] mem_delay_cnt_4;
wire [4:0] ram_addr_selected;
wire [2:0] uSRAM_C_DIN_sig;
wire [7:3] un4_usram_c_wen_sig;
wire [2:0] i2c_instruct_sig;
wire VCC ;
wire sequence_cnt_n4_Z ;
wire GND ;
wire sequence_cnt_n1_Z ;
wire sequence_cnt_n2_Z ;
wire sequence_cnt_n3_Z ;
wire N_59_i ;
wire seq_last_instr_5_iv_i ;
wire i2c_run_Z ;
wire seq_write_Z ;
wire C_w_instr_Z ;
wire un1_rstn ;
wire i2c_initiate_sig_Z ;
wire un5_seq_enable_1 ;
wire seq_selected_Z ;
wire N_279 ;
wire N_64_2 ;
wire mem_op_req_0_Z ;
wire un5_seq_enable ;
wire N_64 ;
wire N_121 ;
wire N_120 ;
wire N_119 ;
wire N_118 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
// @42:340
  SLE \sequence_cnt[4]  (
	.Q(i2c_seq_count[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(sequence_cnt_n4_Z),
	.EN(sequence_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:340
  SLE \sequence_cnt[1]  (
	.Q(i2c_seq_count[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(sequence_cnt_n1_Z),
	.EN(sequence_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:340
  SLE \sequence_cnt[2]  (
	.Q(i2c_seq_count[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(sequence_cnt_n2_Z),
	.EN(sequence_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:340
  SLE \sequence_cnt[3]  (
	.Q(i2c_seq_count[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(sequence_cnt_n3_Z),
	.EN(sequence_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:340
  SLE \sequence_cnt[0]  (
	.Q(i2c_seq_count[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_59_i),
	.EN(sequence_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:340
  SLE seq_last_instr (
	.Q(seq_last_instr_1z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(seq_last_instr_5_iv_i),
	.EN(seq_state_cur_d_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:340
  SLE i2c_run (
	.Q(i2c_run_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(seq_state_cur[1]),
	.EN(N_38_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:340
  SLE seq_finished_sig (
	.Q(i2c_seq_finished),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_reg_ctrl[4]),
	.EN(RSTSYNC2_RNIKULP1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:272
  SLE \mem_delay_cnt[0]  (
	.Q(mem_delay_cnt[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(mem_delay_cnt_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:272
  SLE \mem_delay_cnt[1]  (
	.Q(i2c_mem_done),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(mem_delay_cnt_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:340
  SLE \seq_state_cur_Z[0]  (
	.Q(seq_state_cur[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(seq_state_cur_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:340
  SLE \seq_state_cur_Z[1]  (
	.Q(seq_state_cur[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(seq_state_cur_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:340
  SLE seq_write (
	.Q(seq_write_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(seq_write_0_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:85
  RAM64x18 i2c_seq_regs_1_i2c_seq_regs_1_0_0 (
	.A_DOUT({NC9, NC8, NC7, NC6, NC5, NC4, NC3, NC2, NC1, NC0, ram_data_out[7:0]}),
	.B_DOUT({NC19, NC18, NC17, NC16, NC15, NC14, NC13, NC12, NC11, NC10, ram_instr_out[7:0]}),
	.BUSY(NC20),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(FCCC_C0_0_GL0),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(COREABC_C0_0_PRESETN),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({GND, ram_addr_selected[4:0], GND, GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(FCCC_C0_0_GL0),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(COREABC_C0_0_PRESETN),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC}),
	.B_ADDR({GND, ram_addr_selected[4:0], VCC, GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({GND, ram_addr_selected[4:0], C_w_instr_Z, GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, un4_usram_c_wen_sig[7:3], uSRAM_C_DIN_sig[2:0]}),
	.C_WEN(un1_rstn),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(GND),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(GND),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
defparam i2c_seq_regs_1_i2c_seq_regs_1_0_0.RAMINDEX="i2c_seq_regs_1[7:0]%50%8%SPEED%0%0";
// @42:255
  CFG4 i2c_initiate_sig (
	.A(i2c_reg_ctrl[0]),
	.B(i2c_reg_ctrl[4]),
	.C(i2c_run_Z),
	.D(i2c_seq_finished),
	.Y(i2c_initiate_sig_Z)
);
defparam i2c_initiate_sig.INIT=16'hAAE2;
// @42:357
  CFG2 \g_yes_instr_ram.p_sequence_run.un5_seq_enable_1  (
	.A(i2c_seq_count[0]),
	.B(i2c_seq_count[2]),
	.Y(un5_seq_enable_1)
);
defparam \g_yes_instr_ram.p_sequence_run.un5_seq_enable_1 .INIT=4'h1;
// @42:309
  CFG2 seq_selected (
	.A(i2c_reg_ctrl[4]),
	.B(i2c_seq_finished),
	.Y(seq_selected_Z)
);
defparam seq_selected.INIT=4'h2;
// @42:340
  CFG4 sequence_cnt_48 (
	.A(i2c_seq_count[2]),
	.B(i2c_seq_count[1]),
	.C(i2c_seq_count[0]),
	.D(seq_state_cur[0]),
	.Y(N_279)
);
defparam sequence_cnt_48.INIT=16'h8000;
// @42:272
  CFG3 \g_yes_instr_ram.p_ram_stuff.un1_rstn_0_a3_0_2  (
	.A(i2c_mem_done),
	.B(COREABC_C0_0_PRESETN),
	.C(mem_delay_cnt[0]),
	.Y(N_64_2)
);
defparam \g_yes_instr_ram.p_ram_stuff.un1_rstn_0_a3_0_2 .INIT=8'h04;
// @42:295
  CFG3 \g_yes_instr_ram.p_ram_stuff.mem_delay_cnt_4[0]  (
	.A(i2c_mem_done),
	.B(mem_op_req_0_Z),
	.C(mem_delay_cnt[0]),
	.Y(mem_delay_cnt_4[0])
);
defparam \g_yes_instr_ram.p_ram_stuff.mem_delay_cnt_4[0] .INIT=8'h84;
// @42:340
  CFG3 sequence_cnt_n1 (
	.A(i2c_seq_count[1]),
	.B(i2c_seq_count[0]),
	.C(seq_state_cur[0]),
	.Y(sequence_cnt_n1_Z)
);
defparam sequence_cnt_n1.INIT=8'h60;
// @42:256
  CFG3 \i2c_instruct_sig[0]  (
	.A(seq_selected_Z),
	.B(i2c_reg_ctrl[1]),
	.C(ram_instr_out[0]),
	.Y(i2c_instruct_sig[0])
);
defparam \i2c_instruct_sig[0] .INIT=8'hE4;
// @42:256
  CFG3 \i2c_instruct_sig[1]  (
	.A(seq_selected_Z),
	.B(i2c_reg_ctrl[2]),
	.C(ram_instr_out[1]),
	.Y(i2c_instruct_sig[1])
);
defparam \i2c_instruct_sig[1] .INIT=8'hE4;
// @42:256
  CFG3 \i2c_instruct_sig[2]  (
	.A(seq_selected_Z),
	.B(i2c_reg_ctrl[3]),
	.C(ram_instr_out[2]),
	.Y(i2c_instruct_sig[2])
);
defparam \i2c_instruct_sig[2] .INIT=8'hE4;
// @42:357
  CFG4 \g_yes_instr_ram.p_sequence_run.un5_seq_enable  (
	.A(i2c_seq_count[4]),
	.B(i2c_seq_count[3]),
	.C(i2c_seq_count[1]),
	.D(un5_seq_enable_1),
	.Y(un5_seq_enable)
);
defparam \g_yes_instr_ram.p_sequence_run.un5_seq_enable .INIT=16'h0800;
// @42:340
  CFG4 sequence_cnt_n2 (
	.A(i2c_seq_count[2]),
	.B(i2c_seq_count[1]),
	.C(i2c_seq_count[0]),
	.D(seq_state_cur[0]),
	.Y(sequence_cnt_n2_Z)
);
defparam sequence_cnt_n2.INIT=16'h6A00;
// @42:312
  CFG4 mem_op_req_0 (
	.A(COREABC_C0_0_APB3master_PENABLE),
	.B(seq_write_Z),
	.C(seq_selected_Z),
	.D(COREABC_C0_0_APB3master_PADDR_7),
	.Y(mem_op_req_0_Z)
);
defparam mem_op_req_0.INIT=16'hCAC0;
// @42:295
  CFG3 \g_yes_instr_ram.p_ram_stuff.mem_delay_cnt_4[1]  (
	.A(i2c_mem_done),
	.B(mem_op_req_0_Z),
	.C(mem_delay_cnt[0]),
	.Y(mem_delay_cnt_4[1])
);
defparam \g_yes_instr_ram.p_ram_stuff.mem_delay_cnt_4[1] .INIT=8'hC8;
// @42:340
  CFG3 sequence_cnt_n3 (
	.A(i2c_seq_count[3]),
	.B(seq_state_cur[0]),
	.C(N_279),
	.Y(sequence_cnt_n3_Z)
);
defparam sequence_cnt_n3.INIT=8'h78;
// @42:340
  CFG2 \sequence_cnt_RNO[0]  (
	.A(seq_state_cur[0]),
	.B(i2c_seq_count[0]),
	.Y(N_59_i)
);
defparam \sequence_cnt_RNO[0] .INIT=4'h2;
// @42:272
  CFG4 \g_yes_instr_ram.p_ram_stuff.un1_rstn_0_a3_0  (
	.A(seq_selected_Z),
	.B(un3_psel),
	.C(COREABC_C0_0_APB3master_PADDR_7),
	.D(N_64_2),
	.Y(N_64)
);
defparam \g_yes_instr_ram.p_ram_stuff.un1_rstn_0_a3_0 .INIT=16'h4000;
// @42:313
  CFG2 C_w_instr (
	.A(i2c_mem_instr_sel),
	.B(seq_selected_Z),
	.Y(C_w_instr_Z)
);
defparam C_w_instr.INIT=4'h2;
// @42:340
  CFG4 sequence_cnt_n4 (
	.A(i2c_seq_count[4]),
	.B(i2c_seq_count[3]),
	.C(seq_state_cur[0]),
	.D(N_279),
	.Y(sequence_cnt_n4_Z)
);
defparam sequence_cnt_n4.INIT=16'h6CA0;
// @42:340
  CFG4 \g_yes_instr_ram.p_sequence_run.seq_last_instr_5_iv_i  (
	.A(i2c_reg_ctrl[4]),
	.B(seq_last_instr_1z),
	.C(N_115),
	.D(un5_seq_enable),
	.Y(seq_last_instr_5_iv_i)
);
defparam \g_yes_instr_ram.p_sequence_run.seq_last_instr_5_iv_i .INIT=16'hA888;
// @42:323
  CFG3 \uSRAM_C_DIN_sig[0]  (
	.A(i2c_data_out[0]),
	.B(seq_selected_Z),
	.C(COREABC_C0_0_APB3master_PWDATA[0]),
	.Y(uSRAM_C_DIN_sig[0])
);
defparam \uSRAM_C_DIN_sig[0] .INIT=8'hB8;
// @42:323
  CFG3 \uSRAM_C_DIN_sig[1]  (
	.A(i2c_data_out[1]),
	.B(seq_selected_Z),
	.C(COREABC_C0_0_APB3master_PWDATA[1]),
	.Y(uSRAM_C_DIN_sig[1])
);
defparam \uSRAM_C_DIN_sig[1] .INIT=8'hB8;
// @42:323
  CFG3 \uSRAM_C_DIN_sig[2]  (
	.A(i2c_data_out[2]),
	.B(seq_selected_Z),
	.C(COREABC_C0_0_APB3master_PWDATA[2]),
	.Y(uSRAM_C_DIN_sig[2])
);
defparam \uSRAM_C_DIN_sig[2] .INIT=8'hB8;
// @42:272
  CFG4 \g_yes_instr_ram.p_ram_stuff.un1_rstn_0  (
	.A(seq_write_Z),
	.B(N_64_2),
	.C(seq_selected_Z),
	.D(N_64),
	.Y(un1_rstn)
);
defparam \g_yes_instr_ram.p_ram_stuff.un1_rstn_0 .INIT=16'hFF80;
// @42:282
  CFG4 \un4_usram_c_wen_sig[3]  (
	.A(seq_selected_Z),
	.B(i2c_data_out[3]),
	.C(C_w_instr_Z),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.Y(un4_usram_c_wen_sig[3])
);
defparam \un4_usram_c_wen_sig[3] .INIT=16'h0D08;
// @42:282
  CFG4 \un4_usram_c_wen_sig[4]  (
	.A(seq_selected_Z),
	.B(i2c_data_out[4]),
	.C(C_w_instr_Z),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.Y(un4_usram_c_wen_sig[4])
);
defparam \un4_usram_c_wen_sig[4] .INIT=16'h0D08;
// @42:282
  CFG4 \un4_usram_c_wen_sig[5]  (
	.A(seq_selected_Z),
	.B(i2c_data_out[5]),
	.C(C_w_instr_Z),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.Y(un4_usram_c_wen_sig[5])
);
defparam \un4_usram_c_wen_sig[5] .INIT=16'h0D08;
// @42:282
  CFG4 \un4_usram_c_wen_sig[6]  (
	.A(seq_selected_Z),
	.B(i2c_data_out[6]),
	.C(C_w_instr_Z),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.Y(un4_usram_c_wen_sig[6])
);
defparam \un4_usram_c_wen_sig[6] .INIT=16'h0D08;
// @42:282
  CFG4 \un4_usram_c_wen_sig[7]  (
	.A(seq_selected_Z),
	.B(i2c_data_out[7]),
	.C(C_w_instr_Z),
	.D(COREABC_C0_0_APB3master_PWDATA[7]),
	.Y(un4_usram_c_wen_sig[7])
);
defparam \un4_usram_c_wen_sig[7] .INIT=16'h0D08;
// @42:310
  CFG4 \ram_addr_selected[1]  (
	.A(seq_selected_Z),
	.B(un2_i2c_adr_to_mem),
	.C(i2c_seq_count[1]),
	.D(COREABC_C0_0_APB3master_PADDR_1),
	.Y(ram_addr_selected[1])
);
defparam \ram_addr_selected[1] .INIT=16'hE4A0;
// @42:310
  CFG4 \ram_addr_selected[2]  (
	.A(seq_selected_Z),
	.B(un2_i2c_adr_to_mem),
	.C(i2c_seq_count[2]),
	.D(COREABC_C0_0_APB3master_PADDR_2),
	.Y(ram_addr_selected[2])
);
defparam \ram_addr_selected[2] .INIT=16'hE4A0;
// @42:310
  CFG4 \ram_addr_selected[4]  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(i2c_seq_count[4]),
	.C(un2_i2c_adr_to_mem),
	.D(seq_selected_Z),
	.Y(ram_addr_selected[4])
);
defparam \ram_addr_selected[4] .INIT=16'hCCA0;
// @42:310
  CFG4 \ram_addr_selected[3]  (
	.A(COREABC_C0_0_APB3master_PADDR_3),
	.B(i2c_seq_count[3]),
	.C(un2_i2c_adr_to_mem),
	.D(seq_selected_Z),
	.Y(ram_addr_selected[3])
);
defparam \ram_addr_selected[3] .INIT=16'hCCA0;
// @42:310
  CFG4 \ram_addr_selected[0]  (
	.A(seq_selected_Z),
	.B(un2_i2c_adr_to_mem),
	.C(i2c_seq_count[0]),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(ram_addr_selected[0])
);
defparam \ram_addr_selected[0] .INIT=16'hE4A0;
// @42:184
  I2C_Core I2C_Core_0 (
	.i2c_reg_datI(i2c_reg_datI[7:0]),
	.ram_data_out(ram_data_out[7:0]),
	.i2c_reg_clk(i2c_reg_clk[15:1]),
	.i2c_status_out_0(i2c_status_out_0),
	.i2c_data_out(i2c_data_out[7:0]),
	.i2c_instruct_sig(i2c_instruct_sig[2:0]),
	.N_115(N_115),
	.seq_selected(seq_selected_Z),
	.i2c_int(i2c_int),
	.Board_J11_c(Board_J11_c),
	.Board_J10_c(Board_J10_c),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN),
	.i2c_initiate_sig(i2c_initiate_sig_Z),
	.SDAO_sig_i(SDAO_sig_i),
	.SCLO_sig_i(SCLO_sig_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* I2C_Instruction_RAM */

module I2C_Core_APB3 (
  seq_state_cur_d_0,
  seq_state_cur,
  seq_state_cur_ns,
  COREABC_C0_0_APB3master_PADDR,
  ram_instr_out,
  i2c_status_out_0,
  INSTR_SCMD,
  COREABC_C0_0_APB3master_PWDATA,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  i2c_reg_ctrl_0,
  sequence_cnte,
  seq_last_instr,
  N_38_0,
  i2c_seq_finished,
  RSTSYNC2_RNIKULP1,
  i2c_mem_done,
  seq_write_0_sqmuxa,
  N_115,
  Board_J11_c,
  Board_J10_c,
  SDAO_sig_i,
  SCLO_sig_i,
  un1_pwrite_m,
  un31_psel_2_0,
  CoreAPB3_C0_0_APBmslave0_PSELx,
  COREABC_C0_0_APB3master_PENABLE,
  CoreTimer_C0_0_TIMINT,
  i2c_int,
  FCCC_C0_0_GL0,
  COREABC_C0_0_PRESETN
)
;
input seq_state_cur_d_0 ;
output [1:0] seq_state_cur ;
input [1:0] seq_state_cur_ns ;
input [7:0] COREABC_C0_0_APB3master_PADDR ;
output [2:0] ram_instr_out ;
output i2c_status_out_0 ;
input [1:0] INSTR_SCMD ;
input [7:0] COREABC_C0_0_APB3master_PWDATA ;
output [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
output i2c_reg_ctrl_0 ;
input sequence_cnte ;
output seq_last_instr ;
input N_38_0 ;
output i2c_seq_finished ;
input RSTSYNC2_RNIKULP1 ;
output i2c_mem_done ;
input seq_write_0_sqmuxa ;
output N_115 ;
input Board_J11_c ;
input Board_J10_c ;
output SDAO_sig_i ;
output SCLO_sig_i ;
input un1_pwrite_m ;
output un31_psel_2_0 ;
input CoreAPB3_C0_0_APBmslave0_PSELx ;
input COREABC_C0_0_APB3master_PENABLE ;
input CoreTimer_C0_0_TIMINT ;
output i2c_int ;
input FCCC_C0_0_GL0 ;
input COREABC_C0_0_PRESETN ;
wire seq_state_cur_d_0 ;
wire i2c_status_out_0 ;
wire i2c_reg_ctrl_0 ;
wire sequence_cnte ;
wire seq_last_instr ;
wire N_38_0 ;
wire i2c_seq_finished ;
wire RSTSYNC2_RNIKULP1 ;
wire i2c_mem_done ;
wire seq_write_0_sqmuxa ;
wire N_115 ;
wire Board_J11_c ;
wire Board_J10_c ;
wire SDAO_sig_i ;
wire SCLO_sig_i ;
wire un1_pwrite_m ;
wire un31_psel_2_0 ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire CoreTimer_C0_0_TIMINT ;
wire i2c_int ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_PRESETN ;
wire [7:0] PRDATA_sig_11;
wire [7:0] i2c_reg_datI;
wire [3:0] i2c_reg_ctrl;
wire [0:0] i2c_reg_ctrl_8;
wire [4:4] i2c_reg_ctrl_5;
wire [15:0] i2c_reg_clk;
wire [1:1] i2c_status_out_last;
wire [7:0] PRDATA_sig_11_4_1_0_co1;
wire [7:0] PRDATA_sig_11_4_1_wmux_0_S;
wire [7:0] i2c_data_out;
wire [7:0] PRDATA_sig_11_4_1_0_y0;
wire [7:0] PRDATA_sig_11_4_1_0_co0;
wire [7:0] PRDATA_sig_11_4_1_0_wmux_S;
wire [4:0] i2c_reg_ctrl_2;
wire [6:0] PRDATA_sig_11_3_1;
wire [4:0] i2c_seq_count;
wire [7:0] ram_data_out;
wire [7:3] ram_instr_out_Z;
wire [7:7] PRDATA_sig_11_5_0;
wire VCC ;
wire GND ;
wire un31_psel ;
wire un5_psel ;
wire i2c_reg_clk_10 ;
wire i2c_reg_clk_18 ;
wire trigger_seq_last_Z ;
wire N_91 ;
wire N_97 ;
wire N_96 ;
wire N_94 ;
wire N_95 ;
wire N_92 ;
wire N_98 ;
wire N_93 ;
wire un8_pwrite_i_0 ;
wire un3_psel ;
wire PRDATA_sig_7_sqmuxa ;
wire N_84 ;
wire i2c_mem_instr_sel ;
wire N_81 ;
wire N_85 ;
wire N_82 ;
wire N_83 ;
wire N_87 ;
wire N_86 ;
wire PRDATA_sig_11_sn_N_11_mux ;
wire N_79_i ;
wire PRDATA_sig_11_sn_N_5 ;
wire N_54 ;
wire un1_i2c_reg_clk7_4_Z ;
wire un1_i2c_reg_clk7_3_Z ;
wire PRDATA_sig_11_sn_N_6 ;
wire un2_i2c_adr_to_mem_Z ;
wire un8_pwrite_i_0_2 ;
wire N_102 ;
wire N_100 ;
wire N_103 ;
wire N_104 ;
wire N_101 ;
// @43:237
  SLE \PRDATA_sig[4]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PRDATA_sig_11[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:237
  SLE \PRDATA_sig[5]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PRDATA_sig_11[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:237
  SLE \PRDATA_sig[6]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PRDATA_sig_11[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:237
  SLE \PRDATA_sig[7]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PRDATA_sig_11[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:353
  SLE \i2c_reg_datI[2]  (
	.Q(i2c_reg_datI[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un31_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:353
  SLE \i2c_reg_datI[3]  (
	.Q(i2c_reg_datI[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un31_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:353
  SLE \i2c_reg_datI[4]  (
	.Q(i2c_reg_datI[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(un31_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:353
  SLE \i2c_reg_datI[5]  (
	.Q(i2c_reg_datI[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un31_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:353
  SLE \i2c_reg_datI[6]  (
	.Q(i2c_reg_datI[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un31_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:353
  SLE \i2c_reg_datI[7]  (
	.Q(i2c_reg_datI[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[7]),
	.EN(un31_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:280
  SLE \i2c_reg_ctrl[0]  (
	.Q(i2c_reg_ctrl[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_reg_ctrl_8[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:280
  SLE \i2c_reg_ctrl[1]  (
	.Q(i2c_reg_ctrl[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:280
  SLE \i2c_reg_ctrl[2]  (
	.Q(i2c_reg_ctrl[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:280
  SLE \i2c_reg_ctrl[3]  (
	.Q(i2c_reg_ctrl[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:280
  SLE \i2c_reg_ctrl[4]  (
	.Q(i2c_reg_ctrl_0),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_reg_ctrl_5[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:237
  SLE \PRDATA_sig[0]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PRDATA_sig_11[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:237
  SLE \PRDATA_sig[1]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PRDATA_sig_11[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:237
  SLE \PRDATA_sig[2]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PRDATA_sig_11[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:237
  SLE \PRDATA_sig[3]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PRDATA_sig_11[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[3]  (
	.Q(i2c_reg_clk[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[4]  (
	.Q(i2c_reg_clk[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[5]  (
	.Q(i2c_reg_clk[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[6]  (
	.Q(i2c_reg_clk[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[7]  (
	.Q(i2c_reg_clk[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[7]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[8]  (
	.Q(i2c_reg_clk[8]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[9]  (
	.Q(i2c_reg_clk[9]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[10]  (
	.Q(i2c_reg_clk[10]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[11]  (
	.Q(i2c_reg_clk[11]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[12]  (
	.Q(i2c_reg_clk[12]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[13]  (
	.Q(i2c_reg_clk[13]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[14]  (
	.Q(i2c_reg_clk[14]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[15]  (
	.Q(i2c_reg_clk[15]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[7]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:353
  SLE \i2c_reg_datI[0]  (
	.Q(i2c_reg_datI[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un31_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:353
  SLE \i2c_reg_datI[1]  (
	.Q(i2c_reg_datI[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un31_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[0]  (
	.Q(i2c_reg_clk[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[1]  (
	.Q(i2c_reg_clk[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:331
  SLE \i2c_reg_clk[2]  (
	.Q(i2c_reg_clk[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:280
  SLE \i2c_status_out_last[1]  (
	.Q(i2c_status_out_last[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(i2c_int),
	.EN(COREABC_C0_0_PRESETN),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:280
  SLE trigger_seq_last (
	.Q(trigger_seq_last_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CoreTimer_C0_0_TIMINT),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @43:240
  ARI1 \PRDATA_sig_11_4_1_wmux_0[0]  (
	.FCO(PRDATA_sig_11_4_1_0_co1[0]),
	.S(PRDATA_sig_11_4_1_wmux_0_S[0]),
	.Y(N_91),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_datI[0]),
	.D(i2c_data_out[0]),
	.A(PRDATA_sig_11_4_1_0_y0[0]),
	.FCI(PRDATA_sig_11_4_1_0_co0[0])
);
defparam \PRDATA_sig_11_4_1_wmux_0[0] .INIT=20'h0F588;
// @43:240
  ARI1 \PRDATA_sig_11_4_1_0_wmux[0]  (
	.FCO(PRDATA_sig_11_4_1_0_co0[0]),
	.S(PRDATA_sig_11_4_1_0_wmux_S[0]),
	.Y(PRDATA_sig_11_4_1_0_y0[0]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_clk[0]),
	.D(i2c_reg_clk[8]),
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.FCI(VCC)
);
defparam \PRDATA_sig_11_4_1_0_wmux[0] .INIT=20'h0FA44;
// @43:240
  ARI1 \PRDATA_sig_11_4_1_wmux_0[6]  (
	.FCO(PRDATA_sig_11_4_1_0_co1[6]),
	.S(PRDATA_sig_11_4_1_wmux_0_S[6]),
	.Y(N_97),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_datI[6]),
	.D(i2c_data_out[6]),
	.A(PRDATA_sig_11_4_1_0_y0[6]),
	.FCI(PRDATA_sig_11_4_1_0_co0[6])
);
defparam \PRDATA_sig_11_4_1_wmux_0[6] .INIT=20'h0F588;
// @43:240
  ARI1 \PRDATA_sig_11_4_1_0_wmux[6]  (
	.FCO(PRDATA_sig_11_4_1_0_co0[6]),
	.S(PRDATA_sig_11_4_1_0_wmux_S[6]),
	.Y(PRDATA_sig_11_4_1_0_y0[6]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_clk[6]),
	.D(i2c_reg_clk[14]),
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.FCI(VCC)
);
defparam \PRDATA_sig_11_4_1_0_wmux[6] .INIT=20'h0FA44;
// @43:240
  ARI1 \PRDATA_sig_11_4_1_wmux_0[5]  (
	.FCO(PRDATA_sig_11_4_1_0_co1[5]),
	.S(PRDATA_sig_11_4_1_wmux_0_S[5]),
	.Y(N_96),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_datI[5]),
	.D(i2c_data_out[5]),
	.A(PRDATA_sig_11_4_1_0_y0[5]),
	.FCI(PRDATA_sig_11_4_1_0_co0[5])
);
defparam \PRDATA_sig_11_4_1_wmux_0[5] .INIT=20'h0F588;
// @43:240
  ARI1 \PRDATA_sig_11_4_1_0_wmux[5]  (
	.FCO(PRDATA_sig_11_4_1_0_co0[5]),
	.S(PRDATA_sig_11_4_1_0_wmux_S[5]),
	.Y(PRDATA_sig_11_4_1_0_y0[5]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_clk[5]),
	.D(i2c_reg_clk[13]),
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.FCI(VCC)
);
defparam \PRDATA_sig_11_4_1_0_wmux[5] .INIT=20'h0FA44;
// @43:240
  ARI1 \PRDATA_sig_11_4_1_wmux_0[3]  (
	.FCO(PRDATA_sig_11_4_1_0_co1[3]),
	.S(PRDATA_sig_11_4_1_wmux_0_S[3]),
	.Y(N_94),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_datI[3]),
	.D(i2c_data_out[3]),
	.A(PRDATA_sig_11_4_1_0_y0[3]),
	.FCI(PRDATA_sig_11_4_1_0_co0[3])
);
defparam \PRDATA_sig_11_4_1_wmux_0[3] .INIT=20'h0F588;
// @43:240
  ARI1 \PRDATA_sig_11_4_1_0_wmux[3]  (
	.FCO(PRDATA_sig_11_4_1_0_co0[3]),
	.S(PRDATA_sig_11_4_1_0_wmux_S[3]),
	.Y(PRDATA_sig_11_4_1_0_y0[3]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_clk[3]),
	.D(i2c_reg_clk[11]),
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.FCI(VCC)
);
defparam \PRDATA_sig_11_4_1_0_wmux[3] .INIT=20'h0FA44;
// @43:240
  ARI1 \PRDATA_sig_11_4_1_wmux_0[4]  (
	.FCO(PRDATA_sig_11_4_1_0_co1[4]),
	.S(PRDATA_sig_11_4_1_wmux_0_S[4]),
	.Y(N_95),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_datI[4]),
	.D(i2c_data_out[4]),
	.A(PRDATA_sig_11_4_1_0_y0[4]),
	.FCI(PRDATA_sig_11_4_1_0_co0[4])
);
defparam \PRDATA_sig_11_4_1_wmux_0[4] .INIT=20'h0F588;
// @43:240
  ARI1 \PRDATA_sig_11_4_1_0_wmux[4]  (
	.FCO(PRDATA_sig_11_4_1_0_co0[4]),
	.S(PRDATA_sig_11_4_1_0_wmux_S[4]),
	.Y(PRDATA_sig_11_4_1_0_y0[4]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_clk[4]),
	.D(i2c_reg_clk[12]),
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.FCI(VCC)
);
defparam \PRDATA_sig_11_4_1_0_wmux[4] .INIT=20'h0FA44;
// @43:240
  ARI1 \PRDATA_sig_11_4_1_wmux_0[1]  (
	.FCO(PRDATA_sig_11_4_1_0_co1[1]),
	.S(PRDATA_sig_11_4_1_wmux_0_S[1]),
	.Y(N_92),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_datI[1]),
	.D(i2c_data_out[1]),
	.A(PRDATA_sig_11_4_1_0_y0[1]),
	.FCI(PRDATA_sig_11_4_1_0_co0[1])
);
defparam \PRDATA_sig_11_4_1_wmux_0[1] .INIT=20'h0F588;
// @43:240
  ARI1 \PRDATA_sig_11_4_1_0_wmux[1]  (
	.FCO(PRDATA_sig_11_4_1_0_co0[1]),
	.S(PRDATA_sig_11_4_1_0_wmux_S[1]),
	.Y(PRDATA_sig_11_4_1_0_y0[1]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_clk[1]),
	.D(i2c_reg_clk[9]),
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.FCI(VCC)
);
defparam \PRDATA_sig_11_4_1_0_wmux[1] .INIT=20'h0FA44;
// @43:240
  ARI1 \PRDATA_sig_11_4_1_wmux_0[7]  (
	.FCO(PRDATA_sig_11_4_1_0_co1[7]),
	.S(PRDATA_sig_11_4_1_wmux_0_S[7]),
	.Y(N_98),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_datI[7]),
	.D(i2c_data_out[7]),
	.A(PRDATA_sig_11_4_1_0_y0[7]),
	.FCI(PRDATA_sig_11_4_1_0_co0[7])
);
defparam \PRDATA_sig_11_4_1_wmux_0[7] .INIT=20'h0F588;
// @43:240
  ARI1 \PRDATA_sig_11_4_1_0_wmux[7]  (
	.FCO(PRDATA_sig_11_4_1_0_co0[7]),
	.S(PRDATA_sig_11_4_1_0_wmux_S[7]),
	.Y(PRDATA_sig_11_4_1_0_y0[7]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_clk[7]),
	.D(i2c_reg_clk[15]),
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.FCI(VCC)
);
defparam \PRDATA_sig_11_4_1_0_wmux[7] .INIT=20'h0FA44;
// @43:240
  ARI1 \PRDATA_sig_11_4_1_wmux_0[2]  (
	.FCO(PRDATA_sig_11_4_1_0_co1[2]),
	.S(PRDATA_sig_11_4_1_wmux_0_S[2]),
	.Y(N_93),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_datI[2]),
	.D(i2c_data_out[2]),
	.A(PRDATA_sig_11_4_1_0_y0[2]),
	.FCI(PRDATA_sig_11_4_1_0_co0[2])
);
defparam \PRDATA_sig_11_4_1_wmux_0[2] .INIT=20'h0F588;
// @43:240
  ARI1 \PRDATA_sig_11_4_1_0_wmux[2]  (
	.FCO(PRDATA_sig_11_4_1_0_co0[2]),
	.S(PRDATA_sig_11_4_1_0_wmux_S[2]),
	.Y(PRDATA_sig_11_4_1_0_y0[2]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(i2c_reg_clk[2]),
	.D(i2c_reg_clk[10]),
	.A(COREABC_C0_0_APB3master_PADDR[0]),
	.FCI(VCC)
);
defparam \PRDATA_sig_11_4_1_0_wmux[2] .INIT=20'h0FA44;
// @43:284
  CFG4 \i2c_reg_ctrl_2[0]  (
	.A(COREABC_C0_0_APB3master_PWDATA[0]),
	.B(un8_pwrite_i_0),
	.C(i2c_reg_ctrl[0]),
	.D(un3_psel),
	.Y(i2c_reg_ctrl_2[0])
);
defparam \i2c_reg_ctrl_2[0] .INIT=16'hB8F0;
// @43:284
  CFG4 \i2c_reg_ctrl_2[4]  (
	.A(COREABC_C0_0_APB3master_PWDATA[4]),
	.B(un8_pwrite_i_0),
	.C(i2c_reg_ctrl_0),
	.D(un3_psel),
	.Y(i2c_reg_ctrl_2[4])
);
defparam \i2c_reg_ctrl_2[4] .INIT=16'hB8F0;
// @43:284
  CFG4 \p_reg_ctrl.un3_psel_0_a2  (
	.A(COREABC_C0_0_APB3master_PENABLE),
	.B(INSTR_SCMD[0]),
	.C(INSTR_SCMD[1]),
	.D(CoreAPB3_C0_0_APBmslave0_PSELx),
	.Y(un3_psel)
);
defparam \p_reg_ctrl.un3_psel_0_a2 .INIT=16'h2A00;
// @43:240
  CFG3 \PRDATA_sig_11_3[3]  (
	.A(PRDATA_sig_11_3_1[3]),
	.B(i2c_seq_count[1]),
	.C(PRDATA_sig_7_sqmuxa),
	.Y(N_84)
);
defparam \PRDATA_sig_11_3[3] .INIT=8'h5C;
// @43:240
  CFG3 \PRDATA_sig_11_3_1[3]  (
	.A(ram_data_out[3]),
	.B(i2c_mem_instr_sel),
	.C(ram_instr_out_Z[3]),
	.Y(PRDATA_sig_11_3_1[3])
);
defparam \PRDATA_sig_11_3_1[3] .INIT=8'h1D;
// @43:240
  CFG3 \PRDATA_sig_11_3[0]  (
	.A(PRDATA_sig_11_3_1[0]),
	.B(i2c_status_out_0),
	.C(PRDATA_sig_7_sqmuxa),
	.Y(N_81)
);
defparam \PRDATA_sig_11_3[0] .INIT=8'h5C;
// @43:240
  CFG3 \PRDATA_sig_11_3_1[0]  (
	.A(ram_data_out[0]),
	.B(ram_instr_out[0]),
	.C(i2c_mem_instr_sel),
	.Y(PRDATA_sig_11_3_1[0])
);
defparam \PRDATA_sig_11_3_1[0] .INIT=8'h35;
// @43:240
  CFG3 \PRDATA_sig_11_3[4]  (
	.A(PRDATA_sig_11_3_1[4]),
	.B(i2c_seq_count[2]),
	.C(PRDATA_sig_7_sqmuxa),
	.Y(N_85)
);
defparam \PRDATA_sig_11_3[4] .INIT=8'h5C;
// @43:240
  CFG3 \PRDATA_sig_11_3_1[4]  (
	.A(ram_data_out[4]),
	.B(i2c_mem_instr_sel),
	.C(ram_instr_out_Z[4]),
	.Y(PRDATA_sig_11_3_1[4])
);
defparam \PRDATA_sig_11_3_1[4] .INIT=8'h1D;
// @43:240
  CFG3 \PRDATA_sig_11_3[1]  (
	.A(PRDATA_sig_11_3_1[1]),
	.B(i2c_int),
	.C(PRDATA_sig_7_sqmuxa),
	.Y(N_82)
);
defparam \PRDATA_sig_11_3[1] .INIT=8'h5C;
// @43:240
  CFG3 \PRDATA_sig_11_3_1[1]  (
	.A(ram_data_out[1]),
	.B(ram_instr_out[1]),
	.C(i2c_mem_instr_sel),
	.Y(PRDATA_sig_11_3_1[1])
);
defparam \PRDATA_sig_11_3_1[1] .INIT=8'h35;
// @43:240
  CFG3 \PRDATA_sig_11_3[2]  (
	.A(PRDATA_sig_11_3_1[2]),
	.B(i2c_seq_count[0]),
	.C(PRDATA_sig_7_sqmuxa),
	.Y(N_83)
);
defparam \PRDATA_sig_11_3[2] .INIT=8'h5C;
// @43:240
  CFG3 \PRDATA_sig_11_3_1[2]  (
	.A(ram_data_out[2]),
	.B(ram_instr_out[2]),
	.C(i2c_mem_instr_sel),
	.Y(PRDATA_sig_11_3_1[2])
);
defparam \PRDATA_sig_11_3_1[2] .INIT=8'h35;
// @43:240
  CFG3 \PRDATA_sig_11_3[6]  (
	.A(PRDATA_sig_11_3_1[6]),
	.B(i2c_seq_count[4]),
	.C(PRDATA_sig_7_sqmuxa),
	.Y(N_87)
);
defparam \PRDATA_sig_11_3[6] .INIT=8'h5C;
// @43:240
  CFG3 \PRDATA_sig_11_3_1[6]  (
	.A(ram_data_out[6]),
	.B(i2c_mem_instr_sel),
	.C(ram_instr_out_Z[6]),
	.Y(PRDATA_sig_11_3_1[6])
);
defparam \PRDATA_sig_11_3_1[6] .INIT=8'h1D;
// @43:240
  CFG3 \PRDATA_sig_11_3[5]  (
	.A(PRDATA_sig_11_3_1[5]),
	.B(i2c_seq_count[3]),
	.C(PRDATA_sig_7_sqmuxa),
	.Y(N_86)
);
defparam \PRDATA_sig_11_3[5] .INIT=8'h5C;
// @43:240
  CFG3 \PRDATA_sig_11_3_1[5]  (
	.A(ram_data_out[5]),
	.B(i2c_mem_instr_sel),
	.C(ram_instr_out_Z[5]),
	.Y(PRDATA_sig_11_3_1[5])
);
defparam \PRDATA_sig_11_3_1[5] .INIT=8'h1D;
// @43:240
  CFG3 \PRDATA_sig_11[7]  (
	.A(N_98),
	.B(PRDATA_sig_11_5_0[7]),
	.C(PRDATA_sig_11_sn_N_11_mux),
	.Y(PRDATA_sig_11[7])
);
defparam \PRDATA_sig_11[7] .INIT=8'hAC;
// @43:240
  CFG2 PRDATA_sig_11_sn_m4 (
	.A(un8_pwrite_i_0),
	.B(N_79_i),
	.Y(PRDATA_sig_11_sn_N_5)
);
defparam PRDATA_sig_11_sn_m4.INIT=4'h1;
// @43:240
  CFG2 un1_prdata_sig29_i_o2 (
	.A(COREABC_C0_0_APB3master_PADDR[2]),
	.B(COREABC_C0_0_APB3master_PADDR[1]),
	.Y(N_54)
);
defparam un1_prdata_sig29_i_o2.INIT=4'h7;
// @43:334
  CFG4 un1_i2c_reg_clk7_4 (
	.A(COREABC_C0_0_APB3master_PADDR[3]),
	.B(COREABC_C0_0_APB3master_PADDR[4]),
	.C(COREABC_C0_0_APB3master_PADDR[1]),
	.D(COREABC_C0_0_APB3master_PADDR[7]),
	.Y(un1_i2c_reg_clk7_4_Z)
);
defparam un1_i2c_reg_clk7_4.INIT=16'hFFEF;
// @43:334
  CFG3 un1_i2c_reg_clk7_3 (
	.A(COREABC_C0_0_APB3master_PADDR[5]),
	.B(COREABC_C0_0_APB3master_PADDR[6]),
	.C(COREABC_C0_0_APB3master_PADDR[2]),
	.Y(un1_i2c_reg_clk7_3_Z)
);
defparam un1_i2c_reg_clk7_3.INIT=8'hFE;
// @43:356
  CFG4 \p_reg_data_in.un31_psel_2_0_0_a2  (
	.A(COREABC_C0_0_APB3master_PADDR[6]),
	.B(COREABC_C0_0_APB3master_PADDR[5]),
	.C(COREABC_C0_0_APB3master_PADDR[3]),
	.D(COREABC_C0_0_APB3master_PADDR[4]),
	.Y(un31_psel_2_0)
);
defparam \p_reg_data_in.un31_psel_2_0_0_a2 .INIT=16'h0001;
// @43:240
  CFG3 PRDATA_sig_11_sn_m5 (
	.A(PRDATA_sig_7_sqmuxa),
	.B(N_79_i),
	.C(un8_pwrite_i_0),
	.Y(PRDATA_sig_11_sn_N_6)
);
defparam PRDATA_sig_11_sn_m5.INIT=8'h54;
// @43:240
  CFG4 PRDATA_sig_11_sn_m8 (
	.A(COREABC_C0_0_APB3master_PADDR[1]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(PRDATA_sig_7_sqmuxa),
	.D(PRDATA_sig_11_sn_N_5),
	.Y(PRDATA_sig_11_sn_N_11_mux)
);
defparam PRDATA_sig_11_sn_m8.INIT=16'h0E00;
// @43:255
  CFG3 PRDATA_sig_7_sqmuxa_0_a3 (
	.A(CoreAPB3_C0_0_APBmslave0_PSELx),
	.B(un1_pwrite_m),
	.C(COREABC_C0_0_APB3master_PADDR[7]),
	.Y(PRDATA_sig_7_sqmuxa)
);
defparam PRDATA_sig_7_sqmuxa_0_a3.INIT=8'h80;
// @43:396
  CFG2 un2_i2c_adr_to_mem (
	.A(CoreAPB3_C0_0_APBmslave0_PSELx),
	.B(COREABC_C0_0_APB3master_PADDR[7]),
	.Y(un2_i2c_adr_to_mem_Z)
);
defparam un2_i2c_adr_to_mem.INIT=4'h8;
// @43:398
  CFG2 i2c_mem_instr_sel_0_a3 (
	.A(CoreAPB3_C0_0_APBmslave0_PSELx),
	.B(COREABC_C0_0_APB3master_PADDR[6]),
	.Y(i2c_mem_instr_sel)
);
defparam i2c_mem_instr_sel_0_a3.INIT=4'h8;
// @43:356
  CFG3 \p_reg_data_in.un31_psel_0_a3_2  (
	.A(COREABC_C0_0_APB3master_PADDR[7]),
	.B(COREABC_C0_0_APB3master_PADDR[0]),
	.C(un31_psel_2_0),
	.Y(un8_pwrite_i_0_2)
);
defparam \p_reg_data_in.un31_psel_0_a3_2 .INIT=8'h10;
// @43:284
  CFG2 \p_reg_ctrl.un5_psel  (
	.A(un8_pwrite_i_0),
	.B(un3_psel),
	.Y(un5_psel)
);
defparam \p_reg_ctrl.un5_psel .INIT=4'h8;
// @43:356
  CFG4 \p_reg_data_in.un31_psel_0_a3  (
	.A(COREABC_C0_0_APB3master_PADDR[2]),
	.B(COREABC_C0_0_APB3master_PADDR[1]),
	.C(un3_psel),
	.D(un8_pwrite_i_0_2),
	.Y(un31_psel)
);
defparam \p_reg_data_in.un31_psel_0_a3 .INIT=16'h2000;
// @43:243
  CFG3 un8_pwrite_0_a3 (
	.A(COREABC_C0_0_APB3master_PADDR[1]),
	.B(COREABC_C0_0_APB3master_PADDR[2]),
	.C(un8_pwrite_i_0_2),
	.Y(un8_pwrite_i_0)
);
defparam un8_pwrite_0_a3.INIT=8'h10;
// @43:331
  CFG4 i2c_reg_clk_18_0 (
	.A(un1_i2c_reg_clk7_3_Z),
	.B(un3_psel),
	.C(COREABC_C0_0_APB3master_PADDR[0]),
	.D(un1_i2c_reg_clk7_4_Z),
	.Y(i2c_reg_clk_18)
);
defparam i2c_reg_clk_18_0.INIT=16'h0040;
// @43:331
  CFG4 i2c_reg_clk_10_0 (
	.A(un1_i2c_reg_clk7_3_Z),
	.B(un3_psel),
	.C(COREABC_C0_0_APB3master_PADDR[0]),
	.D(un1_i2c_reg_clk7_4_Z),
	.Y(i2c_reg_clk_10)
);
defparam i2c_reg_clk_10_0.INIT=16'h0004;
// @43:240
  CFG4 un1_prdata_sig29_i_o2_RNID07V (
	.A(CoreAPB3_C0_0_APBmslave0_PSELx),
	.B(N_54),
	.C(un31_psel_2_0),
	.D(un1_pwrite_m),
	.Y(N_79_i)
);
defparam un1_prdata_sig29_i_o2_RNID07V.INIT=16'h7FFF;
// @43:240
  CFG4 \PRDATA_sig_11_5_0[7]  (
	.A(ram_instr_out_Z[7]),
	.B(ram_data_out[7]),
	.C(i2c_mem_instr_sel),
	.D(PRDATA_sig_7_sqmuxa),
	.Y(PRDATA_sig_11_5_0[7])
);
defparam \PRDATA_sig_11_5_0[7] .INIT=16'hAC00;
// @43:299
  CFG3 \p_reg_ctrl.i2c_reg_ctrl_8[0]  (
	.A(i2c_reg_ctrl_2[0]),
	.B(i2c_status_out_last[1]),
	.C(i2c_int),
	.Y(i2c_reg_ctrl_8[0])
);
defparam \p_reg_ctrl.i2c_reg_ctrl_8[0] .INIT=8'h8A;
// @43:240
  CFG4 \PRDATA_sig_11_5[2]  (
	.A(i2c_reg_ctrl[2]),
	.B(N_79_i),
	.C(N_83),
	.D(PRDATA_sig_11_sn_N_6),
	.Y(N_102)
);
defparam \PRDATA_sig_11_5[2] .INIT=16'h22F0;
// @43:240
  CFG4 \PRDATA_sig_11_5[0]  (
	.A(i2c_reg_ctrl[0]),
	.B(N_79_i),
	.C(N_81),
	.D(PRDATA_sig_11_sn_N_6),
	.Y(N_100)
);
defparam \PRDATA_sig_11_5[0] .INIT=16'h22F0;
// @43:240
  CFG4 \PRDATA_sig_11_5[3]  (
	.A(i2c_reg_ctrl[3]),
	.B(N_79_i),
	.C(N_84),
	.D(PRDATA_sig_11_sn_N_6),
	.Y(N_103)
);
defparam \PRDATA_sig_11_5[3] .INIT=16'h22F0;
// @43:240
  CFG4 \PRDATA_sig_11_5[4]  (
	.A(i2c_reg_ctrl_0),
	.B(N_79_i),
	.C(N_85),
	.D(PRDATA_sig_11_sn_N_6),
	.Y(N_104)
);
defparam \PRDATA_sig_11_5[4] .INIT=16'h22F0;
// @43:240
  CFG4 \PRDATA_sig_11_5[1]  (
	.A(i2c_reg_ctrl[1]),
	.B(N_79_i),
	.C(N_82),
	.D(PRDATA_sig_11_sn_N_6),
	.Y(N_101)
);
defparam \PRDATA_sig_11_5[1] .INIT=16'h22F0;
// @43:295
  CFG3 \p_reg_ctrl.i2c_reg_ctrl_5[4]  (
	.A(i2c_reg_ctrl_2[4]),
	.B(trigger_seq_last_Z),
	.C(CoreTimer_C0_0_TIMINT),
	.Y(i2c_reg_ctrl_5[4])
);
defparam \p_reg_ctrl.i2c_reg_ctrl_5[4] .INIT=8'hBA;
// @43:240
  CFG4 \PRDATA_sig_11[6]  (
	.A(N_87),
	.B(N_97),
	.C(PRDATA_sig_11_sn_N_11_mux),
	.D(PRDATA_sig_11_sn_N_6),
	.Y(PRDATA_sig_11[6])
);
defparam \PRDATA_sig_11[6] .INIT=16'hC0CA;
// @43:240
  CFG4 \PRDATA_sig_11[5]  (
	.A(N_86),
	.B(N_96),
	.C(PRDATA_sig_11_sn_N_11_mux),
	.D(PRDATA_sig_11_sn_N_6),
	.Y(PRDATA_sig_11[5])
);
defparam \PRDATA_sig_11[5] .INIT=16'hC0CA;
// @43:240
  CFG3 \PRDATA_sig_11[2]  (
	.A(N_102),
	.B(N_93),
	.C(PRDATA_sig_11_sn_N_11_mux),
	.Y(PRDATA_sig_11[2])
);
defparam \PRDATA_sig_11[2] .INIT=8'hCA;
// @43:240
  CFG3 \PRDATA_sig_11[0]  (
	.A(N_100),
	.B(N_91),
	.C(PRDATA_sig_11_sn_N_11_mux),
	.Y(PRDATA_sig_11[0])
);
defparam \PRDATA_sig_11[0] .INIT=8'hCA;
// @43:240
  CFG3 \PRDATA_sig_11[3]  (
	.A(N_103),
	.B(N_94),
	.C(PRDATA_sig_11_sn_N_11_mux),
	.Y(PRDATA_sig_11[3])
);
defparam \PRDATA_sig_11[3] .INIT=8'hCA;
// @43:240
  CFG3 \PRDATA_sig_11[4]  (
	.A(N_104),
	.B(N_95),
	.C(PRDATA_sig_11_sn_N_11_mux),
	.Y(PRDATA_sig_11[4])
);
defparam \PRDATA_sig_11[4] .INIT=8'hCA;
// @43:240
  CFG3 \PRDATA_sig_11[1]  (
	.A(N_101),
	.B(N_92),
	.C(PRDATA_sig_11_sn_N_11_mux),
	.Y(PRDATA_sig_11[1])
);
defparam \PRDATA_sig_11[1] .INIT=8'hCA;
// @43:179
  I2C_Instruction_RAM I2C_Instruction_RAM_0 (
	.i2c_status_out_0(i2c_status_out_0),
	.i2c_reg_clk(i2c_reg_clk[15:1]),
	.i2c_reg_datI(i2c_reg_datI[7:0]),
	.COREABC_C0_0_APB3master_PADDR_7(COREABC_C0_0_APB3master_PADDR[7]),
	.COREABC_C0_0_APB3master_PADDR_1(COREABC_C0_0_APB3master_PADDR[1]),
	.COREABC_C0_0_APB3master_PADDR_2(COREABC_C0_0_APB3master_PADDR[2]),
	.COREABC_C0_0_APB3master_PADDR_4(COREABC_C0_0_APB3master_PADDR[4]),
	.COREABC_C0_0_APB3master_PADDR_3(COREABC_C0_0_APB3master_PADDR[3]),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR[0]),
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[7:0]),
	.i2c_data_out(i2c_data_out[7:0]),
	.i2c_reg_ctrl({i2c_reg_ctrl_0, i2c_reg_ctrl[3:0]}),
	.ram_instr_out({ram_instr_out_Z[7:3], ram_instr_out[2:0]}),
	.ram_data_out(ram_data_out[7:0]),
	.seq_state_cur_ns(seq_state_cur_ns[1:0]),
	.seq_state_cur(seq_state_cur[1:0]),
	.seq_state_cur_d_0(seq_state_cur_d_0),
	.i2c_seq_count(i2c_seq_count[4:0]),
	.SCLO_sig_i(SCLO_sig_i),
	.SDAO_sig_i(SDAO_sig_i),
	.Board_J10_c(Board_J10_c),
	.Board_J11_c(Board_J11_c),
	.i2c_int(i2c_int),
	.un2_i2c_adr_to_mem(un2_i2c_adr_to_mem_Z),
	.N_115(N_115),
	.i2c_mem_instr_sel(i2c_mem_instr_sel),
	.un3_psel(un3_psel),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.seq_write_0_sqmuxa(seq_write_0_sqmuxa),
	.i2c_mem_done(i2c_mem_done),
	.RSTSYNC2_RNIKULP1(RSTSYNC2_RNIKULP1),
	.i2c_seq_finished(i2c_seq_finished),
	.N_38_0(N_38_0),
	.seq_last_instr_1z(seq_last_instr),
	.sequence_cnte(sequence_cnte),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* I2C_Core_APB3 */

module timer (
  timer_interrupt,
  FCCC_C0_0_GL1,
  COREABC_C0_0_PRESETN
)
;
output timer_interrupt ;
input FCCC_C0_0_GL1 ;
input COREABC_C0_0_PRESETN ;
wire timer_interrupt ;
wire FCCC_C0_0_GL1 ;
wire COREABC_C0_0_PRESETN ;
wire [17:0] counter;
wire [0:0] counter_i;
wire [17:4] counter_3;
wire VCC ;
wire un11_counter_cry_11_S ;
wire GND ;
wire un11_counter_cry_13_S ;
wire un11_counter_cry_1_S ;
wire un11_counter_cry_2_S ;
wire un11_counter_cry_3_S ;
wire un11_counter_cry_5_S ;
wire un11_counter_cry_6_S ;
wire un11_counter_cry_8_S ;
wire un11_counter_cry_9_S ;
wire un11_counter_cry_10_S ;
wire un2_counter ;
wire un11_counter_s_1_836_FCO ;
wire un11_counter_s_1_836_S ;
wire un11_counter_s_1_836_Y ;
wire un11_counter_cry_1_Z ;
wire un11_counter_cry_1_Y ;
wire un11_counter_cry_2_Z ;
wire un11_counter_cry_2_Y ;
wire un11_counter_cry_3_Z ;
wire un11_counter_cry_3_Y ;
wire un11_counter_cry_4_Z ;
wire un11_counter_cry_4_S ;
wire un11_counter_cry_4_Y ;
wire un11_counter_cry_5_Z ;
wire un11_counter_cry_5_Y ;
wire un11_counter_cry_6_Z ;
wire un11_counter_cry_6_Y ;
wire un11_counter_cry_7_Z ;
wire un11_counter_cry_7_S ;
wire un11_counter_cry_7_Y ;
wire un11_counter_cry_8_Z ;
wire un11_counter_cry_8_Y ;
wire un11_counter_cry_9_Z ;
wire un11_counter_cry_9_Y ;
wire un11_counter_cry_10_Z ;
wire un11_counter_cry_10_Y ;
wire un11_counter_cry_11_Z ;
wire un11_counter_cry_11_Y ;
wire un11_counter_cry_12_Z ;
wire un11_counter_cry_12_S ;
wire un11_counter_cry_12_Y ;
wire un11_counter_cry_13_Z ;
wire un11_counter_cry_13_Y ;
wire un11_counter_cry_14_Z ;
wire un11_counter_cry_14_S ;
wire un11_counter_cry_14_Y ;
wire un11_counter_cry_15_Z ;
wire un11_counter_cry_15_S ;
wire un11_counter_cry_15_Y ;
wire un11_counter_s_17_FCO ;
wire un11_counter_s_17_S ;
wire un11_counter_s_17_Y ;
wire un11_counter_cry_16_Z ;
wire un11_counter_cry_16_S ;
wire un11_counter_cry_16_Y ;
wire un2_counter_12 ;
wire un2_counter_11 ;
wire un2_counter_10 ;
wire un2_counter_9 ;
wire un2_counter_13 ;
wire N_1 ;
  CFG1 \counter_RNO[0]  (
	.A(counter[0]),
	.Y(counter_i[0])
);
defparam \counter_RNO[0] .INIT=2'h1;
// @22:47
  SLE \counter[11]  (
	.Q(counter[11]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un11_counter_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[12]  (
	.Q(counter[12]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[13]  (
	.Q(counter[13]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un11_counter_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[14]  (
	.Q(counter[14]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[15]  (
	.Q(counter[15]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[16]  (
	.Q(counter[16]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[17]  (
	.Q(counter[17]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[0]  (
	.Q(counter[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[1]  (
	.Q(counter[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un11_counter_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[2]  (
	.Q(counter[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un11_counter_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[3]  (
	.Q(counter[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un11_counter_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[4]  (
	.Q(counter[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[5]  (
	.Q(counter[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un11_counter_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[6]  (
	.Q(counter[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un11_counter_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[7]  (
	.Q(counter[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(counter_3[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[8]  (
	.Q(counter[8]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un11_counter_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[9]  (
	.Q(counter[9]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un11_counter_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE \counter[10]  (
	.Q(counter[10]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un11_counter_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:47
  SLE timer_indic_sig (
	.Q(timer_interrupt),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(un2_counter),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @22:61
  ARI1 un11_counter_s_1_836 (
	.FCO(un11_counter_s_1_836_FCO),
	.S(un11_counter_s_1_836_S),
	.Y(un11_counter_s_1_836_Y),
	.B(counter[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un11_counter_s_1_836.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_1 (
	.FCO(un11_counter_cry_1_Z),
	.S(un11_counter_cry_1_S),
	.Y(un11_counter_cry_1_Y),
	.B(counter[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_s_1_836_FCO)
);
defparam un11_counter_cry_1.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_2 (
	.FCO(un11_counter_cry_2_Z),
	.S(un11_counter_cry_2_S),
	.Y(un11_counter_cry_2_Y),
	.B(counter[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_1_Z)
);
defparam un11_counter_cry_2.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_3 (
	.FCO(un11_counter_cry_3_Z),
	.S(un11_counter_cry_3_S),
	.Y(un11_counter_cry_3_Y),
	.B(counter[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_2_Z)
);
defparam un11_counter_cry_3.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_4 (
	.FCO(un11_counter_cry_4_Z),
	.S(un11_counter_cry_4_S),
	.Y(un11_counter_cry_4_Y),
	.B(counter[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_3_Z)
);
defparam un11_counter_cry_4.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_5 (
	.FCO(un11_counter_cry_5_Z),
	.S(un11_counter_cry_5_S),
	.Y(un11_counter_cry_5_Y),
	.B(counter[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_4_Z)
);
defparam un11_counter_cry_5.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_6 (
	.FCO(un11_counter_cry_6_Z),
	.S(un11_counter_cry_6_S),
	.Y(un11_counter_cry_6_Y),
	.B(counter[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_5_Z)
);
defparam un11_counter_cry_6.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_7 (
	.FCO(un11_counter_cry_7_Z),
	.S(un11_counter_cry_7_S),
	.Y(un11_counter_cry_7_Y),
	.B(counter[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_6_Z)
);
defparam un11_counter_cry_7.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_8 (
	.FCO(un11_counter_cry_8_Z),
	.S(un11_counter_cry_8_S),
	.Y(un11_counter_cry_8_Y),
	.B(counter[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_7_Z)
);
defparam un11_counter_cry_8.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_9 (
	.FCO(un11_counter_cry_9_Z),
	.S(un11_counter_cry_9_S),
	.Y(un11_counter_cry_9_Y),
	.B(counter[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_8_Z)
);
defparam un11_counter_cry_9.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_10 (
	.FCO(un11_counter_cry_10_Z),
	.S(un11_counter_cry_10_S),
	.Y(un11_counter_cry_10_Y),
	.B(counter[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_9_Z)
);
defparam un11_counter_cry_10.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_11 (
	.FCO(un11_counter_cry_11_Z),
	.S(un11_counter_cry_11_S),
	.Y(un11_counter_cry_11_Y),
	.B(counter[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_10_Z)
);
defparam un11_counter_cry_11.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_12 (
	.FCO(un11_counter_cry_12_Z),
	.S(un11_counter_cry_12_S),
	.Y(un11_counter_cry_12_Y),
	.B(counter[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_11_Z)
);
defparam un11_counter_cry_12.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_13 (
	.FCO(un11_counter_cry_13_Z),
	.S(un11_counter_cry_13_S),
	.Y(un11_counter_cry_13_Y),
	.B(counter[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_12_Z)
);
defparam un11_counter_cry_13.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_14 (
	.FCO(un11_counter_cry_14_Z),
	.S(un11_counter_cry_14_S),
	.Y(un11_counter_cry_14_Y),
	.B(counter[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_13_Z)
);
defparam un11_counter_cry_14.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_15 (
	.FCO(un11_counter_cry_15_Z),
	.S(un11_counter_cry_15_S),
	.Y(un11_counter_cry_15_Y),
	.B(counter[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_14_Z)
);
defparam un11_counter_cry_15.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_s_17 (
	.FCO(un11_counter_s_17_FCO),
	.S(un11_counter_s_17_S),
	.Y(un11_counter_s_17_Y),
	.B(counter[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_16_Z)
);
defparam un11_counter_s_17.INIT=20'h4AA00;
// @22:61
  ARI1 un11_counter_cry_16 (
	.FCO(un11_counter_cry_16_Z),
	.S(un11_counter_cry_16_S),
	.Y(un11_counter_cry_16_Y),
	.B(counter[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_15_Z)
);
defparam un11_counter_cry_16.INIT=20'h4AA00;
// @22:56
  CFG4 \gen_else.un2_counter_12  (
	.A(counter[8]),
	.B(counter[6]),
	.C(counter[5]),
	.D(counter[4]),
	.Y(un2_counter_12)
);
defparam \gen_else.un2_counter_12 .INIT=16'h0001;
// @22:56
  CFG4 \gen_else.un2_counter_11  (
	.A(counter[3]),
	.B(counter[2]),
	.C(counter[1]),
	.D(counter[0]),
	.Y(un2_counter_11)
);
defparam \gen_else.un2_counter_11 .INIT=16'h8000;
// @22:56
  CFG4 \gen_else.un2_counter_10  (
	.A(counter[15]),
	.B(counter[14]),
	.C(counter[12]),
	.D(counter[7]),
	.Y(un2_counter_10)
);
defparam \gen_else.un2_counter_10 .INIT=16'h8000;
// @22:56
  CFG4 \gen_else.un2_counter_9  (
	.A(counter[17]),
	.B(counter[16]),
	.C(counter[13]),
	.D(counter[11]),
	.Y(un2_counter_9)
);
defparam \gen_else.un2_counter_9 .INIT=16'h0008;
// @22:56
  CFG3 \gen_else.un2_counter_13  (
	.A(counter[9]),
	.B(un2_counter_9),
	.C(counter[10]),
	.Y(un2_counter_13)
);
defparam \gen_else.un2_counter_13 .INIT=8'h04;
// @22:56
  CFG4 \gen_else.un2_counter  (
	.A(un2_counter_10),
	.B(un2_counter_12),
	.C(un2_counter_11),
	.D(un2_counter_13),
	.Y(un2_counter)
);
defparam \gen_else.un2_counter .INIT=16'h8000;
// @22:52
  CFG2 \counter_3[17]  (
	.A(un2_counter),
	.B(un11_counter_s_17_S),
	.Y(counter_3[17])
);
defparam \counter_3[17] .INIT=4'h4;
// @22:52
  CFG2 \counter_3[16]  (
	.A(un2_counter),
	.B(un11_counter_cry_16_S),
	.Y(counter_3[16])
);
defparam \counter_3[16] .INIT=4'h4;
// @22:52
  CFG2 \counter_3[15]  (
	.A(un2_counter),
	.B(un11_counter_cry_15_S),
	.Y(counter_3[15])
);
defparam \counter_3[15] .INIT=4'h4;
// @22:52
  CFG2 \counter_3[14]  (
	.A(un2_counter),
	.B(un11_counter_cry_14_S),
	.Y(counter_3[14])
);
defparam \counter_3[14] .INIT=4'h4;
// @22:52
  CFG2 \counter_3[12]  (
	.A(un2_counter),
	.B(un11_counter_cry_12_S),
	.Y(counter_3[12])
);
defparam \counter_3[12] .INIT=4'h4;
// @22:52
  CFG2 \counter_3[7]  (
	.A(un2_counter),
	.B(un11_counter_cry_7_S),
	.Y(counter_3[7])
);
defparam \counter_3[7] .INIT=4'h4;
// @22:52
  CFG2 \counter_3[4]  (
	.A(un2_counter),
	.B(un11_counter_cry_4_S),
	.Y(counter_3[4])
);
defparam \counter_3[4] .INIT=4'h4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* timer */

module LED_Controller (
  PRDATA_m3,
  PRDATA_m4_0,
  COREABC_C0_0_APB3master_PADDR_2,
  COREABC_C0_0_APB3master_PADDR_0,
  COREABC_C0_0_APB3master_PADDR_1,
  COREABC_C0_0_APB3master_PADDR_7,
  PRDATA_m2_0,
  INSTR_SCMD,
  CTRL_reg,
  CH0_0_reg_0,
  COREABC_C0_0_APB3master_PWDATA,
  PWMs_i,
  N_25,
  N_207,
  N_206,
  N_71,
  N_215,
  un31_psel_2_0,
  un1_pwrite_m,
  CoreAPB3_C0_0_APBmslave2_PSELx,
  board_leds_i,
  COREABC_C0_0_APB3master_PENABLE,
  FCCC_C0_0_GL1,
  FCCC_C0_0_GL0,
  COREABC_C0_0_PRESETN
)
;
output [7:0] PRDATA_m3 ;
output PRDATA_m4_0 ;
input COREABC_C0_0_APB3master_PADDR_2 ;
input COREABC_C0_0_APB3master_PADDR_0 ;
input COREABC_C0_0_APB3master_PADDR_1 ;
input COREABC_C0_0_APB3master_PADDR_7 ;
output PRDATA_m2_0 ;
input [1:0] INSTR_SCMD ;
output [7:0] CTRL_reg ;
output CH0_0_reg_0 ;
input [7:0] COREABC_C0_0_APB3master_PWDATA ;
output [5:0] PWMs_i ;
output N_25 ;
output N_207 ;
output N_206 ;
output N_71 ;
output N_215 ;
input un31_psel_2_0 ;
input un1_pwrite_m ;
input CoreAPB3_C0_0_APBmslave2_PSELx ;
output board_leds_i ;
input COREABC_C0_0_APB3master_PENABLE ;
input FCCC_C0_0_GL1 ;
input FCCC_C0_0_GL0 ;
input COREABC_C0_0_PRESETN ;
wire PRDATA_m4_0 ;
wire COREABC_C0_0_APB3master_PADDR_2 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire COREABC_C0_0_APB3master_PADDR_1 ;
wire COREABC_C0_0_APB3master_PADDR_7 ;
wire PRDATA_m2_0 ;
wire CH0_0_reg_0 ;
wire N_25 ;
wire N_207 ;
wire N_206 ;
wire N_71 ;
wire N_215 ;
wire un31_psel_2_0 ;
wire un1_pwrite_m ;
wire CoreAPB3_C0_0_APBmslave2_PSELx ;
wire board_leds_i ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire FCCC_C0_0_GL1 ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_PRESETN ;
wire [5:0] PWMs;
wire [15:0] Bright_Count;
wire [15:0] Bright_Count_s;
wire [18:0] Blink_Count;
wire [0:0] Blink_Count_lm_0_fast;
wire [7:0] INT_reg;
wire [7:0] INT_reg_11;
wire [3:1] PWMs_6;
wire [4:4] PWMs_9;
wire [5:5] PWMs_12;
wire [6:6] CTRL_reg_Z;
wire [7:0] CH1_1_reg;
wire [7:0] CH0_1_reg;
wire [7:0] CH0_0_reg;
wire [15:0] CH0_Value;
wire [15:0] CH1_Value;
wire [7:0] CH1_0_reg;
wire [15:15] Blink_Count_RNILMI44;
wire [18:1] Blink_Count_s;
wire [7:0] un8_bright_count_0_data_tmp;
wire [7:0] un6_bright_count_0_data_tmp;
wire [14:1] Bright_Count_cry;
wire [14:1] Bright_Count_cry_Y;
wire [15:15] Bright_Count_s_FCO;
wire [15:15] Bright_Count_s_Y;
wire [17:1] Blink_Count_cry;
wire [17:1] Blink_Count_cry_Y;
wire [18:18] Blink_Count_s_FCO;
wire [18:18] Blink_Count_s_Y;
wire [7:0] PRDATA_m2_1_0;
wire [7:0] PRDATA_m2;
wire [6:6] PRDATA_m4_0_2;
wire [6:6] PRDATA_m4_0_1;
wire [5:1] PRDATA_m1;
wire [5:1] PRDATA_m3_d;
wire VCC ;
wire GND ;
wire N_7_i ;
wire un5_psel ;
wire un33_psel ;
wire un19_psel ;
wire un12_psel ;
wire CH0_Value_0_sqmuxa_Z ;
wire un26_psel ;
wire Blink_Clock_Z ;
wire N_60_mux ;
wire N_37_i ;
wire timer_interrupt_last_Z ;
wire timer_interrupt ;
wire un8_bright_count_0_I_1_S ;
wire un8_bright_count_0_I_1_Y ;
wire un8_bright_count_0_I_9_S ;
wire un8_bright_count_0_I_9_Y ;
wire un8_bright_count_0_I_15_S ;
wire un8_bright_count_0_I_15_Y ;
wire un8_bright_count_0_I_27_S ;
wire un8_bright_count_0_I_27_Y ;
wire un8_bright_count_0_I_45_S ;
wire un8_bright_count_0_I_45_Y ;
wire un8_bright_count_0_I_33_S ;
wire un8_bright_count_0_I_33_Y ;
wire un8_bright_count_0_I_39_S ;
wire un8_bright_count_0_I_39_Y ;
wire un8_bright_count_0_I_21_S ;
wire un8_bright_count_0_I_21_Y ;
wire un6_bright_count_0_I_1_S ;
wire un6_bright_count_0_I_1_Y ;
wire un6_bright_count_0_I_9_S ;
wire un6_bright_count_0_I_9_Y ;
wire un6_bright_count_0_I_15_S ;
wire un6_bright_count_0_I_15_Y ;
wire un6_bright_count_0_I_27_S ;
wire un6_bright_count_0_I_27_Y ;
wire un6_bright_count_0_I_45_S ;
wire un6_bright_count_0_I_45_Y ;
wire un6_bright_count_0_I_33_S ;
wire un6_bright_count_0_I_33_Y ;
wire un6_bright_count_0_I_39_S ;
wire un6_bright_count_0_I_39_Y ;
wire un6_bright_count_0_I_21_S ;
wire un6_bright_count_0_I_21_Y ;
wire Bright_Count_s_832_FCO ;
wire Bright_Count_s_832_S ;
wire Bright_Count_s_832_Y ;
wire Blink_Count_s_833_FCO ;
wire Blink_Count_s_833_S ;
wire Blink_Count_s_833_Y ;
wire N_213 ;
wire N_208 ;
wire m10_1_1 ;
wire N_41_mux ;
wire N_219 ;
wire N_11 ;
wire N_378 ;
wire un1_timer_interrupt_last ;
wire ch0_value11 ;
wire ch0_value15 ;
wire ch0_value14 ;
wire N_8 ;
wire PRDATA_ss3_i_a3_1_Z ;
wire ch0_value12_1 ;
wire un40_psel_1 ;
wire m28_3 ;
wire PRDATAs2_i_a3_0_Z ;
wire m35_2 ;
wire ch0_value15_7 ;
wire ch0_value15_6 ;
wire ch0_value15_5 ;
wire ch0_value13_0 ;
wire ch0_value14_10 ;
wire ch0_value14_9 ;
wire ch0_value14_8 ;
wire ch0_value14_7 ;
wire PRDATA_ss0_0_a3_0_Z ;
wire ch0_value11_2_0_4 ;
wire ch0_value11_2_0_3 ;
wire m22_7 ;
wire m22_6 ;
wire m22_5 ;
wire ch0_value11_i_10 ;
wire ch0_value11_0 ;
wire ch0_value13 ;
wire N_9 ;
wire m35_3 ;
wire PRDATAs2_i_a3_0_1_Z ;
wire N_216 ;
wire un40_psel ;
wire N_49_mux ;
wire ch0_value12 ;
wire N_13 ;
wire PRDATA_ss0 ;
wire un19_psel_2 ;
  CFG1 \PWMs_RNI7JJ7[3]  (
	.A(PWMs[3]),
	.Y(PWMs_i[3])
);
defparam \PWMs_RNI7JJ7[3] .INIT=2'h1;
  CFG1 \PWMs_RNI5HJ7[1]  (
	.A(PWMs[1]),
	.Y(PWMs_i[1])
);
defparam \PWMs_RNI5HJ7[1] .INIT=2'h1;
  CFG1 \PWMs_RNI6IJ7[2]  (
	.A(PWMs[2]),
	.Y(PWMs_i[2])
);
defparam \PWMs_RNI6IJ7[2] .INIT=2'h1;
  CFG1 \PWMs_RNI8KJ7[4]  (
	.A(PWMs[4]),
	.Y(PWMs_i[4])
);
defparam \PWMs_RNI8KJ7[4] .INIT=2'h1;
  CFG1 \PWMs_RNI9LJ7[5]  (
	.A(PWMs[5]),
	.Y(PWMs_i[5])
);
defparam \PWMs_RNI9LJ7[5] .INIT=2'h1;
  CFG1 \PWMs_RNI4GJ7[0]  (
	.A(PWMs[0]),
	.Y(PWMs_i[0])
);
defparam \PWMs_RNI4GJ7[0] .INIT=2'h1;
  CFG1 \Bright_Count_RNO[0]  (
	.A(Bright_Count[0]),
	.Y(Bright_Count_s[0])
);
defparam \Bright_Count_RNO[0] .INIT=2'h1;
// @39:330
  CFG1 \Blink_Count_lm_0_fast[0]  (
	.A(Blink_Count[0]),
	.Y(Blink_Count_lm_0_fast[0])
);
defparam \Blink_Count_lm_0_fast[0] .INIT=2'h1;
// @39:293
  SLE \INT_reg[0]  (
	.Q(INT_reg[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(INT_reg_11[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:293
  SLE \INT_reg[1]  (
	.Q(INT_reg[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(INT_reg_11[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:293
  SLE \INT_reg[2]  (
	.Q(INT_reg[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(INT_reg_11[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:293
  SLE \INT_reg[3]  (
	.Q(INT_reg[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(INT_reg_11[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:293
  SLE \INT_reg[4]  (
	.Q(INT_reg[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(INT_reg_11[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:293
  SLE \INT_reg[5]  (
	.Q(INT_reg[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(INT_reg_11[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:293
  SLE \INT_reg[6]  (
	.Q(INT_reg[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(INT_reg_11[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:293
  SLE \INT_reg[7]  (
	.Q(INT_reg[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(INT_reg_11[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \PWMs[0]  (
	.Q(PWMs[0]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(N_7_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \PWMs[1]  (
	.Q(PWMs[1]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PWMs_6[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \PWMs[2]  (
	.Q(PWMs[2]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PWMs_6[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \PWMs[3]  (
	.Q(PWMs[3]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PWMs_6[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \PWMs[4]  (
	.Q(PWMs[4]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PWMs_9[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \PWMs[5]  (
	.Q(PWMs[5]),
	.ADn(GND),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(PWMs_12[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:205
  SLE \CTRL_reg_Z[2]  (
	.Q(CTRL_reg[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:205
  SLE \CTRL_reg_Z[3]  (
	.Q(CTRL_reg[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:205
  SLE \CTRL_reg_Z[4]  (
	.Q(CTRL_reg[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:205
  SLE \CTRL_reg_Z[5]  (
	.Q(CTRL_reg[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:205
  SLE \CTRL_reg_Z[6]  (
	.Q(CTRL_reg_Z[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:205
  SLE \CTRL_reg_Z[7]  (
	.Q(CTRL_reg[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[7]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:276
  SLE \CH1_1_reg[0]  (
	.Q(CH1_1_reg[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:276
  SLE \CH1_1_reg[1]  (
	.Q(CH1_1_reg[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:276
  SLE \CH1_1_reg[2]  (
	.Q(CH1_1_reg[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:276
  SLE \CH1_1_reg[3]  (
	.Q(CH1_1_reg[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:276
  SLE \CH1_1_reg[4]  (
	.Q(CH1_1_reg[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:276
  SLE \CH1_1_reg[5]  (
	.Q(CH1_1_reg[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:276
  SLE \CH1_1_reg[6]  (
	.Q(CH1_1_reg[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:276
  SLE \CH1_1_reg[7]  (
	.Q(CH1_1_reg[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[7]),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:244
  SLE \CH0_1_reg[3]  (
	.Q(CH0_1_reg[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:244
  SLE \CH0_1_reg[4]  (
	.Q(CH0_1_reg[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:244
  SLE \CH0_1_reg[5]  (
	.Q(CH0_1_reg[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:244
  SLE \CH0_1_reg[6]  (
	.Q(CH0_1_reg[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:244
  SLE \CH0_1_reg[7]  (
	.Q(CH0_1_reg[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[7]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:228
  SLE \CH0_0_reg[0]  (
	.Q(CH0_0_reg[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:228
  SLE \CH0_0_reg[1]  (
	.Q(CH0_0_reg[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:228
  SLE \CH0_0_reg[2]  (
	.Q(CH0_0_reg[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:228
  SLE \CH0_0_reg[3]  (
	.Q(CH0_0_reg_0),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:228
  SLE \CH0_0_reg[4]  (
	.Q(CH0_0_reg[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:228
  SLE \CH0_0_reg[5]  (
	.Q(CH0_0_reg[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:228
  SLE \CH0_0_reg[6]  (
	.Q(CH0_0_reg[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:228
  SLE \CH0_0_reg[7]  (
	.Q(CH0_0_reg[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[7]),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:205
  SLE \CTRL_reg_Z[0]  (
	.Q(CTRL_reg[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:205
  SLE \CTRL_reg_Z[1]  (
	.Q(CTRL_reg[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[4]  (
	.Q(CH0_Value[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_0_reg[4]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[5]  (
	.Q(CH0_Value[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_0_reg[5]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[6]  (
	.Q(CH0_Value[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_0_reg[6]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[7]  (
	.Q(CH0_Value[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_0_reg[7]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[8]  (
	.Q(CH0_Value[8]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_1_reg[0]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[9]  (
	.Q(CH0_Value[9]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_1_reg[1]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[10]  (
	.Q(CH0_Value[10]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_1_reg[2]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[11]  (
	.Q(CH0_Value[11]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_1_reg[3]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[12]  (
	.Q(CH0_Value[12]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_1_reg[4]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[13]  (
	.Q(CH0_Value[13]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_1_reg[5]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[14]  (
	.Q(CH0_Value[14]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_1_reg[6]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[15]  (
	.Q(CH0_Value[15]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_1_reg[7]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:244
  SLE \CH0_1_reg[0]  (
	.Q(CH0_1_reg[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:244
  SLE \CH0_1_reg[1]  (
	.Q(CH0_1_reg[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:244
  SLE \CH0_1_reg[2]  (
	.Q(CH0_1_reg[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[5]  (
	.Q(CH1_Value[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_0_reg[5]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[6]  (
	.Q(CH1_Value[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_0_reg[6]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[7]  (
	.Q(CH1_Value[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_0_reg[7]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[8]  (
	.Q(CH1_Value[8]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_1_reg[0]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[9]  (
	.Q(CH1_Value[9]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_1_reg[1]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[10]  (
	.Q(CH1_Value[10]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_1_reg[2]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[11]  (
	.Q(CH1_Value[11]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_1_reg[3]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[12]  (
	.Q(CH1_Value[12]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_1_reg[4]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[13]  (
	.Q(CH1_Value[13]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_1_reg[5]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[14]  (
	.Q(CH1_Value[14]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_1_reg[6]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[15]  (
	.Q(CH1_Value[15]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_1_reg[7]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[0]  (
	.Q(CH0_Value[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_0_reg[0]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[1]  (
	.Q(CH0_Value[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_0_reg[1]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[2]  (
	.Q(CH0_Value[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_0_reg[2]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH0_Value[3]  (
	.Q(CH0_Value[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH0_0_reg_0),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:260
  SLE \CH1_0_reg[0]  (
	.Q(CH1_0_reg[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[0]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:260
  SLE \CH1_0_reg[1]  (
	.Q(CH1_0_reg[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[1]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:260
  SLE \CH1_0_reg[2]  (
	.Q(CH1_0_reg[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[2]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:260
  SLE \CH1_0_reg[3]  (
	.Q(CH1_0_reg[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:260
  SLE \CH1_0_reg[4]  (
	.Q(CH1_0_reg[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[4]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:260
  SLE \CH1_0_reg[5]  (
	.Q(CH1_0_reg[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:260
  SLE \CH1_0_reg[6]  (
	.Q(CH1_0_reg[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:260
  SLE \CH1_0_reg[7]  (
	.Q(CH1_0_reg[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[7]),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[0]  (
	.Q(CH1_Value[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_0_reg[0]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[1]  (
	.Q(CH1_Value[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_0_reg[1]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[2]  (
	.Q(CH1_Value[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_0_reg[2]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[3]  (
	.Q(CH1_Value[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_0_reg[3]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \CH1_Value[4]  (
	.Q(CH1_Value[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(CH1_0_reg[4]),
	.EN(CH0_Value_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE Blink_Clock (
	.Q(Blink_Clock_Z),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(N_60_mux),
	.EN(N_37_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:293
  SLE timer_interrupt_last (
	.Q(timer_interrupt_last_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(timer_interrupt),
	.EN(COREABC_C0_0_PRESETN),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE \Blink_Count[0]  (
	.Q(Blink_Count[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_lm_0_fast[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @39:330
  SLE \Blink_Count[1]  (
	.Q(Blink_Count[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @39:330
  SLE \Blink_Count[2]  (
	.Q(Blink_Count[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @39:330
  SLE \Blink_Count[3]  (
	.Q(Blink_Count[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @39:330
  SLE \Blink_Count[4]  (
	.Q(Blink_Count[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @39:330
  SLE \Blink_Count[5]  (
	.Q(Blink_Count[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @39:330
  SLE \Blink_Count[6]  (
	.Q(Blink_Count[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @39:330
  SLE \Blink_Count[7]  (
	.Q(Blink_Count[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @39:330
  SLE \Blink_Count[8]  (
	.Q(Blink_Count[8]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @39:330
  SLE \Blink_Count[9]  (
	.Q(Blink_Count[9]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @39:330
  SLE \Blink_Count[10]  (
	.Q(Blink_Count[10]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @39:330
  SLE \Blink_Count[11]  (
	.Q(Blink_Count[11]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @39:330
  SLE \Blink_Count[12]  (
	.Q(Blink_Count[12]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @39:330
  SLE \Blink_Count[13]  (
	.Q(Blink_Count[13]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @39:330
  SLE \Blink_Count[14]  (
	.Q(Blink_Count[14]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @39:330
  SLE \Blink_Count[15]  (
	.Q(Blink_Count[15]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @39:330
  SLE \Blink_Count[16]  (
	.Q(Blink_Count[16]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @39:330
  SLE \Blink_Count[17]  (
	.Q(Blink_Count[17]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @39:330
  SLE \Blink_Count[18]  (
	.Q(Blink_Count[18]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL1),
	.D(Blink_Count_s[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(Blink_Count_RNILMI44[15])
);
// @39:353
  SLE \Bright_Count[0]  (
	.Q(Bright_Count[0]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[1]  (
	.Q(Bright_Count[1]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[2]  (
	.Q(Bright_Count[2]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[3]  (
	.Q(Bright_Count[3]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[4]  (
	.Q(Bright_Count[4]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[5]  (
	.Q(Bright_Count[5]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[6]  (
	.Q(Bright_Count[6]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[7]  (
	.Q(Bright_Count[7]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[8]  (
	.Q(Bright_Count[8]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[9]  (
	.Q(Bright_Count[9]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[10]  (
	.Q(Bright_Count[10]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[11]  (
	.Q(Bright_Count[11]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[12]  (
	.Q(Bright_Count[12]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[13]  (
	.Q(Bright_Count[13]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[14]  (
	.Q(Bright_Count[14]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:353
  SLE \Bright_Count[15]  (
	.Q(Bright_Count[15]),
	.ADn(VCC),
	.ALn(COREABC_C0_0_PRESETN),
	.CLK(FCCC_C0_0_GL0),
	.D(Bright_Count_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:389
  ARI1 \LED_Bright.un8_bright_count_0_I_1  (
	.FCO(un8_bright_count_0_data_tmp[0]),
	.S(un8_bright_count_0_I_1_S),
	.Y(un8_bright_count_0_I_1_Y),
	.B(Bright_Count[0]),
	.C(Bright_Count[1]),
	.D(CH1_Value[0]),
	.A(CH1_Value[1]),
	.FCI(GND)
);
defparam \LED_Bright.un8_bright_count_0_I_1 .INIT=20'h68421;
// @39:389
  ARI1 \LED_Bright.un8_bright_count_0_I_9  (
	.FCO(un8_bright_count_0_data_tmp[1]),
	.S(un8_bright_count_0_I_9_S),
	.Y(un8_bright_count_0_I_9_Y),
	.B(Bright_Count[2]),
	.C(Bright_Count[3]),
	.D(CH1_Value[2]),
	.A(CH1_Value[3]),
	.FCI(un8_bright_count_0_data_tmp[0])
);
defparam \LED_Bright.un8_bright_count_0_I_9 .INIT=20'h68421;
// @39:389
  ARI1 \LED_Bright.un8_bright_count_0_I_15  (
	.FCO(un8_bright_count_0_data_tmp[2]),
	.S(un8_bright_count_0_I_15_S),
	.Y(un8_bright_count_0_I_15_Y),
	.B(Bright_Count[4]),
	.C(Bright_Count[5]),
	.D(CH1_Value[4]),
	.A(CH1_Value[5]),
	.FCI(un8_bright_count_0_data_tmp[1])
);
defparam \LED_Bright.un8_bright_count_0_I_15 .INIT=20'h68421;
// @39:389
  ARI1 \LED_Bright.un8_bright_count_0_I_27  (
	.FCO(un8_bright_count_0_data_tmp[3]),
	.S(un8_bright_count_0_I_27_S),
	.Y(un8_bright_count_0_I_27_Y),
	.B(Bright_Count[6]),
	.C(Bright_Count[7]),
	.D(CH1_Value[6]),
	.A(CH1_Value[7]),
	.FCI(un8_bright_count_0_data_tmp[2])
);
defparam \LED_Bright.un8_bright_count_0_I_27 .INIT=20'h68421;
// @39:389
  ARI1 \LED_Bright.un8_bright_count_0_I_45  (
	.FCO(un8_bright_count_0_data_tmp[4]),
	.S(un8_bright_count_0_I_45_S),
	.Y(un8_bright_count_0_I_45_Y),
	.B(Bright_Count[8]),
	.C(Bright_Count[9]),
	.D(CH1_Value[8]),
	.A(CH1_Value[9]),
	.FCI(un8_bright_count_0_data_tmp[3])
);
defparam \LED_Bright.un8_bright_count_0_I_45 .INIT=20'h68421;
// @39:389
  ARI1 \LED_Bright.un8_bright_count_0_I_33  (
	.FCO(un8_bright_count_0_data_tmp[5]),
	.S(un8_bright_count_0_I_33_S),
	.Y(un8_bright_count_0_I_33_Y),
	.B(Bright_Count[10]),
	.C(Bright_Count[11]),
	.D(CH1_Value[10]),
	.A(CH1_Value[11]),
	.FCI(un8_bright_count_0_data_tmp[4])
);
defparam \LED_Bright.un8_bright_count_0_I_33 .INIT=20'h68421;
// @39:389
  ARI1 \LED_Bright.un8_bright_count_0_I_39  (
	.FCO(un8_bright_count_0_data_tmp[6]),
	.S(un8_bright_count_0_I_39_S),
	.Y(un8_bright_count_0_I_39_Y),
	.B(Bright_Count[12]),
	.C(Bright_Count[13]),
	.D(CH1_Value[12]),
	.A(CH1_Value[13]),
	.FCI(un8_bright_count_0_data_tmp[5])
);
defparam \LED_Bright.un8_bright_count_0_I_39 .INIT=20'h68421;
// @39:389
  ARI1 \LED_Bright.un8_bright_count_0_I_21  (
	.FCO(un8_bright_count_0_data_tmp[7]),
	.S(un8_bright_count_0_I_21_S),
	.Y(un8_bright_count_0_I_21_Y),
	.B(Bright_Count[14]),
	.C(Bright_Count[15]),
	.D(CH1_Value[14]),
	.A(CH1_Value[15]),
	.FCI(un8_bright_count_0_data_tmp[6])
);
defparam \LED_Bright.un8_bright_count_0_I_21 .INIT=20'h68421;
// @39:385
  ARI1 \LED_Bright.un6_bright_count_0_I_1  (
	.FCO(un6_bright_count_0_data_tmp[0]),
	.S(un6_bright_count_0_I_1_S),
	.Y(un6_bright_count_0_I_1_Y),
	.B(Bright_Count[0]),
	.C(Bright_Count[1]),
	.D(CH0_Value[0]),
	.A(CH0_Value[1]),
	.FCI(GND)
);
defparam \LED_Bright.un6_bright_count_0_I_1 .INIT=20'h68421;
// @39:385
  ARI1 \LED_Bright.un6_bright_count_0_I_9  (
	.FCO(un6_bright_count_0_data_tmp[1]),
	.S(un6_bright_count_0_I_9_S),
	.Y(un6_bright_count_0_I_9_Y),
	.B(Bright_Count[2]),
	.C(Bright_Count[3]),
	.D(CH0_Value[2]),
	.A(CH0_Value[3]),
	.FCI(un6_bright_count_0_data_tmp[0])
);
defparam \LED_Bright.un6_bright_count_0_I_9 .INIT=20'h68421;
// @39:385
  ARI1 \LED_Bright.un6_bright_count_0_I_15  (
	.FCO(un6_bright_count_0_data_tmp[2]),
	.S(un6_bright_count_0_I_15_S),
	.Y(un6_bright_count_0_I_15_Y),
	.B(Bright_Count[4]),
	.C(Bright_Count[5]),
	.D(CH0_Value[4]),
	.A(CH0_Value[5]),
	.FCI(un6_bright_count_0_data_tmp[1])
);
defparam \LED_Bright.un6_bright_count_0_I_15 .INIT=20'h68421;
// @39:385
  ARI1 \LED_Bright.un6_bright_count_0_I_27  (
	.FCO(un6_bright_count_0_data_tmp[3]),
	.S(un6_bright_count_0_I_27_S),
	.Y(un6_bright_count_0_I_27_Y),
	.B(Bright_Count[6]),
	.C(Bright_Count[7]),
	.D(CH0_Value[6]),
	.A(CH0_Value[7]),
	.FCI(un6_bright_count_0_data_tmp[2])
);
defparam \LED_Bright.un6_bright_count_0_I_27 .INIT=20'h68421;
// @39:385
  ARI1 \LED_Bright.un6_bright_count_0_I_45  (
	.FCO(un6_bright_count_0_data_tmp[4]),
	.S(un6_bright_count_0_I_45_S),
	.Y(un6_bright_count_0_I_45_Y),
	.B(Bright_Count[8]),
	.C(Bright_Count[9]),
	.D(CH0_Value[8]),
	.A(CH0_Value[9]),
	.FCI(un6_bright_count_0_data_tmp[3])
);
defparam \LED_Bright.un6_bright_count_0_I_45 .INIT=20'h68421;
// @39:385
  ARI1 \LED_Bright.un6_bright_count_0_I_33  (
	.FCO(un6_bright_count_0_data_tmp[5]),
	.S(un6_bright_count_0_I_33_S),
	.Y(un6_bright_count_0_I_33_Y),
	.B(Bright_Count[10]),
	.C(Bright_Count[11]),
	.D(CH0_Value[10]),
	.A(CH0_Value[11]),
	.FCI(un6_bright_count_0_data_tmp[4])
);
defparam \LED_Bright.un6_bright_count_0_I_33 .INIT=20'h68421;
// @39:385
  ARI1 \LED_Bright.un6_bright_count_0_I_39  (
	.FCO(un6_bright_count_0_data_tmp[6]),
	.S(un6_bright_count_0_I_39_S),
	.Y(un6_bright_count_0_I_39_Y),
	.B(Bright_Count[12]),
	.C(Bright_Count[13]),
	.D(CH0_Value[12]),
	.A(CH0_Value[13]),
	.FCI(un6_bright_count_0_data_tmp[5])
);
defparam \LED_Bright.un6_bright_count_0_I_39 .INIT=20'h68421;
// @39:385
  ARI1 \LED_Bright.un6_bright_count_0_I_21  (
	.FCO(un6_bright_count_0_data_tmp[7]),
	.S(un6_bright_count_0_I_21_S),
	.Y(un6_bright_count_0_I_21_Y),
	.B(Bright_Count[14]),
	.C(Bright_Count[15]),
	.D(CH0_Value[14]),
	.A(CH0_Value[15]),
	.FCI(un6_bright_count_0_data_tmp[6])
);
defparam \LED_Bright.un6_bright_count_0_I_21 .INIT=20'h68421;
// @39:353
  ARI1 Bright_Count_s_832 (
	.FCO(Bright_Count_s_832_FCO),
	.S(Bright_Count_s_832_S),
	.Y(Bright_Count_s_832_Y),
	.B(Bright_Count[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam Bright_Count_s_832.INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[1]  (
	.FCO(Bright_Count_cry[1]),
	.S(Bright_Count_s[1]),
	.Y(Bright_Count_cry_Y[1]),
	.B(Bright_Count[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_s_832_FCO)
);
defparam \Bright_Count_cry[1] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[2]  (
	.FCO(Bright_Count_cry[2]),
	.S(Bright_Count_s[2]),
	.Y(Bright_Count_cry_Y[2]),
	.B(Bright_Count[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[1])
);
defparam \Bright_Count_cry[2] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[3]  (
	.FCO(Bright_Count_cry[3]),
	.S(Bright_Count_s[3]),
	.Y(Bright_Count_cry_Y[3]),
	.B(Bright_Count[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[2])
);
defparam \Bright_Count_cry[3] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[4]  (
	.FCO(Bright_Count_cry[4]),
	.S(Bright_Count_s[4]),
	.Y(Bright_Count_cry_Y[4]),
	.B(Bright_Count[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[3])
);
defparam \Bright_Count_cry[4] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[5]  (
	.FCO(Bright_Count_cry[5]),
	.S(Bright_Count_s[5]),
	.Y(Bright_Count_cry_Y[5]),
	.B(Bright_Count[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[4])
);
defparam \Bright_Count_cry[5] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[6]  (
	.FCO(Bright_Count_cry[6]),
	.S(Bright_Count_s[6]),
	.Y(Bright_Count_cry_Y[6]),
	.B(Bright_Count[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[5])
);
defparam \Bright_Count_cry[6] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[7]  (
	.FCO(Bright_Count_cry[7]),
	.S(Bright_Count_s[7]),
	.Y(Bright_Count_cry_Y[7]),
	.B(Bright_Count[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[6])
);
defparam \Bright_Count_cry[7] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[8]  (
	.FCO(Bright_Count_cry[8]),
	.S(Bright_Count_s[8]),
	.Y(Bright_Count_cry_Y[8]),
	.B(Bright_Count[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[7])
);
defparam \Bright_Count_cry[8] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[9]  (
	.FCO(Bright_Count_cry[9]),
	.S(Bright_Count_s[9]),
	.Y(Bright_Count_cry_Y[9]),
	.B(Bright_Count[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[8])
);
defparam \Bright_Count_cry[9] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[10]  (
	.FCO(Bright_Count_cry[10]),
	.S(Bright_Count_s[10]),
	.Y(Bright_Count_cry_Y[10]),
	.B(Bright_Count[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[9])
);
defparam \Bright_Count_cry[10] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[11]  (
	.FCO(Bright_Count_cry[11]),
	.S(Bright_Count_s[11]),
	.Y(Bright_Count_cry_Y[11]),
	.B(Bright_Count[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[10])
);
defparam \Bright_Count_cry[11] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[12]  (
	.FCO(Bright_Count_cry[12]),
	.S(Bright_Count_s[12]),
	.Y(Bright_Count_cry_Y[12]),
	.B(Bright_Count[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[11])
);
defparam \Bright_Count_cry[12] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[13]  (
	.FCO(Bright_Count_cry[13]),
	.S(Bright_Count_s[13]),
	.Y(Bright_Count_cry_Y[13]),
	.B(Bright_Count[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[12])
);
defparam \Bright_Count_cry[13] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_s[15]  (
	.FCO(Bright_Count_s_FCO[15]),
	.S(Bright_Count_s[15]),
	.Y(Bright_Count_s_Y[15]),
	.B(Bright_Count[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[14])
);
defparam \Bright_Count_s[15] .INIT=20'h4AA00;
// @39:353
  ARI1 \Bright_Count_cry[14]  (
	.FCO(Bright_Count_cry[14]),
	.S(Bright_Count_s[14]),
	.Y(Bright_Count_cry_Y[14]),
	.B(Bright_Count[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Bright_Count_cry[13])
);
defparam \Bright_Count_cry[14] .INIT=20'h4AA00;
// @39:330
  ARI1 Blink_Count_s_833 (
	.FCO(Blink_Count_s_833_FCO),
	.S(Blink_Count_s_833_S),
	.Y(Blink_Count_s_833_Y),
	.B(Blink_Count[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam Blink_Count_s_833.INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[1]  (
	.FCO(Blink_Count_cry[1]),
	.S(Blink_Count_s[1]),
	.Y(Blink_Count_cry_Y[1]),
	.B(Blink_Count[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_s_833_FCO)
);
defparam \Blink_Count_cry[1] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[2]  (
	.FCO(Blink_Count_cry[2]),
	.S(Blink_Count_s[2]),
	.Y(Blink_Count_cry_Y[2]),
	.B(Blink_Count[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[1])
);
defparam \Blink_Count_cry[2] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[3]  (
	.FCO(Blink_Count_cry[3]),
	.S(Blink_Count_s[3]),
	.Y(Blink_Count_cry_Y[3]),
	.B(Blink_Count[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[2])
);
defparam \Blink_Count_cry[3] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[4]  (
	.FCO(Blink_Count_cry[4]),
	.S(Blink_Count_s[4]),
	.Y(Blink_Count_cry_Y[4]),
	.B(Blink_Count[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[3])
);
defparam \Blink_Count_cry[4] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[5]  (
	.FCO(Blink_Count_cry[5]),
	.S(Blink_Count_s[5]),
	.Y(Blink_Count_cry_Y[5]),
	.B(Blink_Count[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[4])
);
defparam \Blink_Count_cry[5] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[6]  (
	.FCO(Blink_Count_cry[6]),
	.S(Blink_Count_s[6]),
	.Y(Blink_Count_cry_Y[6]),
	.B(Blink_Count[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[5])
);
defparam \Blink_Count_cry[6] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[7]  (
	.FCO(Blink_Count_cry[7]),
	.S(Blink_Count_s[7]),
	.Y(Blink_Count_cry_Y[7]),
	.B(Blink_Count[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[6])
);
defparam \Blink_Count_cry[7] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[8]  (
	.FCO(Blink_Count_cry[8]),
	.S(Blink_Count_s[8]),
	.Y(Blink_Count_cry_Y[8]),
	.B(Blink_Count[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[7])
);
defparam \Blink_Count_cry[8] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[9]  (
	.FCO(Blink_Count_cry[9]),
	.S(Blink_Count_s[9]),
	.Y(Blink_Count_cry_Y[9]),
	.B(Blink_Count[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[8])
);
defparam \Blink_Count_cry[9] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[10]  (
	.FCO(Blink_Count_cry[10]),
	.S(Blink_Count_s[10]),
	.Y(Blink_Count_cry_Y[10]),
	.B(Blink_Count[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[9])
);
defparam \Blink_Count_cry[10] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[11]  (
	.FCO(Blink_Count_cry[11]),
	.S(Blink_Count_s[11]),
	.Y(Blink_Count_cry_Y[11]),
	.B(Blink_Count[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[10])
);
defparam \Blink_Count_cry[11] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[12]  (
	.FCO(Blink_Count_cry[12]),
	.S(Blink_Count_s[12]),
	.Y(Blink_Count_cry_Y[12]),
	.B(Blink_Count[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[11])
);
defparam \Blink_Count_cry[12] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[13]  (
	.FCO(Blink_Count_cry[13]),
	.S(Blink_Count_s[13]),
	.Y(Blink_Count_cry_Y[13]),
	.B(Blink_Count[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[12])
);
defparam \Blink_Count_cry[13] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[14]  (
	.FCO(Blink_Count_cry[14]),
	.S(Blink_Count_s[14]),
	.Y(Blink_Count_cry_Y[14]),
	.B(Blink_Count[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[13])
);
defparam \Blink_Count_cry[14] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[15]  (
	.FCO(Blink_Count_cry[15]),
	.S(Blink_Count_s[15]),
	.Y(Blink_Count_cry_Y[15]),
	.B(Blink_Count[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[14])
);
defparam \Blink_Count_cry[15] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[16]  (
	.FCO(Blink_Count_cry[16]),
	.S(Blink_Count_s[16]),
	.Y(Blink_Count_cry_Y[16]),
	.B(Blink_Count[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[15])
);
defparam \Blink_Count_cry[16] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_s[18]  (
	.FCO(Blink_Count_s_FCO[18]),
	.S(Blink_Count_s[18]),
	.Y(Blink_Count_s_Y[18]),
	.B(Blink_Count[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[17])
);
defparam \Blink_Count_s[18] .INIT=20'h4AA00;
// @39:330
  ARI1 \Blink_Count_cry[17]  (
	.FCO(Blink_Count_cry[17]),
	.S(Blink_Count_s[17]),
	.Y(Blink_Count_cry_Y[17]),
	.B(Blink_Count[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(Blink_Count_cry[16])
);
defparam \Blink_Count_cry[17] .INIT=20'h4AA00;
// @39:279
  CFG3 \CH1_1_process.un33_psel_0_a2  (
	.A(INSTR_SCMD[1]),
	.B(COREABC_C0_0_APB3master_PENABLE),
	.C(INSTR_SCMD[0]),
	.Y(N_213)
);
defparam \CH1_1_process.un33_psel_0_a2 .INIT=8'h4C;
// @39:152
  CFG4 \PRDATA_m2[3]  (
	.A(COREABC_C0_0_APB3master_PADDR_2),
	.B(CH1_0_reg[3]),
	.C(N_208),
	.D(PRDATA_m2_1_0[3]),
	.Y(PRDATA_m2_0)
);
defparam \PRDATA_m2[3] .INIT=16'h04FE;
// @39:152
  CFG4 \PRDATA_m2_1_0[3]  (
	.A(CH0_1_reg[3]),
	.B(INT_reg[3]),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(PRDATA_m2_1_0[3])
);
defparam \PRDATA_m2_1_0[3] .INIT=16'h35F5;
// @39:152
  CFG4 \PRDATA_m2[6]  (
	.A(COREABC_C0_0_APB3master_PADDR_2),
	.B(CH1_0_reg[6]),
	.C(N_208),
	.D(PRDATA_m2_1_0[6]),
	.Y(PRDATA_m2[6])
);
defparam \PRDATA_m2[6] .INIT=16'h04FE;
// @39:152
  CFG4 \PRDATA_m2_1_0[6]  (
	.A(CH0_1_reg[6]),
	.B(INT_reg[6]),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(PRDATA_m2_1_0[6])
);
defparam \PRDATA_m2_1_0[6] .INIT=16'h35F5;
// @39:152
  CFG4 \PRDATA_m2[0]  (
	.A(COREABC_C0_0_APB3master_PADDR_2),
	.B(CH1_0_reg[0]),
	.C(N_208),
	.D(PRDATA_m2_1_0[0]),
	.Y(PRDATA_m2[0])
);
defparam \PRDATA_m2[0] .INIT=16'h04FE;
// @39:152
  CFG4 \PRDATA_m2_1_0[0]  (
	.A(CH0_1_reg[0]),
	.B(INT_reg[0]),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(PRDATA_m2_1_0[0])
);
defparam \PRDATA_m2_1_0[0] .INIT=16'h35F5;
// @39:152
  CFG4 \PRDATA_m2[7]  (
	.A(COREABC_C0_0_APB3master_PADDR_2),
	.B(CH1_0_reg[7]),
	.C(N_208),
	.D(PRDATA_m2_1_0[7]),
	.Y(PRDATA_m2[7])
);
defparam \PRDATA_m2[7] .INIT=16'h04FE;
// @39:152
  CFG4 \PRDATA_m2_1_0[7]  (
	.A(CH0_1_reg[7]),
	.B(INT_reg[7]),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(PRDATA_m2_1_0[7])
);
defparam \PRDATA_m2_1_0[7] .INIT=16'h35F5;
  CFG4 \Blink_Count_RNIHH9G3[14]  (
	.A(m10_1_1),
	.B(N_41_mux),
	.C(Blink_Count[14]),
	.D(N_219),
	.Y(N_11)
);
defparam \Blink_Count_RNIHH9G3[14] .INIT=16'h5D58;
  CFG4 \Blink_Count_RNIE61O1[12]  (
	.A(Blink_Count[12]),
	.B(Blink_Count[18]),
	.C(N_378),
	.D(Blink_Count[14]),
	.Y(m10_1_1)
);
defparam \Blink_Count_RNIE61O1[12] .INIT=16'h3305;
// @39:301
  CFG2 \Interrupt_process.un1_timer_interrupt_last  (
	.A(timer_interrupt_last_Z),
	.B(timer_interrupt),
	.Y(un1_timer_interrupt_last)
);
defparam \Interrupt_process.un1_timer_interrupt_last .INIT=4'h4;
// @39:369
  CFG2 CH0_Value_0_sqmuxa (
	.A(ch0_value11),
	.B(CTRL_reg[0]),
	.Y(CH0_Value_0_sqmuxa_Z)
);
defparam CH0_Value_0_sqmuxa.INIT=4'h8;
// @39:367
  CFG2 \LED_Bright.PWMs_6_0_o3_0[1]  (
	.A(ch0_value15),
	.B(ch0_value14),
	.Y(N_8)
);
defparam \LED_Bright.PWMs_6_0_o3_0[1] .INIT=4'hE;
  CFG2 \Blink_Count_RNINNGD[13]  (
	.A(Blink_Count[18]),
	.B(Blink_Count[13]),
	.Y(N_219)
);
defparam \Blink_Count_RNINNGD[13] .INIT=4'h8;
  CFG2 Blink_Clock_RNIKL4M (
	.A(Blink_Clock_Z),
	.B(PWMs[0]),
	.Y(board_leds_i)
);
defparam Blink_Clock_RNIKL4M.INIT=4'h7;
// @39:152
  CFG4 PRDATA_ss3_i_a3_1 (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(INSTR_SCMD[1]),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.D(INSTR_SCMD[0]),
	.Y(PRDATA_ss3_i_a3_1_Z)
);
defparam PRDATA_ss3_i_a3_1.INIT=16'h0400;
// @39:374
  CFG4 \LED_Bright.ch0_value12_1  (
	.A(Bright_Count[15]),
	.B(Bright_Count[14]),
	.C(Bright_Count[13]),
	.D(Bright_Count[12]),
	.Y(ch0_value12_1)
);
defparam \LED_Bright.ch0_value12_1 .INIT=16'h0004;
// @39:296
  CFG4 \Interrupt_process.un40_psel_1  (
	.A(COREABC_C0_0_APB3master_PADDR_1),
	.B(COREABC_C0_0_APB3master_PADDR_7),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(un40_psel_1)
);
defparam \Interrupt_process.un40_psel_1 .INIT=16'h1000;
  CFG4 \Blink_Count_RNIT37T[12]  (
	.A(Blink_Count[17]),
	.B(Blink_Count[16]),
	.C(Blink_Count[12]),
	.D(Blink_Count[7]),
	.Y(m28_3)
);
defparam \Blink_Count_RNIT37T[12] .INIT=16'h0001;
// @39:152
  CFG4 PRDATAs2_i_a3_0_2 (
	.A(INSTR_SCMD[0]),
	.B(COREABC_C0_0_APB3master_PADDR_1),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(INSTR_SCMD[1]),
	.Y(PRDATAs2_i_a3_0_Z)
);
defparam PRDATAs2_i_a3_0_2.INIT=16'h2800;
  CFG4 Blink_Clock_RNO_1 (
	.A(Blink_Count[12]),
	.B(Blink_Count[15]),
	.C(Blink_Count[14]),
	.D(Blink_Count[7]),
	.Y(m35_2)
);
defparam Blink_Clock_RNO_1.INIT=16'h8000;
// @39:380
  CFG4 \LED_Bright.ch0_value15_7  (
	.A(Bright_Count[4]),
	.B(Bright_Count[3]),
	.C(Bright_Count[1]),
	.D(Bright_Count[0]),
	.Y(ch0_value15_7)
);
defparam \LED_Bright.ch0_value15_7 .INIT=16'h0008;
// @39:380
  CFG4 \LED_Bright.ch0_value15_6  (
	.A(Bright_Count[10]),
	.B(Bright_Count[8]),
	.C(Bright_Count[6]),
	.D(Bright_Count[5]),
	.Y(ch0_value15_6)
);
defparam \LED_Bright.ch0_value15_6 .INIT=16'h8000;
// @39:380
  CFG4 \LED_Bright.ch0_value15_5  (
	.A(Bright_Count[11]),
	.B(Bright_Count[9]),
	.C(Bright_Count[7]),
	.D(Bright_Count[2]),
	.Y(ch0_value15_5)
);
defparam \LED_Bright.ch0_value15_5 .INIT=16'h0001;
// @39:376
  CFG4 \LED_Bright.ch0_value13_0_0  (
	.A(Bright_Count[15]),
	.B(Bright_Count[14]),
	.C(Bright_Count[13]),
	.D(Bright_Count[12]),
	.Y(ch0_value13_0)
);
defparam \LED_Bright.ch0_value13_0_0 .INIT=16'h0002;
// @39:378
  CFG4 \LED_Bright.ch0_value14_10  (
	.A(Bright_Count[8]),
	.B(Bright_Count[6]),
	.C(Bright_Count[15]),
	.D(Bright_Count[14]),
	.Y(ch0_value14_10)
);
defparam \LED_Bright.ch0_value14_10 .INIT=16'h0080;
// @39:378
  CFG4 \LED_Bright.ch0_value14_9  (
	.A(Bright_Count[10]),
	.B(Bright_Count[5]),
	.C(Bright_Count[4]),
	.D(Bright_Count[3]),
	.Y(ch0_value14_9)
);
defparam \LED_Bright.ch0_value14_9 .INIT=16'h8000;
// @39:378
  CFG4 \LED_Bright.ch0_value14_8  (
	.A(Bright_Count[11]),
	.B(Bright_Count[9]),
	.C(Bright_Count[7]),
	.D(Bright_Count[0]),
	.Y(ch0_value14_8)
);
defparam \LED_Bright.ch0_value14_8 .INIT=16'h8000;
// @39:378
  CFG4 \LED_Bright.ch0_value14_7  (
	.A(Bright_Count[2]),
	.B(Bright_Count[1]),
	.C(Bright_Count[13]),
	.D(Bright_Count[12]),
	.Y(ch0_value14_7)
);
defparam \LED_Bright.ch0_value14_7 .INIT=16'h8000;
// @39:152
  CFG3 PRDATA_ss0_0_a3_0 (
	.A(COREABC_C0_0_APB3master_PADDR_7),
	.B(COREABC_C0_0_APB3master_PADDR_1),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.Y(PRDATA_ss0_0_a3_0_Z)
);
defparam PRDATA_ss0_0_a3_0.INIT=8'h04;
// @39:368
  CFG4 \LED_Bright.ch0_value11_2_0_4  (
	.A(Bright_Count[6]),
	.B(Bright_Count[3]),
	.C(Bright_Count[1]),
	.D(Bright_Count[0]),
	.Y(ch0_value11_2_0_4)
);
defparam \LED_Bright.ch0_value11_2_0_4 .INIT=16'h0001;
// @39:368
  CFG4 \LED_Bright.ch0_value11_2_0_3  (
	.A(Bright_Count[7]),
	.B(Bright_Count[5]),
	.C(Bright_Count[4]),
	.D(Bright_Count[2]),
	.Y(ch0_value11_2_0_3)
);
defparam \LED_Bright.ch0_value11_2_0_3 .INIT=16'h0001;
  CFG4 \Blink_Count_RNI0II11[5]  (
	.A(Blink_Count[5]),
	.B(Blink_Count[18]),
	.C(Blink_Count[8]),
	.D(Blink_Count[6]),
	.Y(m22_7)
);
defparam \Blink_Count_RNI0II11[5] .INIT=16'h0001;
  CFG4 \Blink_Count_RNIKQ6T[10]  (
	.A(Blink_Count[13]),
	.B(Blink_Count[11]),
	.C(Blink_Count[10]),
	.D(Blink_Count[9]),
	.Y(m22_6)
);
defparam \Blink_Count_RNIKQ6T[10] .INIT=16'h0001;
  CFG4 \Blink_Count_RNIQGN31[1]  (
	.A(Blink_Count[3]),
	.B(Blink_Count[2]),
	.C(Blink_Count[1]),
	.D(Blink_Count[0]),
	.Y(m22_5)
);
defparam \Blink_Count_RNIQGN31[1] .INIT=16'h0001;
// @39:368
  CFG4 \LED_Bright.ch0_value11_10  (
	.A(Bright_Count[11]),
	.B(Bright_Count[10]),
	.C(Bright_Count[9]),
	.D(Bright_Count[8]),
	.Y(ch0_value11_i_10)
);
defparam \LED_Bright.ch0_value11_10 .INIT=16'h0001;
// @39:368
  CFG4 \LED_Bright.ch0_value11_0_0  (
	.A(Bright_Count[15]),
	.B(Bright_Count[14]),
	.C(Bright_Count[13]),
	.D(Bright_Count[12]),
	.Y(ch0_value11_0)
);
defparam \LED_Bright.ch0_value11_0_0 .INIT=16'h0001;
// @39:386
  CFG3 \LED_Bright.PWMs_9[4]  (
	.A(PWMs[4]),
	.B(un6_bright_count_0_data_tmp[7]),
	.C(ch0_value11),
	.Y(PWMs_9[4])
);
defparam \LED_Bright.PWMs_9[4] .INIT=8'hC8;
// @39:390
  CFG3 \LED_Bright.PWMs_12[5]  (
	.A(PWMs[5]),
	.B(un8_bright_count_0_data_tmp[7]),
	.C(ch0_value11),
	.Y(PWMs_12[5])
);
defparam \LED_Bright.PWMs_12[5] .INIT=8'hC8;
// @39:367
  CFG3 \LED_Bright.PWMs_6_i_o3_0[0]  (
	.A(ch0_value15),
	.B(ch0_value13),
	.C(ch0_value14),
	.Y(N_9)
);
defparam \LED_Bright.PWMs_6_i_o3_0[0] .INIT=8'hFE;
// @39:152
  CFG4 \PRDATA_m4_0_2[6]  (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(COREABC_C0_0_APB3master_PADDR_1),
	.C(CoreAPB3_C0_0_APBmslave2_PSELx),
	.D(COREABC_C0_0_APB3master_PADDR_2),
	.Y(PRDATA_m4_0_2[6])
);
defparam \PRDATA_m4_0_2[6] .INIT=16'hF0D0;
// @39:152
  CFG4 \PRDATA_m4_0_1[6]  (
	.A(CTRL_reg_Z[6]),
	.B(COREABC_C0_0_APB3master_PADDR_1),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(un1_pwrite_m),
	.Y(PRDATA_m4_0_1[6])
);
defparam \PRDATA_m4_0_1[6] .INIT=16'h2A00;
  CFG3 Blink_Clock_RNO_0 (
	.A(Blink_Count[16]),
	.B(m35_2),
	.C(Blink_Count[17]),
	.Y(m35_3)
);
defparam Blink_Clock_RNO_0.INIT=8'h80;
// @39:152
  CFG4 PRDATAs2_i_a3_0_1 (
	.A(CoreAPB3_C0_0_APBmslave2_PSELx),
	.B(un1_pwrite_m),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(PRDATAs2_i_a3_0_1_Z)
);
defparam PRDATAs2_i_a3_0_1.INIT=16'h0800;
// @39:152
  CFG2 PRDATA_ss0_0_a3 (
	.A(un31_psel_2_0),
	.B(PRDATA_ss0_0_a3_0_Z),
	.Y(N_208)
);
defparam PRDATA_ss0_0_a3.INIT=4'h8;
// @39:263
  CFG2 \CH1_0_process.un26_psel_0_a2_0  (
	.A(N_213),
	.B(COREABC_C0_0_APB3master_PADDR_2),
	.Y(N_216)
);
defparam \CH1_0_process.un26_psel_0_a2_0 .INIT=4'h2;
  CFG4 \Blink_Count_RNI29V31[10]  (
	.A(Blink_Count[9]),
	.B(N_219),
	.C(Blink_Count[11]),
	.D(Blink_Count[10]),
	.Y(N_41_mux)
);
defparam \Blink_Count_RNI29V31[10] .INIT=16'hCCC8;
  CFG4 \Blink_Count_RNIE5O31[5]  (
	.A(Blink_Count[6]),
	.B(Blink_Count[8]),
	.C(Blink_Count[7]),
	.D(Blink_Count[5]),
	.Y(N_378)
);
defparam \Blink_Count_RNIE5O31[5] .INIT=16'hCCC8;
// @39:279
  CFG4 CH1_m2_e (
	.A(COREABC_C0_0_APB3master_PADDR_1),
	.B(COREABC_C0_0_APB3master_PADDR_7),
	.C(un31_psel_2_0),
	.D(CoreAPB3_C0_0_APBmslave2_PSELx),
	.Y(N_215)
);
defparam CH1_m2_e.INIT=16'h1000;
// @39:152
  CFG4 PRDATAs2_i_a3 (
	.A(CoreAPB3_C0_0_APBmslave2_PSELx),
	.B(un31_psel_2_0),
	.C(COREABC_C0_0_APB3master_PADDR_7),
	.D(PRDATAs2_i_a3_0_Z),
	.Y(N_71)
);
defparam PRDATAs2_i_a3.INIT=16'h0800;
// @39:296
  CFG4 \Interrupt_process.un40_psel  (
	.A(un40_psel_1),
	.B(N_213),
	.C(CoreAPB3_C0_0_APBmslave2_PSELx),
	.D(un31_psel_2_0),
	.Y(un40_psel)
);
defparam \Interrupt_process.un40_psel .INIT=16'h8000;
// @39:152
  CFG3 PRDATAs2_i_a3_0 (
	.A(COREABC_C0_0_APB3master_PADDR_7),
	.B(un31_psel_2_0),
	.C(PRDATAs2_i_a3_0_1_Z),
	.Y(N_206)
);
defparam PRDATAs2_i_a3_0.INIT=8'h40;
// @39:152
  CFG4 PRDATA_ss3_i_a3 (
	.A(CoreAPB3_C0_0_APBmslave2_PSELx),
	.B(un31_psel_2_0),
	.C(COREABC_C0_0_APB3master_PADDR_7),
	.D(PRDATA_ss3_i_a3_1_Z),
	.Y(N_207)
);
defparam PRDATA_ss3_i_a3.INIT=16'h0800;
  CFG3 \Blink_Count_RNIETG23[10]  (
	.A(m22_7),
	.B(m22_6),
	.C(m22_5),
	.Y(N_49_mux)
);
defparam \Blink_Count_RNIETG23[10] .INIT=8'h80;
// @39:380
  CFG4 \LED_Bright.ch0_value15  (
	.A(ch0_value15_7),
	.B(ch0_value11_0),
	.C(ch0_value15_6),
	.D(ch0_value15_5),
	.Y(ch0_value15)
);
defparam \LED_Bright.ch0_value15 .INIT=16'h8000;
// @39:378
  CFG4 \LED_Bright.ch0_value14  (
	.A(ch0_value14_7),
	.B(ch0_value14_10),
	.C(ch0_value14_9),
	.D(ch0_value14_8),
	.Y(ch0_value14)
);
defparam \LED_Bright.ch0_value14 .INIT=16'h8000;
// @39:376
  CFG4 \LED_Bright.ch0_value13  (
	.A(ch0_value11_i_10),
	.B(ch0_value13_0),
	.C(ch0_value11_2_0_4),
	.D(ch0_value11_2_0_3),
	.Y(ch0_value13)
);
defparam \LED_Bright.ch0_value13 .INIT=16'h8000;
// @39:374
  CFG4 \LED_Bright.ch0_value12  (
	.A(ch0_value11_i_10),
	.B(ch0_value12_1),
	.C(ch0_value11_2_0_4),
	.D(ch0_value11_2_0_3),
	.Y(ch0_value12)
);
defparam \LED_Bright.ch0_value12 .INIT=16'h8000;
// @39:368
  CFG4 \LED_Bright.ch0_value11  (
	.A(ch0_value11_2_0_3),
	.B(ch0_value11_2_0_4),
	.C(ch0_value11_0),
	.D(ch0_value11_i_10),
	.Y(ch0_value11)
);
defparam \LED_Bright.ch0_value11 .INIT=16'h8000;
// @39:367
  CFG4 \LED_Bright.PWMs_6_1_a3[3]  (
	.A(ch0_value11),
	.B(N_8),
	.C(ch0_value12),
	.D(ch0_value13),
	.Y(N_13)
);
defparam \LED_Bright.PWMs_6_1_a3[3] .INIT=16'h0002;
// @39:152
  CFG4 PRDATA_ss0_0 (
	.A(COREABC_C0_0_APB3master_PADDR_2),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(un31_psel_2_0),
	.D(PRDATA_ss0_0_a3_0_Z),
	.Y(PRDATA_ss0)
);
defparam PRDATA_ss0_0.INIT=16'hF222;
// @39:152
  CFG4 \PRDATA_m4_0[6]  (
	.A(un31_psel_2_0),
	.B(COREABC_C0_0_APB3master_PADDR_7),
	.C(PRDATA_m4_0_1[6]),
	.D(PRDATA_m4_0_2[6]),
	.Y(PRDATA_m4_0)
);
defparam \PRDATA_m4_0[6] .INIT=16'h2000;
// @39:279
  CFG4 \CH1_1_process.un33_psel_0_a3  (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(COREABC_C0_0_APB3master_PADDR_2),
	.C(N_213),
	.D(N_215),
	.Y(un33_psel)
);
defparam \CH1_1_process.un33_psel_0_a3 .INIT=16'h4000;
// @39:231
  CFG3 \CH0_0_process.un12_psel_0_a3  (
	.A(N_215),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(N_216),
	.Y(un12_psel)
);
defparam \CH0_0_process.un12_psel_0_a3 .INIT=8'h80;
// @39:208
  CFG3 \Control_process.un5_psel_0_a3  (
	.A(N_215),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(N_216),
	.Y(un5_psel)
);
defparam \Control_process.un5_psel_0_a3 .INIT=8'h20;
  CFG4 \Blink_Count_RNI0N8D4[15]  (
	.A(Blink_Count[14]),
	.B(Blink_Count[15]),
	.C(N_49_mux),
	.D(m28_3),
	.Y(N_60_mux)
);
defparam \Blink_Count_RNI0N8D4[15] .INIT=16'h1000;
// @39:247
  CFG4 \CH0_1_process.un19_psel_0_a3_2  (
	.A(COREABC_C0_0_APB3master_PADDR_7),
	.B(CoreAPB3_C0_0_APBmslave2_PSELx),
	.C(un31_psel_2_0),
	.D(N_216),
	.Y(un19_psel_2)
);
defparam \CH0_1_process.un19_psel_0_a3_2 .INIT=16'h4000;
// @39:367
  CFG3 \LED_Bright.PWMs_6_1[3]  (
	.A(ch0_value15),
	.B(N_13),
	.C(PWMs[3]),
	.Y(PWMs_6[3])
);
defparam \LED_Bright.PWMs_6_1[3] .INIT=8'hDC;
// @39:367
  CFG4 \LED_Bright.PWMs_6_1[2]  (
	.A(ch0_value14),
	.B(PWMs[2]),
	.C(N_13),
	.D(ch0_value15),
	.Y(PWMs_6[2])
);
defparam \LED_Bright.PWMs_6_1[2] .INIT=16'hFCF4;
// @39:367
  CFG4 \LED_Bright.PWMs_6_0[1]  (
	.A(ch0_value13),
	.B(PWMs[1]),
	.C(N_13),
	.D(N_8),
	.Y(PWMs_6[1])
);
defparam \LED_Bright.PWMs_6_0[1] .INIT=16'hFCF4;
// @39:296
  CFG2 \Interrupt_process.INT_reg_11[1]  (
	.A(un40_psel),
	.B(COREABC_C0_0_APB3master_PWDATA[1]),
	.Y(INT_reg_11[1])
);
defparam \Interrupt_process.INT_reg_11[1] .INIT=4'h8;
// @39:296
  CFG2 \Interrupt_process.INT_reg_11[2]  (
	.A(un40_psel),
	.B(COREABC_C0_0_APB3master_PWDATA[2]),
	.Y(INT_reg_11[2])
);
defparam \Interrupt_process.INT_reg_11[2] .INIT=4'h8;
// @39:296
  CFG2 \Interrupt_process.INT_reg_11[3]  (
	.A(un40_psel),
	.B(COREABC_C0_0_APB3master_PWDATA[3]),
	.Y(INT_reg_11[3])
);
defparam \Interrupt_process.INT_reg_11[3] .INIT=4'h8;
// @39:296
  CFG2 \Interrupt_process.INT_reg_11[4]  (
	.A(un40_psel),
	.B(COREABC_C0_0_APB3master_PWDATA[4]),
	.Y(INT_reg_11[4])
);
defparam \Interrupt_process.INT_reg_11[4] .INIT=4'h8;
// @39:296
  CFG2 \Interrupt_process.INT_reg_11[5]  (
	.A(un40_psel),
	.B(COREABC_C0_0_APB3master_PWDATA[5]),
	.Y(INT_reg_11[5])
);
defparam \Interrupt_process.INT_reg_11[5] .INIT=4'h8;
// @39:296
  CFG2 \Interrupt_process.INT_reg_11[6]  (
	.A(un40_psel),
	.B(COREABC_C0_0_APB3master_PWDATA[6]),
	.Y(INT_reg_11[6])
);
defparam \Interrupt_process.INT_reg_11[6] .INIT=4'h8;
// @39:296
  CFG2 \Interrupt_process.INT_reg_11[7]  (
	.A(un40_psel),
	.B(COREABC_C0_0_APB3master_PWDATA[7]),
	.Y(INT_reg_11[7])
);
defparam \Interrupt_process.INT_reg_11[7] .INIT=4'h8;
// @39:152
  CFG2 PRDATAs2_i (
	.A(N_71),
	.B(N_206),
	.Y(N_25)
);
defparam PRDATAs2_i.INIT=4'hE;
// @39:296
  CFG4 \Interrupt_process.INT_reg_11[0]  (
	.A(COREABC_C0_0_APB3master_PWDATA[0]),
	.B(un40_psel),
	.C(INT_reg[0]),
	.D(un1_timer_interrupt_last),
	.Y(INT_reg_11[0])
);
defparam \Interrupt_process.INT_reg_11[0] .INIT=16'hBBB8;
// @39:152
  CFG3 \PRDATA_m1[5]  (
	.A(CH0_1_reg[5]),
	.B(PRDATA_ss0),
	.C(CH1_0_reg[5]),
	.Y(PRDATA_m1[5])
);
defparam \PRDATA_m1[5] .INIT=8'hB8;
// @39:152
  CFG3 \PRDATA_m1[4]  (
	.A(CH0_1_reg[4]),
	.B(PRDATA_ss0),
	.C(CH1_0_reg[4]),
	.Y(PRDATA_m1[4])
);
defparam \PRDATA_m1[4] .INIT=8'hB8;
// @39:152
  CFG3 \PRDATA_m1[2]  (
	.A(CH0_1_reg[2]),
	.B(PRDATA_ss0),
	.C(CH1_0_reg[2]),
	.Y(PRDATA_m1[2])
);
defparam \PRDATA_m1[2] .INIT=8'hB8;
// @39:152
  CFG3 \PRDATA_m1[1]  (
	.A(CH0_1_reg[1]),
	.B(PRDATA_ss0),
	.C(CH1_0_reg[1]),
	.Y(PRDATA_m1[1])
);
defparam \PRDATA_m1[1] .INIT=8'hB8;
// @39:263
  CFG3 \CH1_0_process.un26_psel_0_a3  (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(un19_psel_2),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.Y(un26_psel)
);
defparam \CH1_0_process.un26_psel_0_a3 .INIT=8'h80;
// @39:247
  CFG3 \CH0_1_process.un19_psel_0_a3  (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(un19_psel_2),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.Y(un19_psel)
);
defparam \CH0_1_process.un19_psel_0_a3 .INIT=8'h40;
// @39:353
  CFG4 \PWMs_RNO[0]  (
	.A(ch0_value11),
	.B(N_9),
	.C(PWMs[0]),
	.D(ch0_value12),
	.Y(N_7_i)
);
defparam \PWMs_RNO[0] .INIT=16'hC0F2;
// @39:152
  CFG4 \PRDATA_m3_d[2]  (
	.A(CH0_0_reg[2]),
	.B(INT_reg[2]),
	.C(N_71),
	.D(PRDATA_ss0),
	.Y(PRDATA_m3_d[2])
);
defparam \PRDATA_m3_d[2] .INIT=16'hFACA;
// @39:152
  CFG4 \PRDATA_m3_d[1]  (
	.A(CH0_0_reg[1]),
	.B(INT_reg[1]),
	.C(N_71),
	.D(PRDATA_ss0),
	.Y(PRDATA_m3_d[1])
);
defparam \PRDATA_m3_d[1] .INIT=16'h0ACA;
// @39:152
  CFG4 \PRDATA_m3_d[5]  (
	.A(CH0_0_reg[5]),
	.B(INT_reg[5]),
	.C(N_71),
	.D(PRDATA_ss0),
	.Y(PRDATA_m3_d[5])
);
defparam \PRDATA_m3_d[5] .INIT=16'h0ACA;
// @39:152
  CFG4 \PRDATA_m3_d[4]  (
	.A(CH0_0_reg[4]),
	.B(INT_reg[4]),
	.C(N_71),
	.D(PRDATA_ss0),
	.Y(PRDATA_m3_d[4])
);
defparam \PRDATA_m3_d[4] .INIT=16'h0ACA;
// @39:330
  CFG4 Blink_Clock_RNO (
	.A(Blink_Count[4]),
	.B(m35_3),
	.C(N_49_mux),
	.D(N_60_mux),
	.Y(N_37_i)
);
defparam Blink_Clock_RNO.INIT=16'hD580;
// @39:152
  CFG4 \PRDATA_m3_cZ[2]  (
	.A(COREABC_C0_0_APB3master_PADDR_2),
	.B(N_71),
	.C(PRDATA_m1[2]),
	.D(PRDATA_m3_d[2]),
	.Y(PRDATA_m3[2])
);
defparam \PRDATA_m3_cZ[2] .INIT=16'hFB40;
// @39:152
  CFG4 \PRDATA_m3_cZ[1]  (
	.A(COREABC_C0_0_APB3master_PADDR_2),
	.B(N_71),
	.C(PRDATA_m1[1]),
	.D(PRDATA_m3_d[1]),
	.Y(PRDATA_m3[1])
);
defparam \PRDATA_m3_cZ[1] .INIT=16'hFB40;
// @39:152
  CFG4 \PRDATA_m3_cZ[5]  (
	.A(COREABC_C0_0_APB3master_PADDR_2),
	.B(N_71),
	.C(PRDATA_m1[5]),
	.D(PRDATA_m3_d[5]),
	.Y(PRDATA_m3[5])
);
defparam \PRDATA_m3_cZ[5] .INIT=16'hFB40;
// @39:152
  CFG4 \PRDATA_m3_cZ[4]  (
	.A(COREABC_C0_0_APB3master_PADDR_2),
	.B(N_71),
	.C(PRDATA_m1[4]),
	.D(PRDATA_m3_d[4]),
	.Y(PRDATA_m3[4])
);
defparam \PRDATA_m3_cZ[4] .INIT=16'hFB40;
// @44:476
  CFG4 \Blink_Count_RNILMI44[15]  (
	.A(Blink_Count[15]),
	.B(N_11),
	.C(Blink_Count[17]),
	.D(Blink_Count[16]),
	.Y(Blink_Count_RNILMI44[15])
);
defparam \Blink_Count_RNILMI44[15] .INIT=16'h7FFF;
// @39:152
  CFG4 \PRDATA_m3_cZ[0]  (
	.A(N_71),
	.B(PRDATA_m2[0]),
	.C(CH0_0_reg[0]),
	.D(N_207),
	.Y(PRDATA_m3[0])
);
defparam \PRDATA_m3_cZ[0] .INIT=16'hCCD8;
// @39:152
  CFG4 \PRDATA_m3_cZ[6]  (
	.A(N_71),
	.B(PRDATA_m2[6]),
	.C(CH0_0_reg[6]),
	.D(N_207),
	.Y(PRDATA_m3[6])
);
defparam \PRDATA_m3_cZ[6] .INIT=16'hCCD8;
// @39:152
  CFG4 \PRDATA_m3_cZ[7]  (
	.A(N_71),
	.B(PRDATA_m2[7]),
	.C(CH0_0_reg[7]),
	.D(N_207),
	.Y(PRDATA_m3[7])
);
defparam \PRDATA_m3_cZ[7] .INIT=16'hCCD8;
// @39:186
  timer timer_Comp (
	.timer_interrupt(timer_interrupt),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* LED_Controller */

module OSC_C0_OSC_C0_0_OSC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @40:34
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0_OSC_C0_0_OSC */

module OSC_C0 (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @41:70
  OSC_C0_OSC_C0_0_OSC OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0 */

module I2C_LITEON_Op_Sens_test_sd (
  Board_Buttons,
  DEVRST_N,
  Board_J10,
  Board_J11,
  Board_J8,
  Board_J9,
  Board_LEDs,
  Light_SCL,
  Light_SDA
)
;
input [1:0] Board_Buttons ;
input DEVRST_N ;
output Board_J10 ;
output Board_J11 ;
output Board_J8 ;
output Board_J9 ;
output [7:0] Board_LEDs ;
inout Light_SCL /* synthesis syn_tristate = 1 */ ;
inout Light_SDA /* synthesis syn_tristate = 1 */ ;
wire DEVRST_N ;
wire Board_J10 ;
wire Board_J11 ;
wire Board_J8 ;
wire Board_J9 ;
wire Light_SCL ;
wire Light_SDA ;
wire [9:0] COREABC_C0_0_APB3master_PADDR;
wire [15:0] COREABC_C0_0_APB3master_PWDATA;
wire [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA;
wire [15:0] CoreAPB3_C0_0_APBmslave1_PRDATA;
wire [7:0] \LED_Controller_0.CTRL_reg ;
wire [3:3] \LED_Controller_0.CH0_0_reg ;
wire [4:4] \I2C_Core_APB3_0.i2c_reg_ctrl ;
wire [3:3] \I2C_Core_APB3_0.I2C_Instruction_RAM_0.seq_state_cur_d ;
wire [1:0] \I2C_Core_APB3_0.I2C_Instruction_RAM_0.seq_state_cur ;
wire [2:0] \I2C_Core_APB3_0.I2C_Instruction_RAM_0.ram_instr_out ;
wire [1:0] \I2C_Core_APB3_0.I2C_Instruction_RAM_0.seq_state_cur_ns ;
wire [0:0] \I2C_Core_APB3_0.i2c_status_out ;
wire [1:1] \CoreTimer_C0_0.CoreTimer_C0_0.CtrlReg ;
wire [1:0] \COREABC_C0_0.COREABC_C0_0.INSTR_SCMD ;
wire [1:0] Board_Buttons_c;
wire [7:0] \LED_Controller_0.PRDATA_m3 ;
wire [3:3] \LED_Controller_0.PRDATA_m2 ;
wire [5:0] \LED_Controller_0.PWMs_i ;
wire [1:0] Board_Buttons_c_i;
wire [6:6] \LED_Controller_0.PRDATA_m4 ;
wire [8:8] iPRDATA_RNI7I3B;
wire FCCC_C0_0_LOCK ;
wire SYSRESET_0_POWER_ON_RESET_N ;
wire AND4_0_Y ;
wire CoreTimer_C0_0_TIMINT ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire COREABC_C0_0_PRESETN ;
wire GND ;
wire VCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_GL1 ;
wire COREABC_C0_0_APB3master_PSELx ;
wire \I2C_Core_APB3_0.i2c_seq_finished  ;
wire RSTSYNC2_RNIKULP1 ;
wire \I2C_Core_APB3_0.I2C_Instruction_RAM_0.seq_write_0_sqmuxa  ;
wire \I2C_Core_APB3_0.I2C_Instruction_RAM_0.sequence_cnte  ;
wire \I2C_Core_APB3_0.I2C_Instruction_RAM_0.seq_last_instr  ;
wire \I2C_Core_APB3_0.i2c_mem_done  ;
wire \I2C_Core_APB3_0.i2c_int  ;
wire \CoreTimer_C0_0.CoreTimer_C0_0.RawTimInt  ;
wire N_115 ;
wire N_38_0 ;
wire Board_J10_c ;
wire Board_J11_c ;
wire N_25 ;
wire N_71 ;
wire N_207 ;
wire N_88 ;
wire N_94 ;
wire N_95 ;
wire N_97 ;
wire N_98 ;
wire \CoreAPB3_C0_0.CoreAPB3_C0_0.u_mux_p_to_b3.PRDATA_sn_N_5_mux  ;
wire N_215 ;
wire \COREABC_C0_0.COREABC_C0_0.un1_pwrite_m  ;
wire N_206 ;
wire CoreAPB3_C0_0_APBmslave2_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PSELx ;
wire \I2C_Core_APB3_0.p_reg_data_in.un31_psel_2_0  ;
wire CoreAPB3_C0_0_APBmslave1_PSELx ;
wire N_100 ;
wire N_99 ;
wire N_93 ;
wire r_N_5_mux ;
wire \LED_Controller_0.board_leds_i  ;
wire \I2C_Core_APB3_0.I2C_Instruction_RAM_0.I2C_Core_0.SDAO_sig_i  ;
wire \I2C_Core_APB3_0.I2C_Instruction_RAM_0.I2C_Core_0.SCLO_sig_i  ;
wire N_1808 ;
wire N_1809 ;
wire N_1810 ;
  CFG1 AND4_0_RNO_0 (
	.A(Board_Buttons_c[0]),
	.Y(Board_Buttons_c_i[0])
);
defparam AND4_0_RNO_0.INIT=2'h1;
  CFG1 AND4_0_RNO (
	.A(Board_Buttons_c[1]),
	.Y(Board_Buttons_c_i[1])
);
defparam AND4_0_RNO.INIT=2'h1;
// @44:361
  BIBUF BIBUF_1 (
	.Y(Board_J10_c),
	.PAD(Light_SCL),
	.D(GND),
	.E(\I2C_Core_APB3_0.I2C_Instruction_RAM_0.I2C_Core_0.SCLO_sig_i )
);
// @44:350
  BIBUF BIBUF_0 (
	.Y(Board_J11_c),
	.PAD(Light_SDA),
	.D(GND),
	.E(\I2C_Core_APB3_0.I2C_Instruction_RAM_0.I2C_Core_0.SDAO_sig_i )
);
// @44:21
  INBUF \Board_Buttons_ibuf[0]  (
	.Y(Board_Buttons_c[0]),
	.PAD(Board_Buttons[0])
);
// @44:21
  INBUF \Board_Buttons_ibuf[1]  (
	.Y(Board_Buttons_c[1]),
	.PAD(Board_Buttons[1])
);
// @44:24
  OUTBUF Board_J10_obuf (
	.PAD(Board_J10),
	.D(Board_J10_c)
);
// @44:25
  OUTBUF Board_J11_obuf (
	.PAD(Board_J11),
	.D(Board_J11_c)
);
// @44:26
  OUTBUF Board_J8_obuf (
	.PAD(Board_J8),
	.D(GND)
);
// @44:27
  OUTBUF Board_J9_obuf (
	.PAD(Board_J9),
	.D(GND)
);
// @44:28
  OUTBUF \Board_LEDs_obuf[0]  (
	.PAD(Board_LEDs[0]),
	.D(\LED_Controller_0.board_leds_i )
);
// @44:28
  OUTBUF \Board_LEDs_obuf[1]  (
	.PAD(Board_LEDs[1]),
	.D(VCC)
);
// @44:28
  OUTBUF \Board_LEDs_obuf[2]  (
	.PAD(Board_LEDs[2]),
	.D(\LED_Controller_0.PWMs_i [3])
);
// @44:28
  OUTBUF \Board_LEDs_obuf[3]  (
	.PAD(Board_LEDs[3]),
	.D(\LED_Controller_0.PWMs_i [0])
);
// @44:28
  OUTBUF \Board_LEDs_obuf[4]  (
	.PAD(Board_LEDs[4]),
	.D(\LED_Controller_0.PWMs_i [1])
);
// @44:28
  OUTBUF \Board_LEDs_obuf[5]  (
	.PAD(Board_LEDs[5]),
	.D(\LED_Controller_0.PWMs_i [2])
);
// @44:28
  OUTBUF \Board_LEDs_obuf[6]  (
	.PAD(Board_LEDs[6]),
	.D(\LED_Controller_0.PWMs_i [4])
);
// @44:28
  OUTBUF \Board_LEDs_obuf[7]  (
	.PAD(Board_LEDs[7]),
	.D(\LED_Controller_0.PWMs_i [5])
);
// @44:512
  SYSRESET SYSRESET_0 (
	.POWER_ON_RESET_N(SYSRESET_0_POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @44:339
  AND4 AND4_0 (
	.Y(AND4_0_Y),
	.A(FCCC_C0_0_LOCK),
	.B(SYSRESET_0_POWER_ON_RESET_N),
	.C(Board_Buttons_c_i[1]),
	.D(Board_Buttons_c_i[0])
);
// @44:372
  COREABC_C0 COREABC_C0_0 (
	.CtrlReg_0(\CoreTimer_C0_0.CoreTimer_C0_0.CtrlReg [1]),
	.ram_instr_out(\I2C_Core_APB3_0.I2C_Instruction_RAM_0.ram_instr_out [2:0]),
	.i2c_reg_ctrl_0(\I2C_Core_APB3_0.i2c_reg_ctrl [4]),
	.iPRDATA_RNI7I3B_0(iPRDATA_RNI7I3B[8]),
	.seq_state_cur(\I2C_Core_APB3_0.I2C_Instruction_RAM_0.seq_state_cur [1:0]),
	.INSTR_SCMD(\COREABC_C0_0.COREABC_C0_0.INSTR_SCMD [1:0]),
	.seq_state_cur_d_0(\I2C_Core_APB3_0.I2C_Instruction_RAM_0.seq_state_cur_d [3]),
	.i2c_status_out_0(\I2C_Core_APB3_0.i2c_status_out [0]),
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[15:0]),
	.seq_state_cur_ns(\I2C_Core_APB3_0.I2C_Instruction_RAM_0.seq_state_cur_ns [1:0]),
	.CH0_0_reg_0(\LED_Controller_0.CH0_0_reg [3]),
	.CTRL_reg_0(\LED_Controller_0.CTRL_reg [3]),
	.PRDATA_m2_0(\LED_Controller_0.PRDATA_m2 [3]),
	.COREABC_C0_0_APB3master_PADDR(COREABC_C0_0_APB3master_PADDR[9:0]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[15:8]),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.AND4_0_Y(AND4_0_Y),
	.RawTimInt(\CoreTimer_C0_0.CoreTimer_C0_0.RawTimInt ),
	.N_115(N_115),
	.seq_last_instr(\I2C_Core_APB3_0.I2C_Instruction_RAM_0.seq_last_instr ),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.i2c_mem_done(\I2C_Core_APB3_0.i2c_mem_done ),
	.un1_pwrite_m(\COREABC_C0_0.COREABC_C0_0.un1_pwrite_m ),
	.seq_write_0_sqmuxa(\I2C_Core_APB3_0.I2C_Instruction_RAM_0.seq_write_0_sqmuxa ),
	.i2c_int(\I2C_Core_APB3_0.i2c_int ),
	.CoreAPB3_C0_0_APBmslave0_PSELx(CoreAPB3_C0_0_APBmslave0_PSELx),
	.i2c_seq_finished(\I2C_Core_APB3_0.i2c_seq_finished ),
	.RSTSYNC2_RNIKULP1(RSTSYNC2_RNIKULP1),
	.sequence_cnte(\I2C_Core_APB3_0.I2C_Instruction_RAM_0.sequence_cnte ),
	.N_38_0(N_38_0),
	.N_215(N_215),
	.N_71(N_71),
	.r_N_5_mux(r_N_5_mux),
	.N_207(N_207),
	.N_206(N_206),
	.N_88(N_88),
	.N_98(N_98),
	.PRDATA_sn_N_5_mux(\CoreAPB3_C0_0.CoreAPB3_C0_0.u_mux_p_to_b3.PRDATA_sn_N_5_mux ),
	.N_97(N_97),
	.N_95(N_95),
	.N_94(N_94),
	.N_100(N_100),
	.N_99(N_99),
	.N_93(N_93)
);
// @44:393
  CoreAPB3_C0 CoreAPB3_C0_0 (
	.COREABC_C0_0_APB3master_PADDR(COREABC_C0_0_APB3master_PADDR[9:8]),
	.CTRL_reg_5(\LED_Controller_0.CTRL_reg [5]),
	.CTRL_reg_2(\LED_Controller_0.CTRL_reg [2]),
	.CTRL_reg_4(\LED_Controller_0.CTRL_reg [4]),
	.CTRL_reg_1(\LED_Controller_0.CTRL_reg [1]),
	.CTRL_reg_7(\LED_Controller_0.CTRL_reg [7]),
	.CTRL_reg_0(\LED_Controller_0.CTRL_reg [0]),
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[7:0]),
	.PRDATA_m3({\LED_Controller_0.PRDATA_m3 [7:4], N_1808, \LED_Controller_0.PRDATA_m3 [2:0]}),
	.PRDATA_m4_0(\LED_Controller_0.PRDATA_m4 [6]),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.CoreAPB3_C0_0_APBmslave0_PSELx(CoreAPB3_C0_0_APBmslave0_PSELx),
	.CoreAPB3_C0_0_APBmslave2_PSELx(CoreAPB3_C0_0_APBmslave2_PSELx),
	.r_N_5_mux(r_N_5_mux),
	.PRDATA_sn_N_5_mux(\CoreAPB3_C0_0.CoreAPB3_C0_0.u_mux_p_to_b3.PRDATA_sn_N_5_mux ),
	.N_88(N_88),
	.N_99(N_99),
	.N_93(N_93),
	.N_100(N_100),
	.N_95(N_95),
	.N_94(N_94),
	.N_97(N_97),
	.N_98(N_98),
	.N_25(N_25),
	.N_207(N_207)
);
// @44:423
  CoreTimer_C0 CoreTimer_C0_0 (
	.CtrlReg_0(\CoreTimer_C0_0.CoreTimer_C0_0.CtrlReg [1]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[15:0]),
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[15:0]),
	.iPRDATA_RNI7I3B_0(iPRDATA_RNI7I3B[8]),
	.COREABC_C0_0_APB3master_PADDR_2(COREABC_C0_0_APB3master_PADDR[4]),
	.COREABC_C0_0_APB3master_PADDR_1(COREABC_C0_0_APB3master_PADDR[3]),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR[2]),
	.COREABC_C0_0_APB3master_PADDR_6(COREABC_C0_0_APB3master_PADDR[8]),
	.COREABC_C0_0_APB3master_PADDR_7(COREABC_C0_0_APB3master_PADDR[9]),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.RawTimInt(\CoreTimer_C0_0.CoreTimer_C0_0.RawTimInt ),
	.CoreAPB3_C0_0_APBmslave1_PSELx(CoreAPB3_C0_0_APBmslave1_PSELx),
	.CoreTimer_C0_0_TIMINT(CoreTimer_C0_0_TIMINT),
	.un1_pwrite_m(\COREABC_C0_0.COREABC_C0_0.un1_pwrite_m ),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx)
);
// @44:438
  FCCC_C0 FCCC_C0_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @44:448
  I2C_Core_APB3 I2C_Core_APB3_0 (
	.seq_state_cur_d_0(\I2C_Core_APB3_0.I2C_Instruction_RAM_0.seq_state_cur_d [3]),
	.seq_state_cur(\I2C_Core_APB3_0.I2C_Instruction_RAM_0.seq_state_cur [1:0]),
	.seq_state_cur_ns(\I2C_Core_APB3_0.I2C_Instruction_RAM_0.seq_state_cur_ns [1:0]),
	.COREABC_C0_0_APB3master_PADDR(COREABC_C0_0_APB3master_PADDR[7:0]),
	.ram_instr_out(\I2C_Core_APB3_0.I2C_Instruction_RAM_0.ram_instr_out [2:0]),
	.i2c_status_out_0(\I2C_Core_APB3_0.i2c_status_out [0]),
	.INSTR_SCMD(\COREABC_C0_0.COREABC_C0_0.INSTR_SCMD [1:0]),
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:0]),
	.i2c_reg_ctrl_0(\I2C_Core_APB3_0.i2c_reg_ctrl [4]),
	.sequence_cnte(\I2C_Core_APB3_0.I2C_Instruction_RAM_0.sequence_cnte ),
	.seq_last_instr(\I2C_Core_APB3_0.I2C_Instruction_RAM_0.seq_last_instr ),
	.N_38_0(N_38_0),
	.i2c_seq_finished(\I2C_Core_APB3_0.i2c_seq_finished ),
	.RSTSYNC2_RNIKULP1(RSTSYNC2_RNIKULP1),
	.i2c_mem_done(\I2C_Core_APB3_0.i2c_mem_done ),
	.seq_write_0_sqmuxa(\I2C_Core_APB3_0.I2C_Instruction_RAM_0.seq_write_0_sqmuxa ),
	.N_115(N_115),
	.Board_J11_c(Board_J11_c),
	.Board_J10_c(Board_J10_c),
	.SDAO_sig_i(\I2C_Core_APB3_0.I2C_Instruction_RAM_0.I2C_Core_0.SDAO_sig_i ),
	.SCLO_sig_i(\I2C_Core_APB3_0.I2C_Instruction_RAM_0.I2C_Core_0.SCLO_sig_i ),
	.un1_pwrite_m(\COREABC_C0_0.COREABC_C0_0.un1_pwrite_m ),
	.un31_psel_2_0(\I2C_Core_APB3_0.p_reg_data_in.un31_psel_2_0 ),
	.CoreAPB3_C0_0_APBmslave0_PSELx(CoreAPB3_C0_0_APBmslave0_PSELx),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.CoreTimer_C0_0_TIMINT(CoreTimer_C0_0_TIMINT),
	.i2c_int(\I2C_Core_APB3_0.i2c_int ),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN)
);
// @44:476
  LED_Controller LED_Controller_0 (
	.PRDATA_m3({\LED_Controller_0.PRDATA_m3 [7:4], N_1809, \LED_Controller_0.PRDATA_m3 [2:0]}),
	.PRDATA_m4_0(\LED_Controller_0.PRDATA_m4 [6]),
	.COREABC_C0_0_APB3master_PADDR_2(COREABC_C0_0_APB3master_PADDR[2]),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR[0]),
	.COREABC_C0_0_APB3master_PADDR_1(COREABC_C0_0_APB3master_PADDR[1]),
	.COREABC_C0_0_APB3master_PADDR_7(COREABC_C0_0_APB3master_PADDR[7]),
	.PRDATA_m2_0(\LED_Controller_0.PRDATA_m2 [3]),
	.INSTR_SCMD(\COREABC_C0_0.COREABC_C0_0.INSTR_SCMD [1:0]),
	.CTRL_reg({\LED_Controller_0.CTRL_reg [7], N_1810, \LED_Controller_0.CTRL_reg [5:0]}),
	.CH0_0_reg_0(\LED_Controller_0.CH0_0_reg [3]),
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[7:0]),
	.PWMs_i(\LED_Controller_0.PWMs_i [5:0]),
	.N_25(N_25),
	.N_207(N_207),
	.N_206(N_206),
	.N_71(N_71),
	.N_215(N_215),
	.un31_psel_2_0(\I2C_Core_APB3_0.p_reg_data_in.un31_psel_2_0 ),
	.un1_pwrite_m(\COREABC_C0_0.COREABC_C0_0.un1_pwrite_m ),
	.CoreAPB3_C0_0_APBmslave2_PSELx(CoreAPB3_C0_0_APBmslave2_PSELx),
	.board_leds_i(\LED_Controller_0.board_leds_i ),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.FCCC_C0_0_GL1(FCCC_C0_0_GL1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.COREABC_C0_0_PRESETN(COREABC_C0_0_PRESETN)
);
// @44:506
  OSC_C0 OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* I2C_LITEON_Op_Sens_test_sd */

