--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Software\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1013 paths analyzed, 318 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.938ns.
--------------------------------------------------------------------------------
Slack:                  15.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.300ns (Levels of Logic = 2)
  Clock Path Skew:      -0.603ns (0.331 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_bit_ct_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X7Y2.D3        net (fanout=3)        1.260   avr/M_sck_reg_q_0
    SLICE_X7Y2.DMUX      Tilo                  0.337   avr/M_bit_ct_q_1
                                                       avr/M_cclk_detector_ready_inv1_SW1
    SLICE_X7Y2.B3        net (fanout=1)        0.552   avr/N32
    SLICE_X7Y2.CLK       Tas                   0.373   avr/M_bit_ct_q_1
                                                       avr/spi_slave/M_bit_ct_q_0_rstpot
                                                       avr/spi_slave/M_bit_ct_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.300ns (2.488ns logic, 1.812ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack:                  15.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.211ns (Levels of Logic = 2)
  Clock Path Skew:      -0.603ns (0.331 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_bit_ct_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X6Y2.B2        net (fanout=3)        1.412   avr/M_sck_reg_q_0
    SLICE_X6Y2.BMUX      Tilo                  0.298   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/M_bit_ct_q_2_glue_ce
    SLICE_X6Y2.A3        net (fanout=1)        0.374   avr/spi_slave/M_bit_ct_q_2_glue_ce
    SLICE_X6Y2.CLK       Tas                   0.349   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/M_bit_ct_q_2_rstpot
                                                       avr/spi_slave/M_bit_ct_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.211ns (2.425ns logic, 1.786ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack:                  15.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.195ns (Levels of Logic = 2)
  Clock Path Skew:      -0.603ns (0.331 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_bit_ct_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X7Y2.D3        net (fanout=3)        1.260   avr/M_sck_reg_q_0
    SLICE_X7Y2.D         Tilo                  0.259   avr/M_bit_ct_q_1
                                                       avr/M_cclk_detector_ready_inv1_SW0
    SLICE_X7Y2.C4        net (fanout=1)        0.525   avr/N30
    SLICE_X7Y2.CLK       Tas                   0.373   avr/M_bit_ct_q_1
                                                       avr/spi_slave/M_bit_ct_q_1_rstpot
                                                       avr/spi_slave/M_bit_ct_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (2.410ns logic, 1.785ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack:                  15.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.145ns (Levels of Logic = 2)
  Clock Path Skew:      -0.603ns (0.331 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X6Y2.B2        net (fanout=3)        1.412   avr/M_sck_reg_q_0
    SLICE_X6Y2.B         Tilo                  0.235   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/_n0081_inv1
    SLICE_X6Y2.C4        net (fanout=1)        0.371   avr/spi_slave/_n0081_inv
    SLICE_X6Y2.CLK       Tas                   0.349   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/M_data_q_0_rstpot
                                                       avr/spi_slave/M_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.145ns (2.362ns logic, 1.783ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack:                  15.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_7 (FF)
  Destination:          avr/spi_slave/M_data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.648ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.331 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_7 to avr/spi_slave/M_data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y4.DQ       Tcko                  0.476   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_7
    SLICE_X11Y4.A1       net (fanout=2)        1.899   avr/cclk_detector/M_ctr_q[7]
    SLICE_X11Y4.A        Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/cclk_detector/out2
    SLICE_X6Y2.D2        net (fanout=10)       1.287   avr/out1
    SLICE_X6Y2.D         Tilo                  0.235   avr/spi_slave/M_data_q[0]
                                                       avr/M_cclk_detector_ready_inv1_1
    SLICE_X6Y2.C6        net (fanout=1)        0.143   avr/M_cclk_detector_ready_inv1
    SLICE_X6Y2.CLK       Tas                   0.349   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/M_data_q_0_rstpot
                                                       avr/spi_slave/M_data_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.648ns (1.319ns logic, 3.329ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  15.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_bitCtr_q_2 (FF)
  Destination:          avr/uart_tx/M_txReg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.989ns (Levels of Logic = 2)
  Clock Path Skew:      0.447ns (1.152 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_bitCtr_q_2 to avr/uart_tx/M_txReg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y9.BQ       Tcko                  0.476   avr/uart_tx/M_bitCtr_q[2]
                                                       avr/uart_tx/M_bitCtr_q_2
    SLICE_X12Y9.D2       net (fanout=4)        1.017   avr/uart_tx/M_bitCtr_q[2]
    SLICE_X12Y9.D        Tilo                  0.254   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d1
    SLICE_X12Y9.B1       net (fanout=1)        0.534   avr/uart_tx/M_txReg_d1
    SLICE_X12Y9.B        Tilo                  0.254   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d3
    OLOGIC_X9Y0.D1       net (fanout=1)        1.276   avr/uart_tx/M_txReg_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   M_txReg_q
                                                       avr/uart_tx/M_txReg_q
    -------------------------------------------------  ---------------------------
    Total                                      4.989ns (2.162ns logic, 2.827ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack:                  15.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_rxd_q (FF)
  Destination:          avr/uart_rx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.877ns (Levels of Logic = 2)
  Clock Path Skew:      -0.603ns (0.286 - 0.889)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_rxd_q to avr/uart_rx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 1.778   avr/uart_rx/M_rxd_q
                                                       avr/uart_rx/M_rxd_q
    SLICE_X13Y9.B2       net (fanout=3)        1.237   avr/uart_rx/M_rxd_q
    SLICE_X13Y9.B        Tilo                  0.259   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd1-In
    SLICE_X13Y9.A5       net (fanout=1)        0.230   avr/uart_rx/M_state_q_FSM_FFd1-In
    SLICE_X13Y9.CLK      Tas                   0.373   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_rx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.877ns (2.410ns logic, 1.467ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack:                  15.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_bitCtr_q_1 (FF)
  Destination:          avr/uart_tx/M_txReg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.908ns (Levels of Logic = 2)
  Clock Path Skew:      0.447ns (1.152 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_bitCtr_q_1 to avr/uart_tx/M_txReg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y9.AQ       Tcko                  0.476   avr/uart_tx/M_bitCtr_q[2]
                                                       avr/uart_tx/M_bitCtr_q_1
    SLICE_X12Y9.C2       net (fanout=5)        1.160   avr/uart_tx/M_bitCtr_q[1]
    SLICE_X12Y9.C        Tilo                  0.255   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d2
    SLICE_X12Y9.B4       net (fanout=1)        0.309   avr/uart_tx/M_txReg_d2
    SLICE_X12Y9.B        Tilo                  0.254   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d3
    OLOGIC_X9Y0.D1       net (fanout=1)        1.276   avr/uart_tx/M_txReg_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   M_txReg_q
                                                       avr/uart_tx/M_txReg_q
    -------------------------------------------------  ---------------------------
    Total                                      4.908ns (2.163ns logic, 2.745ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack:                  15.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_savedData_q_6 (FF)
  Destination:          avr/uart_tx/M_txReg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.878ns (Levels of Logic = 2)
  Clock Path Skew:      0.485ns (0.785 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_savedData_q_6 to avr/uart_tx/M_txReg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.BMUX     Tshcko                0.576   avr/uart_tx/M_savedData_q[5]
                                                       avr/uart_tx/M_savedData_q_6
    SLICE_X12Y9.D1       net (fanout=1)        0.806   avr/uart_tx/M_savedData_q[6]
    SLICE_X12Y9.D        Tilo                  0.254   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d1
    SLICE_X12Y9.B1       net (fanout=1)        0.534   avr/uart_tx/M_txReg_d1
    SLICE_X12Y9.B        Tilo                  0.254   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d3
    OLOGIC_X9Y0.D1       net (fanout=1)        1.276   avr/uart_tx/M_txReg_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   M_txReg_q
                                                       avr/uart_tx/M_txReg_q
    -------------------------------------------------  ---------------------------
    Total                                      4.878ns (2.262ns logic, 2.616ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  15.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_bitCtr_q_1 (FF)
  Destination:          avr/uart_tx/M_txReg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.655ns (Levels of Logic = 2)
  Clock Path Skew:      0.447ns (1.152 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_bitCtr_q_1 to avr/uart_tx/M_txReg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y9.AQ       Tcko                  0.476   avr/uart_tx/M_bitCtr_q[2]
                                                       avr/uart_tx/M_bitCtr_q_1
    SLICE_X12Y9.D5       net (fanout=5)        0.683   avr/uart_tx/M_bitCtr_q[1]
    SLICE_X12Y9.D        Tilo                  0.254   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d1
    SLICE_X12Y9.B1       net (fanout=1)        0.534   avr/uart_tx/M_txReg_d1
    SLICE_X12Y9.B        Tilo                  0.254   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d3
    OLOGIC_X9Y0.D1       net (fanout=1)        1.276   avr/uart_tx/M_txReg_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   M_txReg_q
                                                       avr/uart_tx/M_txReg_q
    -------------------------------------------------  ---------------------------
    Total                                      4.655ns (2.162ns logic, 2.493ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  15.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_7 (FF)
  Destination:          avr/cclk_detector/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.183ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_7 to avr/cclk_detector/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y4.DQ       Tcko                  0.476   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_7
    SLICE_X11Y4.A1       net (fanout=2)        1.899   avr/cclk_detector/M_ctr_q[7]
    SLICE_X11Y4.A        Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/cclk_detector/out2
    SLICE_X11Y4.D3       net (fanout=10)       0.415   avr/out1
    SLICE_X11Y4.D        Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X10Y3.CE       net (fanout=9)        0.561   M_cclk_detector_ready_inv
    SLICE_X10Y3.CLK      Tceck                 0.314   avr/cclk_detector/M_ctr_q[3]
                                                       avr/cclk_detector/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.183ns (1.308ns logic, 2.875ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  15.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_7 (FF)
  Destination:          avr/cclk_detector/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.168ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.186 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_7 to avr/cclk_detector/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y4.DQ       Tcko                  0.476   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_7
    SLICE_X11Y4.A1       net (fanout=2)        1.899   avr/cclk_detector/M_ctr_q[7]
    SLICE_X11Y4.A        Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/cclk_detector/out2
    SLICE_X11Y4.D3       net (fanout=10)       0.415   avr/out1
    SLICE_X11Y4.D        Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X10Y6.CE       net (fanout=9)        0.546   M_cclk_detector_ready_inv
    SLICE_X10Y6.CLK      Tceck                 0.314   avr/cclk_detector/M_ctr_q[13]
                                                       avr/cclk_detector/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.168ns (1.308ns logic, 2.860ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  15.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_7 (FF)
  Destination:          avr/uart_rx/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.113ns (Levels of Logic = 2)
  Clock Path Skew:      -0.057ns (0.653 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_7 to avr/uart_rx/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y4.DQ       Tcko                  0.476   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_7
    SLICE_X11Y4.A1       net (fanout=2)        1.899   avr/cclk_detector/M_ctr_q[7]
    SLICE_X11Y4.A        Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/cclk_detector/out2
    SLICE_X13Y9.C3       net (fanout=10)       1.106   avr/out1
    SLICE_X13Y9.CLK      Tas                   0.373   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd2_rstpot
                                                       avr/uart_rx/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.113ns (1.108ns logic, 3.005ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  15.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_savedData_q_0 (FF)
  Destination:          greeter/M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.167ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.680 - 0.682)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_savedData_q_0 to greeter/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y11.AQ      Tcko                  0.525   M_avr_rx_data[3]
                                                       avr/uart_rx/M_savedData_q_0
    SLICE_X13Y11.B2      net (fanout=1)        1.390   M_avr_rx_data[0]
    SLICE_X13Y11.B       Tilo                  0.259   M_avr_rx_data[7]
                                                       greeter/_n0035_SW0
    SLICE_X13Y11.A5      net (fanout=1)        0.230   greeter/N14
    SLICE_X13Y11.A       Tilo                  0.259   M_avr_rx_data[7]
                                                       greeter/_n0035
    SLICE_X8Y8.A1        net (fanout=1)        1.165   greeter/_n0035
    SLICE_X8Y8.CLK       Tas                   0.339   M_state_q
                                                       greeter/M_state_q_rstpot
                                                       greeter/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      4.167ns (1.382ns logic, 2.785ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  15.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_7 (FF)
  Destination:          avr/cclk_detector/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.160ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_7 to avr/cclk_detector/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y4.DQ       Tcko                  0.476   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_7
    SLICE_X11Y4.A1       net (fanout=2)        1.899   avr/cclk_detector/M_ctr_q[7]
    SLICE_X11Y4.A        Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/cclk_detector/out2
    SLICE_X11Y4.D3       net (fanout=10)       0.415   avr/out1
    SLICE_X11Y4.D        Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X10Y3.CE       net (fanout=9)        0.561   M_cclk_detector_ready_inv
    SLICE_X10Y3.CLK      Tceck                 0.291   avr/cclk_detector/M_ctr_q[3]
                                                       avr/cclk_detector/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.160ns (1.285ns logic, 2.875ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  15.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_7 (FF)
  Destination:          avr/cclk_detector/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.158ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_7 to avr/cclk_detector/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y4.DQ       Tcko                  0.476   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_7
    SLICE_X11Y4.A1       net (fanout=2)        1.899   avr/cclk_detector/M_ctr_q[7]
    SLICE_X11Y4.A        Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/cclk_detector/out2
    SLICE_X11Y4.D3       net (fanout=10)       0.415   avr/out1
    SLICE_X11Y4.D        Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X10Y3.CE       net (fanout=9)        0.561   M_cclk_detector_ready_inv
    SLICE_X10Y3.CLK      Tceck                 0.289   avr/cclk_detector/M_ctr_q[3]
                                                       avr/cclk_detector/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.158ns (1.283ns logic, 2.875ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  15.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_savedData_q_6 (FF)
  Destination:          greeter/M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.151ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.680 - 0.682)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_savedData_q_6 to greeter/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.CQ      Tcko                  0.430   M_avr_rx_data[7]
                                                       avr/uart_rx/M_savedData_q_6
    SLICE_X13Y11.A2      net (fanout=2)        1.958   M_avr_rx_data[6]
    SLICE_X13Y11.A       Tilo                  0.259   M_avr_rx_data[7]
                                                       greeter/_n0035
    SLICE_X8Y8.A1        net (fanout=1)        1.165   greeter/_n0035
    SLICE_X8Y8.CLK       Tas                   0.339   M_state_q
                                                       greeter/M_state_q_rstpot
                                                       greeter/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      4.151ns (1.028ns logic, 3.123ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  15.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_7 (FF)
  Destination:          avr/cclk_detector/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.140ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.193 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_7 to avr/cclk_detector/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y4.DQ       Tcko                  0.476   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_7
    SLICE_X11Y4.A1       net (fanout=2)        1.899   avr/cclk_detector/M_ctr_q[7]
    SLICE_X11Y4.A        Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/cclk_detector/out2
    SLICE_X11Y4.D3       net (fanout=10)       0.415   avr/out1
    SLICE_X11Y4.D        Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X10Y3.CE       net (fanout=9)        0.561   M_cclk_detector_ready_inv
    SLICE_X10Y3.CLK      Tceck                 0.271   avr/cclk_detector/M_ctr_q[3]
                                                       avr/cclk_detector/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.140ns (1.265ns logic, 2.875ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  15.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_7 (FF)
  Destination:          avr/cclk_detector/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.125ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.186 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_7 to avr/cclk_detector/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y4.DQ       Tcko                  0.476   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_7
    SLICE_X11Y4.A1       net (fanout=2)        1.899   avr/cclk_detector/M_ctr_q[7]
    SLICE_X11Y4.A        Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/cclk_detector/out2
    SLICE_X11Y4.D3       net (fanout=10)       0.415   avr/out1
    SLICE_X11Y4.D        Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X10Y6.CE       net (fanout=9)        0.546   M_cclk_detector_ready_inv
    SLICE_X10Y6.CLK      Tceck                 0.271   avr/cclk_detector/M_ctr_q[13]
                                                       avr/cclk_detector/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.125ns (1.265ns logic, 2.860ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  15.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_7 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.114ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.314 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_7 to avr/uart_tx/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y4.DQ       Tcko                  0.476   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_7
    SLICE_X11Y4.A1       net (fanout=2)        1.899   avr/cclk_detector/M_ctr_q[7]
    SLICE_X11Y4.A        Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/cclk_detector/out2
    SLICE_X11Y9.B6       net (fanout=10)       0.618   avr/out1
    SLICE_X11Y9.B        Tilo                  0.259   M_state_q_FSM_FFd2
                                                       avr/M_cclk_detector_ready_inv1_2
    SLICE_X11Y9.A5       net (fanout=1)        0.230   avr/M_cclk_detector_ready_inv11
    SLICE_X11Y9.CLK      Tas                   0.373   M_state_q_FSM_FFd2
                                                       avr/uart_tx/M_state_q_FSM_FFd1_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.114ns (1.367ns logic, 2.747ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  15.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_7 (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.099ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.331 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_7 to avr/spi_slave/M_bit_ct_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y4.DQ       Tcko                  0.476   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_7
    SLICE_X11Y4.A1       net (fanout=2)        1.899   avr/cclk_detector/M_ctr_q[7]
    SLICE_X11Y4.A        Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/cclk_detector/out2
    SLICE_X7Y2.B4        net (fanout=10)       1.092   avr/out1
    SLICE_X7Y2.CLK       Tas                   0.373   avr/M_bit_ct_q_1
                                                       avr/spi_slave/M_bit_ct_q_0_rstpot
                                                       avr/spi_slave/M_bit_ct_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.099ns (1.108ns logic, 2.991ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  15.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_savedData_q_0 (FF)
  Destination:          avr/uart_tx/M_txReg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.569ns (Levels of Logic = 2)
  Clock Path Skew:      0.485ns (0.785 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_savedData_q_0 to avr/uart_tx/M_txReg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.AQ       Tcko                  0.525   avr/uart_tx/M_savedData_q[5]
                                                       avr/uart_tx/M_savedData_q_0
    SLICE_X12Y9.D3       net (fanout=1)        0.548   avr/uart_tx/M_savedData_q[0]
    SLICE_X12Y9.D        Tilo                  0.254   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d1
    SLICE_X12Y9.B1       net (fanout=1)        0.534   avr/uart_tx/M_txReg_d1
    SLICE_X12Y9.B        Tilo                  0.254   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d3
    OLOGIC_X9Y0.D1       net (fanout=1)        1.276   avr/uart_tx/M_txReg_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   M_txReg_q
                                                       avr/uart_tx/M_txReg_q
    -------------------------------------------------  ---------------------------
    Total                                      4.569ns (2.211ns logic, 2.358ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  15.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_7 (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.062ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.331 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_7 to avr/spi_slave/M_bit_ct_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y4.DQ       Tcko                  0.476   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_7
    SLICE_X11Y4.A1       net (fanout=2)        1.899   avr/cclk_detector/M_ctr_q[7]
    SLICE_X11Y4.A        Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/cclk_detector/out2
    SLICE_X7Y2.C1        net (fanout=10)       1.055   avr/out1
    SLICE_X7Y2.CLK       Tas                   0.373   avr/M_bit_ct_q_1
                                                       avr/spi_slave/M_bit_ct_q_1_rstpot
                                                       avr/spi_slave/M_bit_ct_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.062ns (1.108ns logic, 2.954ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  15.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_savedData_q_1 (FF)
  Destination:          avr/uart_tx/M_txReg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.524ns (Levels of Logic = 2)
  Clock Path Skew:      0.485ns (0.785 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_savedData_q_1 to avr/uart_tx/M_txReg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.BQ       Tcko                  0.525   avr/uart_tx/M_savedData_q[5]
                                                       avr/uart_tx/M_savedData_q_1
    SLICE_X12Y9.C1       net (fanout=1)        0.727   avr/uart_tx/M_savedData_q[1]
    SLICE_X12Y9.C        Tilo                  0.255   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d2
    SLICE_X12Y9.B4       net (fanout=1)        0.309   avr/uart_tx/M_txReg_d2
    SLICE_X12Y9.B        Tilo                  0.254   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d3
    OLOGIC_X9Y0.D1       net (fanout=1)        1.276   avr/uart_tx/M_txReg_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   M_txReg_q
                                                       avr/uart_tx/M_txReg_q
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (2.212ns logic, 2.312ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack:                  15.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_7 (FF)
  Destination:          avr/uart_tx/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.012ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.314 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_7 to avr/uart_tx/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y4.DQ       Tcko                  0.476   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_7
    SLICE_X11Y4.A1       net (fanout=2)        1.899   avr/cclk_detector/M_ctr_q[7]
    SLICE_X11Y4.A        Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/cclk_detector/out2
    SLICE_X11Y9.C2       net (fanout=10)       1.005   avr/out1
    SLICE_X11Y9.CLK      Tas                   0.373   M_state_q_FSM_FFd2
                                                       avr/uart_tx/M_state_q_FSM_FFd2_rstpot
                                                       avr/uart_tx/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.012ns (1.108ns logic, 2.904ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  15.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_savedData_q_4 (FF)
  Destination:          avr/uart_tx/M_txReg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.517ns (Levels of Logic = 2)
  Clock Path Skew:      0.485ns (0.785 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_savedData_q_4 to avr/uart_tx/M_txReg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.CQ       Tcko                  0.525   avr/uart_tx/M_savedData_q[5]
                                                       avr/uart_tx/M_savedData_q_4
    SLICE_X12Y9.D4       net (fanout=1)        0.496   avr/uart_tx/M_savedData_q[4]
    SLICE_X12Y9.D        Tilo                  0.254   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d1
    SLICE_X12Y9.B1       net (fanout=1)        0.534   avr/uart_tx/M_txReg_d1
    SLICE_X12Y9.B        Tilo                  0.254   avr/uart_tx/M_txReg_d1
                                                       avr/uart_tx/M_txReg_d3
    OLOGIC_X9Y0.D1       net (fanout=1)        1.276   avr/uart_tx/M_txReg_d
    OLOGIC_X9Y0.CLK0     Todck                 1.178   M_txReg_q
                                                       avr/uart_tx/M_txReg_q
    -------------------------------------------------  ---------------------------
    Total                                      4.517ns (2.211ns logic, 2.306ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack:                  15.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_7 (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.010ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.331 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_7 to avr/spi_slave/M_bit_ct_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y4.DQ       Tcko                  0.476   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_7
    SLICE_X11Y4.A1       net (fanout=2)        1.899   avr/cclk_detector/M_ctr_q[7]
    SLICE_X11Y4.A        Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/cclk_detector/out2
    SLICE_X6Y2.A4        net (fanout=10)       1.027   avr/out1
    SLICE_X6Y2.CLK       Tas                   0.349   avr/spi_slave/M_data_q[0]
                                                       avr/spi_slave/M_bit_ct_q_2_rstpot
                                                       avr/spi_slave/M_bit_ct_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.010ns (1.084ns logic, 2.926ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  15.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_7 (FF)
  Destination:          avr/cclk_detector/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.999ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_7 to avr/cclk_detector/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y4.DQ       Tcko                  0.476   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_7
    SLICE_X11Y4.A1       net (fanout=2)        1.899   avr/cclk_detector/M_ctr_q[7]
    SLICE_X11Y4.A        Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/cclk_detector/out2
    SLICE_X11Y4.D3       net (fanout=10)       0.415   avr/out1
    SLICE_X11Y4.D        Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X10Y4.CE       net (fanout=9)        0.377   M_cclk_detector_ready_inv
    SLICE_X10Y4.CLK      Tceck                 0.314   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.999ns (1.308ns logic, 2.691ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  15.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/cclk_detector/M_ctr_q_7 (FF)
  Destination:          avr/cclk_detector/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.984ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.188 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/cclk_detector/M_ctr_q_7 to avr/cclk_detector/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y4.DQ       Tcko                  0.476   avr/cclk_detector/M_ctr_q[7]
                                                       avr/cclk_detector/M_ctr_q_7
    SLICE_X11Y4.A1       net (fanout=2)        1.899   avr/cclk_detector/M_ctr_q[7]
    SLICE_X11Y4.A        Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/cclk_detector/out2
    SLICE_X11Y4.D3       net (fanout=10)       0.415   avr/out1
    SLICE_X11Y4.D        Tilo                  0.259   M_cclk_detector_ready_inv
                                                       avr/M_cclk_detector_ready_inv1
    SLICE_X10Y5.CE       net (fanout=9)        0.362   M_cclk_detector_ready_inv
    SLICE_X10Y5.CLK      Tceck                 0.314   avr/cclk_detector/M_ctr_q[11]
                                                       avr/cclk_detector/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.984ns (1.308ns logic, 2.676ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  15.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_rx/M_rxd_q (FF)
  Destination:          avr/uart_rx/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.390ns (Levels of Logic = 2)
  Clock Path Skew:      -0.603ns (0.286 - 0.889)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_rx/M_rxd_q to avr/uart_rx/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X7Y2.Q4       Tickq                 1.778   avr/uart_rx/M_rxd_q
                                                       avr/uart_rx/M_rxd_q
    SLICE_X13Y9.D6       net (fanout=3)        0.837   avr/uart_rx/M_rxd_q
    SLICE_X13Y9.D        Tilo                  0.259   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd2-In
    SLICE_X13Y9.C6       net (fanout=1)        0.143   avr/uart_rx/M_state_q_FSM_FFd2-In
    SLICE_X13Y9.CLK      Tas                   0.373   avr/uart_rx/M_state_q_FSM_FFd2
                                                       avr/uart_rx/M_state_q_FSM_FFd2_rstpot
                                                       avr/uart_rx/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.390ns (2.410ns logic, 0.980ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_txReg_q/CLK0
  Logical resource: avr/uart_tx/M_txReg_q/CK0
  Location pin: OLOGIC_X9Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/M_sck_reg_q_0/CLK0
  Logical resource: avr/spi_slave/M_sck_reg_q_0/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr/spi_slave/M_ss_reg_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/uart_rx/M_rxd_q/CLK0
  Logical resource: avr/uart_rx/M_rxd_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: avr/M_block_q[3]/CLK
  Logical resource: avr/Mshreg_M_block_q_2/CLK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_miso_reg_q/CLK
  Logical resource: avr/spi_slave/M_sck_reg_q_1/CK
  Location pin: SLICE_X4Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_miso_reg_q/CLK
  Logical resource: avr/spi_slave/M_miso_reg_q/CK
  Location pin: SLICE_X4Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q/CLK
  Logical resource: avr/uart_tx/M_blockFlag_q/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q/CLK
  Logical resource: greeter/M_state_q/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_block_q[3]/CLK
  Logical resource: avr/M_busy_q/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_block_q[3]/CLK
  Logical resource: avr/M_block_q_2/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_block_q[3]/CLK
  Logical resource: avr/M_block_q_3/CK
  Location pin: SLICE_X8Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_ctr_q[5]/CLK
  Logical resource: avr/uart_tx/M_ctr_q_4/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_ctr_q[5]/CLK
  Logical resource: avr/uart_tx/M_ctr_q_5/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_savedData_q[5]/CLK
  Logical resource: avr/uart_tx/M_savedData_q_0/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_savedData_q[5]/CLK
  Logical resource: avr/uart_tx/M_savedData_q_6/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_savedData_q[5]/CLK
  Logical resource: avr/uart_tx/M_savedData_q_1/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_savedData_q[5]/CLK
  Logical resource: avr/uart_tx/M_savedData_q_2/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_savedData_q[5]/CLK
  Logical resource: avr/uart_tx/M_savedData_q_4/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_savedData_q[5]/CLK
  Logical resource: avr/uart_tx/M_savedData_q_3/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/uart_tx/M_savedData_q[5]/CLK
  Logical resource: avr/uart_tx/M_savedData_q_5/CK
  Location pin: SLICE_X12Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_avr_new_rx_data/CLK
  Logical resource: avr/uart_rx/M_bitCtr_q_0/CK
  Location pin: SLICE_X12Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_avr_new_rx_data/CLK
  Logical resource: avr/uart_rx/M_newData_q/CK
  Location pin: SLICE_X12Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_avr_rx_data[3]/CLK
  Logical resource: avr/uart_rx/M_savedData_q_0/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_avr_rx_data[3]/CLK
  Logical resource: avr/uart_rx/M_savedData_q_1/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_avr_rx_data[3]/CLK
  Logical resource: avr/uart_rx/M_savedData_q_2/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_avr_rx_data[3]/CLK
  Logical resource: avr/uart_rx/M_savedData_q_3/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_0/CK
  Location pin: SLICE_X10Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_1/CK
  Location pin: SLICE_X10Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.938|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1013 paths, 0 nets, and 511 connections

Design statistics:
   Minimum period:   4.938ns{1}   (Maximum frequency: 202.511MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep 24 13:45:14 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



