// Seed: 1520102658
module module_0 (
    output supply1 id_0,
    input tri0 id_1
);
  assign id_0 = 1;
  assign module_2.id_1 = 0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    input supply0 id_2,
    output supply1 id_3,
    output tri1 id_4,
    input uwire id_5,
    input wand id_6,
    output tri1 id_7,
    output wand id_8
);
  assign id_4 = -1'b0;
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd35
) (
    output wand id_0,
    output tri1 id_1,
    input supply1 _id_2,
    input wire id_3,
    input tri1 id_4,
    output supply0 id_5,
    output tri id_6,
    input wand id_7,
    input wire id_8
);
  wire id_10;
  wire [id_2  %  1 : 1] id_11;
  module_0 modCall_1 (
      id_6,
      id_7
  );
endmodule
