Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: B:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ab77fdae9bca40a182b16f8cc2cda018 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/amrut/Documents/vivado/adder/adder.srcs/sources_1/new/counter.v" Line 23. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/amrut/Documents/vivado/adder/adder.srcs/sources_1/new/add.v" Line 23. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/amrut/Documents/vivado/adder/adder.srcs/sources_1/new/add.v" Line 23. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/amrut/Documents/vivado/adder/adder.srcs/sources_1/new/add.v" Line 23. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/amrut/Documents/vivado/adder/adder.srcs/sources_1/new/add.v" Line 23. Module add doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
