// Seed: 2646167277
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    output tri1 id_2,
    input tri id_3
);
  assign id_1 = id_0;
  parameter id_5 = (-1 - -1'b0 * -1'b0) - 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd22
) (
    input tri id_0,
    output wire id_1,
    input wire id_2,
    output supply1 id_3,
    input tri1 _id_4,
    output wand id_5,
    input tri0 id_6,
    input wor id_7,
    output tri1 id_8,
    input supply1 id_9,
    input wor id_10
);
  wire id_12;
  ;
  or primCall (id_5, id_12, id_6, id_0, id_10, id_9, id_13, id_7, id_2);
  logic id_13;
  module_0 modCall_1 (
      id_10,
      id_3,
      id_8,
      id_6
  );
  wire [id_4 : ""] id_14;
endmodule
