// Seed: 1253261958
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  id_23(
      id_10, 1'b0, id_24
  );
  always @(posedge id_9 or 1) id_13 = 1;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    input wor id_2,
    input supply0 id_3,
    output wand id_4,
    output wire id_5,
    input tri1 id_6,
    output supply1 id_7,
    input tri1 id_8,
    input wire id_9,
    output wire id_10,
    input supply1 id_11
    , id_13
);
  tri id_14 = 1'b0;
  assign id_0 = id_11;
  assign id_0 = id_11;
  initial begin : LABEL_0
    id_7  = 1;
    id_10 = id_13;
  end
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  assign modCall_1.id_10 = 0;
endmodule
