// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _mlp_HH_
#define _mlp_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "mvprod_layer_2.h"
#include "mvprod_layer_1.h"
#include "mlp_mul_mul_18s_1cud.h"
#include "mlp_bias_added_V.h"
#include "mlp_L1_no_activ_V.h"
#include "mlp_L2_bias_added_V.h"
#include "mlp_L2_out_V.h"

namespace ap_rtl {

struct mlp : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<14> > weights_L1_V_address0;
    sc_out< sc_logic > weights_L1_V_ce0;
    sc_in< sc_lv<18> > weights_L1_V_q0;
    sc_out< sc_lv<9> > weights_L2_V_address0;
    sc_out< sc_logic > weights_L2_V_ce0;
    sc_in< sc_lv<18> > weights_L2_V_q0;
    sc_out< sc_lv<9> > input_V_address0;
    sc_out< sc_logic > input_V_ce0;
    sc_in< sc_lv<18> > input_V_q0;
    sc_out< sc_lv<32> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    mlp(sc_module_name name);
    SC_HAS_PROCESS(mlp);

    ~mlp();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    mlp_bias_added_V* bias_added_V_U;
    mlp_L1_no_activ_V* L1_no_activ_V_U;
    mlp_L1_no_activ_V* L1_activ_V_U;
    mlp_L2_bias_added_V* L2_bias_added_V_U;
    mlp_L2_out_V* L2_out_V_U;
    mlp_L2_out_V* L2_out_activ_V_U;
    mvprod_layer_2* grp_mvprod_layer_2_fu_358;
    mvprod_layer_1* grp_mvprod_layer_1_fu_366;
    mlp_mul_mul_18s_1cud<1,3,18,18,36>* mlp_mul_mul_18s_1cud_U11;
    mlp_mul_mul_18s_1cud<1,3,18,18,36>* mlp_mul_mul_18s_1cud_U12;
    sc_signal< sc_lv<27> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > i_fu_380_p2;
    sc_signal< sc_lv<9> > i_reg_701;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_i_fu_374_p2;
    sc_signal< sc_lv<18> > input_V_load_reg_712;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<5> > i_2_fu_401_p2;
    sc_signal< sc_lv<5> > i_2_reg_720;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<64> > tmp_i3_fu_407_p1;
    sc_signal< sc_lv<64> > tmp_i3_reg_725;
    sc_signal< sc_lv<1> > tmp_i2_fu_395_p2;
    sc_signal< sc_lv<18> > L1_no_activ_V_q0;
    sc_signal< sc_lv<18> > p_Val2_s_reg_736;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<1> > tmp_1_reg_742;
    sc_signal< sc_lv<18> > p_Val2_3_fu_425_p3;
    sc_signal< sc_lv<18> > p_Val2_3_reg_747;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > tmp_15_i_fu_431_p2;
    sc_signal< sc_lv<1> > tmp_15_i_reg_752;
    sc_signal< sc_lv<14> > tmp_reg_757;
    sc_signal< sc_lv<36> > OP1_V_fu_447_p1;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<36> > grp_fu_686_p2;
    sc_signal< sc_lv<36> > tmp_18_i_reg_768;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<18> > p_Val2_5_i_fu_457_p2;
    sc_signal< sc_lv<18> > p_Val2_5_i_reg_773;
    sc_signal< sc_lv<18> > p_Val2_5_fu_495_p3;
    sc_signal< sc_lv<18> > p_Val2_5_reg_778;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<5> > i_1_fu_515_p2;
    sc_signal< sc_lv<5> > i_1_reg_786;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<1> > tmp_i5_fu_509_p2;
    sc_signal< sc_lv<4> > i_3_fu_536_p2;
    sc_signal< sc_lv<4> > i_3_reg_800;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<64> > tmp_1_i_fu_542_p1;
    sc_signal< sc_lv<64> > tmp_1_i_reg_805;
    sc_signal< sc_lv<1> > tmp_i6_22_fu_530_p2;
    sc_signal< sc_lv<18> > L2_out_V_q0;
    sc_signal< sc_lv<18> > p_Val2_6_reg_821;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<1> > tmp_2_reg_827;
    sc_signal< sc_lv<18> > p_Val2_7_fu_560_p3;
    sc_signal< sc_lv<18> > p_Val2_7_reg_832;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<1> > tmp_7_i1_fu_566_p2;
    sc_signal< sc_lv<1> > tmp_7_i1_reg_837;
    sc_signal< sc_lv<15> > tmp_s_reg_842;
    sc_signal< sc_lv<36> > OP1_V_1_fu_582_p1;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<36> > grp_fu_692_p2;
    sc_signal< sc_lv<36> > tmp_8_i_reg_853;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<18> > p_Val2_2_i_fu_592_p2;
    sc_signal< sc_lv<18> > p_Val2_2_i_reg_858;
    sc_signal< sc_lv<18> > p_Val2_9_fu_630_p3;
    sc_signal< sc_lv<18> > p_Val2_9_reg_863;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<18> > L2_out_activ_V_q0;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<4> > network_digit_fu_650_p2;
    sc_signal< sc_lv<4> > network_digit_reg_876;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<1> > tmp_i9_fu_644_p2;
    sc_signal< sc_lv<18> > max_V_1_i_0_i_fu_670_p3;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<32> > network_digit_2_i_ne_fu_678_p3;
    sc_signal< sc_lv<9> > bias_added_V_address0;
    sc_signal< sc_logic > bias_added_V_ce0;
    sc_signal< sc_logic > bias_added_V_we0;
    sc_signal< sc_lv<18> > bias_added_V_d0;
    sc_signal< sc_lv<18> > bias_added_V_q0;
    sc_signal< sc_lv<5> > L1_no_activ_V_address0;
    sc_signal< sc_logic > L1_no_activ_V_ce0;
    sc_signal< sc_logic > L1_no_activ_V_we0;
    sc_signal< sc_lv<5> > L1_activ_V_address0;
    sc_signal< sc_logic > L1_activ_V_ce0;
    sc_signal< sc_logic > L1_activ_V_we0;
    sc_signal< sc_lv<18> > L1_activ_V_d0;
    sc_signal< sc_lv<18> > L1_activ_V_q0;
    sc_signal< sc_lv<5> > L2_bias_added_V_address0;
    sc_signal< sc_logic > L2_bias_added_V_ce0;
    sc_signal< sc_logic > L2_bias_added_V_we0;
    sc_signal< sc_lv<18> > L2_bias_added_V_d0;
    sc_signal< sc_lv<18> > L2_bias_added_V_q0;
    sc_signal< sc_lv<4> > L2_out_V_address0;
    sc_signal< sc_logic > L2_out_V_ce0;
    sc_signal< sc_logic > L2_out_V_we0;
    sc_signal< sc_lv<4> > L2_out_activ_V_address0;
    sc_signal< sc_logic > L2_out_activ_V_ce0;
    sc_signal< sc_logic > L2_out_activ_V_we0;
    sc_signal< sc_lv<18> > L2_out_activ_V_d0;
    sc_signal< sc_logic > grp_mvprod_layer_2_fu_358_ap_start;
    sc_signal< sc_logic > grp_mvprod_layer_2_fu_358_ap_done;
    sc_signal< sc_logic > grp_mvprod_layer_2_fu_358_ap_idle;
    sc_signal< sc_logic > grp_mvprod_layer_2_fu_358_ap_ready;
    sc_signal< sc_lv<9> > grp_mvprod_layer_2_fu_358_matrix_V_address0;
    sc_signal< sc_logic > grp_mvprod_layer_2_fu_358_matrix_V_ce0;
    sc_signal< sc_lv<5> > grp_mvprod_layer_2_fu_358_input_V_address0;
    sc_signal< sc_logic > grp_mvprod_layer_2_fu_358_input_V_ce0;
    sc_signal< sc_lv<4> > grp_mvprod_layer_2_fu_358_result_V_address0;
    sc_signal< sc_logic > grp_mvprod_layer_2_fu_358_result_V_ce0;
    sc_signal< sc_logic > grp_mvprod_layer_2_fu_358_result_V_we0;
    sc_signal< sc_lv<18> > grp_mvprod_layer_2_fu_358_result_V_d0;
    sc_signal< sc_logic > grp_mvprod_layer_1_fu_366_ap_start;
    sc_signal< sc_logic > grp_mvprod_layer_1_fu_366_ap_done;
    sc_signal< sc_logic > grp_mvprod_layer_1_fu_366_ap_idle;
    sc_signal< sc_logic > grp_mvprod_layer_1_fu_366_ap_ready;
    sc_signal< sc_lv<14> > grp_mvprod_layer_1_fu_366_matrix_V_address0;
    sc_signal< sc_logic > grp_mvprod_layer_1_fu_366_matrix_V_ce0;
    sc_signal< sc_lv<9> > grp_mvprod_layer_1_fu_366_input_V_address0;
    sc_signal< sc_logic > grp_mvprod_layer_1_fu_366_input_V_ce0;
    sc_signal< sc_lv<5> > grp_mvprod_layer_1_fu_366_result_V_address0;
    sc_signal< sc_logic > grp_mvprod_layer_1_fu_366_result_V_ce0;
    sc_signal< sc_logic > grp_mvprod_layer_1_fu_366_result_V_we0;
    sc_signal< sc_lv<18> > grp_mvprod_layer_1_fu_366_result_V_d0;
    sc_signal< sc_lv<9> > i_i_reg_281;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<5> > i_i1_reg_292;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<5> > i_i4_reg_303;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<4> > i_i5_reg_314;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<18> > p_0_i_reg_325;
    sc_signal< sc_lv<32> > digit_reg_335;
    sc_signal< sc_lv<4> > k_i_reg_347;
    sc_signal< sc_logic > grp_mvprod_layer_2_fu_358_ap_start_reg;
    sc_signal< sc_logic > grp_mvprod_layer_1_fu_366_ap_start_reg;
    sc_signal< sc_lv<64> > tmp_43_i_fu_386_p1;
    sc_signal< sc_lv<64> > tmp_i_19_fu_391_p1;
    sc_signal< sc_lv<5> > L1_activ_V_addr_gep_fu_213_p3;
    sc_signal< sc_lv<64> > tmp_42_i_fu_521_p1;
    sc_signal< sc_lv<64> > tmp_i6_fu_526_p1;
    sc_signal< sc_lv<4> > L2_out_activ_V_addr_1_gep_fu_267_p3;
    sc_signal< sc_lv<64> > tmp_i1_fu_656_p1;
    sc_signal< sc_lv<18> > p_Val2_i_fu_503_p2;
    sc_signal< sc_lv<18> > p_Val2_7_i_fu_638_p2;
    sc_signal< sc_lv<18> > p_Val2_8_i_fu_420_p2;
    sc_signal< sc_lv<18> > tmp_17_i_fu_450_p3;
    sc_signal< sc_lv<26> > tmp_20_i_fu_463_p3;
    sc_signal< sc_lv<26> > tmp_21_i_cast_fu_470_p4;
    sc_signal< sc_lv<26> > p_Val2_4_fu_479_p2;
    sc_signal< sc_lv<18> > tmp_23_i_fu_485_p4;
    sc_signal< sc_lv<18> > p_Val2_1_i9_fu_555_p2;
    sc_signal< sc_lv<18> > tmp_i2_24_fu_585_p3;
    sc_signal< sc_lv<28> > tmp_6_i1_fu_598_p3;
    sc_signal< sc_lv<28> > tmp_10_i_cast_fu_605_p4;
    sc_signal< sc_lv<28> > p_Val2_8_fu_614_p2;
    sc_signal< sc_lv<18> > tmp_12_i_fu_620_p4;
    sc_signal< sc_lv<1> > tmp_41_i_fu_661_p2;
    sc_signal< sc_lv<32> > network_digit_cast_fu_667_p1;
    sc_signal< sc_lv<18> > grp_fu_686_p0;
    sc_signal< sc_lv<18> > grp_fu_686_p1;
    sc_signal< sc_lv<18> > grp_fu_692_p0;
    sc_signal< sc_lv<18> > grp_fu_692_p1;
    sc_signal< sc_lv<27> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<27> ap_ST_fsm_state1;
    static const sc_lv<27> ap_ST_fsm_state2;
    static const sc_lv<27> ap_ST_fsm_state3;
    static const sc_lv<27> ap_ST_fsm_state4;
    static const sc_lv<27> ap_ST_fsm_state5;
    static const sc_lv<27> ap_ST_fsm_state6;
    static const sc_lv<27> ap_ST_fsm_state7;
    static const sc_lv<27> ap_ST_fsm_state8;
    static const sc_lv<27> ap_ST_fsm_state9;
    static const sc_lv<27> ap_ST_fsm_state10;
    static const sc_lv<27> ap_ST_fsm_state11;
    static const sc_lv<27> ap_ST_fsm_state12;
    static const sc_lv<27> ap_ST_fsm_state13;
    static const sc_lv<27> ap_ST_fsm_state14;
    static const sc_lv<27> ap_ST_fsm_state15;
    static const sc_lv<27> ap_ST_fsm_state16;
    static const sc_lv<27> ap_ST_fsm_state17;
    static const sc_lv<27> ap_ST_fsm_state18;
    static const sc_lv<27> ap_ST_fsm_state19;
    static const sc_lv<27> ap_ST_fsm_state20;
    static const sc_lv<27> ap_ST_fsm_state21;
    static const sc_lv<27> ap_ST_fsm_state22;
    static const sc_lv<27> ap_ST_fsm_state23;
    static const sc_lv<27> ap_ST_fsm_state24;
    static const sc_lv<27> ap_ST_fsm_state25;
    static const sc_lv<27> ap_ST_fsm_state26;
    static const sc_lv<27> ap_ST_fsm_state27;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<18> ap_const_lv18_10000;
    static const sc_lv<9> ap_const_lv9_190;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<5> ap_const_lv5_19;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<18> ap_const_lv18_4000;
    static const sc_lv<18> ap_const_lv18_8000;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_1B;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_L1_activ_V_addr_gep_fu_213_p3();
    void thread_L1_activ_V_address0();
    void thread_L1_activ_V_ce0();
    void thread_L1_activ_V_d0();
    void thread_L1_activ_V_we0();
    void thread_L1_no_activ_V_address0();
    void thread_L1_no_activ_V_ce0();
    void thread_L1_no_activ_V_we0();
    void thread_L2_bias_added_V_address0();
    void thread_L2_bias_added_V_ce0();
    void thread_L2_bias_added_V_d0();
    void thread_L2_bias_added_V_we0();
    void thread_L2_out_V_address0();
    void thread_L2_out_V_ce0();
    void thread_L2_out_V_we0();
    void thread_L2_out_activ_V_addr_1_gep_fu_267_p3();
    void thread_L2_out_activ_V_address0();
    void thread_L2_out_activ_V_ce0();
    void thread_L2_out_activ_V_d0();
    void thread_L2_out_activ_V_we0();
    void thread_OP1_V_1_fu_582_p1();
    void thread_OP1_V_fu_447_p1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_bias_added_V_address0();
    void thread_bias_added_V_ce0();
    void thread_bias_added_V_d0();
    void thread_bias_added_V_we0();
    void thread_grp_fu_686_p0();
    void thread_grp_fu_686_p1();
    void thread_grp_fu_692_p0();
    void thread_grp_fu_692_p1();
    void thread_grp_mvprod_layer_1_fu_366_ap_start();
    void thread_grp_mvprod_layer_2_fu_358_ap_start();
    void thread_i_1_fu_515_p2();
    void thread_i_2_fu_401_p2();
    void thread_i_3_fu_536_p2();
    void thread_i_fu_380_p2();
    void thread_input_V_address0();
    void thread_input_V_ce0();
    void thread_max_V_1_i_0_i_fu_670_p3();
    void thread_network_digit_2_i_ne_fu_678_p3();
    void thread_network_digit_cast_fu_667_p1();
    void thread_network_digit_fu_650_p2();
    void thread_p_Val2_1_i9_fu_555_p2();
    void thread_p_Val2_2_i_fu_592_p2();
    void thread_p_Val2_3_fu_425_p3();
    void thread_p_Val2_4_fu_479_p2();
    void thread_p_Val2_5_fu_495_p3();
    void thread_p_Val2_5_i_fu_457_p2();
    void thread_p_Val2_7_fu_560_p3();
    void thread_p_Val2_7_i_fu_638_p2();
    void thread_p_Val2_8_fu_614_p2();
    void thread_p_Val2_8_i_fu_420_p2();
    void thread_p_Val2_9_fu_630_p3();
    void thread_p_Val2_i_fu_503_p2();
    void thread_tmp_10_i_cast_fu_605_p4();
    void thread_tmp_12_i_fu_620_p4();
    void thread_tmp_15_i_fu_431_p2();
    void thread_tmp_17_i_fu_450_p3();
    void thread_tmp_1_i_fu_542_p1();
    void thread_tmp_20_i_fu_463_p3();
    void thread_tmp_21_i_cast_fu_470_p4();
    void thread_tmp_23_i_fu_485_p4();
    void thread_tmp_41_i_fu_661_p2();
    void thread_tmp_42_i_fu_521_p1();
    void thread_tmp_43_i_fu_386_p1();
    void thread_tmp_6_i1_fu_598_p3();
    void thread_tmp_7_i1_fu_566_p2();
    void thread_tmp_i1_fu_656_p1();
    void thread_tmp_i2_24_fu_585_p3();
    void thread_tmp_i2_fu_395_p2();
    void thread_tmp_i3_fu_407_p1();
    void thread_tmp_i5_fu_509_p2();
    void thread_tmp_i6_22_fu_530_p2();
    void thread_tmp_i6_fu_526_p1();
    void thread_tmp_i9_fu_644_p2();
    void thread_tmp_i_19_fu_391_p1();
    void thread_tmp_i_fu_374_p2();
    void thread_weights_L1_V_address0();
    void thread_weights_L1_V_ce0();
    void thread_weights_L2_V_address0();
    void thread_weights_L2_V_ce0();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
